Information: Building the design 'bw_r_rf16x160'. (HDL-193)
Warning: Cannot find the design 'bw_r_rf16x160' in the library 'WORK'. (LBR-1)
Information: Building the design 'mul64'. (HDL-193)
Warning: Cannot find the design 'mul64' in the library 'WORK'. (LBR-1)
Information: Building the design 'bw_u1_syncff_4x'. (HDL-193)
Warning: Cannot find the design 'bw_u1_syncff_4x' in the library 'WORK'. (LBR-1)
Information: Building the design 'bw_u1_scanl_2x'. (HDL-193)
Warning: Cannot find the design 'bw_u1_scanl_2x' in the library 'WORK'. (LBR-1)
Information: Building the design 'bw_u1_soffasr_2x'. (HDL-193)
Warning: Cannot find the design 'bw_u1_soffasr_2x' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'bw_r_rf16x160' in 'fpu'. (LINK-5)
Warning: Unable to resolve reference 'mul64' in 'fpu_mul'. (LINK-5)
Warning: Unable to resolve reference 'bw_u1_syncff_4x' in 'cluster_header'. (LINK-5)
Warning: Unable to resolve reference 'bw_u1_scanl_2x' in 'cluster_header'. (LINK-5)
Warning: Unable to resolve reference 'bw_u1_soffasr_2x' in 'synchronizer_asr_0'. (LINK-5)
Warning: Unable to resolve reference 'bw_u1_scanl_2x' in 'synchronizer_asr_0'. (LINK-5)
Warning: Unable to resolve reference 'bw_u1_soffasr_2x' in 'synchronizer_asr_1'. (LINK-5)
Warning: Unable to resolve reference 'bw_u1_scanl_2x' in 'synchronizer_asr_1'. (LINK-5)
Information: Updating design information... (UID-85)
Warning: Design 'fpu' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -analysis_effort low
Design : fpu
Version: M-2016.12-SP1
Date   : Tue Apr 23 19:21:27 2019
****************************************


Library(s) Used:

    saed32rvt_ss0p95v25c (File: /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db)


Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
fpu                    70000             saed32rvt_ss0p95v25c
fpu_in                 8000              saed32rvt_ss0p95v25c
fpu_add                35000             saed32rvt_ss0p95v25c
fpu_mul                16000             saed32rvt_ss0p95v25c
fpu_div                16000             saed32rvt_ss0p95v25c
fpu_out                8000              saed32rvt_ss0p95v25c
test_stub_scan         ForQA             saed32rvt_ss0p95v25c
bw_clk_cl_fpu_cmp      ForQA             saed32rvt_ss0p95v25c
fpu_rptr_groups        ForQA             saed32rvt_ss0p95v25c
fpu_in_ctl             8000              saed32rvt_ss0p95v25c
fpu_in_dp              8000              saed32rvt_ss0p95v25c
fpu_add_ctl            8000              saed32rvt_ss0p95v25c
fpu_add_exp_dp         8000              saed32rvt_ss0p95v25c
fpu_add_frac_dp        35000             saed32rvt_ss0p95v25c
fpu_mul_ctl            8000              saed32rvt_ss0p95v25c
fpu_mul_exp_dp         8000              saed32rvt_ss0p95v25c
fpu_mul_frac_dp        16000             saed32rvt_ss0p95v25c
fpu_div_ctl            8000              saed32rvt_ss0p95v25c
fpu_div_exp_dp         8000              saed32rvt_ss0p95v25c
fpu_div_frac_dp        16000             saed32rvt_ss0p95v25c
fpu_out_ctl            8000              saed32rvt_ss0p95v25c
fpu_out_dp             8000              saed32rvt_ss0p95v25c
cluster_header         ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp32_0     ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp64_0     ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp4_0      ForQA             saed32rvt_ss0p95v25c
fpu_rptr_pcx_fpio_grp16_0
                       ForQA             saed32rvt_ss0p95v25c
fpu_rptr_fp_cpx_grp16_0
                       ForQA             saed32rvt_ss0p95v25c
fpu_rptr_inq           ForQA             saed32rvt_ss0p95v25c
dffrl_async_SIZE1_0    ForQA             saed32rvt_ss0p95v25c
dffr_s_SIZE1_0         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_0          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE5_0          ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE4_0        ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE4_0          ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE1_0        ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE8_0          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE16           ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE3_0        ForQA             saed32rvt_ss0p95v25c
clken_buf_0            ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE2_0          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE64_0         8000              saed32rvt_ss0p95v25c
dffe_s_SIZE69          8000              saed32rvt_ss0p95v25c
dff_s_SIZE155          8000              saed32rvt_ss0p95v25c
dffe_s_SIZE1_0         ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE8          ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE4_0         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_0         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE5_0         ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE31         8000              saed32rvt_ss0p95v25c
dffre_s_SIZE19         ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE2          ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE18         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE10_0        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE9          ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE6_0        ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE10_0         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE11_0        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE13_0        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE12          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE13_0         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE63          8000              saed32rvt_ss0p95v25c
dffe_s_SIZE55_0        8000              saed32rvt_ss0p95v25c
dffe_s_SIZE64_0        8000              saed32rvt_ss0p95v25c
fpu_in2_gt_in1_frac    8000              saed32rvt_ss0p95v25c
dffe_s_SIZE54          8000              saed32rvt_ss0p95v25c
fpu_denorm_frac        8000              saed32rvt_ss0p95v25c
fpu_cnt_lead0_64b      8000              saed32rvt_ss0p95v25c
dffe_s_SIZE58          8000              saed32rvt_ss0p95v25c
dffre_s_SIZE5          ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE6_0         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE7_0         ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_53b_0    8000              saed32rvt_ss0p95v25c
dffe_s_SIZE56          8000              saed32rvt_ss0p95v25c
dff_s_SIZE55_0         8000              saed32rvt_ss0p95v25c
dffe_s_SIZE52          8000              saed32rvt_ss0p95v25c
dffr_s_SIZE8           ForQA             saed32rvt_ss0p95v25c
dffr_s_SIZE3_0         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE53_0         8000              saed32rvt_ss0p95v25c
dff_s_SIZE12           ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE3            ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE77           8000              saed32rvt_ss0p95v25c
synchronizer_asr_0     ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3b_0    ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_2b_0    ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3to1_0  ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3b_0        ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3to1_0      ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_0   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_0   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl3_0   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl4_0   ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp32_1     ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp32_2     ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp32_3     ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp32_4     ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp32_5     ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp32_6     ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp32_7     ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp32_8     ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp32_9     ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp32_10    ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp64_1     ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp4_1      ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp4_2      ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp4_3      ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp4_4      ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp4_5      ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp4_6      ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp4_7      ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp4_8      ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp4_9      ForQA             saed32rvt_ss0p95v25c
fpu_bufrpt_grp4_10     ForQA             saed32rvt_ss0p95v25c
fpu_rptr_pcx_fpio_grp16_1
                       ForQA             saed32rvt_ss0p95v25c
fpu_rptr_pcx_fpio_grp16_2
                       ForQA             saed32rvt_ss0p95v25c
fpu_rptr_pcx_fpio_grp16_3
                       ForQA             saed32rvt_ss0p95v25c
fpu_rptr_pcx_fpio_grp16_4
                       ForQA             saed32rvt_ss0p95v25c
fpu_rptr_pcx_fpio_grp16_5
                       ForQA             saed32rvt_ss0p95v25c
fpu_rptr_pcx_fpio_grp16_6
                       ForQA             saed32rvt_ss0p95v25c
fpu_rptr_pcx_fpio_grp16_7
                       ForQA             saed32rvt_ss0p95v25c
fpu_rptr_fp_cpx_grp16_1
                       ForQA             saed32rvt_ss0p95v25c
fpu_rptr_fp_cpx_grp16_2
                       ForQA             saed32rvt_ss0p95v25c
fpu_rptr_fp_cpx_grp16_3
                       ForQA             saed32rvt_ss0p95v25c
fpu_rptr_fp_cpx_grp16_4
                       ForQA             saed32rvt_ss0p95v25c
fpu_rptr_fp_cpx_grp16_5
                       ForQA             saed32rvt_ss0p95v25c
fpu_rptr_fp_cpx_grp16_6
                       ForQA             saed32rvt_ss0p95v25c
fpu_rptr_fp_cpx_grp16_7
                       ForQA             saed32rvt_ss0p95v25c
fpu_rptr_fp_cpx_grp16_8
                       ForQA             saed32rvt_ss0p95v25c
fpu_rptr_fp_cpx_grp16_9
                       ForQA             saed32rvt_ss0p95v25c
dffrl_async_SIZE1_1    ForQA             saed32rvt_ss0p95v25c
dffrl_async_SIZE1_2    ForQA             saed32rvt_ss0p95v25c
dffrl_async_SIZE1_3    ForQA             saed32rvt_ss0p95v25c
dffrl_async_SIZE1_4    ForQA             saed32rvt_ss0p95v25c
dffr_s_SIZE1_1         ForQA             saed32rvt_ss0p95v25c
dffr_s_SIZE1_2         ForQA             saed32rvt_ss0p95v25c
dffr_s_SIZE1_3         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_1          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_2          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_3          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_4          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_5          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_6          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_7          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_8          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_9          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_10         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_11         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_12         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_13         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_14         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_15         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_16         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_17         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_18         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_19         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_20         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_21         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_22         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_23         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_24         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_25         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_26         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_27         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE1_28         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE5_1          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE5_2          ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE4_1        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE4_2        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE4_3        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE4_4        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE4_5        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE4_6        ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE4_1          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE4_2          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE4_3          ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE1_1        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE1_2        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE1_3        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE1_4        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE1_5        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE1_6        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE1_7        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE1_8        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE1_9        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE1_10       ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE1_11       ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE1_12       ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE1_13       ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE1_14       ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE8_1          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE8_2          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE8_3          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE8_4          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE8_5          ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE3_1        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE3_2        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE3_3        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE3_4        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE3_5        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE3_6        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE3_7        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE3_8        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE3_9        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE3_10       ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE3_11       ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE3_12       ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE3_13       ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE3_14       ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE3_15       ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE3_16       ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE3_17       ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE3_18       ForQA             saed32rvt_ss0p95v25c
clken_buf_1            ForQA             saed32rvt_ss0p95v25c
clken_buf_2            ForQA             saed32rvt_ss0p95v25c
clken_buf_3            ForQA             saed32rvt_ss0p95v25c
clken_buf_4            ForQA             saed32rvt_ss0p95v25c
clken_buf_5            ForQA             saed32rvt_ss0p95v25c
clken_buf_6            ForQA             saed32rvt_ss0p95v25c
clken_buf_7            ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE2_1          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE2_2          ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE64_1         8000              saed32rvt_ss0p95v25c
dff_s_SIZE64_2         8000              saed32rvt_ss0p95v25c
dff_s_SIZE64_3         8000              saed32rvt_ss0p95v25c
dff_s_SIZE64_4         8000              saed32rvt_ss0p95v25c
dffe_s_SIZE1_1         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_2         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_3         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_4         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_5         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_6         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_7         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_8         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_9         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_10        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_11        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_12        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_13        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_14        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_15        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_16        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_17        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_18        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_19        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_20        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_21        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_22        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_23        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_24        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_25        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_26        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_27        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_28        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_29        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_30        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_31        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_32        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_33        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_34        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_35        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_36        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_37        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_38        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_39        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_40        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_41        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_42        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_43        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_44        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_45        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_46        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_47        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_48        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_49        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_50        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_51        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_52        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_53        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_54        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_55        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_56        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_57        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_58        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_59        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_60        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_61        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_62        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_63        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_64        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_65        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_66        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_67        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_68        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_69        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_70        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_71        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_72        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_73        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_74        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_75        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_76        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_77        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_78        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_79        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_80        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_81        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_82        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_83        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_84        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_85        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_86        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_87        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_88        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_89        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_90        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_91        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_92        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_93        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_94        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_95        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_96        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_97        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_98        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_99        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_100       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_101       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_102       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_103       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_104       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_105       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_106       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_107       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_108       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_109       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_110       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_111       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_112       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_113       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_114       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_115       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_116       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_117       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_118       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_119       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_120       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_121       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_122       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_123       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_124       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_125       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_126       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_127       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_128       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_129       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_130       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_131       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_132       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_133       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_134       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_135       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_136       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_137       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_138       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_139       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_140       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE1_141       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE4_1         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE4_2         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE4_3         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE4_4         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_1         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_2         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_3         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_4         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_5         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_6         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_7         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_8         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_9         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_10        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_11        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_12        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_13        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_14        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_15        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_16        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_17        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_18        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_19        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_20        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE2_21        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE5_1         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE5_2         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE5_3         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE5_4         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE5_5         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE5_6         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE5_7         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE5_8         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE5_9         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE5_10        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE5_11        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE5_12        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE10_1        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE10_2        ForQA             saed32rvt_ss0p95v25c
dffre_s_SIZE6_1        ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE10_1         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE11_1        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE11_2        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE11_3        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE11_4        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE11_5        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE11_6        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE11_7        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE11_8        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE11_9        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE11_10       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE11_11       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE11_12       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE11_13       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE11_14       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE13_1        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE13_2        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE13_3        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE13_4        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE13_5        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE13_6        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE13_7        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE13_8        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE13_9        ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE13_10       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE13_11       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE13_12       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE13_13       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE13_14       ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE13_15       ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE13_1         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE13_2         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE13_3         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE13_4         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE13_5         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE13_6         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE55_1        8000              saed32rvt_ss0p95v25c
dffe_s_SIZE55_2        8000              saed32rvt_ss0p95v25c
dffe_s_SIZE55_3        8000              saed32rvt_ss0p95v25c
dffe_s_SIZE55_4        8000              saed32rvt_ss0p95v25c
dffe_s_SIZE55_5        8000              saed32rvt_ss0p95v25c
dffe_s_SIZE55_6        8000              saed32rvt_ss0p95v25c
dffe_s_SIZE55_7        8000              saed32rvt_ss0p95v25c
dffe_s_SIZE55_8        8000              saed32rvt_ss0p95v25c
dffe_s_SIZE55_9        8000              saed32rvt_ss0p95v25c
dffe_s_SIZE55_10       8000              saed32rvt_ss0p95v25c
dffe_s_SIZE64_1        8000              saed32rvt_ss0p95v25c
dffe_s_SIZE64_2        8000              saed32rvt_ss0p95v25c
dffe_s_SIZE64_3        8000              saed32rvt_ss0p95v25c
dffe_s_SIZE64_4        8000              saed32rvt_ss0p95v25c
dffe_s_SIZE64_5        8000              saed32rvt_ss0p95v25c
dffe_s_SIZE64_6        8000              saed32rvt_ss0p95v25c
dffe_s_SIZE64_7        8000              saed32rvt_ss0p95v25c
dffe_s_SIZE64_8        8000              saed32rvt_ss0p95v25c
dffe_s_SIZE64_9        8000              saed32rvt_ss0p95v25c
dffe_s_SIZE6_1         ForQA             saed32rvt_ss0p95v25c
dffe_s_SIZE7_1         ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_53b_1    8000              saed32rvt_ss0p95v25c
fpu_cnt_lead0_53b_2    8000              saed32rvt_ss0p95v25c
dff_s_SIZE55_1         8000              saed32rvt_ss0p95v25c
dff_s_SIZE55_2         8000              saed32rvt_ss0p95v25c
dff_s_SIZE55_3         8000              saed32rvt_ss0p95v25c
dffr_s_SIZE3_1         ForQA             saed32rvt_ss0p95v25c
dffr_s_SIZE3_2         ForQA             saed32rvt_ss0p95v25c
dffr_s_SIZE3_3         ForQA             saed32rvt_ss0p95v25c
dffr_s_SIZE3_4         ForQA             saed32rvt_ss0p95v25c
dff_s_SIZE53_1         8000              saed32rvt_ss0p95v25c
synchronizer_asr_1     ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3b_1    ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3b_2    ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3b_3    ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3b_4    ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3b_5    ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3b_6    ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3b_7    ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3b_8    ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3b_9    ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3b_10   ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3b_11   ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3b_12   ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3b_13   ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3b_14   ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3b_15   ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3b_16   ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_2b_1    ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3to1_1  ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3to1_2  ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3to1_3  ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3to1_4  ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3to1_5  ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3to1_6  ForQA             saed32rvt_ss0p95v25c
fpu_in2_gt_in1_3to1_7  ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3b_1        ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3b_2        ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3b_3        ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3b_4        ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3b_5        ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3b_6        ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3b_7        ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3b_8        ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3b_9        ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3b_10       ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3b_11       ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3b_12       ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3b_13       ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3b_14       ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3b_15       ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3b_16       ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3b_17       ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3to1_1      ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3to1_2      ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3to1_3      ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3to1_4      ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3to1_5      ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3to1_6      ForQA             saed32rvt_ss0p95v25c
fpu_denorm_3to1_7      ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_1   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_2   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_3   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_4   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_5   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_6   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_7   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_8   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_9   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_10  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_11  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_12  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_13  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_14  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_15  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_16  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_17  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_18  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_19  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_20  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_21  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_22  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_23  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_24  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_25  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_26  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_27  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_28  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_29  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_30  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_31  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_32  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_33  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_34  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_35  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_36  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_37  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_38  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_39  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_40  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_41  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_42  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_43  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_44  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_45  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_46  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_47  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_48  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_49  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_50  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_51  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_52  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_53  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl1_54  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_1   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_2   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_3   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_4   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_5   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_6   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_7   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_8   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_9   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_10  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_11  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_12  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_13  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_14  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_15  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_16  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_17  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_18  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_19  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_20  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_21  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_22  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_23  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_24  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl2_25  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl3_1   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl3_2   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl3_3   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl3_4   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl3_5   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl3_6   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl3_7   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl3_8   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl3_9   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl3_10  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl3_11  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl3_12  ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl4_1   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl4_2   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl4_3   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl4_4   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl4_5   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl4_6   ForQA             saed32rvt_ss0p95v25c
fpu_cnt_lead0_lvl4_7   ForQA             saed32rvt_ss0p95v25c
fpu_div_frac_dp_DW01_add_0
                       8000              saed32rvt_ss0p95v25c
fpu_div_frac_dp_DW01_ash_0
                       8000              saed32rvt_ss0p95v25c
fpu_div_exp_dp_DW01_add_1
                       ForQA             saed32rvt_ss0p95v25c
fpu_mul_frac_dp_DW01_add_0
                       8000              saed32rvt_ss0p95v25c
fpu_mul_frac_dp_DW_rash_0
                       8000              saed32rvt_ss0p95v25c
fpu_mul_frac_dp_DW01_ash_0
                       8000              saed32rvt_ss0p95v25c
fpu_mul_exp_dp_DW01_inc_0
                       ForQA             saed32rvt_ss0p95v25c
fpu_mul_exp_dp_DW01_inc_1
                       ForQA             saed32rvt_ss0p95v25c
fpu_mul_exp_dp_DW01_add_2
                       ForQA             saed32rvt_ss0p95v25c
fpu_mul_ctl_DW01_add_2 ForQA             saed32rvt_ss0p95v25c
fpu_add_frac_dp_DW01_add_0
                       8000              saed32rvt_ss0p95v25c
fpu_add_frac_dp_DW01_ash_0
                       8000              saed32rvt_ss0p95v25c
fpu_add_frac_dp_DW01_add_1
                       8000              saed32rvt_ss0p95v25c
fpu_add_frac_dp_DW01_add_2
                       8000              saed32rvt_ss0p95v25c
fpu_add_exp_dp_DW01_inc_0
                       ForQA             saed32rvt_ss0p95v25c
fpu_add_exp_dp_DW01_inc_1
                       ForQA             saed32rvt_ss0p95v25c
fpu_add_exp_dp_DW01_add_1
                       ForQA             saed32rvt_ss0p95v25c
fpu_add_exp_dp_DW01_incdec_0
                       ForQA             saed32rvt_ss0p95v25c
fpu_add_exp_dp_DW01_add_2
                       ForQA             saed32rvt_ss0p95v25c
fpu_add_exp_dp_DW01_add_3
                       ForQA             saed32rvt_ss0p95v25c
fpu_add_exp_dp_DW01_inc_2
                       ForQA             saed32rvt_ss0p95v25c
fpu_add_exp_dp_DW01_add_4
                       ForQA             saed32rvt_ss0p95v25c


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  =   1.7119 mW   (80%)
  Net Switching Power  = 418.1158 uW   (20%)
                         ---------
Total Dynamic Power    =   2.1300 mW  (100%)

Cell Leakage Power     =   1.4355 mW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential     1.1972e+03           20.5212        5.4010e+08        1.7578e+03  (  49.32%)
combinational    514.7545          396.4709        8.9535e+08        1.8066e+03  (  50.68%)
--------------------------------------------------------------------------------------------------
Total          1.7119e+03 uW       416.9921 uW     1.4355e+09 pW     3.5644e+03 uW
1
