Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 29 13:05:19 2021
| Host         : DESKTOP-D7FT5L0 running 64-bit major release  (build 9200)
| Command      : report_methodology -file project_reti_logiche_methodology_drc_routed.rpt -pb project_reti_logiche_methodology_drc_routed.pb -rpx project_reti_logiche_methodology_drc_routed.rpx
| Design       : project_reti_logiche
| Device       : xc7a200tfbg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 38
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 37         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell DATAPATH0/counter/data[0]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) DATAPATH0/counter/data_reg[0]/CLR, DATAPATH0/counter/data_reg[10]/CLR,
DATAPATH0/counter/data_reg[11]/CLR, DATAPATH0/counter/data_reg[12]/CLR,
DATAPATH0/counter/data_reg[13]/CLR, DATAPATH0/counter/data_reg[14]/CLR,
DATAPATH0/counter/data_reg[15]/CLR, DATAPATH0/counter/data_reg[1]/CLR,
DATAPATH0/counter/data_reg[2]/CLR, DATAPATH0/counter/data_reg[3]/CLR,
DATAPATH0/counter/data_reg[4]/CLR, DATAPATH0/counter/data_reg[5]/CLR,
DATAPATH0/counter/data_reg[6]/CLR, DATAPATH0/counter/data_reg[7]/CLR,
DATAPATH0/counter/data_reg[8]/CLR (the first 15 of 16 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on i_data[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on i_data[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on i_data[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on i_data[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on i_data[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on i_data[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on i_data[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on i_data[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on i_rst relative to clock(s) clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on i_start relative to clock(s) clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on o_address[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on o_address[10] relative to clock(s) clock
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on o_address[11] relative to clock(s) clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on o_address[12] relative to clock(s) clock
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on o_address[13] relative to clock(s) clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on o_address[14] relative to clock(s) clock
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on o_address[15] relative to clock(s) clock
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on o_address[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on o_address[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on o_address[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on o_address[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on o_address[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on o_address[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on o_address[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on o_address[8] relative to clock(s) clock
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on o_address[9] relative to clock(s) clock
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on o_data[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on o_data[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on o_data[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on o_data[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on o_data[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on o_data[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on o_data[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on o_data[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on o_done relative to clock(s) clock
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on o_en relative to clock(s) clock
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on o_we relative to clock(s) clock
Related violations: <none>


