// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_B_IO_L2_in_4_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_B_B_IO_L2_in_4_x113_dout,
        fifo_B_B_IO_L2_in_4_x113_empty_n,
        fifo_B_B_IO_L2_in_4_x113_read,
        fifo_B_B_IO_L2_in_5_x114_din,
        fifo_B_B_IO_L2_in_5_x114_full_n,
        fifo_B_B_IO_L2_in_5_x114_write,
        fifo_B_PE_0_4_x181_din,
        fifo_B_PE_0_4_x181_full_n,
        fifo_B_PE_0_4_x181_write
);

parameter    ap_ST_fsm_state1 = 30'd1;
parameter    ap_ST_fsm_state2 = 30'd2;
parameter    ap_ST_fsm_state3 = 30'd4;
parameter    ap_ST_fsm_state4 = 30'd8;
parameter    ap_ST_fsm_state5 = 30'd16;
parameter    ap_ST_fsm_state6 = 30'd32;
parameter    ap_ST_fsm_state7 = 30'd64;
parameter    ap_ST_fsm_state8 = 30'd128;
parameter    ap_ST_fsm_state9 = 30'd256;
parameter    ap_ST_fsm_state10 = 30'd512;
parameter    ap_ST_fsm_state11 = 30'd1024;
parameter    ap_ST_fsm_state12 = 30'd2048;
parameter    ap_ST_fsm_state13 = 30'd4096;
parameter    ap_ST_fsm_state14 = 30'd8192;
parameter    ap_ST_fsm_state15 = 30'd16384;
parameter    ap_ST_fsm_state16 = 30'd32768;
parameter    ap_ST_fsm_state17 = 30'd65536;
parameter    ap_ST_fsm_state18 = 30'd131072;
parameter    ap_ST_fsm_state19 = 30'd262144;
parameter    ap_ST_fsm_state20 = 30'd524288;
parameter    ap_ST_fsm_state21 = 30'd1048576;
parameter    ap_ST_fsm_state22 = 30'd2097152;
parameter    ap_ST_fsm_state23 = 30'd4194304;
parameter    ap_ST_fsm_state24 = 30'd8388608;
parameter    ap_ST_fsm_state25 = 30'd16777216;
parameter    ap_ST_fsm_state26 = 30'd33554432;
parameter    ap_ST_fsm_state27 = 30'd67108864;
parameter    ap_ST_fsm_state28 = 30'd134217728;
parameter    ap_ST_fsm_state29 = 30'd268435456;
parameter    ap_ST_fsm_state30 = 30'd536870912;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] fifo_B_B_IO_L2_in_4_x113_dout;
input   fifo_B_B_IO_L2_in_4_x113_empty_n;
output   fifo_B_B_IO_L2_in_4_x113_read;
output  [255:0] fifo_B_B_IO_L2_in_5_x114_din;
input   fifo_B_B_IO_L2_in_5_x114_full_n;
output   fifo_B_B_IO_L2_in_5_x114_write;
output  [31:0] fifo_B_PE_0_4_x181_din;
input   fifo_B_PE_0_4_x181_full_n;
output   fifo_B_PE_0_4_x181_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_B_B_IO_L2_in_4_x113_read;
reg fifo_B_B_IO_L2_in_5_x114_write;
reg[31:0] fifo_B_PE_0_4_x181_din;
reg fifo_B_PE_0_4_x181_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [29:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_B_B_IO_L2_in_4_x113_blk_n;
wire    ap_CS_fsm_state6;
reg   [0:0] icmp_ln15884_reg_1156;
wire   [0:0] icmp_ln890_1816_fu_750_p2;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state16;
reg   [0:0] icmp_ln15951_reg_1260;
wire   [0:0] icmp_ln890_1814_fu_929_p2;
wire    ap_CS_fsm_state17;
reg    fifo_B_B_IO_L2_in_5_x114_blk_n;
reg    fifo_B_PE_0_4_x181_blk_n;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state30;
wire   [255:0] local_B_ping_V_0_q0;
reg   [255:0] reg_648;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state25;
wire   [2:0] add_ln691_fu_654_p2;
reg   [2:0] add_ln691_reg_1120;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_2098_fu_666_p2;
reg   [2:0] add_ln691_2098_reg_1128;
wire    ap_CS_fsm_state3;
wire   [5:0] add_i_i611_cast_fu_686_p2;
reg   [5:0] add_i_i611_cast_reg_1136;
wire   [0:0] icmp_ln890_1808_fu_672_p2;
wire   [7:0] c2_V_185_fu_692_p2;
reg   [7:0] c2_V_185_reg_1142;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln15884_fu_721_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_625_fu_704_p3;
wire   [0:0] icmp_ln886_19_fu_716_p2;
wire   [1:0] add_ln691_2107_fu_727_p2;
reg   [1:0] add_ln691_2107_reg_1160;
reg    ap_predicate_op102_read_state6;
reg    ap_block_state6;
wire   [1:0] add_ln691_2106_fu_739_p2;
wire   [3:0] c3_77_fu_756_p2;
wire   [0:0] icmp_ln890_1817_fu_733_p2;
wire   [1:0] add_ln691_2109_fu_762_p2;
reg   [1:0] add_ln691_2109_reg_1181;
wire    ap_CS_fsm_state8;
reg   [0:0] arb_23_reg_365;
reg   [0:0] intra_trans_en_30_reg_352;
wire   [0:0] icmp_ln890_1813_fu_773_p2;
wire   [1:0] add_ln691_2108_fu_779_p2;
reg   [1:0] add_ln691_2108_reg_1194;
wire   [0:0] icmp_ln890_1812_fu_790_p2;
wire   [0:0] arb_fu_796_p2;
wire   [5:0] add_ln691_2111_fu_802_p2;
reg   [5:0] add_ln691_2111_reg_1212;
wire    ap_CS_fsm_state10;
wire   [3:0] add_ln691_2113_fu_814_p2;
reg   [3:0] add_ln691_2113_reg_1220;
wire    ap_CS_fsm_state11;
reg   [2:0] data_split_V_46_addr_reg_1228;
wire   [0:0] icmp_ln890_1821_fu_820_p2;
wire   [4:0] add_ln691_2116_fu_835_p2;
reg   [4:0] add_ln691_2116_reg_1233;
wire    ap_CS_fsm_state12;
wire   [3:0] add_ln691_2117_fu_847_p2;
wire    ap_CS_fsm_state13;
wire   [255:0] zext_ln1497_110_fu_879_p1;
wire   [0:0] icmp_ln878_114_fu_858_p2;
wire   [0:0] icmp_ln15951_fu_900_p2;
wire    ap_CS_fsm_state15;
wire   [0:0] tmp_fu_883_p3;
wire   [0:0] icmp_ln886_fu_895_p2;
wire   [1:0] add_ln691_2104_fu_906_p2;
reg   [1:0] add_ln691_2104_reg_1264;
reg    ap_predicate_op208_read_state16;
reg    ap_block_state16;
wire   [1:0] add_ln691_2103_fu_918_p2;
wire   [3:0] c3_76_fu_935_p2;
wire   [0:0] icmp_ln890_1815_fu_912_p2;
wire   [255:0] local_B_pong_V_0_q0;
reg   [255:0] in_data_V_179_reg_1285;
wire    ap_CS_fsm_state18;
wire   [5:0] add_ln691_2110_fu_941_p2;
reg   [5:0] add_ln691_2110_reg_1290;
wire    ap_CS_fsm_state19;
wire   [3:0] add_ln691_2112_fu_953_p2;
reg   [3:0] add_ln691_2112_reg_1298;
wire    ap_CS_fsm_state20;
reg   [2:0] data_split_V_45_addr_reg_1306;
wire   [0:0] icmp_ln890_1820_fu_959_p2;
wire   [4:0] add_ln691_2114_fu_974_p2;
reg   [4:0] add_ln691_2114_reg_1311;
wire    ap_CS_fsm_state21;
wire   [3:0] add_ln691_2115_fu_986_p2;
wire    ap_CS_fsm_state22;
wire   [255:0] zext_ln1497_109_fu_1018_p1;
wire   [0:0] icmp_ln878_113_fu_997_p2;
wire   [1:0] add_ln691_2097_fu_1022_p2;
reg   [1:0] add_ln691_2097_reg_1332;
wire    ap_CS_fsm_state24;
wire   [0:0] icmp_ln890_1807_fu_1033_p2;
wire   [5:0] add_ln691_2099_fu_1039_p2;
reg   [5:0] add_ln691_2099_reg_1345;
wire    ap_CS_fsm_state26;
wire   [3:0] add_ln691_2100_fu_1051_p2;
reg   [3:0] add_ln691_2100_reg_1353;
wire    ap_CS_fsm_state27;
reg   [2:0] data_split_V_addr_reg_1361;
wire   [0:0] icmp_ln890_1810_fu_1057_p2;
wire   [4:0] add_ln691_2101_fu_1072_p2;
reg   [4:0] add_ln691_2101_reg_1366;
wire    ap_CS_fsm_state28;
wire   [3:0] add_ln691_2102_fu_1084_p2;
wire    ap_CS_fsm_state29;
wire   [255:0] zext_ln1497_fu_1116_p1;
wire   [0:0] icmp_ln878_fu_1095_p2;
reg   [0:0] local_B_ping_V_0_address0;
reg    local_B_ping_V_0_ce0;
reg    local_B_ping_V_0_we0;
reg   [0:0] local_B_pong_V_0_address0;
reg    local_B_pong_V_0_ce0;
reg    local_B_pong_V_0_we0;
reg   [2:0] data_split_V_46_address0;
reg    data_split_V_46_ce0;
reg    data_split_V_46_we0;
wire   [31:0] data_split_V_46_d0;
wire   [31:0] data_split_V_46_q0;
reg   [2:0] data_split_V_45_address0;
reg    data_split_V_45_ce0;
reg    data_split_V_45_we0;
wire   [31:0] data_split_V_45_d0;
wire   [31:0] data_split_V_45_q0;
reg   [2:0] data_split_V_address0;
reg    data_split_V_ce0;
reg    data_split_V_we0;
wire   [31:0] data_split_V_d0;
wire   [31:0] data_split_V_q0;
reg   [2:0] c0_V_reg_303;
reg    ap_block_state1;
reg   [0:0] intra_trans_en_reg_314;
reg   [2:0] c1_V_reg_328;
wire   [0:0] icmp_ln15873_fu_698_p2;
wire   [0:0] icmp_ln890_fu_660_p2;
reg   [0:0] intra_trans_en_29_reg_339;
wire   [0:0] ap_phi_mux_arb_23_phi_fu_369_p4;
reg   [7:0] c2_V_reg_377;
reg   [3:0] c3_75_reg_388;
reg   [1:0] c4_V_75_reg_400;
reg    ap_block_state7;
reg   [1:0] c4_V_74_reg_411;
reg   [1:0] c5_V_168_reg_422;
wire   [0:0] icmp_ln890_1819_fu_808_p2;
reg   [1:0] c5_V_167_reg_433;
wire   [0:0] icmp_ln890_1818_fu_947_p2;
reg   [5:0] c6_V_172_reg_444;
reg   [3:0] c7_V_110_reg_455;
wire   [0:0] icmp_ln890_1823_fu_841_p2;
reg   [4:0] c8_V_46_reg_466;
reg   [3:0] n_V_110_reg_477;
reg   [255:0] p_Val2_s_reg_488;
reg   [3:0] c3_reg_497;
reg   [1:0] c4_V_73_reg_509;
reg    ap_block_state17;
reg   [1:0] c4_V_reg_520;
reg   [5:0] c6_V_171_reg_531;
reg   [3:0] c7_V_109_reg_542;
wire   [0:0] icmp_ln890_1822_fu_980_p2;
reg   [4:0] c8_V_45_reg_553;
reg   [3:0] n_V_109_reg_564;
reg   [255:0] p_Val2_157_reg_575;
reg   [1:0] c5_V_reg_584;
wire   [0:0] icmp_ln890_1809_fu_1045_p2;
reg   [5:0] c6_V_reg_595;
reg   [3:0] c7_V_reg_606;
wire   [0:0] icmp_ln890_1811_fu_1078_p2;
reg   [4:0] c8_V_reg_617;
reg   [3:0] n_V_reg_628;
reg   [255:0] p_Val2_158_reg_639;
wire   [63:0] zext_ln890_156_fu_745_p1;
wire   [63:0] zext_ln890_155_fu_768_p1;
wire   [63:0] zext_ln890_153_fu_785_p1;
wire   [63:0] idxprom_fu_830_p1;
wire   [63:0] zext_ln878_110_fu_853_p1;
wire   [63:0] zext_ln890_154_fu_924_p1;
wire   [63:0] idxprom126_fu_969_p1;
wire   [63:0] zext_ln878_109_fu_992_p1;
wire   [63:0] zext_ln890_fu_1028_p1;
wire   [63:0] idxprom181_fu_1067_p1;
wire   [63:0] zext_ln878_fu_1090_p1;
wire   [5:0] p_shl_fu_678_p3;
wire   [5:0] zext_ln886_19_fu_712_p1;
wire   [2:0] empty_fu_826_p1;
wire   [223:0] r_fu_869_p4;
wire   [5:0] zext_ln886_fu_891_p1;
wire   [2:0] empty_3699_fu_965_p1;
wire   [223:0] r_146_fu_1008_p4;
wire   [2:0] empty_3700_fu_1063_p1;
wire   [223:0] r_147_fu_1106_p4;
reg   [29:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 30'd1;
end

top_A_IO_L2_in_0_x0_data_split_V_80 #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
local_B_ping_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_B_ping_V_0_address0),
    .ce0(local_B_ping_V_0_ce0),
    .we0(local_B_ping_V_0_we0),
    .d0(fifo_B_B_IO_L2_in_4_x113_dout),
    .q0(local_B_ping_V_0_q0)
);

top_A_IO_L2_in_0_x0_data_split_V_80 #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
local_B_pong_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_B_pong_V_0_address0),
    .ce0(local_B_pong_V_0_ce0),
    .we0(local_B_pong_V_0_we0),
    .d0(fifo_B_B_IO_L2_in_4_x113_dout),
    .q0(local_B_pong_V_0_q0)
);

top_B_IO_L2_in_0_x0_data_split_V_64 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
data_split_V_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_46_address0),
    .ce0(data_split_V_46_ce0),
    .we0(data_split_V_46_we0),
    .d0(data_split_V_46_d0),
    .q0(data_split_V_46_q0)
);

top_B_IO_L2_in_0_x0_data_split_V_64 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
data_split_V_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_45_address0),
    .ce0(data_split_V_45_ce0),
    .we0(data_split_V_45_we0),
    .d0(data_split_V_45_d0),
    .q0(data_split_V_45_q0)
);

top_B_IO_L2_in_0_x0_data_split_V_64 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
data_split_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_address0),
    .ce0(data_split_V_ce0),
    .we0(data_split_V_we0),
    .d0(data_split_V_d0),
    .q0(data_split_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln890_1807_fu_1033_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (((intra_trans_en_30_reg_352 == 1'd0) | ((icmp_ln890_1812_fu_790_p2 == 1'd1) & (arb_23_reg_365 == 1'd1))) | ((icmp_ln890_1813_fu_773_p2 == 1'd1) & (arb_23_reg_365 == 1'd0))))) begin
        arb_23_reg_365 <= arb_fu_796_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1808_fu_672_p2 == 1'd0))) begin
        arb_23_reg_365 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_303 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1808_fu_672_p2 == 1'd1))) begin
        c0_V_reg_303 <= add_ln691_reg_1120;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_660_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c1_V_reg_328 <= 3'd0;
    end else if (((icmp_ln15873_fu_698_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c1_V_reg_328 <= add_ln691_2098_reg_1128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (((intra_trans_en_30_reg_352 == 1'd0) | ((icmp_ln890_1812_fu_790_p2 == 1'd1) & (arb_23_reg_365 == 1'd1))) | ((icmp_ln890_1813_fu_773_p2 == 1'd1) & (arb_23_reg_365 == 1'd0))))) begin
        c2_V_reg_377 <= c2_V_185_reg_1142;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1808_fu_672_p2 == 1'd0))) begin
        c2_V_reg_377 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_23_phi_fu_369_p4 == 1'd0) & (icmp_ln15873_fu_698_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c3_75_reg_388 <= 4'd4;
    end else if ((~((fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0) & (ap_predicate_op102_read_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (((icmp_ln890_1816_fu_750_p2 == 1'd1) & (icmp_ln15884_reg_1156 == 1'd1)) | ((icmp_ln15884_reg_1156 == 1'd0) & (icmp_ln890_1817_fu_733_p2 == 1'd1))))) begin
        c3_75_reg_388 <= c3_77_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_23_phi_fu_369_p4 == 1'd1) & (icmp_ln15873_fu_698_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c3_reg_497 <= 4'd4;
    end else if ((~((fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0) & (ap_predicate_op208_read_state16 == 1'b1)) & (1'b1 == ap_CS_fsm_state16) & (((icmp_ln890_1814_fu_929_p2 == 1'd1) & (icmp_ln15951_reg_1260 == 1'd1)) | ((icmp_ln15951_reg_1260 == 1'd0) & (icmp_ln890_1815_fu_912_p2 == 1'd1))))) begin
        c3_reg_497 <= c3_76_fu_935_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_895_p2 == 1'd0) & (tmp_fu_883_p3 == 1'd0) & (icmp_ln15951_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        c4_V_73_reg_509 <= 2'd0;
    end else if ((~((fifo_B_B_IO_L2_in_5_x114_full_n == 1'b0) | (fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state17))) begin
        c4_V_73_reg_509 <= add_ln691_2104_reg_1264;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln886_19_fu_716_p2 == 1'd0) & (tmp_625_fu_704_p3 == 1'd0) & (icmp_ln15884_fu_721_p2 == 1'd1))) begin
        c4_V_74_reg_411 <= 2'd0;
    end else if ((~((fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0) & (ap_predicate_op102_read_state6 == 1'b1)) & (icmp_ln890_1816_fu_750_p2 == 1'd0) & (icmp_ln15884_reg_1156 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        c4_V_74_reg_411 <= add_ln691_2106_fu_739_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln886_19_fu_716_p2 == 1'd0) & (tmp_625_fu_704_p3 == 1'd0) & (icmp_ln15884_fu_721_p2 == 1'd0))) begin
        c4_V_75_reg_400 <= 2'd0;
    end else if ((~((fifo_B_B_IO_L2_in_5_x114_full_n == 1'b0) | (fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        c4_V_75_reg_400 <= add_ln691_2107_reg_1160;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_895_p2 == 1'd0) & (tmp_fu_883_p3 == 1'd0) & (icmp_ln15951_fu_900_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        c4_V_reg_520 <= 2'd0;
    end else if ((~((fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0) & (ap_predicate_op208_read_state16 == 1'b1)) & (icmp_ln890_1814_fu_929_p2 == 1'd0) & (icmp_ln15951_reg_1260 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        c4_V_reg_520 <= add_ln691_2103_fu_918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (((tmp_fu_883_p3 == 1'd1) & (intra_trans_en_30_reg_352 == 1'd1)) | ((icmp_ln886_fu_895_p2 == 1'd1) & (intra_trans_en_30_reg_352 == 1'd1))))) begin
        c5_V_167_reg_433 <= 2'd0;
    end else if (((icmp_ln890_1818_fu_947_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        c5_V_167_reg_433 <= add_ln691_2108_reg_1194;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (((intra_trans_en_30_reg_352 == 1'd1) & (tmp_625_fu_704_p3 == 1'd1)) | ((intra_trans_en_30_reg_352 == 1'd1) & (icmp_ln886_19_fu_716_p2 == 1'd1))))) begin
        c5_V_168_reg_422 <= 2'd0;
    end else if (((icmp_ln890_1819_fu_808_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c5_V_168_reg_422 <= add_ln691_2109_reg_1181;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_660_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        c5_V_reg_584 <= 2'd0;
    end else if (((icmp_ln890_1809_fu_1045_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        c5_V_reg_584 <= add_ln691_2097_reg_1332;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        c6_V_171_reg_531 <= 6'd0;
    end else if (((icmp_ln890_1820_fu_959_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        c6_V_171_reg_531 <= add_ln691_2110_reg_1290;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        c6_V_172_reg_444 <= 6'd0;
    end else if (((icmp_ln890_1821_fu_820_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        c6_V_172_reg_444 <= add_ln691_2111_reg_1212;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        c6_V_reg_595 <= 6'd0;
    end else if (((icmp_ln890_1810_fu_1057_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        c6_V_reg_595 <= add_ln691_2099_reg_1345;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1818_fu_947_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        c7_V_109_reg_542 <= 4'd0;
    end else if (((icmp_ln890_1822_fu_980_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        c7_V_109_reg_542 <= add_ln691_2112_reg_1298;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1819_fu_808_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        c7_V_110_reg_455 <= 4'd0;
    end else if (((icmp_ln890_1823_fu_841_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        c7_V_110_reg_455 <= add_ln691_2113_reg_1220;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1809_fu_1045_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        c7_V_reg_606 <= 4'd0;
    end else if (((icmp_ln890_1811_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        c7_V_reg_606 <= add_ln691_2100_reg_1353;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1820_fu_959_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        c8_V_45_reg_553 <= 5'd0;
    end else if (((fifo_B_PE_0_4_x181_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        c8_V_45_reg_553 <= add_ln691_2114_reg_1311;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1821_fu_820_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        c8_V_46_reg_466 <= 5'd0;
    end else if (((fifo_B_PE_0_4_x181_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        c8_V_46_reg_466 <= add_ln691_2116_reg_1233;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1810_fu_1057_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        c8_V_reg_617 <= 5'd0;
    end else if (((fifo_B_PE_0_4_x181_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        c8_V_reg_617 <= add_ln691_2101_reg_1366;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_660_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        intra_trans_en_29_reg_339 <= intra_trans_en_reg_314;
    end else if (((icmp_ln15873_fu_698_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        intra_trans_en_29_reg_339 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (((intra_trans_en_30_reg_352 == 1'd0) | ((icmp_ln890_1812_fu_790_p2 == 1'd1) & (arb_23_reg_365 == 1'd1))) | ((icmp_ln890_1813_fu_773_p2 == 1'd1) & (arb_23_reg_365 == 1'd0))))) begin
        intra_trans_en_30_reg_352 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1808_fu_672_p2 == 1'd0))) begin
        intra_trans_en_30_reg_352 <= intra_trans_en_29_reg_339;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_314 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1808_fu_672_p2 == 1'd1))) begin
        intra_trans_en_reg_314 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1822_fu_980_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        n_V_109_reg_564 <= 4'd0;
    end else if (((icmp_ln878_113_fu_997_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        n_V_109_reg_564 <= add_ln691_2115_fu_986_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1823_fu_841_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        n_V_110_reg_477 <= 4'd0;
    end else if (((icmp_ln878_114_fu_858_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        n_V_110_reg_477 <= add_ln691_2117_fu_847_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1811_fu_1078_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        n_V_reg_628 <= 4'd0;
    end else if (((icmp_ln878_fu_1095_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        n_V_reg_628 <= add_ln691_2102_fu_1084_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1822_fu_980_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        p_Val2_157_reg_575 <= in_data_V_179_reg_1285;
    end else if (((icmp_ln878_113_fu_997_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        p_Val2_157_reg_575 <= zext_ln1497_109_fu_1018_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1811_fu_1078_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        p_Val2_158_reg_639 <= reg_648;
    end else if (((icmp_ln878_fu_1095_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        p_Val2_158_reg_639 <= zext_ln1497_fu_1116_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1823_fu_841_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        p_Val2_s_reg_488 <= reg_648;
    end else if (((icmp_ln878_114_fu_858_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        p_Val2_s_reg_488 <= zext_ln1497_110_fu_879_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1808_fu_672_p2 == 1'd0))) begin
        add_i_i611_cast_reg_1136[5 : 3] <= add_i_i611_cast_fu_686_p2[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln691_2097_reg_1332 <= add_ln691_2097_fu_1022_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_2098_reg_1128 <= add_ln691_2098_fu_666_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln691_2099_reg_1345 <= add_ln691_2099_fu_1039_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        add_ln691_2100_reg_1353 <= add_ln691_2100_fu_1051_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        add_ln691_2101_reg_1366 <= add_ln691_2101_fu_1072_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0) & (ap_predicate_op208_read_state16 == 1'b1)) & (icmp_ln15951_reg_1260 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        add_ln691_2104_reg_1264 <= add_ln691_2104_fu_906_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0) & (ap_predicate_op102_read_state6 == 1'b1)) & (icmp_ln15884_reg_1156 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        add_ln691_2107_reg_1160 <= add_ln691_2107_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_30_reg_352 == 1'd1) & (arb_23_reg_365 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        add_ln691_2108_reg_1194 <= add_ln691_2108_fu_779_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_30_reg_352 == 1'd1) & (arb_23_reg_365 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        add_ln691_2109_reg_1181 <= add_ln691_2109_fu_762_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln691_2110_reg_1290 <= add_ln691_2110_fu_941_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln691_2111_reg_1212 <= add_ln691_2111_fu_802_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln691_2112_reg_1298 <= add_ln691_2112_fu_953_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln691_2113_reg_1220 <= add_ln691_2113_fu_814_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln691_2114_reg_1311 <= add_ln691_2114_fu_974_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln691_2116_reg_1233 <= add_ln691_2116_fu_835_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_1120 <= add_ln691_fu_654_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c2_V_185_reg_1142 <= c2_V_185_fu_692_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1820_fu_959_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        data_split_V_45_addr_reg_1306 <= idxprom126_fu_969_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1821_fu_820_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        data_split_V_46_addr_reg_1228 <= idxprom_fu_830_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1810_fu_1057_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        data_split_V_addr_reg_1361 <= idxprom181_fu_1067_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln886_19_fu_716_p2 == 1'd0) & (tmp_625_fu_704_p3 == 1'd0))) begin
        icmp_ln15884_reg_1156 <= icmp_ln15884_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_895_p2 == 1'd0) & (tmp_fu_883_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        icmp_ln15951_reg_1260 <= icmp_ln15951_fu_900_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        in_data_V_179_reg_1285 <= local_B_pong_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state9))) begin
        reg_648 <= local_B_ping_V_0_q0;
    end
end

always @ (*) begin
    if (((icmp_ln890_1807_fu_1033_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_1807_fu_1033_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        if ((icmp_ln878_113_fu_997_p2 == 1'd1)) begin
            data_split_V_45_address0 = data_split_V_45_addr_reg_1306;
        end else if ((icmp_ln878_113_fu_997_p2 == 1'd0)) begin
            data_split_V_45_address0 = zext_ln878_109_fu_992_p1;
        end else begin
            data_split_V_45_address0 = 'bx;
        end
    end else begin
        data_split_V_45_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_113_fu_997_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22)) | ((icmp_ln878_113_fu_997_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22)))) begin
        data_split_V_45_ce0 = 1'b1;
    end else begin
        data_split_V_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_113_fu_997_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        data_split_V_45_we0 = 1'b1;
    end else begin
        data_split_V_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        if ((icmp_ln878_114_fu_858_p2 == 1'd1)) begin
            data_split_V_46_address0 = data_split_V_46_addr_reg_1228;
        end else if ((icmp_ln878_114_fu_858_p2 == 1'd0)) begin
            data_split_V_46_address0 = zext_ln878_110_fu_853_p1;
        end else begin
            data_split_V_46_address0 = 'bx;
        end
    end else begin
        data_split_V_46_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_114_fu_858_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | ((icmp_ln878_114_fu_858_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        data_split_V_46_ce0 = 1'b1;
    end else begin
        data_split_V_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_114_fu_858_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        data_split_V_46_we0 = 1'b1;
    end else begin
        data_split_V_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        if ((icmp_ln878_fu_1095_p2 == 1'd1)) begin
            data_split_V_address0 = data_split_V_addr_reg_1361;
        end else if ((icmp_ln878_fu_1095_p2 == 1'd0)) begin
            data_split_V_address0 = zext_ln878_fu_1090_p1;
        end else begin
            data_split_V_address0 = 'bx;
        end
    end else begin
        data_split_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_fu_1095_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln878_fu_1095_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29)))) begin
        data_split_V_ce0 = 1'b1;
    end else begin
        data_split_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_fu_1095_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        data_split_V_we0 = 1'b1;
    end else begin
        data_split_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state7) | ((icmp_ln890_1814_fu_929_p2 == 1'd0) & (icmp_ln15951_reg_1260 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((icmp_ln890_1816_fu_750_p2 == 1'd0) & (icmp_ln15884_reg_1156 == 1'd1) & (1'b1 == ap_CS_fsm_state6)))) begin
        fifo_B_B_IO_L2_in_4_x113_blk_n = fifo_B_B_IO_L2_in_4_x113_empty_n;
    end else begin
        fifo_B_B_IO_L2_in_4_x113_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_B_B_IO_L2_in_5_x114_full_n == 1'b0) | (fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((fifo_B_B_IO_L2_in_5_x114_full_n == 1'b0) | (fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state17)) | (~((fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0) & (ap_predicate_op208_read_state16 == 1'b1)) & (ap_predicate_op208_read_state16 == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | (~((fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0) & (ap_predicate_op102_read_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (ap_predicate_op102_read_state6 == 1'b1)))) begin
        fifo_B_B_IO_L2_in_4_x113_read = 1'b1;
    end else begin
        fifo_B_B_IO_L2_in_4_x113_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state7))) begin
        fifo_B_B_IO_L2_in_5_x114_blk_n = fifo_B_B_IO_L2_in_5_x114_full_n;
    end else begin
        fifo_B_B_IO_L2_in_5_x114_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_B_B_IO_L2_in_5_x114_full_n == 1'b0) | (fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((fifo_B_B_IO_L2_in_5_x114_full_n == 1'b0) | (fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state17)))) begin
        fifo_B_B_IO_L2_in_5_x114_write = 1'b1;
    end else begin
        fifo_B_B_IO_L2_in_5_x114_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state14))) begin
        fifo_B_PE_0_4_x181_blk_n = fifo_B_PE_0_4_x181_full_n;
    end else begin
        fifo_B_PE_0_4_x181_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((fifo_B_PE_0_4_x181_full_n == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            fifo_B_PE_0_4_x181_din = data_split_V_q0;
        end else if ((1'b1 == ap_CS_fsm_state23)) begin
            fifo_B_PE_0_4_x181_din = data_split_V_45_q0;
        end else if ((1'b1 == ap_CS_fsm_state14)) begin
            fifo_B_PE_0_4_x181_din = data_split_V_46_q0;
        end else begin
            fifo_B_PE_0_4_x181_din = 'bx;
        end
    end else begin
        fifo_B_PE_0_4_x181_din = 'bx;
    end
end

always @ (*) begin
    if ((((fifo_B_PE_0_4_x181_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state30)) | ((fifo_B_PE_0_4_x181_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state23)) | ((fifo_B_PE_0_4_x181_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state14)))) begin
        fifo_B_PE_0_4_x181_write = 1'b1;
    end else begin
        fifo_B_PE_0_4_x181_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        local_B_ping_V_0_address0 = zext_ln890_fu_1028_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        local_B_ping_V_0_address0 = zext_ln890_154_fu_924_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        local_B_ping_V_0_address0 = zext_ln890_155_fu_768_p1;
    end else begin
        local_B_ping_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state8) | (~((fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0) & (ap_predicate_op208_read_state16 == 1'b1)) & (1'b1 == ap_CS_fsm_state16)))) begin
        local_B_ping_V_0_ce0 = 1'b1;
    end else begin
        local_B_ping_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0) & (ap_predicate_op208_read_state16 == 1'b1)) & (icmp_ln890_1814_fu_929_p2 == 1'd0) & (icmp_ln15951_reg_1260 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        local_B_ping_V_0_we0 = 1'b1;
    end else begin
        local_B_ping_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        local_B_pong_V_0_address0 = zext_ln890_153_fu_785_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        local_B_pong_V_0_address0 = zext_ln890_156_fu_745_p1;
    end else begin
        local_B_pong_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (~((fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0) & (ap_predicate_op102_read_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6)))) begin
        local_B_pong_V_0_ce0 = 1'b1;
    end else begin
        local_B_pong_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0) & (ap_predicate_op102_read_state6 == 1'b1)) & (icmp_ln890_1816_fu_750_p2 == 1'd0) & (icmp_ln15884_reg_1156 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        local_B_pong_V_0_we0 = 1'b1;
    end else begin
        local_B_pong_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_660_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1808_fu_672_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln15873_fu_698_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((ap_phi_mux_arb_23_phi_fu_369_p4 == 1'd1) & (icmp_ln15873_fu_698_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln886_19_fu_716_p2 == 1'd1) | (tmp_625_fu_704_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0) & (ap_predicate_op102_read_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (((icmp_ln890_1816_fu_750_p2 == 1'd1) & (icmp_ln15884_reg_1156 == 1'd1)) | ((icmp_ln15884_reg_1156 == 1'd0) & (icmp_ln890_1817_fu_733_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if ((~((fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0) & (ap_predicate_op102_read_state6 == 1'b1)) & (icmp_ln890_1816_fu_750_p2 == 1'd0) & (icmp_ln15884_reg_1156 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~((fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0) & (ap_predicate_op102_read_state6 == 1'b1)) & (icmp_ln15884_reg_1156 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln890_1817_fu_733_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((fifo_B_B_IO_L2_in_5_x114_full_n == 1'b0) | (fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (((intra_trans_en_30_reg_352 == 1'd0) | ((icmp_ln890_1812_fu_790_p2 == 1'd1) & (arb_23_reg_365 == 1'd1))) | ((icmp_ln890_1813_fu_773_p2 == 1'd1) & (arb_23_reg_365 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln890_1812_fu_790_p2 == 1'd0) & (intra_trans_en_30_reg_352 == 1'd1) & (arb_23_reg_365 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln890_1819_fu_808_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln890_1821_fu_820_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln890_1823_fu_841_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln878_114_fu_858_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((fifo_B_PE_0_4_x181_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & ((icmp_ln886_fu_895_p2 == 1'd1) | (tmp_fu_883_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if ((~((fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0) & (ap_predicate_op208_read_state16 == 1'b1)) & (1'b1 == ap_CS_fsm_state16) & (((icmp_ln890_1814_fu_929_p2 == 1'd1) & (icmp_ln15951_reg_1260 == 1'd1)) | ((icmp_ln15951_reg_1260 == 1'd0) & (icmp_ln890_1815_fu_912_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if ((~((fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0) & (ap_predicate_op208_read_state16 == 1'b1)) & (icmp_ln890_1814_fu_929_p2 == 1'd0) & (icmp_ln15951_reg_1260 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if ((~((fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0) & (ap_predicate_op208_read_state16 == 1'b1)) & (icmp_ln15951_reg_1260 == 1'd0) & (icmp_ln890_1815_fu_912_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if ((~((fifo_B_B_IO_L2_in_5_x114_full_n == 1'b0) | (fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln890_1818_fu_947_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln890_1820_fu_959_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln890_1822_fu_980_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln878_113_fu_997_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((fifo_B_PE_0_4_x181_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln890_1807_fu_1033_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln890_1809_fu_1045_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((icmp_ln890_1810_fu_1057_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((icmp_ln890_1811_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln878_fu_1095_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((fifo_B_PE_0_4_x181_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i611_cast_fu_686_p2 = ($signed(6'd41) - $signed(p_shl_fu_678_p3));

assign add_ln691_2097_fu_1022_p2 = (c5_V_reg_584 + 2'd1);

assign add_ln691_2098_fu_666_p2 = (c1_V_reg_328 + 3'd1);

assign add_ln691_2099_fu_1039_p2 = (c6_V_reg_595 + 6'd1);

assign add_ln691_2100_fu_1051_p2 = (c7_V_reg_606 + 4'd1);

assign add_ln691_2101_fu_1072_p2 = (c8_V_reg_617 + 5'd1);

assign add_ln691_2102_fu_1084_p2 = (n_V_reg_628 + 4'd1);

assign add_ln691_2103_fu_918_p2 = (c4_V_reg_520 + 2'd1);

assign add_ln691_2104_fu_906_p2 = (c4_V_73_reg_509 + 2'd1);

assign add_ln691_2106_fu_739_p2 = (c4_V_74_reg_411 + 2'd1);

assign add_ln691_2107_fu_727_p2 = (c4_V_75_reg_400 + 2'd1);

assign add_ln691_2108_fu_779_p2 = (c5_V_167_reg_433 + 2'd1);

assign add_ln691_2109_fu_762_p2 = (c5_V_168_reg_422 + 2'd1);

assign add_ln691_2110_fu_941_p2 = (c6_V_171_reg_531 + 6'd1);

assign add_ln691_2111_fu_802_p2 = (c6_V_172_reg_444 + 6'd1);

assign add_ln691_2112_fu_953_p2 = (c7_V_109_reg_542 + 4'd1);

assign add_ln691_2113_fu_814_p2 = (c7_V_110_reg_455 + 4'd1);

assign add_ln691_2114_fu_974_p2 = (c8_V_45_reg_553 + 5'd1);

assign add_ln691_2115_fu_986_p2 = (n_V_109_reg_564 + 4'd1);

assign add_ln691_2116_fu_835_p2 = (c8_V_46_reg_466 + 5'd1);

assign add_ln691_2117_fu_847_p2 = (n_V_110_reg_477 + 4'd1);

assign add_ln691_fu_654_p2 = (c0_V_reg_303 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state16 = ((fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0) & (ap_predicate_op208_read_state16 == 1'b1));
end

always @ (*) begin
    ap_block_state17 = ((fifo_B_B_IO_L2_in_5_x114_full_n == 1'b0) | (fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0) & (ap_predicate_op102_read_state6 == 1'b1));
end

always @ (*) begin
    ap_block_state7 = ((fifo_B_B_IO_L2_in_5_x114_full_n == 1'b0) | (fifo_B_B_IO_L2_in_4_x113_empty_n == 1'b0));
end

assign ap_phi_mux_arb_23_phi_fu_369_p4 = arb_23_reg_365;

always @ (*) begin
    ap_predicate_op102_read_state6 = ((icmp_ln890_1816_fu_750_p2 == 1'd0) & (icmp_ln15884_reg_1156 == 1'd1));
end

always @ (*) begin
    ap_predicate_op208_read_state16 = ((icmp_ln890_1814_fu_929_p2 == 1'd0) & (icmp_ln15951_reg_1260 == 1'd1));
end

assign arb_fu_796_p2 = (arb_23_reg_365 ^ 1'd1);

assign c2_V_185_fu_692_p2 = (c2_V_reg_377 + 8'd1);

assign c3_76_fu_935_p2 = (c3_reg_497 + 4'd1);

assign c3_77_fu_756_p2 = (c3_75_reg_388 + 4'd1);

assign data_split_V_45_d0 = p_Val2_157_reg_575[31:0];

assign data_split_V_46_d0 = p_Val2_s_reg_488[31:0];

assign data_split_V_d0 = p_Val2_158_reg_639[31:0];

assign empty_3699_fu_965_p1 = c7_V_109_reg_542[2:0];

assign empty_3700_fu_1063_p1 = c7_V_reg_606[2:0];

assign empty_fu_826_p1 = c7_V_110_reg_455[2:0];

assign fifo_B_B_IO_L2_in_5_x114_din = fifo_B_B_IO_L2_in_4_x113_dout;

assign icmp_ln15873_fu_698_p2 = ((c2_V_reg_377 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln15884_fu_721_p2 = ((c3_75_reg_388 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln15951_fu_900_p2 = ((c3_reg_497 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln878_113_fu_997_p2 = ((n_V_109_reg_564 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln878_114_fu_858_p2 = ((n_V_110_reg_477 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1095_p2 = ((n_V_reg_628 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln886_19_fu_716_p2 = ((zext_ln886_19_fu_712_p1 > add_i_i611_cast_reg_1136) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_895_p2 = ((zext_ln886_fu_891_p1 > add_i_i611_cast_reg_1136) ? 1'b1 : 1'b0);

assign icmp_ln890_1807_fu_1033_p2 = ((c5_V_reg_584 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1808_fu_672_p2 = ((c1_V_reg_328 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1809_fu_1045_p2 = ((c6_V_reg_595 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1810_fu_1057_p2 = ((c7_V_reg_606 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1811_fu_1078_p2 = ((c8_V_reg_617 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1812_fu_790_p2 = ((c5_V_167_reg_433 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1813_fu_773_p2 = ((c5_V_168_reg_422 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1814_fu_929_p2 = ((c4_V_reg_520 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1815_fu_912_p2 = ((c4_V_73_reg_509 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1816_fu_750_p2 = ((c4_V_74_reg_411 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1817_fu_733_p2 = ((c4_V_75_reg_400 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1818_fu_947_p2 = ((c6_V_171_reg_531 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1819_fu_808_p2 = ((c6_V_172_reg_444 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1820_fu_959_p2 = ((c7_V_109_reg_542 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1821_fu_820_p2 = ((c7_V_110_reg_455 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1822_fu_980_p2 = ((c8_V_45_reg_553 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1823_fu_841_p2 = ((c8_V_46_reg_466 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_660_p2 = ((c0_V_reg_303 == 3'd4) ? 1'b1 : 1'b0);

assign idxprom126_fu_969_p1 = empty_3699_fu_965_p1;

assign idxprom181_fu_1067_p1 = empty_3700_fu_1063_p1;

assign idxprom_fu_830_p1 = empty_fu_826_p1;

assign p_shl_fu_678_p3 = {{c1_V_reg_328}, {3'd0}};

assign r_146_fu_1008_p4 = {{p_Val2_157_reg_575[255:32]}};

assign r_147_fu_1106_p4 = {{p_Val2_158_reg_639[255:32]}};

assign r_fu_869_p4 = {{p_Val2_s_reg_488[255:32]}};

assign tmp_625_fu_704_p3 = c3_75_reg_388[32'd3];

assign tmp_fu_883_p3 = c3_reg_497[32'd3];

assign zext_ln1497_109_fu_1018_p1 = r_146_fu_1008_p4;

assign zext_ln1497_110_fu_879_p1 = r_fu_869_p4;

assign zext_ln1497_fu_1116_p1 = r_147_fu_1106_p4;

assign zext_ln878_109_fu_992_p1 = n_V_109_reg_564;

assign zext_ln878_110_fu_853_p1 = n_V_110_reg_477;

assign zext_ln878_fu_1090_p1 = n_V_reg_628;

assign zext_ln886_19_fu_712_p1 = c3_75_reg_388;

assign zext_ln886_fu_891_p1 = c3_reg_497;

assign zext_ln890_153_fu_785_p1 = c5_V_167_reg_433;

assign zext_ln890_154_fu_924_p1 = c4_V_reg_520;

assign zext_ln890_155_fu_768_p1 = c5_V_168_reg_422;

assign zext_ln890_156_fu_745_p1 = c4_V_74_reg_411;

assign zext_ln890_fu_1028_p1 = c5_V_reg_584;

always @ (posedge ap_clk) begin
    add_i_i611_cast_reg_1136[2:0] <= 3'b001;
end

endmodule //top_B_IO_L2_in_4_x1
