Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov  9 22:53:59 2022
| Host         : DESKTOP-J7D9945 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file interpolator_top_timing_summary_routed.rpt -pb interpolator_top_timing_summary_routed.pb -rpx interpolator_top_timing_summary_routed.rpx -warn_on_violation
| Design       : interpolator_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 75 register/latch pins with no clock driven by root clock pin: clk_8_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 150 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 144 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.564        0.000                      0                    6        0.266        0.000                      0                    6        4.500        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.564        0.000                      0                    6        0.266        0.000                      0                    6        4.500        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.564ns  (required time - arrival time)
  Source:                 count8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_8_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.779ns (52.723%)  route 0.699ns (47.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.438    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.534 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.655     5.190    clk_IBUF_BUFG
    SLICE_X74Y146        FDRE                                         r  count8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y146        FDRE (Prop_fdre_C_Q)         0.478     5.668 r  count8_reg[1]/Q
                         net (fo=3, routed)           0.699     6.366    count8[1]
    SLICE_X74Y146        LUT3 (Prop_lut3_I1_O)        0.301     6.667 r  clk_8_i_1/O
                         net (fo=1, routed)           0.000     6.667    clk_8_i_1_n_0
    SLICE_X74Y146        FDSE                                         r  clk_8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.848    10.848 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.182    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.535    14.809    clk_IBUF_BUFG
    SLICE_X74Y146        FDSE                                         r  clk_8_reg/C
                         clock pessimism              0.381    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X74Y146        FDSE (Setup_fdse_C_D)        0.077    15.232    clk_8_reg
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                  8.564    

Slack (MET) :             8.578ns  (required time - arrival time)
  Source:                 count8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.779ns (53.082%)  route 0.689ns (46.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.438    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.534 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.655     5.190    clk_IBUF_BUFG
    SLICE_X74Y146        FDRE                                         r  count8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y146        FDRE (Prop_fdre_C_Q)         0.478     5.668 r  count8_reg[1]/Q
                         net (fo=3, routed)           0.689     6.356    count8[1]
    SLICE_X74Y146        LUT2 (Prop_lut2_I0_O)        0.301     6.657 r  count8[0]_i_1/O
                         net (fo=1, routed)           0.000     6.657    count8[0]_i_1_n_0
    SLICE_X74Y146        FDRE                                         r  count8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.848    10.848 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.182    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.535    14.809    clk_IBUF_BUFG
    SLICE_X74Y146        FDRE                                         r  count8_reg[0]/C
                         clock pessimism              0.381    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X74Y146        FDRE (Setup_fdre_C_D)        0.081    15.236    count8_reg[0]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  8.578    

Slack (MET) :             8.587ns  (required time - arrival time)
  Source:                 count8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count8_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.807ns (53.961%)  route 0.689ns (46.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.438    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.534 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.655     5.190    clk_IBUF_BUFG
    SLICE_X74Y146        FDRE                                         r  count8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y146        FDRE (Prop_fdre_C_Q)         0.478     5.668 f  count8_reg[1]/Q
                         net (fo=3, routed)           0.689     6.356    count8[1]
    SLICE_X74Y146        LUT1 (Prop_lut1_I0_O)        0.329     6.685 r  count8[1]_i_1/O
                         net (fo=1, routed)           0.000     6.685    count8[1]_i_1_n_0
    SLICE_X74Y146        FDRE                                         r  count8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.848    10.848 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.182    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.535    14.809    clk_IBUF_BUFG
    SLICE_X74Y146        FDRE                                         r  count8_reg[1]/C
                         clock pessimism              0.381    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X74Y146        FDRE (Setup_fdre_C_D)        0.118    15.273    count8_reg[1]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                  8.587    

Slack (MET) :             8.650ns  (required time - arrival time)
  Source:                 mu_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mu_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.580ns (43.173%)  route 0.763ns (56.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 14.991 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.438    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.534 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.833     5.368    clk_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  mu_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     5.824 r  mu_reg[2]/Q
                         net (fo=82, routed)          0.763     6.587    mu[2]
    SLICE_X5Y122         LUT3 (Prop_lut3_I1_O)        0.124     6.711 r  mu[0]_i_1/O
                         net (fo=1, routed)           0.000     6.711    B[2]
    SLICE_X5Y122         FDRE                                         r  mu_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.848    10.848 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.182    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.717    14.991    clk_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  mu_reg[0]/C
                         clock pessimism              0.377    15.368    
                         clock uncertainty           -0.035    15.333    
    SLICE_X5Y122         FDRE (Setup_fdre_C_D)        0.029    15.362    mu_reg[0]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                          -6.711    
  -------------------------------------------------------------------
                         slack                                  8.650    

Slack (MET) :             8.653ns  (required time - arrival time)
  Source:                 mu_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mu_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.580ns (43.205%)  route 0.762ns (56.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 14.991 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.438    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.534 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.833     5.368    clk_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  mu_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     5.824 f  mu_reg[2]/Q
                         net (fo=82, routed)          0.762     6.586    mu[2]
    SLICE_X5Y122         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  mu[2]_i_1/O
                         net (fo=1, routed)           0.000     6.710    B[0]
    SLICE_X5Y122         FDRE                                         r  mu_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.848    10.848 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.182    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.717    14.991    clk_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  mu_reg[2]/C
                         clock pessimism              0.377    15.368    
                         clock uncertainty           -0.035    15.333    
    SLICE_X5Y122         FDRE (Setup_fdre_C_D)        0.031    15.364    mu_reg[2]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                          -6.710    
  -------------------------------------------------------------------
                         slack                                  8.653    

Slack (MET) :             8.668ns  (required time - arrival time)
  Source:                 mu_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mu_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.608ns (44.333%)  route 0.763ns (55.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 14.991 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.438    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.534 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.833     5.368    clk_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  mu_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     5.824 r  mu_reg[2]/Q
                         net (fo=82, routed)          0.763     6.587    mu[2]
    SLICE_X5Y122         LUT2 (Prop_lut2_I0_O)        0.152     6.739 r  mu[1]_i_1/O
                         net (fo=1, routed)           0.000     6.739    B[1]
    SLICE_X5Y122         FDRE                                         r  mu_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.848    10.848 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.182    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.717    14.991    clk_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  mu_reg[1]/C
                         clock pessimism              0.377    15.368    
                         clock uncertainty           -0.035    15.333    
    SLICE_X5Y122         FDRE (Setup_fdre_C_D)        0.075    15.408    mu_reg[1]
  -------------------------------------------------------------------
                         required time                         15.408    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                  8.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_8_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_8_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.575     1.654    clk_IBUF_BUFG
    SLICE_X74Y146        FDSE                                         r  clk_8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y146        FDSE (Prop_fdse_C_Q)         0.164     1.818 r  clk_8_reg/Q
                         net (fo=2, routed)           0.177     1.995    clk_8
    SLICE_X74Y146        LUT3 (Prop_lut3_I2_O)        0.045     2.040 r  clk_8_i_1/O
                         net (fo=1, routed)           0.000     2.040    clk_8_i_1_n_0
    SLICE_X74Y146        FDSE                                         r  clk_8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.845     2.184    clk_IBUF_BUFG
    SLICE_X74Y146        FDSE                                         r  clk_8_reg/C
                         clock pessimism             -0.529     1.654    
    SLICE_X74Y146        FDSE (Hold_fdse_C_D)         0.120     1.774    clk_8_reg
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 count8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.370%)  route 0.232ns (52.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.575     1.654    clk_IBUF_BUFG
    SLICE_X74Y146        FDRE                                         r  count8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y146        FDRE (Prop_fdre_C_Q)         0.164     1.818 r  count8_reg[0]/Q
                         net (fo=2, routed)           0.232     2.050    count8[0]
    SLICE_X74Y146        LUT2 (Prop_lut2_I1_O)        0.045     2.095 r  count8[0]_i_1/O
                         net (fo=1, routed)           0.000     2.095    count8[0]_i_1_n_0
    SLICE_X74Y146        FDRE                                         r  count8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.845     2.184    clk_IBUF_BUFG
    SLICE_X74Y146        FDRE                                         r  count8_reg[0]/C
                         clock pessimism             -0.529     1.654    
    SLICE_X74Y146        FDRE (Hold_fdre_C_D)         0.121     1.775    count8_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 mu_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mu_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.646%)  route 0.250ns (57.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.644     1.723    clk_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  mu_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     1.864 r  mu_reg[0]/Q
                         net (fo=80, routed)          0.250     2.114    mu[0]
    SLICE_X5Y122         LUT3 (Prop_lut3_I2_O)        0.045     2.159 r  mu[0]_i_1/O
                         net (fo=1, routed)           0.000     2.159    B[2]
    SLICE_X5Y122         FDRE                                         r  mu_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.915     2.254    clk_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  mu_reg[0]/C
                         clock pessimism             -0.530     1.723    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.091     1.814    mu_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 count8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count8_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.247ns (50.456%)  route 0.243ns (49.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.575     1.654    clk_IBUF_BUFG
    SLICE_X74Y146        FDRE                                         r  count8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y146        FDRE (Prop_fdre_C_Q)         0.148     1.802 f  count8_reg[1]/Q
                         net (fo=3, routed)           0.243     2.045    count8[1]
    SLICE_X74Y146        LUT1 (Prop_lut1_I0_O)        0.099     2.144 r  count8[1]_i_1/O
                         net (fo=1, routed)           0.000     2.144    count8[1]_i_1_n_0
    SLICE_X74Y146        FDRE                                         r  count8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.845     2.184    clk_IBUF_BUFG
    SLICE_X74Y146        FDRE                                         r  count8_reg[1]/C
                         clock pessimism             -0.529     1.654    
    SLICE_X74Y146        FDRE (Hold_fdre_C_D)         0.131     1.785    count8_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 mu_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mu_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.185ns (36.172%)  route 0.326ns (63.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.644     1.723    clk_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  mu_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     1.864 r  mu_reg[2]/Q
                         net (fo=82, routed)          0.326     2.191    mu[2]
    SLICE_X5Y122         LUT2 (Prop_lut2_I0_O)        0.044     2.235 r  mu[1]_i_1/O
                         net (fo=1, routed)           0.000     2.235    B[1]
    SLICE_X5Y122         FDRE                                         r  mu_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.915     2.254    clk_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  mu_reg[1]/C
                         clock pessimism             -0.530     1.723    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.107     1.830    mu_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 mu_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mu_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.297%)  route 0.326ns (63.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.644     1.723    clk_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  mu_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     1.864 f  mu_reg[2]/Q
                         net (fo=82, routed)          0.326     2.191    mu[2]
    SLICE_X5Y122         LUT1 (Prop_lut1_I0_O)        0.045     2.236 r  mu[2]_i_1/O
                         net (fo=1, routed)           0.000     2.236    B[0]
    SLICE_X5Y122         FDRE                                         r  mu_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.915     2.254    clk_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  mu_reg[2]/C
                         clock pessimism             -0.530     1.723    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.092     1.815    mu_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.420    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X74Y146  clk_8_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X74Y146  count8_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X74Y146  count8_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y122   mu_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y122   mu_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y122   mu_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X74Y146  clk_8_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y146  count8_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y146  count8_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X74Y146  clk_8_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y146  count8_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y146  count8_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y122   mu_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y122   mu_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y122   mu_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y122   mu_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X74Y146  clk_8_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X74Y146  clk_8_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y146  count8_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y146  count8_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y146  count8_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y146  count8_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y122   mu_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y122   mu_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y122   mu_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y122   mu_reg[1]/C



