

================================================================
== Vivado HLS Report for 'avg_ap_fixed_12_4_0_0_0_8_s'
================================================================
* Date:           Fri Nov  3 03:57:12 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.056 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      112|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        0|      112|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|        0|    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|        0|    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln703_5696_fu_110_p2  |     +    |      0|  0|  16|          10|          10|
    |add_ln703_5697_fu_120_p2  |     +    |      0|  0|  16|          10|          10|
    |add_ln703_5698_fu_130_p2  |     +    |      0|  0|  16|          11|          11|
    |add_ln703_5699_fu_136_p2  |     +    |      0|  0|  16|          11|          11|
    |add_ln703_5700_fu_142_p2  |     +    |      0|  0|  16|          11|          11|
    |add_ln703_5701_fu_148_p2  |     +    |      0|  0|  16|          11|          11|
    |add_ln703_fu_96_p2        |     +    |      0|  0|  16|           9|           9|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 112|          73|          73|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------+-----+-----+------------+----------------------------------+--------------+
|ap_ready    | out |    1| ap_ctrl_hs | avg<ap_fixed<12, 4, 0, 0, 0>, 8> | return value |
|ap_return   | out |    9| ap_ctrl_hs | avg<ap_fixed<12, 4, 0, 0, 0>, 8> | return value |
|x_0_V_read  |  in |    8|   ap_none  |            x_0_V_read            |    scalar    |
|x_1_V_read  |  in |    8|   ap_none  |            x_1_V_read            |    scalar    |
|x_2_V_read  |  in |    8|   ap_none  |            x_2_V_read            |    scalar    |
|x_3_V_read  |  in |    8|   ap_none  |            x_3_V_read            |    scalar    |
|x_4_V_read  |  in |    8|   ap_none  |            x_4_V_read            |    scalar    |
|x_5_V_read  |  in |    8|   ap_none  |            x_5_V_read            |    scalar    |
|x_6_V_read  |  in |    8|   ap_none  |            x_6_V_read            |    scalar    |
|x_7_V_read  |  in |    8|   ap_none  |            x_7_V_read            |    scalar    |
+------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.05>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_7_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_7_V_read)"   --->   Operation 2 'read' 'x_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_6_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_6_V_read)"   --->   Operation 3 'read' 'x_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_5_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_5_V_read)"   --->   Operation 4 'read' 'x_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_4_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_4_V_read)"   --->   Operation 5 'read' 'x_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_3_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_3_V_read)"   --->   Operation 6 'read' 'x_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_2_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_2_V_read)"   --->   Operation 7 'read' 'x_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_1_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_1_V_read)"   --->   Operation 8 'read' 'x_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_0_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_0_V_read)"   --->   Operation 9 'read' 'x_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_7_V_read_cast_cast = zext i8 %x_7_V_read_1 to i11"   --->   Operation 10 'zext' 'x_7_V_read_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_6_V_read_cast_cast = zext i8 %x_6_V_read_1 to i11"   --->   Operation 11 'zext' 'x_6_V_read_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_5_V_read_cast_cast = zext i8 %x_5_V_read_1 to i11"   --->   Operation 12 'zext' 'x_5_V_read_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_4_V_read_cast_cast = zext i8 %x_4_V_read_1 to i11"   --->   Operation 13 'zext' 'x_4_V_read_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i8 %x_2_V_read_1 to i9" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 14 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln703_684 = zext i8 %x_0_V_read_1 to i9" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 15 'zext' 'zext_ln703_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.70ns)   --->   "%add_ln703 = add i9 %zext_ln703_684, %zext_ln703" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 16 'add' 'add_ln703' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln703_685 = zext i9 %add_ln703 to i10" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 17 'zext' 'zext_ln703_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln703_686 = zext i8 %x_1_V_read_1 to i10" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 18 'zext' 'zext_ln703_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_5696 = add i10 %zext_ln703_685, %zext_ln703_686" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 19 'add' 'add_ln703_5696' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln703_687 = zext i8 %x_3_V_read_1 to i10" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 20 'zext' 'zext_ln703_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln703_5697 = add i10 %add_ln703_5696, %zext_ln703_687" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 21 'add' 'add_ln703_5697' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln703_688 = zext i10 %add_ln703_5697 to i11" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 22 'zext' 'zext_ln703_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_5698 = add i11 %zext_ln703_688, %x_4_V_read_cast_cast" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 23 'add' 'add_ln703_5698' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln703_5699 = add i11 %add_ln703_5698, %x_5_V_read_cast_cast" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 24 'add' 'add_ln703_5699' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_5700 = add i11 %add_ln703_5699, %x_6_V_read_cast_cast" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 25 'add' 'add_ln703_5700' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln703_5701 = add i11 %add_ln703_5700, %x_7_V_read_cast_cast" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 26 'add' 'add_ln703_5701' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln703_5701, i32 3, i32 10)" [firmware/nnet_utils/nnet_pooling.h:48]   --->   Operation 27 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i8 %tmp to i9" [firmware/nnet_utils/nnet_pooling.h:48]   --->   Operation 28 'zext' 'zext_ln1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "ret i9 %zext_ln1148" [firmware/nnet_utils/nnet_pooling.h:49]   --->   Operation 29 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_7_V_read_1         (read      ) [ 00]
x_6_V_read_1         (read      ) [ 00]
x_5_V_read_1         (read      ) [ 00]
x_4_V_read_1         (read      ) [ 00]
x_3_V_read_1         (read      ) [ 00]
x_2_V_read_1         (read      ) [ 00]
x_1_V_read_1         (read      ) [ 00]
x_0_V_read_1         (read      ) [ 00]
x_7_V_read_cast_cast (zext      ) [ 00]
x_6_V_read_cast_cast (zext      ) [ 00]
x_5_V_read_cast_cast (zext      ) [ 00]
x_4_V_read_cast_cast (zext      ) [ 00]
zext_ln703           (zext      ) [ 00]
zext_ln703_684       (zext      ) [ 00]
add_ln703            (add       ) [ 00]
zext_ln703_685       (zext      ) [ 00]
zext_ln703_686       (zext      ) [ 00]
add_ln703_5696       (add       ) [ 00]
zext_ln703_687       (zext      ) [ 00]
add_ln703_5697       (add       ) [ 00]
zext_ln703_688       (zext      ) [ 00]
add_ln703_5698       (add       ) [ 00]
add_ln703_5699       (add       ) [ 00]
add_ln703_5700       (add       ) [ 00]
add_ln703_5701       (add       ) [ 00]
tmp                  (partselect) [ 00]
zext_ln1148          (zext      ) [ 00]
ret_ln49             (ret       ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="x_7_V_read_1_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="8" slack="0"/>
<pin id="26" dir="0" index="1" bw="8" slack="0"/>
<pin id="27" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_7_V_read_1/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="x_6_V_read_1_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="8" slack="0"/>
<pin id="32" dir="0" index="1" bw="8" slack="0"/>
<pin id="33" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_6_V_read_1/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="x_5_V_read_1_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_5_V_read_1/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="x_4_V_read_1_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="0"/>
<pin id="45" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="x_3_V_read_1_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="x_2_V_read_1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="x_1_V_read_1_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="x_0_V_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="x_7_V_read_cast_cast_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_7_V_read_cast_cast/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="x_6_V_read_cast_cast_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_6_V_read_cast_cast/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="x_5_V_read_cast_cast_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_5_V_read_cast_cast/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_4_V_read_cast_cast_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_4_V_read_cast_cast/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="zext_ln703_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln703_684_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_684/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln703_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln703_685_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_685/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln703_686_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_686/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln703_5696_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5696/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln703_687_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_687/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln703_5697_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5697/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln703_688_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_688/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln703_5698_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5698/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln703_5699_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5699/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln703_5700_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5700/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln703_5701_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5701/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="11" slack="0"/>
<pin id="157" dir="0" index="2" bw="3" slack="0"/>
<pin id="158" dir="0" index="3" bw="5" slack="0"/>
<pin id="159" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln1148_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1148/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="16" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="14" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="16" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="12" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="16" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="10" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="16" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="75"><net_src comp="24" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="30" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="36" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="42" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="54" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="66" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="88" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="60" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="102" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="106" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="48" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="110" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="116" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="84" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="80" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="76" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="72" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="148" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="167"><net_src comp="154" pin="4"/><net_sink comp="164" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: avg<ap_fixed<12, 4, 0, 0, 0>, 8> : x_0_V_read | {1 }
	Port: avg<ap_fixed<12, 4, 0, 0, 0>, 8> : x_1_V_read | {1 }
	Port: avg<ap_fixed<12, 4, 0, 0, 0>, 8> : x_2_V_read | {1 }
	Port: avg<ap_fixed<12, 4, 0, 0, 0>, 8> : x_3_V_read | {1 }
	Port: avg<ap_fixed<12, 4, 0, 0, 0>, 8> : x_4_V_read | {1 }
	Port: avg<ap_fixed<12, 4, 0, 0, 0>, 8> : x_5_V_read | {1 }
	Port: avg<ap_fixed<12, 4, 0, 0, 0>, 8> : x_6_V_read | {1 }
	Port: avg<ap_fixed<12, 4, 0, 0, 0>, 8> : x_7_V_read | {1 }
  - Chain level:
	State 1
		add_ln703 : 1
		zext_ln703_685 : 2
		add_ln703_5696 : 3
		add_ln703_5697 : 4
		zext_ln703_688 : 5
		add_ln703_5698 : 6
		add_ln703_5699 : 7
		add_ln703_5700 : 8
		add_ln703_5701 : 9
		tmp : 10
		zext_ln1148 : 11
		ret_ln49 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln703_fu_96      |    0    |    15   |
|          |    add_ln703_5696_fu_110   |    0    |    16   |
|          |    add_ln703_5697_fu_120   |    0    |    16   |
|    add   |    add_ln703_5698_fu_130   |    0    |    16   |
|          |    add_ln703_5699_fu_136   |    0    |    16   |
|          |    add_ln703_5700_fu_142   |    0    |    16   |
|          |    add_ln703_5701_fu_148   |    0    |    16   |
|----------|----------------------------|---------|---------|
|          |   x_7_V_read_1_read_fu_24  |    0    |    0    |
|          |   x_6_V_read_1_read_fu_30  |    0    |    0    |
|          |   x_5_V_read_1_read_fu_36  |    0    |    0    |
|   read   |   x_4_V_read_1_read_fu_42  |    0    |    0    |
|          |   x_3_V_read_1_read_fu_48  |    0    |    0    |
|          |   x_2_V_read_1_read_fu_54  |    0    |    0    |
|          |   x_1_V_read_1_read_fu_60  |    0    |    0    |
|          |   x_0_V_read_1_read_fu_66  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          | x_7_V_read_cast_cast_fu_72 |    0    |    0    |
|          | x_6_V_read_cast_cast_fu_76 |    0    |    0    |
|          | x_5_V_read_cast_cast_fu_80 |    0    |    0    |
|          | x_4_V_read_cast_cast_fu_84 |    0    |    0    |
|          |      zext_ln703_fu_88      |    0    |    0    |
|   zext   |    zext_ln703_684_fu_92    |    0    |    0    |
|          |    zext_ln703_685_fu_102   |    0    |    0    |
|          |    zext_ln703_686_fu_106   |    0    |    0    |
|          |    zext_ln703_687_fu_116   |    0    |    0    |
|          |    zext_ln703_688_fu_126   |    0    |    0    |
|          |     zext_ln1148_fu_164     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|         tmp_fu_154         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   111   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   111  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   111  |
+-----------+--------+--------+
