
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354513500                       # Number of ticks simulated
final_tick                               2261605965500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              203531559                       # Simulator instruction rate (inst/s)
host_op_rate                                203523395                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              612021942                       # Simulator tick rate (ticks/s)
host_mem_usage                                 746260                       # Number of bytes of host memory used
host_seconds                                     0.58                       # Real time elapsed on the host
sim_insts                                   117886354                       # Number of instructions simulated
sim_ops                                     117886354                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.data         2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        23424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              26688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        22208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           22208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.data           34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           347                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                347                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.data      6137989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      3068995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     66073647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              75280631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        62643595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             62643595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        62643595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      6137989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      3068995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     66073647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            137924226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138920000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151179500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61937500     75.50%     75.50% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.50%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5022                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.412565                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64955                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5022                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.934090                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.588628                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.823938                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048025                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921531                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969556                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130013                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130013                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30558                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30558                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25699                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25699                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          593                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          593                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56257                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56257                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56257                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56257                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2867                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2867                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2137                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2137                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           18                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5004                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5004                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5004                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5004                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33425                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33425                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27836                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27836                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61261                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61261                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61261                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61261                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085774                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085774                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.076771                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076771                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.029460                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.029460                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.081683                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081683                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.081683                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081683                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4197                       # number of writebacks
system.cpu0.dcache.writebacks::total             4197                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2482                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971959                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338072                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2482                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.209508                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.614630                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.357329                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947964                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334575                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334575                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163563                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163563                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163563                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163563                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163563                       # number of overall hits
system.cpu0.icache.overall_hits::total         163563                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2483                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2483                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2483                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2483                       # number of overall misses
system.cpu0.icache.overall_misses::total         2483                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166046                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166046                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166046                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166046                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014954                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014954                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014954                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014954                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014954                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014954                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2482                       # number of writebacks
system.cpu0.icache.writebacks::total             2482                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351563000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357349000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.44%      5.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1018267500     93.80%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2118                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.274032                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49028                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2118                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.148253                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.264881                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   370.009151                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170439                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722674                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893113                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78637                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78637                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22218                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22218                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12771                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12771                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34989                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34989                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34989                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34989                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1572                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1572                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          678                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          678                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2250                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2250                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2250                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2250                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066078                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066078                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060421                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060421                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060421                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060421                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1532                       # number of writebacks
system.cpu1.dcache.writebacks::total             1532                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.804020                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.369423                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.434597                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375722                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623896                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357085500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357250000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          273.195308                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   272.045918                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149391                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.531340                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.533585                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551034500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560467500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509942500     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12731                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.816492                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             158363                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12731                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.439164                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.638470                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.178022                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.335231                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621441                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956673                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355442                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355442                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76036                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76036                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79955                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79955                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155991                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155991                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155991                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155991                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5823                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5823                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6920                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6920                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           19                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12743                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12743                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12743                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12743                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071135                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071135                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075521                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075521                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075521                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075521                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8795                       # number of writebacks
system.cpu3.dcache.writebacks::total             8795                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871187                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.381416                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.489770                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401136                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598613                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                       463                       # number of replacements
system.l2.tags.tagsinuse                 65079.941993                       # Cycle average of tags in use
system.l2.tags.total_refs                       21475                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       463                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     46.382289                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    44734.862862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      3002.150124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      1981.681894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst              353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       197.493310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      4979.659965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data      6247.111433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst      1772.885656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data      1797.677442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     2.636203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    10.783104                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.682600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.045809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.030238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.005386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.003014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.075984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.095323                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.027052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.027430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993041                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         64877                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          853                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10973                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        25538                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        24293                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.989944                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    417382                       # Number of tag accesses
system.l2.tags.data_accesses                   417382                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        14525                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14525                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5431                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5431                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         2024                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          618                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         6499                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9141                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         2483                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1269                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         4271                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8023                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         2460                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1377                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         5816                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9653                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         2483                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4484                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1269                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1995                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         4271                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        12315                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26817                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2483                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4484                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1269                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1995                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         4271                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        12315                       # number of overall hits
system.l2.overall_hits::total                   26817                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           31                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           17                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          372                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 420                       # number of ReadExReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data           18                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              21                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.data           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          390                       # number of demand (read+write) misses
system.l2.demand_misses::total                    441                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.data           34                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           17                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          390                       # number of overall misses
system.l2.overall_misses::total                   441                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        14525                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14525                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               23                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          635                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2483                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2463                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5834                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9674                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2483                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4518                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2012                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12705                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27258                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2483                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4518                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2012                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12705                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27258                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.615385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.739130                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.015085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.026772                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.054141                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.043928                       # miss rate for ReadExReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.001218                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.003085                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002171                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.007525                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.008449                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.030697                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.016179                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.007525                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.008449                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.030697                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.016179                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  347                       # number of writebacks
system.l2.writebacks::total                       347                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp                 21                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          347                       # Transaction distribution
system.membus.trans_dist::CleanEvict              116                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              150                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             59                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              46                       # Transaction distribution
system.membus.trans_dist::ReadExReq               440                       # Transaction distribution
system.membus.trans_dist::ReadExResp              396                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            21                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        48896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        48976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   48976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              1143                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    1143    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1143                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33923                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8139                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28429                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4585                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62352                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12724                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301665                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             165934                       # Number of instructions committed
system.switch_cpus0.committedOps               165934                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160127                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17154                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160127                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220826                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112900                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62616                       # number of memory refs
system.switch_cpus0.num_load_insts              34127                       # Number of load instructions
system.switch_cpus0.num_store_insts             28489                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      230978.945317                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70686.054683                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234320                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765680                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22552                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2862      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95904     57.76%     59.48% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35087     21.13%     80.73% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28769     17.33%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166046                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522804853                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655346057.467955                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867458795.532045                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191797                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808203                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522804739                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520450928.857391                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2353810.142609                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523211932                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644274838.792867                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2878937093.207132                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636481                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363519                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56235                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        25983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6902                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18546                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                10                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14525                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5431                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3683                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             132                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            60                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            192                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9605                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9605                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8023                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10523                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       275008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       591504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       242264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1383776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3078928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             463                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            56708                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.292181                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.743911                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  47368     83.53%     83.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4709      8.30%     91.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2033      3.59%     95.42% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2598      4.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              56708                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000712                       # Number of seconds simulated
sim_ticks                                   711560500                       # Number of ticks simulated
final_tick                               2262674029500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              106341393                       # Simulator instruction rate (inst/s)
host_op_rate                                106339203                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              630223745                       # Simulator tick rate (ticks/s)
host_mem_usage                                 751380                       # Number of bytes of host memory used
host_seconds                                     1.13                       # Real time elapsed on the host
sim_insts                                   120061027                       # Number of instructions simulated
sim_ops                                     120061027                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        59456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       328384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             392064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        59456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         60224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1427008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1427008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst          929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         5131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         22297                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22297                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.data        89943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       809488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      3597726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     83557196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    461498355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       269829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      1169261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             550991799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       809488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     83557196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       269829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         84636514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2005462642                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2005462642                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2005462642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data        89943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       809488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      3597726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     83557196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    461498355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       269829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      1169261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2556454441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       517                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     218     42.25%     42.25% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     72     13.95%     56.20% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.19%     56.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    225     43.60%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 516                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      218     42.83%     42.83% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      72     14.15%     56.97% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.20%     57.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     218     42.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  509                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               881284500     95.96%     95.96% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5400000      0.59%     96.54% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.02%     96.56% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               31578500      3.44%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           918427500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.968889                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.986434                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  372     83.78%     83.78% # number of callpals executed
system.cpu0.kern.callpal::rdps                      1      0.23%     84.01% # number of callpals executed
system.cpu0.kern.callpal::rti                      71     15.99%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   444                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               73                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               43                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          441.439056                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                257                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs               43                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.976744                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   441.439056                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.862186                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.862186                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            58532                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           58532                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        17985                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          17985                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        10214                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         10214                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          502                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          502                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          432                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          432                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        28199                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           28199                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        28199                       # number of overall hits
system.cpu0.dcache.overall_hits::total          28199                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           56                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           23                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            9                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            8                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data           79                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data           79                       # number of overall misses
system.cpu0.dcache.overall_misses::total           79                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        18041                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        18041                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        10237                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        10237                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        28278                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        28278                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        28278                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        28278                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.003104                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003104                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.002247                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002247                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.017613                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.017613                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.018182                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018182                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.002794                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.002794                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.002794                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.002794                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           33                       # number of writebacks
system.cpu0.dcache.writebacks::total               33                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              115                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              17002                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              115                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           147.843478                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          359                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           193131                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          193131                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        96393                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          96393                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        96393                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           96393                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        96393                       # number of overall hits
system.cpu0.icache.overall_hits::total          96393                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          115                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          115                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          115                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           115                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          115                       # number of overall misses
system.cpu0.icache.overall_misses::total          115                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        96508                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        96508                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        96508                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        96508                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        96508                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        96508                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001192                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001192                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001192                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001192                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001192                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001192                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          115                       # number of writebacks
system.cpu0.icache.writebacks::total              115                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       656                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     167     47.71%     47.71% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.29%     48.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    182     52.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 350                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      167     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     166     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  334                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               184341000     93.71%     93.71% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.08%     93.79% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               12211500      6.21%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           196717000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.912088                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.954286                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      3.71%      3.98% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.53%      4.51% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  328     87.00%     91.51% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.27%     91.78% # number of callpals executed
system.cpu1.kern.callpal::rti                      21      5.57%     97.35% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.39%     99.73% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   377                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.500000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.750000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65229000     60.94%     60.94% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            41803000     39.06%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5109                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          500.426281                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              75179                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5109                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.715013                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   500.426281                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.977395                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.977395                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           164048                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          164048                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        41303                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          41303                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        31809                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         31809                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          529                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          529                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          607                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          607                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        73112                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           73112                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        73112                       # number of overall hits
system.cpu1.dcache.overall_hits::total          73112                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2955                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2955                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2135                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2135                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           98                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           19                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5090                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5090                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5090                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5090                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        44258                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        44258                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        33944                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        33944                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        78202                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        78202                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        78202                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        78202                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066768                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066768                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.062898                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.062898                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.156300                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.156300                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.030351                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.030351                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.065088                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.065088                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.065088                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.065088                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4143                       # number of writebacks
system.cpu1.dcache.writebacks::total             4143                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2666                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.983316                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             386504                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2666                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           144.975244                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.077908                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.905408                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000152                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999815                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999967                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           430732                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          430732                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       211364                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         211364                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       211364                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          211364                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       211364                       # number of overall hits
system.cpu1.icache.overall_hits::total         211364                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2668                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2668                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2668                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2668                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2668                       # number of overall misses
system.cpu1.icache.overall_misses::total         2668                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       214032                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       214032                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       214032                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       214032                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       214032                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       214032                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.012465                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012465                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.012465                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012465                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.012465                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012465                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2666                       # number of writebacks
system.cpu1.icache.writebacks::total             2666                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      60                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      4527                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1003     39.66%     39.66% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     17      0.67%     40.33% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.04%     40.37% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1508     59.63%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2529                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1002     49.58%     49.58% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      17      0.84%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.05%     50.47% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1001     49.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2021                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               748386500     81.48%     81.48% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1215500      0.13%     81.61% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.01%     81.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              168790500     18.38%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           918504500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999003                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.663793                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.799130                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         3     12.00%     12.00% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      4.00%     16.00% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     16.00%     32.00% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      4.00%     36.00% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      4.00%     40.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      4.00%     44.00% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      4.00%     48.00% # number of syscalls executed
system.cpu2.kern.syscall::71                       10     40.00%     88.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      4.00%     92.00% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      4.00%     96.00% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      4.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    25                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.13%      0.13% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  165      5.39%      5.52% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.16%      5.68% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2296     74.98%     80.67% # number of callpals executed
system.cpu2.kern.callpal::rdps                     88      2.87%     83.54% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.03%     83.57% # number of callpals executed
system.cpu2.kern.callpal::rti                     215      7.02%     90.59% # number of callpals executed
system.cpu2.kern.callpal::callsys                  42      1.37%     91.97% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.07%     92.03% # number of callpals executed
system.cpu2.kern.callpal::rdunique                243      7.94%     99.97% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  3062                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              379                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                196                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                195                      
system.cpu2.kern.mode_good::user                  196                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.514512                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.680000                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1640300500     96.65%     96.65% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            56771500      3.35%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     165                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            17903                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          484.466575                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             323499                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            17903                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            18.069541                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    36.914199                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   447.552376                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.072098                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.874126                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.946224                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          482                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           712452                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          712452                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       184850                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         184850                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       135355                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        135355                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         4070                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4070                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         4499                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4499                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       320205                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          320205                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       320205                       # number of overall hits
system.cpu2.dcache.overall_hits::total         320205                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10534                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10534                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         7255                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         7255                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          512                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          512                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           47                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        17789                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         17789                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        17789                       # number of overall misses
system.cpu2.dcache.overall_misses::total        17789                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       195384                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       195384                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       142610                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       142610                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         4582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         4546                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4546                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       337994                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       337994                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       337994                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       337994                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.053914                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.053914                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.050873                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.050873                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.111742                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.111742                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.010339                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.010339                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.052631                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.052631                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.052631                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.052631                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        12803                       # number of writebacks
system.cpu2.dcache.writebacks::total            12803                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            24396                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1052253                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24396                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            43.132194                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    72.359081                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   439.640919                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.141326                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.858674                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          230                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2195368                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2195368                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1061090                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1061090                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1061090                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1061090                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1061090                       # number of overall hits
system.cpu2.icache.overall_hits::total        1061090                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        24396                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24396                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        24396                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24396                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        24396                       # number of overall misses
system.cpu2.icache.overall_misses::total        24396                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1085486                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1085486                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1085486                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1085486                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1085486                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1085486                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.022475                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.022475                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.022475                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.022475                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.022475                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.022475                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        24396                       # number of writebacks
system.cpu2.icache.writebacks::total            24396                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        63                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      22     40.74%     40.74% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      5.56%     46.30% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     29     53.70%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  54                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       22     47.83%     47.83% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      6.52%     54.35% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      21     45.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   46                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               399470000     99.00%     99.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.09%     99.09% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                3665500      0.91%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           403487000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.724138                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.851852                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      5.17%      5.17% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   50     86.21%     91.38% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      5.17%     96.55% # number of callpals executed
system.cpu3.kern.callpal::rti                       2      3.45%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    58                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                5                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              516                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          419.064498                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               3367                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              516                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.525194                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   419.064498                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.818485                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.818485                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          409                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            13914                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           13914                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         2984                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           2984                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         2927                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          2927                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           34                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           36                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         5911                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            5911                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         5911                       # number of overall hits
system.cpu3.dcache.overall_hits::total           5911                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          388                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          388                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          248                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          248                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           18                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           14                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          636                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           636                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          636                       # number of overall misses
system.cpu3.dcache.overall_misses::total          636                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         3372                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3372                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3175                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3175                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         6547                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         6547                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         6547                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         6547                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.115065                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.115065                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.078110                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.078110                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.346154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.346154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.280000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.280000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.097144                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.097144                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.097144                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.097144                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          362                       # number of writebacks
system.cpu3.dcache.writebacks::total              362                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              901                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              58149                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              901                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            64.538291                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          495                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            37975                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           37975                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        17636                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          17636                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        17636                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           17636                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        17636                       # number of overall hits
system.cpu3.icache.overall_hits::total          17636                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst          901                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          901                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst          901                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           901                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst          901                       # number of overall misses
system.cpu3.icache.overall_misses::total          901                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        18537                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        18537                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        18537                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        18537                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        18537                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        18537                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.048605                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.048605                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.048605                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.048605                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.048605                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.048605                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks          901                       # number of writebacks
system.cpu3.icache.writebacks::total              901                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  650                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 650                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19217                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19217                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          266                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          722                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2398                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37336                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37336                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39734                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          361                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2755                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1195043                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                18668                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18668                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               168012                       # Number of tag accesses
system.iocache.tags.data_accesses              168012                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           44                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               44                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           44                       # number of demand (read+write) misses
system.iocache.demand_misses::total                44                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           44                       # number of overall misses
system.iocache.overall_misses::total               44                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           44                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             44                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           44                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              44                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           44                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             44                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      4812                       # number of replacements
system.l2.tags.tagsinuse                 64351.839627                       # Cycle average of tags in use
system.l2.tags.total_refs                      294428                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4812                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     61.186201                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    44741.707837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      2673.780642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      1662.855745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       347.730437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       177.325700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      4750.168172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data      6055.818704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst      1751.138381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data      1692.200732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     1.218807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     8.298627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     9.510938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   233.415241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   232.099487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     2.262282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    12.307897                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.682704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.040799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.025373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.005306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.002706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.072482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.092404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.026720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.025821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.003562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.003542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981931                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         64804                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          664                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2526                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10495                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        26903                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988831                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    710150                       # Number of tag accesses
system.l2.tags.data_accesses                   710150                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        17341                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17341                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        16417                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            16417                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus2.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         2022                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         2420                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          184                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4635                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          115                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         2658                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        23466                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          898                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              27137                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           38                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         2531                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         9883                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          307                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12759                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          115                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           47                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         2658                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4553                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        23466                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        12303                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          898                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          491                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44531                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          115                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           47                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         2658                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4553                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        23466                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        12303                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          898                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          491                       # number of overall hits
system.l2.overall_hits::total                   44531                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 33                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           35                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         4703                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data           10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4748                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst          929                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              941                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data            6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data          456                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             467                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          929                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5159                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data           14                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6156                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst            9                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          929                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5159                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst            3                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data           14                       # number of overall misses
system.l2.overall_misses::total                  6156                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        17341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        16417                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        16417                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               41                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2057                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         7123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9383                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          115                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2667                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        24395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst          901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          28078                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           39                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        10339                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          115                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2667                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4594                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        24395                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        17462                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst          901                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          505                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                50687                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          115                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2667                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4594                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        24395                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        17462                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst          901                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          505                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               50687                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.636364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.804878                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.636364                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.017015                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.660256                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.051546                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.506022                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.003375                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.038082                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.003330                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.033514                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.025641                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.002365                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.044105                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.012862                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.035309                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.020833                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.003375                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.008925                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.038082                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.295442                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.003330                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.027723                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.121451                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.020833                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.003375                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.008925                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.038082                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.295442                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.003330                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.027723                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.121451                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3673                       # number of writebacks
system.l2.writebacks::total                      3673                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 606                       # Transaction distribution
system.membus.trans_dist::ReadResp               2058                       # Transaction distribution
system.membus.trans_dist::WriteReq                593                       # Transaction distribution
system.membus.trans_dist::WriteResp               593                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        22297                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1139                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              215                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             84                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              73                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4803                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4720                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1452                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        55960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        55960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        17523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        19921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  75881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1194752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1194752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2755                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       627264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       630019                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1824771                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             49857                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   49857    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               49857                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               18839                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              11035                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               29874                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              10514                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          10514                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1836999                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts              96508                       # Number of instructions committed
system.switch_cpus0.committedOps                96508                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses        92719                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               8910                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         6391                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts               92719                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       117831                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        71796                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                30019                       # number of memory refs
system.switch_cpus0.num_load_insts              18983                       # Number of load instructions
system.switch_cpus0.num_store_insts             11036                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1712428.009958                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      124570.990042                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.067812                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.932188                       # Percentage of idle cycles
system.switch_cpus0.Branches                    16546                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          436      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            61673     63.90%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              72      0.07%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           20572     21.32%     85.75% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          11036     11.44%     97.18% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          2719      2.82%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total             96508                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               44755                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           18319                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              34549                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          10411                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               79304                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           28730                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              87458                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          87579                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  392988                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             213875                       # Number of instructions committed
system.switch_cpus1.committedOps               213875                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       206680                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           343                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               5389                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        22796                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              206680                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  343                       # number of float instructions
system.switch_cpus1.num_int_register_reads       283614                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       146978                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          178                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                79635                       # number of memory refs
system.switch_cpus1.num_load_insts              45014                       # Number of load instructions
system.switch_cpus1.num_store_insts             34621                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      333850.958204                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      59137.041796                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.150481                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.849519                       # Percentage of idle cycles
system.switch_cpus1.Branches                    29799                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         3843      1.80%      1.80% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           125194     58.49%     60.29% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             160      0.07%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.02%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           46011     21.50%     81.88% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          34902     16.31%     98.19% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          3873      1.81%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            214032                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              198475                       # DTB read hits
system.switch_cpus2.dtb.read_misses               752                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           18285                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             147158                       # DTB write hits
system.switch_cpus2.dtb.write_misses              182                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          11052                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              345633                       # DTB hits
system.switch_cpus2.dtb.data_misses               934                       # DTB misses
system.switch_cpus2.dtb.data_acv                   20                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           29337                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             150892                       # ITB hits
system.switch_cpus2.itb.fetch_misses              493                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         151385                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1837080                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            1084532                       # Number of instructions committed
system.switch_cpus2.committedOps              1084532                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      1041677                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          2965                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              35441                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       110503                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             1041677                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 2965                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1426696                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       769320                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         1308                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         1331                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               348750                       # number of memory refs
system.switch_cpus2.num_load_insts             200901                       # Number of load instructions
system.switch_cpus2.num_store_insts            147849                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      435279.425978                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1401800.574022                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.763059                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.236941                       # Percentage of idle cycles
system.switch_cpus2.Branches                   156927                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        19584      1.80%      1.80% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           679894     62.63%     64.44% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            2259      0.21%     64.65% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     64.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            481      0.04%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             11      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             2      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              6      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          209064     19.26%     83.95% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         148270     13.66%     97.61% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         25915      2.39%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           1085486                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                3411                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              19                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3231                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                6642                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              19                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                799                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses            799                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  806979                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              18534                       # Number of instructions committed
system.switch_cpus3.committedOps                18534                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        17947                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                796                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         1848                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               17947                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        24801                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        12433                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 6673                       # number of memory refs
system.switch_cpus3.num_load_insts               3431                       # Number of load instructions
system.switch_cpus3.num_store_insts              3242                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      796470.452373                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      10508.547627                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.013022                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.986978                       # Percentage of idle cycles
system.switch_cpus3.Branches                     2850                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          209      1.13%      1.13% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            11212     60.48%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              38      0.20%     61.82% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.82% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.06%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            3526     19.02%     80.90% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3247     17.52%     98.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           294      1.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             18537                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       104048                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        45880                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        21894                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              2                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                606                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             43256                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               593                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              593                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        17341                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        16417                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2295                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             195                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            88                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            283                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9466                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9466                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         28080                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14570                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        14877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        62660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        52317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                143249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        11840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side         8582                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       298944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       594000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2448896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1985673                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        88128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        62628                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5498691                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           42148                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           147395                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.347909                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.770076                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 115526     78.38%     78.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  20031     13.59%     91.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   4265      2.89%     94.86% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   7573      5.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             147395                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.332519                       # Number of seconds simulated
sim_ticks                                1332518984000                       # Number of ticks simulated
final_tick                               3595193013500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1582566                       # Simulator instruction rate (inst/s)
host_op_rate                                  1582566                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              274689645                       # Simulator tick rate (ticks/s)
host_mem_usage                                 752404                       # Number of bytes of host memory used
host_seconds                                  4851.00                       # Real time elapsed on the host
sim_insts                                  7677026786                       # Number of instructions simulated
sim_ops                                    7677026786                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       201792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     28794688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        83968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     22649088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       173312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     40781888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        92672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     24114560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          116891968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       201792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        83968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       173312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        92672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        551744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     77246208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        77246208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         3153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       449917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       353892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         2708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       637217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       376790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1826437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1206972                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1206972                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       151436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     21609214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        63014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     16997197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst       130063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     30605108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst        69546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     18096973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              87722554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       151436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        63014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst       130063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst        69546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           414061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        57970062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57970062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        57970062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       151436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     21609214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        63014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     16997197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst       130063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     30605108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst        69546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     18096973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            145692616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     504                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                  11945249                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                 3831992     49.91%     49.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     50      0.00%     49.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   1365      0.02%     49.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     45      0.00%     49.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                3843672     50.07%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total             7677124                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                  3831787     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      50      0.00%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    1365      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      45      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                 3831762     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total              7665009                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            1233380495500     92.56%     92.56% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                3750000      0.00%     92.56% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               66885000      0.01%     92.57% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                7037500      0.00%     92.57% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            99060850500      7.43%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        1332519018500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999947                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.996901                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.998422                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::6                         1      5.00%      5.00% # number of syscalls executed
system.cpu0.kern.syscall::17                        7     35.00%     40.00% # number of syscalls executed
system.cpu0.kern.syscall::71                        2     10.00%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::73                       10     50.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    20                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   76      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   76      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpipl              3850761     50.15%     50.15% # number of callpals executed
system.cpu0.kern.callpal::rdps                   2748      0.04%     50.18% # number of callpals executed
system.cpu0.kern.callpal::rti                 3824905     49.81%     99.99% # number of callpals executed
system.cpu0.kern.callpal::callsys                  54      0.00%     99.99% # number of callpals executed
system.cpu0.kern.callpal::rdunique                569      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               7679189                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel          3824978                       # number of protection mode switches
system.cpu0.kern.mode_switch::user            3823775                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel            3823774                      
system.cpu0.kern.mode_good::user              3823775                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.999685                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.999843                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      924633548500     69.34%     69.34% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        408827514000     30.66%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      76                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          3764882                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          499.139098                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          604604418                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          3764882                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           160.590536                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   499.139098                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.974881                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.974881                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          199                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          144                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1248765703                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1248765703                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    351993951                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      351993951                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    246100123                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     246100123                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20194                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20194                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        23603                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        23603                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    598094074                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       598094074                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    598094074                       # number of overall hits
system.cpu0.dcache.overall_hits::total      598094074                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     10548409                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10548409                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      9355395                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9355395                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         6642                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         6642                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         3138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3138                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     19903804                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19903804                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     19903804                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19903804                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    362542360                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    362542360                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    255455518                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    255455518                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        26836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        26836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        26741                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        26741                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    617997878                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    617997878                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    617997878                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    617997878                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029096                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029096                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.036622                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036622                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.247503                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.247503                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.117348                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.117348                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.032207                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.032207                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.032207                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.032207                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      2255559                       # number of writebacks
system.cpu0.dcache.writebacks::total          2255559                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           311307                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1542922684                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           311307                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4956.273659                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          247                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       3462306181                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      3462306181                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   1730686130                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1730686130                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   1730686130                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1730686130                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   1730686130                       # number of overall hits
system.cpu0.icache.overall_hits::total     1730686130                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       311307                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       311307                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       311307                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        311307                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       311307                       # number of overall misses
system.cpu0.icache.overall_misses::total       311307                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   1730997437                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1730997437                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   1730997437                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1730997437                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   1730997437                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1730997437                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000180                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000180                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000180                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000180                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000180                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000180                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       311307                       # number of writebacks
system.cpu0.icache.writebacks::total           311307                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     549                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                  11959889                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                 3821806     49.93%     49.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   1365      0.02%     49.95% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     49      0.00%     49.95% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                3830597     50.05%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total             7653817                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                  3821601     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    1365      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      49      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                 3821568     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total              7644583                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            1234518247500     92.61%     92.61% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               66885000      0.01%     92.61% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                8182500      0.00%     92.62% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            98438791500      7.38%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        1333032106500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999946                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.997643                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.998794                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::73                        8    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     8                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   30      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   78      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl              3837359     50.12%     50.13% # number of callpals executed
system.cpu1.kern.callpal::rdps                   2743      0.04%     50.16% # number of callpals executed
system.cpu1.kern.callpal::rti                 3815044     49.83%     99.99% # number of callpals executed
system.cpu1.kern.callpal::callsys                  29      0.00%     99.99% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     99.99% # number of callpals executed
system.cpu1.kern.callpal::rdunique                507      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total               7655792                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel          3814542                       # number of protection mode switches
system.cpu1.kern.mode_switch::user            3813900                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                580                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel            3813918                      
system.cpu1.kern.mode_good::user              3813900                      
system.cpu1.kern.mode_good::idle                   18                      
system.cpu1.kern.mode_switch_good::kernel     0.999836                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.031034                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.999845                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      454315107500     34.08%     34.08% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        374768934500     28.11%     62.19% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        504037687500     37.81%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      78                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          2953020                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          501.684463                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          588413134                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2953020                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           199.258093                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   501.684463                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.979852                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.979852                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          227                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1214480132                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1214480132                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    341438239                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      341438239                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    240779265                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     240779265                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        14421                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        14421                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16722                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16722                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    582217504                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       582217504                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    582217504                       # number of overall hits
system.cpu1.dcache.overall_hits::total      582217504                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      9916646                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9916646                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      9146178                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      9146178                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         5273                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         5273                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         2906                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2906                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     19062824                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      19062824                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     19062824                       # number of overall misses
system.cpu1.dcache.overall_misses::total     19062824                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    351354885                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    351354885                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    249925443                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    249925443                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19628                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19628                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    601280328                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    601280328                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    601280328                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    601280328                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.028224                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028224                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.036596                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.036596                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.267747                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.267747                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.148054                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.148054                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.031704                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.031704                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.031704                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.031704                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      1793222                       # number of writebacks
system.cpu1.dcache.writebacks::total          1793222                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           273427                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1268558653                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           273427                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4639.478373                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       3318309439                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      3318309439                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst   1658744579                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1658744579                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst   1658744579                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1658744579                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst   1658744579                       # number of overall hits
system.cpu1.icache.overall_hits::total     1658744579                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       273427                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       273427                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       273427                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        273427                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       273427                       # number of overall misses
system.cpu1.icache.overall_misses::total       273427                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst   1659018006                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1659018006                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst   1659018006                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1659018006                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst   1659018006                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1659018006                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000165                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000165                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000165                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000165                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000165                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000165                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       273427                       # number of writebacks
system.cpu1.icache.writebacks::total           273427                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     371                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                  22378340                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                 4031765     49.92%     49.92% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     84      0.00%     49.92% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   1365      0.02%     49.94% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     55      0.00%     49.94% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                4042985     50.06%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total             8076254                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                  4031540     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      84      0.00%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    1365      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      55      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                 4031517     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total              8064561                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            1227882890000     92.15%     92.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                6006000      0.00%     92.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               66885000      0.01%     92.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                8363500      0.00%     92.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31           104554613000      7.85%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        1332518757500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999944                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.997163                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.998552                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                      1970     97.72%     97.72% # number of syscalls executed
system.cpu2.kern.syscall::4                         1      0.05%     97.77% # number of syscalls executed
system.cpu2.kern.syscall::17                        3      0.15%     97.92% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.05%     97.97% # number of syscalls executed
system.cpu2.kern.syscall::71                       32      1.59%     99.55% # number of syscalls executed
system.cpu2.kern.syscall::73                        6      0.30%     99.85% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      0.15%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  2016                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   45      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   98      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpipl              4053672     22.63%     22.63% # number of callpals executed
system.cpu2.kern.callpal::rdps                   3182      0.02%     22.65% # number of callpals executed
system.cpu2.kern.callpal::rti                 4021086     22.45%     45.09% # number of callpals executed
system.cpu2.kern.callpal::callsys                2042      0.01%     45.10% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     45.10% # number of callpals executed
system.cpu2.kern.callpal::rdunique            9834313     54.90%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total              17914440                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel          4021185                       # number of protection mode switches
system.cpu2.kern.mode_switch::user            4020298                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel            4020299                      
system.cpu2.kern.mode_good::user              4020298                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.999780                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.999890                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      571223742000     42.87%     42.87% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        761294671000     57.13%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      98                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          4011794                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          505.869356                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          920018663                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4011794                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           229.328491                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   505.869356                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.988026                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.988026                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          146                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1881391750                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1881391750                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    535345109                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      535345109                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    338545999                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     338545999                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data     19709354                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     19709354                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data     19718662                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     19718662                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    873891108                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       873891108                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    873891108                       # number of overall hits
system.cpu2.dcache.overall_hits::total      873891108                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     10899136                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10899136                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      9847203                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      9847203                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        12294                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        12294                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         2904                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2904                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     20746339                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      20746339                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     20746339                       # number of overall misses
system.cpu2.dcache.overall_misses::total     20746339                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    546244245                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    546244245                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    348393202                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    348393202                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data     19721648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     19721648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data     19721566                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     19721566                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    894637447                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    894637447                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    894637447                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    894637447                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.019953                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019953                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.028265                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.028265                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.000623                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000623                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000147                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000147                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.023190                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.023190                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.023190                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.023190                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      2845672                       # number of writebacks
system.cpu2.dcache.writebacks::total          2845672                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           480671                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2103367693                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           480671                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          4375.898885                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       4991909653                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      4991909653                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   2495233820                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2495233820                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   2495233820                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2495233820                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   2495233820                       # number of overall hits
system.cpu2.icache.overall_hits::total     2495233820                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       480671                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       480671                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       480671                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        480671                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       480671                       # number of overall misses
system.cpu2.icache.overall_misses::total       480671                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   2495714491                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2495714491                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   2495714491                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2495714491                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   2495714491                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2495714491                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000193                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000193                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000193                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000193                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000193                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000193                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       480671                       # number of writebacks
system.cpu2.icache.writebacks::total           480671                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     833                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                  12176421                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                 3918071     49.93%     49.93% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   1365      0.02%     49.95% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     82      0.00%     49.95% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                3927004     50.05%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total             7846522                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                  3917894     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    1365      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      82      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                 3917892     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total              7837233                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            1231812159500     92.41%     92.41% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               66885000      0.01%     92.41% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                9412500      0.00%     92.41% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31           101144090000      7.59%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        1333032547000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999955                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.997680                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.998816                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::73                        8    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     8                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   39      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   89      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpipl              3933458     50.12%     50.12% # number of callpals executed
system.cpu3.kern.callpal::rdps                   2739      0.03%     50.15% # number of callpals executed
system.cpu3.kern.callpal::rti                 3911648     49.84%     99.99% # number of callpals executed
system.cpu3.kern.callpal::callsys                  45      0.00%     99.99% # number of callpals executed
system.cpu3.kern.callpal::rdunique                449      0.01%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total               7848467                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel          3911737                       # number of protection mode switches
system.cpu3.kern.mode_switch::user            3910559                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel            3910559                      
system.cpu3.kern.mode_good::user              3910559                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.999699                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.999849                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      955689133500     71.67%     71.67% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        377813502000     28.33%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      89                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          2913505                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          490.214518                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          601678587                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2913505                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           206.513662                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   490.214518                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.957450                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.957450                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          356                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1240688871                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1240688871                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    348727698                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      348727698                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    246554845                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     246554845                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        14462                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        14462                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17058                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17058                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    595282543                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       595282543                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    595282543                       # number of overall hits
system.cpu3.dcache.overall_hits::total      595282543                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      9872341                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9872341                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      9230528                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      9230528                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         5652                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         5652                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         2976                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2976                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     19102869                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      19102869                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     19102869                       # number of overall misses
system.cpu3.dcache.overall_misses::total     19102869                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    358600039                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    358600039                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    255785373                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    255785373                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        20114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        20114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        20034                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        20034                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    614385412                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    614385412                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    614385412                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    614385412                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.027530                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.027530                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.036087                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.036087                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.280998                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.280998                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.148547                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.148547                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.031093                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.031093                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.031093                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.031093                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      1803566                       # number of writebacks
system.cpu3.dcache.writebacks::total          1803566                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           293967                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         1219884008                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           293967                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          4149.731119                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          288                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       3377476175                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      3377476175                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst   1688297137                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     1688297137                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst   1688297137                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      1688297137                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst   1688297137                       # number of overall hits
system.cpu3.icache.overall_hits::total     1688297137                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       293967                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       293967                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       293967                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        293967                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       293967                       # number of overall misses
system.cpu3.icache.overall_misses::total       293967                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst   1688591104                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   1688591104                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst   1688591104                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   1688591104                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst   1688591104                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   1688591104                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000174                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000174                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000174                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000174                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000174                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000174                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks       293967                       # number of writebacks
system.cpu3.icache.writebacks::total           293967                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1003                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  8232960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1007                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1734                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1734                       # Transaction distribution
system.iobus.trans_dist::WriteReq              136438                       # Transaction distribution
system.iobus.trans_dist::WriteResp             136438                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        12284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          402                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1734                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         4032                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        18528                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       257816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       257816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  276344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        49136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          551                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          867                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        53126                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8235104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8235104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8288230                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               128908                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               128908                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1160172                       # Number of tag accesses
system.iocache.tags.data_accesses             1160172                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          268                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              268                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       128640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       128640                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          268                       # number of demand (read+write) misses
system.iocache.demand_misses::total               268                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          268                       # number of overall misses
system.iocache.overall_misses::total              268                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          268                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            268                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       128640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       128640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          268                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             268                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          268                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            268                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          128640                       # number of writebacks
system.iocache.writebacks::total               128640                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1829112                       # number of replacements
system.l2.tags.tagsinuse                 65117.176486                       # Cycle average of tags in use
system.l2.tags.total_refs                    17595381                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1829112                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.619630                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    32422.027978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       250.768497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       107.310077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        31.892020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        12.113176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       254.804709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       216.191464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       163.361836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        58.158149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   133.840642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  6089.486891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    51.580830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  5790.366819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   207.621123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data 13685.711073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    74.620249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  5567.320955                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.494721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.003826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.003888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.003299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.002493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.002042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.092918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.088354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.003168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.208827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.001139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.084951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993609                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         64908                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          751                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        53756                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.990417                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 234935599                       # Number of tag accesses
system.l2.tags.data_accesses                234935599                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      8698019                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8698019                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       375229                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           375229                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          322                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          102                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          230                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          147                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  801                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          121                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                212                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       579993                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       440838                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       643954                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       454338                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2119123                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       308154                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       272115                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       477963                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst       292519                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1350751                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      2719428                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      2142299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      2712225                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data      2068525                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9642477                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       308154                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      3299421                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       272115                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      2583137                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       477963                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      3356179                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       292519                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      2522863                       # number of demand (read+write) hits
system.l2.demand_hits::total                 13112351                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       308154                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      3299421                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       272115                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      2583137                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       477963                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      3356179                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       292519                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      2522863                       # number of overall hits
system.l2.overall_hits::total                13112351                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data       321801                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data       317177                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data       325795                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data       320473                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            1285246                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          740                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          201                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          103                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          204                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1248                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       221993                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       172096                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       342961                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       199420                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              936470                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         3153                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         2708                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1448                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8621                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       228003                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       181890                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       294429                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       177493                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          881815                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         3153                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       449996                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1312                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       353986                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         2708                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       637390                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1448                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       376913                       # number of demand (read+write) misses
system.l2.demand_misses::total                1826906                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         3153                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       449996                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1312                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       353986                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         2708                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       637390                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1448                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       376913                       # number of overall misses
system.l2.overall_misses::total               1826906                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      8698019                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8698019                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       375229                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       375229                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data       322123                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data       317279                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data       326025                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data       320620                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          1286047                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          773                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          232                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          224                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          231                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1460                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       801986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       612934                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       986915                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       653758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3055593                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       311307                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       273427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       480671                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst       293967                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1359372                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      2947431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      2324189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      3006654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      2246018                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10524292                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       311307                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      3749417                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       273427                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      2937123                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       480671                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      3993569                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       293967                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      2899776                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14939257                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       311307                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      3749417                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       273427                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      2937123                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       480671                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      3993569                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       293967                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      2899776                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14939257                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.999000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.999679                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.999295                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.999542                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999377                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.957309                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.866379                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.459821                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.883117                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.854795                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.276804                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.280774                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.347508                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.305036                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.306477                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.010128                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.004798                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.005634                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.004926                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006342                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.077357                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.078260                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.097926                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.079026                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.083789                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.010128                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.120018                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.004798                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.120521                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.005634                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.159604                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.004926                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.129980                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.122289                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.010128                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.120018                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.004798                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.120521                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.005634                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.159604                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.004926                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.129980                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.122289                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1078332                       # number of writebacks
system.l2.writebacks::total                   1078332                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1466                       # Transaction distribution
system.membus.trans_dist::ReadResp             892170                       # Transaction distribution
system.membus.trans_dist::WriteReq               7798                       # Transaction distribution
system.membus.trans_dist::WriteResp              7798                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1206972                       # Transaction distribution
system.membus.trans_dist::CleanEvict           744626                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         29273561                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11712                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         1286963                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6185819                       # Transaction distribution
system.membus.trans_dist::ReadExResp           936001                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        890704                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        128640                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       128640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       386456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       386456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        18528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     41297886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     41316414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               41702870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8250112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8250112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        53126                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    185905216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    185958342                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               194208454                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          38451566                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                38451566    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            38451566                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           362513012                       # DTB read hits
system.switch_cpus0.dtb.read_misses            246741                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       139455690                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          259307155                       # DTB write hits
system.switch_cpus0.dtb.write_misses           195762                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       51277285                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           621820167                       # DTB hits
system.switch_cpus0.dtb.data_misses            442503                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       190732975                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         1005687957                       # ITB hits
system.switch_cpus0.itb.fetch_misses              278                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     1005688235                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              2665038472                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         1726733113                       # Number of instructions committed
system.switch_cpus0.committedOps           1726733113                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   1638224757                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses        753624                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           10607226                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts    177989080                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          1638224757                       # number of integer instructions
system.switch_cpus0.num_fp_insts               753624                       # number of float instructions
system.switch_cpus0.num_int_register_reads   2271121709                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   1205025870                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads       350674                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes       350157                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            625717589                       # number of memory refs
system.switch_cpus0.num_load_insts          365551644                       # Number of load instructions
system.switch_cpus0.num_store_insts         260165945                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      934040933.640888                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1730997538.359112                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.649521                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.350479                       # Percentage of idle cycles
system.switch_cpus0.Branches                218097894                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     51068460      2.95%      2.95% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        960610976     55.49%     58.44% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          518594      0.03%     58.47% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     58.47% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         402854      0.02%     58.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp            554      0.00%     58.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt         104145      0.01%     58.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             8      0.00%     58.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv          34715      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       365593996     21.12%     79.63% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      260170413     15.03%     94.66% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      92492722      5.34%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1730997437                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           351293832                       # DTB read hits
system.switch_cpus1.dtb.read_misses            286176                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       129067624                       # DTB read accesses
system.switch_cpus1.dtb.write_hits          253759899                       # DTB write hits
system.switch_cpus1.dtb.write_misses           203926                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       46786225                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           605053731                       # DTB hits
system.switch_cpus1.dtb.data_misses            490102                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       175853849                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          937124944                       # ITB hits
system.switch_cpus1.itb.fetch_misses              183                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      937125127                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              2666064804                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts         1654715506                       # Number of instructions committed
system.switch_cpus1.committedOps           1654715506                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   1572656099                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses        631200                       # Number of float alu accesses
system.switch_cpus1.num_func_calls           10490688                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts    169347604                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          1572656099                       # number of integer instructions
system.switch_cpus1.num_fp_insts               631200                       # number of float instructions
system.switch_cpus1.num_int_register_reads   2176937248                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   1153940247                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads       365440                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes       365480                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            608996111                       # number of memory refs
system.switch_cpus1.num_load_insts          354380487                       # Number of load instructions
system.switch_cpus1.num_store_insts         254615624                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1006407946.452437                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1659656857.547563                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.622512                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.377488                       # Percentage of idle cycles
system.switch_cpus1.Branches                208641976                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     45348227      2.73%      2.73% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        910993478     54.91%     57.65% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          509638      0.03%     57.68% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     57.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         264480      0.02%     57.69% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     57.69% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt         109236      0.01%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv          36412      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       354410242     21.36%     79.06% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      254616877     15.35%     94.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess      92729416      5.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1659018006                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           556059531                       # DTB read hits
system.switch_cpus2.dtb.read_misses            227644                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       319581095                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          372137046                       # DTB write hits
system.switch_cpus2.dtb.write_misses           219440                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      152105688                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           928196577                       # DTB hits
system.switch_cpus2.dtb.data_misses            447084                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       471686783                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         1720304885                       # ITB hits
system.switch_cpus2.itb.fetch_misses              274                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     1720305159                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              2665038339                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         2491252361                       # Number of instructions committed
system.switch_cpus2.committedOps           2491252361                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   2330684757                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses        819298                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           31121473                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    275003690                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          2330684757                       # number of integer instructions
system.switch_cpus2.num_fp_insts               819298                       # number of float instructions
system.switch_cpus2.num_int_register_reads   3153989170                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1708089477                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads       478962                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       479002                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            942109030                       # number of memory refs
system.switch_cpus2.num_load_insts          569022002                       # Number of load instructions
system.switch_cpus2.num_store_insts         373087028                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      169323596.893412                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2495714742.106588                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.936465                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.063535                       # Percentage of idle cycles
system.switch_cpus2.Branches                346665776                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     82053791      3.29%      3.29% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       1343751557     53.84%     57.13% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          601015      0.02%     57.15% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     57.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         338800      0.01%     57.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     57.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt         143211      0.01%     57.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     57.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          47737      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       588787038     23.59%     80.77% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      373091847     14.95%     95.72% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess     106899495      4.28%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        2495714491                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           358551811                       # DTB read hits
system.switch_cpus3.dtb.read_misses            236567                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       130667540                       # DTB read accesses
system.switch_cpus3.dtb.write_hits          259717113                       # DTB write hits
system.switch_cpus3.dtb.write_misses           181049                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       47225289                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           618268924                       # DTB hits
system.switch_cpus3.dtb.data_misses            417616                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       177892829                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          947876541                       # ITB hits
system.switch_cpus3.itb.fetch_misses              213                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      947876754                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              2666065969                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts         1684264779                       # Number of instructions committed
system.switch_cpus3.committedOps           1684264779                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses   1600642314                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses        765711                       # Number of float alu accesses
system.switch_cpus3.num_func_calls           10825040                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts    172351715                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts          1600642314                       # number of integer instructions
system.switch_cpus3.num_fp_insts               765711                       # number of float instructions
system.switch_cpus3.num_int_register_reads   2214073215                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes   1173072989                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads       450378                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes       450402                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs            622211367                       # number of memory refs
system.switch_cpus3.num_load_insts          361613405                       # Number of load instructions
system.switch_cpus3.num_store_insts         260597962                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      976824134.916584                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      1689241834.083416                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.633608                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.366392                       # Percentage of idle cycles
system.switch_cpus3.Branches                212602685                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     46044438      2.73%      2.73% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        925040079     54.78%     57.51% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          547268      0.03%     57.54% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     57.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         313797      0.02%     57.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     57.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt         134631      0.01%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv          44877      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       361643303     21.42%     78.99% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      260599575     15.43%     94.42% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess      94223136      5.58%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        1688591104                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     95219566                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     47807025                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests     34907517                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6844                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3312                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3532                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1466                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          42627231                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              7798                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             7798                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8698019                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       375229                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3455190                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        29273893                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11924                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       29285817                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8305411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8305411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1359372                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     41266393                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       698733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     43085001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       602206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     40806105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1140494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     45181891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       652540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     40813982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             172980952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     24795264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    954787605                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     21041856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    872591008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     42228672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1028886645                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     22948672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    873056540                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3840336262                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2086928                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         97315758                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.806542                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.608459                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               27100717     27.85%     27.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1               64079654     65.85%     93.70% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4002840      4.11%     97.81% # Request fanout histogram
system.tol2bus.snoop_fanout::3                2128228      2.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3163      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    576      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    396      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    184      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           97315758                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002154                       # Number of seconds simulated
sim_ticks                                  2154002500                       # Number of ticks simulated
final_tick                               3597347016000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             2715776950                       # Simulator instruction rate (inst/s)
host_op_rate                               2715754678                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              761536076                       # Simulator tick rate (ticks/s)
host_mem_usage                                 752404                       # Number of bytes of host memory used
host_seconds                                     2.83                       # Real time elapsed on the host
sim_insts                                  7681445377                       # Number of instructions simulated
sim_ops                                    7681445377                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        45696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       338240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       100864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       227648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        29312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data        75776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        62592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       403584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1283712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        45696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       100864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        29312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        62592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        238464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       795776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          795776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         5285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst          458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         1184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         6306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         12434                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12434                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     21214460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    157028601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     46826315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    105686043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     13608155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     35179161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     29058462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    187364685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             595965882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     21214460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     46826315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     13608155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     29058462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        110707392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       369440611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            369440611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       369440611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     21214460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    157028601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     46826315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    105686043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     13608155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     35179161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     29058462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    187364685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            965406493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     12241                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    5475     47.19%     47.19% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    291      2.51%     49.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.02%     49.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     49.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   5834     50.28%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               11603                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     5475     48.70%     48.70% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     291      2.59%     51.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.02%     51.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.01%     51.31% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    5474     48.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                11243                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               874864500     44.94%     44.94% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               21825000      1.12%     46.06% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  98000      0.01%     46.07% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     46.08% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1049697500     53.92%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1946649500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.938293                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.968974                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::4                        22     73.33%     73.33% # number of syscalls executed
system.cpu0.kern.syscall::73                        8     26.67%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    30                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   54      0.46%      0.46% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   18      0.15%      0.62% # number of callpals executed
system.cpu0.kern.callpal::swpipl                10979     94.26%     94.87% # number of callpals executed
system.cpu0.kern.callpal::rdps                     66      0.57%     95.44% # number of callpals executed
system.cpu0.kern.callpal::rti                     330      2.83%     98.27% # number of callpals executed
system.cpu0.kern.callpal::callsys                  33      0.28%     98.56% # number of callpals executed
system.cpu0.kern.callpal::rdunique                168      1.44%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 11648                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              349                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 36                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 37                      
system.cpu0.kern.mode_good::user                   36                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.106017                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.189610                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        1623997500     96.95%     96.95% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            51071000      3.05%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      18                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            16213                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          495.474610                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1681353                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            16652                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           100.970034                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   495.474610                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.967724                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.967724                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1762754                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1762754                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       556829                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         556829                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       275360                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        275360                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        11860                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        11860                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        12171                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        12171                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       832189                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          832189                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       832189                       # number of overall hits
system.cpu0.dcache.overall_hits::total         832189                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12275                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12275                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3791                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3791                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          670                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          670                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          110                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          110                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16066                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16066                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16066                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16066                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       569104                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       569104                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       279151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       279151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        12530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        12530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        12281                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        12281                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       848255                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       848255                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       848255                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       848255                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021569                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021569                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.013580                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.013580                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.053472                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.053472                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.008957                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.008957                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018940                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018940                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018940                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018940                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12948                       # number of writebacks
system.cpu0.dcache.writebacks::total            12948                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             6302                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          191262019                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6814                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         28068.978427                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          461                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          6749012                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         6749012                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      3365053                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3365053                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      3365053                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3365053                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      3365053                       # number of overall hits
system.cpu0.icache.overall_hits::total        3365053                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         6302                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         6302                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         6302                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          6302                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         6302                       # number of overall misses
system.cpu0.icache.overall_misses::total         6302                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      3371355                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3371355                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      3371355                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3371355                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      3371355                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3371355                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001869                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001869                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001869                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001869                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001869                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001869                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         6302                       # number of writebacks
system.cpu0.icache.writebacks::total             6302                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      21                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1350                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     413     47.75%     47.75% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.23%     47.98% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     19      2.20%     50.17% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    431     49.83%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 865                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      413     49.88%     49.88% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.24%     50.12% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      19      2.29%     52.42% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     394     47.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  828                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1876861500     96.32%     96.32% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  98000      0.01%     96.32% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                3825500      0.20%     96.52% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               67815500      3.48%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1948600500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.914153                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.957225                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     16.67%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     16.67%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::4                         1     16.67%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     16.67%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::54                        1     16.67%     83.33% # number of syscalls executed
system.cpu1.kern.syscall::71                        1     16.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     6                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.11%      0.11% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   33      3.65%      3.77% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.22%      3.99% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  796     88.15%     92.14% # number of callpals executed
system.cpu1.kern.callpal::rdps                      4      0.44%     92.58% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.11%     92.69% # number of callpals executed
system.cpu1.kern.callpal::rti                      48      5.32%     98.01% # number of callpals executed
system.cpu1.kern.callpal::callsys                  13      1.44%     99.45% # number of callpals executed
system.cpu1.kern.callpal::imb                       5      0.55%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   903                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               42                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 27                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 39                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 28                      
system.cpu1.kern.mode_good::user                   27                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.666667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.025641                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.518519                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         161285000      8.58%      8.58% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            40157000      2.14%     10.71% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1679122000     89.29%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      33                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             7928                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          467.925224                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1191102                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             8324                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           143.092504                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   467.925224                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.913916                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.913916                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           262456                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          262456                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        70234                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          70234                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        46175                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         46175                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1119                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1119                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1261                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1261                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       116409                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          116409                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       116409                       # number of overall hits
system.cpu1.dcache.overall_hits::total         116409                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         5035                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         5035                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3010                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3010                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          240                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          240                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           97                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           97                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8045                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8045                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8045                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8045                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        75269                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        75269                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        49185                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        49185                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1359                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1359                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       124454                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       124454                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       124454                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       124454                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066893                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066893                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.061198                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.061198                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.176600                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.176600                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.071429                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.071429                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.064642                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.064642                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.064642                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.064642                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         5056                       # number of writebacks
system.cpu1.dcache.writebacks::total             5056                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             4077                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.977992                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          390657581                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4589                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         85129.130747                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.977992                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999957                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           833062                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          833062                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       410408                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         410408                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       410408                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          410408                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       410408                       # number of overall hits
system.cpu1.icache.overall_hits::total         410408                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         4082                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4082                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         4082                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4082                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         4082                       # number of overall misses
system.cpu1.icache.overall_misses::total         4082                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       414490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       414490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       414490                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       414490                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       414490                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       414490                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009848                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009848                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009848                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009848                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009848                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009848                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         4077                       # number of writebacks
system.cpu1.icache.writebacks::total             4077                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      23                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                       894                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     126     44.06%     44.06% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      0.70%     44.76% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     21      7.34%     52.10% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    137     47.90%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 286                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      126     49.41%     49.41% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      0.78%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      21      8.24%     58.43% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     106     41.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  255                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1932963000     99.28%     99.28% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  98000      0.01%     99.28% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                4012500      0.21%     99.49% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                9946000      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1947019500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.773723                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.891608                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     3                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   78     21.55%     21.82% # number of callpals executed
system.cpu2.kern.callpal::tbi                       4      1.10%     22.93% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  175     48.34%     71.27% # number of callpals executed
system.cpu2.kern.callpal::rdps                      5      1.38%     72.65% # number of callpals executed
system.cpu2.kern.callpal::rti                      89     24.59%     97.24% # number of callpals executed
system.cpu2.kern.callpal::callsys                   9      2.49%     99.72% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.28%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   362                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              167                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 67                      
system.cpu2.kern.mode_good::user                   67                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.401198                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.572650                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1912708500     99.57%     99.57% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      78                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements             2065                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          469.084284                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             881135                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2524                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           349.102615                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   469.084284                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.916180                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.916180                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            91867                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           91867                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        26280                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          26280                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        14857                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         14857                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          498                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          498                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          504                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          504                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data        41137                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           41137                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data        41137                       # number of overall hits
system.cpu2.dcache.overall_hits::total          41137                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1705                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1705                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          707                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          707                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data           88                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           88                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           81                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           81                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2412                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2412                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2412                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2412                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        27985                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        27985                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        15564                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        15564                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          585                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          585                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data        43549                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        43549                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data        43549                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        43549                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.060925                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.060925                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.045425                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.045425                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.150171                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.150171                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.138462                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.138462                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.055386                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.055386                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.055386                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.055386                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1196                       # number of writebacks
system.cpu2.dcache.writebacks::total             1196                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             1644                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          392077477                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2156                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         181854.117347                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          471                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           309688                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          309688                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       152378                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         152378                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       152378                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          152378                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       152378                       # number of overall hits
system.cpu2.icache.overall_hits::total         152378                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         1644                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1644                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         1644                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1644                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         1644                       # number of overall misses
system.cpu2.icache.overall_misses::total         1644                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       154022                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       154022                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       154022                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       154022                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       154022                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       154022                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.010674                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.010674                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.010674                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.010674                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.010674                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.010674                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         1644                       # number of writebacks
system.cpu2.icache.writebacks::total             1644                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      20                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1365                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     288     45.64%     45.64% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      0.32%     45.96% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     36      5.71%     51.66% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    305     48.34%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 631                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      286     47.04%     47.04% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      0.33%     47.37% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      36      5.92%     53.29% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     284     46.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  608                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              2132981500     98.97%     98.97% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  98000      0.00%     98.97% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                4326500      0.20%     99.18% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               17772500      0.82%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          2155178500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.993056                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.931148                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.963550                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.42%      0.42% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   72     10.14%     10.56% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.14%     10.70% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  490     69.01%     79.72% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      0.70%     80.42% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.14%     80.56% # number of callpals executed
system.cpu3.kern.callpal::rti                     120     16.90%     97.46% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.11%     99.58% # number of callpals executed
system.cpu3.kern.callpal::imb                       3      0.42%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   710                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              191                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.502618                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.670139                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        2081095000     96.50%     96.50% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75501500      3.50%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      72                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12834                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          480.502236                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1084037                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            13346                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            81.225611                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   480.502236                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.938481                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.938481                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          397                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           375922                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          375922                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        81848                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          81848                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        83639                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         83639                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1224                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1224                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1310                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1310                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       165487                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          165487                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       165487                       # number of overall hits
system.cpu3.dcache.overall_hits::total         165487                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5939                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5939                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         7127                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         7127                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          208                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          208                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          113                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13066                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13066                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13066                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13066                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        87787                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        87787                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        90766                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        90766                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1432                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1432                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1423                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1423                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       178553                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       178553                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       178553                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       178553                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.067652                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.067652                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.078521                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.078521                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.145251                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.145251                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.079410                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.079410                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.073177                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.073177                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.073177                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.073177                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8617                       # number of writebacks
system.cpu3.dcache.writebacks::total             8617                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4741                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999756                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          468897972                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5253                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         89262.892062                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.999756                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          328                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           964729                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          964729                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       475250                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         475250                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       475250                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          475250                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       475250                       # number of overall hits
system.cpu3.icache.overall_hits::total         475250                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4743                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4743                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4743                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4743                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4743                       # number of overall misses
system.cpu3.icache.overall_misses::total         4743                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       479993                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       479993                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       479993                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       479993                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       479993                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       479993                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009881                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009881                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009881                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009881                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009881                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009881                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4741                       # number of writebacks
system.cpu3.icache.writebacks::total             4741                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1746                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1746                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1380                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1380                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          834                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         2328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6252                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6252                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         3201                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1545                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8082                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     8082                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     19806                       # number of replacements
system.l2.tags.tagsinuse                 65164.174501                       # Cycle average of tags in use
system.l2.tags.total_refs                     8641621                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     84916                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    101.766699                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31637.867187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst                4                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data               22                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst                7                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   680.477850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data 10250.891787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   738.107190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  7481.445797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   175.050693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  6962.795970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   154.159101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  7047.378926                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.482756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.010383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.156416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.011263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.114158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.002671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.106244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.002352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.107534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994326                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          751                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4027                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13453                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11518                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        35361                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    871151                       # Number of tag accesses
system.l2.tags.data_accesses                   871151                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        27817                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            27817                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        11570                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11570                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           71                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  126                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 15                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         3228                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1376                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         3332                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8011                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         5588                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         2506                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         1186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         3764                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13044                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         7668                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         2887                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data          939                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         3141                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14635                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         5588                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        10896                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         2506                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4263                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         1186                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         1014                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         3764                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         6473                       # number of demand (read+write) hits
system.l2.demand_hits::total                    35690                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         5588                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        10896                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         2506                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4263                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         1186                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         1014                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         3764                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         6473                       # number of overall hits
system.l2.overall_hits::total                   35690                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          100                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                187                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               67                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          431                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1402                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data          536                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         3593                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5962                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          714                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1576                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst          458                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          978                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3726                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         4855                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         2155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data          649                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         2717                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10376                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst          714                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5286                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1576                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3557                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          458                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1185                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          978                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         6310                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20064                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          714                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5286                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1576                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3557                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          458                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1185                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          978                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         6310                       # number of overall misses
system.l2.overall_misses::total                 20064                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        27817                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        27817                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        11570                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11570                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          111                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          103                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              313                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             82                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         3659                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          611                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6925                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13973                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         6302                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         4082                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         1644                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4742                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          16770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        12523                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         5042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         1588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5858                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         6302                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        16182                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         4082                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7820                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         1644                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         2199                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4742                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12783                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                55754                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         6302                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        16182                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         4082                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7820                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         1644                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         2199                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4742                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12783                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               55754                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.360360                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.844444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.970874                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.597444                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.840000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.950000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.913043                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.817073                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.117792                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.504680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.877250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.518845                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.426680                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.113297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.386085                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.278589                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.206242                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.222182                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.387687                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.427410                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.408690                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.463810                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.414857                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.113297                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.326659                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.386085                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.454859                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.278589                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.538881                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.206242                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.493624                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.359867                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.113297                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.326659                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.386085                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.454859                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.278589                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.538881                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.206242                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.493624                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.359867                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12434                       # number of writebacks
system.l2.writebacks::total                     12434                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1746                       # Transaction distribution
system.membus.trans_dist::ReadResp              15848                       # Transaction distribution
system.membus.trans_dist::WriteReq               1380                       # Transaction distribution
system.membus.trans_dist::WriteResp              1380                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12434                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7368                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              406                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            386                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             260                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6092                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5956                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14102                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        61106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        67358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  67358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         8082                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2079488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2087570                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2087570                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             43914                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   43914    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               43914                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              582464                       # DTB read hits
system.switch_cpus0.dtb.read_misses               155                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           22962                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             292962                       # DTB write hits
system.switch_cpus0.dtb.write_misses               13                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           9963                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              875426                       # DTB hits
system.switch_cpus0.dtb.data_misses               168                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           32925                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             232527                       # ITB hits
system.switch_cpus0.itb.fetch_misses              131                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         232658                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 3893229                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            3371187                       # Number of instructions committed
system.switch_cpus0.committedOps              3371187                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      3298864                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           310                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             108628                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       289679                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             3298864                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  310                       # number of float instructions
system.switch_cpus0.num_int_register_reads      4611273                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      2685825                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          246                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes           74                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               876621                       # number of memory refs
system.switch_cpus0.num_load_insts             583535                       # Number of load instructions
system.switch_cpus0.num_store_insts            293086                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      846352.481579                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      3046876.518421                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.782609                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.217391                       # Percentage of idle cycles
system.switch_cpus0.Branches                   425347                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         6464      0.19%      0.19% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          2397672     71.12%     71.31% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           11662      0.35%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             45      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              3      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              6      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             2      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          610154     18.10%     89.76% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         293210      8.70%     98.45% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         52137      1.55%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           3371355                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               76393                       # DTB read hits
system.switch_cpus1.dtb.read_misses               202                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           16610                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              50493                       # DTB write hits
system.switch_cpus1.dtb.write_misses               20                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           9221                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              126886                       # DTB hits
system.switch_cpus1.dtb.data_misses               222                       # DTB misses
system.switch_cpus1.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           25831                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              91359                       # ITB hits
system.switch_cpus1.itb.fetch_misses              192                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          91551                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 3897180                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             414256                       # Number of instructions committed
system.switch_cpus1.committedOps               414256                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       402322                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           830                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               9926                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        44945                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              402322                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  830                       # number of float instructions
system.switch_cpus1.num_int_register_reads       555619                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       303287                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          478                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          403                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               127476                       # number of memory refs
system.switch_cpus1.num_load_insts              76830                       # Number of load instructions
system.switch_cpus1.num_store_insts             50646                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3522062.386341                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      375117.613659                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.096254                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.903746                       # Percentage of idle cycles
system.switch_cpus1.Branches                    58085                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         5063      1.22%      1.22% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           270954     65.37%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             844      0.20%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            108      0.03%     66.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv             15      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           79086     19.08%     85.91% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          50931     12.29%     98.19% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          7489      1.81%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            414490                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits               27925                       # DTB read hits
system.switch_cpus2.dtb.read_misses               326                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              16004                       # DTB write hits
system.switch_cpus2.dtb.write_misses               38                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus2.dtb.data_hits               43929                       # DTB hits
system.switch_cpus2.dtb.data_misses               364                       # DTB misses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              25925                       # ITB hits
system.switch_cpus2.itb.fetch_misses              125                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          26050                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 3893598                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts             153637                       # Number of instructions committed
system.switch_cpus2.committedOps               153637                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       147663                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses           531                       # Number of float alu accesses
system.switch_cpus2.num_func_calls               3342                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts        18059                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              147663                       # number of integer instructions
system.switch_cpus2.num_fp_insts                  531                       # number of float instructions
system.switch_cpus2.num_int_register_reads       196337                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       112097                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          284                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          259                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                45217                       # number of memory refs
system.switch_cpus2.num_load_insts              28909                       # Number of load instructions
system.switch_cpus2.num_store_insts             16308                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      3754298.999309                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      139299.000691                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.035776                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.964224                       # Percentage of idle cycles
system.switch_cpus2.Branches                    22709                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         2847      1.85%      1.85% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu            97428     63.26%     65.10% # Class of executed instruction
system.switch_cpus2.op_class::IntMult             113      0.07%     65.18% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.18% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd             31      0.02%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              3      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::MemRead           30183     19.60%     84.80% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite          16319     10.60%     95.39% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess          7098      4.61%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            154022                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               88656                       # DTB read hits
system.switch_cpus3.dtb.read_misses               371                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              92094                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              180750                       # DTB hits
system.switch_cpus3.dtb.data_misses               477                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             165030                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         165182                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 4310728                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             479511                       # Number of instructions committed
system.switch_cpus3.committedOps               479511                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       461488                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3786                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               9535                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        49396                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              461488                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3786                       # number of float instructions
system.switch_cpus3.num_int_register_reads       662338                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       315477                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2465                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2422                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               182035                       # number of memory refs
system.switch_cpus3.num_load_insts              89590                       # Number of load instructions
system.switch_cpus3.num_store_insts             92445                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      3830300.521867                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      480427.478133                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.111449                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.888551                       # Percentage of idle cycles
system.switch_cpus3.Branches                    62204                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9870      2.06%      2.06% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           273583     57.00%     59.05% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             545      0.11%     59.17% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.17% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1177      0.25%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           92161     19.20%     78.66% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          92531     19.28%     97.94% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9899      2.06%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            479993                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       113771                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        52502                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        12120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              4                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1746                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             44677                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1380                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1380                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        27817                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        11570                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9067                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             526                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           401                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            927                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14109                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14109                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         16771                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        26160                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        17464                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        55460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        11153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        24210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         3795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         7002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        38856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                170640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       714368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1900009                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       452544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       843057                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       137664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       232056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       509248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1390464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6179410                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           19806                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           136703                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.215416                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.660460                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 120493     88.14%     88.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7997      5.85%     93.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3188      2.33%     96.32% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   5025      3.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             136703                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
