

================================================================
== Vitis HLS Report for 'read_D_FT1'
================================================================
* Date:           Thu Jan  2 11:39:38 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp_slr0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  2.433 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |        1|     1123|  4.545 ns|  5.104 us|    1|  1123|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                                  |                                                       |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_read_D_FT1_Pipeline_VITIS_LOOP_719_1_VITIS_LOOP_720_2_fu_108  |read_D_FT1_Pipeline_VITIS_LOOP_719_1_VITIS_LOOP_720_2  |     1122|     1122|  5.099 us|  5.099 us|  1122|  1122|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       14|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       26|      154|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       23|    -|
|Register             |        -|     -|        4|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       30|      191|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+----+-----+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+----+-----+-----+
    |grp_read_D_FT1_Pipeline_VITIS_LOOP_719_1_VITIS_LOOP_720_2_fu_108  |read_D_FT1_Pipeline_VITIS_LOOP_719_1_VITIS_LOOP_720_2  |        0|   0|  26|  154|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                             |                                                       |        0|   0|  26|  154|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln716_fu_194_p2             |      icmp|   0|  0|  12|           5|           5|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  14|           6|           6|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  14|          3|    1|          3|
    |fifo_D_from_off_chip_to_S3_read  |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  23|          5|    2|          5|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                      Name                                     | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                      |  2|   0|    2|          0|
    |grp_read_D_FT1_Pipeline_VITIS_LOOP_719_1_VITIS_LOOP_720_2_fu_108_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln716_reg_200                                                             |  1|   0|    1|          0|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                          |  4|   0|    4|          0|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|                  read_D_FT1|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|                  read_D_FT1|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|                  read_D_FT1|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|                  read_D_FT1|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|                  read_D_FT1|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|                  read_D_FT1|  return value|
|D_0_0_address0                             |  out|    6|   ap_memory|                       D_0_0|         array|
|D_0_0_ce0                                  |  out|    1|   ap_memory|                       D_0_0|         array|
|D_0_0_we0                                  |  out|    1|   ap_memory|                       D_0_0|         array|
|D_0_0_d0                                   |  out|   32|   ap_memory|                       D_0_0|         array|
|D_0_1_address0                             |  out|    6|   ap_memory|                       D_0_1|         array|
|D_0_1_ce0                                  |  out|    1|   ap_memory|                       D_0_1|         array|
|D_0_1_we0                                  |  out|    1|   ap_memory|                       D_0_1|         array|
|D_0_1_d0                                   |  out|   32|   ap_memory|                       D_0_1|         array|
|D_0_2_address0                             |  out|    6|   ap_memory|                       D_0_2|         array|
|D_0_2_ce0                                  |  out|    1|   ap_memory|                       D_0_2|         array|
|D_0_2_we0                                  |  out|    1|   ap_memory|                       D_0_2|         array|
|D_0_2_d0                                   |  out|   32|   ap_memory|                       D_0_2|         array|
|D_0_3_address0                             |  out|    6|   ap_memory|                       D_0_3|         array|
|D_0_3_ce0                                  |  out|    1|   ap_memory|                       D_0_3|         array|
|D_0_3_we0                                  |  out|    1|   ap_memory|                       D_0_3|         array|
|D_0_3_d0                                   |  out|   32|   ap_memory|                       D_0_3|         array|
|D_0_4_address0                             |  out|    6|   ap_memory|                       D_0_4|         array|
|D_0_4_ce0                                  |  out|    1|   ap_memory|                       D_0_4|         array|
|D_0_4_we0                                  |  out|    1|   ap_memory|                       D_0_4|         array|
|D_0_4_d0                                   |  out|   32|   ap_memory|                       D_0_4|         array|
|D_0_5_address0                             |  out|    6|   ap_memory|                       D_0_5|         array|
|D_0_5_ce0                                  |  out|    1|   ap_memory|                       D_0_5|         array|
|D_0_5_we0                                  |  out|    1|   ap_memory|                       D_0_5|         array|
|D_0_5_d0                                   |  out|   32|   ap_memory|                       D_0_5|         array|
|D_0_6_address0                             |  out|    6|   ap_memory|                       D_0_6|         array|
|D_0_6_ce0                                  |  out|    1|   ap_memory|                       D_0_6|         array|
|D_0_6_we0                                  |  out|    1|   ap_memory|                       D_0_6|         array|
|D_0_6_d0                                   |  out|   32|   ap_memory|                       D_0_6|         array|
|D_0_7_address0                             |  out|    6|   ap_memory|                       D_0_7|         array|
|D_0_7_ce0                                  |  out|    1|   ap_memory|                       D_0_7|         array|
|D_0_7_we0                                  |  out|    1|   ap_memory|                       D_0_7|         array|
|D_0_7_d0                                   |  out|   32|   ap_memory|                       D_0_7|         array|
|D_0_8_address0                             |  out|    6|   ap_memory|                       D_0_8|         array|
|D_0_8_ce0                                  |  out|    1|   ap_memory|                       D_0_8|         array|
|D_0_8_we0                                  |  out|    1|   ap_memory|                       D_0_8|         array|
|D_0_8_d0                                   |  out|   32|   ap_memory|                       D_0_8|         array|
|D_0_9_address0                             |  out|    6|   ap_memory|                       D_0_9|         array|
|D_0_9_ce0                                  |  out|    1|   ap_memory|                       D_0_9|         array|
|D_0_9_we0                                  |  out|    1|   ap_memory|                       D_0_9|         array|
|D_0_9_d0                                   |  out|   32|   ap_memory|                       D_0_9|         array|
|D_1_0_address0                             |  out|    6|   ap_memory|                       D_1_0|         array|
|D_1_0_ce0                                  |  out|    1|   ap_memory|                       D_1_0|         array|
|D_1_0_we0                                  |  out|    1|   ap_memory|                       D_1_0|         array|
|D_1_0_d0                                   |  out|   32|   ap_memory|                       D_1_0|         array|
|D_1_1_address0                             |  out|    6|   ap_memory|                       D_1_1|         array|
|D_1_1_ce0                                  |  out|    1|   ap_memory|                       D_1_1|         array|
|D_1_1_we0                                  |  out|    1|   ap_memory|                       D_1_1|         array|
|D_1_1_d0                                   |  out|   32|   ap_memory|                       D_1_1|         array|
|D_1_2_address0                             |  out|    6|   ap_memory|                       D_1_2|         array|
|D_1_2_ce0                                  |  out|    1|   ap_memory|                       D_1_2|         array|
|D_1_2_we0                                  |  out|    1|   ap_memory|                       D_1_2|         array|
|D_1_2_d0                                   |  out|   32|   ap_memory|                       D_1_2|         array|
|D_1_3_address0                             |  out|    6|   ap_memory|                       D_1_3|         array|
|D_1_3_ce0                                  |  out|    1|   ap_memory|                       D_1_3|         array|
|D_1_3_we0                                  |  out|    1|   ap_memory|                       D_1_3|         array|
|D_1_3_d0                                   |  out|   32|   ap_memory|                       D_1_3|         array|
|D_1_4_address0                             |  out|    6|   ap_memory|                       D_1_4|         array|
|D_1_4_ce0                                  |  out|    1|   ap_memory|                       D_1_4|         array|
|D_1_4_we0                                  |  out|    1|   ap_memory|                       D_1_4|         array|
|D_1_4_d0                                   |  out|   32|   ap_memory|                       D_1_4|         array|
|D_1_5_address0                             |  out|    6|   ap_memory|                       D_1_5|         array|
|D_1_5_ce0                                  |  out|    1|   ap_memory|                       D_1_5|         array|
|D_1_5_we0                                  |  out|    1|   ap_memory|                       D_1_5|         array|
|D_1_5_d0                                   |  out|   32|   ap_memory|                       D_1_5|         array|
|D_1_6_address0                             |  out|    6|   ap_memory|                       D_1_6|         array|
|D_1_6_ce0                                  |  out|    1|   ap_memory|                       D_1_6|         array|
|D_1_6_we0                                  |  out|    1|   ap_memory|                       D_1_6|         array|
|D_1_6_d0                                   |  out|   32|   ap_memory|                       D_1_6|         array|
|D_1_7_address0                             |  out|    6|   ap_memory|                       D_1_7|         array|
|D_1_7_ce0                                  |  out|    1|   ap_memory|                       D_1_7|         array|
|D_1_7_we0                                  |  out|    1|   ap_memory|                       D_1_7|         array|
|D_1_7_d0                                   |  out|   32|   ap_memory|                       D_1_7|         array|
|D_1_8_address0                             |  out|    6|   ap_memory|                       D_1_8|         array|
|D_1_8_ce0                                  |  out|    1|   ap_memory|                       D_1_8|         array|
|D_1_8_we0                                  |  out|    1|   ap_memory|                       D_1_8|         array|
|D_1_8_d0                                   |  out|   32|   ap_memory|                       D_1_8|         array|
|D_1_9_address0                             |  out|    6|   ap_memory|                       D_1_9|         array|
|D_1_9_ce0                                  |  out|    1|   ap_memory|                       D_1_9|         array|
|D_1_9_we0                                  |  out|    1|   ap_memory|                       D_1_9|         array|
|D_1_9_d0                                   |  out|   32|   ap_memory|                       D_1_9|         array|
|D_2_0_address0                             |  out|    6|   ap_memory|                       D_2_0|         array|
|D_2_0_ce0                                  |  out|    1|   ap_memory|                       D_2_0|         array|
|D_2_0_we0                                  |  out|    1|   ap_memory|                       D_2_0|         array|
|D_2_0_d0                                   |  out|   32|   ap_memory|                       D_2_0|         array|
|D_2_1_address0                             |  out|    6|   ap_memory|                       D_2_1|         array|
|D_2_1_ce0                                  |  out|    1|   ap_memory|                       D_2_1|         array|
|D_2_1_we0                                  |  out|    1|   ap_memory|                       D_2_1|         array|
|D_2_1_d0                                   |  out|   32|   ap_memory|                       D_2_1|         array|
|D_2_2_address0                             |  out|    6|   ap_memory|                       D_2_2|         array|
|D_2_2_ce0                                  |  out|    1|   ap_memory|                       D_2_2|         array|
|D_2_2_we0                                  |  out|    1|   ap_memory|                       D_2_2|         array|
|D_2_2_d0                                   |  out|   32|   ap_memory|                       D_2_2|         array|
|D_2_3_address0                             |  out|    6|   ap_memory|                       D_2_3|         array|
|D_2_3_ce0                                  |  out|    1|   ap_memory|                       D_2_3|         array|
|D_2_3_we0                                  |  out|    1|   ap_memory|                       D_2_3|         array|
|D_2_3_d0                                   |  out|   32|   ap_memory|                       D_2_3|         array|
|D_2_4_address0                             |  out|    6|   ap_memory|                       D_2_4|         array|
|D_2_4_ce0                                  |  out|    1|   ap_memory|                       D_2_4|         array|
|D_2_4_we0                                  |  out|    1|   ap_memory|                       D_2_4|         array|
|D_2_4_d0                                   |  out|   32|   ap_memory|                       D_2_4|         array|
|D_2_5_address0                             |  out|    6|   ap_memory|                       D_2_5|         array|
|D_2_5_ce0                                  |  out|    1|   ap_memory|                       D_2_5|         array|
|D_2_5_we0                                  |  out|    1|   ap_memory|                       D_2_5|         array|
|D_2_5_d0                                   |  out|   32|   ap_memory|                       D_2_5|         array|
|D_2_6_address0                             |  out|    6|   ap_memory|                       D_2_6|         array|
|D_2_6_ce0                                  |  out|    1|   ap_memory|                       D_2_6|         array|
|D_2_6_we0                                  |  out|    1|   ap_memory|                       D_2_6|         array|
|D_2_6_d0                                   |  out|   32|   ap_memory|                       D_2_6|         array|
|D_2_7_address0                             |  out|    6|   ap_memory|                       D_2_7|         array|
|D_2_7_ce0                                  |  out|    1|   ap_memory|                       D_2_7|         array|
|D_2_7_we0                                  |  out|    1|   ap_memory|                       D_2_7|         array|
|D_2_7_d0                                   |  out|   32|   ap_memory|                       D_2_7|         array|
|D_2_8_address0                             |  out|    6|   ap_memory|                       D_2_8|         array|
|D_2_8_ce0                                  |  out|    1|   ap_memory|                       D_2_8|         array|
|D_2_8_we0                                  |  out|    1|   ap_memory|                       D_2_8|         array|
|D_2_8_d0                                   |  out|   32|   ap_memory|                       D_2_8|         array|
|D_2_9_address0                             |  out|    6|   ap_memory|                       D_2_9|         array|
|D_2_9_ce0                                  |  out|    1|   ap_memory|                       D_2_9|         array|
|D_2_9_we0                                  |  out|    1|   ap_memory|                       D_2_9|         array|
|D_2_9_d0                                   |  out|   32|   ap_memory|                       D_2_9|         array|
|D_3_0_address0                             |  out|    6|   ap_memory|                       D_3_0|         array|
|D_3_0_ce0                                  |  out|    1|   ap_memory|                       D_3_0|         array|
|D_3_0_we0                                  |  out|    1|   ap_memory|                       D_3_0|         array|
|D_3_0_d0                                   |  out|   32|   ap_memory|                       D_3_0|         array|
|D_3_1_address0                             |  out|    6|   ap_memory|                       D_3_1|         array|
|D_3_1_ce0                                  |  out|    1|   ap_memory|                       D_3_1|         array|
|D_3_1_we0                                  |  out|    1|   ap_memory|                       D_3_1|         array|
|D_3_1_d0                                   |  out|   32|   ap_memory|                       D_3_1|         array|
|D_3_2_address0                             |  out|    6|   ap_memory|                       D_3_2|         array|
|D_3_2_ce0                                  |  out|    1|   ap_memory|                       D_3_2|         array|
|D_3_2_we0                                  |  out|    1|   ap_memory|                       D_3_2|         array|
|D_3_2_d0                                   |  out|   32|   ap_memory|                       D_3_2|         array|
|D_3_3_address0                             |  out|    6|   ap_memory|                       D_3_3|         array|
|D_3_3_ce0                                  |  out|    1|   ap_memory|                       D_3_3|         array|
|D_3_3_we0                                  |  out|    1|   ap_memory|                       D_3_3|         array|
|D_3_3_d0                                   |  out|   32|   ap_memory|                       D_3_3|         array|
|D_3_4_address0                             |  out|    6|   ap_memory|                       D_3_4|         array|
|D_3_4_ce0                                  |  out|    1|   ap_memory|                       D_3_4|         array|
|D_3_4_we0                                  |  out|    1|   ap_memory|                       D_3_4|         array|
|D_3_4_d0                                   |  out|   32|   ap_memory|                       D_3_4|         array|
|D_3_5_address0                             |  out|    6|   ap_memory|                       D_3_5|         array|
|D_3_5_ce0                                  |  out|    1|   ap_memory|                       D_3_5|         array|
|D_3_5_we0                                  |  out|    1|   ap_memory|                       D_3_5|         array|
|D_3_5_d0                                   |  out|   32|   ap_memory|                       D_3_5|         array|
|D_3_6_address0                             |  out|    6|   ap_memory|                       D_3_6|         array|
|D_3_6_ce0                                  |  out|    1|   ap_memory|                       D_3_6|         array|
|D_3_6_we0                                  |  out|    1|   ap_memory|                       D_3_6|         array|
|D_3_6_d0                                   |  out|   32|   ap_memory|                       D_3_6|         array|
|D_3_7_address0                             |  out|    6|   ap_memory|                       D_3_7|         array|
|D_3_7_ce0                                  |  out|    1|   ap_memory|                       D_3_7|         array|
|D_3_7_we0                                  |  out|    1|   ap_memory|                       D_3_7|         array|
|D_3_7_d0                                   |  out|   32|   ap_memory|                       D_3_7|         array|
|D_3_8_address0                             |  out|    6|   ap_memory|                       D_3_8|         array|
|D_3_8_ce0                                  |  out|    1|   ap_memory|                       D_3_8|         array|
|D_3_8_we0                                  |  out|    1|   ap_memory|                       D_3_8|         array|
|D_3_8_d0                                   |  out|   32|   ap_memory|                       D_3_8|         array|
|D_3_9_address0                             |  out|    6|   ap_memory|                       D_3_9|         array|
|D_3_9_ce0                                  |  out|    1|   ap_memory|                       D_3_9|         array|
|D_3_9_we0                                  |  out|    1|   ap_memory|                       D_3_9|         array|
|D_3_9_d0                                   |  out|   32|   ap_memory|                       D_3_9|         array|
|fifo_D_from_off_chip_to_S3_dout            |   in|   64|     ap_fifo|  fifo_D_from_off_chip_to_S3|       pointer|
|fifo_D_from_off_chip_to_S3_num_data_valid  |   in|   11|     ap_fifo|  fifo_D_from_off_chip_to_S3|       pointer|
|fifo_D_from_off_chip_to_S3_fifo_cap        |   in|   11|     ap_fifo|  fifo_D_from_off_chip_to_S3|       pointer|
|fifo_D_from_off_chip_to_S3_empty_n         |   in|    1|     ap_fifo|  fifo_D_from_off_chip_to_S3|       pointer|
|fifo_D_from_off_chip_to_S3_read            |  out|    1|     ap_fifo|  fifo_D_from_off_chip_to_S3|       pointer|
|j0                                         |   in|    5|     ap_none|                          j0|        scalar|
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+

