|Maquette_TP2
CLOCK_50 => ~NO_FANOUT~
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => mux4v1:u0_mux4v1.info0[0]
SW[1] => mux4v1:u0_mux4v1.info0[1]
SW[2] => mux4v1:u0_mux4v1.info1[0]
SW[3] => mux4v1:u0_mux4v1.info1[1]
SW[4] => mux4v1:u0_mux4v1.info2[0]
SW[5] => mux4v1:u0_mux4v1.info2[1]
SW[6] => mux4v1:u0_mux4v1.info3[0]
SW[6] => deco1p4:u0_deco1p4.sel[0]
SW[7] => mux4v1:u0_mux4v1.info3[1]
SW[7] => deco1p4:u0_deco1p4.sel[1]
SW[8] => deco1p4:u0_deco1p4.en
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => mux4v1:u0_mux4v1.sel[0]
SW[17] => mux4v1:u0_mux4v1.sel[1]
LCD_DATA[0] <> <UNC>
LCD_DATA[1] <> <UNC>
LCD_DATA[2] <> <UNC>
LCD_DATA[3] <> <UNC>
LCD_DATA[4] <> <UNC>
LCD_DATA[5] <> <UNC>
LCD_DATA[6] <> <UNC>
LCD_DATA[7] <> <UNC>
SD_CMD <> <UNC>
SD_DAT[0] <> <UNC>
SD_DAT[1] <> <UNC>
SD_DAT[2] <> <UNC>
SD_DAT[3] <> <UNC>
SD_WP_N => ~NO_FANOUT~
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> <UNC>
AUD_BCLK <> <UNC>
AUD_DACLRCK <> <UNC>
I2C_SDAT <> <UNC>
IRDA_RXD => ~NO_FANOUT~
SRAM_DQ[0] <> <UNC>
SRAM_DQ[1] <> <UNC>
SRAM_DQ[2] <> <UNC>
SRAM_DQ[3] <> <UNC>
SRAM_DQ[4] <> <UNC>
SRAM_DQ[5] <> <UNC>
SRAM_DQ[6] <> <UNC>
SRAM_DQ[7] <> <UNC>
SRAM_DQ[8] <> <UNC>
SRAM_DQ[9] <> <UNC>
SRAM_DQ[10] <> <UNC>
SRAM_DQ[11] <> <UNC>
SRAM_DQ[12] <> <UNC>
SRAM_DQ[13] <> <UNC>
SRAM_DQ[14] <> <UNC>
SRAM_DQ[15] <> <UNC>
GPIO[0] <> <UNC>
GPIO[1] <> <UNC>
GPIO[2] <> <UNC>
GPIO[3] <> <UNC>
GPIO[4] <> <UNC>
GPIO[5] <> <UNC>
GPIO[6] <> <UNC>
GPIO[7] <> <UNC>
GPIO[8] <> <UNC>
GPIO[9] <> <UNC>
GPIO[10] <> <UNC>
GPIO[11] <> <UNC>
GPIO[12] <> <UNC>
GPIO[13] <> <UNC>
GPIO[14] <> <UNC>
GPIO[15] <> <UNC>
GPIO[16] <> <UNC>
GPIO[17] <> <UNC>
GPIO[18] <> <UNC>
GPIO[19] <> <UNC>
GPIO[20] <> <UNC>
GPIO[21] <> <UNC>
GPIO[22] <> <UNC>
GPIO[23] <> <UNC>
GPIO[24] <> <UNC>
GPIO[25] <> <UNC>
GPIO[26] <> <UNC>
GPIO[27] <> <UNC>
GPIO[28] <> <UNC>
GPIO[29] <> <UNC>
GPIO[30] <> <UNC>
GPIO[31] <> <UNC>
GPIO[32] <> <UNC>
GPIO[33] <> <UNC>
GPIO[34] <> <UNC>
GPIO[35] <> <UNC>
HSMC_CLKIN0 => ~NO_FANOUT~
HSMC_CLKIN_N1 => ~NO_FANOUT~
HSMC_CLKIN_P1 => ~NO_FANOUT~
HSMC_CLKIN_N2 => ~NO_FANOUT~
HSMC_CLKIN_P2 => ~NO_FANOUT~
HSMC_CLKOUT_N1 <> <UNC>
HSMC_CLKOUT_P1 <> <UNC>
HSMC_CLKOUT0 <> <UNC>
HSMC_D[0] <> <UNC>
HSMC_D[1] <> <UNC>
HSMC_D[2] <> <UNC>
HSMC_D[3] <> <UNC>
HSMC_RX_D_N[0] <> <UNC>
HSMC_RX_D_N[1] <> <UNC>
HSMC_RX_D_N[2] <> <UNC>
HSMC_RX_D_N[3] <> <UNC>
HSMC_RX_D_N[4] <> <UNC>
HSMC_RX_D_N[5] <> <UNC>
HSMC_RX_D_N[6] <> <UNC>
HSMC_RX_D_N[7] <> <UNC>
HSMC_RX_D_N[8] <> <UNC>
HSMC_RX_D_N[9] <> <UNC>
HSMC_RX_D_N[10] <> <UNC>
HSMC_RX_D_N[11] <> <UNC>
HSMC_RX_D_N[12] <> <UNC>
HSMC_RX_D_N[13] <> <UNC>
HSMC_RX_D_N[14] <> <UNC>
HSMC_RX_D_N[15] <> <VCC>
HSMC_RX_D_N[16] <> <GND>
HSMC_RX_D_P[0] <> <UNC>
HSMC_RX_D_P[1] <> <UNC>
HSMC_RX_D_P[2] <> <UNC>
HSMC_RX_D_P[3] <> <UNC>
HSMC_RX_D_P[4] <> <UNC>
HSMC_RX_D_P[5] <> <UNC>
HSMC_RX_D_P[6] <> <UNC>
HSMC_RX_D_P[7] <> <UNC>
HSMC_RX_D_P[8] <> <UNC>
HSMC_RX_D_P[9] <> <UNC>
HSMC_RX_D_P[10] <> <UNC>
HSMC_RX_D_P[11] <> <UNC>
HSMC_RX_D_P[12] <> <UNC>
HSMC_RX_D_P[13] <> <UNC>
HSMC_RX_D_P[14] <> <UNC>
HSMC_RX_D_P[15] <> <UNC>
HSMC_RX_D_P[16] <> <GND>
HSMC_TX_D_N[0] <> <UNC>
HSMC_TX_D_N[1] <> <UNC>
HSMC_TX_D_N[2] <> <UNC>
HSMC_TX_D_N[3] <> <UNC>
HSMC_TX_D_N[4] <> <UNC>
HSMC_TX_D_N[5] <> <UNC>
HSMC_TX_D_N[6] <> <UNC>
HSMC_TX_D_N[7] <> <UNC>
HSMC_TX_D_N[8] <> <UNC>
HSMC_TX_D_N[9] <> <UNC>
HSMC_TX_D_N[10] <> <GND>
HSMC_TX_D_N[11] <> <UNC>
HSMC_TX_D_N[12] <> <UNC>
HSMC_TX_D_N[13] <> <GND>
HSMC_TX_D_N[14] <> <UNC>
HSMC_TX_D_N[16] <> <VCC>
HSMC_TX_D_P[0] <> <UNC>
HSMC_TX_D_P[1] <> <UNC>
HSMC_TX_D_P[2] <> <UNC>
HSMC_TX_D_P[3] <> <UNC>
HSMC_TX_D_P[4] <> <UNC>
HSMC_TX_D_P[5] <> <UNC>
HSMC_TX_D_P[6] <> <UNC>
HSMC_TX_D_P[7] <> <UNC>
HSMC_TX_D_P[8] <> <UNC>
HSMC_TX_D_P[9] <> <GND>
HSMC_TX_D_P[10] <> <VCC>
HSMC_TX_D_P[11] <> <UNC>
HSMC_TX_D_P[12] <> <VCC>
HSMC_TX_D_P[13] <> <GND>
HSMC_TX_D_P[14] <> <GND>
HSMC_TX_D_P[15] <> <GND>
HSMC_TX_D_P[16] <> <GND>


|Maquette_TP2|mux4v1:u0_mux4v1
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
info0[0] => Mux1.IN2
info0[1] => Mux0.IN2
info1[0] => Mux1.IN3
info1[1] => Mux0.IN3
info2[0] => Mux1.IN4
info2[1] => Mux0.IN4
info3[0] => Mux1.IN5
info3[1] => Mux0.IN5


|Maquette_TP2|deco1p4:u0_deco1p4
en => Mux0.IN3
en => Mux1.IN3
en => Mux2.IN3
en => Mux3.IN3
en => s_deco_prio[0].OUTPUTSELECT
en => s_deco_prio[1].OUTPUTSELECT
en => s_deco_prio[2].OUTPUTSELECT
en => s_deco_prio[3].IN1
en => s_deco_prio[3].OUTPUTSELECT
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Equal0.IN1
sel[0] => Equal1.IN0
sel[0] => Equal2.IN1
sel[0] => Equal3.IN1
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Equal0.IN0
sel[1] => Equal1.IN1
sel[1] => Equal2.IN0
sel[1] => Equal3.IN0


