[
 {
  "InstFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/bittest_hdmi720P/src/top.v",
  "InstLine" : 1,
  "InstName" : "top",
  "ModuleFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/bittest_hdmi720P/src/top.v",
  "ModuleLine" : 1,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/bittest_hdmi720P/src/top.v",
    "InstLine" : 62,
    "InstName" : "DVI_TX_Top_inst",
    "ModuleFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/bittest_hdmi720P/src/dvi_tx/DVI_TX_Top.v",
    "ModuleLine" : 1,
    "ModuleName" : "DVI_TX_Top"
   },
   {
    "InstFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/bittest_hdmi720P/src/top.v",
    "InstLine" : 29,
    "InstName" : "vga_timing_m0",
    "ModuleFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/bittest_hdmi720P/src/vga_timing.v",
    "ModuleLine" : 1,
    "ModuleName" : "vga_timing"
   },
   {
    "InstFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/bittest_hdmi720P/src/top.v",
    "InstLine" : 45,
    "InstName" : "u_tmds_rpll",
    "ModuleFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/bittest_hdmi720P/src/gowin_rpll/TMDS_rPLL.v",
    "ModuleLine" : 9,
    "ModuleName" : "TMDS_rPLL"
   }
  ]
 }
]