// This is a counter that counts from 1 to 12
module counter( 
    input clk,
    input reset,
    output reg [3:0] q
); 
// update q on the positive edge of the clock according to the following cases:
// on reset, assign q to 1
// else if q is 12, assign q to 1
// else, increment q by 1 
______zz_zz_01_zz_zzzz_zz_zz_zz_zz_zzzz_zz_zz_zzzz_zz_zzzz_xx_zz_zz_01zz___zz_zzzz_zz_zz_zz_ERTxx_zz_121_zz_zz_zz_zz;verse_\
												;                                                          
		*/                                         
	"	endmodule
