{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749021557138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749021557139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  4 14:19:17 2025 " "Processing started: Wed Jun  4 14:19:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749021557139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749021557139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TTNT_1 -c TTNT_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TTNT_1 -c TTNT_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749021557139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749021557532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749021557532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "we_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file we_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 We_mem " "Found entity 1: We_mem" {  } { { "We_mem.sv" "" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/We_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749021564206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749021564206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file in_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 In_mem " "Found entity 1: In_mem" {  } { { "In_mem.sv" "" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/In_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749021564207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749021564207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttnt_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file ttnt_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TTNT_1 " "Found entity 1: TTNT_1" {  } { { "TTNT_1.sv" "" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/TTNT_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749021564209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749021564209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Adder.sv" "" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749021564210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749021564210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "spike SPIKE LIF.sv(10) " "Verilog HDL Declaration information at LIF.sv(10): object \"spike\" differs only in case from object \"SPIKE\" in the same scope" {  } { { "LIF.sv" "" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/LIF.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749021564211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lif.sv 1 1 " "Found 1 design units, including 1 entities, in source file lif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LIF " "Found entity 1: LIF" {  } { { "LIF.sv" "" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/LIF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749021564211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749021564211 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Out_mem.sv(9) " "Verilog HDL information at Out_mem.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "Out_mem.sv" "" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/Out_mem.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1749021564212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file out_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Out_mem " "Found entity 1: Out_mem" {  } { { "Out_mem.sv" "" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/Out_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749021564213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749021564213 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Control.sv(28) " "Verilog HDL information at Control.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "Control.sv" "" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/Control.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1749021564214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.sv" "" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749021564214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749021564214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ttnt.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_ttnt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_TTNT_1 " "Found entity 1: tb_TTNT_1" {  } { { "tb_TTNT.sv" "" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/tb_TTNT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749021564218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749021564218 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Cas_adder.sv(62) " "Verilog HDL information at Cas_adder.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "Cas_adder.sv" "" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/Cas_adder.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1749021564219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cas_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file cas_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Cas_adder " "Found entity 1: Cas_adder" {  } { { "Cas_adder.sv" "" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/Cas_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749021564220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749021564220 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TTNT_1 " "Elaborating entity \"TTNT_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749021564242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cas_adder Cas_adder:adder " "Elaborating entity \"Cas_adder\" for hierarchy \"Cas_adder:adder\"" {  } { { "TTNT_1.sv" "adder" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/TTNT_1.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749021564245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Cas_adder.sv(93) " "Verilog HDL assignment warning at Cas_adder.sv(93): truncated value with size 32 to match size of target (7)" {  } { { "Cas_adder.sv" "" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/Cas_adder.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749021564255 "|TTNT_1|Cas_adder:adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Cas_adder.sv(96) " "Verilog HDL assignment warning at Cas_adder.sv(96): truncated value with size 32 to match size of target (7)" {  } { { "Cas_adder.sv" "" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/Cas_adder.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749021564255 "|TTNT_1|Cas_adder:adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Cas_adder.sv(99) " "Verilog HDL assignment warning at Cas_adder.sv(99): truncated value with size 32 to match size of target (7)" {  } { { "Cas_adder.sv" "" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/Cas_adder.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749021564255 "|TTNT_1|Cas_adder:adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Cas_adder.sv(100) " "Verilog HDL assignment warning at Cas_adder.sv(100): truncated value with size 32 to match size of target (7)" {  } { { "Cas_adder.sv" "" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/Cas_adder.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749021564255 "|TTNT_1|Cas_adder:adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Cas_adder.sv(101) " "Verilog HDL assignment warning at Cas_adder.sv(101): truncated value with size 32 to match size of target (7)" {  } { { "Cas_adder.sv" "" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/Cas_adder.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749021564255 "|TTNT_1|Cas_adder:adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Cas_adder.sv(119) " "Verilog HDL assignment warning at Cas_adder.sv(119): truncated value with size 32 to match size of target (7)" {  } { { "Cas_adder.sv" "" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/Cas_adder.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749021564255 "|TTNT_1|Cas_adder:adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Cas_adder.sv(120) " "Verilog HDL assignment warning at Cas_adder.sv(120): truncated value with size 32 to match size of target (7)" {  } { { "Cas_adder.sv" "" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/Cas_adder.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749021564255 "|TTNT_1|Cas_adder:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LIF LIF:neuron " "Elaborating entity \"LIF\" for hierarchy \"LIF:neuron\"" {  } { { "TTNT_1.sv" "neuron" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/TTNT_1.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749021564255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Out_mem Out_mem:output_memory " "Elaborating entity \"Out_mem\" for hierarchy \"Out_mem:output_memory\"" {  } { { "TTNT_1.sv" "output_memory" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/TTNT_1.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749021564257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Out_mem.sv(16) " "Verilog HDL assignment warning at Out_mem.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "Out_mem.sv" "" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/Out_mem.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749021564258 "|TTNT_1|Out_mem:output_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "In_mem In_mem:input_memory " "Elaborating entity \"In_mem\" for hierarchy \"In_mem:input_memory\"" {  } { { "TTNT_1.sv" "input_memory" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/TTNT_1.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749021564258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "We_mem We_mem:weight " "Elaborating entity \"We_mem\" for hierarchy \"We_mem:weight\"" {  } { { "TTNT_1.sv" "weight" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/TTNT_1.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749021564259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ctrl " "Elaborating entity \"Control\" for hierarchy \"Control:ctrl\"" {  } { { "TTNT_1.sv" "ctrl" { Text "C:/Hanpham/BK/THUC TAP/TTNT_1/TTNT_1.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749021564262 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1749021565231 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749021565898 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749021566456 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Hanpham/BK/THUC TAP/TTNT_1/output_files/TTNT_1.map.smsg " "Generated suppressed messages file C:/Hanpham/BK/THUC TAP/TTNT_1/output_files/TTNT_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749021566513 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749021566765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749021566765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1709 " "Implemented 1709 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "275 " "Implemented 275 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749021566879 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749021566879 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1433 " "Implemented 1433 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749021566879 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749021566879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749021566912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  4 14:19:26 2025 " "Processing ended: Wed Jun  4 14:19:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749021566912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749021566912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749021566912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749021566912 ""}
