\hypertarget{union_n_v_m_c_t_r_l___a_d_d_r___type}{}\doxysection{NVMCTRL\+\_\+\+ADDR\+\_\+\+Type Union Reference}
\label{union_n_v_m_c_t_r_l___a_d_d_r___type}\index{NVMCTRL\_ADDR\_Type@{NVMCTRL\_ADDR\_Type}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___a_d_d_r___type_a3662864e181ff1d20570379bcf0a25da}{ADDR}}:22\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___a_d_d_r___type_a105683ed86fb7517c52cd181f164be45}{\_\_pad0\_\_}}:10\\
\} \mbox{\hyperlink{union_n_v_m_c_t_r_l___a_d_d_r___type_ad4f263295403e6d8bb069953d50115cc}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_n_v_m_c_t_r_l___a_d_d_r___type_a483be20a4f5e7bc08fd4439dfd5e5b1f}{reg}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{union_n_v_m_c_t_r_l___a_d_d_r___type_a105683ed86fb7517c52cd181f164be45}\label{union_n_v_m_c_t_r_l___a_d_d_r___type_a105683ed86fb7517c52cd181f164be45}} 
\index{NVMCTRL\_ADDR\_Type@{NVMCTRL\_ADDR\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!NVMCTRL\_ADDR\_Type@{NVMCTRL\_ADDR\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t NVMCTRL\+\_\+\+ADDR\+\_\+\+Type\+::\+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 22..31 Reserved ~\newline
 \mbox{\Hypertarget{union_n_v_m_c_t_r_l___a_d_d_r___type_a3662864e181ff1d20570379bcf0a25da}\label{union_n_v_m_c_t_r_l___a_d_d_r___type_a3662864e181ff1d20570379bcf0a25da}} 
\index{NVMCTRL\_ADDR\_Type@{NVMCTRL\_ADDR\_Type}!ADDR@{ADDR}}
\index{ADDR@{ADDR}!NVMCTRL\_ADDR\_Type@{NVMCTRL\_ADDR\_Type}}
\doxysubsubsection{\texorpdfstring{ADDR}{ADDR}}
{\footnotesize\ttfamily uint32\+\_\+t NVMCTRL\+\_\+\+ADDR\+\_\+\+Type\+::\+ADDR}

bit\+: 0..21 NVM Address ~\newline
 \mbox{\Hypertarget{union_n_v_m_c_t_r_l___a_d_d_r___type_ad4f263295403e6d8bb069953d50115cc}\label{union_n_v_m_c_t_r_l___a_d_d_r___type_ad4f263295403e6d8bb069953d50115cc}} 
\index{NVMCTRL\_ADDR\_Type@{NVMCTRL\_ADDR\_Type}!bit@{bit}}
\index{bit@{bit}!NVMCTRL\_ADDR\_Type@{NVMCTRL\_ADDR\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  NVMCTRL\+\_\+\+ADDR\+\_\+\+Type\+::bit}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{union_n_v_m_c_t_r_l___a_d_d_r___type_a483be20a4f5e7bc08fd4439dfd5e5b1f}\label{union_n_v_m_c_t_r_l___a_d_d_r___type_a483be20a4f5e7bc08fd4439dfd5e5b1f}} 
\index{NVMCTRL\_ADDR\_Type@{NVMCTRL\_ADDR\_Type}!reg@{reg}}
\index{reg@{reg}!NVMCTRL\_ADDR\_Type@{NVMCTRL\_ADDR\_Type}}
\doxysubsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t NVMCTRL\+\_\+\+ADDR\+\_\+\+Type\+::reg}

Type used for register access ~\newline
 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{component_2nvmctrl_8h}{nvmctrl.\+h}}\end{DoxyCompactItemize}
