// Seed: 1040629321
module module_0 (
    input wand id_0,
    input tri id_1,
    output tri1 id_2,
    output supply1 id_3,
    input wand id_4
);
  assign id_3 = id_1 && id_0;
  module_3 modCall_1 (id_3);
  assign modCall_1.type_2 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output wor  id_1
);
  wire id_3 = id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
  specify
    specparam id_4 = id_4 > "";
  endspecify
endmodule
module module_2 (
    input wor id_0,
    output supply1 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.type_1 = 0;
endmodule
module module_3 (
    output uwire id_0
);
  always @* id_0 = 1;
endmodule
