<stg><name>SMM<1u, 25u, 20u>_Pipeline_L2_L3</name>


<trans_list>

<trans id="311" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="20" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %ic = alloca i32 1

]]></Node>
<StgValue><ssdm name="ic"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %ib = alloca i32 1

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="34" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
newFuncRoot:19 %bound4_read = read i34 @_ssdm_op_Read.ap_auto.i34, i34 %bound4

]]></Node>
<StgValue><ssdm name="bound4_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="34" op_1_bw="34">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i34 0, i34 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %store_ln121 = store i32 0, i32 %ib

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:22 %store_ln124 = store i3 0, i3 %ic

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="20" op_1_bw="20">
<![CDATA[
newFuncRoot:23 %store_ln123 = store i20 0, i20 %sum

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:24 %br_ln0 = br void %L4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="34" op_0_bw="34" op_1_bw="0">
<![CDATA[
L4:0 %indvar_flatten6_load = load i34 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
L4:1 %icmp_ln121 = icmp_eq  i34 %indvar_flatten6_load, i34 %bound4_read

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
L4:2 %add_ln121_2 = add i34 %indvar_flatten6_load, i34 1

]]></Node>
<StgValue><ssdm name="add_ln121_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
L4:3 %br_ln121 = br i1 %icmp_ln121, void %for.inc135, void %for.inc141.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc135:1 %ic_load = load i3 %ic

]]></Node>
<StgValue><ssdm name="ic_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc135:2 %ib_load = load i32 %ib

]]></Node>
<StgValue><ssdm name="ib_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc135:3 %add_ln121 = add i32 %ib_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc135:5 %icmp_ln124 = icmp_eq  i3 %ic_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc135:6 %select_ln121 = select i1 %icmp_ln124, i3 0, i3 %ic_load

]]></Node>
<StgValue><ssdm name="select_ln121"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc135:8 %select_ln121_4 = select i1 %icmp_ln124, i32 %add_ln121, i32 %ib_load

]]></Node>
<StgValue><ssdm name="select_ln121_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="32">
<![CDATA[
for.inc135:9 %trunc_ln127 = trunc i32 %select_ln121_4

]]></Node>
<StgValue><ssdm name="trunc_ln127"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="3">
<![CDATA[
for.inc135:24 %trunc_ln124 = trunc i3 %select_ln121

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="3">
<![CDATA[
for.inc135:25 %zext_ln124 = zext i3 %select_ln121

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc135:27 %add_ln123 = add i5 %zext_ln124, i5 20

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
for.inc135:28 %zext_ln127_16_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 2, i3 %select_ln121

]]></Node>
<StgValue><ssdm name="zext_ln127_16_cast"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc135:29 %xor_ln123 = xor i3 %select_ln121, i3 4

]]></Node>
<StgValue><ssdm name="xor_ln123"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="5">
<![CDATA[
for.inc135:120 %zext_ln127_24 = zext i5 %zext_ln127_16_cast

]]></Node>
<StgValue><ssdm name="zext_ln127_24"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc135:121 %mul_ln127_14 = mul i11 %zext_ln127_24, i11 37

]]></Node>
<StgValue><ssdm name="mul_ln127_14"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="3" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc135:122 %tmp_27 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln127_14, i32 8, i32 10

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc135:187 %add_ln124 = add i3 %select_ln121, i3 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc135:188 %icmp_ln124_2 = icmp_eq  i3 %add_ln124, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln124_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc135:200 %br_ln124 = br i1 %icmp_ln124_2, void %new.latch.L4.split, void %last.iter.L4.split

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="34" op_1_bw="34" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.L4.split:0 %store_ln121 = store i34 %add_ln121_2, i34 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.L4.split:1 %store_ln121 = store i32 %select_ln121_4, i32 %ib

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.L4.split:2 %store_ln124 = store i3 %add_ln124, i3 %ic

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc135:10 %tmp_21 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln127, i2 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="7">
<![CDATA[
for.inc135:11 %zext_ln127_10 = zext i7 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln127_10"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:15 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i64 0, i64 %zext_ln127_10

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8">
<![CDATA[
for.inc135:16 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load = load i8 0

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8">
<![CDATA[
for.inc135:17 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load = load i8 0

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8">
<![CDATA[
for.inc135:18 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load = load i8 0

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
for.inc135:19 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load = load i8 0

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:23 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc135:30 %zext_ln127_12_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %select_ln121

]]></Node>
<StgValue><ssdm name="zext_ln127_12_cast"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc135:37 %icmp_ln127 = icmp_eq  i3 %select_ln121, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="1">
<![CDATA[
for.inc135:38 %zext_ln127_8 = zext i1 %icmp_ln127

]]></Node>
<StgValue><ssdm name="zext_ln127_8"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:39 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, i64 0, i64 %zext_ln127_8

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:40 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, i64 0, i64 %zext_ln127_8

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:41 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, i64 0, i64 %zext_ln127_8

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:42 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10, i64 0, i64 %zext_ln127_8

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="1" op_3_bw="1">
<![CDATA[
for.inc135:43 %tmp_22 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i1.i1, i5 %trunc_ln127, i1 0, i1 %icmp_ln127

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="7">
<![CDATA[
for.inc135:44 %zext_ln127_11 = zext i7 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln127_11"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:46 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i64 0, i64 %zext_ln127_11

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:47 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i64 0, i64 %zext_ln127_11

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:49 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:50 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:51 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:52 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:56 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:57 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="4">
<![CDATA[
for.inc135:63 %zext_ln127_22 = zext i4 %zext_ln127_12_cast

]]></Node>
<StgValue><ssdm name="zext_ln127_22"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc135:64 %mul_ln127_12 = mul i9 %zext_ln127_22, i9 19

]]></Node>
<StgValue><ssdm name="mul_ln127_12"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="2" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc135:65 %tmp_23 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %mul_ln127_12, i32 7, i32 8

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="2">
<![CDATA[
for.inc135:66 %zext_ln127 = zext i2 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:67 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:68 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:69 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:70 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc135:71 %tmp_24 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln127, i2 %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="7">
<![CDATA[
for.inc135:72 %zext_ln127_13 = zext i7 %tmp_24

]]></Node>
<StgValue><ssdm name="zext_ln127_13"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:75 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i64 0, i64 %zext_ln127_13

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:76 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i64 0, i64 %zext_ln127_13

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:77 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:78 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:79 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load_1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:80 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:85 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:86 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load_1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="3">
<![CDATA[
for.inc135:91 %sext_ln127_39 = sext i3 %xor_ln123

]]></Node>
<StgValue><ssdm name="sext_ln127_39"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="4">
<![CDATA[
for.inc135:92 %zext_ln127_23 = zext i4 %sext_ln127_39

]]></Node>
<StgValue><ssdm name="zext_ln127_23"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc135:93 %mul_ln127_13 = mul i9 %zext_ln127_23, i9 19

]]></Node>
<StgValue><ssdm name="mul_ln127_13"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="2" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc135:94 %tmp_25 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %mul_ln127_13, i32 7, i32 8

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="2">
<![CDATA[
for.inc135:95 %zext_ln127_5 = zext i2 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln127_5"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:96 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, i64 0, i64 %zext_ln127_5

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:97 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, i64 0, i64 %zext_ln127_5

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:98 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, i64 0, i64 %zext_ln127_5

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:99 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10, i64 0, i64 %zext_ln127_5

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr_1"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc135:100 %tmp_26 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln127, i2 %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="7">
<![CDATA[
for.inc135:101 %zext_ln127_15 = zext i7 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln127_15"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:104 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i64 0, i64 %zext_ln127_15

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:106 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_2"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:107 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_2"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:108 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load_1"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:109 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:114 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_1"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="3">
<![CDATA[
for.inc135:123 %zext_ln127_6 = zext i3 %tmp_27

]]></Node>
<StgValue><ssdm name="zext_ln127_6"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="3">
<![CDATA[
for.inc135:124 %zext_ln127_25 = zext i3 %tmp_27

]]></Node>
<StgValue><ssdm name="zext_ln127_25"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:125 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, i64 0, i64 %zext_ln127_6

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:126 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13, i64 0, i64 %zext_ln127_6

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr_1"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:127 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, i64 0, i64 %zext_ln127_6

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr_2"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:128 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, i64 0, i64 %zext_ln127_6

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr_2"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc135:129 %add_ln127_12 = add i7 %tmp_21, i7 %zext_ln127_25

]]></Node>
<StgValue><ssdm name="add_ln127_12"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="7">
<![CDATA[
for.inc135:130 %zext_ln127_26 = zext i7 %add_ln127_12

]]></Node>
<StgValue><ssdm name="zext_ln127_26"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:132 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i64 0, i64 %zext_ln127_26

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr_2"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:133 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i64 0, i64 %zext_ln127_26

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr_2"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:134 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i64 0, i64 %zext_ln127_26

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr_2"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:135 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_2"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:136 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load_2"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:137 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load_2"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:138 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load_2"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:142 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load_2"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:143 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load_2"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:144 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_2"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="5">
<![CDATA[
for.inc135:149 %zext_ln127_27 = zext i5 %add_ln123

]]></Node>
<StgValue><ssdm name="zext_ln127_27"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc135:150 %mul_ln127_15 = mul i11 %zext_ln127_27, i11 37

]]></Node>
<StgValue><ssdm name="mul_ln127_15"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="3" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc135:151 %tmp_28 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln127_15, i32 8, i32 10

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="3">
<![CDATA[
for.inc135:152 %zext_ln127_7 = zext i3 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln127_7"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="3">
<![CDATA[
for.inc135:153 %zext_ln127_28 = zext i3 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln127_28"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:154 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, i64 0, i64 %zext_ln127_7

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr_2"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:155 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, i64 0, i64 %zext_ln127_7

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr_2"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:156 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, i64 0, i64 %zext_ln127_7

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr_2"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:157 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10, i64 0, i64 %zext_ln127_7

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr_2"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc135:158 %add_ln127_13 = add i7 %tmp_21, i7 %zext_ln127_28

]]></Node>
<StgValue><ssdm name="add_ln127_13"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:164 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_3 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_3"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:165 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_3 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_3"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:166 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_3 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_3"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:167 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i64 0, i64 %zext_ln127_10

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:13 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i64 0, i64 %zext_ln127_10

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:14 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i64 0, i64 %zext_ln127_10

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8">
<![CDATA[
for.inc135:16 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load = load i8 0

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8">
<![CDATA[
for.inc135:17 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load = load i8 0

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8">
<![CDATA[
for.inc135:18 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load = load i8 0

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
for.inc135:19 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load = load i8 0

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:20 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:21 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:22 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:23 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
for.inc135:31 %tmp = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load, i8 0, i2 %trunc_ln124

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:45 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i64 0, i64 %zext_ln127_11

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_1"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:48 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10, i64 0, i64 %zext_ln127_11

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:49 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_1"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:50 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:51 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:52 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
for.inc135:53 %tmp_11 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_1, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load, i8 0, i2 %trunc_ln124

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:55 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_1"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:56 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:57 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:58 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:73 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i64 0, i64 %zext_ln127_13

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_1"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:74 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i64 0, i64 %zext_ln127_13

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_1"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:77 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_1"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:78 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_1"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:79 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load_1"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:80 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load_1"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
for.inc135:81 %tmp_13 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_1, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_1, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load_1, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load_1, i8 0, i2 %trunc_ln124

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:83 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_1"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:84 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_1"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:85 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load_1"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:86 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load_1"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:102 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i64 0, i64 %zext_ln127_15

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_2"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:103 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i64 0, i64 %zext_ln127_15

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_2"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:105 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10, i64 0, i64 %zext_ln127_15

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr_1"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:106 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_2"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:107 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_2"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:108 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load_1"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:109 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load_1"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
for.inc135:110 %tmp_15 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_2, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_2, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load_1, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load_1, i8 0, i2 %trunc_ln124

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:112 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_2"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:113 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_2"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:114 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_1"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:115 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load_1"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:131 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i64 0, i64 %zext_ln127_26

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_2"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:135 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_2"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:136 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load_2"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:137 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load_2"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:138 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load_2"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
for.inc135:139 %tmp_17 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_2, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load_2, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load_2, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load_2, i8 0, i2 %trunc_ln124

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:141 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_2"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:142 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load_2"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:143 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load_2"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:144 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_2"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="7">
<![CDATA[
for.inc135:159 %zext_ln127_29 = zext i7 %add_ln127_13

]]></Node>
<StgValue><ssdm name="zext_ln127_29"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:160 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i64 0, i64 %zext_ln127_29

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_3"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:161 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i64 0, i64 %zext_ln127_29

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_3"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:162 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i64 0, i64 %zext_ln127_29

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_3"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:163 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10, i64 0, i64 %zext_ln127_29

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr_2"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:164 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_3 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_3"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:165 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_3 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_3"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:166 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_3 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_3"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="2">
<![CDATA[
for.inc135:167 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load_2"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
for.inc135:168 %tmp_19 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_3, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_3, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_3, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load_2, i8 0, i2 %trunc_ln124

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:170 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_3 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_3

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_3"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:171 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_3 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_3

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_3"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:172 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_3 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_3

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_3"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:173 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="225" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:20 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:21 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:22 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
for.inc135:33 %tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load, i8 0, i2 %trunc_ln124

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:55 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_1"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:58 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
for.inc135:59 %tmp_12 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_1, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load, i8 0, i2 %trunc_ln124

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="8">
<![CDATA[
for.inc135:82 %sext_ln127_23 = sext i8 %tmp_13

]]></Node>
<StgValue><ssdm name="sext_ln127_23"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:83 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_1"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:84 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_1"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
for.inc135:87 %tmp_14 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_1, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_1, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load_1, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load_1, i8 0, i2 %trunc_ln124

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="8">
<![CDATA[
for.inc135:88 %sext_ln127_24 = sext i8 %tmp_14

]]></Node>
<StgValue><ssdm name="sext_ln127_24"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc135:89 %mul_ln127_7 = mul i16 %sext_ln127_24, i16 %sext_ln127_23

]]></Node>
<StgValue><ssdm name="mul_ln127_7"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:112 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_2"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:113 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_2"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:115 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr_1

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load_1"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
for.inc135:116 %tmp_16 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_2, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_2, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_1, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load_1, i8 0, i2 %trunc_ln124

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:141 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_2"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
for.inc135:145 %tmp_18 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_2, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load_2, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load_2, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_2, i8 0, i2 %trunc_ln124

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="8">
<![CDATA[
for.inc135:169 %sext_ln127_32 = sext i8 %tmp_19

]]></Node>
<StgValue><ssdm name="sext_ln127_32"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:170 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_3 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_3

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_3"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:171 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_3 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_3

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_3"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:172 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_3 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_3

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_3"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="7">
<![CDATA[
for.inc135:173 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr_2

]]></Node>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load_2"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
for.inc135:174 %tmp_20 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_3, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_3, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_3, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load_2, i8 0, i2 %trunc_ln124

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="8">
<![CDATA[
for.inc135:175 %sext_ln127_33 = sext i8 %tmp_20

]]></Node>
<StgValue><ssdm name="sext_ln127_33"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc135:176 %mul_ln127_10 = mul i16 %sext_ln127_33, i16 %sext_ln127_32

]]></Node>
<StgValue><ssdm name="mul_ln127_10"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="8">
<![CDATA[
for.inc135:32 %sext_ln127 = sext i8 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln127"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="8">
<![CDATA[
for.inc135:34 %sext_ln127_18 = sext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln127_18"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc135:35 %mul_ln127 = mul i16 %sext_ln127_18, i16 %sext_ln127

]]></Node>
<StgValue><ssdm name="mul_ln127"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc135:89 %mul_ln127_7 = mul i16 %sext_ln127_24, i16 %sext_ln127_23

]]></Node>
<StgValue><ssdm name="mul_ln127_7"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="8">
<![CDATA[
for.inc135:111 %sext_ln127_26 = sext i8 %tmp_15

]]></Node>
<StgValue><ssdm name="sext_ln127_26"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="8">
<![CDATA[
for.inc135:117 %sext_ln127_27 = sext i8 %tmp_16

]]></Node>
<StgValue><ssdm name="sext_ln127_27"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc135:118 %mul_ln127_8 = mul i16 %sext_ln127_27, i16 %sext_ln127_26

]]></Node>
<StgValue><ssdm name="mul_ln127_8"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc135:176 %mul_ln127_10 = mul i16 %sext_ln127_33, i16 %sext_ln127_32

]]></Node>
<StgValue><ssdm name="mul_ln127_10"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="260" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc135:35 %mul_ln127 = mul i16 %sext_ln127_18, i16 %sext_ln127

]]></Node>
<StgValue><ssdm name="mul_ln127"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="8">
<![CDATA[
for.inc135:54 %sext_ln127_20 = sext i8 %tmp_11

]]></Node>
<StgValue><ssdm name="sext_ln127_20"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="8">
<![CDATA[
for.inc135:60 %sext_ln127_21 = sext i8 %tmp_12

]]></Node>
<StgValue><ssdm name="sext_ln127_21"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc135:61 %mul_ln127_6 = mul i16 %sext_ln127_21, i16 %sext_ln127_20

]]></Node>
<StgValue><ssdm name="mul_ln127_6"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="16">
<![CDATA[
for.inc135:62 %sext_ln127_25 = sext i16 %mul_ln127_6

]]></Node>
<StgValue><ssdm name="sext_ln127_25"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc135:89 %mul_ln127_7 = mul i16 %sext_ln127_24, i16 %sext_ln127_23

]]></Node>
<StgValue><ssdm name="mul_ln127_7"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="17" op_0_bw="16">
<![CDATA[
for.inc135:90 %sext_ln127_28 = sext i16 %mul_ln127_7

]]></Node>
<StgValue><ssdm name="sext_ln127_28"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc135:118 %mul_ln127_8 = mul i16 %sext_ln127_27, i16 %sext_ln127_26

]]></Node>
<StgValue><ssdm name="mul_ln127_8"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="8">
<![CDATA[
for.inc135:140 %sext_ln127_29 = sext i8 %tmp_17

]]></Node>
<StgValue><ssdm name="sext_ln127_29"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="8">
<![CDATA[
for.inc135:146 %sext_ln127_30 = sext i8 %tmp_18

]]></Node>
<StgValue><ssdm name="sext_ln127_30"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc135:147 %mul_ln127_9 = mul i16 %sext_ln127_30, i16 %sext_ln127_29

]]></Node>
<StgValue><ssdm name="mul_ln127_9"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="17" op_0_bw="16">
<![CDATA[
for.inc135:148 %sext_ln127_34 = sext i16 %mul_ln127_9

]]></Node>
<StgValue><ssdm name="sext_ln127_34"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc135:176 %mul_ln127_10 = mul i16 %sext_ln127_33, i16 %sext_ln127_32

]]></Node>
<StgValue><ssdm name="mul_ln127_10"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="17" op_0_bw="16">
<![CDATA[
for.inc135:177 %sext_ln127_35 = sext i16 %mul_ln127_10

]]></Node>
<StgValue><ssdm name="sext_ln127_35"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc135:178 %add_ln127 = add i17 %sext_ln127_25, i17 %sext_ln127_28

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc135:181 %add_ln127_7 = add i17 %sext_ln127_34, i17 %sext_ln127_35

]]></Node>
<StgValue><ssdm name="add_ln127_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="276" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc135:35 %mul_ln127 = mul i16 %sext_ln127_18, i16 %sext_ln127

]]></Node>
<StgValue><ssdm name="mul_ln127"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="17" op_0_bw="16">
<![CDATA[
for.inc135:36 %sext_ln127_22 = sext i16 %mul_ln127

]]></Node>
<StgValue><ssdm name="sext_ln127_22"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc135:118 %mul_ln127_8 = mul i16 %sext_ln127_27, i16 %sext_ln127_26

]]></Node>
<StgValue><ssdm name="mul_ln127_8"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="17" op_0_bw="16">
<![CDATA[
for.inc135:119 %sext_ln127_31 = sext i16 %mul_ln127_8

]]></Node>
<StgValue><ssdm name="sext_ln127_31"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc135:178 %add_ln127 = add i17 %sext_ln127_25, i17 %sext_ln127_28

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc135:179 %add_ln127_6 = add i17 %add_ln127, i17 %sext_ln127_22

]]></Node>
<StgValue><ssdm name="add_ln127_6"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc135:181 %add_ln127_7 = add i17 %sext_ln127_34, i17 %sext_ln127_35

]]></Node>
<StgValue><ssdm name="add_ln127_7"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc135:182 %add_ln127_8 = add i17 %add_ln127_7, i17 %sext_ln127_31

]]></Node>
<StgValue><ssdm name="add_ln127_8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="284" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc135:179 %add_ln127_6 = add i17 %add_ln127, i17 %sext_ln127_22

]]></Node>
<StgValue><ssdm name="add_ln127_6"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="18" op_0_bw="17">
<![CDATA[
for.inc135:180 %sext_ln127_36 = sext i17 %add_ln127_6

]]></Node>
<StgValue><ssdm name="sext_ln127_36"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc135:182 %add_ln127_8 = add i17 %add_ln127_7, i17 %sext_ln127_31

]]></Node>
<StgValue><ssdm name="add_ln127_8"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="18" op_0_bw="17">
<![CDATA[
for.inc135:183 %sext_ln127_37 = sext i17 %add_ln127_8

]]></Node>
<StgValue><ssdm name="sext_ln127_37"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc135:184 %add_ln127_9 = add i18 %sext_ln127_37, i18 %sext_ln127_36

]]></Node>
<StgValue><ssdm name="add_ln127_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
for.inc135:0 %sum_load = load i20 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
for.inc135:7 %select_ln121_3 = select i1 %icmp_ln124, i20 0, i20 %sum_load

]]></Node>
<StgValue><ssdm name="select_ln121_3"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="20" op_0_bw="18">
<![CDATA[
for.inc135:185 %sext_ln127_38 = sext i18 %add_ln127_9

]]></Node>
<StgValue><ssdm name="sext_ln127_38"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc135:186 %sum_2 = add i20 %select_ln121_3, i20 %sext_ln127_38

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
for.inc135:189 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %sum_2, i32 19

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc135:190 %sub_ln130 = sub i20 0, i20 %sum_2

]]></Node>
<StgValue><ssdm name="sub_ln130"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc135:191 %trunc_ln130_5 = partselect i13 @_ssdm_op_PartSelect.i13.i20.i32.i32, i20 %sub_ln130, i32 7, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln130_5"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc135:195 %trunc_ln130_6 = partselect i13 @_ssdm_op_PartSelect.i13.i20.i32.i32, i20 %sum_2, i32 7, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln130_6"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.L4.split:3 %store_ln123 = store i20 %sum_2, i20 %sum

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
new.latch.L4.split:4 %br_ln124 = br void %L4

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0">
<![CDATA[
for.inc141.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc135:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L2_L3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc135:26 %specpipeline_ln125 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln125"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="25" op_0_bw="13">
<![CDATA[
for.inc135:192 %sext_ln130 = sext i13 %trunc_ln130_5

]]></Node>
<StgValue><ssdm name="sext_ln130"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="26" op_0_bw="25">
<![CDATA[
for.inc135:193 %zext_ln130 = zext i25 %sext_ln130

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc135:194 %sub_ln130_2 = sub i26 0, i26 %zext_ln130

]]></Node>
<StgValue><ssdm name="sub_ln130_2"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="25" op_0_bw="13">
<![CDATA[
for.inc135:196 %sext_ln130_3 = sext i13 %trunc_ln130_6

]]></Node>
<StgValue><ssdm name="sext_ln130_3"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="26" op_0_bw="25">
<![CDATA[
for.inc135:197 %zext_ln130_2 = zext i25 %sext_ln130_3

]]></Node>
<StgValue><ssdm name="zext_ln130_2"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
for.inc135:198 %output_data = select i1 %tmp_29, i26 %sub_ln130_2, i26 %zext_ln130_2

]]></Node>
<StgValue><ssdm name="output_data"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="26">
<![CDATA[
for.inc135:199 %sext_ln130_4 = sext i26 %output_data

]]></Node>
<StgValue><ssdm name="sext_ln130_4"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
last.iter.L4.split:0 %write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_2, i32 %sext_ln130_4

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
last.iter.L4.split:1 %br_ln124 = br void %new.latch.L4.split

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
