{"related:UOryi2YX36sJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5":[{"title":"GARNET: A detailed on-chip network model inside a full-system simulator","url":"https://ieeexplore.ieee.org/abstract/document/4919636/","authors":["N Agarwal","N Agarwal T Krishna","N Agarwal T Krishna LS Peh…"],"year":2009,"numCitations":674,"pdf":"https://dspace.mit.edu/bitstream/handle/1721.1/73506/Peh_GARNET.pdf?sequence=1&isAllowed=y","citationUrl":"http://scholar.google.com/scholar?cites=12384643229494209104&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:UOryi2YX36sJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12384643229494209104&hl=en&as_sdt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org","p":1,"exp":1596897539664},{"title":"Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset","url":"https://dl.acm.org/doi/abs/10.1145/1105734.1105747","authors":["MMK Martin","MMK Martin DJ Sorin","MMK Martin DJ Sorin BM Beckmann…"],"year":2005,"numCitations":1848,"pdf":"https://www.researchgate.net/profile/Mark_Hill5/publication/220244809_Multifacet's_general_execution-driven_multiprocessor_simulator_GEMS_toolset/links/0fcfd511d6bde48d90000000/Multifacets-general-execution-driven-multiprocessor-simulator-GEMS-toolset.pdf","citationUrl":"http://scholar.google.com/scholar?cites=15584169758308123900&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:_ERXo9MXRtgJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15584169758308123900&hl=en&as_sdt=0,5&scioq=stage+design","publication":"dl.acm.org"},{"title":"DSENT-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling","url":"https://ieeexplore.ieee.org/abstract/document/6209280/","authors":["C Sun","C Sun CHO Chen","C Sun CHO Chen G Kurian","C Sun CHO Chen G Kurian L Wei…"],"year":2012,"numCitations":491,"pdf":"https://dspace.mit.edu/bitstream/handle/1721.1/85863/Agarwal_DSENT.pdf;sequence=1","citationUrl":"http://scholar.google.com/scholar?cites=13957838790894469400&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:GMFus200tMEJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13957838790894469400&hl=en&as_sdt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration","url":"https://ieeexplore.ieee.org/abstract/document/5090700/","authors":["AB Kahng","AB Kahng B Li","AB Kahng B Li LS Peh…"],"year":2009,"numCitations":904,"pdf":"https://dspace.mit.edu/bitstream/handle/1721.1/60547/Peh_ORION%202.0.pdf?sequence=1&isAllowed=y","citationUrl":"http://scholar.google.com/scholar?cites=13432918967794416029&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:nTn-a6FQa7oJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13432918967794416029&hl=en&as_sdt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks","url":"https://ieeexplore.ieee.org/abstract/document/6307783/","authors":["B Cuesta","B Cuesta A Ros","B Cuesta A Ros ME Gómez…"],"year":2011,"numCitations":175,"pdf":"https://www.researchgate.net/profile/Alberto_Ros/publication/220771323_Increasing_the_effectiveness_of_directory_caches_by_deactivating_coherence_for_private_memory_blocks/links/0912f50be05208ce59000000/Increasing-the-effectiveness-of-directory-caches-by-deactivating-coherence-for-private-memory-blocks.pdf","citationUrl":"http://scholar.google.com/scholar?cites=16900614606984728975&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:j1EaF3ELi-oJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=16900614606984728975&hl=en&as_sdt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"Reactive NUCA: near-optimal block placement and replication in distributed caches","url":"https://dl.acm.org/doi/abs/10.1145/1555754.1555779","authors":["N Hardavellas","N Hardavellas M Ferdman","N Hardavellas M Ferdman B Falsafi…"],"year":2009,"numCitations":472,"pdf":"https://infoscience.epfl.ch/record/140304/files/rnuca_isca09.pdf","citationUrl":"http://scholar.google.com/scholar?cites=1368168170976729529&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:uVkQ4LO1_BIJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=1368168170976729529&hl=en&as_sdt=0,5&scioq=stage+design","publication":"dl.acm.org"},{"title":"A 5-GHz mesh interconnect for a teraflops processor","url":"https://ieeexplore.ieee.org/abstract/document/4378783/","authors":["Y Hoskote","Y Hoskote S Vangal","Y Hoskote S Vangal A Singh","Y Hoskote S Vangal A Singh N Borkar","Y Hoskote S Vangal A Singh N Borkar S Borkar"],"year":2007,"numCitations":732,"citationUrl":"http://scholar.google.com/scholar?cites=13018445831505297065&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:qb6JUoLPqrQJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13018445831505297065&hl=en&as_sdt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"In-Network Coherence Techniques for Scalable Shared Memory","url":"http://search.proquest.com/openview/5e30a2715cf872d97d1d4b990300d883/1?pq-origsite=gscholar&cbl=18750&diss=y","authors":["N Agarwal"],"year":2011,"numCitations":0,"relatedUrl":"http://scholar.google.com/scholar?q=related:kJR0LdvjXwYJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","publication":"search.proquest.com"},{"title":"Express virtual channels: Towards the ideal interconnection fabric","url":"https://dl.acm.org/doi/abs/10.1145/1273440.1250681","authors":["A Kumar","A Kumar LS Peh","A Kumar LS Peh P Kundu","A Kumar LS Peh P Kundu NK Jha"],"year":2007,"numCitations":454,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.76.4686&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=15504519310784866568&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:CCmErCoeK9cJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15504519310784866568&hl=en&as_sdt=0,5&scioq=stage+design","publication":"dl.acm.org"},{"title":"The gem5 simulator","url":"https://dl.acm.org/doi/abs/10.1145/2024716.2024718","authors":["N Binkert","N Binkert B Beckmann","N Binkert B Beckmann G Black","N Binkert B Beckmann G Black SK Reinhardt…"],"year":2011,"numCitations":3793,"pdf":"https://www.cse.wustl.edu/~roger/560M.f17/p1-binkert.pdf","citationUrl":"http://scholar.google.com/scholar?cites=5769943816602695435&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:C7eQqlT1ElAJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5769943816602695435&hl=en&as_sdt=0,5&scioq=stage+design","publication":"dl.acm.org"}]}