<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › include › asm › pte-40x.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>pte-40x.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _ASM_POWERPC_PTE_40x_H</span>
<span class="cp">#define _ASM_POWERPC_PTE_40x_H</span>
<span class="cp">#ifdef __KERNEL__</span>

<span class="cm">/*</span>
<span class="cm"> * At present, all PowerPC 400-class processors share a similar TLB</span>
<span class="cm"> * architecture. The instruction and data sides share a unified,</span>
<span class="cm"> * 64-entry, fully-associative TLB which is maintained totally under</span>
<span class="cm"> * software control. In addition, the instruction side has a</span>
<span class="cm"> * hardware-managed, 4-entry, fully-associative TLB which serves as a</span>
<span class="cm"> * first level to the shared TLB. These two TLBs are known as the UTLB</span>
<span class="cm"> * and ITLB, respectively (see &quot;mmu.h&quot; for definitions).</span>
<span class="cm"> *</span>
<span class="cm"> * There are several potential gotchas here.  The 40x hardware TLBLO</span>
<span class="cm"> * field looks like this:</span>
<span class="cm"> *</span>
<span class="cm"> * 0  1  2  3  4  ... 18 19 20 21 22 23 24 25 26 27 28 29 30 31</span>
<span class="cm"> * RPN.....................  0  0 EX WR ZSEL.......  W  I  M  G</span>
<span class="cm"> *</span>
<span class="cm"> * Where possible we make the Linux PTE bits match up with this</span>
<span class="cm"> *</span>
<span class="cm"> * - bits 20 and 21 must be cleared, because we use 4k pages (40x can</span>
<span class="cm"> *   support down to 1k pages), this is done in the TLBMiss exception</span>
<span class="cm"> *   handler.</span>
<span class="cm"> * - We use only zones 0 (for kernel pages) and 1 (for user pages)</span>
<span class="cm"> *   of the 16 available.  Bit 24-26 of the TLB are cleared in the TLB</span>
<span class="cm"> *   miss handler.  Bit 27 is PAGE_USER, thus selecting the correct</span>
<span class="cm"> *   zone.</span>
<span class="cm"> * - PRESENT *must* be in the bottom two bits because swap cache</span>
<span class="cm"> *   entries use the top 30 bits.  Because 40x doesn&#39;t support SMP</span>
<span class="cm"> *   anyway, M is irrelevant so we borrow it for PAGE_PRESENT.  Bit 30</span>
<span class="cm"> *   is cleared in the TLB miss handler before the TLB entry is loaded.</span>
<span class="cm"> * - All other bits of the PTE are loaded into TLBLO without</span>
<span class="cm"> *   modification, leaving us only the bits 20, 21, 24, 25, 26, 30 for</span>
<span class="cm"> *   software PTE bits.  We actually use use bits 21, 24, 25, and</span>
<span class="cm"> *   30 respectively for the software bits: ACCESSED, DIRTY, RW, and</span>
<span class="cm"> *   PRESENT.</span>
<span class="cm"> */</span>

<span class="cp">#define	_PAGE_GUARDED	0x001	</span><span class="cm">/* G: page is guarded from prefetch */</span><span class="cp"></span>
<span class="cp">#define _PAGE_FILE	0x001	</span><span class="cm">/* when !present: nonlinear file mapping */</span><span class="cp"></span>
<span class="cp">#define _PAGE_PRESENT	0x002	</span><span class="cm">/* software: PTE contains a translation */</span><span class="cp"></span>
<span class="cp">#define	_PAGE_NO_CACHE	0x004	</span><span class="cm">/* I: caching is inhibited */</span><span class="cp"></span>
<span class="cp">#define	_PAGE_WRITETHRU	0x008	</span><span class="cm">/* W: caching is write-through */</span><span class="cp"></span>
<span class="cp">#define	_PAGE_USER	0x010	</span><span class="cm">/* matches one of the zone permission bits */</span><span class="cp"></span>
<span class="cp">#define	_PAGE_SPECIAL	0x020	</span><span class="cm">/* software: Special page */</span><span class="cp"></span>
<span class="cp">#define	_PAGE_RW	0x040	</span><span class="cm">/* software: Writes permitted */</span><span class="cp"></span>
<span class="cp">#define	_PAGE_DIRTY	0x080	</span><span class="cm">/* software: dirty page */</span><span class="cp"></span>
<span class="cp">#define _PAGE_HWWRITE	0x100	</span><span class="cm">/* hardware: Dirty &amp; RW, set in exception */</span><span class="cp"></span>
<span class="cp">#define _PAGE_EXEC	0x200	</span><span class="cm">/* hardware: EX permission */</span><span class="cp"></span>
<span class="cp">#define _PAGE_ACCESSED	0x400	</span><span class="cm">/* software: R: page referenced */</span><span class="cp"></span>

<span class="cp">#define _PMD_PRESENT	0x400	</span><span class="cm">/* PMD points to page of PTEs */</span><span class="cp"></span>
<span class="cp">#define _PMD_BAD	0x802</span>
<span class="cp">#define _PMD_SIZE	0x0e0	</span><span class="cm">/* size field, != 0 for large-page PMD entry */</span><span class="cp"></span>
<span class="cp">#define _PMD_SIZE_4M	0x0c0</span>
<span class="cp">#define _PMD_SIZE_16M	0x0e0</span>

<span class="cp">#define PMD_PAGE_SIZE(pmdval)	(1024 &lt;&lt; (((pmdval) &amp; _PMD_SIZE) &gt;&gt; 4))</span>

<span class="cm">/* Until my rework is finished, 40x still needs atomic PTE updates */</span>
<span class="cp">#define PTE_ATOMIC_UPDATES	1</span>

<span class="cp">#endif </span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/*  _ASM_POWERPC_PTE_40x_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
