OpenROAD v2.0-19576-gec1bf1a13 
Features included (+) or not (-): +GPU +GUI +Python : None
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is BUFx2_ASAP7_75t_R.
[INFO CTS-0051] Sink buffer is BUFx4_ASAP7_75t_R.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUFx2_ASAP7_75t_R
                    BUFx4_ASAP7_75t_R
[INFO CTS-0049] Characterization buffer is BUFx4_ASAP7_75t_R.
[INFO CTS-0007] Net "clk" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk" has 35 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 35.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(1447, 1485), (12322, 6345)].
[INFO CTS-0024]  Normalized sink region: [(1.07185, 1.1), (9.12741, 4.7)].
[INFO CTS-0025]     Width:  8.0556.
[INFO CTS-0026]     Height: 3.6000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 18
    Sub-region size: 4.0278 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 4.0278 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 35.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 8:1, 9:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 38
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 3
Took 5 seconds: clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO RSZ-0058] Using max wire length 162um.
Placement Analysis
---------------------------------
total displacement          8.6 u
average displacement        0.0 u
max displacement            1.6 u
original HPWL             702.9 u
legalized HPWL            729.4 u
delta HPWL                    4 %

repair_timing -verbose -setup_margin 0 -hold_margin 0 -repair_tns 100 -skip_last_gasp
[INFO RSZ-0094] Found 42 endpoints with setup violations.
[INFO RSZ-0099] Repairing 42 out of 42 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |   Area   |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |          |            | Endpts | Endpt
--------------------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 |    +0.0% |  -78.481 |    -1221.3 |     42 | resp_msg[13]
       10 |       0 |       0 |       16 |      0 |     5 |    +2.3% |  -73.393 |    -1167.8 |     42 | resp_msg[13]
       20 |       0 |       1 |       33 |      0 |     9 |    +4.6% |  -48.736 |     -365.0 |     42 | resp_msg[14]
       30 |       0 |       3 |       43 |      0 |    13 |    +5.8% |  -40.898 |     -232.6 |     42 | resp_msg[13]
       32 |       0 |       2 |       42 |      0 |    11 |    +5.6% |  -39.503 |     -236.1 |     42 | resp_msg[13]
       40 |       0 |       4 |       48 |      0 |    13 |    +6.2% |  -39.503 |     -215.8 |     42 | resp_msg[13]
       50 |       0 |       7 |       54 |      0 |    17 |    +6.9% |  -39.503 |     -213.3 |     42 | resp_msg[13]
       50 |       0 |       7 |       54 |      0 |    15 |    +6.9% |  -39.503 |     -211.9 |     42 | resp_msg[13]
       55 |       0 |       8 |       56 |      0 |    16 |    +7.1% |  -37.936 |     -203.8 |     42 | resp_msg[13]
       58 |       0 |       8 |       56 |      0 |    17 |    +7.1% |  -37.936 |     -202.1 |     42 | resp_msg[13]
       60 |       0 |       8 |       56 |      0 |    18 |    +7.1% |  -37.936 |     -202.0 |     42 | resp_msg[13]
       68 |       0 |       8 |       59 |      0 |    21 |    +7.1% |  -37.936 |     -199.4 |     42 | resp_msg[13]
       70 |       0 |       8 |       59 |      0 |    22 |    +7.1% |  -37.936 |     -199.8 |     42 | resp_msg[13]
       71 |       0 |       8 |       59 |      0 |    21 |    +7.1% |  -37.936 |     -199.4 |     42 | resp_msg[13]
       76 |       0 |       8 |       60 |      0 |    22 |    +7.1% |  -37.936 |     -198.5 |     42 | resp_msg[13]
       79 |       0 |       8 |       60 |      0 |    22 |    +7.1% |  -37.936 |     -198.5 |     42 | resp_msg[13]
       80 |       0 |       8 |       60 |      0 |    22 |    +7.1% |  -37.936 |     -198.5 |     42 | resp_msg[13]
       80 |       0 |       8 |       60 |      0 |    22 |    +7.1% |  -37.936 |     -198.5 |     41 | resp_msg[13]
       81 |       0 |       8 |       60 |      0 |    22 |    +7.1% |  -37.936 |     -198.5 |     40 | resp_msg[13]
       84 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     38 | resp_msg[13]
       85 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     37 | resp_msg[13]
       86 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     36 | resp_msg[13]
       87 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     35 | resp_msg[13]
       88 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     34 | resp_msg[13]
       89 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     33 | resp_msg[13]
       90 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     33 | resp_msg[13]
       90 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     32 | resp_msg[13]
       91 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     31 | resp_msg[13]
       92 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     30 | resp_msg[13]
       93 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     29 | resp_msg[13]
       94 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     28 | resp_msg[13]
       95 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     27 | resp_msg[13]
       96 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     26 | resp_msg[13]
       97 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     25 | resp_msg[13]
       98 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     24 | resp_msg[13]
       99 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     23 | resp_msg[13]
      100 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     23 | resp_msg[13]
      100 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     22 | resp_msg[13]
      101 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     21 | resp_msg[13]
      102 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     20 | resp_msg[13]
      103 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     19 | resp_msg[13]
      104 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     18 | resp_msg[13]
      105 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     17 | resp_msg[13]
      106 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     16 | resp_msg[13]
      107 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     15 | resp_msg[13]
      108 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     14 | resp_msg[13]
      109 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     13 | resp_msg[13]
      110 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     13 | resp_msg[13]
      110 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     12 | resp_msg[13]
      111 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     11 | resp_msg[13]
      112 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |     10 | resp_msg[13]
      113 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |      9 | resp_msg[13]
      114 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |      8 | resp_msg[13]
      115 |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |      7 | resp_msg[13]
    final |       0 |       8 |       64 |      0 |    23 |    +7.7% |  -37.936 |     -177.5 |      7 | resp_msg[13]
--------------------------------------------------------------------------------------------------------------
[INFO RSZ-0040] Inserted 39 buffers.
[INFO RSZ-0041] Resized 8 instances.
[INFO RSZ-0043] Swapped pins on 23 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement         42.5 u
average displacement        0.1 u
max displacement            2.4 u
original HPWL             742.7 u
legalized HPWL            791.0 u
delta HPWL                    7 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 43 u^2 65% utilization.
Elapsed time: 0:09.68[h:]min:sec. CPU time: user 8.97 sys 0.69 (99%). Peak memory: 579824KB.
