Group : $unit::coverage::memory_operations_cg

===============================================================================
Group : $unit::coverage::memory_operations_cg
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
 64.72 1      100    1        64           64            


Source File(s) : 

/home/ICer/Projects/RISC-V-UVM/UVM_Verification/coverage.svh



-------------------------------------------------------------------------------

Summary for Group   $unit::coverage::memory_operations_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 45       5         40      68.75   
Crosses   354      213       141     60.68   


Variables for Group  $unit::coverage::memory_operations_cg


VARIABLE     EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
MemWrite_cp  2        0         2       100.00  100  1      1        0                    
DataAdr_cp   35       0         35      100.00  100  1      1        0                    
WriteData_cp 4        2         2       50.00   100  1      1        0                    
ReadData_cp  4        3         1       25.00   100  1      1        0                    


Crosses for Group  $unit::coverage::memory_operations_cg


CROSS                 EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
write_addr_cross      36       0         36      100.00  100  1      1        0                     
read_addr_cross       36       3         33      91.67   100  1      1        0                     
write_data_addr_cross 141      102       39      27.66   100  1      1        0                     
read_data_addr_cross  141      108       33      23.40   100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable MemWrite_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        0         2       100.00  


User Defined Bins for MemWrite_cp


Bins

NAME      COUNT AT LEAST 
mem_read  7612  1        
mem_write 100   1        


-------------------------------------------------------------------------------

Summary for Variable DataAdr_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 35       0         35      100.00  


User Defined Bins for DataAdr_cp


Bins

NAME                 COUNT AT LEAST 
upper_quarter[c0:c6] 193   1        
upper_quarter[c7:cd] 175   1        
upper_quarter[ce:d4] 199   1        
upper_quarter[d5:db] 183   1        
upper_quarter[dc:e2] 234   1        
upper_quarter[e3:e9] 203   1        
upper_quarter[ea:f0] 241   1        
upper_quarter[f1:fe] 383   1        
middle_half[40:47]   195   1        
middle_half[48:4f]   253   1        
middle_half[50:57]   222   1        
middle_half[58:5f]   271   1        
middle_half[60:67]   247   1        
middle_half[68:6f]   242   1        
middle_half[70:77]   246   1        
middle_half[78:7f]   307   1        
middle_half[80:87]   272   1        
middle_half[88:8f]   240   1        
middle_half[90:97]   260   1        
middle_half[98:9f]   208   1        
middle_half[a0:a7]   235   1        
middle_half[a8:af]   193   1        
middle_half[b0:b7]   235   1        
middle_half[b8:bf]   205   1        
lower_quarter[01:07] 196   1        
lower_quarter[08:0e] 226   1        
lower_quarter[0f:15] 220   1        
lower_quarter[16:1c] 209   1        
lower_quarter[1d:23] 201   1        
lower_quarter[24:2a] 184   1        
lower_quarter[2b:31] 181   1        
lower_quarter[32:3f] 389   1        
last_location        25    1        
first_location       239   1        
sequential_access    7704  1        


-------------------------------------------------------------------------------

Summary for Variable WriteData_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 4        2         2       50.00   


User Defined Bins for WriteData_cp


Uncovered bins

NAME                   COUNT AT LEAST NUMBER 
alternating_2863311530 0     1        1      
alternating_1431655765 0     1        1      


Excluded/Illegal bins

NAME           COUNT STATUS   
default_values 6905  Excluded 


Covered bins

NAME     COUNT AT LEAST 
all_ones 2     1        
zero     805   1        


-------------------------------------------------------------------------------

Summary for Variable ReadData_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 4        3         1       25.00   


User Defined Bins for ReadData_cp


Uncovered bins

NAME                   COUNT AT LEAST NUMBER 
alternating_2863311530 0     1        1      
alternating_1431655765 0     1        1      
all_ones               0     1        1      


Excluded/Illegal bins

NAME           COUNT STATUS   
default_values 41    Excluded 


Covered bins

NAME COUNT AT LEAST 
zero 7671  1        


-------------------------------------------------------------------------------

Summary for Cross write_addr_cross


Samples crossed: MemWrite_cp DataAdr_cp
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              36       0         36      100.00          
Automatically Generated Cross Bins 35       0         35      100.00          
User Defined Cross Bins            1        0         1       100.00          


Automatically Generated Cross Bins for write_addr_cross


Bins

MemWrite_cp DataAdr_cp           COUNT AT LEAST 
mem_read    upper_quarter[c0:c6] 192   1        
mem_read    upper_quarter[c7:cd] 172   1        
mem_read    upper_quarter[ce:d4] 196   1        
mem_read    upper_quarter[d5:db] 181   1        
mem_read    upper_quarter[dc:e2] 231   1        
mem_read    upper_quarter[e3:e9] 201   1        
mem_read    upper_quarter[ea:f0] 238   1        
mem_read    upper_quarter[f1:fe] 376   1        
mem_read    middle_half[40:47]   193   1        
mem_read    middle_half[48:4f]   249   1        
mem_read    middle_half[50:57]   221   1        
mem_read    middle_half[58:5f]   267   1        
mem_read    middle_half[60:67]   242   1        
mem_read    middle_half[68:6f]   236   1        
mem_read    middle_half[70:77]   241   1        
mem_read    middle_half[78:7f]   303   1        
mem_read    middle_half[80:87]   267   1        
mem_read    middle_half[88:8f]   234   1        
mem_read    middle_half[90:97]   259   1        
mem_read    middle_half[98:9f]   206   1        
mem_read    middle_half[a0:a7]   232   1        
mem_read    middle_half[a8:af]   192   1        
mem_read    middle_half[b0:b7]   230   1        
mem_read    middle_half[b8:bf]   205   1        
mem_read    lower_quarter[01:07] 195   1        
mem_read    lower_quarter[08:0e] 221   1        
mem_read    lower_quarter[0f:15] 217   1        
mem_read    lower_quarter[16:1c] 207   1        
mem_read    lower_quarter[1d:23] 198   1        
mem_read    lower_quarter[24:2a] 183   1        
mem_read    lower_quarter[2b:31] 179   1        
mem_read    lower_quarter[32:3f] 384   1        
mem_read    last_location        25    1        
mem_read    first_location       239   1        
mem_read    sequential_access    7604  1        


User Defined Cross Bins for write_addr_cross


Bins

NAME            COUNT AT LEAST 
write_addresses 100   1        


-------------------------------------------------------------------------------

Summary for Cross read_addr_cross


Samples crossed: MemWrite_cp DataAdr_cp
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              36       3         33      91.67   3       
Automatically Generated Cross Bins 35       3         32      91.43   3       
User Defined Cross Bins            1        0         1       100.00          


Automatically Generated Cross Bins for read_addr_cross


Uncovered bins

MemWrite_cp DataAdr_cp                       COUNT AT LEAST NUMBER 
[mem_write] [middle_half[b8:bf]]             0     1        1      
[mem_write] [last_location , first_location] --    --       2      


Covered bins

MemWrite_cp DataAdr_cp           COUNT AT LEAST 
mem_write   upper_quarter[c0:c6] 1     1        
mem_write   upper_quarter[c7:cd] 3     1        
mem_write   upper_quarter[ce:d4] 3     1        
mem_write   upper_quarter[d5:db] 2     1        
mem_write   upper_quarter[dc:e2] 3     1        
mem_write   upper_quarter[e3:e9] 2     1        
mem_write   upper_quarter[ea:f0] 3     1        
mem_write   upper_quarter[f1:fe] 7     1        
mem_write   middle_half[40:47]   2     1        
mem_write   middle_half[48:4f]   4     1        
mem_write   middle_half[50:57]   1     1        
mem_write   middle_half[58:5f]   4     1        
mem_write   middle_half[60:67]   5     1        
mem_write   middle_half[68:6f]   6     1        
mem_write   middle_half[70:77]   5     1        
mem_write   middle_half[78:7f]   4     1        
mem_write   middle_half[80:87]   5     1        
mem_write   middle_half[88:8f]   6     1        
mem_write   middle_half[90:97]   1     1        
mem_write   middle_half[98:9f]   2     1        
mem_write   middle_half[a0:a7]   3     1        
mem_write   middle_half[a8:af]   1     1        
mem_write   middle_half[b0:b7]   5     1        
mem_write   lower_quarter[01:07] 1     1        
mem_write   lower_quarter[08:0e] 5     1        
mem_write   lower_quarter[0f:15] 3     1        
mem_write   lower_quarter[16:1c] 2     1        
mem_write   lower_quarter[1d:23] 3     1        
mem_write   lower_quarter[24:2a] 1     1        
mem_write   lower_quarter[2b:31] 2     1        
mem_write   lower_quarter[32:3f] 5     1        
mem_write   sequential_access    100   1        


User Defined Cross Bins for read_addr_cross


Bins

NAME            COUNT AT LEAST 
write_addresses 7612  1        


-------------------------------------------------------------------------------

Summary for Cross write_data_addr_cross


Samples crossed: MemWrite_cp WriteData_cp DataAdr_cp
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              141      102       39      27.66   102     
Automatically Generated Cross Bins 140      102       38      27.14   102     
User Defined Cross Bins            1        0         1       100.00          


Automatically Generated Cross Bins for write_data_addr_cross


Element holes

MemWrite_cp WriteData_cp                                      DataAdr_cp COUNT AT LEAST NUMBER 
[mem_read]  [alternating_2863311530 , alternating_1431655765] *          --    --       70     


Uncovered bins

MemWrite_cp WriteData_cp DataAdr_cp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   COUNT AT LEAST NUMBER 
[mem_read]  [all_ones]   [upper_quarter[c0:c6] , upper_quarter[c7:cd] , upper_quarter[ce:d4] , upper_quarter[d5:db] , upper_quarter[dc:e2] , upper_quarter[e3:e9] , upper_quarter[ea:f0] , upper_quarter[f1:fe] , middle_half[40:47] , middle_half[48:4f] , middle_half[50:57] , middle_half[58:5f] , middle_half[60:67] , middle_half[68:6f] , middle_half[70:77] , middle_half[78:7f] , middle_half[80:87] , middle_half[88:8f] , middle_half[90:97] , middle_half[98:9f] , middle_half[a0:a7] , middle_half[a8:af] , middle_half[b0:b7] , middle_half[b8:bf] , lower_quarter[01:07] , lower_quarter[08:0e] , lower_quarter[0f:15]] --    --       27     
[mem_read]  [all_ones]   [lower_quarter[1d:23] , lower_quarter[24:2a] , lower_quarter[2b:31] , lower_quarter[32:3f] , last_location]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  --    --       5      


Covered bins

MemWrite_cp WriteData_cp DataAdr_cp           COUNT AT LEAST 
mem_read    all_ones     lower_quarter[16:1c] 1     1        
mem_read    all_ones     first_location       1     1        
mem_read    all_ones     sequential_access    2     1        
mem_read    zero         upper_quarter[c0:c6] 22    1        
mem_read    zero         upper_quarter[c7:cd] 5     1        
mem_read    zero         upper_quarter[ce:d4] 9     1        
mem_read    zero         upper_quarter[d5:db] 27    1        
mem_read    zero         upper_quarter[dc:e2] 16    1        
mem_read    zero         upper_quarter[e3:e9] 28    1        
mem_read    zero         upper_quarter[ea:f0] 23    1        
mem_read    zero         upper_quarter[f1:fe] 32    1        
mem_read    zero         middle_half[40:47]   14    1        
mem_read    zero         middle_half[48:4f]   27    1        
mem_read    zero         middle_half[50:57]   18    1        
mem_read    zero         middle_half[58:5f]   31    1        
mem_read    zero         middle_half[60:67]   37    1        
mem_read    zero         middle_half[68:6f]   21    1        
mem_read    zero         middle_half[70:77]   20    1        
mem_read    zero         middle_half[78:7f]   43    1        
mem_read    zero         middle_half[80:87]   40    1        
mem_read    zero         middle_half[88:8f]   22    1        
mem_read    zero         middle_half[90:97]   30    1        
mem_read    zero         middle_half[98:9f]   24    1        
mem_read    zero         middle_half[a0:a7]   17    1        
mem_read    zero         middle_half[a8:af]   10    1        
mem_read    zero         middle_half[b0:b7]   10    1        
mem_read    zero         middle_half[b8:bf]   15    1        
mem_read    zero         lower_quarter[01:07] 10    1        
mem_read    zero         lower_quarter[08:0e] 12    1        
mem_read    zero         lower_quarter[0f:15] 37    1        
mem_read    zero         lower_quarter[16:1c] 9     1        
mem_read    zero         lower_quarter[1d:23] 4     1        
mem_read    zero         lower_quarter[24:2a] 14    1        
mem_read    zero         lower_quarter[2b:31] 20    1        
mem_read    zero         lower_quarter[32:3f] 32    1        
mem_read    zero         last_location        2     1        
mem_read    zero         first_location       116   1        
mem_read    zero         sequential_access    789   1        


User Defined Cross Bins for write_data_addr_cross


Bins

NAME               COUNT AT LEAST 
write_data_at_addr 8     1        


-------------------------------------------------------------------------------

Summary for Cross read_data_addr_cross


Samples crossed: MemWrite_cp ReadData_cp DataAdr_cp
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              141      108       33      23.40   108     
Automatically Generated Cross Bins 140      108       32      22.86   108     
User Defined Cross Bins            1        0         1       100.00          


Automatically Generated Cross Bins for read_data_addr_cross


Element holes

MemWrite_cp ReadData_cp                                                  DataAdr_cp COUNT AT LEAST NUMBER 
[mem_write] [alternating_2863311530 , alternating_1431655765 , all_ones] *          --    --       105    


Uncovered bins

MemWrite_cp ReadData_cp DataAdr_cp                       COUNT AT LEAST NUMBER 
[mem_write] [zero]      [middle_half[b8:bf]]             0     1        1      
[mem_write] [zero]      [last_location , first_location] --    --       2      


Covered bins

MemWrite_cp ReadData_cp DataAdr_cp           COUNT AT LEAST 
mem_write   zero        upper_quarter[c0:c6] 1     1        
mem_write   zero        upper_quarter[c7:cd] 2     1        
mem_write   zero        upper_quarter[ce:d4] 3     1        
mem_write   zero        upper_quarter[d5:db] 2     1        
mem_write   zero        upper_quarter[dc:e2] 3     1        
mem_write   zero        upper_quarter[e3:e9] 2     1        
mem_write   zero        upper_quarter[ea:f0] 2     1        
mem_write   zero        upper_quarter[f1:fe] 7     1        
mem_write   zero        middle_half[40:47]   2     1        
mem_write   zero        middle_half[48:4f]   4     1        
mem_write   zero        middle_half[50:57]   1     1        
mem_write   zero        middle_half[58:5f]   3     1        
mem_write   zero        middle_half[60:67]   4     1        
mem_write   zero        middle_half[68:6f]   5     1        
mem_write   zero        middle_half[70:77]   4     1        
mem_write   zero        middle_half[78:7f]   3     1        
mem_write   zero        middle_half[80:87]   4     1        
mem_write   zero        middle_half[88:8f]   6     1        
mem_write   zero        middle_half[90:97]   1     1        
mem_write   zero        middle_half[98:9f]   2     1        
mem_write   zero        middle_half[a0:a7]   2     1        
mem_write   zero        middle_half[a8:af]   1     1        
mem_write   zero        middle_half[b0:b7]   3     1        
mem_write   zero        lower_quarter[01:07] 1     1        
mem_write   zero        lower_quarter[08:0e] 4     1        
mem_write   zero        lower_quarter[0f:15] 3     1        
mem_write   zero        lower_quarter[16:1c] 2     1        
mem_write   zero        lower_quarter[1d:23] 3     1        
mem_write   zero        lower_quarter[24:2a] 1     1        
mem_write   zero        lower_quarter[2b:31] 2     1        
mem_write   zero        lower_quarter[32:3f] 5     1        
mem_write   zero        sequential_access    88    1        


User Defined Cross Bins for read_data_addr_cross


Bins

NAME              COUNT AT LEAST 
read_data_at_addr 7583  1        


Group : $unit::coverage::instruction_cg

===============================================================================
Group : $unit::coverage::instruction_cg
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
 77.69 1      100    1        64           64            


Source File(s) : 

/home/ICer/Projects/RISC-V-UVM/UVM_Verification/coverage.svh



-------------------------------------------------------------------------------

Summary for Group   $unit::coverage::instruction_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 217      3         214     92.71   
Crosses   1894     865       1029    57.67   


Variables for Group  $unit::coverage::instruction_cg


VARIABLE                  EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
instruction_cp            13       0         13      100.00  100  1      1        0                    
instruction_transition_cp 8        2         6       75.00   100  1      1        0                    
rs1_cp                    32       0         32      100.00  100  1      1        0                    
rs2_cp                    32       0         32      100.00  100  1      1        0                    
rd_cp                     32       0         32      100.00  100  1      1        0                    
PC_max_cp                 3        1         2       66.67   100  1      1        0                    
I_imm_cp                  33       0         33      100.00  100  1      1        0                    
I_imm                     64       0         64      100.00  100  1      1        64                   


Crosses for Group  $unit::coverage::instruction_cg


CROSS              EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
R_instr_src1_cross 289      59        230     79.58   100  1      1        0                     
R_instr_src2_cross 289      135       154     53.29   100  1      1        0                     
R_instr_dst_cross  289      123       166     57.44   100  1      1        0                     
I_instr_src1_cross 257      64        193     75.10   100  1      1        0                     
I_instr_rd_cross   257      129       128     49.81   100  1      1        0                     
I_instr_imm_cross  513      355       158     30.80   100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable instruction_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 13       0         13      100.00  


User Defined Bins for instruction_cp


Excluded/Illegal bins

NAME    COUNT STATUS  
unknown 0     Illegal 


Covered bins

NAME        COUNT AT LEAST 
B_type_BEQ  1000  1        
B_type_BNE  1000  1        
S_type_SW   100   1        
J_type_JAL  1001  1        
I_type_ADDI 1733  1        
I_type_ANDI 34    1        
I_type_ORI  25    1        
I_type_LW   100   1        
I_type_JALR 1000  1        
R_type_ADD  323   1        
R_type_SUB  1355  1        
R_type_AND  22    1        
R_type_OR   19    1        


-------------------------------------------------------------------------------

Summary for Variable instruction_transition_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 8        2         6       75.00   


User Defined Bins for instruction_transition_cp


Uncovered bins

NAME             COUNT AT LEAST NUMBER 
load_after_store 0     1        1      
store_after_load 0     1        1      


Covered bins

NAME                 COUNT AT LEAST 
jump_sequences       2000  1        
load_after_compute   1     1        
branch_after_compute 1     1        
i_after_r            244   1        
r_after_i            247   1        
r_after_r            1472  1        


-------------------------------------------------------------------------------

Summary for Variable rs1_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 32       0         32      100.00  


User Defined Bins for rs1_cp


Bins

NAME             COUNT AT LEAST 
all_registers_00 224   1        
all_registers_01 225   1        
all_registers_02 246   1        
all_registers_03 184   1        
all_registers_04 233   1        
all_registers_05 222   1        
all_registers_06 237   1        
all_registers_07 214   1        
all_registers_08 234   1        
all_registers_09 203   1        
all_registers_0a 207   1        
all_registers_0b 196   1        
all_registers_0c 203   1        
all_registers_0d 207   1        
all_registers_0e 206   1        
all_registers_0f 208   1        
all_registers_10 238   1        
all_registers_11 223   1        
all_registers_12 199   1        
all_registers_13 211   1        
all_registers_14 1214  1        
all_registers_15 188   1        
all_registers_16 228   1        
all_registers_17 202   1        
all_registers_18 222   1        
all_registers_19 184   1        
all_registers_1a 194   1        
all_registers_1b 211   1        
all_registers_1c 216   1        
all_registers_1d 195   1        
all_registers_1e 162   1        
all_registers_1f 176   1        


-------------------------------------------------------------------------------

Summary for Variable rs2_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 32       0         32      100.00  


User Defined Bins for rs2_cp


Bins

NAME             COUNT AT LEAST 
all_registers_00 111   1        
all_registers_01 128   1        
all_registers_02 130   1        
all_registers_03 113   1        
all_registers_04 128   1        
all_registers_05 151   1        
all_registers_06 155   1        
all_registers_07 120   1        
all_registers_08 130   1        
all_registers_09 141   1        
all_registers_0a 142   1        
all_registers_0b 120   1        
all_registers_0c 114   1        
all_registers_0d 149   1        
all_registers_0e 139   1        
all_registers_0f 97    1        
all_registers_10 126   1        
all_registers_11 137   1        
all_registers_12 161   1        
all_registers_13 146   1        
all_registers_14 120   1        
all_registers_15 125   1        
all_registers_16 160   1        
all_registers_17 147   1        
all_registers_18 112   1        
all_registers_19 242   1        
all_registers_1a 131   1        
all_registers_1b 125   1        
all_registers_1c 134   1        
all_registers_1d 116   1        
all_registers_1e 122   1        
all_registers_1f 128   1        


-------------------------------------------------------------------------------

Summary for Variable rd_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 32       0         32      100.00  


User Defined Bins for rd_cp


Bins

NAME             COUNT AT LEAST 
all_registers_00 273   1        
all_registers_01 151   1        
all_registers_02 183   1        
all_registers_03 158   1        
all_registers_04 146   1        
all_registers_05 190   1        
all_registers_06 161   1        
all_registers_07 2175  1        
all_registers_08 197   1        
all_registers_09 181   1        
all_registers_0a 181   1        
all_registers_0b 183   1        
all_registers_0c 199   1        
all_registers_0d 195   1        
all_registers_0e 180   1        
all_registers_0f 151   1        
all_registers_10 207   1        
all_registers_11 172   1        
all_registers_12 186   1        
all_registers_13 162   1        
all_registers_14 187   1        
all_registers_15 185   1        
all_registers_16 177   1        
all_registers_17 170   1        
all_registers_18 175   1        
all_registers_19 167   1        
all_registers_1a 163   1        
all_registers_1b 165   1        
all_registers_1c 200   1        
all_registers_1d 162   1        
all_registers_1e 173   1        
all_registers_1f 157   1        


-------------------------------------------------------------------------------

Summary for Variable PC_max_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 3        1         2       66.67   


User Defined Bins for PC_max_cp


Uncovered bins

NAME         COUNT AT LEAST NUMBER 
wrap_arround 0     1        1      


Covered bins

NAME                   COUNT AT LEAST 
pc_boundary_0          19    1        
pc_boundary_4294967292 1     1        


-------------------------------------------------------------------------------

Summary for Variable I_imm_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 33       0         33      100.00  


User Defined Bins for I_imm_cp


Bins

NAME         COUNT AT LEAST 
neg[800:87f] 100   1        
neg[880:8ff] 132   1        
neg[900:97f] 117   1        
neg[980:9ff] 115   1        
neg[a00:a7f] 124   1        
neg[a80:aff] 115   1        
neg[b00:b7f] 125   1        
neg[b80:bff] 113   1        
neg[c00:c7f] 108   1        
neg[c80:cff] 124   1        
neg[d00:d7f] 116   1        
neg[d80:dff] 125   1        
neg[e00:e7f] 106   1        
neg[e80:eff] 4108  1        
neg[f00:f7f] 133   1        
neg[f80:fff] 112   1        
pos[001:07f] 119   1        
pos[080:0fe] 109   1        
pos[0ff:17d] 101   1        
pos[17e:1fc] 107   1        
pos[1fd:27b] 156   1        
pos[27c:2fa] 77    1        
pos[2fb:379] 91    1        
pos[37a:3f8] 84    1        
pos[3f9:477] 109   1        
pos[478:4f6] 97    1        
pos[4f7:575] 131   1        
pos[576:5f4] 115   1        
pos[5f5:673] 106   1        
pos[674:6f2] 107   1        
pos[6f3:771] 91    1        
pos[772:7ff] 126   1        
zero         113   1        


-------------------------------------------------------------------------------

Summary for Variable I_imm


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 64       0         64      100.00  


Automatically Generated Bins for I_imm


Bins

NAME            COUNT AT LEAST 
auto[0:63]      158   1        
auto[64:127]    74    1        
auto[128:191]   53    1        
auto[192:255]   56    1        
auto[256:319]   47    1        
auto[320:383]   60    1        
auto[384:447]   53    1        
auto[448:511]   54    1        
auto[512:575]   62    1        
auto[576:639]   90    1        
auto[640:703]   26    1        
auto[704:767]   59    1        
auto[768:831]   34    1        
auto[832:895]   51    1        
auto[896:959]   45    1        
auto[960:1023]  37    1        
auto[1024:1087] 52    1        
auto[1088:1151] 63    1        
auto[1152:1215] 44    1        
auto[1216:1279] 55    1        
auto[1280:1343] 59    1        
auto[1344:1407] 71    1        
auto[1408:1471] 51    1        
auto[1472:1535] 64    1        
auto[1536:1599] 62    1        
auto[1600:1663] 54    1        
auto[1664:1727] 50    1        
auto[1728:1791] 44    1        
auto[1792:1855] 58    1        
auto[1856:1919] 47    1        
auto[1920:1983] 68    1        
auto[1984:2047] 38    1        
auto[2048:2111] 42    1        
auto[2112:2175] 58    1        
auto[2176:2239] 90    1        
auto[2240:2303] 42    1        
auto[2304:2367] 43    1        
auto[2368:2431] 74    1        
auto[2432:2495] 39    1        
auto[2496:2559] 76    1        
auto[2560:2623] 69    1        
auto[2624:2687] 55    1        
auto[2688:2751] 62    1        
auto[2752:2815] 53    1        
auto[2816:2879] 72    1        
auto[2880:2943] 53    1        
auto[2944:3007] 60    1        
auto[3008:3071] 53    1        
auto[3072:3135] 49    1        
auto[3136:3199] 59    1        
auto[3200:3263] 76    1        
auto[3264:3327] 48    1        
auto[3328:3391] 49    1        
auto[3392:3455] 67    1        
auto[3456:3519] 64    1        
auto[3520:3583] 61    1        
auto[3584:3647] 49    1        
auto[3648:3711] 57    1        
auto[3712:3775] 44    1        
auto[3776:3839] 4064  1        
auto[3840:3903] 64    1        
auto[3904:3967] 69    1        
auto[3968:4031] 40    1        
auto[4032:4095] 72    1        


-------------------------------------------------------------------------------

Summary for Cross R_instr_src1_cross


Samples crossed: instruction_cp rs1_cp
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              289      59        230     79.58   59      
Automatically Generated Cross Bins 288      59        229     79.51   59      
User Defined Cross Bins            1        0         1       100.00          


Automatically Generated Cross Bins for R_instr_src1_cross


Uncovered bins

instruction_cp rs1_cp                                                                                                                                                                                                                                                                                                                                                                   COUNT AT LEAST NUMBER 
[S_type_SW]    [all_registers_03]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[S_type_SW]    [all_registers_1a]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[S_type_SW]    [all_registers_1d]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[J_type_JAL]   [all_registers_01 , all_registers_02 , all_registers_03 , all_registers_04 , all_registers_05 , all_registers_06 , all_registers_07 , all_registers_08 , all_registers_09 , all_registers_0a , all_registers_0b , all_registers_0c , all_registers_0d , all_registers_0e , all_registers_0f , all_registers_10 , all_registers_11 , all_registers_12 , all_registers_13] --    --       19     
[J_type_JAL]   [all_registers_15 , all_registers_16 , all_registers_17 , all_registers_18 , all_registers_19 , all_registers_1a , all_registers_1b , all_registers_1c , all_registers_1d , all_registers_1e , all_registers_1f]                                                                                                                                                         --    --       11     
[I_type_ANDI]  [all_registers_01]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[I_type_ANDI]  [all_registers_03]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[I_type_ANDI]  [all_registers_07]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[I_type_ANDI]  [all_registers_0a , all_registers_0b]                                                                                                                                                                                                                                                                                                                                    --    --       2      
[I_type_ANDI]  [all_registers_0d]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[I_type_ANDI]  [all_registers_19 , all_registers_1a]                                                                                                                                                                                                                                                                                                                                    --    --       2      
[I_type_ANDI]  [all_registers_1e]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[I_type_ORI]   [all_registers_01 , all_registers_02]                                                                                                                                                                                                                                                                                                                                    --    --       2      
[I_type_ORI]   [all_registers_07 , all_registers_08]                                                                                                                                                                                                                                                                                                                                    --    --       2      
[I_type_ORI]   [all_registers_0b]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[I_type_ORI]   [all_registers_0e , all_registers_0f , all_registers_10]                                                                                                                                                                                                                                                                                                                 --    --       3      
[I_type_ORI]   [all_registers_14]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[I_type_ORI]   [all_registers_16 , all_registers_17]                                                                                                                                                                                                                                                                                                                                    --    --       2      
[I_type_ORI]   [all_registers_19]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[I_type_ORI]   [all_registers_1b , all_registers_1c , all_registers_1d]                                                                                                                                                                                                                                                                                                                 --    --       3      
[I_type_LW]    [all_registers_06]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[I_type_LW]    [all_registers_17]                                                                                                                                                                                                                                                                                                                                                       0     1        1      


Covered bins

instruction_cp rs1_cp           COUNT AT LEAST 
B_type_BEQ     all_registers_00 32    1        
B_type_BEQ     all_registers_01 39    1        
B_type_BEQ     all_registers_02 28    1        
B_type_BEQ     all_registers_03 28    1        
B_type_BEQ     all_registers_04 36    1        
B_type_BEQ     all_registers_05 31    1        
B_type_BEQ     all_registers_06 38    1        
B_type_BEQ     all_registers_07 29    1        
B_type_BEQ     all_registers_08 35    1        
B_type_BEQ     all_registers_09 31    1        
B_type_BEQ     all_registers_0a 31    1        
B_type_BEQ     all_registers_0b 36    1        
B_type_BEQ     all_registers_0c 21    1        
B_type_BEQ     all_registers_0d 30    1        
B_type_BEQ     all_registers_0e 31    1        
B_type_BEQ     all_registers_0f 30    1        
B_type_BEQ     all_registers_10 35    1        
B_type_BEQ     all_registers_11 37    1        
B_type_BEQ     all_registers_12 29    1        
B_type_BEQ     all_registers_13 34    1        
B_type_BEQ     all_registers_14 34    1        
B_type_BEQ     all_registers_15 39    1        
B_type_BEQ     all_registers_16 28    1        
B_type_BEQ     all_registers_17 19    1        
B_type_BEQ     all_registers_18 37    1        
B_type_BEQ     all_registers_19 25    1        
B_type_BEQ     all_registers_1a 28    1        
B_type_BEQ     all_registers_1b 24    1        
B_type_BEQ     all_registers_1c 37    1        
B_type_BEQ     all_registers_1d 27    1        
B_type_BEQ     all_registers_1e 29    1        
B_type_BEQ     all_registers_1f 32    1        
B_type_BNE     all_registers_00 29    1        
B_type_BNE     all_registers_01 36    1        
B_type_BNE     all_registers_02 46    1        
B_type_BNE     all_registers_03 20    1        
B_type_BNE     all_registers_04 35    1        
B_type_BNE     all_registers_05 34    1        
B_type_BNE     all_registers_06 32    1        
B_type_BNE     all_registers_07 31    1        
B_type_BNE     all_registers_08 39    1        
B_type_BNE     all_registers_09 27    1        
B_type_BNE     all_registers_0a 40    1        
B_type_BNE     all_registers_0b 22    1        
B_type_BNE     all_registers_0c 26    1        
B_type_BNE     all_registers_0d 30    1        
B_type_BNE     all_registers_0e 26    1        
B_type_BNE     all_registers_0f 32    1        
B_type_BNE     all_registers_10 28    1        
B_type_BNE     all_registers_11 19    1        
B_type_BNE     all_registers_12 29    1        
B_type_BNE     all_registers_13 34    1        
B_type_BNE     all_registers_14 35    1        
B_type_BNE     all_registers_15 34    1        
B_type_BNE     all_registers_16 34    1        
B_type_BNE     all_registers_17 34    1        
B_type_BNE     all_registers_18 36    1        
B_type_BNE     all_registers_19 27    1        
B_type_BNE     all_registers_1a 34    1        
B_type_BNE     all_registers_1b 32    1        
B_type_BNE     all_registers_1c 35    1        
B_type_BNE     all_registers_1d 35    1        
B_type_BNE     all_registers_1e 26    1        
B_type_BNE     all_registers_1f 23    1        
S_type_SW      all_registers_00 2     1        
S_type_SW      all_registers_01 1     1        
S_type_SW      all_registers_02 2     1        
S_type_SW      all_registers_04 4     1        
S_type_SW      all_registers_05 7     1        
S_type_SW      all_registers_06 1     1        
S_type_SW      all_registers_07 4     1        
S_type_SW      all_registers_08 6     1        
S_type_SW      all_registers_09 3     1        
S_type_SW      all_registers_0a 8     1        
S_type_SW      all_registers_0b 1     1        
S_type_SW      all_registers_0c 5     1        
S_type_SW      all_registers_0d 1     1        
S_type_SW      all_registers_0e 8     1        
S_type_SW      all_registers_0f 3     1        
S_type_SW      all_registers_10 4     1        
S_type_SW      all_registers_11 6     1        
S_type_SW      all_registers_12 2     1        
S_type_SW      all_registers_13 1     1        
S_type_SW      all_registers_14 1     1        
S_type_SW      all_registers_15 3     1        
S_type_SW      all_registers_16 2     1        
S_type_SW      all_registers_17 3     1        
S_type_SW      all_registers_18 1     1        
S_type_SW      all_registers_19 5     1        
S_type_SW      all_registers_1b 3     1        
S_type_SW      all_registers_1c 8     1        
S_type_SW      all_registers_1e 3     1        
S_type_SW      all_registers_1f 2     1        
J_type_JAL     all_registers_00 1     1        
J_type_JAL     all_registers_14 1000  1        
I_type_ADDI    all_registers_00 64    1        
I_type_ADDI    all_registers_01 56    1        
I_type_ADDI    all_registers_02 82    1        
I_type_ADDI    all_registers_03 64    1        
I_type_ADDI    all_registers_04 62    1        
I_type_ADDI    all_registers_05 55    1        
I_type_ADDI    all_registers_06 65    1        
I_type_ADDI    all_registers_07 63    1        
I_type_ADDI    all_registers_08 53    1        
I_type_ADDI    all_registers_09 50    1        
I_type_ADDI    all_registers_0a 45    1        
I_type_ADDI    all_registers_0b 54    1        
I_type_ADDI    all_registers_0c 54    1        
I_type_ADDI    all_registers_0d 52    1        
I_type_ADDI    all_registers_0e 48    1        
I_type_ADDI    all_registers_0f 46    1        
I_type_ADDI    all_registers_10 70    1        
I_type_ADDI    all_registers_11 56    1        
I_type_ADDI    all_registers_12 33    1        
I_type_ADDI    all_registers_13 61    1        
I_type_ADDI    all_registers_14 61    1        
I_type_ADDI    all_registers_15 31    1        
I_type_ADDI    all_registers_16 67    1        
I_type_ADDI    all_registers_17 58    1        
I_type_ADDI    all_registers_18 63    1        
I_type_ADDI    all_registers_19 57    1        
I_type_ADDI    all_registers_1a 50    1        
I_type_ADDI    all_registers_1b 48    1        
I_type_ADDI    all_registers_1c 41    1        
I_type_ADDI    all_registers_1d 51    1        
I_type_ADDI    all_registers_1e 36    1        
I_type_ADDI    all_registers_1f 37    1        
I_type_ANDI    all_registers_00 2     1        
I_type_ANDI    all_registers_02 2     1        
I_type_ANDI    all_registers_04 1     1        
I_type_ANDI    all_registers_05 1     1        
I_type_ANDI    all_registers_06 1     1        
I_type_ANDI    all_registers_08 1     1        
I_type_ANDI    all_registers_09 1     1        
I_type_ANDI    all_registers_0c 1     1        
I_type_ANDI    all_registers_0e 1     1        
I_type_ANDI    all_registers_0f 1     1        
I_type_ANDI    all_registers_10 1     1        
I_type_ANDI    all_registers_11 1     1        
I_type_ANDI    all_registers_12 1     1        
I_type_ANDI    all_registers_13 3     1        
I_type_ANDI    all_registers_14 4     1        
I_type_ANDI    all_registers_15 1     1        
I_type_ANDI    all_registers_16 2     1        
I_type_ANDI    all_registers_17 1     1        
I_type_ANDI    all_registers_18 1     1        
I_type_ANDI    all_registers_1b 1     1        
I_type_ANDI    all_registers_1c 2     1        
I_type_ANDI    all_registers_1d 3     1        
I_type_ANDI    all_registers_1f 1     1        
I_type_ORI     all_registers_00 4     1        
I_type_ORI     all_registers_03 1     1        
I_type_ORI     all_registers_04 2     1        
I_type_ORI     all_registers_05 1     1        
I_type_ORI     all_registers_06 1     1        
I_type_ORI     all_registers_09 1     1        
I_type_ORI     all_registers_0a 2     1        
I_type_ORI     all_registers_0c 1     1        
I_type_ORI     all_registers_0d 2     1        
I_type_ORI     all_registers_11 3     1        
I_type_ORI     all_registers_12 1     1        
I_type_ORI     all_registers_13 1     1        
I_type_ORI     all_registers_15 1     1        
I_type_ORI     all_registers_18 1     1        
I_type_ORI     all_registers_1a 1     1        
I_type_ORI     all_registers_1e 1     1        
I_type_ORI     all_registers_1f 1     1        
I_type_LW      all_registers_00 3     1        
I_type_LW      all_registers_01 3     1        
I_type_LW      all_registers_02 5     1        
I_type_LW      all_registers_03 2     1        
I_type_LW      all_registers_04 4     1        
I_type_LW      all_registers_05 1     1        
I_type_LW      all_registers_07 5     1        
I_type_LW      all_registers_08 7     1        
I_type_LW      all_registers_09 3     1        
I_type_LW      all_registers_0a 3     1        
I_type_LW      all_registers_0b 1     1        
I_type_LW      all_registers_0c 3     1        
I_type_LW      all_registers_0d 3     1        
I_type_LW      all_registers_0e 5     1        
I_type_LW      all_registers_0f 3     1        
I_type_LW      all_registers_10 6     1        
I_type_LW      all_registers_11 5     1        
I_type_LW      all_registers_12 4     1        
I_type_LW      all_registers_13 1     1        
I_type_LW      all_registers_14 4     1        
I_type_LW      all_registers_15 3     1        
I_type_LW      all_registers_16 1     1        
I_type_LW      all_registers_18 6     1        
I_type_LW      all_registers_19 3     1        
I_type_LW      all_registers_1a 1     1        
I_type_LW      all_registers_1b 3     1        
I_type_LW      all_registers_1c 5     1        
I_type_LW      all_registers_1d 2     1        
I_type_LW      all_registers_1e 2     1        
I_type_LW      all_registers_1f 3     1        
I_type_JALR    all_registers_00 31    1        
I_type_JALR    all_registers_01 33    1        
I_type_JALR    all_registers_02 25    1        
I_type_JALR    all_registers_03 24    1        
I_type_JALR    all_registers_04 32    1        
I_type_JALR    all_registers_05 36    1        
I_type_JALR    all_registers_06 31    1        
I_type_JALR    all_registers_07 16    1        
I_type_JALR    all_registers_08 41    1        
I_type_JALR    all_registers_09 28    1        
I_type_JALR    all_registers_0a 29    1        
I_type_JALR    all_registers_0b 33    1        
I_type_JALR    all_registers_0c 33    1        
I_type_JALR    all_registers_0d 28    1        
I_type_JALR    all_registers_0e 32    1        
I_type_JALR    all_registers_0f 39    1        
I_type_JALR    all_registers_10 44    1        
I_type_JALR    all_registers_11 36    1        
I_type_JALR    all_registers_12 33    1        
I_type_JALR    all_registers_13 35    1        
I_type_JALR    all_registers_14 33    1        
I_type_JALR    all_registers_15 33    1        
I_type_JALR    all_registers_16 35    1        
I_type_JALR    all_registers_17 27    1        
I_type_JALR    all_registers_18 25    1        
I_type_JALR    all_registers_19 25    1        
I_type_JALR    all_registers_1a 31    1        
I_type_JALR    all_registers_1b 38    1        
I_type_JALR    all_registers_1c 33    1        
I_type_JALR    all_registers_1d 32    1        
I_type_JALR    all_registers_1e 22    1        
I_type_JALR    all_registers_1f 27    1        


User Defined Cross Bins for R_instr_src1_cross


Bins

NAME        COUNT AT LEAST 
r_type_src1 1719  1        


-------------------------------------------------------------------------------

Summary for Cross R_instr_src2_cross


Samples crossed: instruction_cp rs2_cp
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              289      135       154     53.29   135     
Automatically Generated Cross Bins 288      135       153     53.12   135     
User Defined Cross Bins            1        0         1       100.00          


Automatically Generated Cross Bins for R_instr_src2_cross


Element holes

instruction_cp rs2_cp COUNT AT LEAST NUMBER 
[J_type_JAL]   *      --    --       32     
[I_type_JALR]  *      --    --       32     


Uncovered bins

instruction_cp rs2_cp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     COUNT AT LEAST NUMBER 
[S_type_SW]    [all_registers_02 , all_registers_03]                                                                                                                                                                                                                                                                                                                                                                                                                                                      --    --       2      
[S_type_SW]    [all_registers_1b]                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0     1        1      
[I_type_ANDI]  [all_registers_02]                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0     1        1      
[I_type_ANDI]  [all_registers_04]                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0     1        1      
[I_type_ANDI]  [all_registers_06 , all_registers_07]                                                                                                                                                                                                                                                                                                                                                                                                                                                      --    --       2      
[I_type_ANDI]  [all_registers_09 , all_registers_0a]                                                                                                                                                                                                                                                                                                                                                                                                                                                      --    --       2      
[I_type_ANDI]  [all_registers_0e , all_registers_0f]                                                                                                                                                                                                                                                                                                                                                                                                                                                      --    --       2      
[I_type_ANDI]  [all_registers_11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0     1        1      
[I_type_ANDI]  [all_registers_14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0     1        1      
[I_type_ANDI]  [all_registers_18 , all_registers_19 , all_registers_1a]                                                                                                                                                                                                                                                                                                                                                                                                                                   --    --       3      
[I_type_ANDI]  [all_registers_1d , all_registers_1e , all_registers_1f]                                                                                                                                                                                                                                                                                                                                                                                                                                   --    --       3      
[I_type_ORI]   [all_registers_00]                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0     1        1      
[I_type_ORI]   [all_registers_02 , all_registers_03]                                                                                                                                                                                                                                                                                                                                                                                                                                                      --    --       2      
[I_type_ORI]   [all_registers_06 , all_registers_07]                                                                                                                                                                                                                                                                                                                                                                                                                                                      --    --       2      
[I_type_ORI]   [all_registers_09 , all_registers_0a , all_registers_0b]                                                                                                                                                                                                                                                                                                                                                                                                                                   --    --       3      
[I_type_ORI]   [all_registers_0e , all_registers_0f , all_registers_10 , all_registers_11]                                                                                                                                                                                                                                                                                                                                                                                                                --    --       4      
[I_type_ORI]   [all_registers_13 , all_registers_14 , all_registers_15]                                                                                                                                                                                                                                                                                                                                                                                                                                   --    --       3      
[I_type_ORI]   [all_registers_18 , all_registers_19]                                                                                                                                                                                                                                                                                                                                                                                                                                                      --    --       2      
[I_type_ORI]   [all_registers_1b , all_registers_1c , all_registers_1d]                                                                                                                                                                                                                                                                                                                                                                                                                                   --    --       3      
[I_type_ORI]   [all_registers_1f]                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0     1        1      
[I_type_LW]    [all_registers_00 , all_registers_01 , all_registers_02 , all_registers_03 , all_registers_04 , all_registers_05 , all_registers_06 , all_registers_07 , all_registers_08 , all_registers_09 , all_registers_0a , all_registers_0b , all_registers_0c , all_registers_0d , all_registers_0e , all_registers_0f , all_registers_10 , all_registers_11 , all_registers_12 , all_registers_13 , all_registers_14 , all_registers_15 , all_registers_16 , all_registers_17 , all_registers_18] --    --       25     
[I_type_LW]    [all_registers_1a , all_registers_1b , all_registers_1c , all_registers_1d , all_registers_1e , all_registers_1f]                                                                                                                                                                                                                                                                                                                                                                          --    --       6      


Covered bins

instruction_cp rs2_cp           COUNT AT LEAST 
B_type_BEQ     all_registers_00 25    1        
B_type_BEQ     all_registers_01 27    1        
B_type_BEQ     all_registers_02 35    1        
B_type_BEQ     all_registers_03 27    1        
B_type_BEQ     all_registers_04 25    1        
B_type_BEQ     all_registers_05 31    1        
B_type_BEQ     all_registers_06 47    1        
B_type_BEQ     all_registers_07 27    1        
B_type_BEQ     all_registers_08 29    1        
B_type_BEQ     all_registers_09 35    1        
B_type_BEQ     all_registers_0a 28    1        
B_type_BEQ     all_registers_0b 34    1        
B_type_BEQ     all_registers_0c 28    1        
B_type_BEQ     all_registers_0d 28    1        
B_type_BEQ     all_registers_0e 47    1        
B_type_BEQ     all_registers_0f 19    1        
B_type_BEQ     all_registers_10 33    1        
B_type_BEQ     all_registers_11 37    1        
B_type_BEQ     all_registers_12 41    1        
B_type_BEQ     all_registers_13 29    1        
B_type_BEQ     all_registers_14 33    1        
B_type_BEQ     all_registers_15 32    1        
B_type_BEQ     all_registers_16 36    1        
B_type_BEQ     all_registers_17 30    1        
B_type_BEQ     all_registers_18 24    1        
B_type_BEQ     all_registers_19 35    1        
B_type_BEQ     all_registers_1a 25    1        
B_type_BEQ     all_registers_1b 26    1        
B_type_BEQ     all_registers_1c 39    1        
B_type_BEQ     all_registers_1d 32    1        
B_type_BEQ     all_registers_1e 24    1        
B_type_BEQ     all_registers_1f 32    1        
B_type_BNE     all_registers_00 27    1        
B_type_BNE     all_registers_01 36    1        
B_type_BNE     all_registers_02 24    1        
B_type_BNE     all_registers_03 28    1        
B_type_BNE     all_registers_04 21    1        
B_type_BNE     all_registers_05 36    1        
B_type_BNE     all_registers_06 34    1        
B_type_BNE     all_registers_07 39    1        
B_type_BNE     all_registers_08 31    1        
B_type_BNE     all_registers_09 33    1        
B_type_BNE     all_registers_0a 37    1        
B_type_BNE     all_registers_0b 31    1        
B_type_BNE     all_registers_0c 27    1        
B_type_BNE     all_registers_0d 33    1        
B_type_BNE     all_registers_0e 29    1        
B_type_BNE     all_registers_0f 32    1        
B_type_BNE     all_registers_10 26    1        
B_type_BNE     all_registers_11 25    1        
B_type_BNE     all_registers_12 43    1        
B_type_BNE     all_registers_13 33    1        
B_type_BNE     all_registers_14 28    1        
B_type_BNE     all_registers_15 26    1        
B_type_BNE     all_registers_16 36    1        
B_type_BNE     all_registers_17 37    1        
B_type_BNE     all_registers_18 25    1        
B_type_BNE     all_registers_19 27    1        
B_type_BNE     all_registers_1a 31    1        
B_type_BNE     all_registers_1b 33    1        
B_type_BNE     all_registers_1c 36    1        
B_type_BNE     all_registers_1d 31    1        
B_type_BNE     all_registers_1e 32    1        
B_type_BNE     all_registers_1f 33    1        
S_type_SW      all_registers_00 3     1        
S_type_SW      all_registers_01 4     1        
S_type_SW      all_registers_04 6     1        
S_type_SW      all_registers_05 5     1        
S_type_SW      all_registers_06 3     1        
S_type_SW      all_registers_07 3     1        
S_type_SW      all_registers_08 2     1        
S_type_SW      all_registers_09 2     1        
S_type_SW      all_registers_0a 8     1        
S_type_SW      all_registers_0b 3     1        
S_type_SW      all_registers_0c 5     1        
S_type_SW      all_registers_0d 2     1        
S_type_SW      all_registers_0e 5     1        
S_type_SW      all_registers_0f 4     1        
S_type_SW      all_registers_10 3     1        
S_type_SW      all_registers_11 1     1        
S_type_SW      all_registers_12 7     1        
S_type_SW      all_registers_13 3     1        
S_type_SW      all_registers_14 6     1        
S_type_SW      all_registers_15 1     1        
S_type_SW      all_registers_16 1     1        
S_type_SW      all_registers_17 2     1        
S_type_SW      all_registers_18 3     1        
S_type_SW      all_registers_19 5     1        
S_type_SW      all_registers_1a 5     1        
S_type_SW      all_registers_1c 4     1        
S_type_SW      all_registers_1d 2     1        
S_type_SW      all_registers_1e 1     1        
S_type_SW      all_registers_1f 1     1        
I_type_ADDI    all_registers_00 8     1        
I_type_ADDI    all_registers_01 6     1        
I_type_ADDI    all_registers_02 17    1        
I_type_ADDI    all_registers_03 2     1        
I_type_ADDI    all_registers_04 13    1        
I_type_ADDI    all_registers_05 13    1        
I_type_ADDI    all_registers_06 14    1        
I_type_ADDI    all_registers_07 5     1        
I_type_ADDI    all_registers_08 12    1        
I_type_ADDI    all_registers_09 20    1        
I_type_ADDI    all_registers_0a 13    1        
I_type_ADDI    all_registers_0b 3     1        
I_type_ADDI    all_registers_0c 3     1        
I_type_ADDI    all_registers_0d 19    1        
I_type_ADDI    all_registers_0e 7     1        
I_type_ADDI    all_registers_0f 5     1        
I_type_ADDI    all_registers_10 10    1        
I_type_ADDI    all_registers_11 13    1        
I_type_ADDI    all_registers_12 14    1        
I_type_ADDI    all_registers_13 20    1        
I_type_ADDI    all_registers_14 4     1        
I_type_ADDI    all_registers_15 12    1        
I_type_ADDI    all_registers_16 15    1        
I_type_ADDI    all_registers_17 11    1        
I_type_ADDI    all_registers_18 10    1        
I_type_ADDI    all_registers_19 14    1        
I_type_ADDI    all_registers_1a 6     1        
I_type_ADDI    all_registers_1b 8     1        
I_type_ADDI    all_registers_1c 6     1        
I_type_ADDI    all_registers_1d 4     1        
I_type_ADDI    all_registers_1e 7     1        
I_type_ADDI    all_registers_1f 9     1        
I_type_ANDI    all_registers_00 2     1        
I_type_ANDI    all_registers_01 3     1        
I_type_ANDI    all_registers_03 2     1        
I_type_ANDI    all_registers_05 3     1        
I_type_ANDI    all_registers_08 2     1        
I_type_ANDI    all_registers_0b 1     1        
I_type_ANDI    all_registers_0c 1     1        
I_type_ANDI    all_registers_0d 4     1        
I_type_ANDI    all_registers_10 2     1        
I_type_ANDI    all_registers_12 2     1        
I_type_ANDI    all_registers_13 1     1        
I_type_ANDI    all_registers_15 1     1        
I_type_ANDI    all_registers_16 2     1        
I_type_ANDI    all_registers_17 3     1        
I_type_ANDI    all_registers_1b 3     1        
I_type_ANDI    all_registers_1c 1     1        
I_type_ORI     all_registers_01 4     1        
I_type_ORI     all_registers_04 1     1        
I_type_ORI     all_registers_05 3     1        
I_type_ORI     all_registers_08 4     1        
I_type_ORI     all_registers_0c 1     1        
I_type_ORI     all_registers_0d 1     1        
I_type_ORI     all_registers_12 2     1        
I_type_ORI     all_registers_16 2     1        
I_type_ORI     all_registers_17 4     1        
I_type_ORI     all_registers_1a 1     1        
I_type_ORI     all_registers_1e 2     1        
I_type_LW      all_registers_19 100   1        


User Defined Cross Bins for R_instr_src2_cross


Bins

NAME        COUNT AT LEAST 
r_type_src2 1719  1        


-------------------------------------------------------------------------------

Summary for Cross R_instr_dst_cross


Samples crossed: instruction_cp rd_cp
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              289      123       166     57.44   123     
Automatically Generated Cross Bins 288      123       165     57.29   123     
User Defined Cross Bins            1        0         1       100.00          


Automatically Generated Cross Bins for R_instr_dst_cross


Uncovered bins

instruction_cp            rd_cp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        COUNT AT LEAST NUMBER 
[B_type_BEQ , B_type_BNE] [all_registers_00 , all_registers_01 , all_registers_02 , all_registers_03 , all_registers_04 , all_registers_05 , all_registers_06]                                                                                                                                                                                                                                                                                                                                                                                                                                                                         --    --       14     
[B_type_BEQ , B_type_BNE] [all_registers_08 , all_registers_09 , all_registers_0a , all_registers_0b , all_registers_0c , all_registers_0d , all_registers_0e , all_registers_0f , all_registers_10 , all_registers_11 , all_registers_12 , all_registers_13 , all_registers_14 , all_registers_15 , all_registers_16 , all_registers_17 , all_registers_18 , all_registers_19 , all_registers_1a , all_registers_1b , all_registers_1c , all_registers_1d , all_registers_1e , all_registers_1f]                                                                                                                                      --    --       48     
[S_type_SW]               [all_registers_01 , all_registers_02 , all_registers_03 , all_registers_04 , all_registers_05 , all_registers_06 , all_registers_07 , all_registers_08 , all_registers_09 , all_registers_0a , all_registers_0b , all_registers_0c , all_registers_0d , all_registers_0e , all_registers_0f , all_registers_10 , all_registers_11 , all_registers_12 , all_registers_13 , all_registers_14 , all_registers_15 , all_registers_16 , all_registers_17 , all_registers_18 , all_registers_19 , all_registers_1a , all_registers_1b , all_registers_1c , all_registers_1d , all_registers_1e , all_registers_1f] --    --       31     
[I_type_ANDI]             [all_registers_03]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0     1        1      
[I_type_ANDI]             [all_registers_08]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0     1        1      
[I_type_ANDI]             [all_registers_0a]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0     1        1      
[I_type_ANDI]             [all_registers_0c]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0     1        1      
[I_type_ANDI]             [all_registers_11 , all_registers_12 , all_registers_13 , all_registers_14 , all_registers_15 , all_registers_16 , all_registers_17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                         --    --       7      
[I_type_ANDI]             [all_registers_19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0     1        1      
[I_type_ANDI]             [all_registers_1e]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0     1        1      
[I_type_ORI]              [all_registers_01]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0     1        1      
[I_type_ORI]              [all_registers_03 , all_registers_04]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        --    --       2      
[I_type_ORI]              [all_registers_06]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0     1        1      
[I_type_ORI]              [all_registers_08 , all_registers_09]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        --    --       2      
[I_type_ORI]              [all_registers_0b , all_registers_0c , all_registers_0d , all_registers_0e , all_registers_0f]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               --    --       5      
[I_type_ORI]              [all_registers_19 , all_registers_1a]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        --    --       2      
[I_type_ORI]              [all_registers_1c]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0     1        1      
[I_type_ORI]              [all_registers_1f]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0     1        1      
[I_type_LW]               [all_registers_06]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0     1        1      
[I_type_LW]               [all_registers_0d]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0     1        1      


Covered bins

instruction_cp rd_cp            COUNT AT LEAST 
B_type_BEQ     all_registers_07 1000  1        
B_type_BNE     all_registers_07 1000  1        
S_type_SW      all_registers_00 100   1        
J_type_JAL     all_registers_00 28    1        
J_type_JAL     all_registers_01 24    1        
J_type_JAL     all_registers_02 40    1        
J_type_JAL     all_registers_03 32    1        
J_type_JAL     all_registers_04 23    1        
J_type_JAL     all_registers_05 22    1        
J_type_JAL     all_registers_06 26    1        
J_type_JAL     all_registers_07 34    1        
J_type_JAL     all_registers_08 36    1        
J_type_JAL     all_registers_09 36    1        
J_type_JAL     all_registers_0a 34    1        
J_type_JAL     all_registers_0b 27    1        
J_type_JAL     all_registers_0c 35    1        
J_type_JAL     all_registers_0d 31    1        
J_type_JAL     all_registers_0e 27    1        
J_type_JAL     all_registers_0f 33    1        
J_type_JAL     all_registers_10 38    1        
J_type_JAL     all_registers_11 33    1        
J_type_JAL     all_registers_12 29    1        
J_type_JAL     all_registers_13 33    1        
J_type_JAL     all_registers_14 33    1        
J_type_JAL     all_registers_15 29    1        
J_type_JAL     all_registers_16 42    1        
J_type_JAL     all_registers_17 30    1        
J_type_JAL     all_registers_18 37    1        
J_type_JAL     all_registers_19 29    1        
J_type_JAL     all_registers_1a 27    1        
J_type_JAL     all_registers_1b 31    1        
J_type_JAL     all_registers_1c 36    1        
J_type_JAL     all_registers_1d 41    1        
J_type_JAL     all_registers_1e 30    1        
J_type_JAL     all_registers_1f 15    1        
I_type_ADDI    all_registers_00 54    1        
I_type_ADDI    all_registers_01 28    1        
I_type_ADDI    all_registers_02 53    1        
I_type_ADDI    all_registers_03 44    1        
I_type_ADDI    all_registers_04 47    1        
I_type_ADDI    all_registers_05 69    1        
I_type_ADDI    all_registers_06 42    1        
I_type_ADDI    all_registers_07 63    1        
I_type_ADDI    all_registers_08 57    1        
I_type_ADDI    all_registers_09 60    1        
I_type_ADDI    all_registers_0a 63    1        
I_type_ADDI    all_registers_0b 61    1        
I_type_ADDI    all_registers_0c 55    1        
I_type_ADDI    all_registers_0d 71    1        
I_type_ADDI    all_registers_0e 59    1        
I_type_ADDI    all_registers_0f 43    1        
I_type_ADDI    all_registers_10 58    1        
I_type_ADDI    all_registers_11 42    1        
I_type_ADDI    all_registers_12 58    1        
I_type_ADDI    all_registers_13 55    1        
I_type_ADDI    all_registers_14 75    1        
I_type_ADDI    all_registers_15 63    1        
I_type_ADDI    all_registers_16 47    1        
I_type_ADDI    all_registers_17 43    1        
I_type_ADDI    all_registers_18 48    1        
I_type_ADDI    all_registers_19 66    1        
I_type_ADDI    all_registers_1a 53    1        
I_type_ADDI    all_registers_1b 34    1        
I_type_ADDI    all_registers_1c 71    1        
I_type_ADDI    all_registers_1d 47    1        
I_type_ADDI    all_registers_1e 54    1        
I_type_ADDI    all_registers_1f 50    1        
I_type_ANDI    all_registers_00 1     1        
I_type_ANDI    all_registers_01 1     1        
I_type_ANDI    all_registers_02 1     1        
I_type_ANDI    all_registers_04 2     1        
I_type_ANDI    all_registers_05 4     1        
I_type_ANDI    all_registers_06 1     1        
I_type_ANDI    all_registers_07 3     1        
I_type_ANDI    all_registers_09 1     1        
I_type_ANDI    all_registers_0b 2     1        
I_type_ANDI    all_registers_0d 1     1        
I_type_ANDI    all_registers_0e 1     1        
I_type_ANDI    all_registers_0f 2     1        
I_type_ANDI    all_registers_10 1     1        
I_type_ANDI    all_registers_18 1     1        
I_type_ANDI    all_registers_1a 3     1        
I_type_ANDI    all_registers_1b 2     1        
I_type_ANDI    all_registers_1c 3     1        
I_type_ANDI    all_registers_1d 3     1        
I_type_ANDI    all_registers_1f 1     1        
I_type_ORI     all_registers_00 3     1        
I_type_ORI     all_registers_02 1     1        
I_type_ORI     all_registers_05 2     1        
I_type_ORI     all_registers_07 2     1        
I_type_ORI     all_registers_0a 1     1        
I_type_ORI     all_registers_10 4     1        
I_type_ORI     all_registers_11 2     1        
I_type_ORI     all_registers_12 1     1        
I_type_ORI     all_registers_13 1     1        
I_type_ORI     all_registers_14 1     1        
I_type_ORI     all_registers_15 1     1        
I_type_ORI     all_registers_16 1     1        
I_type_ORI     all_registers_17 1     1        
I_type_ORI     all_registers_18 1     1        
I_type_ORI     all_registers_1b 1     1        
I_type_ORI     all_registers_1d 1     1        
I_type_ORI     all_registers_1e 1     1        
I_type_LW      all_registers_00 1     1        
I_type_LW      all_registers_01 2     1        
I_type_LW      all_registers_02 3     1        
I_type_LW      all_registers_03 4     1        
I_type_LW      all_registers_04 2     1        
I_type_LW      all_registers_05 4     1        
I_type_LW      all_registers_07 7     1        
I_type_LW      all_registers_08 3     1        
I_type_LW      all_registers_09 3     1        
I_type_LW      all_registers_0a 1     1        
I_type_LW      all_registers_0b 5     1        
I_type_LW      all_registers_0c 2     1        
I_type_LW      all_registers_0e 5     1        
I_type_LW      all_registers_0f 1     1        
I_type_LW      all_registers_10 2     1        
I_type_LW      all_registers_11 3     1        
I_type_LW      all_registers_12 2     1        
I_type_LW      all_registers_13 3     1        
I_type_LW      all_registers_14 5     1        
I_type_LW      all_registers_15 5     1        
I_type_LW      all_registers_16 3     1        
I_type_LW      all_registers_17 7     1        
I_type_LW      all_registers_18 2     1        
I_type_LW      all_registers_19 1     1        
I_type_LW      all_registers_1a 5     1        
I_type_LW      all_registers_1b 3     1        
I_type_LW      all_registers_1c 2     1        
I_type_LW      all_registers_1d 6     1        
I_type_LW      all_registers_1e 4     1        
I_type_LW      all_registers_1f 4     1        
I_type_JALR    all_registers_00 25    1        
I_type_JALR    all_registers_01 36    1        
I_type_JALR    all_registers_02 26    1        
I_type_JALR    all_registers_03 35    1        
I_type_JALR    all_registers_04 21    1        
I_type_JALR    all_registers_05 36    1        
I_type_JALR    all_registers_06 33    1        
I_type_JALR    all_registers_07 26    1        
I_type_JALR    all_registers_08 25    1        
I_type_JALR    all_registers_09 29    1        
I_type_JALR    all_registers_0a 26    1        
I_type_JALR    all_registers_0b 38    1        
I_type_JALR    all_registers_0c 36    1        
I_type_JALR    all_registers_0d 43    1        
I_type_JALR    all_registers_0e 35    1        
I_type_JALR    all_registers_0f 31    1        
I_type_JALR    all_registers_10 38    1        
I_type_JALR    all_registers_11 35    1        
I_type_JALR    all_registers_12 40    1        
I_type_JALR    all_registers_13 28    1        
I_type_JALR    all_registers_14 30    1        
I_type_JALR    all_registers_15 26    1        
I_type_JALR    all_registers_16 29    1        
I_type_JALR    all_registers_17 31    1        
I_type_JALR    all_registers_18 28    1        
I_type_JALR    all_registers_19 36    1        
I_type_JALR    all_registers_1a 28    1        
I_type_JALR    all_registers_1b 34    1        
I_type_JALR    all_registers_1c 32    1        
I_type_JALR    all_registers_1d 25    1        
I_type_JALR    all_registers_1e 26    1        
I_type_JALR    all_registers_1f 33    1        


User Defined Cross Bins for R_instr_dst_cross


Bins

NAME      COUNT AT LEAST 
r_type_rd 1719  1        


-------------------------------------------------------------------------------

Summary for Cross I_instr_src1_cross


Samples crossed: instruction_cp rs1_cp
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              257      64        193     75.10   64      
Automatically Generated Cross Bins 256      64        192     75.00   64      
User Defined Cross Bins            1        0         1       100.00          


Automatically Generated Cross Bins for I_instr_src1_cross


Uncovered bins

instruction_cp rs1_cp                                                                                                                                                                                                                                                                                                                                                                   COUNT AT LEAST NUMBER 
[S_type_SW]    [all_registers_03]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[S_type_SW]    [all_registers_1a]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[S_type_SW]    [all_registers_1d]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[J_type_JAL]   [all_registers_01 , all_registers_02 , all_registers_03 , all_registers_04 , all_registers_05 , all_registers_06 , all_registers_07 , all_registers_08 , all_registers_09 , all_registers_0a , all_registers_0b , all_registers_0c , all_registers_0d , all_registers_0e , all_registers_0f , all_registers_10 , all_registers_11 , all_registers_12 , all_registers_13] --    --       19     
[J_type_JAL]   [all_registers_15 , all_registers_16 , all_registers_17 , all_registers_18 , all_registers_19 , all_registers_1a , all_registers_1b , all_registers_1c , all_registers_1d , all_registers_1e , all_registers_1f]                                                                                                                                                         --    --       11     
[R_type_AND]   [all_registers_01]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[R_type_AND]   [all_registers_03]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[R_type_AND]   [all_registers_05 , all_registers_06]                                                                                                                                                                                                                                                                                                                                    --    --       2      
[R_type_AND]   [all_registers_0a , all_registers_0b , all_registers_0c , all_registers_0d , all_registers_0e , all_registers_0f]                                                                                                                                                                                                                                                        --    --       6      
[R_type_AND]   [all_registers_15]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[R_type_AND]   [all_registers_17]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[R_type_AND]   [all_registers_19]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[R_type_AND]   [all_registers_1b]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[R_type_AND]   [all_registers_1d]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[R_type_OR]    [all_registers_01 , all_registers_02]                                                                                                                                                                                                                                                                                                                                    --    --       2      
[R_type_OR]    [all_registers_05 , all_registers_06 , all_registers_07 , all_registers_08]                                                                                                                                                                                                                                                                                              --    --       4      
[R_type_OR]    [all_registers_0c , all_registers_0d]                                                                                                                                                                                                                                                                                                                                    --    --       2      
[R_type_OR]    [all_registers_10]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[R_type_OR]    [all_registers_13]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[R_type_OR]    [all_registers_15]                                                                                                                                                                                                                                                                                                                                                       0     1        1      
[R_type_OR]    [all_registers_1a , all_registers_1b , all_registers_1c]                                                                                                                                                                                                                                                                                                                 --    --       3      
[R_type_OR]    [all_registers_1e , all_registers_1f]                                                                                                                                                                                                                                                                                                                                    --    --       2      


Covered bins

instruction_cp rs1_cp           COUNT AT LEAST 
B_type_BEQ     all_registers_00 32    1        
B_type_BEQ     all_registers_01 39    1        
B_type_BEQ     all_registers_02 28    1        
B_type_BEQ     all_registers_03 28    1        
B_type_BEQ     all_registers_04 36    1        
B_type_BEQ     all_registers_05 31    1        
B_type_BEQ     all_registers_06 38    1        
B_type_BEQ     all_registers_07 29    1        
B_type_BEQ     all_registers_08 35    1        
B_type_BEQ     all_registers_09 31    1        
B_type_BEQ     all_registers_0a 31    1        
B_type_BEQ     all_registers_0b 36    1        
B_type_BEQ     all_registers_0c 21    1        
B_type_BEQ     all_registers_0d 30    1        
B_type_BEQ     all_registers_0e 31    1        
B_type_BEQ     all_registers_0f 30    1        
B_type_BEQ     all_registers_10 35    1        
B_type_BEQ     all_registers_11 37    1        
B_type_BEQ     all_registers_12 29    1        
B_type_BEQ     all_registers_13 34    1        
B_type_BEQ     all_registers_14 34    1        
B_type_BEQ     all_registers_15 39    1        
B_type_BEQ     all_registers_16 28    1        
B_type_BEQ     all_registers_17 19    1        
B_type_BEQ     all_registers_18 37    1        
B_type_BEQ     all_registers_19 25    1        
B_type_BEQ     all_registers_1a 28    1        
B_type_BEQ     all_registers_1b 24    1        
B_type_BEQ     all_registers_1c 37    1        
B_type_BEQ     all_registers_1d 27    1        
B_type_BEQ     all_registers_1e 29    1        
B_type_BEQ     all_registers_1f 32    1        
B_type_BNE     all_registers_00 29    1        
B_type_BNE     all_registers_01 36    1        
B_type_BNE     all_registers_02 46    1        
B_type_BNE     all_registers_03 20    1        
B_type_BNE     all_registers_04 35    1        
B_type_BNE     all_registers_05 34    1        
B_type_BNE     all_registers_06 32    1        
B_type_BNE     all_registers_07 31    1        
B_type_BNE     all_registers_08 39    1        
B_type_BNE     all_registers_09 27    1        
B_type_BNE     all_registers_0a 40    1        
B_type_BNE     all_registers_0b 22    1        
B_type_BNE     all_registers_0c 26    1        
B_type_BNE     all_registers_0d 30    1        
B_type_BNE     all_registers_0e 26    1        
B_type_BNE     all_registers_0f 32    1        
B_type_BNE     all_registers_10 28    1        
B_type_BNE     all_registers_11 19    1        
B_type_BNE     all_registers_12 29    1        
B_type_BNE     all_registers_13 34    1        
B_type_BNE     all_registers_14 35    1        
B_type_BNE     all_registers_15 34    1        
B_type_BNE     all_registers_16 34    1        
B_type_BNE     all_registers_17 34    1        
B_type_BNE     all_registers_18 36    1        
B_type_BNE     all_registers_19 27    1        
B_type_BNE     all_registers_1a 34    1        
B_type_BNE     all_registers_1b 32    1        
B_type_BNE     all_registers_1c 35    1        
B_type_BNE     all_registers_1d 35    1        
B_type_BNE     all_registers_1e 26    1        
B_type_BNE     all_registers_1f 23    1        
S_type_SW      all_registers_00 2     1        
S_type_SW      all_registers_01 1     1        
S_type_SW      all_registers_02 2     1        
S_type_SW      all_registers_04 4     1        
S_type_SW      all_registers_05 7     1        
S_type_SW      all_registers_06 1     1        
S_type_SW      all_registers_07 4     1        
S_type_SW      all_registers_08 6     1        
S_type_SW      all_registers_09 3     1        
S_type_SW      all_registers_0a 8     1        
S_type_SW      all_registers_0b 1     1        
S_type_SW      all_registers_0c 5     1        
S_type_SW      all_registers_0d 1     1        
S_type_SW      all_registers_0e 8     1        
S_type_SW      all_registers_0f 3     1        
S_type_SW      all_registers_10 4     1        
S_type_SW      all_registers_11 6     1        
S_type_SW      all_registers_12 2     1        
S_type_SW      all_registers_13 1     1        
S_type_SW      all_registers_14 1     1        
S_type_SW      all_registers_15 3     1        
S_type_SW      all_registers_16 2     1        
S_type_SW      all_registers_17 3     1        
S_type_SW      all_registers_18 1     1        
S_type_SW      all_registers_19 5     1        
S_type_SW      all_registers_1b 3     1        
S_type_SW      all_registers_1c 8     1        
S_type_SW      all_registers_1e 3     1        
S_type_SW      all_registers_1f 2     1        
J_type_JAL     all_registers_00 1     1        
J_type_JAL     all_registers_14 1000  1        
R_type_ADD     all_registers_00 12    1        
R_type_ADD     all_registers_01 9     1        
R_type_ADD     all_registers_02 5     1        
R_type_ADD     all_registers_03 13    1        
R_type_ADD     all_registers_04 7     1        
R_type_ADD     all_registers_05 12    1        
R_type_ADD     all_registers_06 11    1        
R_type_ADD     all_registers_07 12    1        
R_type_ADD     all_registers_08 11    1        
R_type_ADD     all_registers_09 14    1        
R_type_ADD     all_registers_0a 8     1        
R_type_ADD     all_registers_0b 9     1        
R_type_ADD     all_registers_0c 10    1        
R_type_ADD     all_registers_0d 12    1        
R_type_ADD     all_registers_0e 8     1        
R_type_ADD     all_registers_0f 15    1        
R_type_ADD     all_registers_10 10    1        
R_type_ADD     all_registers_11 7     1        
R_type_ADD     all_registers_12 15    1        
R_type_ADD     all_registers_13 7     1        
R_type_ADD     all_registers_14 10    1        
R_type_ADD     all_registers_15 6     1        
R_type_ADD     all_registers_16 12    1        
R_type_ADD     all_registers_17 17    1        
R_type_ADD     all_registers_18 9     1        
R_type_ADD     all_registers_19 3     1        
R_type_ADD     all_registers_1a 11    1        
R_type_ADD     all_registers_1b 9     1        
R_type_ADD     all_registers_1c 9     1        
R_type_ADD     all_registers_1d 6     1        
R_type_ADD     all_registers_1e 11    1        
R_type_ADD     all_registers_1f 13    1        
R_type_SUB     all_registers_00 41    1        
R_type_SUB     all_registers_01 48    1        
R_type_SUB     all_registers_02 50    1        
R_type_SUB     all_registers_03 31    1        
R_type_SUB     all_registers_04 47    1        
R_type_SUB     all_registers_05 44    1        
R_type_SUB     all_registers_06 57    1        
R_type_SUB     all_registers_07 53    1        
R_type_SUB     all_registers_08 39    1        
R_type_SUB     all_registers_09 43    1        
R_type_SUB     all_registers_0a 40    1        
R_type_SUB     all_registers_0b 39    1        
R_type_SUB     all_registers_0c 49    1        
R_type_SUB     all_registers_0d 49    1        
R_type_SUB     all_registers_0e 46    1        
R_type_SUB     all_registers_0f 38    1        
R_type_SUB     all_registers_10 38    1        
R_type_SUB     all_registers_11 50    1        
R_type_SUB     all_registers_12 50    1        
R_type_SUB     all_registers_13 33    1        
R_type_SUB     all_registers_14 29    1        
R_type_SUB     all_registers_15 37    1        
R_type_SUB     all_registers_16 45    1        
R_type_SUB     all_registers_17 42    1        
R_type_SUB     all_registers_18 39    1        
R_type_SUB     all_registers_19 38    1        
R_type_SUB     all_registers_1a 37    1        
R_type_SUB     all_registers_1b 53    1        
R_type_SUB     all_registers_1c 45    1        
R_type_SUB     all_registers_1d 38    1        
R_type_SUB     all_registers_1e 31    1        
R_type_SUB     all_registers_1f 36    1        
R_type_AND     all_registers_00 2     1        
R_type_AND     all_registers_02 1     1        
R_type_AND     all_registers_04 1     1        
R_type_AND     all_registers_07 1     1        
R_type_AND     all_registers_08 2     1        
R_type_AND     all_registers_09 1     1        
R_type_AND     all_registers_10 2     1        
R_type_AND     all_registers_11 2     1        
R_type_AND     all_registers_12 1     1        
R_type_AND     all_registers_13 1     1        
R_type_AND     all_registers_14 2     1        
R_type_AND     all_registers_16 1     1        
R_type_AND     all_registers_18 1     1        
R_type_AND     all_registers_1a 1     1        
R_type_AND     all_registers_1c 1     1        
R_type_AND     all_registers_1e 1     1        
R_type_AND     all_registers_1f 1     1        
R_type_OR      all_registers_00 1     1        
R_type_OR      all_registers_03 1     1        
R_type_OR      all_registers_04 2     1        
R_type_OR      all_registers_09 1     1        
R_type_OR      all_registers_0a 1     1        
R_type_OR      all_registers_0b 1     1        
R_type_OR      all_registers_0e 1     1        
R_type_OR      all_registers_0f 1     1        
R_type_OR      all_registers_11 1     1        
R_type_OR      all_registers_12 1     1        
R_type_OR      all_registers_14 1     1        
R_type_OR      all_registers_16 1     1        
R_type_OR      all_registers_17 1     1        
R_type_OR      all_registers_18 3     1        
R_type_OR      all_registers_19 1     1        
R_type_OR      all_registers_1d 1     1        


User Defined Cross Bins for I_instr_src1_cross


Bins

NAME        COUNT AT LEAST 
i_type_src1 2892  1        


-------------------------------------------------------------------------------

Summary for Cross I_instr_rd_cross


Samples crossed: instruction_cp rd_cp
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              257      129       128     49.81   129     
Automatically Generated Cross Bins 256      129       127     49.61   129     
User Defined Cross Bins            1        0         1       100.00          


Automatically Generated Cross Bins for I_instr_rd_cross


Uncovered bins

instruction_cp            rd_cp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        COUNT AT LEAST NUMBER 
[B_type_BEQ , B_type_BNE] [all_registers_00 , all_registers_01 , all_registers_02 , all_registers_03 , all_registers_04 , all_registers_05 , all_registers_06]                                                                                                                                                                                                                                                                                                                                                                                                                                                                         --    --       14     
[B_type_BEQ , B_type_BNE] [all_registers_08 , all_registers_09 , all_registers_0a , all_registers_0b , all_registers_0c , all_registers_0d , all_registers_0e , all_registers_0f , all_registers_10 , all_registers_11 , all_registers_12 , all_registers_13 , all_registers_14 , all_registers_15 , all_registers_16 , all_registers_17 , all_registers_18 , all_registers_19 , all_registers_1a , all_registers_1b , all_registers_1c , all_registers_1d , all_registers_1e , all_registers_1f]                                                                                                                                      --    --       48     
[S_type_SW]               [all_registers_01 , all_registers_02 , all_registers_03 , all_registers_04 , all_registers_05 , all_registers_06 , all_registers_07 , all_registers_08 , all_registers_09 , all_registers_0a , all_registers_0b , all_registers_0c , all_registers_0d , all_registers_0e , all_registers_0f , all_registers_10 , all_registers_11 , all_registers_12 , all_registers_13 , all_registers_14 , all_registers_15 , all_registers_16 , all_registers_17 , all_registers_18 , all_registers_19 , all_registers_1a , all_registers_1b , all_registers_1c , all_registers_1d , all_registers_1e , all_registers_1f] --    --       31     
[R_type_AND]              [all_registers_00]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0     1        1      
[R_type_AND]              [all_registers_02 , all_registers_03]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        --    --       2      
[R_type_AND]              [all_registers_07]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0     1        1      
[R_type_AND]              [all_registers_09 , all_registers_0a , all_registers_0b]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     --    --       3      
[R_type_AND]              [all_registers_0e , all_registers_0f]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        --    --       2      
[R_type_AND]              [all_registers_12 , all_registers_13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        --    --       2      
[R_type_AND]              [all_registers_15 , all_registers_16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        --    --       2      
[R_type_AND]              [all_registers_18 , all_registers_19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        --    --       2      
[R_type_AND]              [all_registers_1b , all_registers_1c , all_registers_1d]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     --    --       3      
[R_type_AND]              [all_registers_1f]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0     1        1      
[R_type_OR]               [all_registers_00]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0     1        1      
[R_type_OR]               [all_registers_03]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0     1        1      
[R_type_OR]               [all_registers_05]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0     1        1      
[R_type_OR]               [all_registers_07 , all_registers_08]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        --    --       2      
[R_type_OR]               [all_registers_0d]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0     1        1      
[R_type_OR]               [all_registers_0f , all_registers_10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        --    --       2      
[R_type_OR]               [all_registers_12 , all_registers_13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        --    --       2      
[R_type_OR]               [all_registers_16 , all_registers_17 , all_registers_18 , all_registers_19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  --    --       4      
[R_type_OR]               [all_registers_1d , all_registers_1e , all_registers_1f]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     --    --       3      


Covered bins

instruction_cp rd_cp            COUNT AT LEAST 
B_type_BEQ     all_registers_07 1000  1        
B_type_BNE     all_registers_07 1000  1        
S_type_SW      all_registers_00 100   1        
J_type_JAL     all_registers_00 28    1        
J_type_JAL     all_registers_01 24    1        
J_type_JAL     all_registers_02 40    1        
J_type_JAL     all_registers_03 32    1        
J_type_JAL     all_registers_04 23    1        
J_type_JAL     all_registers_05 22    1        
J_type_JAL     all_registers_06 26    1        
J_type_JAL     all_registers_07 34    1        
J_type_JAL     all_registers_08 36    1        
J_type_JAL     all_registers_09 36    1        
J_type_JAL     all_registers_0a 34    1        
J_type_JAL     all_registers_0b 27    1        
J_type_JAL     all_registers_0c 35    1        
J_type_JAL     all_registers_0d 31    1        
J_type_JAL     all_registers_0e 27    1        
J_type_JAL     all_registers_0f 33    1        
J_type_JAL     all_registers_10 38    1        
J_type_JAL     all_registers_11 33    1        
J_type_JAL     all_registers_12 29    1        
J_type_JAL     all_registers_13 33    1        
J_type_JAL     all_registers_14 33    1        
J_type_JAL     all_registers_15 29    1        
J_type_JAL     all_registers_16 42    1        
J_type_JAL     all_registers_17 30    1        
J_type_JAL     all_registers_18 37    1        
J_type_JAL     all_registers_19 29    1        
J_type_JAL     all_registers_1a 27    1        
J_type_JAL     all_registers_1b 31    1        
J_type_JAL     all_registers_1c 36    1        
J_type_JAL     all_registers_1d 41    1        
J_type_JAL     all_registers_1e 30    1        
J_type_JAL     all_registers_1f 15    1        
R_type_ADD     all_registers_00 12    1        
R_type_ADD     all_registers_01 13    1        
R_type_ADD     all_registers_02 11    1        
R_type_ADD     all_registers_03 8     1        
R_type_ADD     all_registers_04 13    1        
R_type_ADD     all_registers_05 12    1        
R_type_ADD     all_registers_06 12    1        
R_type_ADD     all_registers_07 6     1        
R_type_ADD     all_registers_08 14    1        
R_type_ADD     all_registers_09 12    1        
R_type_ADD     all_registers_0a 12    1        
R_type_ADD     all_registers_0b 7     1        
R_type_ADD     all_registers_0c 9     1        
R_type_ADD     all_registers_0d 9     1        
R_type_ADD     all_registers_0e 11    1        
R_type_ADD     all_registers_0f 5     1        
R_type_ADD     all_registers_10 13    1        
R_type_ADD     all_registers_11 10    1        
R_type_ADD     all_registers_12 9     1        
R_type_ADD     all_registers_13 6     1        
R_type_ADD     all_registers_14 10    1        
R_type_ADD     all_registers_15 13    1        
R_type_ADD     all_registers_16 11    1        
R_type_ADD     all_registers_17 11    1        
R_type_ADD     all_registers_18 9     1        
R_type_ADD     all_registers_19 9     1        
R_type_ADD     all_registers_1a 3     1        
R_type_ADD     all_registers_1b 11    1        
R_type_ADD     all_registers_1c 12    1        
R_type_ADD     all_registers_1d 7     1        
R_type_ADD     all_registers_1e 12    1        
R_type_ADD     all_registers_1f 11    1        
R_type_SUB     all_registers_00 49    1        
R_type_SUB     all_registers_01 45    1        
R_type_SUB     all_registers_02 46    1        
R_type_SUB     all_registers_03 35    1        
R_type_SUB     all_registers_04 36    1        
R_type_SUB     all_registers_05 38    1        
R_type_SUB     all_registers_06 44    1        
R_type_SUB     all_registers_07 34    1        
R_type_SUB     all_registers_08 60    1        
R_type_SUB     all_registers_09 39    1        
R_type_SUB     all_registers_0a 43    1        
R_type_SUB     all_registers_0b 42    1        
R_type_SUB     all_registers_0c 59    1        
R_type_SUB     all_registers_0d 38    1        
R_type_SUB     all_registers_0e 41    1        
R_type_SUB     all_registers_0f 36    1        
R_type_SUB     all_registers_10 51    1        
R_type_SUB     all_registers_11 44    1        
R_type_SUB     all_registers_12 47    1        
R_type_SUB     all_registers_13 36    1        
R_type_SUB     all_registers_14 31    1        
R_type_SUB     all_registers_15 47    1        
R_type_SUB     all_registers_16 44    1        
R_type_SUB     all_registers_17 46    1        
R_type_SUB     all_registers_18 49    1        
R_type_SUB     all_registers_19 26    1        
R_type_SUB     all_registers_1a 39    1        
R_type_SUB     all_registers_1b 48    1        
R_type_SUB     all_registers_1c 43    1        
R_type_SUB     all_registers_1d 32    1        
R_type_SUB     all_registers_1e 44    1        
R_type_SUB     all_registers_1f 43    1        
R_type_AND     all_registers_01 1     1        
R_type_AND     all_registers_04 1     1        
R_type_AND     all_registers_05 3     1        
R_type_AND     all_registers_06 2     1        
R_type_AND     all_registers_08 2     1        
R_type_AND     all_registers_0c 1     1        
R_type_AND     all_registers_0d 2     1        
R_type_AND     all_registers_10 2     1        
R_type_AND     all_registers_11 2     1        
R_type_AND     all_registers_14 1     1        
R_type_AND     all_registers_17 1     1        
R_type_AND     all_registers_1a 2     1        
R_type_AND     all_registers_1e 2     1        
R_type_OR      all_registers_01 1     1        
R_type_OR      all_registers_02 2     1        
R_type_OR      all_registers_04 1     1        
R_type_OR      all_registers_06 1     1        
R_type_OR      all_registers_09 1     1        
R_type_OR      all_registers_0a 1     1        
R_type_OR      all_registers_0b 1     1        
R_type_OR      all_registers_0c 2     1        
R_type_OR      all_registers_0e 1     1        
R_type_OR      all_registers_11 1     1        
R_type_OR      all_registers_14 1     1        
R_type_OR      all_registers_15 1     1        
R_type_OR      all_registers_1a 3     1        
R_type_OR      all_registers_1b 1     1        
R_type_OR      all_registers_1c 1     1        


User Defined Cross Bins for I_instr_rd_cross


Bins

NAME      COUNT AT LEAST 
i_type_rd 2892  1        


-------------------------------------------------------------------------------

Summary for Cross I_instr_imm_cross


Samples crossed: instruction_cp I_imm
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              513      355       158     30.80   355     
Automatically Generated Cross Bins 512      355       157     30.66   355     
User Defined Cross Bins            1        0         1       100.00          


Automatically Generated Cross Bins for I_instr_imm_cross


Uncovered bins

instruction_cp            I_imm                               COUNT AT LEAST NUMBER 
[B_type_BEQ , B_type_BNE] [auto[0:63] - auto[3712:3775]]      --    --       118    
[B_type_BEQ , B_type_BNE] [auto[3840:3903] - auto[4032:4095]] --    --       8      
[S_type_SW]               [auto[64:127] - auto[4032:4095]]    --    --       63     
[J_type_JAL]              [auto[64:127] - auto[3712:3775]]    --    --       58     
[J_type_JAL]              [auto[3840:3903] - auto[4032:4095]] --    --       4      
[R_type_ADD]              [auto[1664:1727]]                   0     1        1      
[R_type_SUB]              [auto[640:703]]                     0     1        1      
[R_type_SUB]              [auto[960:1023] - auto[1024:1087]]  --    --       2      
[R_type_SUB]              [auto[1664:1727] - auto[1728:1791]] --    --       2      
[R_type_AND]              [auto[64:127] - auto[256:319]]      --    --       4      
[R_type_AND]              [auto[384:447]]                     0     1        1      
[R_type_AND]              [auto[512:575] - auto[640:703]]     --    --       3      
[R_type_AND]              [auto[768:831] - auto[1408:1471]]   --    --       11     
[R_type_AND]              [auto[1600:1663]]                   0     1        1      
[R_type_AND]              [auto[1728:1791] - auto[2176:2239]] --    --       8      
[R_type_AND]              [auto[2304:2367] - auto[3136:3199]] --    --       14     
[R_type_AND]              [auto[3264:3327]]                   0     1        1      
[R_type_AND]              [auto[3392:3455] - auto[3520:3583]] --    --       3      
[R_type_AND]              [auto[3648:3711] - auto[3712:3775]] --    --       2      
[R_type_AND]              [auto[3840:3903]]                   0     1        1      
[R_type_AND]              [auto[3968:4031]]                   0     1        1      
[R_type_OR]               [auto[128:191] - auto[320:383]]     --    --       4      
[R_type_OR]               [auto[512:575] - auto[640:703]]     --    --       3      
[R_type_OR]               [auto[768:831] - auto[1408:1471]]   --    --       11     
[R_type_OR]               [auto[1536:1599] - auto[1600:1663]] --    --       2      
[R_type_OR]               [auto[1728:1791] - auto[1792:1855]] --    --       2      
[R_type_OR]               [auto[1984:2047] - auto[2112:2175]] --    --       3      
[R_type_OR]               [auto[2304:2367] - auto[2624:2687]] --    --       6      
[R_type_OR]               [auto[2752:2815]]                   0     1        1      
[R_type_OR]               [auto[2880:2943] - auto[3072:3135]] --    --       4      
[R_type_OR]               [auto[3264:3327] - auto[3328:3391]] --    --       2      
[R_type_OR]               [auto[3456:3519] - auto[4032:4095]] --    --       10     


Covered bins

instruction_cp I_imm           COUNT AT LEAST 
B_type_BEQ     auto[3776:3839] 1000  1        
B_type_BNE     auto[3776:3839] 1000  1        
S_type_SW      auto[0:63]      100   1        
J_type_JAL     auto[0:63]      1     1        
J_type_JAL     auto[3776:3839] 1000  1        
R_type_ADD     auto[0:63]      3     1        
R_type_ADD     auto[64:127]    16    1        
R_type_ADD     auto[128:191]   6     1        
R_type_ADD     auto[192:255]   2     1        
R_type_ADD     auto[256:319]   2     1        
R_type_ADD     auto[320:383]   2     1        
R_type_ADD     auto[384:447]   6     1        
R_type_ADD     auto[448:511]   2     1        
R_type_ADD     auto[512:575]   7     1        
R_type_ADD     auto[576:639]   12    1        
R_type_ADD     auto[640:703]   3     1        
R_type_ADD     auto[704:767]   4     1        
R_type_ADD     auto[768:831]   2     1        
R_type_ADD     auto[832:895]   1     1        
R_type_ADD     auto[896:959]   2     1        
R_type_ADD     auto[960:1023]  1     1        
R_type_ADD     auto[1024:1087] 2     1        
R_type_ADD     auto[1088:1151] 16    1        
R_type_ADD     auto[1152:1215] 5     1        
R_type_ADD     auto[1216:1279] 7     1        
R_type_ADD     auto[1280:1343] 7     1        
R_type_ADD     auto[1344:1407] 6     1        
R_type_ADD     auto[1408:1471] 5     1        
R_type_ADD     auto[1472:1535] 7     1        
R_type_ADD     auto[1536:1599] 8     1        
R_type_ADD     auto[1600:1663] 5     1        
R_type_ADD     auto[1728:1791] 1     1        
R_type_ADD     auto[1792:1855] 6     1        
R_type_ADD     auto[1856:1919] 7     1        
R_type_ADD     auto[1920:1983] 7     1        
R_type_ADD     auto[1984:2047] 1     1        
R_type_ADD     auto[2048:2111] 3     1        
R_type_ADD     auto[2112:2175] 2     1        
R_type_ADD     auto[2176:2239] 15    1        
R_type_ADD     auto[2240:2303] 2     1        
R_type_ADD     auto[2304:2367] 4     1        
R_type_ADD     auto[2368:2431] 12    1        
R_type_ADD     auto[2432:2495] 1     1        
R_type_ADD     auto[2496:2559] 2     1        
R_type_ADD     auto[2560:2623] 2     1        
R_type_ADD     auto[2624:2687] 6     1        
R_type_ADD     auto[2688:2751] 3     1        
R_type_ADD     auto[2752:2815] 4     1        
R_type_ADD     auto[2816:2879] 3     1        
R_type_ADD     auto[2880:2943] 3     1        
R_type_ADD     auto[2944:3007] 9     1        
R_type_ADD     auto[3008:3071] 2     1        
R_type_ADD     auto[3072:3135] 3     1        
R_type_ADD     auto[3136:3199] 2     1        
R_type_ADD     auto[3200:3263] 10    1        
R_type_ADD     auto[3264:3327] 4     1        
R_type_ADD     auto[3328:3391] 5     1        
R_type_ADD     auto[3392:3455] 3     1        
R_type_ADD     auto[3456:3519] 7     1        
R_type_ADD     auto[3520:3583] 10    1        
R_type_ADD     auto[3584:3647] 5     1        
R_type_ADD     auto[3648:3711] 10    1        
R_type_ADD     auto[3712:3775] 2     1        
R_type_ADD     auto[3776:3839] 4     1        
R_type_ADD     auto[3840:3903] 7     1        
R_type_ADD     auto[3904:3967] 6     1        
R_type_ADD     auto[3968:4031] 3     1        
R_type_ADD     auto[4032:4095] 8     1        
R_type_SUB     auto[0:63]      3     1        
R_type_SUB     auto[64:127]    5     1        
R_type_SUB     auto[128:191]   4     1        
R_type_SUB     auto[192:255]   7     1        
R_type_SUB     auto[256:319]   4     1        
R_type_SUB     auto[320:383]   5     1        
R_type_SUB     auto[384:447]   4     1        
R_type_SUB     auto[448:511]   6     1        
R_type_SUB     auto[512:575]   11    1        
R_type_SUB     auto[576:639]   11    1        
R_type_SUB     auto[704:767]   7     1        
R_type_SUB     auto[768:831]   1     1        
R_type_SUB     auto[832:895]   2     1        
R_type_SUB     auto[896:959]   1     1        
R_type_SUB     auto[1088:1151] 9     1        
R_type_SUB     auto[1152:1215] 3     1        
R_type_SUB     auto[1216:1279] 11    1        
R_type_SUB     auto[1280:1343] 7     1        
R_type_SUB     auto[1344:1407] 9     1        
R_type_SUB     auto[1408:1471] 3     1        
R_type_SUB     auto[1472:1535] 5     1        
R_type_SUB     auto[1536:1599] 7     1        
R_type_SUB     auto[1600:1663] 7     1        
R_type_SUB     auto[1792:1855] 5     1        
R_type_SUB     auto[1856:1919] 7     1        
R_type_SUB     auto[1920:1983] 8     1        
R_type_SUB     auto[1984:2047] 2     1        
R_type_SUB     auto[2048:2111] 1     1        
R_type_SUB     auto[2112:2175] 8     1        
R_type_SUB     auto[2176:2239] 20    1        
R_type_SUB     auto[2240:2303] 1     1        
R_type_SUB     auto[2304:2367] 3     1        
R_type_SUB     auto[2368:2431] 9     1        
R_type_SUB     auto[2432:2495] 2     1        
R_type_SUB     auto[2496:2559] 13    1        
R_type_SUB     auto[2560:2623] 2     1        
R_type_SUB     auto[2624:2687] 5     1        
R_type_SUB     auto[2688:2751] 7     1        
R_type_SUB     auto[2752:2815] 8     1        
R_type_SUB     auto[2816:2879] 3     1        
R_type_SUB     auto[2880:2943] 4     1        
R_type_SUB     auto[2944:3007] 8     1        
R_type_SUB     auto[3008:3071] 3     1        
R_type_SUB     auto[3072:3135] 9     1        
R_type_SUB     auto[3136:3199] 1     1        
R_type_SUB     auto[3200:3263] 11    1        
R_type_SUB     auto[3264:3327] 1     1        
R_type_SUB     auto[3328:3391] 1     1        
R_type_SUB     auto[3392:3455] 5     1        
R_type_SUB     auto[3456:3519] 20    1        
R_type_SUB     auto[3520:3583] 7     1        
R_type_SUB     auto[3584:3647] 2     1        
R_type_SUB     auto[3648:3711] 8     1        
R_type_SUB     auto[3712:3775] 5     1        
R_type_SUB     auto[3776:3839] 1005  1        
R_type_SUB     auto[3840:3903] 9     1        
R_type_SUB     auto[3904:3967] 8     1        
R_type_SUB     auto[3968:4031] 1     1        
R_type_SUB     auto[4032:4095] 11    1        
R_type_AND     auto[0:63]      4     1        
R_type_AND     auto[320:383]   1     1        
R_type_AND     auto[448:511]   1     1        
R_type_AND     auto[704:767]   2     1        
R_type_AND     auto[1472:1535] 3     1        
R_type_AND     auto[1536:1599] 1     1        
R_type_AND     auto[1664:1727] 1     1        
R_type_AND     auto[2240:2303] 2     1        
R_type_AND     auto[3200:3263] 1     1        
R_type_AND     auto[3328:3391] 1     1        
R_type_AND     auto[3584:3647] 1     1        
R_type_AND     auto[3776:3839] 1     1        
R_type_AND     auto[3904:3967] 2     1        
R_type_AND     auto[4032:4095] 1     1        
R_type_OR      auto[0:63]      1     1        
R_type_OR      auto[64:127]    1     1        
R_type_OR      auto[384:447]   1     1        
R_type_OR      auto[448:511]   1     1        
R_type_OR      auto[704:767]   1     1        
R_type_OR      auto[1472:1535] 2     1        
R_type_OR      auto[1664:1727] 1     1        
R_type_OR      auto[1856:1919] 1     1        
R_type_OR      auto[1920:1983] 1     1        
R_type_OR      auto[2176:2239] 1     1        
R_type_OR      auto[2240:2303] 1     1        
R_type_OR      auto[2688:2751] 1     1        
R_type_OR      auto[2816:2879] 1     1        
R_type_OR      auto[3136:3199] 1     1        
R_type_OR      auto[3200:3263] 1     1        
R_type_OR      auto[3392:3455] 3     1        


User Defined Cross Bins for I_instr_imm_cross


Bins

NAME       COUNT AT LEAST 
i_type_imm 2892  1        


Group : $unit::coverage::reset_cg

===============================================================================
Group : $unit::coverage::reset_cg
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
100.00 1      100    1        64           64            


Source File(s) : 

/home/ICer/Projects/RISC-V-UVM/UVM_Verification/coverage.svh



-------------------------------------------------------------------------------

Summary for Group   $unit::coverage::reset_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 2        0         2       100.00  


Variables for Group  $unit::coverage::reset_cg


VARIABLE     EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
reset_active 2        0         2       100.00  100  1      1        0                    


-------------------------------------------------------------------------------

Summary for Variable reset_active


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        0         2       100.00  


User Defined Bins for reset_active


Bins

NAME     COUNT AT LEAST 
inactive 7703  1        
active   9     1        


