#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jan  2 10:06:31 2024
# Process ID: 14716
# Current directory: C:/Users/Huy Nam Ton/Downloads/TonPukah/OneDrive/Desktop/GAUSSIANFILTERproject_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15912 C:\Users\Huy Nam Ton\Downloads\TonPukah\OneDrive\Desktop\GAUSSIANFILTERproject_2\GAUSSIANFILTERproject_2.xpr
# Log file: C:/Users/Huy Nam Ton/Downloads/TonPukah/OneDrive/Desktop/GAUSSIANFILTERproject_2/vivado.log
# Journal file: C:/Users/Huy Nam Ton/Downloads/TonPukah/OneDrive/Desktop/GAUSSIANFILTERproject_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Huy Nam Ton/Downloads/TonPukah/OneDrive/Desktop/GAUSSIANFILTERproject_2/GAUSSIANFILTERproject_2.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Huy Nam Ton/Downloads/VivadoFGPA__WORK/GAUSSIANFILTERproject_2' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/Huy Nam Ton/Downloads/TonPukah/OneDrive/GaussianFilter.vhd'; using path 'C:/Users/Huy Nam Ton/Downloads/GaussianFilter.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/Huy Nam Ton/Downloads/TonPukah/OneDrive/Arty-Z7-20-Master.xdc'; using path 'C:/Users/Huy Nam Ton/Downloads/Arty-Z7-20-Master.xdc' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/Huy Nam Ton/Downloads/TonPukah/OneDrive/tb_top.vhd'; using path 'C:/Users/Huy Nam Ton/Downloads/tb_top.vhd' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 768.742 ; gain = 44.414
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Huy Nam Ton/Downloads/TonPukah/OneDrive/Desktop/GAUSSIANFILTERproject_2/GAUSSIANFILTERproject_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Huy Nam Ton/Downloads/TonPukah/OneDrive/Desktop/GAUSSIANFILTERproject_2/GAUSSIANFILTERproject_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 778.289 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Huy Nam Ton/Downloads/TonPukah/OneDrive/Desktop/GAUSSIANFILTERproject_2/GAUSSIANFILTERproject_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 29538b52ed48453e9de7666f86515c71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.my_data_types
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.GaussianFilter [gaussianfilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Huy -notrace
couldn't read file "C:/Users/Huy": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Jan  2 10:07:37 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 778.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Huy Nam Ton/Downloads/TonPukah/OneDrive/Desktop/GAUSSIANFILTERproject_2/GAUSSIANFILTERproject_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: The index of data is 0
Time: 125 ns  Iteration: 0  Process: /tb_top/dut  File: C:/Users/Huy Nam Ton/Downloads/tb_top.vhd
Note: The index of data is 1
Time: 255 ns  Iteration: 0  Process: /tb_top/dut  File: C:/Users/Huy Nam Ton/Downloads/tb_top.vhd
Note: The index of data is 2
Time: 385 ns  Iteration: 0  Process: /tb_top/dut  File: C:/Users/Huy Nam Ton/Downloads/tb_top.vhd
Note: The index of data is 3
Time: 515 ns  Iteration: 0  Process: /tb_top/dut  File: C:/Users/Huy Nam Ton/Downloads/tb_top.vhd
Note: The index of data is 4
Time: 645 ns  Iteration: 0  Process: /tb_top/dut  File: C:/Users/Huy Nam Ton/Downloads/tb_top.vhd
Note: The index of data is 5
Time: 775 ns  Iteration: 0  Process: /tb_top/dut  File: C:/Users/Huy Nam Ton/Downloads/tb_top.vhd
Note: The index of data is 6
Time: 905 ns  Iteration: 0  Process: /tb_top/dut  File: C:/Users/Huy Nam Ton/Downloads/tb_top.vhd
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 791.043 ; gain = 12.754
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 791.043 ; gain = 12.754
