
// Library name: EMG_202009
// Cell name: Single_Channel
// View name: schematic
// Inherited view list: spectre spice pspice verilog verilogams behavioral
// functional systemVerilog schematic veriloga vhdl vhdlams wreal
subckt Single_Channel Gain_Sel Vdda Vinn Vinp Vout Vssa
    I0 (net15 Vinp Vinn Vdda Vssa) IA Vcm=0.9 Gain=25 F_Pole=1000
    I1 (net17 net15 Vdda Vssa) BPF gain=1 R1=5000 C1=3.183e-06 R2=100000 \
        C2=1.59e-09
    I2 (Vout net17 Vdda Vssa Gain_Sel) VGA Vcm=0.9 F_Pole=1000
ends Single_Channel
// End of subcircuit definition.

// Library name: EMG_202009
// Cell name: TB_Single_Channel
// View name: schematic
// Inherited view list: spectre spice pspice verilog verilogams behavioral
// functional systemVerilog schematic veriloga vhdl vhdlams wreal
I0 (0 vdda net8 net7 Vout 0) Single_Channel
V2 (vsig 0) vsource mag=1 type=sine
V1 (Vin_CM 0) vsource dc=0 type=dc
V0 (vdda 0) vsource dc=1.8 type=dc
E1 (net8 Vin_CM vsig 0) vcvs gain=-0.5
E0 (net7 Vin_CM vsig 0) vcvs gain=0.5
