12-11 17:01 MAIN           INFO     STARTING MIPS SIMULATOR
12-11 17:01 MIPS Simulator INFO     Starting simulator...
12-11 17:01 MIPS Parser    DEBUG    

12-11 17:01 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 0, 'inst': 'LI R4 256', 'opcode': 'LI', 'operand1': 'R4', 'operand2': '256', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:01 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 1, 'inst': 'LI R5 288', 'opcode': 'LI', 'operand1': 'R5', 'operand2': '288', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:01 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 2, 'inst': 'LI R8 352', 'opcode': 'LI', 'operand1': 'R8', 'operand2': '352', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:01 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 3, 'inst': 'LI R1 3', 'opcode': 'LI', 'operand1': 'R1', 'operand2': '3', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:01 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 4, 'inst': 'LI R2 1', 'opcode': 'LI', 'operand1': 'R2', 'operand2': '1', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:01 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 5, 'inst': 'LI R3 1', 'opcode': 'LI', 'operand1': 'R3', 'operand2': '1', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:01 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 6, 'inst': 'GG: L.D F1 0(R4)', 'opcode': 'L.D', 'operand1': 'F1', 'operand2': '0(R4)', 'operand3': '', 'hasLabel': True, 'label': 'GG', 'type': <InstructionType.MEM: 1>, 'unit': 'MEMORY', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:01 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 7, 'inst': 'L.D F2 0(R5)', 'opcode': 'L.D', 'operand1': 'F2', 'operand2': '0(R5)', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'MEMORY', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:01 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 8, 'inst': 'ADD.D F6 F1 F2', 'opcode': 'ADD.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:01 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 9, 'inst': 'SUB.D F5 F7 F6', 'opcode': 'SUB.D', 'operand1': 'F5', 'operand2': 'F7', 'operand3': 'F6', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:01 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 10, 'inst': 'MUL.D F4 F5 F5', 'opcode': 'MUL.D', 'operand1': 'F4', 'operand2': 'F5', 'operand3': 'F5', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'MULTIPLIER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:01 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 11, 'inst': 'ADD.D F4 F1 F7', 'opcode': 'ADD.D', 'operand1': 'F4', 'operand2': 'F1', 'operand3': 'F7', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:01 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 12, 'inst': 'ADD.D F6 F1 F4', 'opcode': 'ADD.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F4', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:01 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 13, 'inst': 'S.D F6 0(R8)', 'opcode': 'S.D', 'operand1': 'F6', 'operand2': '0(R8)', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'MEMORY', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:01 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 14, 'inst': 'DADDI R4 R4 4', 'opcode': 'DADDI', 'operand1': 'R4', 'operand2': 'R4', 'operand3': '4', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:01 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 15, 'inst': 'DADDI R5 R5 4', 'opcode': 'DADDI', 'operand1': 'R5', 'operand2': 'R5', 'operand3': '4', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:01 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 16, 'inst': 'DADDI R8 R8 4', 'opcode': 'DADDI', 'operand1': 'R8', 'operand2': 'R8', 'operand3': '4', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:01 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 17, 'inst': 'DSUB R1 R1 R2', 'opcode': 'DSUB', 'operand1': 'R1', 'operand2': 'R1', 'operand3': 'R2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:01 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 18, 'inst': 'BNE R1 R3 GG', 'opcode': 'BNE', 'operand1': 'R1', 'operand2': 'R3', 'operand3': 'GG', 'hasLabel': False, 'label': '', 'type': <InstructionType.CTRL: 3>, 'unit': 'BRANCH', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:01 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 19, 'inst': 'HLT', 'opcode': 'HLT', 'operand1': '', 'operand2': '', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.SPCL: 4>, 'unit': 'HALT', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:01 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 20, 'inst': 'HLT', 'opcode': 'HLT', 'operand1': '', 'operand2': '', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.SPCL: 4>, 'unit': 'HALT', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:01 MIPS Parser    DEBUG    Total Number of instructions: 21

12-11 17:01 MIPS Parser    DEBUG    {'GG': 6}
12-11 17:01 MIPS Parser    DEBUG    Total Number of labels: 1

12-11 17:01 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'ADDER', 'totalUnits': 2, 'availableUnits': 2, 'totalCycleCounts': 2, 'availableCycleCounts': 2, 'instructionsOccupying': []}
12-11 17:01 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'MULTIPLIER', 'totalUnits': 2, 'availableUnits': 2, 'totalCycleCounts': 30, 'availableCycleCounts': 30, 'instructionsOccupying': []}
12-11 17:01 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'DIVIDER', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 50, 'availableCycleCounts': 50, 'instructionsOccupying': []}
12-11 17:01 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'INTEGER', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 1, 'availableCycleCounts': 1, 'instructionsOccupying': []}
12-11 17:01 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'MEMORY', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 2, 'availableCycleCounts': 2, 'instructionsOccupying': []}
12-11 17:01 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'BRANCH', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 1, 'availableCycleCounts': 1, 'instructionsOccupying': []}
12-11 17:01 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'HALT', 'totalUnits': 5, 'availableUnits': 5, 'totalCycleCounts': 1, 'availableCycleCounts': 1, 'instructionsOccupying': []}
12-11 17:01 MIPS Helper    DEBUG    I-Cache number of blocks:  4
12-11 17:01 MIPS Helper    DEBUG    I-Cache block size      :  8
12-11 17:01 MIPS Pipeline  DEBUG    Starting Pipeline...


12-11 17:01 MIPS Simulator DEBUG    Clock Cycle: 1
12-11 17:01 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:01 MIPS Simulator DEBUG    {}
12-11 17:01 MIPS Simulator DEBUG    Registers Map: 
12-11 17:01 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:01 MIPS Simulator DEBUG    Program Counter: 
12-11 17:01 MIPS Simulator DEBUG    0
12-11 17:01 MIPS Simulator DEBUG    I-Cache: 
12-11 17:01 MIPS Simulator DEBUG    {0: [-1, -1, -1, -1], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-11 17:01 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:01 MIPS Simulator DEBUG    []
12-11 17:01 MIPS Simulator DEBUG    D-Cache: 
12-11 17:01 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:01 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:01 MIPS Helper    DEBUG    {}
12-11 17:01 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:01 MIPS Helper    DEBUG    {}
12-11 17:01 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:01 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:01 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:01 MIPS Pipeline  DEBUG    []
12-11 17:01 MIPS Pipeline  DEBUG    ret: 
12-11 17:01 MIPS Pipeline  DEBUG    -1
12-11 17:01 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:01 MIPS Helper    DEBUG    I-Cache miss for instruction: 0
