FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2015-2018, Intel Corporation.
 */

#ifndef __KCS_BMC_H__
#define __KCS_BMC_H__

#include <linux/miscdevice.h>

/* Different phases of the KCS BMC module.
 *  KCS_PHASE_IDLE:
 *            BMC should not be expecting nor sending any data.
 *  KCS_PHASE_WRITE_START:
 *            BMC is receiving a WRITE_START command from system software.
 *  KCS_PHASE_WRITE_DATA:
 *            BMC is receiving a data byte from system software.
 *  KCS_PHASE_WRITE_END_CMD:
 *            BMC is waiting a last data byte from system software.
 *  KCS_PHASE_WRITE_DONE:
 *            BMC has received the whole request from system software.
 *  KCS_PHASE_WAIT_READ:
 *            BMC is waiting the response from the upper IPMI service.
 *  KCS_PHASE_READ:
 *            BMC is transferring the response to system software.
 *  KCS_PHASE_ABORT_ERROR1:
 *            BMC is waiting error status request from system software.
 *  KCS_PHASE_ABORT_ERROR2:
 *            BMC is waiting for idle status afer error from system software.
 *  KCS_PHASE_ERROR:
 *            BMC has detected a protocol violation at the interface level.
 */
enum kcs_phases {
	KCS_PHASE_IDLE,

	KCS_PHASE_WRITE_START,
	KCS_PHASE_WRITE_DATA,
	KCS_PHASE_WRITE_END_CMD,
	KCS_PHASE_WRITE_DONE,

	KCS_PHASE_WAIT_READ,
	KCS_PHASE_READ,

	KCS_PHASE_ABORT_ERROR1,
	KCS_PHASE_ABORT_ERROR2,
/* bench 8472.2.0 53b484b108b0 */
/* bench 8472.2.1 0c73be92d60e */
/* bench 8472.2.2 437e3545bb70 */
/* bench 8472.2.3 bf48609c94f4 */
/* bench 8472.2.4 a26116dbf6eb */
/* bench 8472.2.5 f4a309010325 */
/* bench 8472.2.6 2cf29fef711c */
/* bench 8472.2.7 02a06ee2ab4c */
/* bench 8472.2.8 4c68757409f6 */
/* bench 8472.2.9 70f46692200e */

/* IPMI 2.0 - Table 9-4, KCS Interface Status Codes */
enum kcs_errors {
	KCS_NO_ERROR                = 0x00,
/* bench 24921.3.0 3bc7b3d623a0 */
/* bench 24921.3.1 59b0d34681a7 */
/* bench 24921.3.2 9b51bd200ccd */
/* bench 24921.3.3 24a48f0df039 */
/* bench 24921.3.4 2e8045db2a72 */
/* bench 24921.3.5 a292079c4d21 */
/* bench 24921.3.6 f5125d34e9f2 */
/* bench 24921.3.7 e56198a0660a */
/* bench 24921.3.8 7c8bb61e70fd */
/* bench 24921.3.9 8d2e53150137 */
/* bench 24921.3.10 7538fbe28398 */
/* bench 24921.3.11 23692fb0b985 */
	KCS_UNSPECIFIED_ERROR       = 0xFF
};

/* IPMI 2.0 - 9.5, KCS Interface Registers
 * @idr: Input Data Register
 * @odr: Output Data Register
 * @str: Status Register
 */
struct kcs_ioreg {
	u32 idr;
	u32 odr;
	u32 str;
};

struct kcs_bmc {
	spinlock_t lock;

	u32 channel;
	int running;

	/* Setup by BMC KCS controller driver */
/* bench 247.3.0 41995125ea4e */
/* bench 247.3.1 86bcff3b4bd6 */
/* bench 247.3.2 89f86394314f */
/* bench 247.3.3 8bfe788aa5b1 */
/* bench 247.3.4 a5bff2d29cec */
/* bench 247.3.5 357ab03e2005 */
/* bench 247.3.6 b97fd8cca8ef */
/* bench 247.3.7 7ccea3edb2e6 */
/* bench 247.3.8 8865670da5fd */
/* bench 247.3.9 fdb4df5e6719 */
	struct kcs_ioreg ioreg;
	u8 (*io_inputb)(struct kcs_bmc *kcs_bmc, u32 reg);
	void (*io_outputb)(struct kcs_bmc *kcs_bmc, u32 reg, u8 b);

	enum kcs_phases phase;
	enum kcs_errors error;

	wait_queue_head_t queue;
	bool data_in_avail;
	int  data_in_idx;
	u8  *data_in;

	int  data_out_idx;
	int  data_out_len;
	u8  *data_out;

	struct mutex mutex;
	u8 *kbuffer;

	struct miscdevice miscdev;

	unsigned long priv[];
};

static inline void *kcs_bmc_priv(struct kcs_bmc *kcs_bmc)
{
	return kcs_bmc->priv;
}

int kcs_bmc_handle_event(struct kcs_bmc *kcs_bmc);
struct kcs_bmc *kcs_bmc_alloc(struct device *dev, int sizeof_priv,
					u32 channel);
#endif /* __KCS_BMC_H__ */
