// Seed: 321546573
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_4;
  assign id_4 = id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd21,
    parameter id_6 = 32'd70
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  inout wire id_5;
  input wire _id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5
  );
  output wire id_1;
  always @(posedge 1 - id_4 or 1'b0) begin : LABEL_0
    foreach (_id_6[id_6, id_4]) begin : LABEL_1
      $unsigned(82);
      ;
    end
  end
endmodule
