
È
v++_compile_monte_sim$0254e53a-62fc-41bb-9ebb-121a17e581da2∏Ø/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/.tlog/v++_compile_monte_sim.xtl 2µ¨/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim.xo.compile_summary 2∂Ø/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim.xo.compile_summary.pb Ø/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim.xo.compile_summary.pb"Thu Apr 30 19:50:12 2020(‰ÂéÂú.bƒ
$bbac5467-01fc-43dc-a1cd-4dc7afd6c0cbv++≠/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim.steps.log"Î/opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++  --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}" -t sw_emu --platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm --save-temps -g --temp_dir ./_x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1 -c -k monte_sim -Isrc -o_x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim.xo src/monte_sim.cpp *-t*sw_emu*
--platform*ñ/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm*--save-temps*-g*
--temp_dir*7./_x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1*-c*-k*	monte_sim*-Isrc*D-o_x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim.xo*src/monte_sim.cpp"Thu Apr 30 19:50:12 2020(ÂÂéÂú.r(
$bbac5467-01fc-43dc-a1cd-4dc7afd6c0cb"Thu Apr 30 19:50:19 2020(ﬂõèÂú.Z¸
0xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xsae/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1"OpenCL*Linux08Jú
¨	monte_simú/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim.xok/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp"Thu Apr 30 19:50:19 2020(„õèÂú.b°
$3a460624-6539-448c-a8ad-d3a84bcf3a01
vivado_hls≤/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/vivado_hls.log"ÿvivado_hls -f /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim.tcl -messageDb vivado_hls.pb*
vivado_hls*-f*±/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim.tcl*
-messageDb*vivado_hls.pb"Thu Apr 30 19:50:19 2020(‰õèÂú.r(
$3a460624-6539-448c-a8ad-d3a84bcf3a01"Thu Apr 30 19:51:30 2020(Á«ìÂú.r(
$3a460624-6539-448c-a8ad-d3a84bcf3a01"Thu Apr 30 19:51:30 2020(©»ìÂú.jÃ
≈/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/reports/monte_sim/v++_compile_monte_sim_guidance.html "Thu Apr 30 19:51:30 2020(™»ìÂú.j∏
±/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/v++_compile_monte_sim_guidance.pb "Thu Apr 30 19:51:30 2020(™»ìÂú.r(
$bbac5467-01fc-43dc-a1cd-4dc7afd6c0cb