#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2009.vpi";
S_000002b6bc41bd70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
v000002b6bc460130_0 .var/2s "all_cnt", 31 0;
v000002b6bc4bf5a0_0 .var/2s "miss_cnt", 31 0;
S_000002b6bc4bf070 .scope module, "test" "test" 3 9;
 .timescale 0 0;
v000002b6bc512df0_0 .net "A1", 14 0, L_000002b6bc49b7e0;  1 drivers
v000002b6bc512210_0 .net "A2", 14 0, L_000002b6bc49aba0;  1 drivers
RS_000002b6bc4ce3a8 .resolv tri, v000002b6bc510b20_0, v000002b6bc510580_0;
v000002b6bc511450_0 .net8 "C1", 2 0, RS_000002b6bc4ce3a8;  2 drivers
RS_000002b6bc4ce3d8 .resolv tri, v000002b6bc511160_0, v000002b6bc5120d0_0;
v000002b6bc512350_0 .net8 "C2", 1 0, RS_000002b6bc4ce3d8;  2 drivers
o000002b6bc4ce408 .functor BUFZ 1, C4<z>; HiZ drive
v000002b6bc5123f0_0 .net "C_DUMP", 0 0, o000002b6bc4ce408;  0 drivers
v000002b6bc511950_0 .net "D1", 15 0, L_000002b6bc49b930;  1 drivers
RS_000002b6bc4ce468 .resolv tri, v000002b6bc510ee0_0, v000002b6bc512cb0_0;
v000002b6bc513070_0 .net8 "D2", 15 0, RS_000002b6bc4ce468;  2 drivers
o000002b6bc4cea38 .functor BUFZ 1, C4<z>; HiZ drive
v000002b6bc512490_0 .net "M_DUMP", 0 0, o000002b6bc4cea38;  0 drivers
o000002b6bc4ce498 .functor BUFZ 1, C4<z>; HiZ drive
v000002b6bc513110_0 .net "RESET", 0 0, o000002b6bc4ce498;  0 drivers
v000002b6bc512e90_0 .var "clk", 0 0;
S_000002b6bc4bf8f0 .scope module, "cache" "Cache" 3 24, 4 28 0, S_000002b6bc4bf070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "C_DUMP";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 15 "A1";
    .port_info 4 /INOUT 3 "C1";
    .port_info 5 /INOUT 16 "D1";
    .port_info 6 /INOUT 2 "C2";
    .port_info 7 /INOUT 16 "D2";
    .port_info 8 /OUTPUT 15 "A2";
L_000002b6bc49aba0 .functor BUFZ 15, v000002b6bc510f80_0, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
L_000002b6bc49b930 .functor BUFZ 16, v000002b6bc511200_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000002b6bc432fb0_0 .net "A1", 14 0, L_000002b6bc49b7e0;  alias, 1 drivers
v000002b6bc433050_0 .net "A2", 14 0, L_000002b6bc49aba0;  alias, 1 drivers
v000002b6bc467c70_0 .net8 "C1", 2 0, RS_000002b6bc4ce3a8;  alias, 2 drivers
v000002b6bc467d10_0 .net8 "C2", 1 0, RS_000002b6bc4ce3d8;  alias, 2 drivers
v000002b6bc498050_0 .net "C_DUMP", 0 0, o000002b6bc4ce408;  alias, 0 drivers
v000002b6bc510c60_0 .net "D1", 15 0, L_000002b6bc49b930;  alias, 1 drivers
v000002b6bc5110c0_0 .net8 "D2", 15 0, RS_000002b6bc4ce468;  alias, 2 drivers
v000002b6bc510d00_0 .net "RESET", 0 0, o000002b6bc4ce498;  alias, 0 drivers
v000002b6bc510f80_0 .var "address2", 14 0;
v000002b6bc510440_0 .net "clk", 0 0, v000002b6bc512e90_0;  1 drivers
v000002b6bc510580_0 .var "command1", 2 0;
v000002b6bc511160_0 .var "command2", 1 0;
v000002b6bc5103a0 .array "data", 1023 0, 7 0;
v000002b6bc511200_0 .var "data1", 15 0;
v000002b6bc510ee0_0 .var "data2", 15 0;
v000002b6bc510940 .array "last_used", 31 0, 0 0;
v000002b6bc510300_0 .var/2s "offset", 31 0;
v000002b6bc511020 .array "responded_line", 15 0, 7 0;
v000002b6bc510da0_0 .var/2s "set", 31 0;
v000002b6bc5104e0_0 .var/2s "tag", 31 0;
v000002b6bc510620 .array "tags", 63 0, 9 0;
v000002b6bc510e40 .array "valid_dirty", 63 0, 1 0;
v000002b6bc510bc0_0 .var/2s "where", 31 0;
E_000002b6bc4c36b0 .event posedge, v000002b6bc510440_0;
S_000002b6bc4a3430 .scope task, "ask_for_data" "ask_for_data" 4 150, 4 150 0, S_000002b6bc4bf8f0;
 .timescale 0 0;
E_000002b6bc4c37f0 .event anyedge, v000002b6bc467d10_0;
TD_test.cache.ask_for_data ;
    %fork TD_test.cache.read_address, S_000002b6bc497d30;
    %join;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc510620, 4;
    %pad/u 32;
    %load/vec4 v000002b6bc5104e0_0;
    %cmp/e;
    %jmp/1 T_0.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc510620, 4;
    %pad/u 32;
    %load/vec4 v000002b6bc5104e0_0;
    %cmp/e;
    %flag_or 4, 8;
T_0.2;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc510620, 4;
    %pad/u 32;
    %load/vec4 v000002b6bc5104e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %cast2;
    %store/vec4 v000002b6bc510bc0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %fork TD_test.cache.set_address, S_000002b6bc4cc610;
    %join;
    %fork TD_test.cache.reset_buses2, S_000002b6bc432c90;
    %join;
T_0.3 ;
    %load/vec4 v000002b6bc467d10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.4, 6;
    %wait E_000002b6bc4c37f0;
    %jmp T_0.3;
T_0.4 ;
    %fork TD_test.cache.write_line, S_000002b6bc532e70;
    %join;
T_0.1 ;
    %end;
S_000002b6bc4a35c0 .scope task, "get_asked_data" "get_asked_data" 4 162, 4 162 0, S_000002b6bc4bf8f0;
 .timescale 0 0;
TD_test.cache.get_asked_data ;
    %fork TD_test.cache.read_address, S_000002b6bc497d30;
    %join;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc510620, 4;
    %pad/u 32;
    %load/vec4 v000002b6bc5104e0_0;
    %cmp/e;
    %jmp/1 T_1.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc510620, 4;
    %pad/u 32;
    %load/vec4 v000002b6bc5104e0_0;
    %cmp/e;
    %flag_or 4, 8;
T_1.7;
    %jmp/0xz  T_1.5, 4;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc510620, 4;
    %pad/u 32;
    %load/vec4 v000002b6bc5104e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %cast2;
    %store/vec4 v000002b6bc510bc0_0, 0, 32;
    %jmp T_1.6;
T_1.5 ;
    %fork TD_test.cache.set_address, S_000002b6bc4cc610;
    %join;
    %fork TD_test.cache.reset_buses2, S_000002b6bc432c90;
    %join;
T_1.8 ;
    %load/vec4 v000002b6bc467d10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.9, 6;
    %wait E_000002b6bc4c37f0;
    %jmp T_1.8;
T_1.9 ;
    %fork TD_test.cache.write_line, S_000002b6bc532e70;
    %join;
T_1.6 ;
    %end;
S_000002b6bc497d30 .scope task, "read_address" "read_address" 4 91, 4 91 0, S_000002b6bc4bf8f0;
 .timescale 0 0;
TD_test.cache.read_address ;
    %vpi_call/w 4 92 "$display", "reading a byte on %b block", v000002b6bc432fb0_0 {0 0 0};
    %load/vec4 v000002b6bc432fb0_0;
    %pad/u 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cast2;
    %store/vec4 v000002b6bc5104e0_0, 0, 32;
    %load/vec4 v000002b6bc432fb0_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %cast2;
    %store/vec4 v000002b6bc510da0_0, 0, 32;
    %delay 2, 0;
    %load/vec4 v000002b6bc432fb0_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %vpi_call/w 4 97 "$display", "offset equals to", S<0,vec4,u32> {1 0 0};
    %load/vec4 v000002b6bc432fb0_0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %cast2;
    %store/vec4 v000002b6bc510300_0, 0, 32;
    %delay 6, 0;
    %end;
S_000002b6bc497ec0 .scope task, "reset" "reset" 4 72, 4 72 0, S_000002b6bc4bf8f0;
 .timescale 0 0;
TD_test.cache.reset ;
    %fork t_1, S_000002b6bc467950;
    %jmp t_0;
    .scope S_000002b6bc467950;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b6bc4bfa80_0, 0, 32;
T_3.10 ;
    %load/vec4 v000002b6bc4bfa80_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_3.11, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v000002b6bc4bfa80_0;
    %store/vec4a v000002b6bc510e40, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002b6bc4bfa80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002b6bc4bfa80_0, 0, 32;
    %jmp T_3.10;
T_3.11 ;
    %end;
    .scope S_000002b6bc497ec0;
t_0 %join;
    %end;
S_000002b6bc467950 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 73, 4 73 0, S_000002b6bc497ec0;
 .timescale 0 0;
v000002b6bc4bfa80_0 .var/2s "i", 31 0;
S_000002b6bc467ae0 .scope task, "reset_buses1" "reset_buses1" 4 85, 4 85 0, S_000002b6bc4bf8f0;
 .timescale 0 0;
TD_test.cache.reset_buses1 ;
    %delay 1, 0;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v000002b6bc510580_0, 0, 3;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000002b6bc511200_0, 0, 16;
    %end;
S_000002b6bc432c90 .scope task, "reset_buses2" "reset_buses2" 4 79, 4 79 0, S_000002b6bc4bf8f0;
 .timescale 0 0;
TD_test.cache.reset_buses2 ;
    %delay 1, 0;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v000002b6bc511160_0, 0, 2;
    %pushi/vec4 0, 32767, 15;
    %store/vec4 v000002b6bc510f80_0, 0, 15;
    %end;
S_000002b6bc432e20 .scope task, "send16" "send16" 4 109, 4 109 0, S_000002b6bc4bf8f0;
 .timescale 0 0;
TD_test.cache.send16 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002b6bc510580_0, 0, 3;
    %load/vec4 v000002b6bc510bc0_0;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000002b6bc510300_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc5103a0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002b6bc511200_0, 4, 8;
    %load/vec4 v000002b6bc510bc0_0;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000002b6bc510300_0;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc5103a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002b6bc511200_0, 4, 8;
    %load/vec4 v000002b6bc510bc0_0;
    %pad/s 1;
    %ix/getv/s 4, v000002b6bc510da0_0;
    %store/vec4a v000002b6bc510940, 4, 0;
    %end;
S_000002b6bc4cc2f0 .scope task, "send32" "send32" 4 116, 4 116 0, S_000002b6bc4bf8f0;
 .timescale 0 0;
TD_test.cache.send32 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002b6bc510580_0, 0, 3;
    %load/vec4 v000002b6bc510bc0_0;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000002b6bc510300_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc5103a0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002b6bc511200_0, 4, 8;
    %load/vec4 v000002b6bc510bc0_0;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000002b6bc510300_0;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc5103a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002b6bc511200_0, 4, 8;
    %delay 2, 0;
    %load/vec4 v000002b6bc510bc0_0;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000002b6bc510300_0;
    %addi 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc5103a0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002b6bc511200_0, 4, 8;
    %load/vec4 v000002b6bc510bc0_0;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000002b6bc510300_0;
    %addi 3, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc5103a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002b6bc511200_0, 4, 8;
    %load/vec4 v000002b6bc510bc0_0;
    %pad/s 1;
    %ix/getv/s 4, v000002b6bc510da0_0;
    %store/vec4a v000002b6bc510940, 4, 0;
    %end;
S_000002b6bc4cc480 .scope task, "send8" "send8" 4 103, 4 103 0, S_000002b6bc4bf8f0;
 .timescale 0 0;
TD_test.cache.send8 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002b6bc510580_0, 0, 3;
    %load/vec4 v000002b6bc510bc0_0;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000002b6bc510300_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc5103a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002b6bc511200_0, 4, 8;
    %load/vec4 v000002b6bc510bc0_0;
    %pad/s 1;
    %ix/getv/s 4, v000002b6bc510da0_0;
    %store/vec4a v000002b6bc510940, 4, 0;
    %end;
S_000002b6bc4cc610 .scope task, "set_address" "set_address" 4 176, 4 176 0, S_000002b6bc4bf8f0;
 .timescale 0 0;
TD_test.cache.set_address ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002b6bc511160_0, 0, 2;
    %load/vec4 v000002b6bc5104e0_0;
    %pad/s 10;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002b6bc510f80_0, 4, 10;
    %load/vec4 v000002b6bc510da0_0;
    %pad/s 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002b6bc510f80_0, 4, 5;
    %end;
S_000002b6bc4cc7a0 .scope task, "write16" "write16" 4 133, 4 133 0, S_000002b6bc4bf8f0;
 .timescale 0 0;
TD_test.cache.write16 ;
    %load/vec4 v000002b6bc510c60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %load/vec4 v000002b6bc510bc0_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000002b6bc510300_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002b6bc5103a0, 4, 0;
    %load/vec4 v000002b6bc510c60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %load/vec4 v000002b6bc510bc0_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000002b6bc510300_0;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002b6bc5103a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %load/vec4 v000002b6bc510bc0_0;
    %add;
    %ix/vec4/s 4;
    %flag_mov 8, 4;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000002b6bc510e40, 4, 5;
    %load/vec4 v000002b6bc510bc0_0;
    %pad/s 1;
    %ix/getv/s 4, v000002b6bc510da0_0;
    %store/vec4a v000002b6bc510940, 4, 0;
    %end;
S_000002b6bc532010 .scope task, "write32" "write32" 4 140, 4 140 0, S_000002b6bc4bf8f0;
 .timescale 0 0;
TD_test.cache.write32 ;
    %load/vec4 v000002b6bc510c60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %load/vec4 v000002b6bc510bc0_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000002b6bc510300_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002b6bc5103a0, 4, 0;
    %load/vec4 v000002b6bc510c60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %load/vec4 v000002b6bc510bc0_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000002b6bc510300_0;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002b6bc5103a0, 4, 0;
    %delay 2, 0;
    %load/vec4 v000002b6bc510c60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %load/vec4 v000002b6bc510bc0_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000002b6bc510300_0;
    %addi 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002b6bc5103a0, 4, 0;
    %load/vec4 v000002b6bc510c60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %load/vec4 v000002b6bc510bc0_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000002b6bc510300_0;
    %addi 3, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002b6bc5103a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %load/vec4 v000002b6bc510bc0_0;
    %add;
    %ix/vec4/s 4;
    %flag_mov 8, 4;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000002b6bc510e40, 4, 5;
    %load/vec4 v000002b6bc510bc0_0;
    %pad/s 1;
    %ix/getv/s 4, v000002b6bc510da0_0;
    %store/vec4a v000002b6bc510940, 4, 0;
    %end;
S_000002b6bc533000 .scope task, "write8" "write8" 4 127, 4 127 0, S_000002b6bc4bf8f0;
 .timescale 0 0;
TD_test.cache.write8 ;
    %load/vec4 v000002b6bc510c60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %load/vec4 v000002b6bc510bc0_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000002b6bc510300_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002b6bc5103a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %load/vec4 v000002b6bc510bc0_0;
    %add;
    %ix/vec4/s 4;
    %flag_mov 8, 4;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000002b6bc510e40, 4, 5;
    %load/vec4 v000002b6bc510bc0_0;
    %pad/s 1;
    %ix/getv/s 4, v000002b6bc510da0_0;
    %store/vec4a v000002b6bc510940, 4, 0;
    %end;
S_000002b6bc532e70 .scope task, "write_line" "write_line" 4 182, 4 182 0, S_000002b6bc4bf8f0;
 .timescale 0 0;
TD_test.cache.write_line ;
    %fork t_3, S_000002b6bc5321f0;
    %jmp t_2;
    .scope S_000002b6bc5321f0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b6bc4cc930_0, 0, 32;
T_13.12 ;
    %load/vec4 v000002b6bc4cc930_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.13, 5;
    %load/vec4 v000002b6bc5110c0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000002b6bc4cc930_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000002b6bc511020, 4, 0;
    %load/vec4 v000002b6bc5110c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002b6bc4cc930_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000002b6bc511020, 4, 0;
    %delay 2, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002b6bc4cc930_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002b6bc4cc930_0, 0, 32;
    %jmp T_13.12;
T_13.13 ;
    %end;
    .scope S_000002b6bc532e70;
t_2 %join;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc510e40, 4;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_13.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc510e40, 4;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_13.16;
    %jmp/0xz  T_13.14, 4;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc510e40, 4;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %cast2;
    %store/vec4 v000002b6bc510bc0_0, 0, 32;
    %jmp T_13.15;
T_13.14 ;
    %ix/getv/s 4, v000002b6bc510da0_0;
    %load/vec4a v000002b6bc510940, 4;
    %pad/u 32;
    %inv;
    %cast2;
    %store/vec4 v000002b6bc510bc0_0, 0, 32;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %load/vec4 v000002b6bc510bc0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc510e40, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.17, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002b6bc511160_0, 0, 2;
    %load/vec4 v000002b6bc5104e0_0;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v000002b6bc510da0_0;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %pad/s 15;
    %store/vec4 v000002b6bc510f80_0, 0, 15;
    %fork t_5, S_000002b6bc532380;
    %jmp t_4;
    .scope S_000002b6bc532380;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b6bc463f30_0, 0, 32;
T_13.19 ;
    %load/vec4 v000002b6bc463f30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.20, 5;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %load/vec4 v000002b6bc510bc0_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000002b6bc463f30_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc5103a0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002b6bc510ee0_0, 4, 8;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %load/vec4 v000002b6bc510bc0_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000002b6bc463f30_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc5103a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002b6bc510ee0_0, 4, 8;
    %delay 2, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002b6bc463f30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002b6bc463f30_0, 0, 32;
    %jmp T_13.19;
T_13.20 ;
    %end;
    .scope S_000002b6bc532e70;
t_4 %join;
T_13.17 ;
    %ix/getv/s 4, v000002b6bc510da0_0;
    %load/vec4a v000002b6bc510940, 4;
    %inv;
    %ix/getv/s 4, v000002b6bc510da0_0;
    %store/vec4a v000002b6bc510940, 4, 0;
T_13.15 ;
    %load/vec4 v000002b6bc5104e0_0;
    %pad/s 10;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %load/vec4 v000002b6bc510bc0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002b6bc510620, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %load/vec4 v000002b6bc510bc0_0;
    %add;
    %ix/vec4/s 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000002b6bc510e40, 4, 5;
    %fork t_7, S_000002b6bc5326a0;
    %jmp t_6;
    .scope S_000002b6bc5326a0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b6bc463fd0_0, 0, 32;
T_13.21 ;
    %load/vec4 v000002b6bc463fd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_13.22, 5;
    %ix/getv/s 4, v000002b6bc463fd0_0;
    %load/vec4a v000002b6bc511020, 4;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %load/vec4 v000002b6bc510bc0_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000002b6bc463fd0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002b6bc5103a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002b6bc463fd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002b6bc463fd0_0, 0, 32;
    %jmp T_13.21;
T_13.22 ;
    %end;
    .scope S_000002b6bc532e70;
t_6 %join;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %load/vec4 v000002b6bc510bc0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002b6bc510e40, 4, 0;
    %end;
S_000002b6bc5321f0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 183, 4 183 0, S_000002b6bc532e70;
 .timescale 0 0;
v000002b6bc4cc930_0 .var/2s "i", 31 0;
S_000002b6bc532380 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 197, 4 197 0, S_000002b6bc532e70;
 .timescale 0 0;
v000002b6bc463f30_0 .var/2s "i", 31 0;
S_000002b6bc5326a0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 208, 4 208 0, S_000002b6bc532e70;
 .timescale 0 0;
v000002b6bc463fd0_0 .var/2s "i", 31 0;
S_000002b6bc532ce0 .scope module, "cpu" "CPU" 3 22, 5 17 0, S_000002b6bc4bf070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 16 "D1";
    .port_info 2 /INOUT 3 "C1";
    .port_info 3 /OUTPUT 15 "A1";
L_000002b6bc49b7e0 .functor BUFZ 15, v000002b6bc510800_0, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v000002b6bc5106c0_0 .net "A1", 14 0, L_000002b6bc49b7e0;  alias, 1 drivers
v000002b6bc510760_0 .net8 "C1", 2 0, RS_000002b6bc4ce3a8;  alias, 2 drivers
v000002b6bc510a80_0 .net "D1", 15 0, L_000002b6bc49b930;  alias, 1 drivers
v000002b6bc510800_0 .var "address1", 14 0;
v000002b6bc5108a0_0 .net "clk", 0 0, v000002b6bc512e90_0;  alias, 1 drivers
v000002b6bc5109e0_0 .var/2s "cnt", 31 0;
v000002b6bc510b20_0 .var "command1", 2 0;
S_000002b6bc532830 .scope module, "mem_ctr" "MemCTR" 3 27, 6 21 0, S_000002b6bc4bf070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 15 "A2";
    .port_info 2 /INPUT 1 "M_DUMP";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /INOUT 16 "D2";
    .port_info 5 /INOUT 2 "C2";
v000002b6bc511770_0 .net "A2", 14 0, L_000002b6bc49aba0;  alias, 1 drivers
v000002b6bc511590_0 .net8 "C2", 1 0, RS_000002b6bc4ce3d8;  alias, 2 drivers
v000002b6bc512170_0 .net8 "D2", 15 0, RS_000002b6bc4ce468;  alias, 2 drivers
v000002b6bc511810_0 .net "M_DUMP", 0 0, o000002b6bc4cea38;  alias, 0 drivers
v000002b6bc512990_0 .net "RESET", 0 0, o000002b6bc4ce498;  alias, 0 drivers
v000002b6bc5122b0_0 .var/2s "SEED", 31 0;
v000002b6bc5125d0_0 .var/2s "address", 31 0;
v000002b6bc5113b0_0 .net "clk", 0 0, v000002b6bc512e90_0;  alias, 1 drivers
v000002b6bc5120d0_0 .var "command2", 1 0;
v000002b6bc512cb0_0 .var "data2", 15 0;
v000002b6bc511630 .array "mem", 524287 0, 7 0;
S_000002b6bc532b50 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 6 70, 6 70 0, S_000002b6bc532830;
 .timescale 0 0;
v000002b6bc512850_0 .var/2s "i", 31 0;
S_000002b6bc532510 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 6 84, 6 84 0, S_000002b6bc532830;
 .timescale 0 0;
v000002b6bc5127b0_0 .var/2s "i", 31 0;
S_000002b6bc5329c0 .scope task, "reset" "reset" 6 41, 6 41 0, S_000002b6bc532830;
 .timescale 0 0;
TD_test.mem_ctr.reset ;
    %pushi/vec4 225526, 0, 32;
    %store/vec4 v000002b6bc5122b0_0, 0, 32;
    %fork t_9, S_000002b6bc514900;
    %jmp t_8;
    .scope S_000002b6bc514900;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b6bc512d50_0, 0, 32;
T_14.23 ;
    %load/vec4 v000002b6bc512d50_0;
    %cmpi/s 524288, 0, 32;
    %jmp/0xz T_14.24, 5;
    %vpi_func 6 44 "$random" 32, v000002b6bc5122b0_0 {0 0 0};
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/s 8;
    %ix/getv/s 4, v000002b6bc512d50_0;
    %store/vec4a v000002b6bc511630, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002b6bc512d50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002b6bc512d50_0, 0, 32;
    %jmp T_14.23;
T_14.24 ;
    %end;
    .scope S_000002b6bc5329c0;
t_8 %join;
    %end;
S_000002b6bc514900 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 6 43, 6 43 0, S_000002b6bc5329c0;
 .timescale 0 0;
v000002b6bc512d50_0 .var/i "i", 31 0;
    .scope S_000002b6bc532ce0;
T_15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002b6bc510b20_0, 0, 3;
    %pushi/vec4 0, 32767, 15;
    %store/vec4 v000002b6bc510800_0, 0, 15;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b6bc5109e0_0, 0, 32;
    %end;
    .thread T_15, $init;
    .scope S_000002b6bc532ce0;
T_16 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002b6bc510b20_0, 0, 3;
    %pushi/vec4 1337, 0, 15;
    %store/vec4 v000002b6bc510800_0, 0, 15;
    %delay 4, 0;
    %pushi/vec4 8, 0, 15;
    %store/vec4 v000002b6bc510800_0, 0, 15;
    %delay 1, 0;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v000002b6bc510b20_0, 0, 3;
    %pushi/vec4 0, 32767, 15;
    %store/vec4 v000002b6bc510800_0, 0, 15;
    %delay 1, 0;
T_16.0 ;
    %load/vec4 v000002b6bc510760_0;
    %pad/u 32;
    %cmpi/ne 7, 0, 32;
    %jmp/0xz T_16.1, 4;
    %delay 1, 0;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .thread T_16;
    .scope S_000002b6bc532ce0;
T_17 ;
    %wait E_000002b6bc4c36b0;
    %load/vec4 v000002b6bc510760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %jmp T_17.2;
T_17.0 ;
    %vpi_call/w 5 51 "$display", "CPU: no operation" {0 0 0};
    %jmp T_17.2;
T_17.1 ;
    %vpi_call/w 5 54 "$display", "CPU: response recieved" {0 0 0};
    %jmp T_17.2;
T_17.2 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17;
    .scope S_000002b6bc4bf8f0;
T_18 ;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v000002b6bc510580_0, 0, 3;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v000002b6bc511160_0, 0, 2;
    %pushi/vec4 0, 32767, 15;
    %store/vec4 v000002b6bc510f80_0, 0, 15;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000002b6bc511200_0, 0, 16;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000002b6bc510ee0_0, 0, 16;
    %end;
    .thread T_18, $init;
    .scope S_000002b6bc4bf8f0;
T_19 ;
    %fork TD_test.cache.reset, S_000002b6bc497ec0;
    %join;
    %end;
    .thread T_19;
    .scope S_000002b6bc4bf8f0;
T_20 ;
    %wait E_000002b6bc4c36b0;
    %load/vec4 v000002b6bc510d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %fork TD_test.cache.reset, S_000002b6bc497ec0;
    %join;
T_20.0 ;
    %load/vec4 v000002b6bc498050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %vpi_call/w 4 222 "$dumpfile", "cache_dump.vcd" {0 0 0};
    %vpi_call/w 4 223 "$dumpvars", 32'sb00000000000000000000000000000001, S_000002b6bc4bf8f0 {0 0 0};
T_20.2 ;
    %load/vec4 v000002b6bc467c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %jmp T_20.12;
T_20.4 ;
    %vpi_call/w 4 228 "$display", "CACHE: no operation" {0 0 0};
    %jmp T_20.12;
T_20.5 ;
    %vpi_call/w 4 232 "$display", "CACHE: READ8 recieved" {0 0 0};
    %fork TD_test.cache.get_asked_data, S_000002b6bc4a35c0;
    %join;
    %fork TD_test.cache.send8, S_000002b6bc4cc480;
    %join;
    %fork TD_test.cache.reset_buses1, S_000002b6bc467ae0;
    %join;
    %jmp T_20.12;
T_20.6 ;
    %vpi_call/w 4 239 "$display", "CACHE: READ16 recieved" {0 0 0};
    %fork TD_test.cache.get_asked_data, S_000002b6bc4a35c0;
    %join;
    %fork TD_test.cache.send16, S_000002b6bc432e20;
    %join;
    %fork TD_test.cache.reset_buses1, S_000002b6bc467ae0;
    %join;
    %jmp T_20.12;
T_20.7 ;
    %vpi_call/w 4 246 "$display", "CACHE: READ32 recieved" {0 0 0};
    %fork TD_test.cache.get_asked_data, S_000002b6bc4a35c0;
    %join;
    %fork TD_test.cache.send32, S_000002b6bc4cc2f0;
    %join;
    %fork TD_test.cache.reset_buses1, S_000002b6bc467ae0;
    %join;
    %jmp T_20.12;
T_20.8 ;
    %vpi_call/w 4 253 "$display", "CACHE: INVALIDATE_LINE recieved" {0 0 0};
    %load/vec4 v000002b6bc432fb0_0;
    %pad/u 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cast2;
    %store/vec4 v000002b6bc5104e0_0, 0, 32;
    %load/vec4 v000002b6bc432fb0_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %cast2;
    %store/vec4 v000002b6bc510da0_0, 0, 32;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc510620, 4;
    %pad/u 32;
    %load/vec4 v000002b6bc5104e0_0;
    %cmp/e;
    %jmp/1 T_20.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc510620, 4;
    %pad/u 32;
    %load/vec4 v000002b6bc5104e0_0;
    %cmp/e;
    %flag_or 4, 8;
T_20.15;
    %jmp/0xz  T_20.13, 4;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc510620, 4;
    %pad/u 32;
    %load/vec4 v000002b6bc5104e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %cast2;
    %store/vec4 v000002b6bc510bc0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000002b6bc510da0_0;
    %muli 2, 0, 32;
    %load/vec4 v000002b6bc510bc0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002b6bc510e40, 4, 0;
T_20.13 ;
    %jmp T_20.12;
T_20.9 ;
    %vpi_call/w 4 265 "$display", "CACHE: WRITE8 recieved" {0 0 0};
    %vpi_call/w 4 266 "$display", "writing a byte on %b block", v000002b6bc432fb0_0 {0 0 0};
    %fork TD_test.cache.ask_for_data, S_000002b6bc4a3430;
    %join;
    %fork TD_test.cache.write8, S_000002b6bc533000;
    %join;
    %jmp T_20.12;
T_20.10 ;
    %vpi_call/w 4 273 "$display", "CACHE: WRITE16 recieved" {0 0 0};
    %fork TD_test.cache.ask_for_data, S_000002b6bc4a3430;
    %join;
    %fork TD_test.cache.write16, S_000002b6bc4cc7a0;
    %join;
    %jmp T_20.12;
T_20.11 ;
    %vpi_call/w 4 280 "$display", "CACHE: WRITE32 recieved" {0 0 0};
    %fork TD_test.cache.ask_for_data, S_000002b6bc4a3430;
    %join;
    %fork TD_test.cache.write32, S_000002b6bc532010;
    %join;
    %jmp T_20.12;
T_20.12 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20;
    .scope S_000002b6bc532830;
T_21 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000002b6bc512cb0_0, 0, 16;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v000002b6bc5120d0_0, 0, 2;
    %end;
    .thread T_21, $init;
    .scope S_000002b6bc532830;
T_22 ;
    %fork TD_test.mem_ctr.reset, S_000002b6bc5329c0;
    %join;
    %end;
    .thread T_22;
    .scope S_000002b6bc532830;
T_23 ;
    %wait E_000002b6bc4c36b0;
    %load/vec4 v000002b6bc512990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %fork TD_test.mem_ctr.reset, S_000002b6bc5329c0;
    %join;
T_23.0 ;
    %load/vec4 v000002b6bc511810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %vpi_call/w 6 56 "$dumpfile", "mem_dump.vcd" {0 0 0};
    %vpi_call/w 6 57 "$dumpvars", 32'sb00000000000000000000000000000001, S_000002b6bc532830 {0 0 0};
T_23.2 ;
    %load/vec4 v000002b6bc511590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %jmp T_23.7;
T_23.4 ;
    %vpi_call/w 6 62 "$display", "MEM: no operation" {0 0 0};
    %jmp T_23.7;
T_23.5 ;
    %vpi_call/w 6 65 "$display", "MEM: READ_LINE recieved", " " {0 0 0};
    %vpi_call/w 6 66 "$display", "getting line %b", v000002b6bc511770_0 {0 0 0};
    %load/vec4 v000002b6bc511770_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v000002b6bc5125d0_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002b6bc5120d0_0, 0, 2;
    %fork t_11, S_000002b6bc532b50;
    %jmp t_10;
    .scope S_000002b6bc532b50;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b6bc512850_0, 0, 32;
T_23.8 ;
    %load/vec4 v000002b6bc512850_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.9, 5;
    %load/vec4 v000002b6bc5125d0_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000002b6bc512850_0;
    %muli 2, 0, 32;
    %add;
    %ix/vec4 5;
    %shiftl 5;
    %pushi/vec4 524288, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc511630, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002b6bc512cb0_0, 4, 8;
    %load/vec4 v000002b6bc5125d0_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000002b6bc512850_0;
    %muli 2, 0, 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 5;
    %shiftl 5;
    %pushi/vec4 524288, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %load/vec4a v000002b6bc511630, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002b6bc512cb0_0, 4, 8;
    %delay 2, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002b6bc512850_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002b6bc512850_0, 0, 32;
    %jmp T_23.8;
T_23.9 ;
    %end;
    .scope S_000002b6bc532830;
t_10 %join;
    %delay 1, 0;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v000002b6bc5120d0_0, 0, 2;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000002b6bc512cb0_0, 0, 16;
    %jmp T_23.7;
T_23.6 ;
    %vpi_call/w 6 80 "$display", "MEM: WRITE_LINE recieved", " " {0 0 0};
    %vpi_call/w 6 81 "$display", "writing line %b", v000002b6bc511770_0 {0 0 0};
    %load/vec4 v000002b6bc511770_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v000002b6bc5125d0_0, 0, 32;
    %fork t_13, S_000002b6bc532510;
    %jmp t_12;
    .scope S_000002b6bc532510;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b6bc5127b0_0, 0, 32;
T_23.10 ;
    %load/vec4 v000002b6bc5127b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.11, 5;
    %load/vec4 v000002b6bc512170_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000002b6bc511770_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000002b6bc5127b0_0;
    %muli 2, 0, 32;
    %add;
    %ix/vec4 5;
    %shiftl 5;
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v000002b6bc511630, 4, 0;
    %load/vec4 v000002b6bc512170_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002b6bc511770_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000002b6bc5127b0_0;
    %muli 2, 0, 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 5;
    %shiftl 5;
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v000002b6bc511630, 4, 0;
    %delay 2, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002b6bc5127b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002b6bc5127b0_0, 0, 32;
    %jmp T_23.10;
T_23.11 ;
    %end;
    .scope S_000002b6bc532830;
t_12 %join;
    %delay 184, 0;
    %jmp T_23.7;
T_23.7 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23;
    .scope S_000002b6bc4bf070;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b6bc512e90_0, 0, 1;
    %end;
    .thread T_24, $init;
    .scope S_000002b6bc4bf070;
T_25 ;
    %delay 1, 0;
    %load/vec4 v000002b6bc512e90_0;
    %inv;
    %store/vec4 v000002b6bc512e90_0, 0, 1;
    %load/vec4 v000002b6bc512e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %vpi_call/w 3 33 "$display", "--------------------WIRE INSTANCES----------------------" {0 0 0};
    %vpi_call/w 3 34 "$display", "command1: %d | address1: %B | data1: %B", v000002b6bc511450_0, v000002b6bc512df0_0, v000002b6bc511950_0 {0 0 0};
    %vpi_call/w 3 35 "$display", "command2: %d | address2: %B | data2: %B ", v000002b6bc512350_0, v000002b6bc512210_0, v000002b6bc513070_0 {0 0 0};
    %vpi_call/w 3 36 "$display", "--------------------------------------------------------" {0 0 0};
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000002b6bc4bf070;
T_26 ;
    %delay 230, 0;
    %vpi_call/w 3 41 "$finish" {0 0 0};
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "./cache_mem.sv";
    "./CPU.sv";
    "./mem_ctr.sv";
