-- generated by newgenasym Mon Oct 21 14:58:48 2013

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \24aa025e48\ is
    port (    
	A0:        IN     STD_LOGIC;    
	A1:        IN     STD_LOGIC;    
	A2:        IN     STD_LOGIC;    
	SCL:       IN     STD_LOGIC;    
	SDA:       INOUT  STD_LOGIC;    
	VCC:       IN     STD_LOGIC;    
	VSS:       IN     STD_LOGIC);
end \24aa025e48\;
