<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _system_tb_DUT_CPU_DP1_FUContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
  <script type="text/javascript" src="../scripts/jquery.js"></script>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">Questa</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z0484492237_0067245891_0.htm">system_tb</a>/<a href="z1949200214_3609719958_0.htm">DUT</a>/<a href="z3461427539_0039650898_0.htm">CPU</a>/<a href="z4113661774_0776339550_0.htm">DP1</a>/<a href="z1796242553_1453925339_0.htm">FU</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#8" z="Asel[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#8" z="Asel[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_26.htm#8" z="Bsel[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#8" z="Bsel[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#7" z="RegWr_MEM" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#7" z="RegWr_WB" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[0]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[1]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[2]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[3]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[4]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[5]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[6]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[7]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[8]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[8]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[9]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[9]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[10]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[10]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[11]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[11]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[12]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[12]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[13]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[13]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[14]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[14]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[15]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[15]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[16]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[16]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[17]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[17]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[18]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[18]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[19]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[19]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[20]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[20]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[21]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[21]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[22]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[22]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[23]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[23]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[24]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[24]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[25]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[25]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[26]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[26]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[27]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[27]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[28]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[28]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[29]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[29]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[30]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[30]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_EX[31]" lnk="__HDL_srcfile_26.htm#6"" z="instr_EX[31]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[0]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[1]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[2]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[3]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[4]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[5]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[6]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[7]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[8]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[8]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[9]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[9]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[10]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[10]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[11]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[11]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[12]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[12]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[13]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[13]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[14]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[14]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[15]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[15]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[16]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[16]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[17]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[17]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[18]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[18]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[19]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[19]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[20]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[20]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[21]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[21]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[22]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[22]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[23]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[23]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[24]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[24]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[25]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[25]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[26]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[26]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[27]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[27]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[28]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[28]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[29]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[29]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[30]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[30]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_MEM[31]" lnk="__HDL_srcfile_26.htm#6"" z="instr_MEM[31]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[0]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[1]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[2]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[3]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[4]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[5]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[6]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[7]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[8]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[8]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[9]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[9]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[10]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[10]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[11]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[11]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[12]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[12]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[13]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[13]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[14]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[14]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[15]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[15]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[16]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[16]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[17]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[17]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[18]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[18]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[19]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[19]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[20]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[20]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[21]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[21]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[22]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[22]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[23]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[23]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[24]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[24]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[25]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[25]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[26]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[26]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[27]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[27]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[28]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[28]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[29]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[29]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[30]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[30]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP1/FU/instr_WB[31]" lnk="__HDL_srcfile_26.htm#6"" z="instr_WB[31]" h1="1" h2="1" c="G" p="100.00"/>
  <tr s="9" lnk="__HDL_srcfile_26.htm#12" z="it_EX.opcode" c="R" p="22.72"/>
  <tr cr="c" st="1"  z="RTYPE" h1="3" c="g"/>
  <tr cr="m" st="1"  z="J" h1="0" c="r"/>
  <tr cr="m" st="1"  z="JAL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BEQ" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BNE" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ANDI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="ORI" h1="4" c="g"/>
  <tr cr="m" st="1"  z="XORI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="LUI" h1="2" c="g"/>
  <tr cr="m" st="1"  z="LW" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LBU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LHU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SB" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SH" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SW" h1="2" c="g"/>
  <tr cr="m" st="1"  z="LL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SC" h1="0" c="r"/>
  <tr cr="c" st="1"  z="HALT" h1="1" c="g"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.rs[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.rs[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.rs[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.rs[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.rs[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.rt[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.rt[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.rt[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.rt[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.rt[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.imm[15]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.imm[14]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.imm[13]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.imm[12]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.imm[11]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.imm[10]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.imm[9]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.imm[8]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.imm[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.imm[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.imm[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.imm[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.imm[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.imm[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.imm[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_EX.imm[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr s="9" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.opcode" c="R" p="22.72"/>
  <tr cr="c" st="1"  z="RTYPE" h1="3" c="g"/>
  <tr cr="m" st="1"  z="J" h1="0" c="r"/>
  <tr cr="m" st="1"  z="JAL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BEQ" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BNE" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ANDI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="ORI" h1="4" c="g"/>
  <tr cr="m" st="1"  z="XORI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="LUI" h1="2" c="g"/>
  <tr cr="m" st="1"  z="LW" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LBU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LHU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SB" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SH" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SW" h1="2" c="g"/>
  <tr cr="m" st="1"  z="LL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SC" h1="0" c="r"/>
  <tr cr="c" st="1"  z="HALT" h1="1" c="g"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.rs[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.rs[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.rs[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.rs[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.rs[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.rt[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.rt[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.rt[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.rt[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.rt[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.imm[15]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.imm[14]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.imm[13]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.imm[12]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.imm[11]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.imm[10]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.imm[9]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.imm[8]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.imm[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.imm[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.imm[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.imm[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.imm[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.imm[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.imm[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_MEM.imm[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr s="9" lnk="__HDL_srcfile_26.htm#12" z="it_WB.opcode" c="R" p="22.72"/>
  <tr cr="c" st="1"  z="RTYPE" h1="3" c="g"/>
  <tr cr="m" st="1"  z="J" h1="0" c="r"/>
  <tr cr="m" st="1"  z="JAL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BEQ" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BNE" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ANDI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="ORI" h1="4" c="g"/>
  <tr cr="m" st="1"  z="XORI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="LUI" h1="2" c="g"/>
  <tr cr="m" st="1"  z="LW" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LBU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LHU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SB" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SH" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SW" h1="2" c="g"/>
  <tr cr="m" st="1"  z="LL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SC" h1="0" c="r"/>
  <tr cr="c" st="1"  z="HALT" h1="1" c="g"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.rs[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.rs[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.rs[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.rs[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.rs[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.rt[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.rt[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.rt[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.rt[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.rt[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.imm[15]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.imm[14]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.imm[13]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.imm[12]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.imm[11]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.imm[10]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.imm[9]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.imm[8]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.imm[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.imm[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.imm[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.imm[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.imm[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.imm[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.imm[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#12" z="it_WB.imm[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#7" z="memWr_MEM" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_26.htm#7" z="memtoReg_MEM" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_26.htm#7" z="memtoReg_WB" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="9" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.opcode" c="R" p="22.72"/>
  <tr cr="c" st="1"  z="RTYPE" h1="3" c="g"/>
  <tr cr="m" st="1"  z="J" h1="0" c="r"/>
  <tr cr="m" st="1"  z="JAL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BEQ" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BNE" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ANDI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="ORI" h1="4" c="g"/>
  <tr cr="m" st="1"  z="XORI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="LUI" h1="2" c="g"/>
  <tr cr="m" st="1"  z="LW" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LBU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LHU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SB" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SH" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SW" h1="2" c="g"/>
  <tr cr="m" st="1"  z="LL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SC" h1="0" c="r"/>
  <tr cr="c" st="1"  z="HALT" h1="1" c="g"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.rs[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.rs[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.rs[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.rs[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.rs[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.rt[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.rt[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.rt[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.rt[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.rt[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.rd[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.rd[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.rd[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.rd[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.rd[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.shamt[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.shamt[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.shamt[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.shamt[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.shamt[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr s="9" lnk="__HDL_srcfile_26.htm#11" z="rt_EX.funct" c="R" p="38.46"/>
  <tr cr="c" st="1"  z="SLLV" h1="1" c="g"/>
  <tr cr="m" st="1"  z="SRLV" h1="0" c="r"/>
  <tr cr="c" st="1"  z="JR" h1="1" c="g"/>
  <tr cr="m" st="1"  z="ADD" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SUB" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SUBU" h1="1" c="g"/>
  <tr cr="m" st="1"  z="AND" h1="0" c="r"/>
  <tr cr="m" st="1"  z="OR" h1="0" c="r"/>
  <tr cr="m" st="1"  z="XOR" h1="0" c="r"/>
  <tr cr="c" st="1"  z="NOR" h1="1" c="g"/>
  <tr cr="m" st="1"  z="SLT" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SLTU" h1="1" c="g"/>
  <tr s="9" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.opcode" c="R" p="22.72"/>
  <tr cr="c" st="1"  z="RTYPE" h1="3" c="g"/>
  <tr cr="m" st="1"  z="J" h1="0" c="r"/>
  <tr cr="m" st="1"  z="JAL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BEQ" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BNE" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ANDI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="ORI" h1="4" c="g"/>
  <tr cr="m" st="1"  z="XORI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="LUI" h1="2" c="g"/>
  <tr cr="m" st="1"  z="LW" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LBU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LHU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SB" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SH" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SW" h1="2" c="g"/>
  <tr cr="m" st="1"  z="LL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SC" h1="0" c="r"/>
  <tr cr="c" st="1"  z="HALT" h1="1" c="g"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.rs[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.rs[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.rs[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.rs[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.rs[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.rt[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.rt[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.rt[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.rt[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.rt[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.rd[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.rd[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.rd[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.rd[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.rd[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.shamt[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.shamt[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.shamt[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.shamt[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.shamt[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr s="9" lnk="__HDL_srcfile_26.htm#11" z="rt_MEM.funct" c="R" p="38.46"/>
  <tr cr="c" st="1"  z="SLLV" h1="1" c="g"/>
  <tr cr="m" st="1"  z="SRLV" h1="0" c="r"/>
  <tr cr="c" st="1"  z="JR" h1="1" c="g"/>
  <tr cr="m" st="1"  z="ADD" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SUB" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SUBU" h1="1" c="g"/>
  <tr cr="m" st="1"  z="AND" h1="0" c="r"/>
  <tr cr="m" st="1"  z="OR" h1="0" c="r"/>
  <tr cr="m" st="1"  z="XOR" h1="0" c="r"/>
  <tr cr="c" st="1"  z="NOR" h1="1" c="g"/>
  <tr cr="m" st="1"  z="SLT" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SLTU" h1="1" c="g"/>
  <tr s="9" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.opcode" c="R" p="22.72"/>
  <tr cr="c" st="1"  z="RTYPE" h1="3" c="g"/>
  <tr cr="m" st="1"  z="J" h1="0" c="r"/>
  <tr cr="m" st="1"  z="JAL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BEQ" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BNE" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ANDI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="ORI" h1="4" c="g"/>
  <tr cr="m" st="1"  z="XORI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="LUI" h1="2" c="g"/>
  <tr cr="m" st="1"  z="LW" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LBU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LHU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SB" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SH" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SW" h1="2" c="g"/>
  <tr cr="m" st="1"  z="LL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SC" h1="0" c="r"/>
  <tr cr="c" st="1"  z="HALT" h1="1" c="g"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.rs[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.rs[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.rs[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.rs[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.rs[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.rt[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.rt[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.rt[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.rt[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.rt[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.rd[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.rd[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.rd[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.rd[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.rd[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.shamt[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.shamt[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.shamt[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.shamt[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.shamt[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr s="9" lnk="__HDL_srcfile_26.htm#11" z="rt_WB.funct" c="R" p="38.46"/>
  <tr cr="c" st="1"  z="SLLV" h1="1" c="g"/>
  <tr cr="m" st="1"  z="SRLV" h1="0" c="r"/>
  <tr cr="c" st="1"  z="JR" h1="1" c="g"/>
  <tr cr="m" st="1"  z="ADD" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SUB" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SUBU" h1="1" c="g"/>
  <tr cr="m" st="1"  z="AND" h1="0" c="r"/>
  <tr cr="m" st="1"  z="OR" h1="0" c="r"/>
  <tr cr="m" st="1"  z="XOR" h1="0" c="r"/>
  <tr cr="c" st="1"  z="NOR" h1="1" c="g"/>
  <tr cr="m" st="1"  z="SLT" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SLTU" h1="1" c="g"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
