// Seed: 2576772506
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  for (id_5 = -1 + id_1; 1; id_2 = id_1) wire id_6;
  logic [7:0] id_7, id_8 = id_7[1], id_9;
  module_2 modCall_1 (id_4);
  int id_10 (
      .id_0(id_2),
      .id_1(id_9),
      .id_2(1)
  );
endmodule
module module_1 ();
  wire id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  wire id_2;
  id_3(
      id_1, -1
  );
  wire id_4, id_5;
  assign module_0.id_5 = 0;
  wire id_6;
endmodule
