tarted
grid
device PLLREFMUX
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (
        config bit CP_MUX0[3:0] = 4'b0000,
        config bit CP_MUX1[3:0] = 4'b0000,
        config bit CP_MUX2[3:0] = 4'b0000,
        config bit CP_MUX3[3:0] = 4'b0000,
        config bit CP_ENABLE[3:0] = 4'b0000
    );
    port
    (
// configuration_body_def_on


    config input SC_MUX0[3:0] = 4'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_MUX0[3],SC_MUX0[2],SC_MUX0[1],SC_MUX0[0]" */,

    config input SC_MUX1[3:0] = 4'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_MUX1[3],SC_MUX1[2],SC_MUX1[1],SC_MUX1[0]" */,

    config input SC_MUX2[3:0] = 4'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_MUX2[3],SC_MUX2[2],SC_MUX2[1],SC_MUX2[0]" */,

    config input SC_MUX3[3:0] = 4'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_MUX3[3],SC_MUX3[2],SC_MUX3[1],SC_MUX3[0]" */,

    config input SC_ENABLE[3:0] = 4'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_ENABLE[3],SC_ENABLE[2],SC_ENABLE[1],SC_ENABLE[0]" */,

// configuration_body_def_end

        input CLK_P[3:0] = 4'b1111,
        input CLK_SRB[3:0] = 4'b1111,
        input SEL_U[3:0] = 4'b1111,
        input SEL_D[3:0] = 4'b1111,
        output CLKOUT_P[3:0]
    );
};
//grid device end

//grid device structure netlist started

structure netlist of PLLREFMUX
{
    routing
    {
        ( CLK_P[0] --> CLKOUT_P[0] ) = 150;
        ( CLK_P[0] --> CLKOUT_P[1] ) = 150;
        ( CLK_P[0] --> CLKOUT_P[2] ) = 150;
        ( CLK_P[0] --> CLKOUT_P[3] ) = 150;
        ( CLK_P[1] --> CLKOUT_P[0] ) = 150;
        ( CLK_P[1] --> CLKOUT_P[1] ) = 150;
        ( CLK_P[1] --> CLKOUT_P[2] ) = 150;
        ( CLK_P[1] --> CLKOUT_P[3] ) = 150;
        ( CLK_P[2] --> CLKOUT_P[0] ) = 150;
        ( CLK_P[2] --> CLKOUT_P[1] ) = 150;
        ( CLK_P[2] --> CLKOUT_P[2] ) = 150;
        ( CLK_P[2] --> CLKOUT_P[3] ) = 150;
        ( CLK_P[3] --> CLKOUT_P[0] ) = 150;
        ( CLK_P[3] --> CLKOUT_P[1] ) = 150;
        ( CLK_P[3] --> CLKOUT_P[2] ) = 150;
        ( CLK_P[3] --> CLKOUT_P[3] ) = 150;
        ( CLK_SRB[0] --> CLKOUT_P[0] ) = 150;
        ( CLK_SRB[0] --> CLKOUT_P[1] ) = 150;
        ( CLK_SRB[0] --> CLKOUT_P[2] ) = 150;
        ( CLK_SRB[0] --> CLKOUT_P[3] ) = 150;
        ( CLK_SRB[1] --> CLKOUT_P[0] ) = 150;
        ( CLK_SRB[1] --> CLKOUT_P[1] ) = 150;
        ( CLK_SRB[1] --> CLKOUT_P[2] ) = 150;
        ( CLK_SRB[1] --> CLKOUT_P[3] ) = 150;
        ( CLK_SRB[2] --> CLKOUT_P[0] ) = 150;
        ( CLK_SRB[2] --> CLKOUT_P[1] ) = 150;
        ( CLK_SRB[2] --> CLKOUT_P[2] ) = 150;
        ( CLK_SRB[2] --> CLKOUT_P[3] ) = 150;
        ( CLK_SRB[3] --> CLKOUT_P[0] ) = 150;
        ( CLK_SRB[3] --> CLKOUT_P[1] ) = 150;
        ( CLK_SRB[3] --> CLKOUT_P[2] ) = 150;
        ( CLK_SRB[3] --> CLKOUT_P[3] ) = 150;

    }
};
//grid device structure netlist end
//grid device configure body started

configuration cfg of PLLREFMUX
{

 // assign config body begin
    SC_MUX0   :=  CP_MUX0;
    SC_MUX1   :=  CP_MUX1;
    SC_MUX2   :=  CP_MUX2;
    SC_MUX3   :=  CP_MUX3;
    SC_ENABLE  :=  CP_ENABLE;
// assign config body end
    if ( CLK_P[0] --> CLKOUT_P[0] )
    {
        SC_ENABLE[0] := 1'b1;
        SC_MUX0 := 4'b0001;
    }

    if ( CLK_P[1] --> CLKOUT_P[0] )
    {
        SC_ENABLE[0] := 1'b1;
        SC_MUX0 := 4'b0010;
    }

    if ( CLK_P[2] --> CLKOUT_P[0] )
    {
        SC_ENABLE[0] := 1'b1;
        SC_MUX0 := 4'b0011;
    }

    if ( CLK_P[3] --> CLKOUT_P[0] )
    {
        SC_ENABLE[0] := 1'b1;
        SC_MUX0 := 4'b0100;
    }

    if ( CLK_SRB[0] --> CLKOUT_P[0] )
    {
        SC_ENABLE[0] := 1'b1;
        SC_MUX0 := 4'b0101;
    }

    if ( CLK_SRB[1] --> CLKOUT_P[0] )
    {
        SC_ENABLE[0] := 1'b1;
        SC_MUX0 := 4'b0110;
    }

    if ( CLK_SRB[2] --> CLKOUT_P[0] )
    {
        SC_ENABLE[0] := 1'b1;
        SC_MUX0 := 4'b0111;
    }

    if ( CLK_SRB[3] --> CLKOUT_P[0] )
    {
        SC_ENABLE[0] := 1'b1;
        SC_MUX0 := 4'b1000;
    }

    if ( CLK_P[0] --> CLKOUT_P[1] )
    {
        SC_ENABLE[1] := 1'b1;
        SC_MUX1 := 4'b0001;
    }

    if ( CLK_P[1] --> CLKOUT_P[1] )
    {
        SC_ENABLE[1] := 1'b1;
        SC_MUX1 := 4'b0010;
    }

    if ( CLK_P[2] --> CLKOUT_P[1] )
    {
        SC_ENABLE[1] := 1'b1;
        SC_MUX1 := 4'b0011;
    }

    if ( CLK_P[3] --> CLKOUT_P[1] )
    {
        SC_ENABLE[1] := 1'b1;
        SC_MUX1 := 4'b0100;
    }

    if ( CLK_SRB[0] --> CLKOUT_P[1] )
    {
        SC_ENABLE[1] := 1'b1;
        SC_MUX1 := 4'b0101;
    }

    if ( CLK_SRB[1] --> CLKOUT_P[1] )
    {
        SC_ENABLE[1] := 1'b1;
        SC_MUX1 := 4'b0110;
    }

    if ( CLK_SRB[2] --> CLKOUT_P[1] )
    {
        SC_ENABLE[1] := 1'b1;
        SC_MUX1 := 4'b0111;
    }

    if ( CLK_SRB[3] --> CLKOUT_P[1] )
    {
        SC_ENABLE[1] := 1'b1;
        SC_MUX1 := 4'b1000;
    }

    if ( CLK_P[0] --> CLKOUT_P[2] )
    {
        SC_ENABLE[2] := 1'b1;
        SC_MUX2 := 4'b0001;
    }

    if ( CLK_P[1] --> CLKOUT_P[2] )
    {
        SC_ENABLE[2] := 1'b1;
        SC_MUX2 := 4'b0010;
    }

    if ( CLK_P[2] --> CLKOUT_P[2] )
    {
        SC_ENABLE[2] := 1'b1;
        SC_MUX2 := 4'b0011;
    }

    if ( CLK_P[3] --> CLKOUT_P[2] )
    {
        SC_ENABLE[2] := 1'b1;
        SC_MUX2 := 4'b0100;
    }

    if ( CLK_SRB[0] --> CLKOUT_P[2] )
    {
        SC_ENABLE[2] := 1'b1;
        SC_MUX2 := 4'b0101;
    }

    if ( CLK_SRB[1] --> CLKOUT_P[2] )
    {
        SC_ENABLE[2] := 1'b1;
        SC_MUX2 := 4'b0110;
    }

    if ( CLK_SRB[2] --> CLKOUT_P[2] )
    {
        SC_ENABLE[2] := 1'b1;
        SC_MUX2 := 4'b0111;
    }

    if ( CLK_SRB[3] --> CLKOUT_P[2] )
    {
        SC_ENABLE[2] := 1'b1;
        SC_MUX2 := 4'b1000;
    }

    if ( CLK_P[0] --> CLKOUT_P[3] )
    {
        SC_ENABLE[3] := 1'b1;
        SC_MUX3 := 4'b0001;
    }

    if ( CLK_P[1] --> CLKOUT_P[3] )
    {
        SC_ENABLE[3] := 1'b1;
        SC_MUX3 := 4'b0010;
    }

    if ( CLK_P[2] --> CLKOUT_P[3] )
    {
        SC_ENABLE[3] := 1'b1;
        SC_MUX3 := 4'b0011;
    }

    if ( CLK_P[3] --> CLKOUT_P[3] )
    {
        SC_ENABLE[3] := 1'b1;
        SC_MUX3 := 4'b0100;
    }

    if ( CLK_SRB[0] --> CLKOUT_P[3] )
    {
        SC_ENABLE[3] := 1'b1;
        SC_MUX3 := 4'b0101;
    }

    if ( CLK_SRB[1] --> CLKOUT_P[3] )
    {
        SC_ENABLE[3] := 1'b1;
        SC_MUX3 := 4'b0110;
    }

    if ( CLK_SRB[2] --> CLKOUT_P[3] )
    {
        SC_ENABLE[3] := 1'b1;
        SC_MUX3 := 4'b0111;
    }

    if ( CLK_SRB[3] --> CLKOUT_P[3] )
    {
        SC_ENABLE[3] := 1'b1;
        SC_MUX3 := 4'b1000;
    }

};

//grid device configure body end

