I 000054 55 42275         1311501991017 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311501991017 2011.07.24 14:36:31)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501990930)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 175 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13100 0 176 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 177 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~13102 0 178 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 183 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 184 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 185 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~13104 0 186 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13106 0 188 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1362 0 140 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1364 0 141 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1366 0 142 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1368 0 143 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1370 0 144 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1372 0 145 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1374 0 146 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1356 0 132 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1358 0 133 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 134 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1360 0 135 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (PC_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 165 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 166 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 167 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1396 0 168 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1398 0 170 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 201 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 202 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13112 0 203 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~13108 0 193 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 194 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13110 0 195 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 196 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1376 0 151 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1378 0 152 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1380 0 153 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1382 0 154 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1384 0 155 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1386 0 156 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1388 0 157 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1390 0 158 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1392 0 159 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1394 0 160 (_entity (_out ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address0 ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal Address1 ~INTEGER~range~0~to~15~1346 0 119 (_entity (_in ))))
        (_port (_internal DataIn0 ~std_ulogic_vector{15~downto~0}~1348 0 120 (_entity (_in ))))
        (_port (_internal DataIn1 ~std_ulogic_vector{15~downto~0}~1350 0 121 (_entity (_in ))))
        (_port (_internal M_Read0 ~extieee.std_logic_1164.std_ulogic 0 122 (_entity (_in ))))
        (_port (_internal M_Read1 ~extieee.std_logic_1164.std_ulogic 0 123 (_entity (_in ))))
        (_port (_internal M_Write0 ~extieee.std_logic_1164.std_ulogic 0 124 (_entity (_in ))))
        (_port (_internal M_Write1 ~extieee.std_logic_1164.std_ulogic 0 125 (_entity (_in ))))
        (_port (_internal DataOut0 ~std_ulogic_vector{15~downto~0}~1352 0 126 (_entity (_out ))))
        (_port (_internal DataOut1 ~std_ulogic_vector{15~downto~0}~1354 0 127 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC_0 0 311 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
  )
  (_instantiation AC_1 0 319 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(1)))
      ((Output)(BUS21181))
    )
  )
  (_instantiation ALU_Unit_0 0 327 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS23544))
      ((Z)(NET20165))
    )
  )
  (_instantiation ALU_Unit_1 0 340 (_component ALU )
    (_port
      ((D)(BUS21321))
      ((Input0)(BUS21181))
      ((Input1)(BUS21175))
      ((T)(BUS21422))
      ((C)(NET21139))
      ((E)(NET21147))
      ((N)(NET21155))
      ((Output)(BUS21400))
      ((Z)(NET21691))
    )
  )
  (_instantiation AR_0 0 353 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
  )
  (_instantiation AR_1 0 363 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS21244))
      ((LD)(NET21119))
      ((Output)(BUS21202))
    )
  )
  (_instantiation Address_Convertor_0 0 373 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
  )
  (_instantiation Address_Convertor_1 0 379 (_component Convertor )
    (_port
      ((Input)(BUS21202))
      ((Output)(NET21071))
    )
  )
  (_instantiation Addressing_MUX_0 0 385 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
  )
  (_instantiation Addressing_MUX_1 0 396 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS21202))
      ((Input1)(BUS21090))
      ((Input2)(BUS21097))
      ((Input3)(BUS21077))
      ((S)(BUS21234))
      ((T)(BUS21447))
      ((Output)(BUS21250))
    )
  )
  (_instantiation CR_0 0 407 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
  )
  (_instantiation CR_1 0 417 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS21081))
      ((LD)(NET21133))
      ((Output)(BUS21214))
    )
  )
  (_instantiation Destination_Decoder_0 0 427 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
  )
  (_instantiation Destination_Decoder_1 0 433 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS21188))
      ((Output)(BUS21585))
    )
  )
  (_instantiation Destination_Synchron_0 0 439 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
  )
  (_instantiation Destination_Synchron_1 0 446 (_component destination_sync )
    (_port
      ((Destination_In)(BUS21585))
      ((T)(BUS21447))
      ((Destination_Out)(BUS21369))
    )
  )
  (_instantiation Flow_Control_Unit_0 0 453 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
  )
  (_instantiation Flow_Control_Unit_1 0 472 (_component Flow_Control )
    (_port
      ((C)(NET21139))
      ((D)(BUS21321))
      ((E)(NET21147))
      ((N)(NET21155))
      ((Source)(BUS21313))
      ((T)(BUS21422))
      ((Z)(NET21691))
      ((Inc_PC)(NET24747))
      ((Load_AR)(NET21119))
      ((Load_CR)(NET21133))
      ((Load_PC)(NET24711))
      ((MUX_0)(NET21115))
      ((MUX_1)(NET21111))
      ((MUX_2)(NET21103))
      ((Read_M)(NET23333))
    )
  )
  (_instantiation IR_0 0 491 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
  )
  (_instantiation IR_1 0 499 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21165))
      ((LD)(BUS21422(1)))
      ((Output)(BUS21163))
    )
  )
  (_instantiation IR_Parser_Unit_0 0 507 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
  )
  (_instantiation IR_Parser_Unit_1 0 517 (_component IR_Parser )
    (_port
      ((Input)(BUS21163))
      ((Address)(BUS21226))
      ((Addressing_Mode)(BUS21234))
      ((Destination)(BUS21188))
      ((Operator)(BUS21192))
      ((Source)(BUS21313))
    )
  )
  (_instantiation MUX0_0 0 527 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
  )
  (_instantiation MUX0_1 0 535 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS21214))
      ((Input1)(BUS21202))
      ((S)(NET21115))
      ((Output)(BUS21220))
    )
  )
  (_instantiation MUX1_0 0 543 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
  )
  (_instantiation MUX1_1 0 551 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS21081))
      ((Input1)(BUS21226))
      ((S)(NET21111))
      ((Output)(BUS21256))
    )
  )
  (_instantiation MUX2_0 0 559 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
  )
  (_instantiation MUX2_1 0 567 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS21256))
      ((Input1)(BUS21250))
      ((S)(NET21103))
      ((Output)(BUS21244))
    )
  )
  (_instantiation Memory_Adapter_0 0 575 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
  )
  (_instantiation Memory_Adapter_1 0 581 (_component Address_Adapter )
    (_port
      ((Input)(BUS21165))
      ((Output)(BUS21090))
    )
  )
  (_instantiation Operator_Decoder_0 0 587 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
  )
  (_instantiation Operator_Decoder_1 0 593 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS21192))
      ((Output)(BUS21321))
    )
  )
  (_instantiation PC_0 0 599 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
  )
  (_instantiation PC_1 0 609 (_component PC_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET24747))
      ((Input)(BUS21220))
      ((LD)(NET24711))
      ((Output)(BUS21081))
    )
  )
  (_instantiation R0_0 0 619 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
  )
  (_instantiation R0_1 0 627 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(1)))
      ((Output)(BUS21280))
    )
  )
  (_instantiation R1_0 0 635 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
  )
  (_instantiation R1_1 0 643 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(3)))
      ((Output)(BUS21262))
    )
  )
  (_instantiation R2_0 0 651 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
  )
  (_instantiation R2_1 0 659 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(4)))
      ((Output)(BUS21268))
    )
  )
  (_instantiation R3_0 0 667 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
  )
  (_instantiation R3_1 0 675 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(5)))
      ((Output)(BUS21274))
    )
  )
  (_instantiation R4_0 0 683 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
  )
  (_instantiation R4_1 0 691 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(6)))
      ((Output)(BUS21287))
    )
  )
  (_instantiation R5_0 0 699 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
  )
  (_instantiation R5_1 0 707 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(7)))
      ((Output)(BUS21293))
    )
  )
  (_instantiation Regisster_Adapter_1 0 715 (_component Address_Adapter )
    (_port
      ((Input)(BUS21280))
      ((Output)(BUS21077))
    )
  )
  (_instantiation Register_Adapter_0 0 721 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
  )
  (_instantiation Relative_Address_Unit_0 0 727 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
  )
  (_instantiation Relative_Address_Unit_1 0 734 (_component Address_Adder )
    (_port
      ((Memory)(BUS21090))
      ((PC)(BUS21081))
      ((Relative_Address)(BUS21097))
    )
  )
  (_instantiation SC_0 0 741 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
  )
  (_instantiation SC_1 0 748 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET21065))
      ((Output)(BUS21447))
    )
  )
  (_instantiation SC_Clean_0 0 755 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
  )
  (_instantiation SC_Clean_1 0 763 (_component SC_Cleaner )
    (_port
      ((D)(BUS21321))
      ((Set_CPU)(Reset))
      ((T)(BUS21422))
      ((Clear)(NET21065))
    )
  )
  (_instantiation SC_Decoder_0 0 771 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
  )
  (_instantiation SC_Decoder_1 0 777 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS21447))
      ((Output)(BUS21422))
    )
  )
  (_instantiation Source_MUX_0 0 783 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
  )
  (_instantiation Source_MUX_1 0 797 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS21165))
      ((Input1)(BUS21181))
      ((Input2)(BUS21280))
      ((Input3)(BUS21262))
      ((Input4)(BUS21268))
      ((Input5)(BUS21274))
      ((Input6)(BUS21287))
      ((Input7)(BUS21293))
      ((S)(BUS21313))
      ((Output)(BUS21175))
    )
  )
  (_instantiation Synchron_Memory_Unit 0 811 (_component Memory_16x16 )
    (_port
      ((Address0)(NET327))
      ((Address1)(NET21071))
      ((DataIn0)(BUS23544))
      ((DataIn1)(BUS21400))
      ((M_Read0)(NET609))
      ((M_Read1)(NET23333))
      ((M_Write0)(BUS2830(0)))
      ((M_Write1)(BUS21369(0)))
      ((DataOut0)(BUS1014))
      ((DataOut1)(BUS21165))
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~INTEGER~range~0~to~15~1346 0 119 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1348 0 120 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1352 0 126 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1354 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1356 0 132 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1358 0 133 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1360 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1362 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1364 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1366 0 142 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1368 0 143 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1370 0 144 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1372 0 145 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1374 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1376 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1378 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1380 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1382 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1384 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1386 0 156 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1388 0 157 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1390 0 158 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1392 0 159 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1394 0 160 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1396 0 168 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1398 0 170 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13100 0 176 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13102 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13104 0 186 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13106 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13108 0 193 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13110 0 195 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13112 0 203 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 208 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 212 (_architecture (_uni ))))
    (_signal (_internal NET21065 ~extieee.std_logic_1164.std_ulogic 0 213 (_architecture (_uni ))))
    (_signal (_internal NET21071 ~extSTD.STANDARD.INTEGER 0 214 (_architecture (_uni ))))
    (_signal (_internal NET21103 ~extieee.std_logic_1164.std_ulogic 0 215 (_architecture (_uni ))))
    (_signal (_internal NET21111 ~extieee.std_logic_1164.std_ulogic 0 216 (_architecture (_uni ))))
    (_signal (_internal NET21115 ~extieee.std_logic_1164.std_ulogic 0 217 (_architecture (_uni ))))
    (_signal (_internal NET21119 ~extieee.std_logic_1164.std_ulogic 0 218 (_architecture (_uni ))))
    (_signal (_internal NET21133 ~extieee.std_logic_1164.std_ulogic 0 219 (_architecture (_uni ))))
    (_signal (_internal NET21139 ~extieee.std_logic_1164.std_ulogic 0 220 (_architecture (_uni ))))
    (_signal (_internal NET21147 ~extieee.std_logic_1164.std_ulogic 0 221 (_architecture (_uni ))))
    (_signal (_internal NET21155 ~extieee.std_logic_1164.std_ulogic 0 222 (_architecture (_uni ))))
    (_signal (_internal NET21691 ~extieee.std_logic_1164.std_ulogic 0 223 (_architecture (_uni ))))
    (_signal (_internal NET23333 ~extieee.std_logic_1164.std_ulogic 0 224 (_architecture (_uni ))))
    (_signal (_internal NET24711 ~extieee.std_logic_1164.std_ulogic 0 225 (_architecture (_uni ))))
    (_signal (_internal NET24747 ~extieee.std_logic_1164.std_ulogic 0 226 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 227 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 228 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 229 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 230 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 231 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 232 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 233 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 234 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 235 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 236 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 237 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 238 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 239 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13114 0 240 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13114 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13114 0 241 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13114 0 242 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13114 0 243 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13116 0 244 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13116 0 244 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13118 0 245 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13118 0 245 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13118 0 246 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13118 0 247 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13118 0 248 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13118 0 249 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13120 0 250 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13120 0 250 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13118 0 251 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13118 0 252 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13118 0 253 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13114 0 254 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13114 0 255 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13114 0 256 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13114 0 257 (_architecture (_uni ))))
    (_signal (_internal BUS21077 ~std_ulogic_vector{3~downto~0}~13118 0 258 (_architecture (_uni ))))
    (_signal (_internal BUS21081 ~std_ulogic_vector{3~downto~0}~13118 0 259 (_architecture (_uni ))))
    (_signal (_internal BUS21090 ~std_ulogic_vector{3~downto~0}~13118 0 260 (_architecture (_uni ))))
    (_signal (_internal BUS21097 ~std_ulogic_vector{3~downto~0}~13118 0 261 (_architecture (_uni ))))
    (_signal (_internal BUS21163 ~std_ulogic_vector{15~downto~0}~13114 0 262 (_architecture (_uni ))))
    (_signal (_internal BUS21165 ~std_ulogic_vector{15~downto~0}~13114 0 263 (_architecture (_uni ))))
    (_signal (_internal BUS21175 ~std_ulogic_vector{15~downto~0}~13114 0 264 (_architecture (_uni ))))
    (_signal (_internal BUS21181 ~std_ulogic_vector{15~downto~0}~13114 0 265 (_architecture (_uni ))))
    (_signal (_internal BUS21188 ~std_ulogic_vector{2~downto~0}~13116 0 266 (_architecture (_uni ))))
    (_signal (_internal BUS21192 ~std_ulogic_vector{3~downto~0}~13118 0 267 (_architecture (_uni ))))
    (_signal (_internal BUS21202 ~std_ulogic_vector{3~downto~0}~13118 0 268 (_architecture (_uni ))))
    (_signal (_internal BUS21214 ~std_ulogic_vector{3~downto~0}~13118 0 269 (_architecture (_uni ))))
    (_signal (_internal BUS21220 ~std_ulogic_vector{3~downto~0}~13118 0 270 (_architecture (_uni ))))
    (_signal (_internal BUS21226 ~std_ulogic_vector{3~downto~0}~13118 0 271 (_architecture (_uni ))))
    (_signal (_internal BUS21234 ~std_ulogic_vector{1~downto~0}~13120 0 272 (_architecture (_uni ))))
    (_signal (_internal BUS21244 ~std_ulogic_vector{3~downto~0}~13118 0 273 (_architecture (_uni ))))
    (_signal (_internal BUS21250 ~std_ulogic_vector{3~downto~0}~13118 0 274 (_architecture (_uni ))))
    (_signal (_internal BUS21256 ~std_ulogic_vector{3~downto~0}~13118 0 275 (_architecture (_uni ))))
    (_signal (_internal BUS21262 ~std_ulogic_vector{15~downto~0}~13114 0 276 (_architecture (_uni ))))
    (_signal (_internal BUS21268 ~std_ulogic_vector{15~downto~0}~13114 0 277 (_architecture (_uni ))))
    (_signal (_internal BUS21274 ~std_ulogic_vector{15~downto~0}~13114 0 278 (_architecture (_uni ))))
    (_signal (_internal BUS21280 ~std_ulogic_vector{15~downto~0}~13114 0 279 (_architecture (_uni ))))
    (_signal (_internal BUS21287 ~std_ulogic_vector{15~downto~0}~13114 0 280 (_architecture (_uni ))))
    (_signal (_internal BUS21293 ~std_ulogic_vector{15~downto~0}~13114 0 281 (_architecture (_uni ))))
    (_signal (_internal BUS21313 ~std_ulogic_vector{2~downto~0}~13116 0 282 (_architecture (_uni ))))
    (_signal (_internal BUS21321 ~std_ulogic_vector{15~downto~0}~13114 0 283 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13122 0 284 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS21369 ~std_ulogic_vector{7~downto~0}~13122 0 284 (_architecture (_uni ))))
    (_signal (_internal BUS21400 ~std_ulogic_vector{15~downto~0}~13114 0 285 (_architecture (_uni ))))
    (_signal (_internal BUS21422 ~std_ulogic_vector{7~downto~0}~13122 0 286 (_architecture (_uni ))))
    (_signal (_internal BUS21447 ~std_ulogic_vector{2~downto~0}~13116 0 287 (_architecture (_uni ))))
    (_signal (_internal BUS21585 ~std_ulogic_vector{7~downto~0}~13122 0 288 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13114 0 289 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13114 0 290 (_architecture (_uni ))))
    (_signal (_internal BUS23544 ~std_ulogic_vector{15~downto~0}~13114 0 291 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13116 0 292 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13114 0 293 (_architecture (_uni ))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13122 0 294 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13118 0 295 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13122 0 296 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13118 0 297 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13118 0 298 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13118 0 299 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13122 0 300 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13116 0 301 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 304 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 305 (_architecture (_uni ))))
    (_process
      (line__828(_architecture 0 0 828 (_assignment (_simple)(_target(92)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000062 55 2362          1311501991217 Design_Register_4_Bit
(_unit VHDL (register_4_bit 0 5 (design_register_4_bit 0 9 ))
  (_version v33)
  (_time 1311501991217 2011.07.24 14:36:31)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/register 4 bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501991140)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 0 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(4)(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1891          1311501991389 Designe_Convertor
(_unit VHDL (convertor 0 5 (designe_convertor 0 9 ))
  (_version v33)
  (_time 1311501991388 2011.07.24 14:36:31)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/std ulogic vector to integer.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501991323)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 0 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000050 55 3593          1311501991714 IR_Parser
(_unit VHDL (ir_parser 0 4 (ir_parser 0 9 ))
  (_version v33)
  (_time 1311501991713 2011.07.24 14:36:31)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/ir parser.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501991501)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 0 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 0 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 0 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 0 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000059 55 1783          1311501991888 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 0 4 (design_decoder_3x8 0 8 ))
  (_version v33)
  (_time 1311501991887 2011.07.24 14:36:31)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/decoder 3x8.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501991838)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000056 55 1608          1311501992099 Designe_MUX_2x1
(_unit VHDL (mux_2x1 0 4 (designe_mux_2x1 0 8 ))
  (_version v33)
  (_time 1311501992098 2011.07.24 14:36:32)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/mux 2x1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992038)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
I 000061 55 4572          1311501992289 Designe_Memory_16x16
(_unit VHDL (memory_16x16 0 4 (designe_memory_16x16 0 9 ))
  (_version v33)
  (_time 1311501992288 2011.07.24 14:36:32)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/memory 16x16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992233)
    (_use )
  )
  (_object
    (_port (_internal M_Read0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Read1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~121 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address0 ~INTEGER~range~0~to~15~121 0 5 (_entity (_in ))))
    (_port (_internal Address1 ~INTEGER~range~0~to~15~121 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~123 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn0 ~std_ulogic_vector{15~downto~0}~123 0 6 (_entity (_in ))))
    (_port (_internal DataIn1 ~std_ulogic_vector{15~downto~0}~123 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~127 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut0 ~std_ulogic_vector{15~downto~0}~127 0 6 (_entity (_out ))))
    (_port (_internal DataOut1 ~std_ulogic_vector{15~downto~0}~127 0 6 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~138 0 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1317 0 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 0 16 (_array ~std_ulogic_vector{15~downto~0}~1317 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 0 17 (_process 0 ((((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(8)(9))(_sensitivity(2)(3)(0)(5)(1)(4))(_read(6)(7)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000056 55 2463          1311501992512 Designe_MUX_4x1
(_unit VHDL (mux_4x1 0 4 (designe_mux_4x1 0 8 ))
  (_version v33)
  (_time 1311501992512 2011.07.24 14:36:32)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/mux 4x1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992446)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6))(_sensitivity(4)(2)(3)(5)(1)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000065 55 1889          1311501992701 Designe_Destination_Sync
(_unit VHDL (destination_sync 0 4 (designe_destination_sync 0 9 ))
  (_version v33)
  (_time 1311501992701 2011.07.24 14:36:32)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/destination sync.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992646)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000064 55 1833          1311501992912 Design_Sequence_Counter
(_unit VHDL (sequence_counter 0 5 (design_sequence_counter 0 9 ))
  (_version v33)
  (_time 1311501992912 2011.07.24 14:36:32)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/sequence counter.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992845)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 0 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000056 55 2573          1311501993080 Designe_MUX_8x1
(_unit VHDL (mux_8x1 0 4 (designe_mux_8x1 0 8 ))
  (_version v33)
  (_time 1311501993080 2011.07.24 14:36:33)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/mux 8x1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993047)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(9))(_sensitivity(1)(2)(3)(4)(0)(7)(5)(6)(8)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000058 55 1612          1311501993304 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 0 4 (design_sc_cleaner 0 8 ))
  (_version v33)
  (_time 1311501993304 2011.07.24 14:36:33)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/sc cleaner.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993249)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(3)(0)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000056 55 2338          1311501993518 Design_PC_4_Bit
(_unit VHDL (pc_4_bit 0 5 (design_pc_4_bit 0 9 ))
  (_version v33)
  (_time 1311501993518 2011.07.24 14:36:33)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/pc 4 bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993444)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 0 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(2)(1)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Design_PC_4_Bit 1 -1
  )
)
I 000051 55 3458          1311501993740 Design_ALU
(_unit VHDL (alu 0 5 (design_alu 0 10 ))
  (_version v33)
  (_time 1311501993741 2011.07.24 14:36:33)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/alu.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993671)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 0 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(8)(7)(4)(5)(6))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000063 55 2170          1311501993933 Design_Register_16_Bit
(_unit VHDL (register_16_bit 0 5 (design_register_16_bit 0 9 ))
  (_version v33)
  (_time 1311501993932 2011.07.24 14:36:33)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/register 16 bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993883)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 0 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000062 55 2145          1311501994132 Designe_Address_Adder
(_unit VHDL (address_adder 0 5 (designe_address_adder 0 9 ))
  (_version v33)
  (_time 1311501994132 2011.07.24 14:36:34)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/address adder.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501994087)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 0 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000064 55 1639          1311501994332 Designe_Address_Adapter
(_unit VHDL (address_adapter 0 4 (designe_address_adapter 0 8 ))
  (_version v33)
  (_time 1311501994332 2011.07.24 14:36:34)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/address adaptor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501994280)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000061 55 2906          1311501994534 Designe_Flow_Control
(_unit VHDL (flow_control 0 4 (designe_flow_control 0 9 ))
  (_version v33)
  (_time 1311501994534 2011.07.24 14:36:34)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/flow control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501994484)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(9)(7)(11)(6)(4)(10)(5)(8))(_sensitivity(3)(1)(2)(0)(14)(13)(12)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2400          1311501994755 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 0 4 (design_decoder_4x16 0 8 ))
  (_version v33)
  (_time 1311501994754 2011.07.24 14:36:34)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/decoder 4x16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501994705)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
V 000054 55 52131         1311501995036 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311501995035 2011.07.24 14:36:35)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501990930)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 175 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13100 0 176 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 177 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~13102 0 178 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 183 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 184 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 185 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~13104 0 186 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13106 0 188 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1362 0 140 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1364 0 141 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1366 0 142 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1368 0 143 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1370 0 144 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1372 0 145 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1374 0 146 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1356 0 132 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1358 0 133 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 134 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1360 0 135 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (PC_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 165 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 166 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 167 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1396 0 168 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1398 0 170 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 201 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 202 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13112 0 203 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~13108 0 193 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 194 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13110 0 195 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 196 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1376 0 151 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1378 0 152 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1380 0 153 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1382 0 154 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1384 0 155 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1386 0 156 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1388 0 157 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1390 0 158 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1392 0 159 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1394 0 160 (_entity (_out ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address0 ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal Address1 ~INTEGER~range~0~to~15~1346 0 119 (_entity (_in ))))
        (_port (_internal DataIn0 ~std_ulogic_vector{15~downto~0}~1348 0 120 (_entity (_in ))))
        (_port (_internal DataIn1 ~std_ulogic_vector{15~downto~0}~1350 0 121 (_entity (_in ))))
        (_port (_internal M_Read0 ~extieee.std_logic_1164.std_ulogic 0 122 (_entity (_in ))))
        (_port (_internal M_Read1 ~extieee.std_logic_1164.std_ulogic 0 123 (_entity (_in ))))
        (_port (_internal M_Write0 ~extieee.std_logic_1164.std_ulogic 0 124 (_entity (_in ))))
        (_port (_internal M_Write1 ~extieee.std_logic_1164.std_ulogic 0 125 (_entity (_in ))))
        (_port (_internal DataOut0 ~std_ulogic_vector{15~downto~0}~1352 0 126 (_entity (_out ))))
        (_port (_internal DataOut1 ~std_ulogic_vector{15~downto~0}~1354 0 127 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC_0 0 311 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AC_1 0 319 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(1)))
      ((Output)(BUS21181))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit_0 0 327 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS23544))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit_1 0 340 (_component ALU )
    (_port
      ((D)(BUS21321))
      ((Input0)(BUS21181))
      ((Input1)(BUS21175))
      ((T)(BUS21422))
      ((C)(NET21139))
      ((E)(NET21147))
      ((N)(NET21155))
      ((Output)(BUS21400))
      ((Z)(NET21691))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR_0 0 353 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR_1 0 363 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS21244))
      ((LD)(NET21119))
      ((Output)(BUS21202))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor_0 0 373 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Address_Convertor_1 0 379 (_component Convertor )
    (_port
      ((Input)(BUS21202))
      ((Output)(NET21071))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX_0 0 385 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Addressing_MUX_1 0 396 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS21202))
      ((Input1)(BUS21090))
      ((Input2)(BUS21097))
      ((Input3)(BUS21077))
      ((S)(BUS21234))
      ((T)(BUS21447))
      ((Output)(BUS21250))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR_0 0 407 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR_1 0 417 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS21081))
      ((LD)(NET21133))
      ((Output)(BUS21214))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder_0 0 427 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Decoder_1 0 433 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS21188))
      ((Output)(BUS21585))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron_0 0 439 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Destination_Synchron_1 0 446 (_component destination_sync )
    (_port
      ((Destination_In)(BUS21585))
      ((T)(BUS21447))
      ((Destination_Out)(BUS21369))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit_0 0 453 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation Flow_Control_Unit_1 0 472 (_component Flow_Control )
    (_port
      ((C)(NET21139))
      ((D)(BUS21321))
      ((E)(NET21147))
      ((N)(NET21155))
      ((Source)(BUS21313))
      ((T)(BUS21422))
      ((Z)(NET21691))
      ((Inc_PC)(NET24747))
      ((Load_AR)(NET21119))
      ((Load_CR)(NET21133))
      ((Load_PC)(NET24711))
      ((MUX_0)(NET21115))
      ((MUX_1)(NET21111))
      ((MUX_2)(NET21103))
      ((Read_M)(NET23333))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR_0 0 491 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_1 0 499 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21165))
      ((LD)(BUS21422(1)))
      ((Output)(BUS21163))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit_0 0 507 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation IR_Parser_Unit_1 0 517 (_component IR_Parser )
    (_port
      ((Input)(BUS21163))
      ((Address)(BUS21226))
      ((Addressing_Mode)(BUS21234))
      ((Destination)(BUS21188))
      ((Operator)(BUS21192))
      ((Source)(BUS21313))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0_0 0 527 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX0_1 0 535 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS21214))
      ((Input1)(BUS21202))
      ((S)(NET21115))
      ((Output)(BUS21220))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1_0 0 543 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1_1 0 551 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS21081))
      ((Input1)(BUS21226))
      ((S)(NET21111))
      ((Output)(BUS21256))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2_0 0 559 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2_1 0 567 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS21256))
      ((Input1)(BUS21250))
      ((S)(NET21103))
      ((Output)(BUS21244))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter_0 0 575 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Adapter_1 0 581 (_component Address_Adapter )
    (_port
      ((Input)(BUS21165))
      ((Output)(BUS21090))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Operator_Decoder_0 0 587 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation Operator_Decoder_1 0 593 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS21192))
      ((Output)(BUS21321))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC_0 0 599 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation PC_1 0 609 (_component PC_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET24747))
      ((Input)(BUS21220))
      ((LD)(NET24711))
      ((Output)(BUS21081))
    )
    (_use (_entity . pc_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0_0 0 619 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0_1 0 627 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(1)))
      ((Output)(BUS21280))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1_0 0 635 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1_1 0 643 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(3)))
      ((Output)(BUS21262))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2_0 0 651 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2_1 0 659 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(4)))
      ((Output)(BUS21268))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3_0 0 667 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3_1 0 675 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(5)))
      ((Output)(BUS21274))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4_0 0 683 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4_1 0 691 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(6)))
      ((Output)(BUS21287))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5_0 0 699 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5_1 0 707 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(7)))
      ((Output)(BUS21293))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Regisster_Adapter_1 0 715 (_component Address_Adapter )
    (_port
      ((Input)(BUS21280))
      ((Output)(BUS21077))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Register_Adapter_0 0 721 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address_Unit_0 0 727 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation Relative_Address_Unit_1 0 734 (_component Address_Adder )
    (_port
      ((Memory)(BUS21090))
      ((PC)(BUS21081))
      ((Relative_Address)(BUS21097))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC_0 0 741 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_1 0 748 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET21065))
      ((Output)(BUS21447))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean_0 0 755 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Clean_1 0 763 (_component SC_Cleaner )
    (_port
      ((D)(BUS21321))
      ((Set_CPU)(Reset))
      ((T)(BUS21422))
      ((Clear)(NET21065))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder_0 0 771 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation SC_Decoder_1 0 777 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS21447))
      ((Output)(BUS21422))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX_0 0 783 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Source_MUX_1 0 797 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS21165))
      ((Input1)(BUS21181))
      ((Input2)(BUS21280))
      ((Input3)(BUS21262))
      ((Input4)(BUS21268))
      ((Input5)(BUS21274))
      ((Input6)(BUS21287))
      ((Input7)(BUS21293))
      ((S)(BUS21313))
      ((Output)(BUS21175))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Synchron_Memory_Unit 0 811 (_component Memory_16x16 )
    (_port
      ((Address0)(NET327))
      ((Address1)(NET21071))
      ((DataIn0)(BUS23544))
      ((DataIn1)(BUS21400))
      ((M_Read0)(NET609))
      ((M_Read1)(NET23333))
      ((M_Write0)(BUS2830(0)))
      ((M_Write1)(BUS21369(0)))
      ((DataOut0)(BUS1014))
      ((DataOut1)(BUS21165))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read0)(M_Read0))
        ((M_Write0)(M_Write0))
        ((M_Read1)(M_Read1))
        ((M_Write1)(M_Write1))
        ((Address0)(Address0))
        ((Address1)(Address1))
        ((DataIn0)(DataIn0))
        ((DataIn1)(DataIn1))
        ((DataOut0)(DataOut0))
        ((DataOut1)(DataOut1))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~INTEGER~range~0~to~15~1346 0 119 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1348 0 120 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1352 0 126 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1354 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1356 0 132 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1358 0 133 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1360 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1362 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1364 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1366 0 142 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1368 0 143 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1370 0 144 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1372 0 145 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1374 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1376 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1378 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1380 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1382 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1384 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1386 0 156 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1388 0 157 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1390 0 158 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1392 0 159 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1394 0 160 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1396 0 168 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1398 0 170 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13100 0 176 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13102 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13104 0 186 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13106 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13108 0 193 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13110 0 195 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13112 0 203 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 208 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 212 (_architecture (_uni ))))
    (_signal (_internal NET21065 ~extieee.std_logic_1164.std_ulogic 0 213 (_architecture (_uni ))))
    (_signal (_internal NET21071 ~extSTD.STANDARD.INTEGER 0 214 (_architecture (_uni ))))
    (_signal (_internal NET21103 ~extieee.std_logic_1164.std_ulogic 0 215 (_architecture (_uni ))))
    (_signal (_internal NET21111 ~extieee.std_logic_1164.std_ulogic 0 216 (_architecture (_uni ))))
    (_signal (_internal NET21115 ~extieee.std_logic_1164.std_ulogic 0 217 (_architecture (_uni ))))
    (_signal (_internal NET21119 ~extieee.std_logic_1164.std_ulogic 0 218 (_architecture (_uni ))))
    (_signal (_internal NET21133 ~extieee.std_logic_1164.std_ulogic 0 219 (_architecture (_uni ))))
    (_signal (_internal NET21139 ~extieee.std_logic_1164.std_ulogic 0 220 (_architecture (_uni ))))
    (_signal (_internal NET21147 ~extieee.std_logic_1164.std_ulogic 0 221 (_architecture (_uni ))))
    (_signal (_internal NET21155 ~extieee.std_logic_1164.std_ulogic 0 222 (_architecture (_uni ))))
    (_signal (_internal NET21691 ~extieee.std_logic_1164.std_ulogic 0 223 (_architecture (_uni ))))
    (_signal (_internal NET23333 ~extieee.std_logic_1164.std_ulogic 0 224 (_architecture (_uni ))))
    (_signal (_internal NET24711 ~extieee.std_logic_1164.std_ulogic 0 225 (_architecture (_uni ))))
    (_signal (_internal NET24747 ~extieee.std_logic_1164.std_ulogic 0 226 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 227 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 228 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 229 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 230 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 231 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 232 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 233 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 234 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 235 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 236 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 237 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 238 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 239 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13114 0 240 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13114 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13114 0 241 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13114 0 242 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13114 0 243 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13116 0 244 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13116 0 244 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13118 0 245 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13118 0 245 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13118 0 246 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13118 0 247 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13118 0 248 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13118 0 249 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13120 0 250 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13120 0 250 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13118 0 251 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13118 0 252 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13118 0 253 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13114 0 254 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13114 0 255 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13114 0 256 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13114 0 257 (_architecture (_uni ))))
    (_signal (_internal BUS21077 ~std_ulogic_vector{3~downto~0}~13118 0 258 (_architecture (_uni ))))
    (_signal (_internal BUS21081 ~std_ulogic_vector{3~downto~0}~13118 0 259 (_architecture (_uni ))))
    (_signal (_internal BUS21090 ~std_ulogic_vector{3~downto~0}~13118 0 260 (_architecture (_uni ))))
    (_signal (_internal BUS21097 ~std_ulogic_vector{3~downto~0}~13118 0 261 (_architecture (_uni ))))
    (_signal (_internal BUS21163 ~std_ulogic_vector{15~downto~0}~13114 0 262 (_architecture (_uni ))))
    (_signal (_internal BUS21165 ~std_ulogic_vector{15~downto~0}~13114 0 263 (_architecture (_uni ))))
    (_signal (_internal BUS21175 ~std_ulogic_vector{15~downto~0}~13114 0 264 (_architecture (_uni ))))
    (_signal (_internal BUS21181 ~std_ulogic_vector{15~downto~0}~13114 0 265 (_architecture (_uni ))))
    (_signal (_internal BUS21188 ~std_ulogic_vector{2~downto~0}~13116 0 266 (_architecture (_uni ))))
    (_signal (_internal BUS21192 ~std_ulogic_vector{3~downto~0}~13118 0 267 (_architecture (_uni ))))
    (_signal (_internal BUS21202 ~std_ulogic_vector{3~downto~0}~13118 0 268 (_architecture (_uni ))))
    (_signal (_internal BUS21214 ~std_ulogic_vector{3~downto~0}~13118 0 269 (_architecture (_uni ))))
    (_signal (_internal BUS21220 ~std_ulogic_vector{3~downto~0}~13118 0 270 (_architecture (_uni ))))
    (_signal (_internal BUS21226 ~std_ulogic_vector{3~downto~0}~13118 0 271 (_architecture (_uni ))))
    (_signal (_internal BUS21234 ~std_ulogic_vector{1~downto~0}~13120 0 272 (_architecture (_uni ))))
    (_signal (_internal BUS21244 ~std_ulogic_vector{3~downto~0}~13118 0 273 (_architecture (_uni ))))
    (_signal (_internal BUS21250 ~std_ulogic_vector{3~downto~0}~13118 0 274 (_architecture (_uni ))))
    (_signal (_internal BUS21256 ~std_ulogic_vector{3~downto~0}~13118 0 275 (_architecture (_uni ))))
    (_signal (_internal BUS21262 ~std_ulogic_vector{15~downto~0}~13114 0 276 (_architecture (_uni ))))
    (_signal (_internal BUS21268 ~std_ulogic_vector{15~downto~0}~13114 0 277 (_architecture (_uni ))))
    (_signal (_internal BUS21274 ~std_ulogic_vector{15~downto~0}~13114 0 278 (_architecture (_uni ))))
    (_signal (_internal BUS21280 ~std_ulogic_vector{15~downto~0}~13114 0 279 (_architecture (_uni ))))
    (_signal (_internal BUS21287 ~std_ulogic_vector{15~downto~0}~13114 0 280 (_architecture (_uni ))))
    (_signal (_internal BUS21293 ~std_ulogic_vector{15~downto~0}~13114 0 281 (_architecture (_uni ))))
    (_signal (_internal BUS21313 ~std_ulogic_vector{2~downto~0}~13116 0 282 (_architecture (_uni ))))
    (_signal (_internal BUS21321 ~std_ulogic_vector{15~downto~0}~13114 0 283 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13122 0 284 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS21369 ~std_ulogic_vector{7~downto~0}~13122 0 284 (_architecture (_uni ))))
    (_signal (_internal BUS21400 ~std_ulogic_vector{15~downto~0}~13114 0 285 (_architecture (_uni ))))
    (_signal (_internal BUS21422 ~std_ulogic_vector{7~downto~0}~13122 0 286 (_architecture (_uni ))))
    (_signal (_internal BUS21447 ~std_ulogic_vector{2~downto~0}~13116 0 287 (_architecture (_uni ))))
    (_signal (_internal BUS21585 ~std_ulogic_vector{7~downto~0}~13122 0 288 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13114 0 289 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13114 0 290 (_architecture (_uni ))))
    (_signal (_internal BUS23544 ~std_ulogic_vector{15~downto~0}~13114 0 291 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13116 0 292 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13114 0 293 (_architecture (_uni ))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13122 0 294 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13118 0 295 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13122 0 296 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13118 0 297 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13118 0 298 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13118 0 299 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13122 0 300 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13116 0 301 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 304 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 305 (_architecture (_uni ))))
    (_process
      (line__828(_architecture 0 0 828 (_assignment (_simple)(_target(92)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000064 55 1668          1311502015498 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1311502015497 2011.07.24 14:36:55)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501994280)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000051 55 3475          1311502015728 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1311502015728 2011.07.24 14:36:55)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993671)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(6)(5)(4)(7)(8))(_sensitivity(1)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2172          1311502015948 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1311502015948 2011.07.24 14:36:55)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501994087)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000060 55 2426          1311502016191 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1311502016190 2011.07.24 14:36:56)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501994705)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000061 55 2932          1311502016438 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1311502016438 2011.07.24 14:36:56)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501994484)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(6)(5)(4)(7)(8)(9)(10)(11))(_sensitivity(0)(3)(2)(1)(12)(13)(14)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000065 55 1919          1311502016680 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1311502016680 2011.07.24 14:36:56)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992646)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4598          1311502016925 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 9 ))
  (_version v33)
  (_time 1311502016925 2011.07.24 14:36:56)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992233)
    (_use )
  )
  (_object
    (_port (_internal M_Read0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Read1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~121 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address0 ~INTEGER~range~0~to~15~121 0 5 (_entity (_in ))))
    (_port (_internal Address1 ~INTEGER~range~0~to~15~121 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~123 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn0 ~std_ulogic_vector{15~downto~0}~123 0 6 (_entity (_in ))))
    (_port (_internal DataIn1 ~std_ulogic_vector{15~downto~0}~123 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~127 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut0 ~std_ulogic_vector{15~downto~0}~127 0 6 (_entity (_out ))))
    (_port (_internal DataOut1 ~std_ulogic_vector{15~downto~0}~127 0 6 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~138 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1317 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 16 (_array ~std_ulogic_vector{15~downto~0}~1317 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 17 (_process 0 ((((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(9)(8))(_sensitivity(1)(5)(4)(0)(3)(2))(_read(6)(7)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3616          1311502017170 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1311502017169 2011.07.24 14:36:57)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501991501)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000059 55 1808          1311502017492 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1311502017491 2011.07.24 14:36:57)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501991838)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000056 55 2484          1311502017681 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1311502017681 2011.07.24 14:36:57)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992446)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(3)(5)(2)(4)(1)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000063 55 2199          1311502017916 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1311502017916 2011.07.24 14:36:57)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993883)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 2360          1311502018149 Design_PC_4_Bit
(_unit VHDL (pc_4_bit 1 5 (design_pc_4_bit 1 9 ))
  (_version v33)
  (_time 1311502018149 2011.07.24 14:36:58)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/pc 4 bit.vhd\(\./src/pc 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993444)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(4)(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Design_PC_4_Bit 1 -1
  )
)
I 000056 55 2594          1311502018383 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1311502018382 2011.07.24 14:36:58)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993047)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(0)(8)(1)(3)(4)(2)(7)(5)(6)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000058 55 1636          1311502018616 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1311502018616 2011.07.24 14:36:58)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993249)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(3)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000058 55 1933          1311502018796 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1311502018796 2011.07.24 14:36:58)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501991323)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1863          1311502019028 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1311502019027 2011.07.24 14:36:59)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992845)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000062 55 2390          1311502019352 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1311502019352 2011.07.24 14:36:59)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501991140)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(4)(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000056 55 1629          1311502019517 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1311502019517 2011.07.24 14:36:59)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992038)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 52131         1311502019731 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311502019730 2011.07.24 14:36:59)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501990930)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 175 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13100 0 176 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 177 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~13102 0 178 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 183 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 184 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 185 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~13104 0 186 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13106 0 188 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1362 0 140 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1364 0 141 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1366 0 142 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1368 0 143 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1370 0 144 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1372 0 145 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1374 0 146 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1356 0 132 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1358 0 133 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 134 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1360 0 135 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (PC_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 165 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 166 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 167 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1396 0 168 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1398 0 170 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 201 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 202 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13112 0 203 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~13108 0 193 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 194 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13110 0 195 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 196 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1376 0 151 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1378 0 152 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1380 0 153 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1382 0 154 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1384 0 155 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1386 0 156 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1388 0 157 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1390 0 158 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1392 0 159 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1394 0 160 (_entity (_out ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address0 ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal Address1 ~INTEGER~range~0~to~15~1346 0 119 (_entity (_in ))))
        (_port (_internal DataIn0 ~std_ulogic_vector{15~downto~0}~1348 0 120 (_entity (_in ))))
        (_port (_internal DataIn1 ~std_ulogic_vector{15~downto~0}~1350 0 121 (_entity (_in ))))
        (_port (_internal M_Read0 ~extieee.std_logic_1164.std_ulogic 0 122 (_entity (_in ))))
        (_port (_internal M_Read1 ~extieee.std_logic_1164.std_ulogic 0 123 (_entity (_in ))))
        (_port (_internal M_Write0 ~extieee.std_logic_1164.std_ulogic 0 124 (_entity (_in ))))
        (_port (_internal M_Write1 ~extieee.std_logic_1164.std_ulogic 0 125 (_entity (_in ))))
        (_port (_internal DataOut0 ~std_ulogic_vector{15~downto~0}~1352 0 126 (_entity (_out ))))
        (_port (_internal DataOut1 ~std_ulogic_vector{15~downto~0}~1354 0 127 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC_0 0 311 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AC_1 0 319 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(1)))
      ((Output)(BUS21181))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit_0 0 327 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS23544))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit_1 0 340 (_component ALU )
    (_port
      ((D)(BUS21321))
      ((Input0)(BUS21181))
      ((Input1)(BUS21175))
      ((T)(BUS21422))
      ((C)(NET21139))
      ((E)(NET21147))
      ((N)(NET21155))
      ((Output)(BUS21400))
      ((Z)(NET21691))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR_0 0 353 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR_1 0 363 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS21244))
      ((LD)(NET21119))
      ((Output)(BUS21202))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor_0 0 373 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Address_Convertor_1 0 379 (_component Convertor )
    (_port
      ((Input)(BUS21202))
      ((Output)(NET21071))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX_0 0 385 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Addressing_MUX_1 0 396 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS21202))
      ((Input1)(BUS21090))
      ((Input2)(BUS21097))
      ((Input3)(BUS21077))
      ((S)(BUS21234))
      ((T)(BUS21447))
      ((Output)(BUS21250))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR_0 0 407 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR_1 0 417 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS21081))
      ((LD)(NET21133))
      ((Output)(BUS21214))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder_0 0 427 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Decoder_1 0 433 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS21188))
      ((Output)(BUS21585))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron_0 0 439 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Destination_Synchron_1 0 446 (_component destination_sync )
    (_port
      ((Destination_In)(BUS21585))
      ((T)(BUS21447))
      ((Destination_Out)(BUS21369))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit_0 0 453 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation Flow_Control_Unit_1 0 472 (_component Flow_Control )
    (_port
      ((C)(NET21139))
      ((D)(BUS21321))
      ((E)(NET21147))
      ((N)(NET21155))
      ((Source)(BUS21313))
      ((T)(BUS21422))
      ((Z)(NET21691))
      ((Inc_PC)(NET24747))
      ((Load_AR)(NET21119))
      ((Load_CR)(NET21133))
      ((Load_PC)(NET24711))
      ((MUX_0)(NET21115))
      ((MUX_1)(NET21111))
      ((MUX_2)(NET21103))
      ((Read_M)(NET23333))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR_0 0 491 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_1 0 499 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21165))
      ((LD)(BUS21422(1)))
      ((Output)(BUS21163))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit_0 0 507 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation IR_Parser_Unit_1 0 517 (_component IR_Parser )
    (_port
      ((Input)(BUS21163))
      ((Address)(BUS21226))
      ((Addressing_Mode)(BUS21234))
      ((Destination)(BUS21188))
      ((Operator)(BUS21192))
      ((Source)(BUS21313))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0_0 0 527 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX0_1 0 535 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS21214))
      ((Input1)(BUS21202))
      ((S)(NET21115))
      ((Output)(BUS21220))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1_0 0 543 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1_1 0 551 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS21081))
      ((Input1)(BUS21226))
      ((S)(NET21111))
      ((Output)(BUS21256))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2_0 0 559 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2_1 0 567 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS21256))
      ((Input1)(BUS21250))
      ((S)(NET21103))
      ((Output)(BUS21244))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter_0 0 575 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Adapter_1 0 581 (_component Address_Adapter )
    (_port
      ((Input)(BUS21165))
      ((Output)(BUS21090))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Operator_Decoder_0 0 587 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation Operator_Decoder_1 0 593 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS21192))
      ((Output)(BUS21321))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC_0 0 599 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation PC_1 0 609 (_component PC_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET24747))
      ((Input)(BUS21220))
      ((LD)(NET24711))
      ((Output)(BUS21081))
    )
    (_use (_entity . pc_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0_0 0 619 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0_1 0 627 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(1)))
      ((Output)(BUS21280))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1_0 0 635 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1_1 0 643 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(3)))
      ((Output)(BUS21262))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2_0 0 651 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2_1 0 659 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(4)))
      ((Output)(BUS21268))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3_0 0 667 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3_1 0 675 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(5)))
      ((Output)(BUS21274))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4_0 0 683 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4_1 0 691 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(6)))
      ((Output)(BUS21287))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5_0 0 699 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5_1 0 707 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(7)))
      ((Output)(BUS21293))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Regisster_Adapter_1 0 715 (_component Address_Adapter )
    (_port
      ((Input)(BUS21280))
      ((Output)(BUS21077))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Register_Adapter_0 0 721 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address_Unit_0 0 727 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation Relative_Address_Unit_1 0 734 (_component Address_Adder )
    (_port
      ((Memory)(BUS21090))
      ((PC)(BUS21081))
      ((Relative_Address)(BUS21097))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC_0 0 741 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_1 0 748 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET21065))
      ((Output)(BUS21447))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean_0 0 755 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Clean_1 0 763 (_component SC_Cleaner )
    (_port
      ((D)(BUS21321))
      ((Set_CPU)(Reset))
      ((T)(BUS21422))
      ((Clear)(NET21065))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder_0 0 771 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation SC_Decoder_1 0 777 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS21447))
      ((Output)(BUS21422))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX_0 0 783 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Source_MUX_1 0 797 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS21165))
      ((Input1)(BUS21181))
      ((Input2)(BUS21280))
      ((Input3)(BUS21262))
      ((Input4)(BUS21268))
      ((Input5)(BUS21274))
      ((Input6)(BUS21287))
      ((Input7)(BUS21293))
      ((S)(BUS21313))
      ((Output)(BUS21175))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Synchron_Memory_Unit 0 811 (_component Memory_16x16 )
    (_port
      ((Address0)(NET327))
      ((Address1)(NET21071))
      ((DataIn0)(BUS23544))
      ((DataIn1)(BUS21400))
      ((M_Read0)(NET609))
      ((M_Read1)(NET23333))
      ((M_Write0)(BUS2830(0)))
      ((M_Write1)(BUS21369(0)))
      ((DataOut0)(BUS1014))
      ((DataOut1)(BUS21165))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read0)(M_Read0))
        ((M_Write0)(M_Write0))
        ((M_Read1)(M_Read1))
        ((M_Write1)(M_Write1))
        ((Address0)(Address0))
        ((Address1)(Address1))
        ((DataIn0)(DataIn0))
        ((DataIn1)(DataIn1))
        ((DataOut0)(DataOut0))
        ((DataOut1)(DataOut1))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~INTEGER~range~0~to~15~1346 0 119 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1348 0 120 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1352 0 126 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1354 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1356 0 132 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1358 0 133 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1360 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1362 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1364 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1366 0 142 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1368 0 143 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1370 0 144 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1372 0 145 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1374 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1376 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1378 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1380 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1382 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1384 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1386 0 156 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1388 0 157 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1390 0 158 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1392 0 159 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1394 0 160 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1396 0 168 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1398 0 170 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13100 0 176 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13102 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13104 0 186 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13106 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13108 0 193 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13110 0 195 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13112 0 203 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 208 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 212 (_architecture (_uni ))))
    (_signal (_internal NET21065 ~extieee.std_logic_1164.std_ulogic 0 213 (_architecture (_uni ))))
    (_signal (_internal NET21071 ~extSTD.STANDARD.INTEGER 0 214 (_architecture (_uni ))))
    (_signal (_internal NET21103 ~extieee.std_logic_1164.std_ulogic 0 215 (_architecture (_uni ))))
    (_signal (_internal NET21111 ~extieee.std_logic_1164.std_ulogic 0 216 (_architecture (_uni ))))
    (_signal (_internal NET21115 ~extieee.std_logic_1164.std_ulogic 0 217 (_architecture (_uni ))))
    (_signal (_internal NET21119 ~extieee.std_logic_1164.std_ulogic 0 218 (_architecture (_uni ))))
    (_signal (_internal NET21133 ~extieee.std_logic_1164.std_ulogic 0 219 (_architecture (_uni ))))
    (_signal (_internal NET21139 ~extieee.std_logic_1164.std_ulogic 0 220 (_architecture (_uni ))))
    (_signal (_internal NET21147 ~extieee.std_logic_1164.std_ulogic 0 221 (_architecture (_uni ))))
    (_signal (_internal NET21155 ~extieee.std_logic_1164.std_ulogic 0 222 (_architecture (_uni ))))
    (_signal (_internal NET21691 ~extieee.std_logic_1164.std_ulogic 0 223 (_architecture (_uni ))))
    (_signal (_internal NET23333 ~extieee.std_logic_1164.std_ulogic 0 224 (_architecture (_uni ))))
    (_signal (_internal NET24711 ~extieee.std_logic_1164.std_ulogic 0 225 (_architecture (_uni ))))
    (_signal (_internal NET24747 ~extieee.std_logic_1164.std_ulogic 0 226 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 227 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 228 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 229 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 230 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 231 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 232 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 233 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 234 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 235 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 236 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 237 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 238 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 239 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13114 0 240 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13114 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13114 0 241 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13114 0 242 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13114 0 243 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13116 0 244 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13116 0 244 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13118 0 245 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13118 0 245 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13118 0 246 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13118 0 247 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13118 0 248 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13118 0 249 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13120 0 250 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13120 0 250 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13118 0 251 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13118 0 252 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13118 0 253 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13114 0 254 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13114 0 255 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13114 0 256 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13114 0 257 (_architecture (_uni ))))
    (_signal (_internal BUS21077 ~std_ulogic_vector{3~downto~0}~13118 0 258 (_architecture (_uni ))))
    (_signal (_internal BUS21081 ~std_ulogic_vector{3~downto~0}~13118 0 259 (_architecture (_uni ))))
    (_signal (_internal BUS21090 ~std_ulogic_vector{3~downto~0}~13118 0 260 (_architecture (_uni ))))
    (_signal (_internal BUS21097 ~std_ulogic_vector{3~downto~0}~13118 0 261 (_architecture (_uni ))))
    (_signal (_internal BUS21163 ~std_ulogic_vector{15~downto~0}~13114 0 262 (_architecture (_uni ))))
    (_signal (_internal BUS21165 ~std_ulogic_vector{15~downto~0}~13114 0 263 (_architecture (_uni ))))
    (_signal (_internal BUS21175 ~std_ulogic_vector{15~downto~0}~13114 0 264 (_architecture (_uni ))))
    (_signal (_internal BUS21181 ~std_ulogic_vector{15~downto~0}~13114 0 265 (_architecture (_uni ))))
    (_signal (_internal BUS21188 ~std_ulogic_vector{2~downto~0}~13116 0 266 (_architecture (_uni ))))
    (_signal (_internal BUS21192 ~std_ulogic_vector{3~downto~0}~13118 0 267 (_architecture (_uni ))))
    (_signal (_internal BUS21202 ~std_ulogic_vector{3~downto~0}~13118 0 268 (_architecture (_uni ))))
    (_signal (_internal BUS21214 ~std_ulogic_vector{3~downto~0}~13118 0 269 (_architecture (_uni ))))
    (_signal (_internal BUS21220 ~std_ulogic_vector{3~downto~0}~13118 0 270 (_architecture (_uni ))))
    (_signal (_internal BUS21226 ~std_ulogic_vector{3~downto~0}~13118 0 271 (_architecture (_uni ))))
    (_signal (_internal BUS21234 ~std_ulogic_vector{1~downto~0}~13120 0 272 (_architecture (_uni ))))
    (_signal (_internal BUS21244 ~std_ulogic_vector{3~downto~0}~13118 0 273 (_architecture (_uni ))))
    (_signal (_internal BUS21250 ~std_ulogic_vector{3~downto~0}~13118 0 274 (_architecture (_uni ))))
    (_signal (_internal BUS21256 ~std_ulogic_vector{3~downto~0}~13118 0 275 (_architecture (_uni ))))
    (_signal (_internal BUS21262 ~std_ulogic_vector{15~downto~0}~13114 0 276 (_architecture (_uni ))))
    (_signal (_internal BUS21268 ~std_ulogic_vector{15~downto~0}~13114 0 277 (_architecture (_uni ))))
    (_signal (_internal BUS21274 ~std_ulogic_vector{15~downto~0}~13114 0 278 (_architecture (_uni ))))
    (_signal (_internal BUS21280 ~std_ulogic_vector{15~downto~0}~13114 0 279 (_architecture (_uni ))))
    (_signal (_internal BUS21287 ~std_ulogic_vector{15~downto~0}~13114 0 280 (_architecture (_uni ))))
    (_signal (_internal BUS21293 ~std_ulogic_vector{15~downto~0}~13114 0 281 (_architecture (_uni ))))
    (_signal (_internal BUS21313 ~std_ulogic_vector{2~downto~0}~13116 0 282 (_architecture (_uni ))))
    (_signal (_internal BUS21321 ~std_ulogic_vector{15~downto~0}~13114 0 283 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13122 0 284 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS21369 ~std_ulogic_vector{7~downto~0}~13122 0 284 (_architecture (_uni ))))
    (_signal (_internal BUS21400 ~std_ulogic_vector{15~downto~0}~13114 0 285 (_architecture (_uni ))))
    (_signal (_internal BUS21422 ~std_ulogic_vector{7~downto~0}~13122 0 286 (_architecture (_uni ))))
    (_signal (_internal BUS21447 ~std_ulogic_vector{2~downto~0}~13116 0 287 (_architecture (_uni ))))
    (_signal (_internal BUS21585 ~std_ulogic_vector{7~downto~0}~13122 0 288 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13114 0 289 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13114 0 290 (_architecture (_uni ))))
    (_signal (_internal BUS23544 ~std_ulogic_vector{15~downto~0}~13114 0 291 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13116 0 292 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13114 0 293 (_architecture (_uni ))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13122 0 294 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13118 0 295 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13122 0 296 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13118 0 297 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13118 0 298 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13118 0 299 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13122 0 300 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13116 0 301 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 304 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 305 (_architecture (_uni ))))
    (_process
      (line__828(_architecture 0 0 828 (_assignment (_simple)(_target(92)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000064 55 1863          1311822166752 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1311822166752 2011.07.28 07:32:46)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992845)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000064 55 1668          1311822183496 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1311822183495 2011.07.28 07:33:03)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501994280)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000051 55 3475          1311822183755 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1311822183755 2011.07.28 07:33:03)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993671)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(6)(5)(4)(7)(8))(_sensitivity(1)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2172          1311822183980 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1311822183980 2011.07.28 07:33:03)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501994087)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000060 55 2426          1311822184200 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1311822184200 2011.07.28 07:33:04)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501994705)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000061 55 2932          1311822184521 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1311822184521 2011.07.28 07:33:04)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501994484)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(7)(6)(5)(4)(8)(9)(10)(11))(_sensitivity(14)(0)(3)(2)(1)(12)(13)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000065 55 1919          1311822184744 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1311822184744 2011.07.28 07:33:04)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992646)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4598          1311822184967 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 9 ))
  (_version v33)
  (_time 1311822184967 2011.07.28 07:33:04)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992233)
    (_use )
  )
  (_object
    (_port (_internal M_Read0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Read1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~121 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address0 ~INTEGER~range~0~to~15~121 0 5 (_entity (_in ))))
    (_port (_internal Address1 ~INTEGER~range~0~to~15~121 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~123 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn0 ~std_ulogic_vector{15~downto~0}~123 0 6 (_entity (_in ))))
    (_port (_internal DataIn1 ~std_ulogic_vector{15~downto~0}~123 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~127 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut0 ~std_ulogic_vector{15~downto~0}~127 0 6 (_entity (_out ))))
    (_port (_internal DataOut1 ~std_ulogic_vector{15~downto~0}~127 0 6 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~138 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1317 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 16 (_array ~std_ulogic_vector{15~downto~0}~1317 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 17 (_process 0 ((((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(9)(8))(_sensitivity(3)(0)(1)(2)(4)(5))(_read(7)(6)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3616          1311822185189 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1311822185189 2011.07.28 07:33:05)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501991501)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000059 55 1808          1311822185400 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1311822185400 2011.07.28 07:33:05)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501991838)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000056 55 2484          1311822185612 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1311822185612 2011.07.28 07:33:05)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992446)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(0)(5)(4)(3)(2)(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000063 55 2199          1311822185824 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1311822185824 2011.07.28 07:33:05)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993883)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 2360          1311822186043 Design_PC_4_Bit
(_unit VHDL (pc_4_bit 1 5 (design_pc_4_bit 1 9 ))
  (_version v33)
  (_time 1311822186042 2011.07.28 07:33:06)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/pc 4 bit.vhd\(\./src/pc 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993444)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(2)(1)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Design_PC_4_Bit 1 -1
  )
)
I 000056 55 2594          1311822186257 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1311822186257 2011.07.28 07:33:06)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993047)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(8)(6)(7)(1)(2)(5)(4)(3)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000058 55 1636          1311822186491 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1311822186490 2011.07.28 07:33:06)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993249)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)(2)(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000058 55 1933          1311822186714 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1311822186713 2011.07.28 07:33:06)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501991323)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1863          1311822186941 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1311822186940 2011.07.28 07:33:06)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992845)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000062 55 2390          1311822187191 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1311822187190 2011.07.28 07:33:07)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501991140)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(4)(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000056 55 1629          1311822187412 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1311822187412 2011.07.28 07:33:07)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992038)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 52131         1311822187697 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311822187697 2011.07.28 07:33:07)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501990930)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 175 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13100 0 176 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 177 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~13102 0 178 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 183 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 184 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 185 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~13104 0 186 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13106 0 188 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1362 0 140 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1364 0 141 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1366 0 142 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1368 0 143 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1370 0 144 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1372 0 145 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1374 0 146 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1356 0 132 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1358 0 133 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 134 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1360 0 135 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (PC_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 165 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 166 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 167 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1396 0 168 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1398 0 170 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 201 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 202 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13112 0 203 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~13108 0 193 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 194 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13110 0 195 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 196 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1376 0 151 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1378 0 152 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1380 0 153 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1382 0 154 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1384 0 155 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1386 0 156 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1388 0 157 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1390 0 158 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1392 0 159 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1394 0 160 (_entity (_out ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address0 ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal Address1 ~INTEGER~range~0~to~15~1346 0 119 (_entity (_in ))))
        (_port (_internal DataIn0 ~std_ulogic_vector{15~downto~0}~1348 0 120 (_entity (_in ))))
        (_port (_internal DataIn1 ~std_ulogic_vector{15~downto~0}~1350 0 121 (_entity (_in ))))
        (_port (_internal M_Read0 ~extieee.std_logic_1164.std_ulogic 0 122 (_entity (_in ))))
        (_port (_internal M_Read1 ~extieee.std_logic_1164.std_ulogic 0 123 (_entity (_in ))))
        (_port (_internal M_Write0 ~extieee.std_logic_1164.std_ulogic 0 124 (_entity (_in ))))
        (_port (_internal M_Write1 ~extieee.std_logic_1164.std_ulogic 0 125 (_entity (_in ))))
        (_port (_internal DataOut0 ~std_ulogic_vector{15~downto~0}~1352 0 126 (_entity (_out ))))
        (_port (_internal DataOut1 ~std_ulogic_vector{15~downto~0}~1354 0 127 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC_0 0 311 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AC_1 0 319 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(1)))
      ((Output)(BUS21181))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit_0 0 327 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS23544))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit_1 0 340 (_component ALU )
    (_port
      ((D)(BUS21321))
      ((Input0)(BUS21181))
      ((Input1)(BUS21175))
      ((T)(BUS21422))
      ((C)(NET21139))
      ((E)(NET21147))
      ((N)(NET21155))
      ((Output)(BUS21400))
      ((Z)(NET21691))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR_0 0 353 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR_1 0 363 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS21244))
      ((LD)(NET21119))
      ((Output)(BUS21202))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor_0 0 373 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Address_Convertor_1 0 379 (_component Convertor )
    (_port
      ((Input)(BUS21202))
      ((Output)(NET21071))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX_0 0 385 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Addressing_MUX_1 0 396 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS21202))
      ((Input1)(BUS21090))
      ((Input2)(BUS21097))
      ((Input3)(BUS21077))
      ((S)(BUS21234))
      ((T)(BUS21447))
      ((Output)(BUS21250))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR_0 0 407 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR_1 0 417 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS21081))
      ((LD)(NET21133))
      ((Output)(BUS21214))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder_0 0 427 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Decoder_1 0 433 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS21188))
      ((Output)(BUS21585))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron_0 0 439 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Destination_Synchron_1 0 446 (_component destination_sync )
    (_port
      ((Destination_In)(BUS21585))
      ((T)(BUS21447))
      ((Destination_Out)(BUS21369))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit_0 0 453 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation Flow_Control_Unit_1 0 472 (_component Flow_Control )
    (_port
      ((C)(NET21139))
      ((D)(BUS21321))
      ((E)(NET21147))
      ((N)(NET21155))
      ((Source)(BUS21313))
      ((T)(BUS21422))
      ((Z)(NET21691))
      ((Inc_PC)(NET24747))
      ((Load_AR)(NET21119))
      ((Load_CR)(NET21133))
      ((Load_PC)(NET24711))
      ((MUX_0)(NET21115))
      ((MUX_1)(NET21111))
      ((MUX_2)(NET21103))
      ((Read_M)(NET23333))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR_0 0 491 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_1 0 499 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21165))
      ((LD)(BUS21422(1)))
      ((Output)(BUS21163))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit_0 0 507 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation IR_Parser_Unit_1 0 517 (_component IR_Parser )
    (_port
      ((Input)(BUS21163))
      ((Address)(BUS21226))
      ((Addressing_Mode)(BUS21234))
      ((Destination)(BUS21188))
      ((Operator)(BUS21192))
      ((Source)(BUS21313))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0_0 0 527 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX0_1 0 535 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS21214))
      ((Input1)(BUS21202))
      ((S)(NET21115))
      ((Output)(BUS21220))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1_0 0 543 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1_1 0 551 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS21081))
      ((Input1)(BUS21226))
      ((S)(NET21111))
      ((Output)(BUS21256))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2_0 0 559 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2_1 0 567 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS21256))
      ((Input1)(BUS21250))
      ((S)(NET21103))
      ((Output)(BUS21244))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter_0 0 575 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Adapter_1 0 581 (_component Address_Adapter )
    (_port
      ((Input)(BUS21165))
      ((Output)(BUS21090))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Operator_Decoder_0 0 587 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation Operator_Decoder_1 0 593 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS21192))
      ((Output)(BUS21321))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC_0 0 599 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation PC_1 0 609 (_component PC_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET24747))
      ((Input)(BUS21220))
      ((LD)(NET24711))
      ((Output)(BUS21081))
    )
    (_use (_entity . pc_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0_0 0 619 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0_1 0 627 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(1)))
      ((Output)(BUS21280))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1_0 0 635 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1_1 0 643 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(3)))
      ((Output)(BUS21262))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2_0 0 651 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2_1 0 659 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(4)))
      ((Output)(BUS21268))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3_0 0 667 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3_1 0 675 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(5)))
      ((Output)(BUS21274))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4_0 0 683 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4_1 0 691 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(6)))
      ((Output)(BUS21287))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5_0 0 699 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5_1 0 707 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(7)))
      ((Output)(BUS21293))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Regisster_Adapter_1 0 715 (_component Address_Adapter )
    (_port
      ((Input)(BUS21280))
      ((Output)(BUS21077))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Register_Adapter_0 0 721 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address_Unit_0 0 727 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation Relative_Address_Unit_1 0 734 (_component Address_Adder )
    (_port
      ((Memory)(BUS21090))
      ((PC)(BUS21081))
      ((Relative_Address)(BUS21097))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC_0 0 741 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_1 0 748 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET21065))
      ((Output)(BUS21447))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean_0 0 755 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Clean_1 0 763 (_component SC_Cleaner )
    (_port
      ((D)(BUS21321))
      ((Set_CPU)(Reset))
      ((T)(BUS21422))
      ((Clear)(NET21065))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder_0 0 771 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation SC_Decoder_1 0 777 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS21447))
      ((Output)(BUS21422))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX_0 0 783 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Source_MUX_1 0 797 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS21165))
      ((Input1)(BUS21181))
      ((Input2)(BUS21280))
      ((Input3)(BUS21262))
      ((Input4)(BUS21268))
      ((Input5)(BUS21274))
      ((Input6)(BUS21287))
      ((Input7)(BUS21293))
      ((S)(BUS21313))
      ((Output)(BUS21175))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Synchron_Memory_Unit 0 811 (_component Memory_16x16 )
    (_port
      ((Address0)(NET327))
      ((Address1)(NET21071))
      ((DataIn0)(BUS23544))
      ((DataIn1)(BUS21400))
      ((M_Read0)(NET609))
      ((M_Read1)(NET23333))
      ((M_Write0)(BUS2830(0)))
      ((M_Write1)(BUS21369(0)))
      ((DataOut0)(BUS1014))
      ((DataOut1)(BUS21165))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read0)(M_Read0))
        ((M_Write0)(M_Write0))
        ((M_Read1)(M_Read1))
        ((M_Write1)(M_Write1))
        ((Address0)(Address0))
        ((Address1)(Address1))
        ((DataIn0)(DataIn0))
        ((DataIn1)(DataIn1))
        ((DataOut0)(DataOut0))
        ((DataOut1)(DataOut1))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~INTEGER~range~0~to~15~1346 0 119 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1348 0 120 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1352 0 126 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1354 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1356 0 132 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1358 0 133 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1360 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1362 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1364 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1366 0 142 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1368 0 143 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1370 0 144 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1372 0 145 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1374 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1376 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1378 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1380 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1382 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1384 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1386 0 156 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1388 0 157 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1390 0 158 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1392 0 159 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1394 0 160 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1396 0 168 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1398 0 170 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13100 0 176 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13102 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13104 0 186 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13106 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13108 0 193 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13110 0 195 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13112 0 203 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 208 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 212 (_architecture (_uni ))))
    (_signal (_internal NET21065 ~extieee.std_logic_1164.std_ulogic 0 213 (_architecture (_uni ))))
    (_signal (_internal NET21071 ~extSTD.STANDARD.INTEGER 0 214 (_architecture (_uni ))))
    (_signal (_internal NET21103 ~extieee.std_logic_1164.std_ulogic 0 215 (_architecture (_uni ))))
    (_signal (_internal NET21111 ~extieee.std_logic_1164.std_ulogic 0 216 (_architecture (_uni ))))
    (_signal (_internal NET21115 ~extieee.std_logic_1164.std_ulogic 0 217 (_architecture (_uni ))))
    (_signal (_internal NET21119 ~extieee.std_logic_1164.std_ulogic 0 218 (_architecture (_uni ))))
    (_signal (_internal NET21133 ~extieee.std_logic_1164.std_ulogic 0 219 (_architecture (_uni ))))
    (_signal (_internal NET21139 ~extieee.std_logic_1164.std_ulogic 0 220 (_architecture (_uni ))))
    (_signal (_internal NET21147 ~extieee.std_logic_1164.std_ulogic 0 221 (_architecture (_uni ))))
    (_signal (_internal NET21155 ~extieee.std_logic_1164.std_ulogic 0 222 (_architecture (_uni ))))
    (_signal (_internal NET21691 ~extieee.std_logic_1164.std_ulogic 0 223 (_architecture (_uni ))))
    (_signal (_internal NET23333 ~extieee.std_logic_1164.std_ulogic 0 224 (_architecture (_uni ))))
    (_signal (_internal NET24711 ~extieee.std_logic_1164.std_ulogic 0 225 (_architecture (_uni ))))
    (_signal (_internal NET24747 ~extieee.std_logic_1164.std_ulogic 0 226 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 227 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 228 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 229 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 230 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 231 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 232 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 233 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 234 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 235 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 236 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 237 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 238 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 239 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13114 0 240 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13114 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13114 0 241 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13114 0 242 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13114 0 243 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13116 0 244 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13116 0 244 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13118 0 245 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13118 0 245 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13118 0 246 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13118 0 247 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13118 0 248 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13118 0 249 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13120 0 250 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13120 0 250 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13118 0 251 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13118 0 252 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13118 0 253 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13114 0 254 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13114 0 255 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13114 0 256 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13114 0 257 (_architecture (_uni ))))
    (_signal (_internal BUS21077 ~std_ulogic_vector{3~downto~0}~13118 0 258 (_architecture (_uni ))))
    (_signal (_internal BUS21081 ~std_ulogic_vector{3~downto~0}~13118 0 259 (_architecture (_uni ))))
    (_signal (_internal BUS21090 ~std_ulogic_vector{3~downto~0}~13118 0 260 (_architecture (_uni ))))
    (_signal (_internal BUS21097 ~std_ulogic_vector{3~downto~0}~13118 0 261 (_architecture (_uni ))))
    (_signal (_internal BUS21163 ~std_ulogic_vector{15~downto~0}~13114 0 262 (_architecture (_uni ))))
    (_signal (_internal BUS21165 ~std_ulogic_vector{15~downto~0}~13114 0 263 (_architecture (_uni ))))
    (_signal (_internal BUS21175 ~std_ulogic_vector{15~downto~0}~13114 0 264 (_architecture (_uni ))))
    (_signal (_internal BUS21181 ~std_ulogic_vector{15~downto~0}~13114 0 265 (_architecture (_uni ))))
    (_signal (_internal BUS21188 ~std_ulogic_vector{2~downto~0}~13116 0 266 (_architecture (_uni ))))
    (_signal (_internal BUS21192 ~std_ulogic_vector{3~downto~0}~13118 0 267 (_architecture (_uni ))))
    (_signal (_internal BUS21202 ~std_ulogic_vector{3~downto~0}~13118 0 268 (_architecture (_uni ))))
    (_signal (_internal BUS21214 ~std_ulogic_vector{3~downto~0}~13118 0 269 (_architecture (_uni ))))
    (_signal (_internal BUS21220 ~std_ulogic_vector{3~downto~0}~13118 0 270 (_architecture (_uni ))))
    (_signal (_internal BUS21226 ~std_ulogic_vector{3~downto~0}~13118 0 271 (_architecture (_uni ))))
    (_signal (_internal BUS21234 ~std_ulogic_vector{1~downto~0}~13120 0 272 (_architecture (_uni ))))
    (_signal (_internal BUS21244 ~std_ulogic_vector{3~downto~0}~13118 0 273 (_architecture (_uni ))))
    (_signal (_internal BUS21250 ~std_ulogic_vector{3~downto~0}~13118 0 274 (_architecture (_uni ))))
    (_signal (_internal BUS21256 ~std_ulogic_vector{3~downto~0}~13118 0 275 (_architecture (_uni ))))
    (_signal (_internal BUS21262 ~std_ulogic_vector{15~downto~0}~13114 0 276 (_architecture (_uni ))))
    (_signal (_internal BUS21268 ~std_ulogic_vector{15~downto~0}~13114 0 277 (_architecture (_uni ))))
    (_signal (_internal BUS21274 ~std_ulogic_vector{15~downto~0}~13114 0 278 (_architecture (_uni ))))
    (_signal (_internal BUS21280 ~std_ulogic_vector{15~downto~0}~13114 0 279 (_architecture (_uni ))))
    (_signal (_internal BUS21287 ~std_ulogic_vector{15~downto~0}~13114 0 280 (_architecture (_uni ))))
    (_signal (_internal BUS21293 ~std_ulogic_vector{15~downto~0}~13114 0 281 (_architecture (_uni ))))
    (_signal (_internal BUS21313 ~std_ulogic_vector{2~downto~0}~13116 0 282 (_architecture (_uni ))))
    (_signal (_internal BUS21321 ~std_ulogic_vector{15~downto~0}~13114 0 283 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13122 0 284 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS21369 ~std_ulogic_vector{7~downto~0}~13122 0 284 (_architecture (_uni ))))
    (_signal (_internal BUS21400 ~std_ulogic_vector{15~downto~0}~13114 0 285 (_architecture (_uni ))))
    (_signal (_internal BUS21422 ~std_ulogic_vector{7~downto~0}~13122 0 286 (_architecture (_uni ))))
    (_signal (_internal BUS21447 ~std_ulogic_vector{2~downto~0}~13116 0 287 (_architecture (_uni ))))
    (_signal (_internal BUS21585 ~std_ulogic_vector{7~downto~0}~13122 0 288 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13114 0 289 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13114 0 290 (_architecture (_uni ))))
    (_signal (_internal BUS23544 ~std_ulogic_vector{15~downto~0}~13114 0 291 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13116 0 292 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13114 0 293 (_architecture (_uni ))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13122 0 294 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13118 0 295 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13122 0 296 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13118 0 297 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13118 0 298 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13118 0 299 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13122 0 300 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13116 0 301 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 304 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 305 (_architecture (_uni ))))
    (_process
      (line__828(_architecture 0 0 828 (_assignment (_simple)(_target(92)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
V 000054 55 52131         1311848700670 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311848700669 2011.07.28 14:55:00)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501990930)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 175 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13100 0 176 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 177 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~13102 0 178 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 183 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 184 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 185 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~13104 0 186 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13106 0 188 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1362 0 140 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1364 0 141 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1366 0 142 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1368 0 143 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1370 0 144 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1372 0 145 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1374 0 146 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1356 0 132 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1358 0 133 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 134 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1360 0 135 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (PC_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 165 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 166 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 167 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1396 0 168 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1398 0 170 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 201 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 202 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13112 0 203 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~13108 0 193 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 194 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13110 0 195 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 196 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1376 0 151 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1378 0 152 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1380 0 153 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1382 0 154 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1384 0 155 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1386 0 156 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1388 0 157 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1390 0 158 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1392 0 159 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1394 0 160 (_entity (_out ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address0 ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal Address1 ~INTEGER~range~0~to~15~1346 0 119 (_entity (_in ))))
        (_port (_internal DataIn0 ~std_ulogic_vector{15~downto~0}~1348 0 120 (_entity (_in ))))
        (_port (_internal DataIn1 ~std_ulogic_vector{15~downto~0}~1350 0 121 (_entity (_in ))))
        (_port (_internal M_Read0 ~extieee.std_logic_1164.std_ulogic 0 122 (_entity (_in ))))
        (_port (_internal M_Read1 ~extieee.std_logic_1164.std_ulogic 0 123 (_entity (_in ))))
        (_port (_internal M_Write0 ~extieee.std_logic_1164.std_ulogic 0 124 (_entity (_in ))))
        (_port (_internal M_Write1 ~extieee.std_logic_1164.std_ulogic 0 125 (_entity (_in ))))
        (_port (_internal DataOut0 ~std_ulogic_vector{15~downto~0}~1352 0 126 (_entity (_out ))))
        (_port (_internal DataOut1 ~std_ulogic_vector{15~downto~0}~1354 0 127 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC_0 0 311 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AC_1 0 319 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(1)))
      ((Output)(BUS21181))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit_0 0 327 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS23544))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit_1 0 340 (_component ALU )
    (_port
      ((D)(BUS21321))
      ((Input0)(BUS21181))
      ((Input1)(BUS21175))
      ((T)(BUS21422))
      ((C)(NET21139))
      ((E)(NET21147))
      ((N)(NET21155))
      ((Output)(BUS21400))
      ((Z)(NET21691))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR_0 0 353 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR_1 0 363 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS21244))
      ((LD)(NET21119))
      ((Output)(BUS21202))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor_0 0 373 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Address_Convertor_1 0 379 (_component Convertor )
    (_port
      ((Input)(BUS21202))
      ((Output)(NET21071))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX_0 0 385 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Addressing_MUX_1 0 396 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS21202))
      ((Input1)(BUS21090))
      ((Input2)(BUS21097))
      ((Input3)(BUS21077))
      ((S)(BUS21234))
      ((T)(BUS21447))
      ((Output)(BUS21250))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR_0 0 407 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR_1 0 417 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS21081))
      ((LD)(NET21133))
      ((Output)(BUS21214))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder_0 0 427 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Decoder_1 0 433 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS21188))
      ((Output)(BUS21585))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron_0 0 439 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Destination_Synchron_1 0 446 (_component destination_sync )
    (_port
      ((Destination_In)(BUS21585))
      ((T)(BUS21447))
      ((Destination_Out)(BUS21369))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit_0 0 453 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation Flow_Control_Unit_1 0 472 (_component Flow_Control )
    (_port
      ((C)(NET21139))
      ((D)(BUS21321))
      ((E)(NET21147))
      ((N)(NET21155))
      ((Source)(BUS21313))
      ((T)(BUS21422))
      ((Z)(NET21691))
      ((Inc_PC)(NET24747))
      ((Load_AR)(NET21119))
      ((Load_CR)(NET21133))
      ((Load_PC)(NET24711))
      ((MUX_0)(NET21115))
      ((MUX_1)(NET21111))
      ((MUX_2)(NET21103))
      ((Read_M)(NET23333))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR_0 0 491 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_1 0 499 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21165))
      ((LD)(BUS21422(1)))
      ((Output)(BUS21163))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit_0 0 507 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation IR_Parser_Unit_1 0 517 (_component IR_Parser )
    (_port
      ((Input)(BUS21163))
      ((Address)(BUS21226))
      ((Addressing_Mode)(BUS21234))
      ((Destination)(BUS21188))
      ((Operator)(BUS21192))
      ((Source)(BUS21313))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0_0 0 527 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX0_1 0 535 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS21214))
      ((Input1)(BUS21202))
      ((S)(NET21115))
      ((Output)(BUS21220))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1_0 0 543 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1_1 0 551 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS21081))
      ((Input1)(BUS21226))
      ((S)(NET21111))
      ((Output)(BUS21256))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2_0 0 559 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2_1 0 567 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS21256))
      ((Input1)(BUS21250))
      ((S)(NET21103))
      ((Output)(BUS21244))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter_0 0 575 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Adapter_1 0 581 (_component Address_Adapter )
    (_port
      ((Input)(BUS21165))
      ((Output)(BUS21090))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Operator_Decoder_0 0 587 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation Operator_Decoder_1 0 593 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS21192))
      ((Output)(BUS21321))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC_0 0 599 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation PC_1 0 609 (_component PC_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET24747))
      ((Input)(BUS21220))
      ((LD)(NET24711))
      ((Output)(BUS21081))
    )
    (_use (_entity . pc_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0_0 0 619 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0_1 0 627 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(1)))
      ((Output)(BUS21280))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1_0 0 635 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1_1 0 643 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(3)))
      ((Output)(BUS21262))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2_0 0 651 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2_1 0 659 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(4)))
      ((Output)(BUS21268))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3_0 0 667 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3_1 0 675 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(5)))
      ((Output)(BUS21274))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4_0 0 683 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4_1 0 691 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(6)))
      ((Output)(BUS21287))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5_0 0 699 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5_1 0 707 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(7)))
      ((Output)(BUS21293))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Regisster_Adapter_1 0 715 (_component Address_Adapter )
    (_port
      ((Input)(BUS21280))
      ((Output)(BUS21077))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Register_Adapter_0 0 721 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address_Unit_0 0 727 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation Relative_Address_Unit_1 0 734 (_component Address_Adder )
    (_port
      ((Memory)(BUS21090))
      ((PC)(BUS21081))
      ((Relative_Address)(BUS21097))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC_0 0 741 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_1 0 748 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET21065))
      ((Output)(BUS21447))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean_0 0 755 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Clean_1 0 763 (_component SC_Cleaner )
    (_port
      ((D)(BUS21321))
      ((Set_CPU)(Reset))
      ((T)(BUS21422))
      ((Clear)(NET21065))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder_0 0 771 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation SC_Decoder_1 0 777 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS21447))
      ((Output)(BUS21422))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX_0 0 783 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Source_MUX_1 0 797 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS21165))
      ((Input1)(BUS21181))
      ((Input2)(BUS21280))
      ((Input3)(BUS21262))
      ((Input4)(BUS21268))
      ((Input5)(BUS21274))
      ((Input6)(BUS21287))
      ((Input7)(BUS21293))
      ((S)(BUS21313))
      ((Output)(BUS21175))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Synchron_Memory_Unit 0 811 (_component Memory_16x16 )
    (_port
      ((Address0)(NET327))
      ((Address1)(NET21071))
      ((DataIn0)(BUS23544))
      ((DataIn1)(BUS21400))
      ((M_Read0)(NET609))
      ((M_Read1)(NET23333))
      ((M_Write0)(BUS2830(0)))
      ((M_Write1)(BUS21369(0)))
      ((DataOut0)(BUS1014))
      ((DataOut1)(BUS21165))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read0)(M_Read0))
        ((M_Write0)(M_Write0))
        ((M_Read1)(M_Read1))
        ((M_Write1)(M_Write1))
        ((Address0)(Address0))
        ((Address1)(Address1))
        ((DataIn0)(DataIn0))
        ((DataIn1)(DataIn1))
        ((DataOut0)(DataOut0))
        ((DataOut1)(DataOut1))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~INTEGER~range~0~to~15~1346 0 119 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1348 0 120 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1352 0 126 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1354 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1356 0 132 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1358 0 133 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1360 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1362 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1364 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1366 0 142 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1368 0 143 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1370 0 144 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1372 0 145 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1374 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1376 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1378 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1380 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1382 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1384 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1386 0 156 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1388 0 157 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1390 0 158 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1392 0 159 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1394 0 160 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1396 0 168 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1398 0 170 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13100 0 176 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13102 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13104 0 186 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13106 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13108 0 193 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13110 0 195 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13112 0 203 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 208 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 212 (_architecture (_uni ))))
    (_signal (_internal NET21065 ~extieee.std_logic_1164.std_ulogic 0 213 (_architecture (_uni ))))
    (_signal (_internal NET21071 ~extSTD.STANDARD.INTEGER 0 214 (_architecture (_uni ))))
    (_signal (_internal NET21103 ~extieee.std_logic_1164.std_ulogic 0 215 (_architecture (_uni ))))
    (_signal (_internal NET21111 ~extieee.std_logic_1164.std_ulogic 0 216 (_architecture (_uni ))))
    (_signal (_internal NET21115 ~extieee.std_logic_1164.std_ulogic 0 217 (_architecture (_uni ))))
    (_signal (_internal NET21119 ~extieee.std_logic_1164.std_ulogic 0 218 (_architecture (_uni ))))
    (_signal (_internal NET21133 ~extieee.std_logic_1164.std_ulogic 0 219 (_architecture (_uni ))))
    (_signal (_internal NET21139 ~extieee.std_logic_1164.std_ulogic 0 220 (_architecture (_uni ))))
    (_signal (_internal NET21147 ~extieee.std_logic_1164.std_ulogic 0 221 (_architecture (_uni ))))
    (_signal (_internal NET21155 ~extieee.std_logic_1164.std_ulogic 0 222 (_architecture (_uni ))))
    (_signal (_internal NET21691 ~extieee.std_logic_1164.std_ulogic 0 223 (_architecture (_uni ))))
    (_signal (_internal NET23333 ~extieee.std_logic_1164.std_ulogic 0 224 (_architecture (_uni ))))
    (_signal (_internal NET24711 ~extieee.std_logic_1164.std_ulogic 0 225 (_architecture (_uni ))))
    (_signal (_internal NET24747 ~extieee.std_logic_1164.std_ulogic 0 226 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 227 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 228 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 229 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 230 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 231 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 232 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 233 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 234 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 235 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 236 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 237 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 238 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 239 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13114 0 240 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13114 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13114 0 241 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13114 0 242 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13114 0 243 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13116 0 244 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13116 0 244 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13118 0 245 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13118 0 245 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13118 0 246 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13118 0 247 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13118 0 248 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13118 0 249 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13120 0 250 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13120 0 250 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13118 0 251 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13118 0 252 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13118 0 253 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13114 0 254 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13114 0 255 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13114 0 256 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13114 0 257 (_architecture (_uni ))))
    (_signal (_internal BUS21077 ~std_ulogic_vector{3~downto~0}~13118 0 258 (_architecture (_uni ))))
    (_signal (_internal BUS21081 ~std_ulogic_vector{3~downto~0}~13118 0 259 (_architecture (_uni ))))
    (_signal (_internal BUS21090 ~std_ulogic_vector{3~downto~0}~13118 0 260 (_architecture (_uni ))))
    (_signal (_internal BUS21097 ~std_ulogic_vector{3~downto~0}~13118 0 261 (_architecture (_uni ))))
    (_signal (_internal BUS21163 ~std_ulogic_vector{15~downto~0}~13114 0 262 (_architecture (_uni ))))
    (_signal (_internal BUS21165 ~std_ulogic_vector{15~downto~0}~13114 0 263 (_architecture (_uni ))))
    (_signal (_internal BUS21175 ~std_ulogic_vector{15~downto~0}~13114 0 264 (_architecture (_uni ))))
    (_signal (_internal BUS21181 ~std_ulogic_vector{15~downto~0}~13114 0 265 (_architecture (_uni ))))
    (_signal (_internal BUS21188 ~std_ulogic_vector{2~downto~0}~13116 0 266 (_architecture (_uni ))))
    (_signal (_internal BUS21192 ~std_ulogic_vector{3~downto~0}~13118 0 267 (_architecture (_uni ))))
    (_signal (_internal BUS21202 ~std_ulogic_vector{3~downto~0}~13118 0 268 (_architecture (_uni ))))
    (_signal (_internal BUS21214 ~std_ulogic_vector{3~downto~0}~13118 0 269 (_architecture (_uni ))))
    (_signal (_internal BUS21220 ~std_ulogic_vector{3~downto~0}~13118 0 270 (_architecture (_uni ))))
    (_signal (_internal BUS21226 ~std_ulogic_vector{3~downto~0}~13118 0 271 (_architecture (_uni ))))
    (_signal (_internal BUS21234 ~std_ulogic_vector{1~downto~0}~13120 0 272 (_architecture (_uni ))))
    (_signal (_internal BUS21244 ~std_ulogic_vector{3~downto~0}~13118 0 273 (_architecture (_uni ))))
    (_signal (_internal BUS21250 ~std_ulogic_vector{3~downto~0}~13118 0 274 (_architecture (_uni ))))
    (_signal (_internal BUS21256 ~std_ulogic_vector{3~downto~0}~13118 0 275 (_architecture (_uni ))))
    (_signal (_internal BUS21262 ~std_ulogic_vector{15~downto~0}~13114 0 276 (_architecture (_uni ))))
    (_signal (_internal BUS21268 ~std_ulogic_vector{15~downto~0}~13114 0 277 (_architecture (_uni ))))
    (_signal (_internal BUS21274 ~std_ulogic_vector{15~downto~0}~13114 0 278 (_architecture (_uni ))))
    (_signal (_internal BUS21280 ~std_ulogic_vector{15~downto~0}~13114 0 279 (_architecture (_uni ))))
    (_signal (_internal BUS21287 ~std_ulogic_vector{15~downto~0}~13114 0 280 (_architecture (_uni ))))
    (_signal (_internal BUS21293 ~std_ulogic_vector{15~downto~0}~13114 0 281 (_architecture (_uni ))))
    (_signal (_internal BUS21313 ~std_ulogic_vector{2~downto~0}~13116 0 282 (_architecture (_uni ))))
    (_signal (_internal BUS21321 ~std_ulogic_vector{15~downto~0}~13114 0 283 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13122 0 284 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS21369 ~std_ulogic_vector{7~downto~0}~13122 0 284 (_architecture (_uni ))))
    (_signal (_internal BUS21400 ~std_ulogic_vector{15~downto~0}~13114 0 285 (_architecture (_uni ))))
    (_signal (_internal BUS21422 ~std_ulogic_vector{7~downto~0}~13122 0 286 (_architecture (_uni ))))
    (_signal (_internal BUS21447 ~std_ulogic_vector{2~downto~0}~13116 0 287 (_architecture (_uni ))))
    (_signal (_internal BUS21585 ~std_ulogic_vector{7~downto~0}~13122 0 288 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13114 0 289 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13114 0 290 (_architecture (_uni ))))
    (_signal (_internal BUS23544 ~std_ulogic_vector{15~downto~0}~13114 0 291 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13116 0 292 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13114 0 293 (_architecture (_uni ))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13122 0 294 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13118 0 295 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13122 0 296 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13118 0 297 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13118 0 298 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13118 0 299 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13122 0 300 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13116 0 301 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 304 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 305 (_architecture (_uni ))))
    (_process
      (line__828(_architecture 0 0 828 (_assignment (_simple)(_target(92)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000064 55 1668          1311849187614 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1311849187614 2011.07.28 15:03:07)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501994280)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000051 55 3475          1311849187866 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1311849187866 2011.07.28 15:03:07)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993671)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(8)(6)(5)(4)(7))(_sensitivity(2)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2172          1311849188120 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1311849188120 2011.07.28 15:03:08)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501994087)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000060 55 2426          1311849188352 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1311849188352 2011.07.28 15:03:08)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501994705)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000061 55 2932          1311849188553 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1311849188553 2011.07.28 15:03:08)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501994484)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(8)(7)(6)(5)(4)(9)(10)(11))(_sensitivity(14)(0)(3)(2)(1)(13)(12)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000065 55 1919          1311849188784 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1311849188784 2011.07.28 15:03:08)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992646)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4598          1311849189029 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 9 ))
  (_version v33)
  (_time 1311849189028 2011.07.28 15:03:09)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992233)
    (_use )
  )
  (_object
    (_port (_internal M_Read0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Read1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~121 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address0 ~INTEGER~range~0~to~15~121 0 5 (_entity (_in ))))
    (_port (_internal Address1 ~INTEGER~range~0~to~15~121 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~123 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn0 ~std_ulogic_vector{15~downto~0}~123 0 6 (_entity (_in ))))
    (_port (_internal DataIn1 ~std_ulogic_vector{15~downto~0}~123 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~127 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut0 ~std_ulogic_vector{15~downto~0}~127 0 6 (_entity (_out ))))
    (_port (_internal DataOut1 ~std_ulogic_vector{15~downto~0}~127 0 6 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~138 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1317 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 16 (_array ~std_ulogic_vector{15~downto~0}~1317 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 17 (_process 0 ((((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(9)(8))(_sensitivity(3)(0)(1)(2)(4)(5))(_read(6)(7)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3616          1311849189252 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1311849189252 2011.07.28 15:03:09)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501991501)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000059 55 1808          1311849189540 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1311849189540 2011.07.28 15:03:09)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501991838)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000056 55 2484          1311849189707 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1311849189706 2011.07.28 15:03:09)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992446)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)(4)(3)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000063 55 2199          1311849189953 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1311849189952 2011.07.28 15:03:09)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993883)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 2360          1311849190152 Design_PC_4_Bit
(_unit VHDL (pc_4_bit 1 5 (design_pc_4_bit 1 9 ))
  (_version v33)
  (_time 1311849190152 2011.07.28 15:03:10)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/pc 4 bit.vhd\(\./src/pc 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993444)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(2)(4)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Design_PC_4_Bit 1 -1
  )
)
I 000056 55 2594          1311849190386 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1311849190386 2011.07.28 15:03:10)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993047)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(0)(4)(3)(2)(1)(5)(6)(7)(8)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000058 55 1636          1311849190577 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1311849190577 2011.07.28 15:03:10)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993249)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(3)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000058 55 1933          1311849190852 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1311849190852 2011.07.28 15:03:10)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501991323)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1863          1311849191068 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1311849191068 2011.07.28 15:03:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992845)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000062 55 2390          1311849191253 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1311849191253 2011.07.28 15:03:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501991140)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000056 55 1629          1311849191431 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1311849191431 2011.07.28 15:03:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992038)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 52131         1311849191721 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311849191721 2011.07.28 15:03:11)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501990930)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 175 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13100 0 176 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 177 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~13102 0 178 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 183 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 184 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 185 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~13104 0 186 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13106 0 188 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1362 0 140 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1364 0 141 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1366 0 142 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1368 0 143 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1370 0 144 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1372 0 145 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1374 0 146 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1356 0 132 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1358 0 133 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 134 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1360 0 135 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (PC_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 165 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 166 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 167 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1396 0 168 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1398 0 170 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 201 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 202 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13112 0 203 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~13108 0 193 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 194 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13110 0 195 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 196 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1376 0 151 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1378 0 152 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1380 0 153 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1382 0 154 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1384 0 155 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1386 0 156 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1388 0 157 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1390 0 158 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1392 0 159 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1394 0 160 (_entity (_out ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address0 ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal Address1 ~INTEGER~range~0~to~15~1346 0 119 (_entity (_in ))))
        (_port (_internal DataIn0 ~std_ulogic_vector{15~downto~0}~1348 0 120 (_entity (_in ))))
        (_port (_internal DataIn1 ~std_ulogic_vector{15~downto~0}~1350 0 121 (_entity (_in ))))
        (_port (_internal M_Read0 ~extieee.std_logic_1164.std_ulogic 0 122 (_entity (_in ))))
        (_port (_internal M_Read1 ~extieee.std_logic_1164.std_ulogic 0 123 (_entity (_in ))))
        (_port (_internal M_Write0 ~extieee.std_logic_1164.std_ulogic 0 124 (_entity (_in ))))
        (_port (_internal M_Write1 ~extieee.std_logic_1164.std_ulogic 0 125 (_entity (_in ))))
        (_port (_internal DataOut0 ~std_ulogic_vector{15~downto~0}~1352 0 126 (_entity (_out ))))
        (_port (_internal DataOut1 ~std_ulogic_vector{15~downto~0}~1354 0 127 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC_0 0 311 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AC_1 0 319 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(1)))
      ((Output)(BUS21181))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit_0 0 327 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS23544))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit_1 0 340 (_component ALU )
    (_port
      ((D)(BUS21321))
      ((Input0)(BUS21181))
      ((Input1)(BUS21175))
      ((T)(BUS21422))
      ((C)(NET21139))
      ((E)(NET21147))
      ((N)(NET21155))
      ((Output)(BUS21400))
      ((Z)(NET21691))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR_0 0 353 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR_1 0 363 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS21244))
      ((LD)(NET21119))
      ((Output)(BUS21202))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor_0 0 373 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Address_Convertor_1 0 379 (_component Convertor )
    (_port
      ((Input)(BUS21202))
      ((Output)(NET21071))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX_0 0 385 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Addressing_MUX_1 0 396 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS21202))
      ((Input1)(BUS21090))
      ((Input2)(BUS21097))
      ((Input3)(BUS21077))
      ((S)(BUS21234))
      ((T)(BUS21447))
      ((Output)(BUS21250))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR_0 0 407 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR_1 0 417 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS21081))
      ((LD)(NET21133))
      ((Output)(BUS21214))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder_0 0 427 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Decoder_1 0 433 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS21188))
      ((Output)(BUS21585))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron_0 0 439 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Destination_Synchron_1 0 446 (_component destination_sync )
    (_port
      ((Destination_In)(BUS21585))
      ((T)(BUS21447))
      ((Destination_Out)(BUS21369))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit_0 0 453 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation Flow_Control_Unit_1 0 472 (_component Flow_Control )
    (_port
      ((C)(NET21139))
      ((D)(BUS21321))
      ((E)(NET21147))
      ((N)(NET21155))
      ((Source)(BUS21313))
      ((T)(BUS21422))
      ((Z)(NET21691))
      ((Inc_PC)(NET24747))
      ((Load_AR)(NET21119))
      ((Load_CR)(NET21133))
      ((Load_PC)(NET24711))
      ((MUX_0)(NET21115))
      ((MUX_1)(NET21111))
      ((MUX_2)(NET21103))
      ((Read_M)(NET23333))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR_0 0 491 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_1 0 499 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21165))
      ((LD)(BUS21422(1)))
      ((Output)(BUS21163))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit_0 0 507 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation IR_Parser_Unit_1 0 517 (_component IR_Parser )
    (_port
      ((Input)(BUS21163))
      ((Address)(BUS21226))
      ((Addressing_Mode)(BUS21234))
      ((Destination)(BUS21188))
      ((Operator)(BUS21192))
      ((Source)(BUS21313))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0_0 0 527 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX0_1 0 535 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS21214))
      ((Input1)(BUS21202))
      ((S)(NET21115))
      ((Output)(BUS21220))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1_0 0 543 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1_1 0 551 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS21081))
      ((Input1)(BUS21226))
      ((S)(NET21111))
      ((Output)(BUS21256))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2_0 0 559 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2_1 0 567 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS21256))
      ((Input1)(BUS21250))
      ((S)(NET21103))
      ((Output)(BUS21244))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter_0 0 575 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Adapter_1 0 581 (_component Address_Adapter )
    (_port
      ((Input)(BUS21165))
      ((Output)(BUS21090))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Operator_Decoder_0 0 587 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation Operator_Decoder_1 0 593 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS21192))
      ((Output)(BUS21321))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC_0 0 599 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation PC_1 0 609 (_component PC_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET24747))
      ((Input)(BUS21220))
      ((LD)(NET24711))
      ((Output)(BUS21081))
    )
    (_use (_entity . pc_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0_0 0 619 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0_1 0 627 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(1)))
      ((Output)(BUS21280))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1_0 0 635 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1_1 0 643 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(3)))
      ((Output)(BUS21262))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2_0 0 651 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2_1 0 659 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(4)))
      ((Output)(BUS21268))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3_0 0 667 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3_1 0 675 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(5)))
      ((Output)(BUS21274))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4_0 0 683 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4_1 0 691 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(6)))
      ((Output)(BUS21287))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5_0 0 699 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5_1 0 707 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(7)))
      ((Output)(BUS21293))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Regisster_Adapter_1 0 715 (_component Address_Adapter )
    (_port
      ((Input)(BUS21280))
      ((Output)(BUS21077))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Register_Adapter_0 0 721 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address_Unit_0 0 727 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation Relative_Address_Unit_1 0 734 (_component Address_Adder )
    (_port
      ((Memory)(BUS21090))
      ((PC)(BUS21081))
      ((Relative_Address)(BUS21097))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC_0 0 741 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_1 0 748 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET21065))
      ((Output)(BUS21447))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean_0 0 755 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Clean_1 0 763 (_component SC_Cleaner )
    (_port
      ((D)(BUS21321))
      ((Set_CPU)(Reset))
      ((T)(BUS21422))
      ((Clear)(NET21065))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder_0 0 771 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation SC_Decoder_1 0 777 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS21447))
      ((Output)(BUS21422))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX_0 0 783 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Source_MUX_1 0 797 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS21165))
      ((Input1)(BUS21181))
      ((Input2)(BUS21280))
      ((Input3)(BUS21262))
      ((Input4)(BUS21268))
      ((Input5)(BUS21274))
      ((Input6)(BUS21287))
      ((Input7)(BUS21293))
      ((S)(BUS21313))
      ((Output)(BUS21175))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Synchron_Memory_Unit 0 811 (_component Memory_16x16 )
    (_port
      ((Address0)(NET327))
      ((Address1)(NET21071))
      ((DataIn0)(BUS23544))
      ((DataIn1)(BUS21400))
      ((M_Read0)(NET609))
      ((M_Read1)(NET23333))
      ((M_Write0)(BUS2830(0)))
      ((M_Write1)(BUS21369(0)))
      ((DataOut0)(BUS1014))
      ((DataOut1)(BUS21165))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read0)(M_Read0))
        ((M_Write0)(M_Write0))
        ((M_Read1)(M_Read1))
        ((M_Write1)(M_Write1))
        ((Address0)(Address0))
        ((Address1)(Address1))
        ((DataIn0)(DataIn0))
        ((DataIn1)(DataIn1))
        ((DataOut0)(DataOut0))
        ((DataOut1)(DataOut1))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~INTEGER~range~0~to~15~1346 0 119 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1348 0 120 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1352 0 126 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1354 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1356 0 132 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1358 0 133 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1360 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1362 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1364 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1366 0 142 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1368 0 143 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1370 0 144 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1372 0 145 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1374 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1376 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1378 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1380 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1382 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1384 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1386 0 156 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1388 0 157 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1390 0 158 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1392 0 159 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1394 0 160 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1396 0 168 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1398 0 170 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13100 0 176 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13102 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13104 0 186 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13106 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13108 0 193 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13110 0 195 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13112 0 203 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 208 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 212 (_architecture (_uni ))))
    (_signal (_internal NET21065 ~extieee.std_logic_1164.std_ulogic 0 213 (_architecture (_uni ))))
    (_signal (_internal NET21071 ~extSTD.STANDARD.INTEGER 0 214 (_architecture (_uni ))))
    (_signal (_internal NET21103 ~extieee.std_logic_1164.std_ulogic 0 215 (_architecture (_uni ))))
    (_signal (_internal NET21111 ~extieee.std_logic_1164.std_ulogic 0 216 (_architecture (_uni ))))
    (_signal (_internal NET21115 ~extieee.std_logic_1164.std_ulogic 0 217 (_architecture (_uni ))))
    (_signal (_internal NET21119 ~extieee.std_logic_1164.std_ulogic 0 218 (_architecture (_uni ))))
    (_signal (_internal NET21133 ~extieee.std_logic_1164.std_ulogic 0 219 (_architecture (_uni ))))
    (_signal (_internal NET21139 ~extieee.std_logic_1164.std_ulogic 0 220 (_architecture (_uni ))))
    (_signal (_internal NET21147 ~extieee.std_logic_1164.std_ulogic 0 221 (_architecture (_uni ))))
    (_signal (_internal NET21155 ~extieee.std_logic_1164.std_ulogic 0 222 (_architecture (_uni ))))
    (_signal (_internal NET21691 ~extieee.std_logic_1164.std_ulogic 0 223 (_architecture (_uni ))))
    (_signal (_internal NET23333 ~extieee.std_logic_1164.std_ulogic 0 224 (_architecture (_uni ))))
    (_signal (_internal NET24711 ~extieee.std_logic_1164.std_ulogic 0 225 (_architecture (_uni ))))
    (_signal (_internal NET24747 ~extieee.std_logic_1164.std_ulogic 0 226 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 227 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 228 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 229 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 230 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 231 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 232 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 233 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 234 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 235 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 236 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 237 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 238 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 239 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13114 0 240 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13114 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13114 0 241 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13114 0 242 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13114 0 243 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13116 0 244 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13116 0 244 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13118 0 245 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13118 0 245 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13118 0 246 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13118 0 247 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13118 0 248 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13118 0 249 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13120 0 250 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13120 0 250 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13118 0 251 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13118 0 252 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13118 0 253 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13114 0 254 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13114 0 255 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13114 0 256 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13114 0 257 (_architecture (_uni ))))
    (_signal (_internal BUS21077 ~std_ulogic_vector{3~downto~0}~13118 0 258 (_architecture (_uni ))))
    (_signal (_internal BUS21081 ~std_ulogic_vector{3~downto~0}~13118 0 259 (_architecture (_uni ))))
    (_signal (_internal BUS21090 ~std_ulogic_vector{3~downto~0}~13118 0 260 (_architecture (_uni ))))
    (_signal (_internal BUS21097 ~std_ulogic_vector{3~downto~0}~13118 0 261 (_architecture (_uni ))))
    (_signal (_internal BUS21163 ~std_ulogic_vector{15~downto~0}~13114 0 262 (_architecture (_uni ))))
    (_signal (_internal BUS21165 ~std_ulogic_vector{15~downto~0}~13114 0 263 (_architecture (_uni ))))
    (_signal (_internal BUS21175 ~std_ulogic_vector{15~downto~0}~13114 0 264 (_architecture (_uni ))))
    (_signal (_internal BUS21181 ~std_ulogic_vector{15~downto~0}~13114 0 265 (_architecture (_uni ))))
    (_signal (_internal BUS21188 ~std_ulogic_vector{2~downto~0}~13116 0 266 (_architecture (_uni ))))
    (_signal (_internal BUS21192 ~std_ulogic_vector{3~downto~0}~13118 0 267 (_architecture (_uni ))))
    (_signal (_internal BUS21202 ~std_ulogic_vector{3~downto~0}~13118 0 268 (_architecture (_uni ))))
    (_signal (_internal BUS21214 ~std_ulogic_vector{3~downto~0}~13118 0 269 (_architecture (_uni ))))
    (_signal (_internal BUS21220 ~std_ulogic_vector{3~downto~0}~13118 0 270 (_architecture (_uni ))))
    (_signal (_internal BUS21226 ~std_ulogic_vector{3~downto~0}~13118 0 271 (_architecture (_uni ))))
    (_signal (_internal BUS21234 ~std_ulogic_vector{1~downto~0}~13120 0 272 (_architecture (_uni ))))
    (_signal (_internal BUS21244 ~std_ulogic_vector{3~downto~0}~13118 0 273 (_architecture (_uni ))))
    (_signal (_internal BUS21250 ~std_ulogic_vector{3~downto~0}~13118 0 274 (_architecture (_uni ))))
    (_signal (_internal BUS21256 ~std_ulogic_vector{3~downto~0}~13118 0 275 (_architecture (_uni ))))
    (_signal (_internal BUS21262 ~std_ulogic_vector{15~downto~0}~13114 0 276 (_architecture (_uni ))))
    (_signal (_internal BUS21268 ~std_ulogic_vector{15~downto~0}~13114 0 277 (_architecture (_uni ))))
    (_signal (_internal BUS21274 ~std_ulogic_vector{15~downto~0}~13114 0 278 (_architecture (_uni ))))
    (_signal (_internal BUS21280 ~std_ulogic_vector{15~downto~0}~13114 0 279 (_architecture (_uni ))))
    (_signal (_internal BUS21287 ~std_ulogic_vector{15~downto~0}~13114 0 280 (_architecture (_uni ))))
    (_signal (_internal BUS21293 ~std_ulogic_vector{15~downto~0}~13114 0 281 (_architecture (_uni ))))
    (_signal (_internal BUS21313 ~std_ulogic_vector{2~downto~0}~13116 0 282 (_architecture (_uni ))))
    (_signal (_internal BUS21321 ~std_ulogic_vector{15~downto~0}~13114 0 283 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13122 0 284 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS21369 ~std_ulogic_vector{7~downto~0}~13122 0 284 (_architecture (_uni ))))
    (_signal (_internal BUS21400 ~std_ulogic_vector{15~downto~0}~13114 0 285 (_architecture (_uni ))))
    (_signal (_internal BUS21422 ~std_ulogic_vector{7~downto~0}~13122 0 286 (_architecture (_uni ))))
    (_signal (_internal BUS21447 ~std_ulogic_vector{2~downto~0}~13116 0 287 (_architecture (_uni ))))
    (_signal (_internal BUS21585 ~std_ulogic_vector{7~downto~0}~13122 0 288 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13114 0 289 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13114 0 290 (_architecture (_uni ))))
    (_signal (_internal BUS23544 ~std_ulogic_vector{15~downto~0}~13114 0 291 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13116 0 292 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13114 0 293 (_architecture (_uni ))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13122 0 294 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13118 0 295 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13122 0 296 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13118 0 297 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13118 0 298 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13118 0 299 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13122 0 300 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13116 0 301 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 304 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 305 (_architecture (_uni ))))
    (_process
      (line__828(_architecture 0 0 828 (_assignment (_simple)(_target(92)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
V 000064 55 1668          1312614431046 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1312614431046 2011.08.06 11:37:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501994280)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
V 000051 55 3475          1312614431307 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1312614431307 2011.08.06 11:37:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993671)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(8)(6)(5)(4)(7))(_sensitivity(2)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
V 000062 55 2172          1312614431695 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1312614431695 2011.08.06 11:37:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501994087)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
V 000060 55 2426          1312614431890 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1312614431890 2011.08.06 11:37:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501994705)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
V 000061 55 2932          1312614432153 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1312614432153 2011.08.06 11:37:12)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501994484)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(8)(7)(6)(5)(4)(9)(10)(11))(_sensitivity(0)(3)(2)(1)(12)(13)(14)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
V 000065 55 1919          1312614432380 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1312614432380 2011.08.06 11:37:12)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992646)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
V 000061 55 4598          1312614432603 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 9 ))
  (_version v33)
  (_time 1312614432603 2011.08.06 11:37:12)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992233)
    (_use )
  )
  (_object
    (_port (_internal M_Read0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Read1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~121 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address0 ~INTEGER~range~0~to~15~121 0 5 (_entity (_in ))))
    (_port (_internal Address1 ~INTEGER~range~0~to~15~121 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~123 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn0 ~std_ulogic_vector{15~downto~0}~123 0 6 (_entity (_in ))))
    (_port (_internal DataIn1 ~std_ulogic_vector{15~downto~0}~123 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~127 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut0 ~std_ulogic_vector{15~downto~0}~127 0 6 (_entity (_out ))))
    (_port (_internal DataOut1 ~std_ulogic_vector{15~downto~0}~127 0 6 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~138 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1317 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 16 (_array ~std_ulogic_vector{15~downto~0}~1317 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 17 (_process 0 ((((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(9)(8))(_sensitivity(2)(1)(5)(4)(0)(3))(_read(6)(7)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
V 000050 55 3616          1312614432813 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1312614432813 2011.08.06 11:37:12)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501991501)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
V 000059 55 1808          1312614433036 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1312614433036 2011.08.06 11:37:13)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501991838)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
V 000056 55 2484          1312614433260 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1312614433259 2011.08.06 11:37:13)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992446)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(3)(4)(5)(2)(1)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
V 000063 55 2199          1312614433463 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1312614433462 2011.08.06 11:37:13)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993883)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
V 000056 55 2360          1312614433671 Design_PC_4_Bit
(_unit VHDL (pc_4_bit 1 5 (design_pc_4_bit 1 9 ))
  (_version v33)
  (_time 1312614433671 2011.08.06 11:37:13)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/pc 4 bit.vhd\(\./src/pc 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993444)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(1)(0)(4)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Design_PC_4_Bit 1 -1
  )
)
V 000056 55 2594          1312614433882 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1312614433882 2011.08.06 11:37:13)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993047)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(8)(7)(0)(2)(4)(3)(1)(6)(5)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
V 000058 55 1636          1312614434105 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1312614434104 2011.08.06 11:37:14)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501993249)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)(2)(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
V 000058 55 1933          1312614434317 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1312614434317 2011.08.06 11:37:14)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501991323)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
V 000064 55 1863          1312614434556 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1312614434555 2011.08.06 11:37:14)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992845)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
V 000062 55 2390          1312614434762 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1312614434761 2011.08.06 11:37:14)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501991140)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(4)(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
V 000056 55 1629          1312614434983 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1312614434983 2011.08.06 11:37:14)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Dual Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501992038)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 52131         1312614435276 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1312614435275 2011.08.06 11:37:15)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501990930)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 175 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13100 0 176 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 177 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~13102 0 178 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 183 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 184 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 185 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~13104 0 186 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13106 0 188 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1362 0 140 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1364 0 141 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1366 0 142 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1368 0 143 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1370 0 144 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1372 0 145 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1374 0 146 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1356 0 132 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1358 0 133 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 134 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1360 0 135 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (PC_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 165 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 166 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 167 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1396 0 168 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1398 0 170 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 201 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 202 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13112 0 203 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~13108 0 193 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 194 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13110 0 195 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 196 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1376 0 151 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1378 0 152 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1380 0 153 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1382 0 154 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1384 0 155 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1386 0 156 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1388 0 157 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1390 0 158 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1392 0 159 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1394 0 160 (_entity (_out ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address0 ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal Address1 ~INTEGER~range~0~to~15~1346 0 119 (_entity (_in ))))
        (_port (_internal DataIn0 ~std_ulogic_vector{15~downto~0}~1348 0 120 (_entity (_in ))))
        (_port (_internal DataIn1 ~std_ulogic_vector{15~downto~0}~1350 0 121 (_entity (_in ))))
        (_port (_internal M_Read0 ~extieee.std_logic_1164.std_ulogic 0 122 (_entity (_in ))))
        (_port (_internal M_Read1 ~extieee.std_logic_1164.std_ulogic 0 123 (_entity (_in ))))
        (_port (_internal M_Write0 ~extieee.std_logic_1164.std_ulogic 0 124 (_entity (_in ))))
        (_port (_internal M_Write1 ~extieee.std_logic_1164.std_ulogic 0 125 (_entity (_in ))))
        (_port (_internal DataOut0 ~std_ulogic_vector{15~downto~0}~1352 0 126 (_entity (_out ))))
        (_port (_internal DataOut1 ~std_ulogic_vector{15~downto~0}~1354 0 127 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC_0 0 311 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AC_1 0 319 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(1)))
      ((Output)(BUS21181))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit_0 0 327 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS23544))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit_1 0 340 (_component ALU )
    (_port
      ((D)(BUS21321))
      ((Input0)(BUS21181))
      ((Input1)(BUS21175))
      ((T)(BUS21422))
      ((C)(NET21139))
      ((E)(NET21147))
      ((N)(NET21155))
      ((Output)(BUS21400))
      ((Z)(NET21691))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR_0 0 353 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR_1 0 363 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS21244))
      ((LD)(NET21119))
      ((Output)(BUS21202))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor_0 0 373 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Address_Convertor_1 0 379 (_component Convertor )
    (_port
      ((Input)(BUS21202))
      ((Output)(NET21071))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX_0 0 385 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Addressing_MUX_1 0 396 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS21202))
      ((Input1)(BUS21090))
      ((Input2)(BUS21097))
      ((Input3)(BUS21077))
      ((S)(BUS21234))
      ((T)(BUS21447))
      ((Output)(BUS21250))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR_0 0 407 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR_1 0 417 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS21081))
      ((LD)(NET21133))
      ((Output)(BUS21214))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder_0 0 427 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Decoder_1 0 433 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS21188))
      ((Output)(BUS21585))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron_0 0 439 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Destination_Synchron_1 0 446 (_component destination_sync )
    (_port
      ((Destination_In)(BUS21585))
      ((T)(BUS21447))
      ((Destination_Out)(BUS21369))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit_0 0 453 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation Flow_Control_Unit_1 0 472 (_component Flow_Control )
    (_port
      ((C)(NET21139))
      ((D)(BUS21321))
      ((E)(NET21147))
      ((N)(NET21155))
      ((Source)(BUS21313))
      ((T)(BUS21422))
      ((Z)(NET21691))
      ((Inc_PC)(NET24747))
      ((Load_AR)(NET21119))
      ((Load_CR)(NET21133))
      ((Load_PC)(NET24711))
      ((MUX_0)(NET21115))
      ((MUX_1)(NET21111))
      ((MUX_2)(NET21103))
      ((Read_M)(NET23333))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR_0 0 491 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_1 0 499 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21165))
      ((LD)(BUS21422(1)))
      ((Output)(BUS21163))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit_0 0 507 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation IR_Parser_Unit_1 0 517 (_component IR_Parser )
    (_port
      ((Input)(BUS21163))
      ((Address)(BUS21226))
      ((Addressing_Mode)(BUS21234))
      ((Destination)(BUS21188))
      ((Operator)(BUS21192))
      ((Source)(BUS21313))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0_0 0 527 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX0_1 0 535 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS21214))
      ((Input1)(BUS21202))
      ((S)(NET21115))
      ((Output)(BUS21220))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1_0 0 543 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1_1 0 551 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS21081))
      ((Input1)(BUS21226))
      ((S)(NET21111))
      ((Output)(BUS21256))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2_0 0 559 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2_1 0 567 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS21256))
      ((Input1)(BUS21250))
      ((S)(NET21103))
      ((Output)(BUS21244))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter_0 0 575 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Adapter_1 0 581 (_component Address_Adapter )
    (_port
      ((Input)(BUS21165))
      ((Output)(BUS21090))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Operator_Decoder_0 0 587 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation Operator_Decoder_1 0 593 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS21192))
      ((Output)(BUS21321))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC_0 0 599 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation PC_1 0 609 (_component PC_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET24747))
      ((Input)(BUS21220))
      ((LD)(NET24711))
      ((Output)(BUS21081))
    )
    (_use (_entity . pc_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0_0 0 619 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0_1 0 627 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(1)))
      ((Output)(BUS21280))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1_0 0 635 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1_1 0 643 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(3)))
      ((Output)(BUS21262))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2_0 0 651 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2_1 0 659 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(4)))
      ((Output)(BUS21268))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3_0 0 667 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3_1 0 675 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(5)))
      ((Output)(BUS21274))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4_0 0 683 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4_1 0 691 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(6)))
      ((Output)(BUS21287))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5_0 0 699 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS23544))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5_1 0 707 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS21400))
      ((LD)(BUS21369(7)))
      ((Output)(BUS21293))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Regisster_Adapter_1 0 715 (_component Address_Adapter )
    (_port
      ((Input)(BUS21280))
      ((Output)(BUS21077))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Register_Adapter_0 0 721 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address_Unit_0 0 727 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation Relative_Address_Unit_1 0 734 (_component Address_Adder )
    (_port
      ((Memory)(BUS21090))
      ((PC)(BUS21081))
      ((Relative_Address)(BUS21097))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC_0 0 741 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_1 0 748 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET21065))
      ((Output)(BUS21447))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean_0 0 755 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Clean_1 0 763 (_component SC_Cleaner )
    (_port
      ((D)(BUS21321))
      ((Set_CPU)(Reset))
      ((T)(BUS21422))
      ((Clear)(NET21065))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder_0 0 771 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation SC_Decoder_1 0 777 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS21447))
      ((Output)(BUS21422))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX_0 0 783 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Source_MUX_1 0 797 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS21165))
      ((Input1)(BUS21181))
      ((Input2)(BUS21280))
      ((Input3)(BUS21262))
      ((Input4)(BUS21268))
      ((Input5)(BUS21274))
      ((Input6)(BUS21287))
      ((Input7)(BUS21293))
      ((S)(BUS21313))
      ((Output)(BUS21175))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Synchron_Memory_Unit 0 811 (_component Memory_16x16 )
    (_port
      ((Address0)(NET327))
      ((Address1)(NET21071))
      ((DataIn0)(BUS23544))
      ((DataIn1)(BUS21400))
      ((M_Read0)(NET609))
      ((M_Read1)(NET23333))
      ((M_Write0)(BUS2830(0)))
      ((M_Write1)(BUS21369(0)))
      ((DataOut0)(BUS1014))
      ((DataOut1)(BUS21165))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read0)(M_Read0))
        ((M_Write0)(M_Write0))
        ((M_Read1)(M_Read1))
        ((M_Write1)(M_Write1))
        ((Address0)(Address0))
        ((Address1)(Address1))
        ((DataIn0)(DataIn0))
        ((DataIn1)(DataIn1))
        ((DataOut0)(DataOut0))
        ((DataOut1)(DataOut1))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~INTEGER~range~0~to~15~1346 0 119 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1348 0 120 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1352 0 126 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1354 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1356 0 132 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1358 0 133 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1360 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1362 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1364 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1366 0 142 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1368 0 143 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1370 0 144 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1372 0 145 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1374 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1376 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1378 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1380 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1382 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1384 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1386 0 156 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1388 0 157 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1390 0 158 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1392 0 159 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1394 0 160 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1396 0 168 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1398 0 170 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13100 0 176 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13102 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13104 0 186 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13106 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13108 0 193 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13110 0 195 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13112 0 203 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 208 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 212 (_architecture (_uni ))))
    (_signal (_internal NET21065 ~extieee.std_logic_1164.std_ulogic 0 213 (_architecture (_uni ))))
    (_signal (_internal NET21071 ~extSTD.STANDARD.INTEGER 0 214 (_architecture (_uni ))))
    (_signal (_internal NET21103 ~extieee.std_logic_1164.std_ulogic 0 215 (_architecture (_uni ))))
    (_signal (_internal NET21111 ~extieee.std_logic_1164.std_ulogic 0 216 (_architecture (_uni ))))
    (_signal (_internal NET21115 ~extieee.std_logic_1164.std_ulogic 0 217 (_architecture (_uni ))))
    (_signal (_internal NET21119 ~extieee.std_logic_1164.std_ulogic 0 218 (_architecture (_uni ))))
    (_signal (_internal NET21133 ~extieee.std_logic_1164.std_ulogic 0 219 (_architecture (_uni ))))
    (_signal (_internal NET21139 ~extieee.std_logic_1164.std_ulogic 0 220 (_architecture (_uni ))))
    (_signal (_internal NET21147 ~extieee.std_logic_1164.std_ulogic 0 221 (_architecture (_uni ))))
    (_signal (_internal NET21155 ~extieee.std_logic_1164.std_ulogic 0 222 (_architecture (_uni ))))
    (_signal (_internal NET21691 ~extieee.std_logic_1164.std_ulogic 0 223 (_architecture (_uni ))))
    (_signal (_internal NET23333 ~extieee.std_logic_1164.std_ulogic 0 224 (_architecture (_uni ))))
    (_signal (_internal NET24711 ~extieee.std_logic_1164.std_ulogic 0 225 (_architecture (_uni ))))
    (_signal (_internal NET24747 ~extieee.std_logic_1164.std_ulogic 0 226 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 227 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 228 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 229 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 230 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 231 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 232 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 233 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 234 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 235 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 236 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 237 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 238 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 239 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13114 0 240 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13114 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13114 0 241 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13114 0 242 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13114 0 243 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13116 0 244 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13116 0 244 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13118 0 245 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13118 0 245 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13118 0 246 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13118 0 247 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13118 0 248 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13118 0 249 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13120 0 250 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13120 0 250 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13118 0 251 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13118 0 252 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13118 0 253 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13114 0 254 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13114 0 255 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13114 0 256 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13114 0 257 (_architecture (_uni ))))
    (_signal (_internal BUS21077 ~std_ulogic_vector{3~downto~0}~13118 0 258 (_architecture (_uni ))))
    (_signal (_internal BUS21081 ~std_ulogic_vector{3~downto~0}~13118 0 259 (_architecture (_uni ))))
    (_signal (_internal BUS21090 ~std_ulogic_vector{3~downto~0}~13118 0 260 (_architecture (_uni ))))
    (_signal (_internal BUS21097 ~std_ulogic_vector{3~downto~0}~13118 0 261 (_architecture (_uni ))))
    (_signal (_internal BUS21163 ~std_ulogic_vector{15~downto~0}~13114 0 262 (_architecture (_uni ))))
    (_signal (_internal BUS21165 ~std_ulogic_vector{15~downto~0}~13114 0 263 (_architecture (_uni ))))
    (_signal (_internal BUS21175 ~std_ulogic_vector{15~downto~0}~13114 0 264 (_architecture (_uni ))))
    (_signal (_internal BUS21181 ~std_ulogic_vector{15~downto~0}~13114 0 265 (_architecture (_uni ))))
    (_signal (_internal BUS21188 ~std_ulogic_vector{2~downto~0}~13116 0 266 (_architecture (_uni ))))
    (_signal (_internal BUS21192 ~std_ulogic_vector{3~downto~0}~13118 0 267 (_architecture (_uni ))))
    (_signal (_internal BUS21202 ~std_ulogic_vector{3~downto~0}~13118 0 268 (_architecture (_uni ))))
    (_signal (_internal BUS21214 ~std_ulogic_vector{3~downto~0}~13118 0 269 (_architecture (_uni ))))
    (_signal (_internal BUS21220 ~std_ulogic_vector{3~downto~0}~13118 0 270 (_architecture (_uni ))))
    (_signal (_internal BUS21226 ~std_ulogic_vector{3~downto~0}~13118 0 271 (_architecture (_uni ))))
    (_signal (_internal BUS21234 ~std_ulogic_vector{1~downto~0}~13120 0 272 (_architecture (_uni ))))
    (_signal (_internal BUS21244 ~std_ulogic_vector{3~downto~0}~13118 0 273 (_architecture (_uni ))))
    (_signal (_internal BUS21250 ~std_ulogic_vector{3~downto~0}~13118 0 274 (_architecture (_uni ))))
    (_signal (_internal BUS21256 ~std_ulogic_vector{3~downto~0}~13118 0 275 (_architecture (_uni ))))
    (_signal (_internal BUS21262 ~std_ulogic_vector{15~downto~0}~13114 0 276 (_architecture (_uni ))))
    (_signal (_internal BUS21268 ~std_ulogic_vector{15~downto~0}~13114 0 277 (_architecture (_uni ))))
    (_signal (_internal BUS21274 ~std_ulogic_vector{15~downto~0}~13114 0 278 (_architecture (_uni ))))
    (_signal (_internal BUS21280 ~std_ulogic_vector{15~downto~0}~13114 0 279 (_architecture (_uni ))))
    (_signal (_internal BUS21287 ~std_ulogic_vector{15~downto~0}~13114 0 280 (_architecture (_uni ))))
    (_signal (_internal BUS21293 ~std_ulogic_vector{15~downto~0}~13114 0 281 (_architecture (_uni ))))
    (_signal (_internal BUS21313 ~std_ulogic_vector{2~downto~0}~13116 0 282 (_architecture (_uni ))))
    (_signal (_internal BUS21321 ~std_ulogic_vector{15~downto~0}~13114 0 283 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13122 0 284 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS21369 ~std_ulogic_vector{7~downto~0}~13122 0 284 (_architecture (_uni ))))
    (_signal (_internal BUS21400 ~std_ulogic_vector{15~downto~0}~13114 0 285 (_architecture (_uni ))))
    (_signal (_internal BUS21422 ~std_ulogic_vector{7~downto~0}~13122 0 286 (_architecture (_uni ))))
    (_signal (_internal BUS21447 ~std_ulogic_vector{2~downto~0}~13116 0 287 (_architecture (_uni ))))
    (_signal (_internal BUS21585 ~std_ulogic_vector{7~downto~0}~13122 0 288 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13114 0 289 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13114 0 290 (_architecture (_uni ))))
    (_signal (_internal BUS23544 ~std_ulogic_vector{15~downto~0}~13114 0 291 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13116 0 292 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13114 0 293 (_architecture (_uni ))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13122 0 294 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13118 0 295 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13122 0 296 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13118 0 297 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13118 0 298 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13118 0 299 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13122 0 300 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13116 0 301 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 304 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 305 (_architecture (_uni ))))
    (_process
      (line__828(_architecture 0 0 828 (_assignment (_simple)(_target(92)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
