\subsection{arch Architecture Reference}
\label{classtest__data__dd_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{dd/d45/classtest__data__dd_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+358}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+359}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+418}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+419}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf cnt\+\_\+h} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+l} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf iq\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf iq\+\_\+sel\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 34} of file {\bf test\+\_\+data\+\_\+dd.\+vhd}.



\subsubsection{Member Function Documentation}
\index{test\+\_\+data\+\_\+dd\+::arch@{test\+\_\+data\+\_\+dd\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+358@{P\+R\+O\+C\+E\+S\+S\+\_\+358}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+358@{P\+R\+O\+C\+E\+S\+S\+\_\+358}!test\+\_\+data\+\_\+dd\+::arch@{test\+\_\+data\+\_\+dd\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+358reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+358(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtest__data__dd_1_1arch_a821481844e2df089bea0e406ed356f44}


Definition at line {\bf 45} of file {\bf test\+\_\+data\+\_\+dd.\+vhd}.

\index{test\+\_\+data\+\_\+dd\+::arch@{test\+\_\+data\+\_\+dd\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+359@{P\+R\+O\+C\+E\+S\+S\+\_\+359}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+359@{P\+R\+O\+C\+E\+S\+S\+\_\+359}!test\+\_\+data\+\_\+dd\+::arch@{test\+\_\+data\+\_\+dd\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+359reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+359(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtest__data__dd_1_1arch_aab57ff3a059e52fb8c4726ed09e82ee7}


Definition at line {\bf 54} of file {\bf test\+\_\+data\+\_\+dd.\+vhd}.

\index{test\+\_\+data\+\_\+dd\+::arch@{test\+\_\+data\+\_\+dd\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+418@{P\+R\+O\+C\+E\+S\+S\+\_\+418}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+418@{P\+R\+O\+C\+E\+S\+S\+\_\+418}!test\+\_\+data\+\_\+dd\+::arch@{test\+\_\+data\+\_\+dd\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+418reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+418(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtest__data__dd_1_1arch_a1ebb61ba6287c1a7ff1d1169e1af249d}


Definition at line {\bf 45} of file {\bf test\+\_\+data\+\_\+dd.\+vhd}.

\index{test\+\_\+data\+\_\+dd\+::arch@{test\+\_\+data\+\_\+dd\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+419@{P\+R\+O\+C\+E\+S\+S\+\_\+419}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+419@{P\+R\+O\+C\+E\+S\+S\+\_\+419}!test\+\_\+data\+\_\+dd\+::arch@{test\+\_\+data\+\_\+dd\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+419reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+419(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtest__data__dd_1_1arch_a3a9278027dfaf2e406fbf9d3dafeeea9}


Definition at line {\bf 54} of file {\bf test\+\_\+data\+\_\+dd.\+vhd}.



\subsubsection{Member Data Documentation}
\index{test\+\_\+data\+\_\+dd\+::arch@{test\+\_\+data\+\_\+dd\+::arch}!cnt\+\_\+h@{cnt\+\_\+h}}
\index{cnt\+\_\+h@{cnt\+\_\+h}!test\+\_\+data\+\_\+dd\+::arch@{test\+\_\+data\+\_\+dd\+::arch}}
\paragraph[{cnt\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+h} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtest__data__dd_1_1arch_a4ce0350e69412bc5cd2755977fdfef48}


Definition at line {\bf 36} of file {\bf test\+\_\+data\+\_\+dd.\+vhd}.

\index{test\+\_\+data\+\_\+dd\+::arch@{test\+\_\+data\+\_\+dd\+::arch}!cnt\+\_\+l@{cnt\+\_\+l}}
\index{cnt\+\_\+l@{cnt\+\_\+l}!test\+\_\+data\+\_\+dd\+::arch@{test\+\_\+data\+\_\+dd\+::arch}}
\paragraph[{cnt\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+l} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtest__data__dd_1_1arch_a84d672e711bf51130d5bb5c4837b82e7}


Definition at line {\bf 37} of file {\bf test\+\_\+data\+\_\+dd.\+vhd}.

\index{test\+\_\+data\+\_\+dd\+::arch@{test\+\_\+data\+\_\+dd\+::arch}!iq\+\_\+sel@{iq\+\_\+sel}}
\index{iq\+\_\+sel@{iq\+\_\+sel}!test\+\_\+data\+\_\+dd\+::arch@{test\+\_\+data\+\_\+dd\+::arch}}
\paragraph[{iq\+\_\+sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iq\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtest__data__dd_1_1arch_af4d5d79c2f5551c7e0663afa057bcc4c}


Definition at line {\bf 39} of file {\bf test\+\_\+data\+\_\+dd.\+vhd}.

\index{test\+\_\+data\+\_\+dd\+::arch@{test\+\_\+data\+\_\+dd\+::arch}!iq\+\_\+sel\+\_\+out@{iq\+\_\+sel\+\_\+out}}
\index{iq\+\_\+sel\+\_\+out@{iq\+\_\+sel\+\_\+out}!test\+\_\+data\+\_\+dd\+::arch@{test\+\_\+data\+\_\+dd\+::arch}}
\paragraph[{iq\+\_\+sel\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iq\+\_\+sel\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtest__data__dd_1_1arch_a25ec63f8a7116d6c022eeef90a3a2db4}


Definition at line {\bf 40} of file {\bf test\+\_\+data\+\_\+dd.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/diq2fifo/synth/{\bf test\+\_\+data\+\_\+dd.\+vhd}\end{DoxyCompactItemize}
