

================================================================
== Vitis HLS Report for 'Conv_Pipeline_Input_Channel'
================================================================
* Date:           Wed Mar 30 16:10:57 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        conv_core
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   196620|  20.000 ns|  1.966 ms|    2|  196620|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- Input_Channel  |        0|   196618|        17|          3|          1|  0 ~ 65535|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 3, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ret = alloca i32 1"   --->   Operation 20 'alloca' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 21 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 22 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%W_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W"   --->   Operation 23 'read' 'W_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp9_read = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %tmp9"   --->   Operation 24 'read' 'tmp9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1057_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln1057_1"   --->   Operation 25 'read' 'zext_ln1057_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%CHout_cast6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %CHout_cast6"   --->   Operation 26 'read' 'CHout_cast6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln59_cast_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %trunc_ln59_cast"   --->   Operation 27 'read' 'trunc_ln59_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%CHin_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %CHin"   --->   Operation 28 'read' 'CHin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sum_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_1"   --->   Operation 29 'read' 'sum_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1057_1_cast = zext i16 %zext_ln1057_1_read"   --->   Operation 30 'zext' 'zext_ln1057_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%CHout_cast6_cast = zext i16 %CHout_cast6_read"   --->   Operation 31 'zext' 'CHout_cast6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln59_cast_cast = sext i62 %trunc_ln59_cast_read"   --->   Operation 32 'sext' 'trunc_ln59_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2147483647, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %lhs_V"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %sum_1_read, i32 %sum"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %ret"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%cin_1 = load i16 %lhs_V" [../conv_core.cpp:59]   --->   Operation 38 'load' 'cin_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.10ns)   --->   "%icmp_ln1057 = icmp_eq  i16 %cin_1, i16 %CHin_read"   --->   Operation 40 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.85ns)   --->   "%cin = add i16 %cin_1, i16 1" [../conv_core.cpp:59]   --->   Operation 42 'add' 'cin' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln1057, void %.split, void %._crit_edge.loopexit.exitStub" [../conv_core.cpp:59]   --->   Operation 43 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_cast = zext i16 %cin_1" [../conv_core.cpp:59]   --->   Operation 44 'zext' 'indvar_cast' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.08ns)   --->   "%add_ln66 = add i63 %indvar_cast, i63 %trunc_ln59_cast_cast" [../conv_core.cpp:66]   --->   Operation 45 'add' 'add_ln66' <Predicate = (!icmp_ln1057)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i63 %add_ln66" [../conv_core.cpp:66]   --->   Operation 46 'sext' 'sext_ln66_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln66_1" [../conv_core.cpp:66]   --->   Operation 47 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln59 = store i16 %cin, i16 %lhs_V" [../conv_core.cpp:59]   --->   Operation 48 'store' 'store_ln59' <Predicate = (!icmp_ln1057)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ret_load = load i32 %ret"   --->   Operation 49 'load' 'ret_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 50 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../conv_core.cpp:66]   --->   Operation 50 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 51 [1/1] (1.01ns)   --->   "%add_ln1524 = add i32 %ret_load, i32 %CHout_cast6_cast"   --->   Operation 51 'add' 'add_ln1524' <Predicate = (!icmp_ln1057)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.01ns)   --->   "%add_ln573 = add i32 %zext_ln1057_1_cast, i32 %ret_load"   --->   Operation 52 'add' 'add_ln573' <Predicate = (!icmp_ln1057)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i32 %add_ln573"   --->   Operation 53 'zext' 'zext_ln573' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.09ns)   --->   "%add_ln573_1 = add i48 %zext_ln573, i48 %tmp9_read"   --->   Operation 54 'add' 'add_ln573_1' <Predicate = (!icmp_ln1057)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i48.i2, i48 %add_ln573_1, i2 0" [../conv_core.cpp:66]   --->   Operation 55 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i50 %shl_ln3" [../conv_core.cpp:66]   --->   Operation 56 'zext' 'zext_ln66' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.08ns)   --->   "%add_ln66_1 = add i64 %zext_ln66, i64 %W_read" [../conv_core.cpp:66]   --->   Operation 57 'add' 'add_ln66_1' <Predicate = (!icmp_ln1057)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_1, i32 2, i32 63" [../conv_core.cpp:66]   --->   Operation 58 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i62 %trunc_ln5" [../conv_core.cpp:66]   --->   Operation 59 'sext' 'sext_ln66' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln66" [../conv_core.cpp:66]   --->   Operation 60 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln1524 = store i32 %add_ln1524, i32 %ret"   --->   Operation 61 'store' 'store_ln1524' <Predicate = (!icmp_ln1057)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 62 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../conv_core.cpp:66]   --->   Operation 62 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 63 [7/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [../conv_core.cpp:66]   --->   Operation 63 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 64 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../conv_core.cpp:66]   --->   Operation 64 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 65 [6/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [../conv_core.cpp:66]   --->   Operation 65 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 66 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../conv_core.cpp:66]   --->   Operation 66 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 67 [5/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [../conv_core.cpp:66]   --->   Operation 67 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 68 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../conv_core.cpp:66]   --->   Operation 68 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 69 [4/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [../conv_core.cpp:66]   --->   Operation 69 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 70 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../conv_core.cpp:66]   --->   Operation 70 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 71 [3/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [../conv_core.cpp:66]   --->   Operation 71 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 72 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../conv_core.cpp:66]   --->   Operation 72 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 73 [2/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [../conv_core.cpp:66]   --->   Operation 73 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 74 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [../conv_core.cpp:66]   --->   Operation 74 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 75 [1/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [../conv_core.cpp:66]   --->   Operation 75 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 76 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [../conv_core.cpp:66]   --->   Operation 76 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln66 = bitcast i32 %gmem_addr_read" [../conv_core.cpp:66]   --->   Operation 77 'bitcast' 'bitcast_ln66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln66_1 = bitcast i32 %gmem_addr_1_read" [../conv_core.cpp:66]   --->   Operation 78 'bitcast' 'bitcast_ln66_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [3/3] (7.01ns)   --->   "%tp = fmul i32 %bitcast_ln66, i32 %bitcast_ln66_1" [../conv_core.cpp:66]   --->   Operation 79 'fmul' 'tp' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 80 [2/3] (7.01ns)   --->   "%tp = fmul i32 %bitcast_ln66, i32 %bitcast_ln66_1" [../conv_core.cpp:66]   --->   Operation 80 'fmul' 'tp' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 81 [1/3] (7.01ns)   --->   "%tp = fmul i32 %bitcast_ln66, i32 %bitcast_ln66_1" [../conv_core.cpp:66]   --->   Operation 81 'fmul' 'tp' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum" [../conv_core.cpp:67]   --->   Operation 82 'load' 'sum_load_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [4/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_load_1, i32 %tp" [../conv_core.cpp:67]   --->   Operation 83 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum"   --->   Operation 90 'load' 'sum_load' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_2_out, i32 %sum_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 84 [3/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_load_1, i32 %tp" [../conv_core.cpp:67]   --->   Operation 84 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 85 [2/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_load_1, i32 %tp" [../conv_core.cpp:67]   --->   Operation 85 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.86>
ST_17 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [../conv_core.cpp:49]   --->   Operation 86 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 87 [1/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_load_1, i32 %tp" [../conv_core.cpp:67]   --->   Operation 87 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln67 = store i32 %sum_2, i32 %sum" [../conv_core.cpp:67]   --->   Operation 88 'store' 'store_ln67' <Predicate = true> <Delay = 0.42>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 89 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ CHin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln59_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ CHout_cast6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln1057_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ret                  (alloca           ) [ 011000000000000000]
sum                  (alloca           ) [ 011111111111111111]
lhs_V                (alloca           ) [ 010000000000000000]
W_read               (read             ) [ 001000000000000000]
tmp9_read            (read             ) [ 001000000000000000]
zext_ln1057_1_read   (read             ) [ 000000000000000000]
CHout_cast6_read     (read             ) [ 000000000000000000]
trunc_ln59_cast_read (read             ) [ 000000000000000000]
CHin_read            (read             ) [ 000000000000000000]
sum_1_read           (read             ) [ 000000000000000000]
zext_ln1057_1_cast   (zext             ) [ 001000000000000000]
CHout_cast6_cast     (zext             ) [ 001000000000000000]
trunc_ln59_cast_cast (sext             ) [ 000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000]
store_ln0            (store            ) [ 000000000000000000]
store_ln0            (store            ) [ 000000000000000000]
store_ln0            (store            ) [ 000000000000000000]
br_ln0               (br               ) [ 000000000000000000]
cin_1                (load             ) [ 000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000000]
icmp_ln1057          (icmp             ) [ 011111111111111000]
empty                (speclooptripcount) [ 000000000000000000]
cin                  (add              ) [ 000000000000000000]
br_ln59              (br               ) [ 000000000000000000]
indvar_cast          (zext             ) [ 000000000000000000]
add_ln66             (add              ) [ 000000000000000000]
sext_ln66_1          (sext             ) [ 000000000000000000]
gmem_addr            (getelementptr    ) [ 011111111100000000]
store_ln59           (store            ) [ 000000000000000000]
ret_load             (load             ) [ 000000000000000000]
add_ln1524           (add              ) [ 000000000000000000]
add_ln573            (add              ) [ 000000000000000000]
zext_ln573           (zext             ) [ 000000000000000000]
add_ln573_1          (add              ) [ 000000000000000000]
shl_ln3              (bitconcatenate   ) [ 000000000000000000]
zext_ln66            (zext             ) [ 000000000000000000]
add_ln66_1           (add              ) [ 000000000000000000]
trunc_ln5            (partselect       ) [ 000000000000000000]
sext_ln66            (sext             ) [ 000000000000000000]
gmem_addr_1          (getelementptr    ) [ 011111111110000000]
store_ln1524         (store            ) [ 000000000000000000]
gmem_load_1_req      (readreq          ) [ 000000000000000000]
gmem_addr_read       (read             ) [ 011000000011000000]
gmem_load_2_req      (readreq          ) [ 000000000000000000]
gmem_addr_1_read     (read             ) [ 001000000001000000]
bitcast_ln66         (bitcast          ) [ 010100000000110000]
bitcast_ln66_1       (bitcast          ) [ 010100000000110000]
tp                   (fmul             ) [ 011100000000001111]
sum_load_1           (load             ) [ 011100000000000111]
specloopname_ln49    (specloopname     ) [ 000000000000000000]
sum_2                (fadd             ) [ 000000000000000000]
store_ln67           (store            ) [ 000000000000000000]
br_ln0               (br               ) [ 000000000000000000]
sum_load             (load             ) [ 000000000000000000]
write_ln0            (write            ) [ 000000000000000000]
ret_ln0              (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="CHin">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CHin"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="trunc_ln59_cast">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln59_cast"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="CHout_cast6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CHout_cast6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln1057_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1057_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tmp9">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="W">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sum_2_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_2_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i48.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="ret_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sum_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="lhs_V_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="W_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp9_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="48" slack="0"/>
<pin id="102" dir="0" index="1" bw="48" slack="0"/>
<pin id="103" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp9_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln1057_1_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1057_1_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="CHout_cast6_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CHout_cast6_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="trunc_ln59_cast_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="62" slack="0"/>
<pin id="120" dir="0" index="1" bw="62" slack="0"/>
<pin id="121" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln59_cast_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="CHin_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CHin_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sum_1_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_1_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_readreq_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="1"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_readreq_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="gmem_addr_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="8"/>
<pin id="153" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/9 "/>
</bind>
</comp>

<comp id="155" class="1004" name="gmem_addr_1_read_read_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="8"/>
<pin id="158" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/10 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln0_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/14 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/14 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tp/11 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln1057_1_cast_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1057_1_cast/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="CHout_cast6_cast_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="CHout_cast6_cast/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln59_cast_cast_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="62" slack="0"/>
<pin id="185" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="trunc_ln59_cast_cast/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln0_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln0_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln0_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="cin_1_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cin_1/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln1057_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="cin_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cin/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="indvar_cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar_cast/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln66_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="0" index="1" bw="62" slack="0"/>
<pin id="224" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sext_ln66_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="63" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="gmem_addr_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="63" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln59_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="ret_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_load/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln1524_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="1"/>
<pin id="248" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1524/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln573_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="1"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln573/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln573_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln573_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="48" slack="1"/>
<pin id="262" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln573_1/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="shl_ln3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="50" slack="0"/>
<pin id="266" dir="0" index="1" bw="48" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln66_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="50" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln66_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="50" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="1"/>
<pin id="279" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln5_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="62" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="0" index="2" bw="3" slack="0"/>
<pin id="285" dir="0" index="3" bw="7" slack="0"/>
<pin id="286" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sext_ln66_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="62" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="gmem_addr_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="62" slack="0"/>
<pin id="298" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln1524_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="1"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1524/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="bitcast_ln66_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="2"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln66/11 "/>
</bind>
</comp>

<comp id="310" class="1004" name="bitcast_ln66_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln66_1/11 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sum_load_1_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="13"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/14 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln67_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="16"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/17 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sum_load_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="13"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/14 "/>
</bind>
</comp>

<comp id="327" class="1005" name="ret_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="334" class="1005" name="sum_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="342" class="1005" name="lhs_V_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="349" class="1005" name="W_read_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="1"/>
<pin id="351" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="W_read "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp9_read_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="48" slack="1"/>
<pin id="356" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp9_read "/>
</bind>
</comp>

<comp id="359" class="1005" name="zext_ln1057_1_cast_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1057_1_cast "/>
</bind>
</comp>

<comp id="364" class="1005" name="CHout_cast6_cast_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CHout_cast6_cast "/>
</bind>
</comp>

<comp id="369" class="1005" name="icmp_ln1057_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1057 "/>
</bind>
</comp>

<comp id="373" class="1005" name="gmem_addr_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="379" class="1005" name="gmem_addr_1_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="385" class="1005" name="gmem_addr_read_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="2"/>
<pin id="387" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="390" class="1005" name="gmem_addr_1_read_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="395" class="1005" name="bitcast_ln66_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln66 "/>
</bind>
</comp>

<comp id="400" class="1005" name="bitcast_ln66_1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln66_1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="tp_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tp "/>
</bind>
</comp>

<comp id="410" class="1005" name="sum_load_1_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="62" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="62" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="74" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="74" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="80" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="178"><net_src comp="106" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="112" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="118" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="130" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="209"><net_src comp="202" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="124" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="202" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="60" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="202" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="183" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="227" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="211" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="249"><net_src comp="242" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="242" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="250" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="64" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="259" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="66" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="68" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="276" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="70" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="72" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="294"><net_src comp="281" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="6" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="245" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="322"><net_src comp="167" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="323" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="330"><net_src comp="82" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="333"><net_src comp="327" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="337"><net_src comp="86" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="341"><net_src comp="334" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="345"><net_src comp="90" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="352"><net_src comp="94" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="357"><net_src comp="100" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="362"><net_src comp="175" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="367"><net_src comp="179" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="372"><net_src comp="205" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="231" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="382"><net_src comp="295" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="388"><net_src comp="150" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="393"><net_src comp="155" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="398"><net_src comp="306" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="403"><net_src comp="310" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="408"><net_src comp="171" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="413"><net_src comp="314" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="167" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_2_out | {14 }
 - Input state : 
	Port: Conv_Pipeline_Input_Channel : sum_1 | {1 }
	Port: Conv_Pipeline_Input_Channel : CHin | {1 }
	Port: Conv_Pipeline_Input_Channel : trunc_ln59_cast | {1 }
	Port: Conv_Pipeline_Input_Channel : gmem | {2 3 4 5 6 7 8 9 10 }
	Port: Conv_Pipeline_Input_Channel : CHout_cast6 | {1 }
	Port: Conv_Pipeline_Input_Channel : zext_ln1057_1 | {1 }
	Port: Conv_Pipeline_Input_Channel : tmp9 | {1 }
	Port: Conv_Pipeline_Input_Channel : W | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		cin_1 : 1
		icmp_ln1057 : 2
		cin : 2
		br_ln59 : 3
		indvar_cast : 2
		add_ln66 : 3
		sext_ln66_1 : 4
		gmem_addr : 5
		store_ln59 : 3
	State 2
		add_ln1524 : 1
		add_ln573 : 1
		zext_ln573 : 2
		add_ln573_1 : 3
		shl_ln3 : 4
		zext_ln66 : 5
		add_ln66_1 : 6
		trunc_ln5 : 7
		sext_ln66 : 8
		gmem_addr_1 : 9
		store_ln1524 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		tp : 1
	State 12
	State 13
	State 14
		sum_2 : 1
		write_ln0 : 1
	State 15
	State 16
	State 17
		store_ln67 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_167            |    2    |   227   |   214   |
|----------|----------------------------------|---------|---------|---------|
|          |            cin_fu_211            |    0    |    0    |    23   |
|          |          add_ln66_fu_221         |    0    |    0    |    69   |
|    add   |         add_ln1524_fu_245        |    0    |    0    |    39   |
|          |         add_ln573_fu_250         |    0    |    0    |    39   |
|          |        add_ln573_1_fu_259        |    0    |    0    |    55   |
|          |         add_ln66_1_fu_276        |    0    |    0    |    71   |
|----------|----------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_171            |    3    |   128   |   135   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln1057_fu_205        |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|          |         W_read_read_fu_94        |    0    |    0    |    0    |
|          |       tmp9_read_read_fu_100      |    0    |    0    |    0    |
|          |  zext_ln1057_1_read_read_fu_106  |    0    |    0    |    0    |
|          |   CHout_cast6_read_read_fu_112   |    0    |    0    |    0    |
|   read   | trunc_ln59_cast_read_read_fu_118 |    0    |    0    |    0    |
|          |       CHin_read_read_fu_124      |    0    |    0    |    0    |
|          |      sum_1_read_read_fu_130      |    0    |    0    |    0    |
|          |    gmem_addr_read_read_fu_150    |    0    |    0    |    0    |
|          |   gmem_addr_1_read_read_fu_155   |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_136        |    0    |    0    |    0    |
|          |        grp_readreq_fu_143        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_160      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |     zext_ln1057_1_cast_fu_175    |    0    |    0    |    0    |
|          |      CHout_cast6_cast_fu_179     |    0    |    0    |    0    |
|   zext   |        indvar_cast_fu_217        |    0    |    0    |    0    |
|          |         zext_ln573_fu_255        |    0    |    0    |    0    |
|          |         zext_ln66_fu_272         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |    trunc_ln59_cast_cast_fu_183   |    0    |    0    |    0    |
|   sext   |        sext_ln66_1_fu_227        |    0    |    0    |    0    |
|          |         sext_ln66_fu_291         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|          shl_ln3_fu_264          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|         trunc_ln5_fu_281         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    5    |   355   |   658   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| CHout_cast6_cast_reg_364 |   32   |
|      W_read_reg_349      |   64   |
|  bitcast_ln66_1_reg_400  |   32   |
|   bitcast_ln66_reg_395   |   32   |
| gmem_addr_1_read_reg_390 |   32   |
|    gmem_addr_1_reg_379   |   32   |
|  gmem_addr_read_reg_385  |   32   |
|     gmem_addr_reg_373    |   32   |
|    icmp_ln1057_reg_369   |    1   |
|       lhs_V_reg_342      |   16   |
|        ret_reg_327       |   32   |
|    sum_load_1_reg_410    |   32   |
|        sum_reg_334       |   32   |
|     tmp9_read_reg_354    |   48   |
|        tp_reg_405        |   32   |
|zext_ln1057_1_cast_reg_359|   32   |
+--------------------------+--------+
|           Total          |   513  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_167 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_171 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_171 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   192  ||  1.281  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   658  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   513  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   868  |   685  |
+-----------+--------+--------+--------+--------+
