// Seed: 1853777139
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input tri0 id_2,
    output logic id_3,
    output uwire id_4,
    input wire id_5,
    input supply0 id_6,
    input wand id_7,
    input supply0 id_8,
    input tri0 id_9
    , id_12,
    output supply0 id_10
);
  always @(*) begin : LABEL_0
    id_3 <= id_7 - id_12;
  end
endmodule
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output logic id_2,
    input wire id_3,
    input wor id_4
    , id_7,
    output tri1 id_5
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_4,
      id_2,
      id_5,
      id_0,
      id_1,
      id_1,
      id_0,
      id_4,
      id_5
  );
  assign modCall_1.id_8 = 0;
  assign id_7[1'd0] = -1;
  initial begin : LABEL_0
    id_2 = #id_8 id_8 == module_1;
    if (1) begin : LABEL_1
      id_8 <= id_1 + id_1;
    end else begin : LABEL_2
      id_8 = (id_7);
    end
  end
endmodule
