#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Aug 31 14:19:46 2025
# Process ID: 9612
# Current directory: C:/Project/FPGA_project/Chapter_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9620 C:\Project\FPGA_project\Chapter_2\Chapter_2.xpr
# Log file: C:/Project/FPGA_project/Chapter_2/vivado.log
# Journal file: C:/Project/FPGA_project/Chapter_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Project/FPGA_project/Chapter_2/Chapter_2.xpr
close [ open C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v w ]
add_files C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v
close [ open C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v w ]
add_files C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v w ]
add_files -fileset sim_1 C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v
close [ open C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v w ]
add_files -fileset sim_1 C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top binary_decoder_2_4 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top binary_decoder_2_4_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source binary_decoder_2_4_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top binary_decoder_3_8_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top binary_decoder_3_8 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source binary_decoder_3_8_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source binary_decoder_3_8_tb.tcl
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source binary_decoder_3_8_tb.tcl
close [ open C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_4_16.v w ]
add_files C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_4_16.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_8_tb.v w ]
add_files -fileset sim_1 C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_8_tb.v
export_ip_user_files -of_objects  [get_files C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_8_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_8_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_16_tb.v w ]
add_files -fileset sim_1 C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_16_tb.v
close_sim
close_project
open_project C:/Project/FPGA_project/Chapter_2/Chapter_2.xpr
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top binary_decoder_4_16 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top binary_decoder_4_16_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source binary_decoder_4_16_tb.tcl
relaunch_sim
close_sim
launch_simulation
source binary_decoder_4_16_tb.tcl
relaunch_sim
close_sim
launch_simulation
source binary_decoder_4_16_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
