// Seed: 4126116340
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input wire id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    output tri id_6,
    input supply1 id_7,
    input wor id_8,
    input tri1 id_9,
    input uwire id_10,
    input supply1 id_11,
    input wor id_12,
    input tri id_13
    , id_22,
    output tri0 id_14,
    input uwire id_15,
    output wor id_16,
    output uwire id_17,
    output uwire id_18,
    input wor id_19,
    output tri1 id_20
);
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output logic id_3
);
  assign id_1 = (1);
  id_5(
      .id_0(1'b0), .id_1(id_2)
  ); module_0(
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_1,
      id_1,
      id_0,
      id_2,
      id_1
  );
  always @(id_5 or id_5) begin
    if (id_2)
      #1 begin
        id_3 <= 1;
      end
    else begin
      $display(1);
    end
  end
endmodule
