ErrFlag
Clk
Reg1
Vec1[1:0]
Wire1
WVec1[1:0]
OutW1
OutW2
OutR1
OutR2
m2.__ResS__
m1.__ResS__
OutVW1[1:0]
OutVW2[1:0]
OutVR1[1:0]
OutVR2[3:0]
imain_InC_60
imain_InCV_66[1:0]
imain_InC_70
imain_InCV_76[1:0]
