$date
	Thu Sep 18 22:16:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux81_tb $end
$var wire 1 ! out $end
$var reg 8 " I [7:0] $end
$var reg 3 # S [2:0] $end
$scope module DUT $end
$var wire 8 $ I [7:0] $end
$var wire 3 % S [2:0] $end
$var wire 1 & w2 $end
$var wire 1 ' w1 $end
$var wire 1 ! out $end
$scope module m1 $end
$var wire 4 ( I [3:0] $end
$var wire 2 ) S [1:0] $end
$var wire 1 ' out $end
$upscope $end
$scope module m2 $end
$var wire 4 * I [3:0] $end
$var wire 2 + S [1:0] $end
$var wire 1 & out $end
$upscope $end
$scope module m3 $end
$var wire 2 , i [1:0] $end
$var wire 1 - s $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
b0 ,
b0 +
b1110 *
b0 )
b1010 (
0'
0&
b0 %
b11101010 $
b0 #
b11101010 "
0!
$end
#10
1!
1'
b11 ,
1&
b1 )
b1 +
b1 #
b1 %
#20
0!
b10 ,
0'
b10 )
b10 +
b10 #
b10 %
#30
1!
b11 ,
1'
b11 )
b11 +
b11 #
b11 %
#40
0!
0'
b0 ,
0&
b0 )
b0 +
1-
b100 #
b100 %
#50
1!
1'
b11 ,
1&
b1 )
b1 +
b101 #
b101 %
#60
b10 ,
0'
b10 )
b10 +
b110 #
b110 %
#70
b11 ,
1'
b11 )
b11 +
b111 #
b111 %
#80
