--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_i_CLK = PERIOD TIMEGRP "i_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_CLK = PERIOD TIMEGRP "i_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clk/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clk/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 18.148ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: clk/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_clkout0 = PERIOD TIMEGRP "clk_clkout0" TS_i_CLK * 0.1 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2074716 paths analyzed, 641 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.837ns.
--------------------------------------------------------------------------------

Paths for end point set/delay_3 (SLICE_X13Y46.D3), 50528 paths
--------------------------------------------------------------------------------
Slack (setup path):     191.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               set/delay_1 (FF)
  Destination:          set/delay_3 (FF)
  Requirement:          200.000ns
  Data Path Delay:      8.633ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk5 rising at 0.000ns
  Destination Clock:    clk5 rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: set/delay_1 to set/delay_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y46.BQ      Tcko                  0.391   set/delay<3>
                                                       set/delay_1
    SLICE_X12Y46.B1      net (fanout=2)        0.632   set/delay<1>
    SLICE_X12Y46.COUT    Topcyb                0.380   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
                                                       set/delay<1>_rt
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
    SLICE_X12Y47.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
    SLICE_X12Y48.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
    SLICE_X12Y49.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
    SLICE_X12Y50.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
    SLICE_X12Y51.DMUX    Tcind                 0.302   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
    SLICE_X17Y51.A1      net (fanout=3)        0.700   set/delay[31]_GND_53_o_add_3_OUT<23>
    SLICE_X17Y51.A       Tilo                  0.259   set/delay[31]_GND_53_o_mux_10_OUT<22>
                                                       mux10151
    SLICE_X14Y53.D2      net (fanout=1)        0.859   set/delay[31]_delay[31]_mux_4_OUT<23>
    SLICE_X14Y53.COUT    Topcyd                0.281   set/Mcompar_delay[31]_GND_53_o_LessThan_7_o_cy<3>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_7_o_lutdi2
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_7_o_cy<3>
    SLICE_X14Y54.CIN     net (fanout=1)        0.003   set/Mcompar_delay[31]_GND_53_o_LessThan_7_o_cy<3>
    SLICE_X14Y54.BMUX    Tcinb                 0.222   set/delay[31]_GND_53_o_mux_10_OUT<9>
                                                       set/Mmux_delay[31]_GND_53_o_mux_10_OUT321_cy1
    SLICE_X14Y48.A3      net (fanout=64)       1.231   set/delay[31]_GND_53_o_LessThan_7_o
    SLICE_X14Y48.A       Tilo                  0.205   set/delay[31]_GND_53_o_mux_10_OUT<11>
                                                       set/Mmux_delay[31]_GND_53_o_mux_10_OUT31
    SLICE_X14Y51.B4      net (fanout=1)        0.729   set/delay[31]_GND_53_o_mux_10_OUT<11>
    SLICE_X14Y51.COUT    Topcyb                0.375   set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_lut<1>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
    SLICE_X14Y52.BMUX    Tcinb                 0.222   set/pc_out<7>
                                                       set/pc_out_7_rstpot_cy1
    SLICE_X13Y46.D3      net (fanout=39)       1.198   set/delay[31]_GND_53_o_LessThan_13_o
    SLICE_X13Y46.CLK     Tas                   0.322   set/delay<3>
                                                       set/delay_3_rstpot
                                                       set/delay_3
    -------------------------------------------------  ---------------------------
    Total                                      8.633ns (3.263ns logic, 5.370ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     191.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               set/delay_1 (FF)
  Destination:          set/delay_3 (FF)
  Requirement:          200.000ns
  Data Path Delay:      8.633ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk5 rising at 0.000ns
  Destination Clock:    clk5 rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: set/delay_1 to set/delay_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y46.BQ      Tcko                  0.391   set/delay<3>
                                                       set/delay_1
    SLICE_X12Y46.B1      net (fanout=2)        0.632   set/delay<1>
    SLICE_X12Y46.COUT    Topcyb                0.380   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
                                                       set/delay<1>_rt
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
    SLICE_X12Y47.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
    SLICE_X12Y48.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
    SLICE_X12Y49.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
    SLICE_X12Y50.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
    SLICE_X12Y51.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
    SLICE_X12Y52.BMUX    Tcinb                 0.292   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<27>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<27>
    SLICE_X18Y53.A4      net (fanout=3)        0.745   set/delay[31]_GND_53_o_add_3_OUT<25>
    SLICE_X18Y53.A       Tilo                  0.205   set/delay[31]_delay[31]_mux_4_OUT<24>
                                                       mux10171
    SLICE_X14Y54.A2      net (fanout=1)        0.829   set/delay[31]_delay[31]_mux_4_OUT<25>
    SLICE_X14Y54.BMUX    Topab                 0.476   set/delay[31]_GND_53_o_mux_10_OUT<9>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_7_o_lutdi3
                                                       set/Mmux_delay[31]_GND_53_o_mux_10_OUT321_cy1
    SLICE_X14Y48.A3      net (fanout=64)       1.231   set/delay[31]_GND_53_o_LessThan_7_o
    SLICE_X14Y48.A       Tilo                  0.205   set/delay[31]_GND_53_o_mux_10_OUT<11>
                                                       set/Mmux_delay[31]_GND_53_o_mux_10_OUT31
    SLICE_X14Y51.B4      net (fanout=1)        0.729   set/delay[31]_GND_53_o_mux_10_OUT<11>
    SLICE_X14Y51.COUT    Topcyb                0.375   set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_lut<1>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
    SLICE_X14Y52.BMUX    Tcinb                 0.222   set/pc_out<7>
                                                       set/pc_out_7_rstpot_cy1
    SLICE_X13Y46.D3      net (fanout=39)       1.198   set/delay[31]_GND_53_o_LessThan_13_o
    SLICE_X13Y46.CLK     Tas                   0.322   set/delay<3>
                                                       set/delay_3_rstpot
                                                       set/delay_3
    -------------------------------------------------  ---------------------------
    Total                                      8.633ns (3.248ns logic, 5.385ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     191.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               set/delay_1 (FF)
  Destination:          set/delay_3 (FF)
  Requirement:          200.000ns
  Data Path Delay:      8.626ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk5 rising at 0.000ns
  Destination Clock:    clk5 rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: set/delay_1 to set/delay_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y46.BQ      Tcko                  0.391   set/delay<3>
                                                       set/delay_1
    SLICE_X12Y46.B1      net (fanout=2)        0.632   set/delay<1>
    SLICE_X12Y46.COUT    Topcyb                0.380   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
                                                       set/delay<1>_rt
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
    SLICE_X12Y47.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
    SLICE_X12Y48.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
    SLICE_X12Y49.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
    SLICE_X12Y50.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
    SLICE_X12Y51.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
    SLICE_X12Y52.BMUX    Tcinb                 0.292   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<27>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<27>
    SLICE_X18Y53.A4      net (fanout=3)        0.745   set/delay[31]_GND_53_o_add_3_OUT<25>
    SLICE_X18Y53.A       Tilo                  0.205   set/delay[31]_delay[31]_mux_4_OUT<24>
                                                       mux10171
    SLICE_X14Y54.A2      net (fanout=1)        0.829   set/delay[31]_delay[31]_mux_4_OUT<25>
    SLICE_X14Y54.BMUX    Topab                 0.469   set/delay[31]_GND_53_o_mux_10_OUT<9>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_7_o_lut<4>
                                                       set/Mmux_delay[31]_GND_53_o_mux_10_OUT321_cy1
    SLICE_X14Y48.A3      net (fanout=64)       1.231   set/delay[31]_GND_53_o_LessThan_7_o
    SLICE_X14Y48.A       Tilo                  0.205   set/delay[31]_GND_53_o_mux_10_OUT<11>
                                                       set/Mmux_delay[31]_GND_53_o_mux_10_OUT31
    SLICE_X14Y51.B4      net (fanout=1)        0.729   set/delay[31]_GND_53_o_mux_10_OUT<11>
    SLICE_X14Y51.COUT    Topcyb                0.375   set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_lut<1>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
    SLICE_X14Y52.BMUX    Tcinb                 0.222   set/pc_out<7>
                                                       set/pc_out_7_rstpot_cy1
    SLICE_X13Y46.D3      net (fanout=39)       1.198   set/delay[31]_GND_53_o_LessThan_13_o
    SLICE_X13Y46.CLK     Tas                   0.322   set/delay<3>
                                                       set/delay_3_rstpot
                                                       set/delay_3
    -------------------------------------------------  ---------------------------
    Total                                      8.626ns (3.241ns logic, 5.385ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point set/delay_2 (SLICE_X13Y46.C4), 50528 paths
--------------------------------------------------------------------------------
Slack (setup path):     191.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               set/delay_1 (FF)
  Destination:          set/delay_2 (FF)
  Requirement:          200.000ns
  Data Path Delay:      8.612ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk5 rising at 0.000ns
  Destination Clock:    clk5 rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: set/delay_1 to set/delay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y46.BQ      Tcko                  0.391   set/delay<3>
                                                       set/delay_1
    SLICE_X12Y46.B1      net (fanout=2)        0.632   set/delay<1>
    SLICE_X12Y46.COUT    Topcyb                0.380   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
                                                       set/delay<1>_rt
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
    SLICE_X12Y47.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
    SLICE_X12Y48.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
    SLICE_X12Y49.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
    SLICE_X12Y50.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
    SLICE_X12Y51.DMUX    Tcind                 0.302   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
    SLICE_X17Y51.A1      net (fanout=3)        0.700   set/delay[31]_GND_53_o_add_3_OUT<23>
    SLICE_X17Y51.A       Tilo                  0.259   set/delay[31]_GND_53_o_mux_10_OUT<22>
                                                       mux10151
    SLICE_X14Y53.D2      net (fanout=1)        0.859   set/delay[31]_delay[31]_mux_4_OUT<23>
    SLICE_X14Y53.COUT    Topcyd                0.281   set/Mcompar_delay[31]_GND_53_o_LessThan_7_o_cy<3>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_7_o_lutdi2
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_7_o_cy<3>
    SLICE_X14Y54.CIN     net (fanout=1)        0.003   set/Mcompar_delay[31]_GND_53_o_LessThan_7_o_cy<3>
    SLICE_X14Y54.BMUX    Tcinb                 0.222   set/delay[31]_GND_53_o_mux_10_OUT<9>
                                                       set/Mmux_delay[31]_GND_53_o_mux_10_OUT321_cy1
    SLICE_X14Y48.A3      net (fanout=64)       1.231   set/delay[31]_GND_53_o_LessThan_7_o
    SLICE_X14Y48.A       Tilo                  0.205   set/delay[31]_GND_53_o_mux_10_OUT<11>
                                                       set/Mmux_delay[31]_GND_53_o_mux_10_OUT31
    SLICE_X14Y51.B4      net (fanout=1)        0.729   set/delay[31]_GND_53_o_mux_10_OUT<11>
    SLICE_X14Y51.COUT    Topcyb                0.375   set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_lut<1>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
    SLICE_X14Y52.BMUX    Tcinb                 0.222   set/pc_out<7>
                                                       set/pc_out_7_rstpot_cy1
    SLICE_X13Y46.C4      net (fanout=39)       1.177   set/delay[31]_GND_53_o_LessThan_13_o
    SLICE_X13Y46.CLK     Tas                   0.322   set/delay<3>
                                                       set/delay_2_rstpot
                                                       set/delay_2
    -------------------------------------------------  ---------------------------
    Total                                      8.612ns (3.263ns logic, 5.349ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     191.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               set/delay_1 (FF)
  Destination:          set/delay_2 (FF)
  Requirement:          200.000ns
  Data Path Delay:      8.612ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk5 rising at 0.000ns
  Destination Clock:    clk5 rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: set/delay_1 to set/delay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y46.BQ      Tcko                  0.391   set/delay<3>
                                                       set/delay_1
    SLICE_X12Y46.B1      net (fanout=2)        0.632   set/delay<1>
    SLICE_X12Y46.COUT    Topcyb                0.380   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
                                                       set/delay<1>_rt
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
    SLICE_X12Y47.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
    SLICE_X12Y48.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
    SLICE_X12Y49.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
    SLICE_X12Y50.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
    SLICE_X12Y51.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
    SLICE_X12Y52.BMUX    Tcinb                 0.292   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<27>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<27>
    SLICE_X18Y53.A4      net (fanout=3)        0.745   set/delay[31]_GND_53_o_add_3_OUT<25>
    SLICE_X18Y53.A       Tilo                  0.205   set/delay[31]_delay[31]_mux_4_OUT<24>
                                                       mux10171
    SLICE_X14Y54.A2      net (fanout=1)        0.829   set/delay[31]_delay[31]_mux_4_OUT<25>
    SLICE_X14Y54.BMUX    Topab                 0.476   set/delay[31]_GND_53_o_mux_10_OUT<9>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_7_o_lutdi3
                                                       set/Mmux_delay[31]_GND_53_o_mux_10_OUT321_cy1
    SLICE_X14Y48.A3      net (fanout=64)       1.231   set/delay[31]_GND_53_o_LessThan_7_o
    SLICE_X14Y48.A       Tilo                  0.205   set/delay[31]_GND_53_o_mux_10_OUT<11>
                                                       set/Mmux_delay[31]_GND_53_o_mux_10_OUT31
    SLICE_X14Y51.B4      net (fanout=1)        0.729   set/delay[31]_GND_53_o_mux_10_OUT<11>
    SLICE_X14Y51.COUT    Topcyb                0.375   set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_lut<1>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
    SLICE_X14Y52.BMUX    Tcinb                 0.222   set/pc_out<7>
                                                       set/pc_out_7_rstpot_cy1
    SLICE_X13Y46.C4      net (fanout=39)       1.177   set/delay[31]_GND_53_o_LessThan_13_o
    SLICE_X13Y46.CLK     Tas                   0.322   set/delay<3>
                                                       set/delay_2_rstpot
                                                       set/delay_2
    -------------------------------------------------  ---------------------------
    Total                                      8.612ns (3.248ns logic, 5.364ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     191.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               set/delay_1 (FF)
  Destination:          set/delay_2 (FF)
  Requirement:          200.000ns
  Data Path Delay:      8.605ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk5 rising at 0.000ns
  Destination Clock:    clk5 rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: set/delay_1 to set/delay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y46.BQ      Tcko                  0.391   set/delay<3>
                                                       set/delay_1
    SLICE_X12Y46.B1      net (fanout=2)        0.632   set/delay<1>
    SLICE_X12Y46.COUT    Topcyb                0.380   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
                                                       set/delay<1>_rt
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
    SLICE_X12Y47.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
    SLICE_X12Y48.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
    SLICE_X12Y49.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
    SLICE_X12Y50.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
    SLICE_X12Y51.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
    SLICE_X12Y52.BMUX    Tcinb                 0.292   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<27>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<27>
    SLICE_X18Y53.A4      net (fanout=3)        0.745   set/delay[31]_GND_53_o_add_3_OUT<25>
    SLICE_X18Y53.A       Tilo                  0.205   set/delay[31]_delay[31]_mux_4_OUT<24>
                                                       mux10171
    SLICE_X14Y54.A2      net (fanout=1)        0.829   set/delay[31]_delay[31]_mux_4_OUT<25>
    SLICE_X14Y54.BMUX    Topab                 0.469   set/delay[31]_GND_53_o_mux_10_OUT<9>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_7_o_lut<4>
                                                       set/Mmux_delay[31]_GND_53_o_mux_10_OUT321_cy1
    SLICE_X14Y48.A3      net (fanout=64)       1.231   set/delay[31]_GND_53_o_LessThan_7_o
    SLICE_X14Y48.A       Tilo                  0.205   set/delay[31]_GND_53_o_mux_10_OUT<11>
                                                       set/Mmux_delay[31]_GND_53_o_mux_10_OUT31
    SLICE_X14Y51.B4      net (fanout=1)        0.729   set/delay[31]_GND_53_o_mux_10_OUT<11>
    SLICE_X14Y51.COUT    Topcyb                0.375   set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_lut<1>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
    SLICE_X14Y52.BMUX    Tcinb                 0.222   set/pc_out<7>
                                                       set/pc_out_7_rstpot_cy1
    SLICE_X13Y46.C4      net (fanout=39)       1.177   set/delay[31]_GND_53_o_LessThan_13_o
    SLICE_X13Y46.CLK     Tas                   0.322   set/delay<3>
                                                       set/delay_2_rstpot
                                                       set/delay_2
    -------------------------------------------------  ---------------------------
    Total                                      8.605ns (3.241ns logic, 5.364ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point set/delay_6 (SLICE_X13Y47.C1), 50528 paths
--------------------------------------------------------------------------------
Slack (setup path):     191.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               set/delay_1 (FF)
  Destination:          set/delay_6 (FF)
  Requirement:          200.000ns
  Data Path Delay:      8.557ns (Levels of Logic = 13)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         clk5 rising at 0.000ns
  Destination Clock:    clk5 rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: set/delay_1 to set/delay_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y46.BQ      Tcko                  0.391   set/delay<3>
                                                       set/delay_1
    SLICE_X12Y46.B1      net (fanout=2)        0.632   set/delay<1>
    SLICE_X12Y46.COUT    Topcyb                0.380   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
                                                       set/delay<1>_rt
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
    SLICE_X12Y47.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
    SLICE_X12Y48.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
    SLICE_X12Y49.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
    SLICE_X12Y50.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
    SLICE_X12Y51.DMUX    Tcind                 0.302   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
    SLICE_X17Y51.A1      net (fanout=3)        0.700   set/delay[31]_GND_53_o_add_3_OUT<23>
    SLICE_X17Y51.A       Tilo                  0.259   set/delay[31]_GND_53_o_mux_10_OUT<22>
                                                       mux10151
    SLICE_X14Y53.D2      net (fanout=1)        0.859   set/delay[31]_delay[31]_mux_4_OUT<23>
    SLICE_X14Y53.COUT    Topcyd                0.281   set/Mcompar_delay[31]_GND_53_o_LessThan_7_o_cy<3>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_7_o_lutdi2
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_7_o_cy<3>
    SLICE_X14Y54.CIN     net (fanout=1)        0.003   set/Mcompar_delay[31]_GND_53_o_LessThan_7_o_cy<3>
    SLICE_X14Y54.BMUX    Tcinb                 0.222   set/delay[31]_GND_53_o_mux_10_OUT<9>
                                                       set/Mmux_delay[31]_GND_53_o_mux_10_OUT321_cy1
    SLICE_X14Y48.A3      net (fanout=64)       1.231   set/delay[31]_GND_53_o_LessThan_7_o
    SLICE_X14Y48.A       Tilo                  0.205   set/delay[31]_GND_53_o_mux_10_OUT<11>
                                                       set/Mmux_delay[31]_GND_53_o_mux_10_OUT31
    SLICE_X14Y51.B4      net (fanout=1)        0.729   set/delay[31]_GND_53_o_mux_10_OUT<11>
    SLICE_X14Y51.COUT    Topcyb                0.375   set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_lut<1>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
    SLICE_X14Y52.BMUX    Tcinb                 0.222   set/pc_out<7>
                                                       set/pc_out_7_rstpot_cy1
    SLICE_X13Y47.C1      net (fanout=39)       1.122   set/delay[31]_GND_53_o_LessThan_13_o
    SLICE_X13Y47.CLK     Tas                   0.322   set/delay<7>
                                                       set/delay_6_rstpot
                                                       set/delay_6
    -------------------------------------------------  ---------------------------
    Total                                      8.557ns (3.263ns logic, 5.294ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     191.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               set/delay_1 (FF)
  Destination:          set/delay_6 (FF)
  Requirement:          200.000ns
  Data Path Delay:      8.557ns (Levels of Logic = 13)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         clk5 rising at 0.000ns
  Destination Clock:    clk5 rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: set/delay_1 to set/delay_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y46.BQ      Tcko                  0.391   set/delay<3>
                                                       set/delay_1
    SLICE_X12Y46.B1      net (fanout=2)        0.632   set/delay<1>
    SLICE_X12Y46.COUT    Topcyb                0.380   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
                                                       set/delay<1>_rt
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
    SLICE_X12Y47.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
    SLICE_X12Y48.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
    SLICE_X12Y49.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
    SLICE_X12Y50.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
    SLICE_X12Y51.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
    SLICE_X12Y52.BMUX    Tcinb                 0.292   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<27>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<27>
    SLICE_X18Y53.A4      net (fanout=3)        0.745   set/delay[31]_GND_53_o_add_3_OUT<25>
    SLICE_X18Y53.A       Tilo                  0.205   set/delay[31]_delay[31]_mux_4_OUT<24>
                                                       mux10171
    SLICE_X14Y54.A2      net (fanout=1)        0.829   set/delay[31]_delay[31]_mux_4_OUT<25>
    SLICE_X14Y54.BMUX    Topab                 0.476   set/delay[31]_GND_53_o_mux_10_OUT<9>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_7_o_lutdi3
                                                       set/Mmux_delay[31]_GND_53_o_mux_10_OUT321_cy1
    SLICE_X14Y48.A3      net (fanout=64)       1.231   set/delay[31]_GND_53_o_LessThan_7_o
    SLICE_X14Y48.A       Tilo                  0.205   set/delay[31]_GND_53_o_mux_10_OUT<11>
                                                       set/Mmux_delay[31]_GND_53_o_mux_10_OUT31
    SLICE_X14Y51.B4      net (fanout=1)        0.729   set/delay[31]_GND_53_o_mux_10_OUT<11>
    SLICE_X14Y51.COUT    Topcyb                0.375   set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_lut<1>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
    SLICE_X14Y52.BMUX    Tcinb                 0.222   set/pc_out<7>
                                                       set/pc_out_7_rstpot_cy1
    SLICE_X13Y47.C1      net (fanout=39)       1.122   set/delay[31]_GND_53_o_LessThan_13_o
    SLICE_X13Y47.CLK     Tas                   0.322   set/delay<7>
                                                       set/delay_6_rstpot
                                                       set/delay_6
    -------------------------------------------------  ---------------------------
    Total                                      8.557ns (3.248ns logic, 5.309ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     191.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               set/delay_1 (FF)
  Destination:          set/delay_6 (FF)
  Requirement:          200.000ns
  Data Path Delay:      8.550ns (Levels of Logic = 13)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         clk5 rising at 0.000ns
  Destination Clock:    clk5 rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: set/delay_1 to set/delay_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y46.BQ      Tcko                  0.391   set/delay<3>
                                                       set/delay_1
    SLICE_X12Y46.B1      net (fanout=2)        0.632   set/delay<1>
    SLICE_X12Y46.COUT    Topcyb                0.380   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
                                                       set/delay<1>_rt
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<3>
    SLICE_X12Y47.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<7>
    SLICE_X12Y48.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<11>
    SLICE_X12Y49.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<15>
    SLICE_X12Y50.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<19>
    SLICE_X12Y51.COUT    Tbyp                  0.076   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<23>
    SLICE_X12Y52.BMUX    Tcinb                 0.292   set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<27>
                                                       set/Madd_delay[31]_GND_53_o_add_3_OUT_cy<27>
    SLICE_X18Y53.A4      net (fanout=3)        0.745   set/delay[31]_GND_53_o_add_3_OUT<25>
    SLICE_X18Y53.A       Tilo                  0.205   set/delay[31]_delay[31]_mux_4_OUT<24>
                                                       mux10171
    SLICE_X14Y54.A2      net (fanout=1)        0.829   set/delay[31]_delay[31]_mux_4_OUT<25>
    SLICE_X14Y54.BMUX    Topab                 0.469   set/delay[31]_GND_53_o_mux_10_OUT<9>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_7_o_lut<4>
                                                       set/Mmux_delay[31]_GND_53_o_mux_10_OUT321_cy1
    SLICE_X14Y48.A3      net (fanout=64)       1.231   set/delay[31]_GND_53_o_LessThan_7_o
    SLICE_X14Y48.A       Tilo                  0.205   set/delay[31]_GND_53_o_mux_10_OUT<11>
                                                       set/Mmux_delay[31]_GND_53_o_mux_10_OUT31
    SLICE_X14Y51.B4      net (fanout=1)        0.729   set/delay[31]_GND_53_o_mux_10_OUT<11>
    SLICE_X14Y51.COUT    Topcyb                0.375   set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_lut<1>
                                                       set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   set/Mcompar_delay[31]_GND_53_o_LessThan_13_o_cy<3>
    SLICE_X14Y52.BMUX    Tcinb                 0.222   set/pc_out<7>
                                                       set/pc_out_7_rstpot_cy1
    SLICE_X13Y47.C1      net (fanout=39)       1.122   set/delay[31]_GND_53_o_LessThan_13_o
    SLICE_X13Y47.CLK     Tas                   0.322   set/delay<7>
                                                       set/delay_6_rstpot
                                                       set/delay_6
    -------------------------------------------------  ---------------------------
    Total                                      8.550ns (3.241ns logic, 5.309ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_clkout0 = PERIOD TIMEGRP "clk_clkout0" TS_i_CLK * 0.1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point set/delay_24 (SLICE_X18Y52.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               set/delay_24 (FF)
  Destination:          set/delay_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk5 rising at 200.000ns
  Destination Clock:    clk5 rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: set/delay_24 to set/delay_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y52.AQ      Tcko                  0.200   set/delay<27>
                                                       set/delay_24
    SLICE_X18Y52.A6      net (fanout=4)        0.026   set/delay<24>
    SLICE_X18Y52.CLK     Tah         (-Th)    -0.190   set/delay<27>
                                                       set/delay_24_rstpot
                                                       set/delay_24
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point sevensegment/segselect_5 (SLICE_X5Y46.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sevensegment/segselect_5 (FF)
  Destination:          sevensegment/segselect_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk5 rising at 200.000ns
  Destination Clock:    clk5 rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sevensegment/segselect_5 to sevensegment/segselect_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y46.DQ       Tcko                  0.198   sevensegment/segselect<5>
                                                       sevensegment/segselect_5
    SLICE_X5Y46.D6       net (fanout=1)        0.017   sevensegment/segselect<5>
    SLICE_X5Y46.CLK      Tah         (-Th)    -0.215   sevensegment/segselect<5>
                                                       sevensegment/delay[31]_GND_59_o_select_13_OUT<3>2
                                                       sevensegment/segselect_5
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.413ns logic, 0.017ns route)
                                                       (96.0% logic, 4.0% route)

--------------------------------------------------------------------------------

Paths for end point set/delay_0 (SLICE_X13Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               set/delay_0 (FF)
  Destination:          set/delay_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk5 rising at 200.000ns
  Destination Clock:    clk5 rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: set/delay_0 to set/delay_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y46.AQ      Tcko                  0.198   set/delay<3>
                                                       set/delay_0
    SLICE_X13Y46.A6      net (fanout=2)        0.023   set/delay<0>
    SLICE_X13Y46.CLK     Tah         (-Th)    -0.215   set/delay<3>
                                                       set/delay_0_rstpot
                                                       set/delay_0
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_clkout0 = PERIOD TIMEGRP "clk_clkout0" TS_i_CLK * 0.1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 196.876ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y22.CLKAWRCLK
  Clock network: clk5
--------------------------------------------------------------------------------
Slack: 196.876ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y22.CLKBRDCLK
  Clock network: clk5
--------------------------------------------------------------------------------
Slack: 198.270ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk/clkout1_buf/I0
  Logical resource: clk/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk/clkout0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_i_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_i_CLK                       |     20.000ns|      5.000ns|      0.884ns|            0|            0|            0|      2074716|
| TS_clk_clkout0                |    200.000ns|      8.837ns|          N/A|            0|            0|      2074716|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_CLK          |    8.837|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2074716 paths, 0 nets, and 1114 connections

Design statistics:
   Minimum period:   8.837ns{1}   (Maximum frequency: 113.161MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 31 10:04:20 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4573 MB



