{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1464205500702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1464205500718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 15:45:00 2016 " "Processing started: Wed May 25 15:45:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1464205500718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205500718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205500718 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1464205501280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myjtag.v 1 1 " "Found 1 design units, including 1 entities, in source file myjtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 myjtag " "Found entity 1: myjtag" {  } { { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/myjtag.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464205510247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205510247 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sqrt.v(289) " "Verilog HDL information at sqrt.v(289): always construct contains both blocking and non-blocking assignments" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 289 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1464205510247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464205510247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205510247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464205510247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205510247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464205510263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205510263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distancecalc.v 1 1 " "Found 1 design units, including 1 entities, in source file distancecalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCalcPointsDistance3 " "Found entity 1: dCalcPointsDistance3" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/DistanceCalc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464205510263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205510263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/DE2_115.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464205510263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205510263 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dCollideSpheres.v(507) " "Verilog HDL information at dCollideSpheres.v(507): always construct contains both blocking and non-blocking assignments" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCollideSpheres.v" 507 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1464205510263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK dCollideSpheres.v(4) " "Verilog HDL Declaration information at dCollideSpheres.v(4): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCollideSpheres.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1464205510263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK0 clk0 dCollideSpheres.v(44) " "Verilog HDL Declaration information at dCollideSpheres.v(44): object \"CLK0\" differs only in case from object \"clk0\" in the same scope" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCollideSpheres.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1464205510263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK1 clk1 dCollideSpheres.v(44) " "Verilog HDL Declaration information at dCollideSpheres.v(44): object \"CLK1\" differs only in case from object \"clk1\" in the same scope" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCollideSpheres.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1464205510263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcollidespheres.v 1 1 " "Found 1 design units, including 1 entities, in source file dcollidespheres.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCollideSpheres " "Found entity 1: dCollideSpheres" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCollideSpheres.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464205510263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205510263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcalcvectorlength3.v 1 1 " "Found 1 design units, including 1 entities, in source file dcalcvectorlength3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCalcVectorLength3 " "Found entity 1: dCalcVectorLength3" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464205510263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205510263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464205510278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205510278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464205510278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205510278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug " "Found entity 1: jtag_debug" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/jtag_debug.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464205510278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205510278 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_pos dCollideSpheres.v(335) " "Verilog HDL Implicit Net warning at dCollideSpheres.v(335): created implicit net for \"CLK_pos\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCollideSpheres.v" 335 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205510278 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK2_DONE dCollideSpheres.v(479) " "Verilog HDL Implicit Net warning at dCollideSpheres.v(479): created implicit net for \"CLK2_DONE\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCollideSpheres.v" 479 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205510278 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_debug.v(20) " "Verilog HDL Implicit Net warning at jtag_debug.v(20): created implicit net for \"e1dr\"" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/jtag_debug.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205510278 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpga_dcollidespheres.v 1 1 " "Using design file fpga_dcollidespheres.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_dCollideSpheres " "Found entity 1: fpga_dCollideSpheres" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/fpga_dcollidespheres.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464205510356 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1464205510356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_dCollideSpheres " "Elaborating entity \"fpga_dCollideSpheres\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1464205510356 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter fpga_dcollidespheres.v(51) " "Verilog HDL or VHDL warning at fpga_dcollidespheres.v(51): object \"counter\" assigned a value but never read" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/fpga_dcollidespheres.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1464205510356 "|fpga_dCollideSpheres"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCollideSpheres dCollideSpheres:test0 " "Elaborating entity \"dCollideSpheres\" for hierarchy \"dCollideSpheres:test0\"" {  } { { "fpga_dcollidespheres.v" "test0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/fpga_dcollidespheres.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205510387 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK_pos dCollideSpheres.v(335) " "Verilog HDL or VHDL warning at dCollideSpheres.v(335): object \"CLK_pos\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCollideSpheres.v" 335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1464205510387 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK2_DONE dCollideSpheres.v(479) " "Verilog HDL or VHDL warning at dCollideSpheres.v(479): object \"CLK2_DONE\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCollideSpheres.v" 479 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1464205510387 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pt_distFlag dCollideSpheres.v(40) " "Verilog HDL or VHDL warning at dCollideSpheres.v(40): object \"pt_distFlag\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCollideSpheres.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1464205510387 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK0 dCollideSpheres.v(44) " "Verilog HDL or VHDL warning at dCollideSpheres.v(44): object \"CLK0\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCollideSpheres.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1464205510387 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK1 dCollideSpheres.v(44) " "Verilog HDL or VHDL warning at dCollideSpheres.v(44): object \"CLK1\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCollideSpheres.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1464205510387 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk0 dCollideSpheres.v(481) " "Verilog HDL or VHDL warning at dCollideSpheres.v(481): object \"clk0\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCollideSpheres.v" 481 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1464205510387 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk1 dCollideSpheres.v(481) " "Verilog HDL or VHDL warning at dCollideSpheres.v(481): object \"clk1\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCollideSpheres.v" 481 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1464205510387 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "dCollideSpheres.v(504) " "Verilog HDL warning at dCollideSpheres.v(504): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCollideSpheres.v" 504 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1464205510387 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test dCollideSpheres.v(10) " "Output port \"test\" at dCollideSpheres.v(10) has no driver" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCollideSpheres.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1464205510387 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug dCollideSpheres:test0\|jtag_debug:debug " "Elaborating entity \"jtag_debug\" for hierarchy \"dCollideSpheres:test0\|jtag_debug:debug\"" {  } { { "dCollideSpheres.v" "debug" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCollideSpheres.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205510434 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux_input jtag_debug.v(5) " "Verilog HDL or VHDL warning at jtag_debug.v(5): object \"aux_input\" assigned a value but never read" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/jtag_debug.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1464205510434 "|fpga_dCollideSpheres|dCollideSpheres:test0|jtag_debug:debug"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 jtag_debug.v(54) " "Verilog HDL assignment warning at jtag_debug.v(54): truncated value with size 32 to match size of target (9)" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/jtag_debug.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205510434 "|fpga_dCollideSpheres|dCollideSpheres:test0|jtag_debug:debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "jtag_debug.v(64) " "Verilog HDL Case Statement information at jtag_debug.v(64): all case item expressions in this case statement are onehot" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/jtag_debug.v" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1464205510434 "|fpga_dCollideSpheres|dCollideSpheres:test0|jtag_debug:debug"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myjtag dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst " "Elaborating entity \"myjtag\" for hierarchy \"dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\"" {  } { { "jtag_debug.v" "myjtag_inst" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/jtag_debug.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205510450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "myjtag.v" "sld_virtual_jtag_component" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/myjtag.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205510481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/myjtag.v" 126 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205510497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Instantiated megafunction \"dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464205510497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464205510497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464205510497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464205510497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464205510497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464205510497 ""}  } { { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/myjtag.v" 126 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1464205510497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205510512 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/myjtag.v" 126 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205510528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205510528 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/myjtag.v" 126 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205510544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205510966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"dCollideSpheres:test0\|jtag_debug:debug\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205511044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCalcPointsDistance3 dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0 " "Elaborating entity \"dCalcPointsDistance3\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\"" {  } { { "dCollideSpheres.v" "dCalcPointsDist0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCollideSpheres.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205511138 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DistanceCalc.v(48) " "Verilog HDL assignment warning at DistanceCalc.v(48): truncated value with size 32 to match size of target (1)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/DistanceCalc.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511138 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetlen DistanceCalc.v(109) " "Verilog HDL Always Construct warning at DistanceCalc.v(109): inferring latch(es) for variable \"resetlen\", which holds its previous value in one or more paths through the always construct" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/DistanceCalc.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1464205511138 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_rdy DistanceCalc.v(109) " "Verilog HDL Always Construct warning at DistanceCalc.v(109): inferring latch(es) for variable \"out_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/DistanceCalc.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1464205511138 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_rdy DistanceCalc.v(121) " "Inferred latch for \"out_rdy\" at DistanceCalc.v(121)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/DistanceCalc.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511138 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetlen DistanceCalc.v(116) " "Inferred latch for \"resetlen\" at DistanceCalc.v(116)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/DistanceCalc.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511138 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|adder:add1 " "Elaborating entity \"adder\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|adder:add1\"" {  } { { "DistanceCalc.v" "add1" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/DistanceCalc.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205511153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(90) " "Verilog HDL assignment warning at adder.v(90): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511153 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(91) " "Verilog HDL assignment warning at adder.v(91): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511153 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(121) " "Verilog HDL assignment warning at adder.v(121): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511153 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 adder.v(122) " "Verilog HDL assignment warning at adder.v(122): truncated value with size 24 to match size of target (23)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511153 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(127) " "Verilog HDL assignment warning at adder.v(127): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511153 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 adder.v(128) " "Verilog HDL assignment warning at adder.v(128): truncated value with size 24 to match size of target (23)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511153 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(133) " "Verilog HDL assignment warning at adder.v(133): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511153 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 adder.v(134) " "Verilog HDL assignment warning at adder.v(134): truncated value with size 24 to match size of target (23)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511153 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(139) " "Verilog HDL assignment warning at adder.v(139): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511153 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(145) " "Verilog HDL assignment warning at adder.v(145): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511153 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(156) " "Verilog HDL assignment warning at adder.v(156): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511153 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(160) " "Verilog HDL assignment warning at adder.v(160): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511153 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(193) " "Verilog HDL assignment warning at adder.v(193): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511153 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(206) " "Verilog HDL assignment warning at adder.v(206): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511153 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(219) " "Verilog HDL assignment warning at adder.v(219): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511153 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 adder.v(232) " "Verilog HDL assignment warning at adder.v(232): truncated value with size 32 to match size of target (24)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511153 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(234) " "Verilog HDL assignment warning at adder.v(234): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511153 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(243) " "Verilog HDL assignment warning at adder.v(243): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511153 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCalcVectorLength3 dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen " "Elaborating entity \"dCalcVectorLength3\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\"" {  } { { "DistanceCalc.v" "calcLen" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/DistanceCalc.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dCalcVectorLength3.v(45) " "Verilog HDL assignment warning at dCalcVectorLength3.v(45): truncated value with size 32 to match size of target (1)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetadd3 dCalcVectorLength3.v(114) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(114): inferring latch(es) for variable \"resetadd3\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetsqrt dCalcVectorLength3.v(114) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(114): inferring latch(es) for variable \"resetsqrt\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res dCalcVectorLength3.v(114) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(114): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_rdy dCalcVectorLength3.v(114) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(114): inferring latch(es) for variable \"out_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_rdy dCalcVectorLength3.v(129) " "Inferred latch for \"out_rdy\" at dCalcVectorLength3.v(129)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetsqrt dCalcVectorLength3.v(129) " "Inferred latch for \"resetsqrt\" at dCalcVectorLength3.v(129)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetadd3 dCalcVectorLength3.v(129) " "Inferred latch for \"resetadd3\" at dCalcVectorLength3.v(129)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[0\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[1\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[2\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[3\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[4\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[5\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[6\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[7\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[8\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[9\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[10\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[11\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[12\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[13\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[14\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[15\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511216 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[16\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511231 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[17\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511231 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[18\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511231 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[19\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511231 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[20\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511231 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[21\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[21\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511231 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[22\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[22\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511231 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[23\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[23\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511231 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[24\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[24\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511231 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[25\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[25\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511231 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[26\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[26\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511231 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[27\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[27\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511231 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[28\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[28\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511231 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[29\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[29\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511231 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[30\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[30\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511231 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] dCalcVectorLength3.v(124) " "Inferred latch for \"res\[31\]\" at dCalcVectorLength3.v(124)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511231 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1 " "Elaborating entity \"multiplier\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\"" {  } { { "dCalcVectorLength3.v" "mult1" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205511247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(88) " "Verilog HDL assignment warning at multiply.v(88): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511247 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(89) " "Verilog HDL assignment warning at multiply.v(89): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511247 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(139) " "Verilog HDL assignment warning at multiply.v(139): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511247 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(145) " "Verilog HDL assignment warning at multiply.v(145): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511247 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(159) " "Verilog HDL assignment warning at multiply.v(159): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511247 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(169) " "Verilog HDL assignment warning at multiply.v(169): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511247 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(176) " "Verilog HDL assignment warning at multiply.v(176): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511247 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(193) " "Verilog HDL assignment warning at multiply.v(193): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511247 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(206) " "Verilog HDL assignment warning at multiply.v(206): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511247 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 multiply.v(219) " "Verilog HDL assignment warning at multiply.v(219): truncated value with size 32 to match size of target (24)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511247 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(221) " "Verilog HDL assignment warning at multiply.v(221): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511247 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 multiply.v(230) " "Verilog HDL assignment warning at multiply.v(230): truncated value with size 32 to match size of target (8)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511247 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder " "Elaborating entity \"add3\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\"" {  } { { "dCalcVectorLength3.v" "adder" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205511294 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetadd2 add3.v(60) " "Verilog HDL Always Construct warning at add3.v(60): inferring latch(es) for variable \"resetadd2\", which holds its previous value in one or more paths through the always construct" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/add3.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1464205511309 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire1 0 add3.v(23) " "Net \"output_z_ack_wire1\" at add3.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/add3.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1464205511309 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetadd2 add3.v(64) " "Inferred latch for \"resetadd2\" at add3.v(64)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/add3.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205511309 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1 " "Elaborating entity \"sqrt\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\"" {  } { { "dCalcVectorLength3.v" "square1" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205511325 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire1 0 sqrt.v(34) " "Net \"output_z_ack_wire1\" at sqrt.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1464205511341 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire2 0 sqrt.v(42) " "Net \"output_z_ack_wire2\" at sqrt.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1464205511341 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire3 0 sqrt.v(50) " "Net \"output_z_ack_wire3\" at sqrt.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1464205511341 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire4 0 sqrt.v(58) " "Net \"output_z_ack_wire4\" at sqrt.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1464205511341 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire5 0 sqrt.v(66) " "Net \"output_z_ack_wire5\" at sqrt.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1464205511341 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire6 0 sqrt.v(77) " "Net \"output_z_ack_wire6\" at sqrt.v(77) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1464205511341 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire7 0 sqrt.v(85) " "Net \"output_z_ack_wire7\" at sqrt.v(85) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 85 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1464205511341 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire8 0 sqrt.v(93) " "Net \"output_z_ack_wire8\" at sqrt.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1464205511341 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire9 0 sqrt.v(101) " "Net \"output_z_ack_wire9\" at sqrt.v(101) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 101 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1464205511341 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire10 0 sqrt.v(109) " "Net \"output_z_ack_wire10\" at sqrt.v(109) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 109 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1464205511341 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1 " "Elaborating entity \"divider\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\"" {  } { { "sqrt.v" "divide_by_two1" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205511403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(92) " "Verilog HDL assignment warning at divider.v(92): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511403 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(93) " "Verilog HDL assignment warning at divider.v(93): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511403 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(158) " "Verilog HDL assignment warning at divider.v(158): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511403 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(164) " "Verilog HDL assignment warning at divider.v(164): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511403 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(178) " "Verilog HDL assignment warning at divider.v(178): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511403 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(188) " "Verilog HDL assignment warning at divider.v(188): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511403 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 divider.v(222) " "Verilog HDL assignment warning at divider.v(222): truncated value with size 32 to match size of target (6)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511419 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(239) " "Verilog HDL assignment warning at divider.v(239): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511419 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(252) " "Verilog HDL assignment warning at divider.v(252): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511419 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 divider.v(265) " "Verilog HDL assignment warning at divider.v(265): truncated value with size 32 to match size of target (24)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511419 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(267) " "Verilog HDL assignment warning at divider.v(267): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511419 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 divider.v(276) " "Verilog HDL assignment warning at divider.v(276): truncated value with size 32 to match size of target (8)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464205511419 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1464205512075 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.05.25.15:45:16 Progress: Loading sldf5630396/alt_sld_fab_wrapper_hw.tcl " "2016.05.25.15:45:16 Progress: Loading sldf5630396/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205516179 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205518398 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205518632 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205520319 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205520366 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205520413 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205520507 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205520507 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205520507 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1464205521210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf5630396/alt_sld_fab.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/db/ip/sldf5630396/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464205521335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205521335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464205521460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205521460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464205521460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205521460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464205521491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205521491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 388 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464205521554 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464205521554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205521554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464205521601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205521601 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_nx_k\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_nx_k\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205541575 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_ny_k\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_ny_k\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205541575 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_nz_k\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_nz_k\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205541575 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205541575 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_ysum_dRecip\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_ysum_dRecip\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205541575 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205541575 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205541575 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205541575 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205541575 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1464205541575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dCollideSpheres:test0\|multiplier:multiply_nx_k\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dCollideSpheres:test0\|multiplier:multiply_nx_k\|lpm_mult:Mult0\"" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 177 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205541638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dCollideSpheres:test0\|multiplier:multiply_nx_k\|lpm_mult:Mult0 " "Instantiated megafunction \"dCollideSpheres:test0\|multiplier:multiply_nx_k\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464205541638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464205541638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464205541638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464205541638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464205541638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464205541638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464205541638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464205541638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464205541638 ""}  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 177 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1464205541638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464205541685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205541685 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1464205543294 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1152 " "Ignored 1152 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1152 " "Ignored 1152 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1464205543544 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1464205543544 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 38 -1 0 } } { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 46 -1 0 } } { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 54 -1 0 } } { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 62 -1 0 } } { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 113 -1 0 } } { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 89 -1 0 } } { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 97 -1 0 } } { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 105 -1 0 } } { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 70 -1 0 } } { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 311 -1 0 } } { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 81 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1464205543809 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1464205543809 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205551749 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "153 " "153 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1464205562015 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~0 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~0\"" {  } { { "divider.v" "Add5~0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~2 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~2\"" {  } { { "divider.v" "Add5~2" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~4 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~4\"" {  } { { "divider.v" "Add5~4" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~6 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~6\"" {  } { { "divider.v" "Add5~6" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~8 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~8\"" {  } { { "divider.v" "Add5~8" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~10 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~10\"" {  } { { "divider.v" "Add5~10" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~12 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~12\"" {  } { { "divider.v" "Add5~12" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~14 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~14\"" {  } { { "divider.v" "Add5~14" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~16 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~16\"" {  } { { "divider.v" "Add5~16" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~18 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~18\"" {  } { { "divider.v" "Add5~18" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~20 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~20\"" {  } { { "divider.v" "Add5~20" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~22 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~22\"" {  } { { "divider.v" "Add5~22" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~24 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~24\"" {  } { { "divider.v" "Add5~24" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~26 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~26\"" {  } { { "divider.v" "Add5~26" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~28 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~28\"" {  } { { "divider.v" "Add5~28" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~30 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~30\"" {  } { { "divider.v" "Add5~30" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~32 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~32\"" {  } { { "divider.v" "Add5~32" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~34 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~34\"" {  } { { "divider.v" "Add5~34" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~36 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~36\"" {  } { { "divider.v" "Add5~36" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~0 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~0\"" {  } { { "divider.v" "Add5~0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~2 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~2\"" {  } { { "divider.v" "Add5~2" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~4 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~4\"" {  } { { "divider.v" "Add5~4" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~6 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~6\"" {  } { { "divider.v" "Add5~6" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~8 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~8\"" {  } { { "divider.v" "Add5~8" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~10 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~10\"" {  } { { "divider.v" "Add5~10" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~12 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~12\"" {  } { { "divider.v" "Add5~12" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~14 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~14\"" {  } { { "divider.v" "Add5~14" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~16 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~16\"" {  } { { "divider.v" "Add5~16" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~18 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~18\"" {  } { { "divider.v" "Add5~18" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~20 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~20\"" {  } { { "divider.v" "Add5~20" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~22 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~22\"" {  } { { "divider.v" "Add5~22" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~24 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~24\"" {  } { { "divider.v" "Add5~24" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~26 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~26\"" {  } { { "divider.v" "Add5~26" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~28 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~28\"" {  } { { "divider.v" "Add5~28" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~30 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~30\"" {  } { { "divider.v" "Add5~30" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~32 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~32\"" {  } { { "divider.v" "Add5~32" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~34 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~34\"" {  } { { "divider.v" "Add5~34" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~36 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~36\"" {  } { { "divider.v" "Add5~36" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~0 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~0\"" {  } { { "divider.v" "Add5~0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~2 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~2\"" {  } { { "divider.v" "Add5~2" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~4 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~4\"" {  } { { "divider.v" "Add5~4" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~6 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~6\"" {  } { { "divider.v" "Add5~6" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~8 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~8\"" {  } { { "divider.v" "Add5~8" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~10 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~10\"" {  } { { "divider.v" "Add5~10" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~12 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~12\"" {  } { { "divider.v" "Add5~12" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~14 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~14\"" {  } { { "divider.v" "Add5~14" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~16 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~16\"" {  } { { "divider.v" "Add5~16" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~18 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~18\"" {  } { { "divider.v" "Add5~18" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~20 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~20\"" {  } { { "divider.v" "Add5~20" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~22 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~22\"" {  } { { "divider.v" "Add5~22" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~24 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~24\"" {  } { { "divider.v" "Add5~24" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~26 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~26\"" {  } { { "divider.v" "Add5~26" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~28 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~28\"" {  } { { "divider.v" "Add5~28" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~30 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~30\"" {  } { { "divider.v" "Add5~30" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~32 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~32\"" {  } { { "divider.v" "Add5~32" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~34 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~34\"" {  } { { "divider.v" "Add5~34" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~36 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~36\"" {  } { { "divider.v" "Add5~36" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205562108 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1464205562108 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/fpga_dCollideSpheres.map.smsg " "Generated suppressed messages file C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/fpga_dCollideSpheres.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205562843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1464205564265 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464205564265 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/fpga_dcollidespheres.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205565827 "|fpga_dCollideSpheres|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/fpga_dcollidespheres.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205565827 "|fpga_dCollideSpheres|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/fpga_dcollidespheres.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205565827 "|fpga_dCollideSpheres|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/fpga_dcollidespheres.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205565827 "|fpga_dCollideSpheres|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/fpga_dcollidespheres.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205565827 "|fpga_dCollideSpheres|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/fpga_dcollidespheres.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1464205565827 "|fpga_dCollideSpheres|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1464205565827 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22281 " "Implemented 22281 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1464205565827 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1464205565827 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22206 " "Implemented 22206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1464205565827 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "63 " "Implemented 63 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1464205565827 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1464205565827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1024 " "Peak virtual memory: 1024 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1464205565921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 15:46:05 2016 " "Processing ended: Wed May 25 15:46:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1464205565921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1464205565921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1464205565921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1464205565921 ""}
