// Seed: 4172781758
module module_0 (
    input tri1 id_0,
    input wire id_1
);
  always id_3 = 1;
  id_4(
      1
  );
  wire id_5;
  reg id_7, id_8, id_9;
  assign id_7 = 1;
  always $display;
  tri id_10;
  always if (1'b0 * id_1 == id_10) if (1) id_8 <= #id_0 id_7;
  wire id_11;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wire id_2,
    input tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri id_7,
    input supply0 id_8,
    output wire id_9,
    input tri0 id_10,
    input tri1 id_11,
    input uwire id_12,
    input tri0 id_13
);
  wire id_15, id_16;
  wire id_17;
  module_0(
      id_6, id_11
  );
endmodule
