// Seed: 77993373
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  assign module_1.id_3 = 0;
  inout tri0 id_1;
  assign id_1 = id_1 - -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd74,
    parameter id_6 = 32'd88
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout logic [7:0] id_7;
  input wire _id_6;
  inout wire id_5;
  output wire id_4;
  input wire _id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  assign id_7[id_6+id_3] = id_7;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_9,
      id_4
  );
  wire id_10;
endmodule
