<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p50" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_50{left:708px;bottom:1140px;letter-spacing:-0.14px;}
#t2_50{left:741px;bottom:1140px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t3_50{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t4_50{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t5_50{left:318px;bottom:1083px;letter-spacing:0.08px;word-spacing:0.1px;}
#t6_50{left:110px;bottom:840px;letter-spacing:0.15px;}
#t7_50{left:170px;bottom:840px;letter-spacing:0.15px;word-spacing:0.04px;}
#t8_50{left:138px;bottom:800px;letter-spacing:0.08px;word-spacing:0.04px;}
#t9_50{left:138px;bottom:782px;letter-spacing:0.1px;word-spacing:0.01px;}
#ta_50{left:138px;bottom:764px;letter-spacing:0.1px;word-spacing:0.01px;}
#tb_50{left:165px;bottom:727px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tc_50{left:165px;bottom:690px;letter-spacing:0.08px;word-spacing:0.01px;}
#td_50{left:138px;bottom:654px;letter-spacing:0.07px;word-spacing:0.03px;}
#te_50{left:138px;bottom:635px;letter-spacing:0.11px;word-spacing:-0.08px;}
#tf_50{left:191px;bottom:635px;letter-spacing:0.05px;word-spacing:0.05px;}
#tg_50{left:368px;bottom:635px;letter-spacing:0.13px;word-spacing:-0.01px;}
#th_50{left:138px;bottom:599px;letter-spacing:0.11px;}
#ti_50{left:138px;bottom:580px;letter-spacing:0.09px;word-spacing:-0.34px;}
#tj_50{left:137px;bottom:562px;letter-spacing:0.08px;word-spacing:0.03px;}
#tk_50{left:137px;bottom:544px;letter-spacing:0.11px;}
#tl_50{left:183px;bottom:544px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tm_50{left:587px;bottom:544px;letter-spacing:0.09px;word-spacing:-0.03px;}
#tn_50{left:137px;bottom:525px;letter-spacing:0.09px;word-spacing:0.03px;}
#to_50{left:137px;bottom:489px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tp_50{left:251px;bottom:489px;letter-spacing:0.19px;}
#tq_50{left:299px;bottom:489px;letter-spacing:0.13px;}
#tr_50{left:324px;bottom:489px;letter-spacing:0.19px;}
#ts_50{left:377px;bottom:489px;letter-spacing:0.1px;}
#tt_50{left:138px;bottom:470px;letter-spacing:0.1px;}
#tu_50{left:110px;bottom:430px;letter-spacing:0.15px;}
#tv_50{left:170px;bottom:430px;letter-spacing:0.14px;word-spacing:0.07px;}
#tw_50{left:138px;bottom:391px;letter-spacing:0.11px;word-spacing:-0.47px;}
#tx_50{left:138px;bottom:354px;letter-spacing:0.09px;word-spacing:0.01px;}
#ty_50{left:138px;bottom:336px;letter-spacing:0.08px;word-spacing:0.05px;}
#tz_50{left:258px;bottom:336px;letter-spacing:0.1px;word-spacing:0.02px;}
#t10_50{left:319px;bottom:336px;letter-spacing:0.09px;word-spacing:0.01px;}
#t11_50{left:138px;bottom:299px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t12_50{left:251px;bottom:299px;letter-spacing:0.19px;}
#t13_50{left:299px;bottom:299px;letter-spacing:0.13px;}
#t14_50{left:325px;bottom:299px;letter-spacing:0.19px;}
#t15_50{left:377px;bottom:299px;letter-spacing:0.1px;}
#t16_50{left:138px;bottom:281px;letter-spacing:0.1px;}
#t17_50{left:110px;bottom:241px;letter-spacing:0.14px;}
#t18_50{left:170px;bottom:241px;letter-spacing:0.15px;word-spacing:0.05px;}
#t19_50{left:124px;bottom:201px;letter-spacing:0.13px;}
#t1a_50{left:187px;bottom:201px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1b_50{left:138px;bottom:165px;letter-spacing:0.11px;word-spacing:-0.49px;}
#t1c_50{left:138px;bottom:146px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1d_50{left:137px;bottom:128px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1e_50{left:194px;bottom:1045px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1f_50{left:194px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1g_50{left:194px;bottom:1005px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1h_50{left:194px;bottom:988px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1i_50{left:194px;bottom:965px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1j_50{left:194px;bottom:943px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1k_50{left:194px;bottom:920px;letter-spacing:-0.12px;word-spacing:0.02px;}

.s1_50{font-size:14px;font-family:Helvetica-Bold_7hj;color:#000;}
.s2_50{font-size:14px;font-family:Helvetica_a-;color:#000;}
.s3_50{font-size:15px;font-family:Helvetica-Bold_7hj;color:#000;}
.s4_50{font-size:18px;font-family:Helvetica-Bold_7hj;color:#000;}
.s5_50{font-size:15px;font-family:Times-Roman_az;color:#000;}
.s6_50{font-size:15px;font-family:Times-Italic_b3;color:#000;}
.s7_50{font-size:15px;font-family:Times-Roman_az;color:#00F;}
.s8_50{font-size:15px;font-family:Helvetica-Oblique_b2;color:#030;}
.s9_50{font-size:14px;font-family:Times-Roman_az;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts50" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7hj;
	src: url("fonts/Helvetica-Bold_7hj.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_b2;
	src: url("fonts/Helvetica-Oblique_b2.woff") format("woff");
}

@font-face {
	font-family: Helvetica_a-;
	src: url("fonts/Helvetica_a-.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_b3;
	src: url("fonts/Times-Italic_b3.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_az;
	src: url("fonts/Times-Roman_az.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg50Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg50" style="-webkit-user-select: none;"><object width="935" height="1210" data="50/50.svg" type="image/svg+xml" id="pdf50" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_50" class="t s1_50">4.10 </span><span id="t2_50" class="t s1_50">Instruction Fetch </span>
<span id="t3_50" class="t s2_50">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS32® Architecture, Revision 6.01 </span><span id="t4_50" class="t s2_50">50 </span>
<span id="t5_50" class="t s3_50">Table 4.2 Speculative Instruction Fetches </span>
<span id="t6_50" class="t s4_50">4.10.4 </span><span id="t7_50" class="t s4_50">Instruction Fetch Using Uncached Access With Side-effects </span>
<span id="t8_50" class="t s5_50">Side-effects of accesses for a memory region might include FIFO behavior, stack behavior, or location-specific </span>
<span id="t9_50" class="t s5_50">behavior (where one memory location defines the behavior of another memory location). For such regions accessed </span>
<span id="ta_50" class="t s5_50">with uncached instruction fetches, these are the architectural requirements: </span>
<span id="tb_50" class="t s5_50">The transfer size can only be one instruction word per instruction fetch. </span>
<span id="tc_50" class="t s5_50">Speculative instruction fetches are not allowed. </span>
<span id="td_50" class="t s5_50">The EJTAG Debug Memory space (dmseg) is defined by the architecture as having memory access side-effects. </span>
<span id="te_50" class="t s5_50">Refer to </span><span id="tf_50" class="t s6_50">MIPS® EJTAG Specification</span><span id="tg_50" class="t s5_50">, MIPS Document MD00047. </span>
<span id="th_50" class="t s5_50">Beyond this defined segment, the system programmer/designer is reminded that it is possible to memory map an IO </span>
<span id="ti_50" class="t s5_50">device with access side-effects to any uncached memory location, even within segments that the architecture does not </span>
<span id="tj_50" class="t s5_50">define to have access side-effects. For that reason, any implementation that allows behaviors listed in </span>
<span id="tk_50" class="t s7_50">4.10.3 </span><span id="tl_50" class="t s7_50">“Instruction Fetch Using Uncached Access Without Side-effects” </span><span id="tm_50" class="t s5_50">should restrict software from executing </span>
<span id="tn_50" class="t s5_50">code within any memory region with side-effects. </span>
<span id="to_50" class="t s5_50">In Release 5, CP0 </span><span id="tp_50" class="t s8_50">MAAR </span><span id="tq_50" class="t s5_50">and </span><span id="tr_50" class="t s8_50">MAARI </span><span id="ts_50" class="t s5_50">allow software to specify which address regions are speculatable, in combina- </span>
<span id="tt_50" class="t s5_50">tion with the CCA (Cacheability and Coherency Attribute) of the access. </span>
<span id="tu_50" class="t s4_50">4.10.5 </span><span id="tv_50" class="t s4_50">Instruction Fetch Using Cacheable Access </span>
<span id="tw_50" class="t s5_50">The minimum transfer size for cacheable access is one cacheline. The transfer size may be multiple whole cachelines. </span>
<span id="tx_50" class="t s5_50">Speculative accesses to cacheable memory spaces are allowed as cacheable memory spaces are defined to have no </span>
<span id="ty_50" class="t s5_50">access side-effects. </span><span id="tz_50" class="t s7_50">Table 4.2 </span><span id="t10_50" class="t s5_50">list some types of speculative instruction fetches. </span>
<span id="t11_50" class="t s5_50">In Release 5, CP0 </span><span id="t12_50" class="t s8_50">MAAR </span><span id="t13_50" class="t s5_50">and </span><span id="t14_50" class="t s8_50">MAARI </span><span id="t15_50" class="t s5_50">allow software to specify which address regions are speculatable, in combina- </span>
<span id="t16_50" class="t s5_50">tion with the CCA (Cacheability and Coherency Attribute) of the access. </span>
<span id="t17_50" class="t s4_50">4.10.6 </span><span id="t18_50" class="t s4_50">Instruction Fetches and Exceptions </span>
<span id="t19_50" class="t s3_50">4.10.6.1 </span><span id="t1a_50" class="t s3_50">Precise Exception Model for Instruction Fetches </span>
<span id="t1b_50" class="t s5_50">The MIPS architecture uses the precise exception model for instruction fetches. A precise exception means that for an </span>
<span id="t1c_50" class="t s5_50">instruction-sourced exception, the cause of an exception is reported on the exact instruction which the processor has </span>
<span id="t1d_50" class="t s5_50">attempted to execute and has caused the exception. </span>
<span id="t1e_50" class="t s9_50">Sequential instructions located after branch/jump fetched, before the branch/jump taken/not-taken </span>
<span id="t1f_50" class="t s9_50">decision has been determined. </span>
<span id="t1g_50" class="t s9_50">Predicted branch/jump target addresses fetched before branch/jump taken/not-taken decision has </span>
<span id="t1h_50" class="t s9_50">been determined or before the target address has been calculated. </span>
<span id="t1i_50" class="t s9_50">Predicted jump target register values before target register has been read. </span>
<span id="t1j_50" class="t s9_50">Predicted return addresses before return register has been read. </span>
<span id="t1k_50" class="t s9_50">Any other type of prefetching ahead of execution. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
