static void __init hsdk_init_memory_bridge ( void ) { u32 reg ; writel ( reg , CREG_AXI_M_HS_CORE_BOOT ) ; writel ( 0x11111111 , CREG_AXI_M_SLV0 ( M_HS_CORE ) ) ; writel ( 0x63111111 , CREG_AXI_M_SLV1 ( M_HS_CORE ) ) ; writel ( 0xFEDCBA98 , CREG_AXI_M_OFT0 ( M_HS_CORE ) ) ; writel ( 0x0E543210 , CREG_AXI_M_OFT1 ( M_HS_CORE ) ) ; writel ( UPDATE_VAL , CREG_AXI_M_UPDT ( M_HS_CORE ) ) ; writel ( 0x77777777 , CREG_AXI_M_SLV0 ( M_HS_RTT ) ) ; writel ( 0x77777777 , CREG_AXI_M_SLV1 ( M_HS_RTT ) ) ; writel ( 0xFEDCBA98 , CREG_AXI_M_OFT0 ( M_HS_RTT ) ) ; writel ( 0x76543210 , CREG_AXI_M_OFT1 ( M_HS_RTT ) ) ; writel ( UPDATE_VAL , CREG_AXI_M_UPDT ( M_HS_RTT ) ) ; writel ( 0x88888888 , CREG_AXI_M_SLV0 ( M_AXI_TUN ) ) ; writel ( 0x88888888 , CREG_AXI_M_SLV1 ( M_AXI_TUN ) ) ; writel ( 0xFEDCBA98 , CREG_AXI_M_OFT0 ( M_AXI_TUN ) ) ; writel ( 0x76543210 , CREG_AXI_M_OFT1 ( M_AXI_TUN ) ) ; writel ( UPDATE_VAL , CREG_AXI_M_UPDT ( M_AXI_TUN ) ) ; writel ( 0x77777777 , CREG_AXI_M_SLV0 ( M_HDMI_VIDEO ) ) ; writel ( 0x77777777 , CREG_AXI_M_SLV1 ( M_HDMI_VIDEO ) ) ; writel ( 0xFEDCBA98 , CREG_AXI_M_OFT0 ( M_HDMI_VIDEO ) ) ; writel ( 0x76543210 , CREG_AXI_M_OFT1 ( M_HDMI_VIDEO ) ) ; writel ( UPDATE_VAL , CREG_AXI_M_UPDT ( M_HDMI_VIDEO ) ) ; writel ( 0x77777777 , CREG_AXI_M_SLV0 ( M_HDMI_AUDIO ) ) ; writel ( 0x77777777 , CREG_AXI_M_SLV1 ( M_HDMI_AUDIO ) ) ; writel ( 0xFEDCBA98 , CREG_AXI_M_OFT0 ( M_HDMI_AUDIO ) ) ; writel ( 0x76543210 , CREG_AXI_M_OFT1 ( M_HDMI_AUDIO ) ) ; writel ( UPDATE_VAL , CREG_AXI_M_UPDT ( M_HDMI_AUDIO ) ) ; writel ( 0x77777777 , CREG_AXI_M_SLV0 ( M_USB_HOST ) ) ; writel ( 0x77999999 , CREG_AXI_M_SLV1 ( M_USB_HOST ) ) ; writel ( 0xFEDCBA98 , CREG_AXI_M_OFT0 ( M_USB_HOST ) ) ; writel ( 0x76DCBA98 , CREG_AXI_M_OFT1 ( M_USB_HOST ) ) ; writel ( UPDATE_VAL , CREG_AXI_M_UPDT ( M_USB_HOST ) ) ; writel ( 0x77777777 , CREG_AXI_M_SLV0 ( M_ETHERNET ) ) ; writel ( 0x77999999 , CREG_AXI_M_SLV1 ( M_ETHERNET ) ) ; writel ( 0xFEDCBA98 , CREG_AXI_M_OFT0 ( M_ETHERNET ) ) ; writel ( 0x76DCBA98 , CREG_AXI_M_OFT1 ( M_ETHERNET ) ) ; writel ( UPDATE_VAL , CREG_AXI_M_UPDT ( M_ETHERNET ) ) ; writel ( 0x77777777 , CREG_AXI_M_SLV0 ( M_SDIO ) ) ; writel ( 0x77999999 , CREG_AXI_M_SLV1 ( M_SDIO ) ) ; writel ( 0xFEDCBA98 , CREG_AXI_M_OFT0 ( M_SDIO ) ) ; writel ( 0x76DCBA98 , CREG_AXI_M_OFT1 ( M_SDIO ) ) ; writel ( UPDATE_VAL , CREG_AXI_M_UPDT ( M_SDIO ) ) ; writel ( 0x77777777 , CREG_AXI_M_SLV0 ( M_GPU ) ) ; writel ( 0x77777777 , CREG_AXI_M_SLV1 ( M_GPU ) ) ; writel ( 0xFEDCBA98 , CREG_AXI_M_OFT0 ( M_GPU ) ) ; writel ( 0x76543210 , CREG_AXI_M_OFT1 ( M_GPU ) ) ; writel ( UPDATE_VAL , CREG_AXI_M_UPDT ( M_GPU ) ) ; writel ( 0x00000000 , CREG_AXI_M_SLV0 ( M_DVFS ) ) ; writel ( 0x60000000 , CREG_AXI_M_SLV1 ( M_DVFS ) ) ; writel ( 0x00000000 , CREG_AXI_M_OFT0 ( M_DVFS ) ) ; writel ( 0x00000000 , CREG_AXI_M_OFT1 ( M_DVFS ) ) ; writel ( UPDATE_VAL , CREG_AXI_M_UPDT ( M_DVFS ) ) ; hsdk_init_memory_bridge_axi_dmac ( ) ; writel ( 0x00000000 , CREG_PAE ) ; writel ( UPDATE_VAL , CREG_PAE_UPDT ) ; } 