
 Test Suite: vc-regs
  + Test Case 1: vc_Reg_w32
     [ passed ]t1_q, expected = zzzzzzzz, actual = xxxxxxxx
     [ passed ]t1_q, expected = 0a0a0a0a, actual = 0a0a0a0a
     [ passed ]t1_q, expected = 0b0b0b0b, actual = 0b0b0b0b
  + Test Case 2: vc_ResetReg_w32
     [ passed ]t2_q, expected = deadbeef, actual = deadbeef
     [ passed ]t2_q, expected = 0a0a0a0a, actual = 0a0a0a0a
     [ passed ]t2_q, expected = 0b0b0b0b, actual = 0b0b0b0b
  + Test Case 3: vc_EnReg_w32
     [ passed ]t3_q, expected = zzzzzzzz, actual = xxxxxxxx
     [ passed ]t3_q, expected = 0a0a0a0a, actual = 0a0a0a0a
     [ passed ]t3_q, expected = 0b0b0b0b, actual = 0b0b0b0b
     [ passed ]t3_q, expected = 0c0c0c0c, actual = 0c0c0c0c
     [ passed ]t3_q, expected = 0c0c0c0c, actual = 0c0c0c0c
     [ passed ]t3_q, expected = 0c0c0c0c, actual = 0c0c0c0c
     [ passed ]t3_q, expected = 0c0c0c0c, actual = 0c0c0c0c
     [ passed ]t3_q, expected = 1a1a1a1a, actual = 1a1a1a1a
     [ passed ]t3_q, expected = 1b1b1b1b, actual = 1b1b1b1b
  + Test Case 4: vc_EnResetReg_w32
     [ passed ]t4_q, expected = deadbeef, actual = deadbeef
     [ passed ]t4_q, expected = 0a0a0a0a, actual = 0a0a0a0a
     [ passed ]t4_q, expected = 0b0b0b0b, actual = 0b0b0b0b
     [ passed ]t4_q, expected = 0c0c0c0c, actual = 0c0c0c0c
     [ passed ]t4_q, expected = 0c0c0c0c, actual = 0c0c0c0c
     [ passed ]t4_q, expected = 0c0c0c0c, actual = 0c0c0c0c
     [ passed ]t4_q, expected = 0c0c0c0c, actual = 0c0c0c0c
     [ passed ]t4_q, expected = 1a1a1a1a, actual = 1a1a1a1a
     [ passed ]t4_q, expected = 1b1b1b1b, actual = 1b1b1b1b

