//
// Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
//
// On Tue Apr 26 18:17:52 EDT 2016
//
//
// Ports:
// Name                         I/O  size props
// RDY_setKey                     O     1
// RDY_inputMessage               O     1 reg
// getResult                      O    48 reg
// RDY_getResult                  O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// setKey_key                     I    96
// inputMessage_text              I    48 reg
// EN_setKey                      I     1
// EN_inputMessage                I     1
// EN_getResult                   I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkSynthesizedEncrypt(CLK,
			    RST_N,

			    setKey_key,
			    EN_setKey,
			    RDY_setKey,

			    inputMessage_text,
			    EN_inputMessage,
			    RDY_inputMessage,

			    EN_getResult,
			    getResult,
			    RDY_getResult);
  input  CLK;
  input  RST_N;

  // action method setKey
  input  [95 : 0] setKey_key;
  input  EN_setKey;
  output RDY_setKey;

  // action method inputMessage
  input  [47 : 0] inputMessage_text;
  input  EN_inputMessage;
  output RDY_inputMessage;

  // actionvalue method getResult
  input  EN_getResult;
  output [47 : 0] getResult;
  output RDY_getResult;

  // signals for module outputs
  wire [47 : 0] getResult;
  wire RDY_getResult, RDY_inputMessage, RDY_setKey;

  // register enc_alpha
  reg [4 : 0] enc_alpha;
  wire [4 : 0] enc_alpha$D_IN;
  wire enc_alpha$EN;

  // register enc_beta
  reg [4 : 0] enc_beta;
  wire [4 : 0] enc_beta$D_IN;
  wire enc_beta$EN;

  // register enc_k0
  reg [23 : 0] enc_k0;
  wire [23 : 0] enc_k0$D_IN;
  wire enc_k0$EN;

  // register enc_l_0
  reg [23 : 0] enc_l_0;
  wire [23 : 0] enc_l_0$D_IN;
  wire enc_l_0$EN;

  // register enc_l_1
  reg [23 : 0] enc_l_1;
  wire [23 : 0] enc_l_1$D_IN;
  wire enc_l_1$EN;

  // register enc_l_10
  reg [23 : 0] enc_l_10;
  wire [23 : 0] enc_l_10$D_IN;
  wire enc_l_10$EN;

  // register enc_l_11
  reg [23 : 0] enc_l_11;
  wire [23 : 0] enc_l_11$D_IN;
  wire enc_l_11$EN;

  // register enc_l_12
  reg [23 : 0] enc_l_12;
  wire [23 : 0] enc_l_12$D_IN;
  wire enc_l_12$EN;

  // register enc_l_13
  reg [23 : 0] enc_l_13;
  wire [23 : 0] enc_l_13$D_IN;
  wire enc_l_13$EN;

  // register enc_l_14
  reg [23 : 0] enc_l_14;
  wire [23 : 0] enc_l_14$D_IN;
  wire enc_l_14$EN;

  // register enc_l_15
  reg [23 : 0] enc_l_15;
  wire [23 : 0] enc_l_15$D_IN;
  wire enc_l_15$EN;

  // register enc_l_16
  reg [23 : 0] enc_l_16;
  wire [23 : 0] enc_l_16$D_IN;
  wire enc_l_16$EN;

  // register enc_l_17
  reg [23 : 0] enc_l_17;
  wire [23 : 0] enc_l_17$D_IN;
  wire enc_l_17$EN;

  // register enc_l_18
  reg [23 : 0] enc_l_18;
  wire [23 : 0] enc_l_18$D_IN;
  wire enc_l_18$EN;

  // register enc_l_19
  reg [23 : 0] enc_l_19;
  wire [23 : 0] enc_l_19$D_IN;
  wire enc_l_19$EN;

  // register enc_l_2
  reg [23 : 0] enc_l_2;
  wire [23 : 0] enc_l_2$D_IN;
  wire enc_l_2$EN;

  // register enc_l_20
  reg [23 : 0] enc_l_20;
  wire [23 : 0] enc_l_20$D_IN;
  wire enc_l_20$EN;

  // register enc_l_21
  reg [23 : 0] enc_l_21;
  wire [23 : 0] enc_l_21$D_IN;
  wire enc_l_21$EN;

  // register enc_l_22
  reg [23 : 0] enc_l_22;
  wire [23 : 0] enc_l_22$D_IN;
  wire enc_l_22$EN;

  // register enc_l_23
  reg [23 : 0] enc_l_23;
  wire [23 : 0] enc_l_23$D_IN;
  wire enc_l_23$EN;

  // register enc_l_24
  reg [23 : 0] enc_l_24;
  wire [23 : 0] enc_l_24$D_IN;
  wire enc_l_24$EN;

  // register enc_l_25
  reg [23 : 0] enc_l_25;
  wire [23 : 0] enc_l_25$D_IN;
  wire enc_l_25$EN;

  // register enc_l_3
  reg [23 : 0] enc_l_3;
  wire [23 : 0] enc_l_3$D_IN;
  wire enc_l_3$EN;

  // register enc_l_4
  reg [23 : 0] enc_l_4;
  wire [23 : 0] enc_l_4$D_IN;
  wire enc_l_4$EN;

  // register enc_l_5
  reg [23 : 0] enc_l_5;
  wire [23 : 0] enc_l_5$D_IN;
  wire enc_l_5$EN;

  // register enc_l_6
  reg [23 : 0] enc_l_6;
  wire [23 : 0] enc_l_6$D_IN;
  wire enc_l_6$EN;

  // register enc_l_7
  reg [23 : 0] enc_l_7;
  wire [23 : 0] enc_l_7$D_IN;
  wire enc_l_7$EN;

  // register enc_l_8
  reg [23 : 0] enc_l_8;
  wire [23 : 0] enc_l_8$D_IN;
  wire enc_l_8$EN;

  // register enc_l_9
  reg [23 : 0] enc_l_9;
  wire [23 : 0] enc_l_9$D_IN;
  wire enc_l_9$EN;

  // register enc_round_0
  reg [23 : 0] enc_round_0;
  wire [23 : 0] enc_round_0$D_IN;
  wire enc_round_0$EN;

  // register enc_round_1
  reg [23 : 0] enc_round_1;
  wire [23 : 0] enc_round_1$D_IN;
  wire enc_round_1$EN;

  // register enc_round_2
  reg [23 : 0] enc_round_2;
  wire [23 : 0] enc_round_2$D_IN;
  wire enc_round_2$EN;

  // register enc_round_3
  reg [23 : 0] enc_round_3;
  reg [23 : 0] enc_round_3$D_IN;
  wire enc_round_3$EN;

  // register enc_roundkey_0
  reg [23 : 0] enc_roundkey_0;
  wire [23 : 0] enc_roundkey_0$D_IN;
  wire enc_roundkey_0$EN;

  // register enc_roundkey_1
  reg [23 : 0] enc_roundkey_1;
  wire [23 : 0] enc_roundkey_1$D_IN;
  wire enc_roundkey_1$EN;

  // register enc_roundkey_2
  reg [23 : 0] enc_roundkey_2;
  wire [23 : 0] enc_roundkey_2$D_IN;
  wire enc_roundkey_2$EN;

  // register enc_roundkey_3
  reg [23 : 0] enc_roundkey_3;
  wire [23 : 0] enc_roundkey_3$D_IN;
  wire enc_roundkey_3$EN;

  // register enc_xyReg_0
  reg [47 : 0] enc_xyReg_0;
  wire [47 : 0] enc_xyReg_0$D_IN;
  wire enc_xyReg_0$EN;

  // register enc_xyReg_1
  reg [47 : 0] enc_xyReg_1;
  wire [47 : 0] enc_xyReg_1$D_IN;
  wire enc_xyReg_1$EN;

  // register enc_xyReg_2
  reg [47 : 0] enc_xyReg_2;
  wire [47 : 0] enc_xyReg_2$D_IN;
  wire enc_xyReg_2$EN;

  // register enc_xyReg_3
  reg [47 : 0] enc_xyReg_3;
  wire [47 : 0] enc_xyReg_3$D_IN;
  wire enc_xyReg_3$EN;

  // ports of submodule enc_ciphertextFIFO
  wire [47 : 0] enc_ciphertextFIFO$D_IN, enc_ciphertextFIFO$D_OUT;
  wire enc_ciphertextFIFO$CLR,
       enc_ciphertextFIFO$DEQ,
       enc_ciphertextFIFO$EMPTY_N,
       enc_ciphertextFIFO$ENQ,
       enc_ciphertextFIFO$FULL_N;

  // ports of submodule enc_plaintextFIFO
  wire [47 : 0] enc_plaintextFIFO$D_IN, enc_plaintextFIFO$D_OUT;
  wire enc_plaintextFIFO$CLR,
       enc_plaintextFIFO$DEQ,
       enc_plaintextFIFO$EMPTY_N,
       enc_plaintextFIFO$ENQ,
       enc_plaintextFIFO$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_enc_pipeline,
       CAN_FIRE_getResult,
       CAN_FIRE_inputMessage,
       CAN_FIRE_setKey,
       WILL_FIRE_RL_enc_pipeline,
       WILL_FIRE_getResult,
       WILL_FIRE_inputMessage,
       WILL_FIRE_setKey;

  // inputs to muxes for submodule ports
  wire [23 : 0] MUX_enc_l_0$write_1__VAL_1,
		MUX_enc_l_1$write_1__VAL_1,
		MUX_enc_l_2$write_1__VAL_1;
  wire MUX_enc_l_0$write_1__SEL_1,
       MUX_enc_l_1$write_1__SEL_1,
       MUX_enc_l_2$write_1__SEL_1;

  // remaining internal signals
  reg [23 : 0] SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002,
	       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457,
	       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547,
	       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83;
  wire [23 : 0] IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d1030,
		IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d111,
		IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d1180,
		IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d1485,
		IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d1729,
		IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d364,
		IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d575,
		IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d819,
		IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1062,
		IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1094,
		IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1212,
		IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1244,
		IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d143,
		IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1517,
		IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1549,
		IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d175,
		IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1761,
		IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1793,
		IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d396,
		IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d428,
		IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d607,
		IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d639,
		IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d851,
		IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d883,
		IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099,
		IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1249,
		IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554,
		IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1798,
		IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181,
		IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d434,
		IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644,
		IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d888,
		IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d1277,
		IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d1373,
		IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d1632,
		IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d1826,
		IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d265,
		IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d462,
		IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d722,
		IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d916,
		IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1309,
		IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1341,
		IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1405,
		IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1437,
		IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1664,
		IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1696,
		IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1858,
		IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1890,
		IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d297,
		IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d329,
		IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d494,
		IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d526,
		IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d754,
		IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d786,
		IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d948,
		IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d980,
		IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179,
		IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336,
		IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432,
		IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642,
		IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791,
		IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886,
		IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097,
		IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152,
		IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247,
		IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552,
		IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701,
		IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796,
		_dfoo10,
		_dfoo100,
		_dfoo102,
		_dfoo104,
		_dfoo12,
		_dfoo14,
		_dfoo16,
		_dfoo18,
		_dfoo2,
		_dfoo20,
		_dfoo22,
		_dfoo24,
		_dfoo26,
		_dfoo28,
		_dfoo30,
		_dfoo32,
		_dfoo34,
		_dfoo36,
		_dfoo38,
		_dfoo4,
		_dfoo40,
		_dfoo42,
		_dfoo44,
		_dfoo46,
		_dfoo48,
		_dfoo50,
		_dfoo52,
		_dfoo54,
		_dfoo56,
		_dfoo58,
		_dfoo6,
		_dfoo60,
		_dfoo62,
		_dfoo64,
		_dfoo66,
		_dfoo68,
		_dfoo70,
		_dfoo72,
		_dfoo74,
		_dfoo76,
		_dfoo78,
		_dfoo8,
		_dfoo80,
		_dfoo82,
		_dfoo84,
		_dfoo86,
		_dfoo88,
		_dfoo90,
		_dfoo92,
		_dfoo94,
		_dfoo96,
		_dfoo98,
		b__h105783,
		b__h116559,
		b__h127367,
		b__h139404,
		b__h150329,
		b__h161178,
		b__h16613,
		b__h171954,
		b__h27590,
		b__h38375,
		b__h50304,
		b__h5532,
		b__h61231,
		b__h72082,
		b__h82858,
		b__h94787,
		x__h139102,
		x__h4460,
		x__h50002,
		x__h94485;
  wire [4 : 0] _24_MINUS_enc_alpha_9___d50;
  wire [2 : 0] IF_enc_round_0_EQ_enc_round_2_9_THEN_1_ELSE_0__ETC___d43,
	       IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543,
	       IF_enc_round_1_5_EQ_enc_round_2_38_THEN_1_ELSE_ETC___d542,
	       IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d994,
	       IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998,
	       IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1449,
	       IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453,
	       _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44;
  wire _dfoo1,
       _dfoo105,
       _dfoo107,
       _dfoo109,
       _dfoo11,
       _dfoo111,
       _dfoo113,
       _dfoo115,
       _dfoo117,
       _dfoo119,
       _dfoo121,
       _dfoo123,
       _dfoo125,
       _dfoo127,
       _dfoo129,
       _dfoo13,
       _dfoo131,
       _dfoo133,
       _dfoo135,
       _dfoo137,
       _dfoo139,
       _dfoo141,
       _dfoo143,
       _dfoo145,
       _dfoo147,
       _dfoo149,
       _dfoo15,
       _dfoo151,
       _dfoo153,
       _dfoo155,
       _dfoo17,
       _dfoo19,
       _dfoo21,
       _dfoo23,
       _dfoo25,
       _dfoo27,
       _dfoo29,
       _dfoo3,
       _dfoo31,
       _dfoo33,
       _dfoo35,
       _dfoo37,
       _dfoo39,
       _dfoo41,
       _dfoo43,
       _dfoo45,
       _dfoo47,
       _dfoo49,
       _dfoo5,
       _dfoo51,
       _dfoo7,
       _dfoo9,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_0_4_AND_NOT__ETC___d48,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_10_00_AND_NO_ETC___d201,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_11_02_AND_NO_ETC___d203,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_12_04_AND_NO_ETC___d205,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_13_06_AND_NO_ETC___d207,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_14_08_AND_NO_ETC___d209,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_15_10_AND_NO_ETC___d211,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_16_12_AND_NO_ETC___d213,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_17_14_AND_NO_ETC___d215,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_18_16_AND_NO_ETC___d217,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_19_18_AND_NO_ETC___d219,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_1_82_AND_NOT_ETC___d183,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_20_20_AND_NO_ETC___d221,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_21_22_AND_NO_ETC___d223,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_22_24_AND_NO_ETC___d225,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_23_26_AND_NO_ETC___d227,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_24_28_AND_NO_ETC___d229,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_25_30_AND_NO_ETC___d231,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_2_84_AND_NOT_ETC___d185,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_3_86_AND_NOT_ETC___d187,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_4_88_AND_NOT_ETC___d189,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_5_90_AND_NOT_ETC___d191,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_6_92_AND_NOT_ETC___d193,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_7_94_AND_NOT_ETC___d195,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_8_96_AND_NOT_ETC___d197,
       enc_round_0_PLUS_4_2_MINUS_1_3_EQ_9_98_AND_NOT_ETC___d199;

  // action method setKey
  assign RDY_setKey =
	     !enc_plaintextFIFO$EMPTY_N && enc_round_0 == 24'd0 &&
	     enc_round_1 == 24'd0 &&
	     enc_round_2 == 24'd0 &&
	     enc_round_3 == 24'd0 ;
  assign CAN_FIRE_setKey = RDY_setKey ;
  assign WILL_FIRE_setKey = EN_setKey ;

  // action method inputMessage
  assign RDY_inputMessage = enc_plaintextFIFO$FULL_N ;
  assign CAN_FIRE_inputMessage = enc_plaintextFIFO$FULL_N ;
  assign WILL_FIRE_inputMessage = EN_inputMessage ;

  // actionvalue method getResult
  assign getResult = enc_ciphertextFIFO$D_OUT ;
  assign RDY_getResult = enc_ciphertextFIFO$EMPTY_N ;
  assign CAN_FIRE_getResult = enc_ciphertextFIFO$EMPTY_N ;
  assign WILL_FIRE_getResult = EN_getResult ;

  // submodule enc_ciphertextFIFO
  FIFO2 #(.width(32'd48), .guarded(32'd1)) enc_ciphertextFIFO(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(enc_ciphertextFIFO$D_IN),
							      .ENQ(enc_ciphertextFIFO$ENQ),
							      .DEQ(enc_ciphertextFIFO$DEQ),
							      .CLR(enc_ciphertextFIFO$CLR),
							      .D_OUT(enc_ciphertextFIFO$D_OUT),
							      .FULL_N(enc_ciphertextFIFO$FULL_N),
							      .EMPTY_N(enc_ciphertextFIFO$EMPTY_N));

  // submodule enc_plaintextFIFO
  FIFO2 #(.width(32'd48), .guarded(32'd1)) enc_plaintextFIFO(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(enc_plaintextFIFO$D_IN),
							     .ENQ(enc_plaintextFIFO$ENQ),
							     .DEQ(enc_plaintextFIFO$DEQ),
							     .CLR(enc_plaintextFIFO$CLR),
							     .D_OUT(enc_plaintextFIFO$D_OUT),
							     .FULL_N(enc_plaintextFIFO$FULL_N),
							     .EMPTY_N(enc_plaintextFIFO$EMPTY_N));

  // rule RL_enc_pipeline
  assign CAN_FIRE_RL_enc_pipeline =
	     (enc_round_2 != 24'd22 || enc_ciphertextFIFO$FULL_N) &&
	     (enc_plaintextFIFO$EMPTY_N || enc_round_0 != 24'd0 ||
	      enc_round_1 != 24'd0 ||
	      enc_round_2 != 24'd0 ||
	      enc_round_3 != 24'd0) ;
  assign WILL_FIRE_RL_enc_pipeline = CAN_FIRE_RL_enc_pipeline ;

  // inputs to muxes for submodule ports
  assign MUX_enc_l_0$write_1__SEL_1 = WILL_FIRE_RL_enc_pipeline && _dfoo155 ;
  assign MUX_enc_l_1$write_1__SEL_1 = WILL_FIRE_RL_enc_pipeline && _dfoo153 ;
  assign MUX_enc_l_2$write_1__SEL_1 = WILL_FIRE_RL_enc_pipeline && _dfoo151 ;
  assign MUX_enc_l_0$write_1__VAL_1 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_0_4_AND_NOT__ETC___d48 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo104 ;
  assign MUX_enc_l_1$write_1__VAL_1 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_1_82_AND_NOT_ETC___d183 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo102 ;
  assign MUX_enc_l_2$write_1__VAL_1 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_2_84_AND_NOT_ETC___d185 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo100 ;

  // register enc_alpha
  assign enc_alpha$D_IN = 5'h0 ;
  assign enc_alpha$EN = 1'b0 ;

  // register enc_beta
  assign enc_beta$D_IN = 5'h0 ;
  assign enc_beta$EN = 1'b0 ;

  // register enc_k0
  assign enc_k0$D_IN = setKey_key[23:0] ;
  assign enc_k0$EN = EN_setKey ;

  // register enc_l_0
  assign enc_l_0$D_IN =
	     MUX_enc_l_0$write_1__SEL_1 ?
	       MUX_enc_l_0$write_1__VAL_1 :
	       setKey_key[47:24] ;
  assign enc_l_0$EN = WILL_FIRE_RL_enc_pipeline && _dfoo155 || EN_setKey ;

  // register enc_l_1
  assign enc_l_1$D_IN =
	     MUX_enc_l_1$write_1__SEL_1 ?
	       MUX_enc_l_1$write_1__VAL_1 :
	       setKey_key[71:48] ;
  assign enc_l_1$EN = WILL_FIRE_RL_enc_pipeline && _dfoo153 || EN_setKey ;

  // register enc_l_10
  assign enc_l_10$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_10_00_AND_NO_ETC___d201 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo84 ;
  assign enc_l_10$EN = WILL_FIRE_RL_enc_pipeline && _dfoo135 ;

  // register enc_l_11
  assign enc_l_11$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_11_02_AND_NO_ETC___d203 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo82 ;
  assign enc_l_11$EN = WILL_FIRE_RL_enc_pipeline && _dfoo133 ;

  // register enc_l_12
  assign enc_l_12$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_12_04_AND_NO_ETC___d205 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo80 ;
  assign enc_l_12$EN = WILL_FIRE_RL_enc_pipeline && _dfoo131 ;

  // register enc_l_13
  assign enc_l_13$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_13_06_AND_NO_ETC___d207 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo78 ;
  assign enc_l_13$EN = WILL_FIRE_RL_enc_pipeline && _dfoo129 ;

  // register enc_l_14
  assign enc_l_14$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_14_08_AND_NO_ETC___d209 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo76 ;
  assign enc_l_14$EN = WILL_FIRE_RL_enc_pipeline && _dfoo127 ;

  // register enc_l_15
  assign enc_l_15$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_15_10_AND_NO_ETC___d211 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo74 ;
  assign enc_l_15$EN = WILL_FIRE_RL_enc_pipeline && _dfoo125 ;

  // register enc_l_16
  assign enc_l_16$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_16_12_AND_NO_ETC___d213 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo72 ;
  assign enc_l_16$EN = WILL_FIRE_RL_enc_pipeline && _dfoo123 ;

  // register enc_l_17
  assign enc_l_17$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_17_14_AND_NO_ETC___d215 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo70 ;
  assign enc_l_17$EN = WILL_FIRE_RL_enc_pipeline && _dfoo121 ;

  // register enc_l_18
  assign enc_l_18$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_18_16_AND_NO_ETC___d217 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo68 ;
  assign enc_l_18$EN = WILL_FIRE_RL_enc_pipeline && _dfoo119 ;

  // register enc_l_19
  assign enc_l_19$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_19_18_AND_NO_ETC___d219 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo66 ;
  assign enc_l_19$EN = WILL_FIRE_RL_enc_pipeline && _dfoo117 ;

  // register enc_l_2
  assign enc_l_2$D_IN =
	     MUX_enc_l_2$write_1__SEL_1 ?
	       MUX_enc_l_2$write_1__VAL_1 :
	       setKey_key[95:72] ;
  assign enc_l_2$EN = WILL_FIRE_RL_enc_pipeline && _dfoo151 || EN_setKey ;

  // register enc_l_20
  assign enc_l_20$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_20_20_AND_NO_ETC___d221 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo64 ;
  assign enc_l_20$EN = WILL_FIRE_RL_enc_pipeline && _dfoo115 ;

  // register enc_l_21
  assign enc_l_21$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_21_22_AND_NO_ETC___d223 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo62 ;
  assign enc_l_21$EN = WILL_FIRE_RL_enc_pipeline && _dfoo113 ;

  // register enc_l_22
  assign enc_l_22$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_22_24_AND_NO_ETC___d225 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo60 ;
  assign enc_l_22$EN = WILL_FIRE_RL_enc_pipeline && _dfoo111 ;

  // register enc_l_23
  assign enc_l_23$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_23_26_AND_NO_ETC___d227 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo58 ;
  assign enc_l_23$EN = WILL_FIRE_RL_enc_pipeline && _dfoo109 ;

  // register enc_l_24
  assign enc_l_24$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_24_28_AND_NO_ETC___d229 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo56 ;
  assign enc_l_24$EN = WILL_FIRE_RL_enc_pipeline && _dfoo107 ;

  // register enc_l_25
  assign enc_l_25$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_25_30_AND_NO_ETC___d231 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo54 ;
  assign enc_l_25$EN = WILL_FIRE_RL_enc_pipeline && _dfoo105 ;

  // register enc_l_3
  assign enc_l_3$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_3_86_AND_NOT_ETC___d187 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo98 ;
  assign enc_l_3$EN = WILL_FIRE_RL_enc_pipeline && _dfoo149 ;

  // register enc_l_4
  assign enc_l_4$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_4_88_AND_NOT_ETC___d189 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo96 ;
  assign enc_l_4$EN = WILL_FIRE_RL_enc_pipeline && _dfoo147 ;

  // register enc_l_5
  assign enc_l_5$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_5_90_AND_NOT_ETC___d191 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo94 ;
  assign enc_l_5$EN = WILL_FIRE_RL_enc_pipeline && _dfoo145 ;

  // register enc_l_6
  assign enc_l_6$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_6_92_AND_NOT_ETC___d193 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo92 ;
  assign enc_l_6$EN = WILL_FIRE_RL_enc_pipeline && _dfoo143 ;

  // register enc_l_7
  assign enc_l_7$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_7_94_AND_NOT_ETC___d195 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo90 ;
  assign enc_l_7$EN = WILL_FIRE_RL_enc_pipeline && _dfoo141 ;

  // register enc_l_8
  assign enc_l_8$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_8_96_AND_NOT_ETC___d197 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo88 ;
  assign enc_l_8$EN = WILL_FIRE_RL_enc_pipeline && _dfoo139 ;

  // register enc_l_9
  assign enc_l_9$D_IN =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_9_98_AND_NOT_ETC___d199 ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 :
	       _dfoo86 ;
  assign enc_l_9$EN = WILL_FIRE_RL_enc_pipeline && _dfoo137 ;

  // register enc_round_0
  assign enc_round_0$D_IN =
	     (enc_round_3 == 24'd0) ? enc_round_3 : enc_round_3 + 24'd1 ;
  assign enc_round_0$EN = CAN_FIRE_RL_enc_pipeline ;

  // register enc_round_1
  assign enc_round_1$D_IN =
	     (enc_round_0 == 24'd0 && !enc_plaintextFIFO$EMPTY_N) ?
	       24'd0 :
	       enc_round_0 + 24'd1 ;
  assign enc_round_1$EN = CAN_FIRE_RL_enc_pipeline ;

  // register enc_round_2
  assign enc_round_2$D_IN =
	     (enc_round_1 == 24'd0) ? enc_round_1 : enc_round_1 + 24'd1 ;
  assign enc_round_2$EN = CAN_FIRE_RL_enc_pipeline ;

  // register enc_round_3
  always@(enc_round_2)
  begin
    case (enc_round_2)
      24'd0, 24'd22: enc_round_3$D_IN = 24'd0;
      default: enc_round_3$D_IN = enc_round_2 + 24'd1;
    endcase
  end
  assign enc_round_3$EN = CAN_FIRE_RL_enc_pipeline ;

  // register enc_roundkey_0
  assign enc_roundkey_0$D_IN =
	     b__h150329 ^
	     IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign enc_roundkey_0$EN =
	     WILL_FIRE_RL_enc_pipeline && enc_round_3 != 24'd0 ;

  // register enc_roundkey_1
  assign enc_roundkey_1$D_IN =
	     b__h16613 ^
	     IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 ;
  assign enc_roundkey_1$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) ;

  // register enc_roundkey_2
  assign enc_roundkey_2$D_IN =
	     b__h61231 ^
	     IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 ;
  assign enc_roundkey_2$EN =
	     WILL_FIRE_RL_enc_pipeline && enc_round_1 != 24'd0 ;

  // register enc_roundkey_3
  assign enc_roundkey_3$D_IN =
	     b__h127367 ^
	     IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 ;
  assign enc_roundkey_3$EN =
	     WILL_FIRE_RL_enc_pipeline && enc_round_2 != 24'd0 &&
	     enc_round_2 != 24'd22 ;

  // register enc_xyReg_0
  assign enc_xyReg_0$D_IN =
	     { IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1798,
	       b__h171954 ^
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1798 } ;
  assign enc_xyReg_0$EN = WILL_FIRE_RL_enc_pipeline && enc_round_3 != 24'd0 ;

  // register enc_xyReg_1
  assign enc_xyReg_1$D_IN =
	     { IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d434,
	       b__h38375 ^
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d434 } ;
  assign enc_xyReg_1$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) ;

  // register enc_xyReg_2
  assign enc_xyReg_2$D_IN =
	     { IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d888,
	       b__h82858 ^
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d888 } ;
  assign enc_xyReg_2$EN = WILL_FIRE_RL_enc_pipeline && enc_round_1 != 24'd0 ;

  // register enc_xyReg_3
  assign enc_xyReg_3$D_IN =
	     { IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1249,
	       b__h116559 ^
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1249 } ;
  assign enc_xyReg_3$EN =
	     WILL_FIRE_RL_enc_pipeline && enc_round_2 != 24'd0 &&
	     enc_round_2 != 24'd22 ;

  // submodule enc_ciphertextFIFO
  assign enc_ciphertextFIFO$D_IN =
	     { IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1249,
	       b__h116559 ^
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1249 } ;
  assign enc_ciphertextFIFO$ENQ =
	     WILL_FIRE_RL_enc_pipeline && enc_round_2 == 24'd22 ;
  assign enc_ciphertextFIFO$DEQ = EN_getResult ;
  assign enc_ciphertextFIFO$CLR = 1'b0 ;

  // submodule enc_plaintextFIFO
  assign enc_plaintextFIFO$D_IN = inputMessage_text ;
  assign enc_plaintextFIFO$ENQ = EN_inputMessage ;
  assign enc_plaintextFIFO$DEQ =
	     WILL_FIRE_RL_enc_pipeline && enc_plaintextFIFO$EMPTY_N &&
	     enc_round_0 == 24'd0 ;
  assign enc_plaintextFIFO$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d1030 =
	     _24_MINUS_enc_alpha_9___d50[2] ?
	       (_24_MINUS_enc_alpha_9___d50[1] ?
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[16:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:17] } :
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[17:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:18] }) :
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[18:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:19] } :
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[19:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:20] })) :
	       (_24_MINUS_enc_alpha_9___d50[1] ?
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[20:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:21] } :
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[21:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:22] }) :
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[22:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23] } :
		     SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002)) ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d111 =
	     _24_MINUS_enc_alpha_9___d50[2] ?
	       (_24_MINUS_enc_alpha_9___d50[1] ?
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[16:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:17] } :
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[17:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:18] }) :
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[18:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:19] } :
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[19:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:20] })) :
	       (_24_MINUS_enc_alpha_9___d50[1] ?
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[20:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:21] } :
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[21:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:22] }) :
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[22:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23] } :
		     SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83)) ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d1180 =
	     _24_MINUS_enc_alpha_9___d50[2] ?
	       (_24_MINUS_enc_alpha_9___d50[1] ?
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[16:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:17] } :
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[17:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:18] }) :
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[18:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:19] } :
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[19:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:20] })) :
	       (_24_MINUS_enc_alpha_9___d50[1] ?
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[20:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:21] } :
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[21:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:22] }) :
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[22:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23] } :
		     IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152)) ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d1485 =
	     _24_MINUS_enc_alpha_9___d50[2] ?
	       (_24_MINUS_enc_alpha_9___d50[1] ?
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[16:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:17] } :
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[17:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:18] }) :
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[18:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:19] } :
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[19:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:20] })) :
	       (_24_MINUS_enc_alpha_9___d50[1] ?
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[20:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:21] } :
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[21:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:22] }) :
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[22:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23] } :
		     SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457)) ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d1729 =
	     _24_MINUS_enc_alpha_9___d50[2] ?
	       (_24_MINUS_enc_alpha_9___d50[1] ?
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[16:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:17] } :
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[17:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:18] }) :
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[18:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:19] } :
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[19:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:20] })) :
	       (_24_MINUS_enc_alpha_9___d50[1] ?
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[20:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:21] } :
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[21:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:22] }) :
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[22:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23] } :
		     IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701)) ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d364 =
	     _24_MINUS_enc_alpha_9___d50[2] ?
	       (_24_MINUS_enc_alpha_9___d50[1] ?
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[16:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:17] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[17:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:18] }) :
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[18:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:19] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[19:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:20] })) :
	       (_24_MINUS_enc_alpha_9___d50[1] ?
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[20:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:21] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[21:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:22] }) :
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[22:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23] } :
		     IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336)) ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d575 =
	     _24_MINUS_enc_alpha_9___d50[2] ?
	       (_24_MINUS_enc_alpha_9___d50[1] ?
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[16:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:17] } :
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[17:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:18] }) :
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[18:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:19] } :
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[19:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:20] })) :
	       (_24_MINUS_enc_alpha_9___d50[1] ?
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[20:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:21] } :
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[21:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:22] }) :
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[22:0],
		       SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23] } :
		     SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547)) ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d819 =
	     _24_MINUS_enc_alpha_9___d50[2] ?
	       (_24_MINUS_enc_alpha_9___d50[1] ?
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[16:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:17] } :
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[17:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:18] }) :
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[18:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:19] } :
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[19:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:20] })) :
	       (_24_MINUS_enc_alpha_9___d50[1] ?
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[20:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:21] } :
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[21:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:22] }) :
		  (_24_MINUS_enc_alpha_9___d50[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[22:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23] } :
		     IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791)) ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1062 =
	     _24_MINUS_enc_alpha_9___d50[3] ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d1030 :
	       (_24_MINUS_enc_alpha_9___d50[2] ?
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:1] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[1:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:2] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[2:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:3] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[3:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:4] })) :
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[4:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:5] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[5:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:6] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[6:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:7] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[7:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1094 =
	     _24_MINUS_enc_alpha_9___d50[3] ?
	       (_24_MINUS_enc_alpha_9___d50[2] ?
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[8:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:9] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[9:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:10] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[10:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:11] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[11:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:12] })) :
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[12:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:13] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[13:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:14] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[14:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:15] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[15:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002[23:16] }))) :
	       IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d1030 ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1212 =
	     _24_MINUS_enc_alpha_9___d50[3] ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d1180 :
	       (_24_MINUS_enc_alpha_9___d50[2] ?
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:1] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[1:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:2] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[2:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:3] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[3:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:4] })) :
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[4:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:5] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[5:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:6] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[6:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:7] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[7:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1244 =
	     _24_MINUS_enc_alpha_9___d50[3] ?
	       (_24_MINUS_enc_alpha_9___d50[2] ?
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[8:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:9] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[9:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:10] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[10:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:11] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[11:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:12] })) :
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[12:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:13] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[13:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:14] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[14:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:15] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[15:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152[23:16] }))) :
	       IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d1180 ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d143 =
	     _24_MINUS_enc_alpha_9___d50[3] ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d111 :
	       (_24_MINUS_enc_alpha_9___d50[2] ?
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:1] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[1:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:2] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[2:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:3] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[3:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:4] })) :
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[4:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:5] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[5:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:6] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[6:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:7] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[7:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1517 =
	     _24_MINUS_enc_alpha_9___d50[3] ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d1485 :
	       (_24_MINUS_enc_alpha_9___d50[2] ?
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:1] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[1:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:2] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[2:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:3] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[3:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:4] })) :
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[4:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:5] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[5:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:6] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[6:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:7] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[7:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1549 =
	     _24_MINUS_enc_alpha_9___d50[3] ?
	       (_24_MINUS_enc_alpha_9___d50[2] ?
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[8:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:9] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[9:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:10] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[10:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:11] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[11:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:12] })) :
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[12:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:13] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[13:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:14] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[14:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:15] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[15:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457[23:16] }))) :
	       IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d1485 ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d175 =
	     _24_MINUS_enc_alpha_9___d50[3] ?
	       (_24_MINUS_enc_alpha_9___d50[2] ?
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[8:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:9] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[9:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:10] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[10:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:11] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[11:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:12] })) :
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[12:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:13] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[13:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:14] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[14:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:15] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[15:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83[23:16] }))) :
	       IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d111 ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1761 =
	     _24_MINUS_enc_alpha_9___d50[3] ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d1729 :
	       (_24_MINUS_enc_alpha_9___d50[2] ?
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:1] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[1:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:2] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[2:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:3] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[3:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:4] })) :
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[4:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:5] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[5:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:6] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[6:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:7] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[7:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1793 =
	     _24_MINUS_enc_alpha_9___d50[3] ?
	       (_24_MINUS_enc_alpha_9___d50[2] ?
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[8:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:9] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[9:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:10] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[10:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:11] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[11:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:12] })) :
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[12:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:13] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[13:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:14] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[14:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:15] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[15:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701[23:16] }))) :
	       IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d1729 ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d396 =
	     _24_MINUS_enc_alpha_9___d50[3] ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d364 :
	       (_24_MINUS_enc_alpha_9___d50[2] ?
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:1] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[1:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:2] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[2:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:3] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[3:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:4] })) :
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[4:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:5] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[5:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:6] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[6:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:7] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[7:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d428 =
	     _24_MINUS_enc_alpha_9___d50[3] ?
	       (_24_MINUS_enc_alpha_9___d50[2] ?
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[8:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:9] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[9:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:10] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[10:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:11] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[11:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:12] })) :
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[12:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:13] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[13:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:14] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[14:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:15] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[15:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336[23:16] }))) :
	       IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d364 ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d607 =
	     _24_MINUS_enc_alpha_9___d50[3] ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d575 :
	       (_24_MINUS_enc_alpha_9___d50[2] ?
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:1] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[1:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:2] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[2:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:3] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[3:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:4] })) :
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[4:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:5] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[5:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:6] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[6:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:7] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[7:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d639 =
	     _24_MINUS_enc_alpha_9___d50[3] ?
	       (_24_MINUS_enc_alpha_9___d50[2] ?
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[8:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:9] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[9:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:10] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[10:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:11] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[11:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:12] })) :
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[12:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:13] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[13:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:14] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[14:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:15] } :
			{ SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[15:0],
			  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547[23:16] }))) :
	       IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d575 ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d851 =
	     _24_MINUS_enc_alpha_9___d50[3] ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d819 :
	       (_24_MINUS_enc_alpha_9___d50[2] ?
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:1] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[1:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:2] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[2:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:3] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[3:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:4] })) :
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[4:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:5] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[5:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:6] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[6:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:7] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[7:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d883 =
	     _24_MINUS_enc_alpha_9___d50[3] ?
	       (_24_MINUS_enc_alpha_9___d50[2] ?
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[8:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:9] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[9:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:10] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[10:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:11] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[11:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:12] })) :
		  (_24_MINUS_enc_alpha_9___d50[1] ?
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[12:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:13] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[13:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:14] }) :
		     (_24_MINUS_enc_alpha_9___d50[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[14:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:15] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[15:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791[23:16] }))) :
	       IF_24_MINUS_enc_alpha_9_0_BIT_2_3_THEN_IF_24_M_ETC___d819 ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 =
	     b__h94787 +
	     IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097 ^
	     enc_round_2 ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1249 =
	     b__h105783 +
	     IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247 ^
	     IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097 ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 =
	     b__h139404 +
	     IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552 ^
	     enc_round_3 ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1798 =
	     b__h161178 +
	     IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796 ^
	     IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552 ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d181 =
	     b__h5532 +
	     IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179 ^
	     enc_round_0 ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d434 =
	     b__h27590 +
	     IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432 ^
	     IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179 ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 =
	     b__h50304 +
	     IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642 ^
	     enc_round_1 ;
  assign IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d888 =
	     b__h72082 +
	     IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886 ^
	     IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642 ;
  assign IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d1277 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[16:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:17] } :
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[17:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[18:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:19] } :
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[19:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[20:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:21] } :
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[21:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[22:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23] } :
		     IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247)) ;
  assign IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d1373 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[16:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:17] } :
		     { IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[17:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[18:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:19] } :
		     { IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[19:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[20:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:21] } :
		     { IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[21:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[22:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23] } :
		     IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097)) ;
  assign IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d1632 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[16:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:17] } :
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[17:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[18:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:19] } :
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[19:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[20:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:21] } :
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[21:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[22:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23] } :
		     IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552)) ;
  assign IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d1826 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[16:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:17] } :
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[17:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[18:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:19] } :
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[19:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[20:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:21] } :
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[21:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[22:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23] } :
		     IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796)) ;
  assign IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d265 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[16:0],
		       IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:17] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[17:0],
		       IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[18:0],
		       IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:19] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[19:0],
		       IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[20:0],
		       IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:21] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[21:0],
		       IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[22:0],
		       IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23] } :
		     IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179)) ;
  assign IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d462 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[16:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:17] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[17:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[18:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:19] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[19:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[20:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:21] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[21:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[22:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23] } :
		     IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432)) ;
  assign IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d722 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[16:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:17] } :
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[17:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[18:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:19] } :
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[19:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[20:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:21] } :
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[21:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[22:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23] } :
		     IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642)) ;
  assign IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d916 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[16:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:17] } :
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[17:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[18:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:19] } :
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[19:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[20:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:21] } :
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[21:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[22:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23] } :
		     IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886)) ;
  assign IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1309 =
	     enc_beta[3] ?
	       IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d1277 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:1] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[1:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[2:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:3] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[3:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[4:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:5] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[5:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[6:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:7] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[7:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:8] }))) ;
  assign IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1341 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[8:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:9] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[9:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[10:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:11] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[11:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[12:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:13] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[13:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[14:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:15] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[15:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247[23:16] }))) :
	       IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d1277 ;
  assign IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1405 =
	     enc_beta[3] ?
	       IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d1373 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:1] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[1:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[2:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:3] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[3:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[4:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:5] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[5:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[6:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:7] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[7:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:8] }))) ;
  assign IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1437 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[8:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:9] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[9:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[10:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:11] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[11:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[12:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:13] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[13:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[14:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:15] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[15:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097[23:16] }))) :
	       IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d1373 ;
  assign IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1664 =
	     enc_beta[3] ?
	       IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d1632 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:1] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[1:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[2:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:3] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[3:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[4:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:5] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[5:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[6:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:7] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[7:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:8] }))) ;
  assign IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1696 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[8:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:9] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[9:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[10:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:11] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[11:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[12:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:13] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[13:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[14:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:15] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[15:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552[23:16] }))) :
	       IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d1632 ;
  assign IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1858 =
	     enc_beta[3] ?
	       IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d1826 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:1] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[1:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[2:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:3] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[3:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[4:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:5] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[5:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[6:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:7] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[7:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:8] }))) ;
  assign IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1890 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[8:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:9] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[9:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[10:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:11] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[11:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[12:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:13] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[13:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[14:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:15] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[15:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796[23:16] }))) :
	       IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d1826 ;
  assign IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d297 =
	     enc_beta[3] ?
	       IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d265 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:1] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[1:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[2:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:3] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[3:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[4:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:5] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[5:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[6:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:7] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[7:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:8] }))) ;
  assign IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d329 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[8:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:9] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[9:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[10:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:11] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[11:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[12:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:13] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[13:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[14:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:15] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[15:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179[23:16] }))) :
	       IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d265 ;
  assign IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d494 =
	     enc_beta[3] ?
	       IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d462 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:1] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[1:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[2:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:3] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[3:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[4:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:5] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[5:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[6:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:7] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[7:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:8] }))) ;
  assign IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d526 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[8:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:9] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[9:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[10:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:11] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[11:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[12:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:13] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[13:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[14:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:15] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[15:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432[23:16] }))) :
	       IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d462 ;
  assign IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d754 =
	     enc_beta[3] ?
	       IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d722 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:1] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[1:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[2:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:3] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[3:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[4:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:5] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[5:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[6:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:7] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[7:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:8] }))) ;
  assign IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d786 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[8:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:9] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[9:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[10:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:11] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[11:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[12:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:13] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[13:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[14:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:15] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[15:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642[23:16] }))) :
	       IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d722 ;
  assign IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d948 =
	     enc_beta[3] ?
	       IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d916 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:1] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[1:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[2:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:3] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[3:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[4:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:5] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[5:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[6:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:7] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[7:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:8] }))) ;
  assign IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d980 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[8:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:9] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[9:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[10:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:11] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[11:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[12:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:13] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[13:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[14:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:15] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[15:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886[23:16] }))) :
	       IF_enc_beta_32_BIT_2_35_THEN_IF_enc_beta_32_BI_ETC___d916 ;
  assign IF_enc_round_0_EQ_0_THEN_enc_k0_77_ELSE_enc_ro_ETC___d179 =
	     (enc_round_0 == 24'd0) ? enc_k0 : enc_roundkey_0 ;
  assign IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d336 =
	     (enc_round_0 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[47:24] :
	       enc_xyReg_0[47:24] ;
  assign IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d432 =
	     (enc_round_0 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[23:0] :
	       enc_xyReg_0[23:0] ;
  assign IF_enc_round_0_EQ_enc_round_2_9_THEN_1_ELSE_0__ETC___d43 =
	     ((enc_round_0 == enc_round_2) ? 3'd1 : 3'd0) +
	     ((enc_round_0 == enc_round_3) ? 3'd1 : 3'd0) ;
  assign IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_77_ELSE_en_ETC___d642 =
	     (enc_round_1 == 24'd0) ? enc_k0 : enc_roundkey_1 ;
  assign IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d791 =
	     (enc_round_1 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[47:24] :
	       enc_xyReg_1[47:24] ;
  assign IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d886 =
	     (enc_round_1 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[23:0] :
	       enc_xyReg_1[23:0] ;
  assign IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 =
	     ((enc_round_1 == enc_round_0) ? 3'd1 : 3'd0) + 3'd1 +
	     IF_enc_round_1_5_EQ_enc_round_2_38_THEN_1_ELSE_ETC___d542 ;
  assign IF_enc_round_1_5_EQ_enc_round_2_38_THEN_1_ELSE_ETC___d542 =
	     ((enc_round_1 == enc_round_2) ? 3'd1 : 3'd0) +
	     ((enc_round_1 == enc_round_3) ? 3'd1 : 3'd0) ;
  assign IF_enc_round_2_EQ_0_8_THEN_enc_k0_77_ELSE_enc__ETC___d1097 =
	     (enc_round_2 == 24'd0) ? enc_k0 : enc_roundkey_2 ;
  assign IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1152 =
	     (enc_round_2 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[47:24] :
	       enc_xyReg_2[47:24] ;
  assign IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1247 =
	     (enc_round_2 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[23:0] :
	       enc_xyReg_2[23:0] ;
  assign IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d994 =
	     ((enc_round_2 == enc_round_0) ? 3'd1 : 3'd0) +
	     ((enc_round_2 == enc_round_1) ? 3'd1 : 3'd0) ;
  assign IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 =
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d994 +
	     3'd1 +
	     ((enc_round_2 == enc_round_3) ? 3'd1 : 3'd0) ;
  assign IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_77_ELSE_en_ETC___d1552 =
	     (enc_round_3 == 24'd0) ? enc_k0 : enc_roundkey_3 ;
  assign IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1701 =
	     (enc_round_3 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[47:24] :
	       enc_xyReg_3[47:24] ;
  assign IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1796 =
	     (enc_round_3 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[23:0] :
	       enc_xyReg_3[23:0] ;
  assign IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1449 =
	     ((enc_round_3 == enc_round_0) ? 3'd1 : 3'd0) +
	     ((enc_round_3 == enc_round_1) ? 3'd1 : 3'd0) ;
  assign IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 =
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1449 +
	     ((enc_round_3 == enc_round_2) ? 3'd1 : 3'd0) +
	     3'd1 ;
  assign _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 =
	     3'd1 + ((enc_round_0 == enc_round_1) ? 3'd1 : 3'd0) +
	     IF_enc_round_0_EQ_enc_round_2_9_THEN_1_ELSE_0__ETC___d43 ;
  assign _24_MINUS_enc_alpha_9___d50 = 5'd24 - enc_alpha ;
  assign _dfoo1 =
	     x__h94485 == 24'd25 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd25 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo10 =
	     (x__h94485 == 24'd21 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo100 =
	     (x__h50002 == 24'd2 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo48 ;
  assign _dfoo102 =
	     (x__h50002 == 24'd1 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo50 ;
  assign _dfoo104 =
	     (x__h50002 == 24'd0 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo52 ;
  assign _dfoo105 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_25_30_AND_NO_ETC___d231 ||
	     x__h50002 == 24'd25 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo1 ;
  assign _dfoo107 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_24_28_AND_NO_ETC___d229 ||
	     x__h50002 == 24'd24 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo3 ;
  assign _dfoo109 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_23_26_AND_NO_ETC___d227 ||
	     x__h50002 == 24'd23 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo5 ;
  assign _dfoo11 =
	     x__h94485 == 24'd20 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd20 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo111 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_22_24_AND_NO_ETC___d225 ||
	     x__h50002 == 24'd22 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo7 ;
  assign _dfoo113 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_21_22_AND_NO_ETC___d223 ||
	     x__h50002 == 24'd21 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo9 ;
  assign _dfoo115 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_20_20_AND_NO_ETC___d221 ||
	     x__h50002 == 24'd20 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo11 ;
  assign _dfoo117 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_19_18_AND_NO_ETC___d219 ||
	     x__h50002 == 24'd19 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo13 ;
  assign _dfoo119 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_18_16_AND_NO_ETC___d217 ||
	     x__h50002 == 24'd18 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo15 ;
  assign _dfoo12 =
	     (x__h94485 == 24'd20 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo121 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_17_14_AND_NO_ETC___d215 ||
	     x__h50002 == 24'd17 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo17 ;
  assign _dfoo123 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_16_12_AND_NO_ETC___d213 ||
	     x__h50002 == 24'd16 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo19 ;
  assign _dfoo125 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_15_10_AND_NO_ETC___d211 ||
	     x__h50002 == 24'd15 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo21 ;
  assign _dfoo127 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_14_08_AND_NO_ETC___d209 ||
	     x__h50002 == 24'd14 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo23 ;
  assign _dfoo129 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_13_06_AND_NO_ETC___d207 ||
	     x__h50002 == 24'd13 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo25 ;
  assign _dfoo13 =
	     x__h94485 == 24'd19 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd19 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo131 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_12_04_AND_NO_ETC___d205 ||
	     x__h50002 == 24'd12 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo27 ;
  assign _dfoo133 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_11_02_AND_NO_ETC___d203 ||
	     x__h50002 == 24'd11 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo29 ;
  assign _dfoo135 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_10_00_AND_NO_ETC___d201 ||
	     x__h50002 == 24'd10 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo31 ;
  assign _dfoo137 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_9_98_AND_NOT_ETC___d199 ||
	     x__h50002 == 24'd9 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo33 ;
  assign _dfoo139 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_8_96_AND_NOT_ETC___d197 ||
	     x__h50002 == 24'd8 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo35 ;
  assign _dfoo14 =
	     (x__h94485 == 24'd19 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo141 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_7_94_AND_NOT_ETC___d195 ||
	     x__h50002 == 24'd7 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo37 ;
  assign _dfoo143 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_6_92_AND_NOT_ETC___d193 ||
	     x__h50002 == 24'd6 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo39 ;
  assign _dfoo145 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_5_90_AND_NOT_ETC___d191 ||
	     x__h50002 == 24'd5 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo41 ;
  assign _dfoo147 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_4_88_AND_NOT_ETC___d189 ||
	     x__h50002 == 24'd4 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo43 ;
  assign _dfoo149 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_3_86_AND_NOT_ETC___d187 ||
	     x__h50002 == 24'd3 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo45 ;
  assign _dfoo15 =
	     x__h94485 == 24'd18 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd18 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo151 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_2_84_AND_NOT_ETC___d185 ||
	     x__h50002 == 24'd2 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo47 ;
  assign _dfoo153 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_1_82_AND_NOT_ETC___d183 ||
	     x__h50002 == 24'd1 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo49 ;
  assign _dfoo155 =
	     enc_round_0_PLUS_4_2_MINUS_1_3_EQ_0_4_AND_NOT__ETC___d48 ||
	     x__h50002 == 24'd0 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	     3'd1 ||
	     _dfoo51 ;
  assign _dfoo16 =
	     (x__h94485 == 24'd18 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo17 =
	     x__h94485 == 24'd17 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd17 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo18 =
	     (x__h94485 == 24'd17 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo19 =
	     x__h94485 == 24'd16 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd16 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo2 =
	     (x__h94485 == 24'd25 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo20 =
	     (x__h94485 == 24'd16 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo21 =
	     x__h94485 == 24'd15 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd15 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo22 =
	     (x__h94485 == 24'd15 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo23 =
	     x__h94485 == 24'd14 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd14 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo24 =
	     (x__h94485 == 24'd14 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo25 =
	     x__h94485 == 24'd13 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd13 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo26 =
	     (x__h94485 == 24'd13 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo27 =
	     x__h94485 == 24'd12 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd12 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo28 =
	     (x__h94485 == 24'd12 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo29 =
	     x__h94485 == 24'd11 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd11 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo3 =
	     x__h94485 == 24'd24 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd24 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo30 =
	     (x__h94485 == 24'd11 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo31 =
	     x__h94485 == 24'd10 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd10 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo32 =
	     (x__h94485 == 24'd10 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo33 =
	     x__h94485 == 24'd9 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd9 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo34 =
	     (x__h94485 == 24'd9 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo35 =
	     x__h94485 == 24'd8 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd8 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo36 =
	     (x__h94485 == 24'd8 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo37 =
	     x__h94485 == 24'd7 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd7 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo38 =
	     (x__h94485 == 24'd7 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo39 =
	     x__h94485 == 24'd6 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd6 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo4 =
	     (x__h94485 == 24'd24 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo40 =
	     (x__h94485 == 24'd6 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo41 =
	     x__h94485 == 24'd5 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd5 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo42 =
	     (x__h94485 == 24'd5 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo43 =
	     x__h94485 == 24'd4 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd4 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo44 =
	     (x__h94485 == 24'd4 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo45 =
	     x__h94485 == 24'd3 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd3 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo46 =
	     (x__h94485 == 24'd3 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo47 =
	     x__h94485 == 24'd2 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd2 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo48 =
	     (x__h94485 == 24'd2 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo49 =
	     x__h94485 == 24'd1 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd1 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo5 =
	     x__h94485 == 24'd23 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd23 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo50 =
	     (x__h94485 == 24'd1 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo51 =
	     x__h94485 == 24'd0 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd0 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo52 =
	     (x__h94485 == 24'd0 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo54 =
	     (x__h50002 == 24'd25 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo2 ;
  assign _dfoo56 =
	     (x__h50002 == 24'd24 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo4 ;
  assign _dfoo58 =
	     (x__h50002 == 24'd23 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo6 ;
  assign _dfoo6 =
	     (x__h94485 == 24'd23 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo60 =
	     (x__h50002 == 24'd22 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo8 ;
  assign _dfoo62 =
	     (x__h50002 == 24'd21 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo10 ;
  assign _dfoo64 =
	     (x__h50002 == 24'd20 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo12 ;
  assign _dfoo66 =
	     (x__h50002 == 24'd19 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo14 ;
  assign _dfoo68 =
	     (x__h50002 == 24'd18 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo16 ;
  assign _dfoo7 =
	     x__h94485 == 24'd22 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd22 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo70 =
	     (x__h50002 == 24'd17 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo18 ;
  assign _dfoo72 =
	     (x__h50002 == 24'd16 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo20 ;
  assign _dfoo74 =
	     (x__h50002 == 24'd15 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo22 ;
  assign _dfoo76 =
	     (x__h50002 == 24'd14 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo24 ;
  assign _dfoo78 =
	     (x__h50002 == 24'd13 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo26 ;
  assign _dfoo8 =
	     (x__h94485 == 24'd22 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1099 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d1554 ;
  assign _dfoo80 =
	     (x__h50002 == 24'd12 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo28 ;
  assign _dfoo82 =
	     (x__h50002 == 24'd11 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo30 ;
  assign _dfoo84 =
	     (x__h50002 == 24'd10 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo32 ;
  assign _dfoo86 =
	     (x__h50002 == 24'd9 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo34 ;
  assign _dfoo88 =
	     (x__h50002 == 24'd8 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo36 ;
  assign _dfoo9 =
	     x__h94485 == 24'd21 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_90_THEN_1_ELSE_0_ETC___d998 ==
	     3'd1 ||
	     x__h139102 == 24'd21 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_445_THEN_1_ELS_ETC___d1453 ==
	     3'd1 ;
  assign _dfoo90 =
	     (x__h50002 == 24'd7 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo38 ;
  assign _dfoo92 =
	     (x__h50002 == 24'd6 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo40 ;
  assign _dfoo94 =
	     (x__h50002 == 24'd5 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo42 ;
  assign _dfoo96 =
	     (x__h50002 == 24'd4 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo44 ;
  assign _dfoo98 =
	     (x__h50002 == 24'd3 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_35_THEN_1_ELSE_ETC___d543 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_4_1_THEN_IF_24_M_ETC___d644 :
	       _dfoo46 ;
  assign b__h105783 =
	     _24_MINUS_enc_alpha_9___d50[4] ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1212 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1244 ;
  assign b__h116559 =
	     enc_beta[4] ?
	       IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1309 :
	       IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1341 ;
  assign b__h127367 =
	     enc_beta[4] ?
	       IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1405 :
	       IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1437 ;
  assign b__h139404 =
	     _24_MINUS_enc_alpha_9___d50[4] ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1517 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1549 ;
  assign b__h150329 =
	     enc_beta[4] ?
	       IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1664 :
	       IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1696 ;
  assign b__h161178 =
	     _24_MINUS_enc_alpha_9___d50[4] ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1761 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1793 ;
  assign b__h16613 =
	     enc_beta[4] ?
	       IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d297 :
	       IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d329 ;
  assign b__h171954 =
	     enc_beta[4] ?
	       IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1858 :
	       IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d1890 ;
  assign b__h27590 =
	     _24_MINUS_enc_alpha_9___d50[4] ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d396 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d428 ;
  assign b__h38375 =
	     enc_beta[4] ?
	       IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d494 :
	       IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d526 ;
  assign b__h50304 =
	     _24_MINUS_enc_alpha_9___d50[4] ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d607 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d639 ;
  assign b__h5532 =
	     _24_MINUS_enc_alpha_9___d50[4] ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d143 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d175 ;
  assign b__h61231 =
	     enc_beta[4] ?
	       IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d754 :
	       IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d786 ;
  assign b__h72082 =
	     _24_MINUS_enc_alpha_9___d50[4] ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d851 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d883 ;
  assign b__h82858 =
	     enc_beta[4] ?
	       IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d948 :
	       IF_enc_beta_32_BIT_3_34_THEN_IF_enc_beta_32_BI_ETC___d980 ;
  assign b__h94787 =
	     _24_MINUS_enc_alpha_9___d50[4] ?
	       IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1062 :
	       IF_24_MINUS_enc_alpha_9_0_BIT_3_2_THEN_IF_24_M_ETC___d1094 ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_0_4_AND_NOT__ETC___d48 =
	     x__h4460 == 24'd0 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_10_00_AND_NO_ETC___d201 =
	     x__h4460 == 24'd10 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_11_02_AND_NO_ETC___d203 =
	     x__h4460 == 24'd11 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_12_04_AND_NO_ETC___d205 =
	     x__h4460 == 24'd12 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_13_06_AND_NO_ETC___d207 =
	     x__h4460 == 24'd13 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_14_08_AND_NO_ETC___d209 =
	     x__h4460 == 24'd14 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_15_10_AND_NO_ETC___d211 =
	     x__h4460 == 24'd15 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_16_12_AND_NO_ETC___d213 =
	     x__h4460 == 24'd16 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_17_14_AND_NO_ETC___d215 =
	     x__h4460 == 24'd17 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_18_16_AND_NO_ETC___d217 =
	     x__h4460 == 24'd18 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_19_18_AND_NO_ETC___d219 =
	     x__h4460 == 24'd19 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_1_82_AND_NOT_ETC___d183 =
	     x__h4460 == 24'd1 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_20_20_AND_NO_ETC___d221 =
	     x__h4460 == 24'd20 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_21_22_AND_NO_ETC___d223 =
	     x__h4460 == 24'd21 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_22_24_AND_NO_ETC___d225 =
	     x__h4460 == 24'd22 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_23_26_AND_NO_ETC___d227 =
	     x__h4460 == 24'd23 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_24_28_AND_NO_ETC___d229 =
	     x__h4460 == 24'd24 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_25_30_AND_NO_ETC___d231 =
	     x__h4460 == 24'd25 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_2_84_AND_NOT_ETC___d185 =
	     x__h4460 == 24'd2 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_3_86_AND_NOT_ETC___d187 =
	     x__h4460 == 24'd3 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_4_88_AND_NOT_ETC___d189 =
	     x__h4460 == 24'd4 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_5_90_AND_NOT_ETC___d191 =
	     x__h4460 == 24'd5 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_6_92_AND_NOT_ETC___d193 =
	     x__h4460 == 24'd6 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_7_94_AND_NOT_ETC___d195 =
	     x__h4460 == 24'd7 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_8_96_AND_NOT_ETC___d197 =
	     x__h4460 == 24'd8 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_2_MINUS_1_3_EQ_9_98_AND_NOT_ETC___d199 =
	     x__h4460 == 24'd9 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_6_THEN__ETC___d44 ==
	      3'd1) ;
  assign x__h139102 = enc_round_3 + 24'd4 - 24'd1 ;
  assign x__h4460 = enc_round_0 + 24'd4 - 24'd1 ;
  assign x__h50002 = enc_round_1 + 24'd4 - 24'd1 ;
  assign x__h94485 = enc_round_2 + 24'd4 - 24'd1 ;
  always@(enc_round_0 or
	  enc_l_0 or
	  enc_l_1 or
	  enc_l_2 or
	  enc_l_3 or
	  enc_l_4 or
	  enc_l_5 or
	  enc_l_6 or
	  enc_l_7 or
	  enc_l_8 or
	  enc_l_9 or
	  enc_l_10 or
	  enc_l_11 or
	  enc_l_12 or
	  enc_l_13 or
	  enc_l_14 or
	  enc_l_15 or
	  enc_l_16 or
	  enc_l_17 or
	  enc_l_18 or
	  enc_l_19 or
	  enc_l_20 or
	  enc_l_21 or enc_l_22 or enc_l_23 or enc_l_24 or enc_l_25)
  begin
    case (enc_round_0)
      24'd0:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_0;
      24'd1:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_1;
      24'd2:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_2;
      24'd3:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_3;
      24'd4:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_4;
      24'd5:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_5;
      24'd6:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_6;
      24'd7:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_7;
      24'd8:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_8;
      24'd9:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_9;
      24'd10:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_10;
      24'd11:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_11;
      24'd12:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_12;
      24'd13:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_13;
      24'd14:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_14;
      24'd15:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_15;
      24'd16:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_16;
      24'd17:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_17;
      24'd18:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_18;
      24'd19:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_19;
      24'd20:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_20;
      24'd21:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_21;
      24'd22:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_22;
      24'd23:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_23;
      24'd24:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_24;
      24'd25:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 = enc_l_25;
      default: SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d83 =
		   24'b101010101010101010101010 /* unspecified value */ ;
    endcase
  end
  always@(enc_round_1 or
	  enc_l_0 or
	  enc_l_1 or
	  enc_l_2 or
	  enc_l_3 or
	  enc_l_4 or
	  enc_l_5 or
	  enc_l_6 or
	  enc_l_7 or
	  enc_l_8 or
	  enc_l_9 or
	  enc_l_10 or
	  enc_l_11 or
	  enc_l_12 or
	  enc_l_13 or
	  enc_l_14 or
	  enc_l_15 or
	  enc_l_16 or
	  enc_l_17 or
	  enc_l_18 or
	  enc_l_19 or
	  enc_l_20 or
	  enc_l_21 or enc_l_22 or enc_l_23 or enc_l_24 or enc_l_25)
  begin
    case (enc_round_1)
      24'd0:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 = enc_l_0;
      24'd1:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 = enc_l_1;
      24'd2:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 = enc_l_2;
      24'd3:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 = enc_l_3;
      24'd4:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 = enc_l_4;
      24'd5:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 = enc_l_5;
      24'd6:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 = enc_l_6;
      24'd7:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 = enc_l_7;
      24'd8:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 = enc_l_8;
      24'd9:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 = enc_l_9;
      24'd10:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 =
	      enc_l_10;
      24'd11:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 =
	      enc_l_11;
      24'd12:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 =
	      enc_l_12;
      24'd13:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 =
	      enc_l_13;
      24'd14:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 =
	      enc_l_14;
      24'd15:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 =
	      enc_l_15;
      24'd16:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 =
	      enc_l_16;
      24'd17:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 =
	      enc_l_17;
      24'd18:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 =
	      enc_l_18;
      24'd19:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 =
	      enc_l_19;
      24'd20:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 =
	      enc_l_20;
      24'd21:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 =
	      enc_l_21;
      24'd22:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 =
	      enc_l_22;
      24'd23:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 =
	      enc_l_23;
      24'd24:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 =
	      enc_l_24;
      24'd25:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 =
	      enc_l_25;
      default: SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d547 =
		   24'b101010101010101010101010 /* unspecified value */ ;
    endcase
  end
  always@(enc_round_2 or
	  enc_l_0 or
	  enc_l_1 or
	  enc_l_2 or
	  enc_l_3 or
	  enc_l_4 or
	  enc_l_5 or
	  enc_l_6 or
	  enc_l_7 or
	  enc_l_8 or
	  enc_l_9 or
	  enc_l_10 or
	  enc_l_11 or
	  enc_l_12 or
	  enc_l_13 or
	  enc_l_14 or
	  enc_l_15 or
	  enc_l_16 or
	  enc_l_17 or
	  enc_l_18 or
	  enc_l_19 or
	  enc_l_20 or
	  enc_l_21 or enc_l_22 or enc_l_23 or enc_l_24 or enc_l_25)
  begin
    case (enc_round_2)
      24'd0:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_0;
      24'd1:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_1;
      24'd2:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_2;
      24'd3:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_3;
      24'd4:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_4;
      24'd5:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_5;
      24'd6:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_6;
      24'd7:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_7;
      24'd8:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_8;
      24'd9:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_9;
      24'd10:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_10;
      24'd11:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_11;
      24'd12:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_12;
      24'd13:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_13;
      24'd14:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_14;
      24'd15:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_15;
      24'd16:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_16;
      24'd17:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_17;
      24'd18:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_18;
      24'd19:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_19;
      24'd20:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_20;
      24'd21:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_21;
      24'd22:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_22;
      24'd23:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_23;
      24'd24:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_24;
      24'd25:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
	      enc_l_25;
      default: SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1002 =
		   24'b101010101010101010101010 /* unspecified value */ ;
    endcase
  end
  always@(enc_round_3 or
	  enc_l_0 or
	  enc_l_1 or
	  enc_l_2 or
	  enc_l_3 or
	  enc_l_4 or
	  enc_l_5 or
	  enc_l_6 or
	  enc_l_7 or
	  enc_l_8 or
	  enc_l_9 or
	  enc_l_10 or
	  enc_l_11 or
	  enc_l_12 or
	  enc_l_13 or
	  enc_l_14 or
	  enc_l_15 or
	  enc_l_16 or
	  enc_l_17 or
	  enc_l_18 or
	  enc_l_19 or
	  enc_l_20 or
	  enc_l_21 or enc_l_22 or enc_l_23 or enc_l_24 or enc_l_25)
  begin
    case (enc_round_3)
      24'd0:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_0;
      24'd1:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_1;
      24'd2:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_2;
      24'd3:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_3;
      24'd4:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_4;
      24'd5:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_5;
      24'd6:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_6;
      24'd7:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_7;
      24'd8:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_8;
      24'd9:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_9;
      24'd10:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_10;
      24'd11:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_11;
      24'd12:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_12;
      24'd13:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_13;
      24'd14:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_14;
      24'd15:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_15;
      24'd16:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_16;
      24'd17:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_17;
      24'd18:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_18;
      24'd19:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_19;
      24'd20:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_20;
      24'd21:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_21;
      24'd22:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_22;
      24'd23:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_23;
      24'd24:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_24;
      24'd25:
	  SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
	      enc_l_25;
      default: SEL_ARR_enc_l_0_6_enc_l_1_7_enc_l_2_8_enc_l_3__ETC___d1457 =
		   24'b101010101010101010101010 /* unspecified value */ ;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        enc_alpha <= `BSV_ASSIGNMENT_DELAY 5'd8;
	enc_beta <= `BSV_ASSIGNMENT_DELAY 5'd3;
	enc_k0 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_0 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_1 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_10 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_11 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_12 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_13 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_14 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_15 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_16 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_17 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_18 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_19 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_2 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_20 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_21 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_22 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_23 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_24 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_25 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_3 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_4 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_5 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_6 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_7 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_8 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_9 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_round_0 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_round_1 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_round_2 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_round_3 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_roundkey_0 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_roundkey_1 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_roundkey_2 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_roundkey_3 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_xyReg_0 <= `BSV_ASSIGNMENT_DELAY 48'd0;
	enc_xyReg_1 <= `BSV_ASSIGNMENT_DELAY 48'd0;
	enc_xyReg_2 <= `BSV_ASSIGNMENT_DELAY 48'd0;
	enc_xyReg_3 <= `BSV_ASSIGNMENT_DELAY 48'd0;
      end
    else
      begin
        if (enc_alpha$EN) enc_alpha <= `BSV_ASSIGNMENT_DELAY enc_alpha$D_IN;
	if (enc_beta$EN) enc_beta <= `BSV_ASSIGNMENT_DELAY enc_beta$D_IN;
	if (enc_k0$EN) enc_k0 <= `BSV_ASSIGNMENT_DELAY enc_k0$D_IN;
	if (enc_l_0$EN) enc_l_0 <= `BSV_ASSIGNMENT_DELAY enc_l_0$D_IN;
	if (enc_l_1$EN) enc_l_1 <= `BSV_ASSIGNMENT_DELAY enc_l_1$D_IN;
	if (enc_l_10$EN) enc_l_10 <= `BSV_ASSIGNMENT_DELAY enc_l_10$D_IN;
	if (enc_l_11$EN) enc_l_11 <= `BSV_ASSIGNMENT_DELAY enc_l_11$D_IN;
	if (enc_l_12$EN) enc_l_12 <= `BSV_ASSIGNMENT_DELAY enc_l_12$D_IN;
	if (enc_l_13$EN) enc_l_13 <= `BSV_ASSIGNMENT_DELAY enc_l_13$D_IN;
	if (enc_l_14$EN) enc_l_14 <= `BSV_ASSIGNMENT_DELAY enc_l_14$D_IN;
	if (enc_l_15$EN) enc_l_15 <= `BSV_ASSIGNMENT_DELAY enc_l_15$D_IN;
	if (enc_l_16$EN) enc_l_16 <= `BSV_ASSIGNMENT_DELAY enc_l_16$D_IN;
	if (enc_l_17$EN) enc_l_17 <= `BSV_ASSIGNMENT_DELAY enc_l_17$D_IN;
	if (enc_l_18$EN) enc_l_18 <= `BSV_ASSIGNMENT_DELAY enc_l_18$D_IN;
	if (enc_l_19$EN) enc_l_19 <= `BSV_ASSIGNMENT_DELAY enc_l_19$D_IN;
	if (enc_l_2$EN) enc_l_2 <= `BSV_ASSIGNMENT_DELAY enc_l_2$D_IN;
	if (enc_l_20$EN) enc_l_20 <= `BSV_ASSIGNMENT_DELAY enc_l_20$D_IN;
	if (enc_l_21$EN) enc_l_21 <= `BSV_ASSIGNMENT_DELAY enc_l_21$D_IN;
	if (enc_l_22$EN) enc_l_22 <= `BSV_ASSIGNMENT_DELAY enc_l_22$D_IN;
	if (enc_l_23$EN) enc_l_23 <= `BSV_ASSIGNMENT_DELAY enc_l_23$D_IN;
	if (enc_l_24$EN) enc_l_24 <= `BSV_ASSIGNMENT_DELAY enc_l_24$D_IN;
	if (enc_l_25$EN) enc_l_25 <= `BSV_ASSIGNMENT_DELAY enc_l_25$D_IN;
	if (enc_l_3$EN) enc_l_3 <= `BSV_ASSIGNMENT_DELAY enc_l_3$D_IN;
	if (enc_l_4$EN) enc_l_4 <= `BSV_ASSIGNMENT_DELAY enc_l_4$D_IN;
	if (enc_l_5$EN) enc_l_5 <= `BSV_ASSIGNMENT_DELAY enc_l_5$D_IN;
	if (enc_l_6$EN) enc_l_6 <= `BSV_ASSIGNMENT_DELAY enc_l_6$D_IN;
	if (enc_l_7$EN) enc_l_7 <= `BSV_ASSIGNMENT_DELAY enc_l_7$D_IN;
	if (enc_l_8$EN) enc_l_8 <= `BSV_ASSIGNMENT_DELAY enc_l_8$D_IN;
	if (enc_l_9$EN) enc_l_9 <= `BSV_ASSIGNMENT_DELAY enc_l_9$D_IN;
	if (enc_round_0$EN)
	  enc_round_0 <= `BSV_ASSIGNMENT_DELAY enc_round_0$D_IN;
	if (enc_round_1$EN)
	  enc_round_1 <= `BSV_ASSIGNMENT_DELAY enc_round_1$D_IN;
	if (enc_round_2$EN)
	  enc_round_2 <= `BSV_ASSIGNMENT_DELAY enc_round_2$D_IN;
	if (enc_round_3$EN)
	  enc_round_3 <= `BSV_ASSIGNMENT_DELAY enc_round_3$D_IN;
	if (enc_roundkey_0$EN)
	  enc_roundkey_0 <= `BSV_ASSIGNMENT_DELAY enc_roundkey_0$D_IN;
	if (enc_roundkey_1$EN)
	  enc_roundkey_1 <= `BSV_ASSIGNMENT_DELAY enc_roundkey_1$D_IN;
	if (enc_roundkey_2$EN)
	  enc_roundkey_2 <= `BSV_ASSIGNMENT_DELAY enc_roundkey_2$D_IN;
	if (enc_roundkey_3$EN)
	  enc_roundkey_3 <= `BSV_ASSIGNMENT_DELAY enc_roundkey_3$D_IN;
	if (enc_xyReg_0$EN)
	  enc_xyReg_0 <= `BSV_ASSIGNMENT_DELAY enc_xyReg_0$D_IN;
	if (enc_xyReg_1$EN)
	  enc_xyReg_1 <= `BSV_ASSIGNMENT_DELAY enc_xyReg_1$D_IN;
	if (enc_xyReg_2$EN)
	  enc_xyReg_2 <= `BSV_ASSIGNMENT_DELAY enc_xyReg_2$D_IN;
	if (enc_xyReg_3$EN)
	  enc_xyReg_3 <= `BSV_ASSIGNMENT_DELAY enc_xyReg_3$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    enc_alpha = 5'h0A;
    enc_beta = 5'h0A;
    enc_k0 = 24'hAAAAAA;
    enc_l_0 = 24'hAAAAAA;
    enc_l_1 = 24'hAAAAAA;
    enc_l_10 = 24'hAAAAAA;
    enc_l_11 = 24'hAAAAAA;
    enc_l_12 = 24'hAAAAAA;
    enc_l_13 = 24'hAAAAAA;
    enc_l_14 = 24'hAAAAAA;
    enc_l_15 = 24'hAAAAAA;
    enc_l_16 = 24'hAAAAAA;
    enc_l_17 = 24'hAAAAAA;
    enc_l_18 = 24'hAAAAAA;
    enc_l_19 = 24'hAAAAAA;
    enc_l_2 = 24'hAAAAAA;
    enc_l_20 = 24'hAAAAAA;
    enc_l_21 = 24'hAAAAAA;
    enc_l_22 = 24'hAAAAAA;
    enc_l_23 = 24'hAAAAAA;
    enc_l_24 = 24'hAAAAAA;
    enc_l_25 = 24'hAAAAAA;
    enc_l_3 = 24'hAAAAAA;
    enc_l_4 = 24'hAAAAAA;
    enc_l_5 = 24'hAAAAAA;
    enc_l_6 = 24'hAAAAAA;
    enc_l_7 = 24'hAAAAAA;
    enc_l_8 = 24'hAAAAAA;
    enc_l_9 = 24'hAAAAAA;
    enc_round_0 = 24'hAAAAAA;
    enc_round_1 = 24'hAAAAAA;
    enc_round_2 = 24'hAAAAAA;
    enc_round_3 = 24'hAAAAAA;
    enc_roundkey_0 = 24'hAAAAAA;
    enc_roundkey_1 = 24'hAAAAAA;
    enc_roundkey_2 = 24'hAAAAAA;
    enc_roundkey_3 = 24'hAAAAAA;
    enc_xyReg_0 = 48'hAAAAAAAAAAAA;
    enc_xyReg_1 = 48'hAAAAAAAAAAAA;
    enc_xyReg_2 = 48'hAAAAAAAAAAAA;
    enc_xyReg_3 = 48'hAAAAAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkSynthesizedEncrypt

