

================================================================
== Vitis HLS Report for 'forward_1_Pipeline_VITIS_LOOP_39_1'
================================================================
* Date:           Mon Dec 26 02:54:30 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.520 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.145 us|  0.145 us|   29|   29|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_1  |       27|       27|        21|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     12|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|     474|   1041|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     109|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    7|     583|   1116|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |               Instance              |              Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |fexp_32ns_32ns_32_18_full_dsp_1_U94  |fexp_32ns_32ns_32_18_full_dsp_1  |        0|   7|  474|  1041|    0|
    +-------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |Total                                |                                 |        0|   7|  474|  1041|    0|
    +-------------------------------------+---------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |i_9_fu_99_p2                        |         +|   0|  0|   6|           4|           1|
    |icmp_ln39_fu_93_p2                  |      icmp|   0|  0|   2|           4|           5|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   1|           1|           1|
    |ap_block_state21_pp0_stage0_iter20  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  12|          11|          10|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |                            Name                            | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                     |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                                          |   9|          2|    4|          8|
    |i_4_fu_50                                                   |   9|          2|    4|          8|
    |mid_blk_n                                                   |   9|          2|    1|          2|
    |net_next_next_next_next_first_node2_next_first_cache_blk_n  |   9|          2|    1|          2|
    |out_y2_blk_n                                                |   9|          2|    1|          2|
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                       |  63|         14|   13|         26|
    +------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ex_reg_144                         |  32|   0|   32|          0|
    |i_4_fu_50                          |   4|   0|    4|          0|
    |mid_read_reg_134                   |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 109|   0|  109|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|                          RTL Ports                          | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-------------------------------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                                                       |   in|    1|  ap_ctrl_hs|                    forward.1_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_rst                                                       |   in|    1|  ap_ctrl_hs|                    forward.1_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_start                                                     |   in|    1|  ap_ctrl_hs|                    forward.1_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_done                                                      |  out|    1|  ap_ctrl_hs|                    forward.1_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_idle                                                      |  out|    1|  ap_ctrl_hs|                    forward.1_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_ready                                                     |  out|    1|  ap_ctrl_hs|                    forward.1_Pipeline_VITIS_LOOP_39_1|  return value|
|mid_dout                                                     |   in|   32|     ap_fifo|                                                   mid|       pointer|
|mid_empty_n                                                  |   in|    1|     ap_fifo|                                                   mid|       pointer|
|mid_read                                                     |  out|    1|     ap_fifo|                                                   mid|       pointer|
|out_y2_din                                                   |  out|   32|     ap_fifo|                                                out_y2|       pointer|
|out_y2_full_n                                                |   in|    1|     ap_fifo|                                                out_y2|       pointer|
|out_y2_write                                                 |  out|    1|     ap_fifo|                                                out_y2|       pointer|
|net_next_next_next_next_first_node2_next_first_cache_din     |  out|   32|     ap_fifo|  net_next_next_next_next_first_node2_next_first_cache|       pointer|
|net_next_next_next_next_first_node2_next_first_cache_full_n  |   in|    1|     ap_fifo|  net_next_next_next_next_first_node2_next_first_cache|       pointer|
|net_next_next_next_next_first_node2_next_first_cache_write   |  out|    1|     ap_fifo|  net_next_next_next_next_first_node2_next_first_cache|       pointer|
|enable_grad                                                  |   in|    1|   ap_stable|                                           enable_grad|        scalar|
+-------------------------------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+

