// Seed: 3580001761
module module_0;
  logic id_1;
  logic id_3;
  assign id_0 = id_0;
  logic id_4;
  logic id_5;
  logic id_6;
  type_14(
      1'b0, id_3 + 1, 1, 1
  );
  assign id_6 = 1;
  type_15 id_7 (
      .id_0(1),
      .id_1(id_6),
      .id_2(id_1)
  );
  logic id_8 = id_2;
endmodule
module module_1;
  logic id_0;
  logic id_1;
  wand  id_3;
  assign id_3[1'h0] = (1);
endmodule
