# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab5Part2.srcs/sources_1/new/ANDGate.v" \
"../../../../Lab5Part2.srcs/sources_1/new/memoryBuffer.v" \
"../../../../Lab5Part2.ip_user_files/bd/design_1/ip/design_1_ANDGate_0_0/sim/design_1_ANDGate_0_0.v" \
"../../../../Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_0_0/sim/design_1_memoryBuffer_0_0.v" \
"../../../../Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_1_0/sim/design_1_memoryBuffer_1_0.v" \
"../../../../Lab5Part2.ip_user_files/bd/design_1/ip/design_1_ANDGate_1_0/sim/design_1_ANDGate_1_0.v" \
"../../../../Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_2_0/sim/design_1_memoryBuffer_2_0.v" \
"../../../../Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_3_0/sim/design_1_memoryBuffer_3_0.v" \
"../../../../Lab5Part2.ip_user_files/bd/design_1/ip/design_1_ANDGate_2_0/sim/design_1_ANDGate_2_0.v" \
"../../../../Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_4_0/sim/design_1_memoryBuffer_4_0.v" \
"../../../../Lab5Part2.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../Lab5Part2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../Lab5Part2.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
