============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Fri Mar 10 16:07:38 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(78)
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../Src/top.v(58)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(70)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(91)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(98)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(115)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(125)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(129)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(177)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 9 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 1 view nodes, 4 trigger nets, 4 data nets.
KIT-1004 : Chipwatcher code = 1001110100011100
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=1,BUS_DIN_NUM=4,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb0100},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=34) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=34) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=1,BUS_DIN_NUM=4,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb0100},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=1,BUS_DIN_NUM=4,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb0100},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=1,BUS_DIN_NUM=4,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb0100},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=34)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=34)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=1,BUS_DIN_NUM=4,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb0100},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=1,BUS_DIN_NUM=4,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb0100},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1638/7 useful/useless nets, 962/2 useful/useless insts
SYN-1016 : Merged 12 instances.
SYN-1032 : 1519/2 useful/useless nets, 843/2 useful/useless insts
SYN-1032 : 1499/20 useful/useless nets, 1175/16 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 166 better
SYN-1014 : Optimize round 2
SYN-1032 : 1397/15 useful/useless nets, 1073/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 8 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1681/2 useful/useless nets, 1360/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 109 (4.07), #lev = 5 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 132 (3.99), #lev = 4 (2.07)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 266 instances into 132 LUTs, name keeping = 75%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 163 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 81 adder to BLE ...
SYN-4008 : Packed 81 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[7] will be merged to another kept net fifo_list/wrusedw[7]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net pll_list/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (87 clock/control pins, 0 other pins).
SYN-4027 : Net fifo_list/fifo_list/ram_inst/clkb is clkc2 of pll pll_list/pll_inst.
SYN-4019 : Net clk_in_dup_3 is refclk of pll pll_list/pll_inst.
SYN-4020 : Net clk_in_dup_3 is fbclk of pll pll_list/pll_inst.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net fifo_list/fifo_list/ram_inst/clkb as clock net
SYN-4025 : Tag rtl::Net pll_list/clk0_out as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 981 instances
RUN-0007 : 407 luts, 392 seqs, 93 mslices, 56 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1313 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 809 nets have 2 pins
RUN-1001 : 387 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     248     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     136     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   7   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 15
PHY-3001 : Initial placement ...
PHY-3001 : design contains 979 instances, 407 luts, 392 seqs, 149 slices, 23 macros(149 instances: 93 mslices 56 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 266866
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 979.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 166499, overlap = 27
PHY-3002 : Step(2): len = 113692, overlap = 27
PHY-3002 : Step(3): len = 79092.6, overlap = 22.5
PHY-3002 : Step(4): len = 64525.9, overlap = 22.5
PHY-3002 : Step(5): len = 63903.3, overlap = 24.75
PHY-3002 : Step(6): len = 54994.3, overlap = 22.5
PHY-3002 : Step(7): len = 51728.4, overlap = 22.5
PHY-3002 : Step(8): len = 48274.8, overlap = 24.75
PHY-3002 : Step(9): len = 47248.4, overlap = 25
PHY-3002 : Step(10): len = 44615.2, overlap = 27
PHY-3002 : Step(11): len = 41907.5, overlap = 27
PHY-3002 : Step(12): len = 39561.6, overlap = 27.5
PHY-3002 : Step(13): len = 36556.8, overlap = 27.75
PHY-3002 : Step(14): len = 35051.8, overlap = 23.25
PHY-3002 : Step(15): len = 34185.1, overlap = 22.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.37144e-05
PHY-3002 : Step(16): len = 36789.1, overlap = 22.75
PHY-3002 : Step(17): len = 37801.2, overlap = 22.75
PHY-3002 : Step(18): len = 37164.4, overlap = 22.75
PHY-3002 : Step(19): len = 35829.9, overlap = 27.75
PHY-3002 : Step(20): len = 35930.1, overlap = 27.75
PHY-3002 : Step(21): len = 34449.1, overlap = 23.25
PHY-3002 : Step(22): len = 34313.2, overlap = 23
PHY-3002 : Step(23): len = 35393.1, overlap = 23
PHY-3002 : Step(24): len = 35715.4, overlap = 23
PHY-3002 : Step(25): len = 36029.4, overlap = 23
PHY-3002 : Step(26): len = 35992.5, overlap = 23
PHY-3002 : Step(27): len = 35424.8, overlap = 23
PHY-3002 : Step(28): len = 35977.2, overlap = 22.75
PHY-3002 : Step(29): len = 36189.9, overlap = 22.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.74289e-05
PHY-3002 : Step(30): len = 37159.7, overlap = 18.25
PHY-3002 : Step(31): len = 37252.5, overlap = 18.25
PHY-3002 : Step(32): len = 36825.2, overlap = 18.25
PHY-3002 : Step(33): len = 34806, overlap = 18.25
PHY-3002 : Step(34): len = 34851.6, overlap = 18.25
PHY-3002 : Step(35): len = 35223.4, overlap = 18.25
PHY-3002 : Step(36): len = 35252.4, overlap = 18.25
PHY-3002 : Step(37): len = 35018.8, overlap = 18.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.48577e-05
PHY-3002 : Step(38): len = 35503.3, overlap = 18.25
PHY-3002 : Step(39): len = 35614.6, overlap = 18
PHY-3002 : Step(40): len = 35727.1, overlap = 18
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000109715
PHY-3002 : Step(41): len = 36035.4, overlap = 18
PHY-3002 : Step(42): len = 36320.9, overlap = 18
PHY-3002 : Step(43): len = 36854.2, overlap = 18
PHY-3002 : Step(44): len = 37959.5, overlap = 18
PHY-3002 : Step(45): len = 38631.1, overlap = 18
PHY-3002 : Step(46): len = 38708.1, overlap = 18
PHY-3002 : Step(47): len = 36963.3, overlap = 13.5
PHY-3002 : Step(48): len = 36555.4, overlap = 13.5
PHY-3002 : Step(49): len = 36369.8, overlap = 18
PHY-3002 : Step(50): len = 36611.7, overlap = 13.5
PHY-3002 : Step(51): len = 36693.1, overlap = 13.5
PHY-3002 : Step(52): len = 36798.8, overlap = 13.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000219431
PHY-3002 : Step(53): len = 36943.9, overlap = 13.5
PHY-3002 : Step(54): len = 36958.2, overlap = 13.5
PHY-3002 : Step(55): len = 37048.1, overlap = 13.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000438862
PHY-3002 : Step(56): len = 37198, overlap = 13.5
PHY-3002 : Step(57): len = 37302.8, overlap = 13.5
PHY-3002 : Step(58): len = 37953.2, overlap = 18
PHY-3002 : Step(59): len = 37875, overlap = 18
PHY-3002 : Step(60): len = 37836.3, overlap = 18
PHY-3002 : Step(61): len = 37767.3, overlap = 13.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000877723
PHY-3002 : Step(62): len = 37789.2, overlap = 13.5
PHY-3002 : Step(63): len = 37778, overlap = 13.5
PHY-3002 : Step(64): len = 37811.8, overlap = 13.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00175545
PHY-3002 : Step(65): len = 37796.6, overlap = 9
PHY-3002 : Step(66): len = 37775.9, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019415s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(67): len = 36088.6, overlap = 4
PHY-3002 : Step(68): len = 36110.4, overlap = 4
PHY-3002 : Step(69): len = 34190.4, overlap = 4.15625
PHY-3002 : Step(70): len = 34338.3, overlap = 4.34375
PHY-3002 : Step(71): len = 32345.8, overlap = 7.53125
PHY-3002 : Step(72): len = 32075.2, overlap = 8.84375
PHY-3002 : Step(73): len = 31457.4, overlap = 12.7812
PHY-3002 : Step(74): len = 29917.4, overlap = 18.0938
PHY-3002 : Step(75): len = 29886.2, overlap = 20.2188
PHY-3002 : Step(76): len = 28726.1, overlap = 23.125
PHY-3002 : Step(77): len = 29121.9, overlap = 28.625
PHY-3002 : Step(78): len = 29296.4, overlap = 28.9062
PHY-3002 : Step(79): len = 28876.4, overlap = 27.9062
PHY-3002 : Step(80): len = 28181.2, overlap = 26.4062
PHY-3002 : Step(81): len = 27922, overlap = 27
PHY-3002 : Step(82): len = 28117.9, overlap = 27.0938
PHY-3002 : Step(83): len = 27476.8, overlap = 28.4062
PHY-3002 : Step(84): len = 27302.5, overlap = 27.9062
PHY-3002 : Step(85): len = 27408.5, overlap = 29.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000325581
PHY-3002 : Step(86): len = 27820.7, overlap = 21.5312
PHY-3002 : Step(87): len = 27922.4, overlap = 21.5938
PHY-3002 : Step(88): len = 27641.7, overlap = 17.125
PHY-3002 : Step(89): len = 27622.3, overlap = 16.7812
PHY-3002 : Step(90): len = 27738.4, overlap = 16.1562
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.75208e-05
PHY-3002 : Step(91): len = 29316.5, overlap = 37.7812
PHY-3002 : Step(92): len = 29485.6, overlap = 37.4062
PHY-3002 : Step(93): len = 29239.4, overlap = 32.2188
PHY-3002 : Step(94): len = 29333.6, overlap = 32.5938
PHY-3002 : Step(95): len = 29235.2, overlap = 30.4062
PHY-3002 : Step(96): len = 29230.8, overlap = 29.125
PHY-3002 : Step(97): len = 29096.6, overlap = 27.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.50416e-05
PHY-3002 : Step(98): len = 28668, overlap = 26.7812
PHY-3002 : Step(99): len = 28721.4, overlap = 27.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.00832e-05
PHY-3002 : Step(100): len = 28831.1, overlap = 27.25
PHY-3002 : Step(101): len = 28831.1, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000140166
PHY-3002 : Step(102): len = 29173.4, overlap = 27.2812
PHY-3002 : Step(103): len = 29238.4, overlap = 24.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000280333
PHY-3002 : Step(104): len = 29610.7, overlap = 27.4688
PHY-3002 : Step(105): len = 29659.5, overlap = 27.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000560665
PHY-3002 : Step(106): len = 29528.6, overlap = 26.4375
PHY-3002 : Step(107): len = 29528.6, overlap = 26.4375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00112133
PHY-3002 : Step(108): len = 29646.3, overlap = 26.6875
PHY-3002 : Step(109): len = 29717.7, overlap = 24.9062
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00224266
PHY-3002 : Step(110): len = 29731.7, overlap = 26.5938
PHY-3002 : Step(111): len = 29753.5, overlap = 26.5938
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00448532
PHY-3002 : Step(112): len = 29818.3, overlap = 24.4688
PHY-3002 : Step(113): len = 29802.7, overlap = 24.4062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00897065
PHY-3002 : Step(114): len = 29858.3, overlap = 24.1875
PHY-3002 : Step(115): len = 29858.3, overlap = 24.1875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0179413
PHY-3002 : Step(116): len = 29893.1, overlap = 21.4375
PHY-3002 : Step(117): len = 29918.6, overlap = 20.9688
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0358826
PHY-3002 : Step(118): len = 29928.9, overlap = 20.875
PHY-3002 : Step(119): len = 29928.9, overlap = 20.875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 61.22 peak overflow 2.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1313.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 33576, over cnt = 121(0%), over = 501, worst = 14
PHY-1001 : End global iterations;  0.083636s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (93.4%)

PHY-1001 : Congestion index: top1 = 33.81, top5 = 16.13, top10 = 9.82, top15 = 7.02.
PHY-1001 : End incremental global routing;  0.149607s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (83.6%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4892, tnet num: 1311, tinst num: 979, tnode num: 6343, tedge num: 8171.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.165192s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (85.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.335187s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (83.9%)

OPT-1001 : Current memory(MB): used = 197, reserve = 161, peak = 197.
OPT-1001 : End physical optimization;  0.348728s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (80.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 407 LUT to BLE ...
SYN-4008 : Packed 407 LUT and 221 SEQ to BLE.
SYN-4003 : Packing 171 remaining SEQ's ...
SYN-4005 : Packed 99 SEQ with LUT/SLICE
SYN-4006 : 101 single LUT's are left
SYN-4006 : 72 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 479/803 primitive instances ...
PHY-3001 : End packing;  0.041220s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (37.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 454 instances
RUN-1001 : 210 mslices, 211 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1097 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 588 nets have 2 pins
RUN-1001 : 390 nets have [3 - 5] pins
RUN-1001 : 68 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 452 instances, 421 slices, 23 macros(149 instances: 93 mslices 56 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 30151.2, Over = 30.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.59554e-05
PHY-3002 : Step(120): len = 29270.3, overlap = 32.5
PHY-3002 : Step(121): len = 29316, overlap = 32.75
PHY-3002 : Step(122): len = 29294.9, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.19108e-05
PHY-3002 : Step(123): len = 29454.2, overlap = 29.25
PHY-3002 : Step(124): len = 29585.4, overlap = 27.75
PHY-3002 : Step(125): len = 29741.7, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000143822
PHY-3002 : Step(126): len = 29899.7, overlap = 26.5
PHY-3002 : Step(127): len = 29951.6, overlap = 25
PHY-3002 : Step(128): len = 30175.5, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.180344s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (52.0%)

PHY-3001 : Trial Legalized: Len = 40433.1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00591696
PHY-3002 : Step(129): len = 38993.6, overlap = 1.75
PHY-3002 : Step(130): len = 36616.6, overlap = 4.5
PHY-3002 : Step(131): len = 36140.4, overlap = 5
PHY-3002 : Step(132): len = 34109.7, overlap = 8.5
PHY-3002 : Step(133): len = 32854.2, overlap = 13
PHY-3002 : Step(134): len = 32891.5, overlap = 12.75
PHY-3002 : Step(135): len = 32359.2, overlap = 14
PHY-3002 : Step(136): len = 32153.2, overlap = 15.25
PHY-3002 : Step(137): len = 32081.3, overlap = 14.75
PHY-3002 : Step(138): len = 31867.4, overlap = 15.25
PHY-3002 : Step(139): len = 31721.1, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0118339
PHY-3002 : Step(140): len = 31718, overlap = 15.5
PHY-3002 : Step(141): len = 31563.1, overlap = 14.75
PHY-3002 : Step(142): len = 31526.3, overlap = 14
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0236678
PHY-3002 : Step(143): len = 31531.7, overlap = 14.25
PHY-3002 : Step(144): len = 31506.3, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005081s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 36034.5, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005983s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 36104.5, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 59/1097.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41504, over cnt = 106(0%), over = 154, worst = 5
PHY-1002 : len = 42328, over cnt = 35(0%), over = 39, worst = 2
PHY-1002 : len = 42792, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 42824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.149590s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (73.1%)

PHY-1001 : Congestion index: top1 = 27.13, top5 = 17.44, top10 = 11.77, top15 = 8.56.
PHY-1001 : End incremental global routing;  0.213798s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (58.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4174, tnet num: 1095, tinst num: 452, tnode num: 5272, tedge num: 7333.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.186332s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (92.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.425881s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (73.4%)

OPT-1001 : Current memory(MB): used = 200, reserve = 164, peak = 200.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001542s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 932/1097.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 42824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007252s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.13, top5 = 17.44, top10 = 11.77, top15 = 8.56.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001776s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.758621
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.521862s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (74.9%)

RUN-1003 : finish command "place" in  6.723980s wall, 1.687500s user + 0.812500s system = 2.500000s CPU (37.2%)

RUN-1004 : used memory is 181 MB, reserved memory is 146 MB, peak memory is 201 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 454 instances
RUN-1001 : 210 mslices, 211 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1097 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 588 nets have 2 pins
RUN-1001 : 390 nets have [3 - 5] pins
RUN-1001 : 68 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4174, tnet num: 1095, tinst num: 452, tnode num: 5272, tedge num: 7333.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 210 mslices, 211 lslices, 18 pads, 8 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 564 clock pins, and constraint 1098 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41168, over cnt = 107(0%), over = 148, worst = 5
PHY-1002 : len = 41920, over cnt = 38(0%), over = 42, worst = 2
PHY-1002 : len = 42424, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 42440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.157372s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (19.9%)

PHY-1001 : Congestion index: top1 = 27.52, top5 = 17.39, top10 = 11.78, top15 = 8.50.
PHY-1001 : End global routing;  0.220194s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (35.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 228, reserve = 192, peak = 241.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_in_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : net fifo_list/fifo_list/ram_inst/clkb will be routed on clock mesh
PHY-1001 : clock net pll_list/clk0_out will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 494, reserve = 463, peak = 494.
PHY-1001 : End build detailed router design. 4.089826s wall, 3.656250s user + 0.125000s system = 3.781250s CPU (92.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 18648, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.586059s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (90.6%)

PHY-1001 : Current memory(MB): used = 526, reserve = 496, peak = 526.
PHY-1001 : End phase 1; 1.598813s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (89.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 85% nets.
PHY-1022 : len = 128080, over cnt = 20(0%), over = 20, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 527, reserve = 496, peak = 527.
PHY-1001 : End initial routed; 2.561927s wall, 1.906250s user + 0.015625s system = 1.921875s CPU (75.0%)

PHY-1001 : Current memory(MB): used = 527, reserve = 496, peak = 527.
PHY-1001 : End phase 2; 2.561986s wall, 1.906250s user + 0.015625s system = 1.921875s CPU (75.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 128040, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.027867s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 128032, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.024684s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : End commit to database; 0.135876s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (92.0%)

PHY-1001 : Current memory(MB): used = 538, reserve = 508, peak = 538.
PHY-1001 : End phase 3; 0.318818s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (83.3%)

PHY-1003 : Routed, final wirelength = 128032
PHY-1001 : Current memory(MB): used = 538, reserve = 508, peak = 538.
PHY-1001 : End export database. 0.014892s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.9%)

PHY-1001 : End detail routing;  8.838716s wall, 7.515625s user + 0.156250s system = 7.671875s CPU (86.8%)

RUN-1003 : finish command "route" in  9.364747s wall, 7.812500s user + 0.171875s system = 7.984375s CPU (85.3%)

RUN-1004 : used memory is 472 MB, reserved memory is 442 MB, peak memory is 538 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      723   out of  19600    3.69%
#reg                      408   out of  19600    2.08%
#le                       795
  #lut only               387   out of    795   48.68%
  #reg only                72   out of    795    9.06%
  #lut&reg                336   out of    795   42.26%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       18   out of     66   27.27%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                             Type               DriverType         Driver                     Fanout
#1        fifo_list/fifo_list/ram_inst/clkb    GCLK               pll                pll_list/pll_inst.clkc2    203
#2        config_inst_syn_9                    GCLK               config             config_inst.jtck           55
#3        clk_in_dup_3                         GCLK               io                 clk_in_syn_4.di            17
#4        adc/clk_adc                          GCLK               lslice             type/sel3_syn_862.q0       8
#5        pll_list/clk0_buf                    GCLK               pll                pll_list/pll_inst.clkc0    0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    clk_in        INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      IREG    
   reset_n        INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |795    |574     |149     |423     |8       |0       |
|  adc                               |adc_ctrl       |35     |29      |6       |17      |0       |0       |
|  anjian_list                       |anjian         |42     |34      |6       |23      |0       |0       |
|  fifo_list                         |fifo_ctrl      |155    |94      |44      |68      |4       |0       |
|    fifo_list                       |fifo           |123    |70      |36      |56      |4       |0       |
|      ram_inst                      |ram_infer_fifo |23     |23      |0       |14      |4       |0       |
|  pll_list                          |pll            |0      |0       |0       |0       |0       |0       |
|  rx                                |uart_rx        |51     |44      |6       |36      |0       |0       |
|  tx                                |uart_tx        |63     |51      |8       |36      |0       |0       |
|  type                              |type_choice    |114    |106     |8       |64      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |332    |213     |71      |162     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |332    |213     |71      |162     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |96     |59      |0       |85      |0       |0       |
|        reg_inst                    |register       |94     |57      |0       |83      |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |236    |154     |71      |77      |0       |0       |
|        bus_inst                    |bus_top        |15     |9       |6       |2       |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |15     |9       |6       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |141    |108     |33      |52      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       569   
    #2         2       244   
    #3         3        94   
    #4         4        52   
    #5        5-10      76   
    #6       11-50      27   
    #7       51-100     2    
  Average     2.59           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 527f0c7729cdf9137214fba7d7e00c3d34d3af680039e63dc0d7d9aa6b5a949c -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 452
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1097, pip num: 9611
BIT-1002 : Init feedthrough completely, num: 2
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1186 valid insts, and 27322 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011000001001110100011100
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.375471s wall, 11.750000s user + 0.062500s system = 11.812500s CPU (497.3%)

RUN-1004 : used memory is 473 MB, reserved memory is 443 MB, peak memory is 673 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230310_160738.log"
