$comment
	File created using the following command:
		vcd file contador_intermediario.msim.vcd -direction
$end
$date
	Thu Oct 20 15:56:06 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module contador_intermediario_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " FPGA_RESET_N $end
$var wire 1 # HEX0 [6] $end
$var wire 1 $ HEX0 [5] $end
$var wire 1 % HEX0 [4] $end
$var wire 1 & HEX0 [3] $end
$var wire 1 ' HEX0 [2] $end
$var wire 1 ( HEX0 [1] $end
$var wire 1 ) HEX0 [0] $end
$var wire 1 * HEX1 [6] $end
$var wire 1 + HEX1 [5] $end
$var wire 1 , HEX1 [4] $end
$var wire 1 - HEX1 [3] $end
$var wire 1 . HEX1 [2] $end
$var wire 1 / HEX1 [1] $end
$var wire 1 0 HEX1 [0] $end
$var wire 1 1 HEX2 [6] $end
$var wire 1 2 HEX2 [5] $end
$var wire 1 3 HEX2 [4] $end
$var wire 1 4 HEX2 [3] $end
$var wire 1 5 HEX2 [2] $end
$var wire 1 6 HEX2 [1] $end
$var wire 1 7 HEX2 [0] $end
$var wire 1 8 HEX3 [6] $end
$var wire 1 9 HEX3 [5] $end
$var wire 1 : HEX3 [4] $end
$var wire 1 ; HEX3 [3] $end
$var wire 1 < HEX3 [2] $end
$var wire 1 = HEX3 [1] $end
$var wire 1 > HEX3 [0] $end
$var wire 1 ? HEX4 [6] $end
$var wire 1 @ HEX4 [5] $end
$var wire 1 A HEX4 [4] $end
$var wire 1 B HEX4 [3] $end
$var wire 1 C HEX4 [2] $end
$var wire 1 D HEX4 [1] $end
$var wire 1 E HEX4 [0] $end
$var wire 1 F HEX5 [6] $end
$var wire 1 G HEX5 [5] $end
$var wire 1 H HEX5 [4] $end
$var wire 1 I HEX5 [3] $end
$var wire 1 J HEX5 [2] $end
$var wire 1 K HEX5 [1] $end
$var wire 1 L HEX5 [0] $end
$var wire 1 M KEY [3] $end
$var wire 1 N KEY [2] $end
$var wire 1 O KEY [1] $end
$var wire 1 P KEY [0] $end
$var wire 1 Q LEDR [9] $end
$var wire 1 R LEDR [8] $end
$var wire 1 S LEDR [7] $end
$var wire 1 T LEDR [6] $end
$var wire 1 U LEDR [5] $end
$var wire 1 V LEDR [4] $end
$var wire 1 W LEDR [3] $end
$var wire 1 X LEDR [2] $end
$var wire 1 Y LEDR [1] $end
$var wire 1 Z LEDR [0] $end
$var wire 1 [ PC_OUT [8] $end
$var wire 1 \ PC_OUT [7] $end
$var wire 1 ] PC_OUT [6] $end
$var wire 1 ^ PC_OUT [5] $end
$var wire 1 _ PC_OUT [4] $end
$var wire 1 ` PC_OUT [3] $end
$var wire 1 a PC_OUT [2] $end
$var wire 1 b PC_OUT [1] $end
$var wire 1 c PC_OUT [0] $end
$var wire 1 d SW [9] $end
$var wire 1 e SW [8] $end
$var wire 1 f SW [7] $end
$var wire 1 g SW [6] $end
$var wire 1 h SW [5] $end
$var wire 1 i SW [4] $end
$var wire 1 j SW [3] $end
$var wire 1 k SW [2] $end
$var wire 1 l SW [1] $end
$var wire 1 m SW [0] $end

$scope module i1 $end
$var wire 1 n gnd $end
$var wire 1 o vcc $end
$var wire 1 p unknown $end
$var wire 1 q devoe $end
$var wire 1 r devclrn $end
$var wire 1 s devpor $end
$var wire 1 t ww_devoe $end
$var wire 1 u ww_devclrn $end
$var wire 1 v ww_devpor $end
$var wire 1 w ww_CLOCK_50 $end
$var wire 1 x ww_KEY [3] $end
$var wire 1 y ww_KEY [2] $end
$var wire 1 z ww_KEY [1] $end
$var wire 1 { ww_KEY [0] $end
$var wire 1 | ww_FPGA_RESET_N $end
$var wire 1 } ww_LEDR [9] $end
$var wire 1 ~ ww_LEDR [8] $end
$var wire 1 !! ww_LEDR [7] $end
$var wire 1 "! ww_LEDR [6] $end
$var wire 1 #! ww_LEDR [5] $end
$var wire 1 $! ww_LEDR [4] $end
$var wire 1 %! ww_LEDR [3] $end
$var wire 1 &! ww_LEDR [2] $end
$var wire 1 '! ww_LEDR [1] $end
$var wire 1 (! ww_LEDR [0] $end
$var wire 1 )! ww_HEX0 [6] $end
$var wire 1 *! ww_HEX0 [5] $end
$var wire 1 +! ww_HEX0 [4] $end
$var wire 1 ,! ww_HEX0 [3] $end
$var wire 1 -! ww_HEX0 [2] $end
$var wire 1 .! ww_HEX0 [1] $end
$var wire 1 /! ww_HEX0 [0] $end
$var wire 1 0! ww_HEX1 [6] $end
$var wire 1 1! ww_HEX1 [5] $end
$var wire 1 2! ww_HEX1 [4] $end
$var wire 1 3! ww_HEX1 [3] $end
$var wire 1 4! ww_HEX1 [2] $end
$var wire 1 5! ww_HEX1 [1] $end
$var wire 1 6! ww_HEX1 [0] $end
$var wire 1 7! ww_HEX2 [6] $end
$var wire 1 8! ww_HEX2 [5] $end
$var wire 1 9! ww_HEX2 [4] $end
$var wire 1 :! ww_HEX2 [3] $end
$var wire 1 ;! ww_HEX2 [2] $end
$var wire 1 <! ww_HEX2 [1] $end
$var wire 1 =! ww_HEX2 [0] $end
$var wire 1 >! ww_HEX3 [6] $end
$var wire 1 ?! ww_HEX3 [5] $end
$var wire 1 @! ww_HEX3 [4] $end
$var wire 1 A! ww_HEX3 [3] $end
$var wire 1 B! ww_HEX3 [2] $end
$var wire 1 C! ww_HEX3 [1] $end
$var wire 1 D! ww_HEX3 [0] $end
$var wire 1 E! ww_HEX4 [6] $end
$var wire 1 F! ww_HEX4 [5] $end
$var wire 1 G! ww_HEX4 [4] $end
$var wire 1 H! ww_HEX4 [3] $end
$var wire 1 I! ww_HEX4 [2] $end
$var wire 1 J! ww_HEX4 [1] $end
$var wire 1 K! ww_HEX4 [0] $end
$var wire 1 L! ww_HEX5 [6] $end
$var wire 1 M! ww_HEX5 [5] $end
$var wire 1 N! ww_HEX5 [4] $end
$var wire 1 O! ww_HEX5 [3] $end
$var wire 1 P! ww_HEX5 [2] $end
$var wire 1 Q! ww_HEX5 [1] $end
$var wire 1 R! ww_HEX5 [0] $end
$var wire 1 S! ww_SW [9] $end
$var wire 1 T! ww_SW [8] $end
$var wire 1 U! ww_SW [7] $end
$var wire 1 V! ww_SW [6] $end
$var wire 1 W! ww_SW [5] $end
$var wire 1 X! ww_SW [4] $end
$var wire 1 Y! ww_SW [3] $end
$var wire 1 Z! ww_SW [2] $end
$var wire 1 [! ww_SW [1] $end
$var wire 1 \! ww_SW [0] $end
$var wire 1 ]! ww_PC_OUT [8] $end
$var wire 1 ^! ww_PC_OUT [7] $end
$var wire 1 _! ww_PC_OUT [6] $end
$var wire 1 `! ww_PC_OUT [5] $end
$var wire 1 a! ww_PC_OUT [4] $end
$var wire 1 b! ww_PC_OUT [3] $end
$var wire 1 c! ww_PC_OUT [2] $end
$var wire 1 d! ww_PC_OUT [1] $end
$var wire 1 e! ww_PC_OUT [0] $end
$var wire 1 f! \KEY[0]~input_o\ $end
$var wire 1 g! \KEY[1]~input_o\ $end
$var wire 1 h! \KEY[2]~input_o\ $end
$var wire 1 i! \KEY[3]~input_o\ $end
$var wire 1 j! \FPGA_RESET_N~input_o\ $end
$var wire 1 k! \SW[0]~input_o\ $end
$var wire 1 l! \SW[1]~input_o\ $end
$var wire 1 m! \SW[2]~input_o\ $end
$var wire 1 n! \SW[3]~input_o\ $end
$var wire 1 o! \SW[4]~input_o\ $end
$var wire 1 p! \SW[5]~input_o\ $end
$var wire 1 q! \SW[6]~input_o\ $end
$var wire 1 r! \SW[7]~input_o\ $end
$var wire 1 s! \SW[8]~input_o\ $end
$var wire 1 t! \SW[9]~input_o\ $end
$var wire 1 u! \LEDR[0]~output_o\ $end
$var wire 1 v! \LEDR[1]~output_o\ $end
$var wire 1 w! \LEDR[2]~output_o\ $end
$var wire 1 x! \LEDR[3]~output_o\ $end
$var wire 1 y! \LEDR[4]~output_o\ $end
$var wire 1 z! \LEDR[5]~output_o\ $end
$var wire 1 {! \LEDR[6]~output_o\ $end
$var wire 1 |! \LEDR[7]~output_o\ $end
$var wire 1 }! \LEDR[8]~output_o\ $end
$var wire 1 ~! \LEDR[9]~output_o\ $end
$var wire 1 !" \HEX0[0]~output_o\ $end
$var wire 1 "" \HEX0[1]~output_o\ $end
$var wire 1 #" \HEX0[2]~output_o\ $end
$var wire 1 $" \HEX0[3]~output_o\ $end
$var wire 1 %" \HEX0[4]~output_o\ $end
$var wire 1 &" \HEX0[5]~output_o\ $end
$var wire 1 '" \HEX0[6]~output_o\ $end
$var wire 1 (" \HEX1[0]~output_o\ $end
$var wire 1 )" \HEX1[1]~output_o\ $end
$var wire 1 *" \HEX1[2]~output_o\ $end
$var wire 1 +" \HEX1[3]~output_o\ $end
$var wire 1 ," \HEX1[4]~output_o\ $end
$var wire 1 -" \HEX1[5]~output_o\ $end
$var wire 1 ." \HEX1[6]~output_o\ $end
$var wire 1 /" \HEX2[0]~output_o\ $end
$var wire 1 0" \HEX2[1]~output_o\ $end
$var wire 1 1" \HEX2[2]~output_o\ $end
$var wire 1 2" \HEX2[3]~output_o\ $end
$var wire 1 3" \HEX2[4]~output_o\ $end
$var wire 1 4" \HEX2[5]~output_o\ $end
$var wire 1 5" \HEX2[6]~output_o\ $end
$var wire 1 6" \HEX3[0]~output_o\ $end
$var wire 1 7" \HEX3[1]~output_o\ $end
$var wire 1 8" \HEX3[2]~output_o\ $end
$var wire 1 9" \HEX3[3]~output_o\ $end
$var wire 1 :" \HEX3[4]~output_o\ $end
$var wire 1 ;" \HEX3[5]~output_o\ $end
$var wire 1 <" \HEX3[6]~output_o\ $end
$var wire 1 =" \HEX4[0]~output_o\ $end
$var wire 1 >" \HEX4[1]~output_o\ $end
$var wire 1 ?" \HEX4[2]~output_o\ $end
$var wire 1 @" \HEX4[3]~output_o\ $end
$var wire 1 A" \HEX4[4]~output_o\ $end
$var wire 1 B" \HEX4[5]~output_o\ $end
$var wire 1 C" \HEX4[6]~output_o\ $end
$var wire 1 D" \HEX5[0]~output_o\ $end
$var wire 1 E" \HEX5[1]~output_o\ $end
$var wire 1 F" \HEX5[2]~output_o\ $end
$var wire 1 G" \HEX5[3]~output_o\ $end
$var wire 1 H" \HEX5[4]~output_o\ $end
$var wire 1 I" \HEX5[5]~output_o\ $end
$var wire 1 J" \HEX5[6]~output_o\ $end
$var wire 1 K" \PC_OUT[0]~output_o\ $end
$var wire 1 L" \PC_OUT[1]~output_o\ $end
$var wire 1 M" \PC_OUT[2]~output_o\ $end
$var wire 1 N" \PC_OUT[3]~output_o\ $end
$var wire 1 O" \PC_OUT[4]~output_o\ $end
$var wire 1 P" \PC_OUT[5]~output_o\ $end
$var wire 1 Q" \PC_OUT[6]~output_o\ $end
$var wire 1 R" \PC_OUT[7]~output_o\ $end
$var wire 1 S" \PC_OUT[8]~output_o\ $end
$var wire 1 T" \CLOCK_50~input_o\ $end
$var wire 1 U" \ROM|memROM~5_combout\ $end
$var wire 1 V" \ROM|memROM~6_combout\ $end
$var wire 1 W" \CPU|incrementaPC|Add0~2\ $end
$var wire 1 X" \CPU|incrementaPC|Add0~6\ $end
$var wire 1 Y" \CPU|incrementaPC|Add0~10\ $end
$var wire 1 Z" \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 [" \CPU|MUX_PC|saida_MUX[3]~3_combout\ $end
$var wire 1 \" \ROM|memROM~11_combout\ $end
$var wire 1 ]" \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 ^" \CPU|MUX_PC|saida_MUX[2]~2_combout\ $end
$var wire 1 _" \ROM|memROM~13_combout\ $end
$var wire 1 `" \CPU|incrementaPC|Add0~14\ $end
$var wire 1 a" \CPU|incrementaPC|Add0~18\ $end
$var wire 1 b" \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 c" \CPU|MUX_PC|saida_MUX[5]~5_combout\ $end
$var wire 1 d" \CPU|incrementaPC|Add0~22\ $end
$var wire 1 e" \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 f" \CPU|MUX_PC|saida_MUX[6]~6_combout\ $end
$var wire 1 g" \CPU|incrementaPC|Add0~26\ $end
$var wire 1 h" \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 i" \CPU|MUX_PC|saida_MUX[7]~7_combout\ $end
$var wire 1 j" \CPU|incrementaPC|Add0~30\ $end
$var wire 1 k" \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 l" \CPU|MUX_PC|saida_MUX[8]~8_combout\ $end
$var wire 1 m" \ROM|memROM~15_combout\ $end
$var wire 1 n" \ROM|memROM~12_combout\ $end
$var wire 1 o" \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 p" \CPU|MUX_PC|saida_MUX[4]~4_combout\ $end
$var wire 1 q" \ROM|memROM~1_combout\ $end
$var wire 1 r" \ROM|memROM~3_combout\ $end
$var wire 1 s" \ROM|memROM~4_combout\ $end
$var wire 1 t" \ROM|memROM~7_combout\ $end
$var wire 1 u" \ROM|memROM~8_combout\ $end
$var wire 1 v" \CPU|DEC_instrucao|Equal13~1_combout\ $end
$var wire 1 w" \CPU|DEC_instrucao|saida~1_combout\ $end
$var wire 1 x" \CPU|DEC_instrucao|saida[3]~2_combout\ $end
$var wire 1 y" \CPU|DEC_instrucao|Equal13~2_combout\ $end
$var wire 1 z" \CPU|DEC_instrucao|saida[1]~3_combout\ $end
$var wire 1 {" \ROM|memROM~10_combout\ $end
$var wire 1 |" \RAM|ram~542_combout\ $end
$var wire 1 }" \RAM|ram~17_q\ $end
$var wire 1 ~" \ROM|memROM~9_combout\ $end
$var wire 1 !# \RAM|ram~543_combout\ $end
$var wire 1 "# \RAM|ram~539_combout\ $end
$var wire 1 ## \CPU|MUX_EntradaB_ULA|saida_MUX[2]~2_combout\ $end
$var wire 1 $# \RAM|ram~541_combout\ $end
$var wire 1 %# \RAM|ram~16_q\ $end
$var wire 1 &# \RAM|ram~540_combout\ $end
$var wire 1 '# \RAM|ram~547_combout\ $end
$var wire 1 (# \RAM|ram~15_q\ $end
$var wire 1 )# \RAM|ram~537_combout\ $end
$var wire 1 *# \RAM|ram~538_combout\ $end
$var wire 1 +# \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 ,# \CPU|ULA1|Add1~34_cout\ $end
$var wire 1 -# \CPU|ULA1|Add1~21_sumout\ $end
$var wire 1 .# \CPU|DEC_instrucao|saida[3]~4_combout\ $end
$var wire 1 /# \CPU|DEC_instrucao|saida~5_combout\ $end
$var wire 1 0# \CPU|ULA1|Equal0~0_combout\ $end
$var wire 1 1# \CPU|ULA1|saida[0]~5_combout\ $end
$var wire 1 2# \CPU|ULA1|Equal1~0_combout\ $end
$var wire 1 3# \ROM|memROM~14_combout\ $end
$var wire 1 4# \CPU|BANCO_REG|registrador~35_combout\ $end
$var wire 1 5# \CPU|BANCO_REG|registrador~19_q\ $end
$var wire 1 6# \CPU|BANCO_REG|registrador~36_combout\ $end
$var wire 1 7# \CPU|BANCO_REG|registrador~11_q\ $end
$var wire 1 8# \CPU|BANCO_REG|registrador~32_combout\ $end
$var wire 1 9# \CPU|ULA1|Add0~22\ $end
$var wire 1 :# \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 ;# \CPU|ULA1|Add1~22\ $end
$var wire 1 <# \CPU|ULA1|Add1~25_sumout\ $end
$var wire 1 =# \CPU|ULA1|saida[1]~6_combout\ $end
$var wire 1 ># \CPU|BANCO_REG|registrador~20_q\ $end
$var wire 1 ?# \CPU|BANCO_REG|registrador~12_q\ $end
$var wire 1 @# \CPU|BANCO_REG|registrador~33_combout\ $end
$var wire 1 A# \CPU|ULA1|Add0~26\ $end
$var wire 1 B# \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 C# \CPU|ULA1|Add1~26\ $end
$var wire 1 D# \CPU|ULA1|Add1~29_sumout\ $end
$var wire 1 E# \CPU|ULA1|saida[2]~7_combout\ $end
$var wire 1 F# \CPU|BANCO_REG|registrador~21_q\ $end
$var wire 1 G# \CPU|BANCO_REG|registrador~13_q\ $end
$var wire 1 H# \CPU|BANCO_REG|registrador~34_combout\ $end
$var wire 1 I# \CPU|ULA1|Add0~30\ $end
$var wire 1 J# \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 K# \CPU|ULA1|saida[3]~0_combout\ $end
$var wire 1 L# \CPU|BANCO_REG|registrador~22_q\ $end
$var wire 1 M# \CPU|BANCO_REG|registrador~14_q\ $end
$var wire 1 N# \CPU|BANCO_REG|registrador~27_combout\ $end
$var wire 1 O# \RAM|ram~18_q\ $end
$var wire 1 P# \RAM|ram~527_combout\ $end
$var wire 1 Q# \RAM|ram~528_combout\ $end
$var wire 1 R# \CPU|ULA1|Add1~30\ $end
$var wire 1 S# \CPU|ULA1|Add1~1_sumout\ $end
$var wire 1 T# \RAM|ram~19_q\ $end
$var wire 1 U# \RAM|ram~529_combout\ $end
$var wire 1 V# \RAM|ram~530_combout\ $end
$var wire 1 W# \CPU|ULA1|Add0~2\ $end
$var wire 1 X# \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 Y# \CPU|MUX_EntradaB_ULA|saida_MUX[4]~0_combout\ $end
$var wire 1 Z# \CPU|ULA1|saida[4]~1_combout\ $end
$var wire 1 [# \CPU|BANCO_REG|registrador~23_q\ $end
$var wire 1 \# \CPU|BANCO_REG|registrador~15_q\ $end
$var wire 1 ]# \CPU|BANCO_REG|registrador~28_combout\ $end
$var wire 1 ^# \CPU|ULA1|Add1~2\ $end
$var wire 1 _# \CPU|ULA1|Add1~5_sumout\ $end
$var wire 1 `# \RAM|ram~20_q\ $end
$var wire 1 a# \RAM|ram~531_combout\ $end
$var wire 1 b# \RAM|ram~532_combout\ $end
$var wire 1 c# \RAM|ram~533_combout\ $end
$var wire 1 d# \CPU|ULA1|Add0~6\ $end
$var wire 1 e# \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 f# \CPU|MUX_EntradaB_ULA|saida_MUX[5]~1_combout\ $end
$var wire 1 g# \CPU|ULA1|saida[5]~2_combout\ $end
$var wire 1 h# \CPU|BANCO_REG|registrador~24_q\ $end
$var wire 1 i# \CPU|BANCO_REG|registrador~16_q\ $end
$var wire 1 j# \CPU|BANCO_REG|registrador~29_combout\ $end
$var wire 1 k# \CPU|ULA1|Add1~6\ $end
$var wire 1 l# \CPU|ULA1|Add1~9_sumout\ $end
$var wire 1 m# \RAM|ram~21_q\ $end
$var wire 1 n# \RAM|ram~534_combout\ $end
$var wire 1 o# \RAM|ram~535_combout\ $end
$var wire 1 p# \CPU|ULA1|Add0~10\ $end
$var wire 1 q# \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 r# \CPU|ULA1|saida[6]~3_combout\ $end
$var wire 1 s# \CPU|BANCO_REG|registrador~25_q\ $end
$var wire 1 t# \CPU|BANCO_REG|registrador~17_q\ $end
$var wire 1 u# \CPU|BANCO_REG|registrador~30_combout\ $end
$var wire 1 v# \CPU|ULA1|Add1~10\ $end
$var wire 1 w# \CPU|ULA1|Add1~13_sumout\ $end
$var wire 1 x# \RAM|ram~22_q\ $end
$var wire 1 y# \RAM|ram~551_combout\ $end
$var wire 1 z# \RAM|ram~536_combout\ $end
$var wire 1 {# \CPU|ULA1|Add0~14\ $end
$var wire 1 |# \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 }# \CPU|ULA1|saida[7]~4_combout\ $end
$var wire 1 ~# \CPU|BANCO_REG|registrador~26_q\ $end
$var wire 1 !$ \CPU|BANCO_REG|registrador~18_q\ $end
$var wire 1 "$ \CPU|BANCO_REG|registrador~31_combout\ $end
$var wire 1 #$ \CPU|ULA1|Add1~14\ $end
$var wire 1 $$ \CPU|ULA1|Add1~17_sumout\ $end
$var wire 1 %$ \CPU|ULA1|flagzero~0_combout\ $end
$var wire 1 &$ \CPU|ULA1|flagzero~combout\ $end
$var wire 1 '$ \CPU|DEC_instrucao|saida[2]~0_combout\ $end
$var wire 1 ($ \CPU|REG_FLAG_ZERO|DOUT~q\ $end
$var wire 1 )$ \CPU|REG_FLAG_LESS|DOUT~q\ $end
$var wire 1 *$ \CPU|DEC_instrucao|saida_desvio[0]~0_combout\ $end
$var wire 1 +$ \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 ,$ \CPU|MUX_PC|saida_MUX[1]~1_combout\ $end
$var wire 1 -$ \ROM|memROM~0_combout\ $end
$var wire 1 .$ \ROM|memROM~2_combout\ $end
$var wire 1 /$ \CPU|DEC_instrucao|Equal13~0_combout\ $end
$var wire 1 0$ \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 1$ \CPU|MUX_PC|saida_MUX[0]~0_combout\ $end
$var wire 1 2$ \CPU|PC|DOUT\ [8] $end
$var wire 1 3$ \CPU|PC|DOUT\ [7] $end
$var wire 1 4$ \CPU|PC|DOUT\ [6] $end
$var wire 1 5$ \CPU|PC|DOUT\ [5] $end
$var wire 1 6$ \CPU|PC|DOUT\ [4] $end
$var wire 1 7$ \CPU|PC|DOUT\ [3] $end
$var wire 1 8$ \CPU|PC|DOUT\ [2] $end
$var wire 1 9$ \CPU|PC|DOUT\ [1] $end
$var wire 1 :$ \CPU|PC|DOUT\ [0] $end
$var wire 1 ;$ \RAM|ALT_INV_ram~541_combout\ $end
$var wire 1 <$ \RAM|ALT_INV_ram~540_combout\ $end
$var wire 1 =$ \ROM|ALT_INV_memROM~15_combout\ $end
$var wire 1 >$ \CPU|MUX_EntradaB_ULA|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 ?$ \ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 @$ \CPU|ULA1|ALT_INV_Equal0~0_combout\ $end
$var wire 1 A$ \CPU|DEC_instrucao|ALT_INV_saida~5_combout\ $end
$var wire 1 B$ \CPU|DEC_instrucao|ALT_INV_saida[3]~4_combout\ $end
$var wire 1 C$ \RAM|ALT_INV_ram~539_combout\ $end
$var wire 1 D$ \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 E$ \CPU|BANCO_REG|ALT_INV_registrador~34_combout\ $end
$var wire 1 F$ \RAM|ALT_INV_ram~16_q\ $end
$var wire 1 G$ \CPU|BANCO_REG|ALT_INV_registrador~33_combout\ $end
$var wire 1 H$ \RAM|ALT_INV_ram~538_combout\ $end
$var wire 1 I$ \RAM|ALT_INV_ram~537_combout\ $end
$var wire 1 J$ \RAM|ALT_INV_ram~15_q\ $end
$var wire 1 K$ \CPU|BANCO_REG|ALT_INV_registrador~32_combout\ $end
$var wire 1 L$ \RAM|ALT_INV_ram~536_combout\ $end
$var wire 1 M$ \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 N$ \CPU|BANCO_REG|ALT_INV_registrador~31_combout\ $end
$var wire 1 O$ \RAM|ALT_INV_ram~535_combout\ $end
$var wire 1 P$ \RAM|ALT_INV_ram~534_combout\ $end
$var wire 1 Q$ \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 R$ \CPU|BANCO_REG|ALT_INV_registrador~30_combout\ $end
$var wire 1 S$ \CPU|MUX_EntradaB_ULA|ALT_INV_saida_MUX[5]~1_combout\ $end
$var wire 1 T$ \RAM|ALT_INV_ram~533_combout\ $end
$var wire 1 U$ \RAM|ALT_INV_ram~532_combout\ $end
$var wire 1 V$ \RAM|ALT_INV_ram~531_combout\ $end
$var wire 1 W$ \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 X$ \CPU|BANCO_REG|ALT_INV_registrador~29_combout\ $end
$var wire 1 Y$ \CPU|MUX_EntradaB_ULA|ALT_INV_saida_MUX[4]~0_combout\ $end
$var wire 1 Z$ \RAM|ALT_INV_ram~530_combout\ $end
$var wire 1 [$ \RAM|ALT_INV_ram~529_combout\ $end
$var wire 1 \$ \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 ]$ \CPU|DEC_instrucao|ALT_INV_saida[1]~3_combout\ $end
$var wire 1 ^$ \CPU|DEC_instrucao|ALT_INV_Equal13~2_combout\ $end
$var wire 1 _$ \CPU|BANCO_REG|ALT_INV_registrador~28_combout\ $end
$var wire 1 `$ \CPU|DEC_instrucao|ALT_INV_saida[3]~2_combout\ $end
$var wire 1 a$ \CPU|BANCO_REG|ALT_INV_registrador~27_combout\ $end
$var wire 1 b$ \RAM|ALT_INV_ram~528_combout\ $end
$var wire 1 c$ \RAM|ALT_INV_ram~527_combout\ $end
$var wire 1 d$ \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 e$ \CPU|DEC_instrucao|ALT_INV_saida~1_combout\ $end
$var wire 1 f$ \CPU|DEC_instrucao|ALT_INV_Equal13~1_combout\ $end
$var wire 1 g$ \CPU|ULA1|ALT_INV_flagzero~0_combout\ $end
$var wire 1 h$ \ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 i$ \ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 j$ \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 k$ \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 l$ \CPU|DEC_instrucao|ALT_INV_saida_desvio[0]~0_combout\ $end
$var wire 1 m$ \CPU|REG_FLAG_LESS|ALT_INV_DOUT~q\ $end
$var wire 1 n$ \CPU|REG_FLAG_ZERO|ALT_INV_DOUT~q\ $end
$var wire 1 o$ \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 p$ \CPU|DEC_instrucao|ALT_INV_Equal13~0_combout\ $end
$var wire 1 q$ \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 r$ \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 s$ \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 t$ \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 u$ \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 v$ \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 w$ \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 x$ \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 y$ \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 z$ \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 {$ \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 |$ \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 }$ \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 ~$ \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 !% \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 "% \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 #% \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 $% \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 %% \RAM|ALT_INV_ram~551_combout\ $end
$var wire 1 &% \RAM|ALT_INV_ram~547_combout\ $end
$var wire 1 '% \RAM|ALT_INV_ram~543_combout\ $end
$var wire 1 (% \CPU|BANCO_REG|ALT_INV_registrador~13_q\ $end
$var wire 1 )% \CPU|BANCO_REG|ALT_INV_registrador~21_q\ $end
$var wire 1 *% \CPU|BANCO_REG|ALT_INV_registrador~12_q\ $end
$var wire 1 +% \CPU|BANCO_REG|ALT_INV_registrador~20_q\ $end
$var wire 1 ,% \CPU|BANCO_REG|ALT_INV_registrador~11_q\ $end
$var wire 1 -% \CPU|BANCO_REG|ALT_INV_registrador~19_q\ $end
$var wire 1 .% \CPU|BANCO_REG|ALT_INV_registrador~18_q\ $end
$var wire 1 /% \CPU|BANCO_REG|ALT_INV_registrador~26_q\ $end
$var wire 1 0% \CPU|BANCO_REG|ALT_INV_registrador~17_q\ $end
$var wire 1 1% \CPU|BANCO_REG|ALT_INV_registrador~25_q\ $end
$var wire 1 2% \CPU|BANCO_REG|ALT_INV_registrador~16_q\ $end
$var wire 1 3% \CPU|BANCO_REG|ALT_INV_registrador~24_q\ $end
$var wire 1 4% \CPU|BANCO_REG|ALT_INV_registrador~15_q\ $end
$var wire 1 5% \CPU|BANCO_REG|ALT_INV_registrador~23_q\ $end
$var wire 1 6% \CPU|BANCO_REG|ALT_INV_registrador~14_q\ $end
$var wire 1 7% \CPU|BANCO_REG|ALT_INV_registrador~22_q\ $end
$var wire 1 8% \CPU|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 9% \CPU|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 :% \CPU|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 ;% \CPU|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 <% \CPU|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 =% \CPU|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 >% \CPU|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 ?% \CPU|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 @% \CPU|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 A% \CPU|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 B% \CPU|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 C% \CPU|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 D% \CPU|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 E% \CPU|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 F% \CPU|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 G% \CPU|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 H% \CPU|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0n
1o
xp
1q
1r
1s
1t
1u
1v
1w
0|
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
1'"
0("
0)"
0*"
0+"
0,"
0-"
1."
0/"
00"
01"
02"
03"
04"
15"
06"
07"
08"
09"
0:"
0;"
1<"
0="
0>"
0?"
0@"
0A"
0B"
1C"
0D"
0E"
0F"
0G"
0H"
0I"
1J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
1T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
1\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
1q"
0r"
0s"
1t"
1u"
0v"
0w"
0x"
1y"
0z"
0{"
0|"
0}"
1~"
0!#
0"#
1##
1$#
0%#
0&#
0'#
0(#
0)#
0*#
1+#
1,#
1-#
0.#
1/#
00#
11#
12#
03#
04#
05#
16#
07#
08#
09#
0:#
0;#
1<#
0=#
0>#
0?#
0@#
0A#
1B#
0C#
0D#
1E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
1S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
1_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
1l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
1w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
1$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
10$
11$
0;$
1<$
1=$
0>$
1?$
1@$
0A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
0^$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
0j$
1k$
1l$
1m$
1n$
0o$
1p$
0q$
0r$
1s$
1t$
1u$
1v$
1w$
0x$
1y$
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1,%
1-%
1.%
1/%
10%
11%
12%
13%
14%
15%
16%
17%
18%
09%
0:%
0;%
0<%
0=%
0>%
0?%
1@%
1A%
1B%
1C%
1D%
1E%
1F%
1G%
0H%
0M
0N
0O
0P
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0x
0y
0z
0{
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
1)!
0*!
0+!
0,!
0-!
0.!
0/!
10!
01!
02!
03!
04!
05!
06!
17!
08!
09!
0:!
0;!
0<!
0=!
1>!
0?!
0@!
0A!
0B!
0C!
0D!
1E!
0F!
0G!
0H!
0I!
0J!
0K!
1L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
02$
03$
04$
05$
06$
07$
08$
09$
0:$
1z$
1{$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1#
0$
0%
0&
0'
0(
0)
1*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
$end
#10000
0!
0w
0T"
#20000
1!
1w
1T"
17#
1G#
1:$
0$%
0(%
0,%
18#
1H#
00$
1W"
0\"
1|"
0~"
1-$
0y$
1o$
1j$
1H%
0E$
0K$
1K"
1+$
0B#
1I#
0##
1R#
1;#
01#
01$
1.$
0G%
1e!
0w$
1>$
1c
1,$
0<#
1C#
0S#
1^#
1J#
1B#
0I#
0E#
0y"
0/#
06#
1?%
19%
0_#
1k#
1D#
1A$
1^$
0J#
08%
1>%
02#
0l#
1v#
1=%
0w#
1#$
1<%
0$$
1;%
#30000
0!
0w
0T"
#40000
1!
1w
1T"
1}"
1(#
19$
0:$
1$%
0#%
0J$
0D$
1!#
1)#
0+$
1X"
13#
08#
0H#
10$
0W"
1\"
0|"
1~"
0-$
1y$
0o$
0j$
0H%
1E$
1K$
0?$
1G%
0I$
0'%
0K"
1L"
1+$
0X"
1]"
1"#
0,$
0B#
0D#
0!#
0+#
0-#
11$
0.$
0F%
0G%
0e!
1d!
0]"
1w$
1:%
1'%
18%
0C$
0c
1b
1,$
1^"
1F%
0"#
1%$
1y"
1/#
14#
0^"
0A$
0^$
0g$
1C$
1&$
1##
1+#
1-#
0;#
11#
1D#
0R#
12#
08%
0:%
0>$
1S#
0^#
1<#
0C#
1B#
1E#
0%$
09%
0?%
0D#
1_#
0k#
1g$
0&$
0>%
18%
1l#
0v#
0=%
1w#
0#$
0<%
1$$
0;%
#50000
0!
0w
0T"
#60000
1!
1w
1T"
15#
1F#
1:$
0$%
0)%
0-%
18#
1H#
00$
1W"
0\"
1r"
0t"
0~"
1o$
1r$
0v$
1j$
1H%
0E$
0K$
1K"
0+$
1X"
0B#
1I#
0##
1R#
1s"
1'$
0u"
1w"
1!#
1*#
1;#
01#
01$
1G%
1e!
1]"
0H$
0'%
0e$
1q$
0u$
1>$
1c
0,$
0<#
1C#
0S#
1^#
1J#
0F%
1B#
0I#
0E#
0y"
0/#
04#
1z"
1"#
1?%
19%
1^"
0_#
1k#
1D#
0C$
0]$
1A$
1^$
0J#
08%
1>%
0+#
19#
0-#
11#
10#
1##
0D#
0l#
1v#
1=%
18%
0>$
0@$
1:%
0w#
1#$
1:#
01#
1r#
1}#
0B#
1I#
1%$
1<%
0$$
0g$
0r#
1J#
1;%
0}#
1&$
#70000
0!
0w
0T"
#80000
1!
1w
1T"
18$
1($
09$
0:$
1$%
1#%
0n$
0"%
0]"
1Y"
1+$
0X"
03#
1U"
10$
0W"
1_"
1-$
0y$
0h$
0H%
0t$
1?$
0G%
1F%
0K"
0L"
1M"
0+$
1]"
0Y"
1Z"
0^"
1,$
1V"
11$
0"#
0$#
1'#
0)#
0w"
0'$
1.$
0E%
0F%
1G%
0e!
0d!
1c!
0Z"
0w$
1e$
1I$
0&%
1;$
1C$
0s$
0c
0b
1a
0,$
1^"
1["
1E%
0##
1D#
0'#
0:#
1A#
1<#
0C#
0*#
0z"
00#
02#
0["
1@$
1]$
1H$
09%
1&%
08%
1>$
0D#
1B#
0B#
0%$
1+#
09#
1-#
1:#
0A#
0<#
1C#
18%
19%
0:%
1g$
1D#
1B#
0I#
0:#
0&$
08%
0J#
#90000
0!
0w
0T"
#100000
1!
1w
1T"
1:$
0$%
0U"
00$
1W"
0_"
0r"
0-$
1y$
1v$
1h$
1H%
1t$
1K"
1+$
0V"
01$
0s"
1v"
0.$
0G%
1e!
1w$
0f$
1u$
1s$
1c
1,$
1"#
1$#
1)#
1.#
0B$
0I$
0;$
0C$
1*#
0H$
0+#
19#
0-#
11#
1:%
1:#
#110000
0!
0w
0T"
#120000
1!
1w
1T"
19$
0:$
1$%
0#%
0+$
1X"
10$
0W"
1\"
1m"
1r"
1t"
1-$
0y$
0r$
0v$
0=$
0j$
0H%
1G%
0K"
1L"
1+$
0X"
0]"
1Y"
0,$
11$
0!#
0*#
1n"
1s"
1u"
0v"
1.$
1F%
0G%
0e!
1d!
1Z"
1]"
0Y"
0w$
1f$
0q$
0u$
0i$
1H$
1'%
0c
1b
1,$
0^"
0F%
0E%
0"#
1+#
09#
1-#
01#
0)#
0.#
0Z"
1["
1^"
1E%
1B$
1I$
0:%
1C$
0:#
0["
#130000
0!
0w
0T"
#140000
1!
1w
1T"
1:$
0$%
00$
1W"
0\"
0m"
0r"
0t"
0-$
1y$
1r$
1v$
1=$
1j$
1H%
1K"
0+$
1X"
01$
0n"
0s"
0u"
1v"
0.$
1G%
1e!
0]"
1Y"
1w$
0f$
1q$
1u$
1i$
1c
0,$
1F%
1!#
1)#
1.#
1Z"
0^"
0E%
0B$
0I$
0'%
1"#
1*#
1["
0H$
0C$
0+#
19#
0-#
11#
1:%
1:#
#150000
0!
0w
0T"
#160000
1!
1w
1T"
17$
08$
09$
0:$
1$%
1#%
1"%
0!%
0Z"
1`"
1]"
0Y"
1+$
0X"
1U"
10$
0W"
1\"
1m"
1t"
1{"
0k$
0r$
0=$
0j$
0H%
0t$
0G%
0F%
1E%
0K"
0L"
0M"
1N"
0+$
0]"
1Z"
0`"
1o"
0["
1V"
11$
1^"
0*#
1n"
1u"
0v"
0!#
0$#
0)#
1,$
0D%
0E%
1F%
1G%
0e!
0d!
0c!
1b!
0o"
1I$
1;$
1'%
1f$
0q$
0i$
1H$
0s$
0c
0b
0a
1`
0,$
0^"
1["
1p"
1D%
1+#
09#
1-#
01#
1*$
0.#
0"#
0p"
1C$
1B$
0l$
0:%
0:#
1^"
1p"
1,$
01$
#170000
0!
0w
0T"
#180000
1!
1w
1T"
18$
16$
19$
0#%
0~$
0"%
1]"
1o"
0n"
0q"
0U"
1+$
0\"
0m"
0t"
0{"
1k$
1r$
1=$
1j$
0G%
1t$
1x$
1i$
0D%
0F%
1L"
1O"
1M"
0p"
0V"
0^"
0u"
1v"
1!#
0,$
1d!
1a!
1c!
0'%
0f$
1q$
1s$
1b
1a
1_
0["
1$#
1)#
0*$
1.#
1"#
0C$
0B$
1l$
0I$
0;$
1*#
1["
1^"
1p"
1,$
11$
0H$
0+#
19#
0-#
11#
1:%
1:#
#190000
0!
0w
0T"
#200000
1!
1w
1T"
1:$
0$%
00$
1W"
1H%
1K"
0+$
1X"
01$
1G%
1e!
0]"
1Y"
1c
0,$
1F%
0Z"
1`"
0^"
1E%
0o"
1a"
0["
1D%
1b"
0p"
0C%
1c"
#210000
0!
0w
0T"
#220000
1!
1w
1T"
07$
08$
15$
06$
09$
0:$
1$%
1#%
1~$
0}$
1"%
1!%
1Z"
0`"
1]"
0Y"
0b"
1d"
1o"
0a"
1+$
0X"
10$
0W"
1t"
0r$
0H%
0G%
0D%
1C%
0F%
0E%
0K"
0L"
0O"
1P"
0M"
0N"
0+$
0]"
1b"
0d"
1e"
0Z"
0o"
1["
1^"
0c"
1p"
1,$
11$
1D%
1E%
0B%
0C%
1F%
1G%
0e!
0d!
0a!
1`!
0c!
0b!
0e"
0c
0b
0a
0`
0_
1^
0,$
0^"
1c"
1f"
0["
0p"
1B%
0f"
#230000
0!
0w
0T"
#240000
1!
1w
1T"
1:$
0$%
00$
1W"
1-$
0y$
1H%
1K"
1+$
01$
0G%
1e!
1c
1,$
#250000
0!
0w
0T"
#260000
1!
1w
1T"
19$
0:$
1$%
0#%
0+$
1X"
10$
0W"
0-$
1y$
0H%
1G%
0K"
1L"
1+$
0X"
1]"
0,$
11$
0F%
0G%
0e!
1d!
0]"
0c
1b
1,$
1^"
1F%
0^"
#270000
0!
0w
0T"
#280000
1!
1w
1T"
1:$
0$%
00$
1W"
1r"
0t"
1r$
0v$
1H%
1K"
0+$
1X"
01$
1G%
1e!
1]"
1c
0,$
0F%
1^"
#290000
0!
0w
0T"
#300000
1!
1w
1T"
18$
09$
0:$
1$%
1#%
0"%
0]"
1Y"
1+$
0X"
1U"
10$
0W"
1-$
0y$
0H%
0t$
0G%
1F%
0K"
0L"
1M"
0+$
1]"
0Y"
1Z"
0^"
1,$
11$
0E%
0F%
1G%
0e!
0d!
1c!
0Z"
0c
0b
1a
0,$
1^"
1["
1E%
0["
#310000
0!
0w
0T"
#320000
1!
1w
1T"
1:$
0$%
0U"
00$
1W"
0r"
0-$
1y$
1v$
1H%
1t$
1K"
1+$
01$
0G%
1e!
1c
1,$
#330000
0!
0w
0T"
#340000
1!
1w
1T"
19$
0:$
1$%
0#%
0+$
1X"
10$
0W"
1m"
1r"
1t"
1-$
0y$
0r$
0v$
0=$
0H%
1G%
0K"
1L"
1+$
0X"
0]"
1Y"
0,$
11$
1F%
0G%
0e!
1d!
1Z"
1]"
0Y"
0c
1b
1,$
0^"
0F%
0E%
0Z"
1["
1^"
1E%
0["
#350000
0!
0w
0T"
#360000
1!
1w
1T"
1:$
0$%
00$
1W"
0m"
0r"
0t"
0-$
1y$
1r$
1v$
1=$
1H%
1K"
0+$
1X"
01$
1G%
1e!
0]"
1Y"
1c
0,$
1F%
1Z"
0^"
0E%
1["
#370000
0!
0w
0T"
#380000
1!
1w
1T"
17$
08$
09$
0:$
1$%
1#%
1"%
0!%
0Z"
1`"
1]"
0Y"
1+$
0X"
1U"
10$
0W"
1m"
1t"
0r$
0=$
0H%
0t$
0G%
0F%
1E%
0K"
0L"
0M"
1N"
0+$
0]"
1Z"
0`"
1o"
0["
1^"
1,$
11$
0D%
0E%
1F%
1G%
0e!
0d!
0c!
1b!
0o"
0c
0b
0a
1`
0,$
0^"
1["
1p"
1D%
0p"
#390000
0!
0w
0T"
#400000
1!
1w
1T"
1:$
0$%
0U"
00$
1W"
0m"
0t"
1r$
1=$
1H%
1t$
1K"
1+$
01$
0G%
1e!
1c
1,$
#410000
0!
0w
0T"
#420000
1!
1w
1T"
19$
0:$
1$%
0#%
0+$
1X"
10$
0W"
0H%
1G%
0K"
1L"
1+$
0X"
1]"
0,$
11$
0F%
0G%
0e!
1d!
0]"
0c
1b
1,$
1^"
1F%
0^"
#430000
0!
0w
0T"
#440000
1!
1w
1T"
1:$
0$%
00$
1W"
1H%
1K"
0+$
1X"
01$
1G%
1e!
1]"
1c
0,$
0F%
1^"
#450000
0!
0w
0T"
#460000
1!
1w
1T"
18$
09$
0:$
1$%
1#%
0"%
0]"
1Y"
1+$
0X"
10$
0W"
0H%
0G%
1F%
0K"
0L"
1M"
0+$
1]"
0Y"
0Z"
1`"
0^"
1,$
11$
1E%
0F%
1G%
0e!
0d!
1c!
1o"
1Z"
0`"
0c
0b
1a
0,$
1^"
0["
0E%
0D%
0o"
1p"
1["
1D%
0p"
#470000
0!
0w
0T"
#480000
1!
1w
1T"
1:$
0$%
00$
1W"
1H%
1K"
1+$
01$
0G%
1e!
1c
1,$
#490000
0!
0w
0T"
#500000
1!
1w
1T"
19$
0:$
1$%
0#%
0+$
1X"
10$
0W"
0H%
1G%
0K"
1L"
1+$
0X"
0]"
1Y"
0,$
11$
1F%
0G%
0e!
1d!
0Z"
1`"
1]"
0Y"
0c
1b
1,$
0^"
0F%
1E%
1Z"
0`"
1o"
0["
1^"
0D%
0E%
0o"
1["
1p"
1D%
0p"
#510000
0!
0w
0T"
#520000
1!
1w
1T"
1:$
0$%
00$
1W"
1H%
1K"
0+$
1X"
01$
1G%
1e!
0]"
1Y"
1c
0,$
1F%
0Z"
1`"
0^"
1E%
1o"
0["
0D%
1p"
#530000
0!
0w
0T"
#540000
1!
1w
1T"
07$
08$
16$
09$
0:$
1$%
1#%
0~$
1"%
1!%
1Z"
0`"
1]"
0Y"
0o"
1a"
1+$
0X"
10$
0W"
1t"
0r$
0H%
0G%
1D%
0F%
0E%
0K"
0L"
1O"
0M"
0N"
0+$
0]"
0b"
1d"
0Z"
1o"
0a"
1["
1^"
0p"
1,$
11$
0D%
1E%
1C%
1F%
1G%
0e!
0d!
1a!
0c!
0b!
1b"
0d"
1e"
0c
0b
0a
0`
1_
0,$
0^"
0c"
0["
1p"
0B%
0C%
0e"
1c"
1f"
1B%
0f"
#550000
0!
0w
0T"
#560000
1!
1w
1T"
1:$
0$%
00$
1W"
1-$
0y$
1H%
1K"
1+$
01$
0G%
1e!
1c
1,$
#570000
0!
0w
0T"
#580000
1!
1w
1T"
19$
0:$
1$%
0#%
0+$
1X"
10$
0W"
0-$
1y$
0H%
1G%
0K"
1L"
1+$
0X"
1]"
0,$
11$
0F%
0G%
0e!
1d!
0]"
0c
1b
1,$
1^"
1F%
0^"
#590000
0!
0w
0T"
#600000
1!
1w
1T"
1:$
0$%
00$
1W"
1r"
0t"
1r$
0v$
1H%
1K"
0+$
1X"
01$
1G%
1e!
1]"
1c
0,$
0F%
1^"
#610000
0!
0w
0T"
#620000
1!
1w
1T"
18$
09$
0:$
1$%
1#%
0"%
0]"
1Y"
1+$
0X"
1U"
10$
0W"
1-$
0y$
0H%
0t$
0G%
1F%
0K"
0L"
1M"
0+$
1]"
0Y"
1Z"
0^"
1,$
11$
0E%
0F%
1G%
0e!
0d!
1c!
0Z"
0c
0b
1a
0,$
1^"
1["
1E%
0["
#630000
0!
0w
0T"
#640000
1!
1w
1T"
1:$
0$%
0U"
00$
1W"
0r"
0-$
1y$
1v$
1H%
1t$
1K"
1+$
01$
0G%
1e!
1c
1,$
#650000
0!
0w
0T"
#660000
1!
1w
1T"
19$
0:$
1$%
0#%
0+$
1X"
10$
0W"
1m"
1r"
1t"
1-$
0y$
0r$
0v$
0=$
0H%
1G%
0K"
1L"
1+$
0X"
0]"
1Y"
0,$
11$
1F%
0G%
0e!
1d!
1Z"
1]"
0Y"
0c
1b
1,$
0^"
0F%
0E%
0Z"
1["
1^"
1E%
0["
#670000
0!
0w
0T"
#680000
1!
1w
1T"
1:$
0$%
00$
1W"
0m"
0r"
0t"
0-$
1y$
1r$
1v$
1=$
1H%
1K"
0+$
1X"
01$
1G%
1e!
0]"
1Y"
1c
0,$
1F%
1Z"
0^"
0E%
1["
#690000
0!
0w
0T"
#700000
1!
1w
1T"
17$
08$
09$
0:$
1$%
1#%
1"%
0!%
0Z"
1`"
1]"
0Y"
1+$
0X"
1U"
10$
0W"
1m"
1t"
0r$
0=$
0H%
0t$
0G%
0F%
1E%
0K"
0L"
0M"
1N"
0+$
0]"
1Z"
0`"
0o"
1a"
0["
1^"
1,$
11$
1D%
0E%
1F%
1G%
0e!
0d!
0c!
1b!
0b"
1d"
1o"
0a"
0c
0b
0a
1`
0,$
0^"
1["
0p"
0D%
1C%
1b"
0d"
1e"
0c"
1p"
0B%
0C%
0e"
1c"
1f"
1B%
0f"
#710000
0!
0w
0T"
#720000
1!
1w
1T"
1:$
0$%
0U"
00$
1W"
0m"
0t"
1r$
1=$
1H%
1t$
1K"
1+$
01$
0G%
1e!
1c
1,$
#730000
0!
0w
0T"
#740000
1!
1w
1T"
19$
0:$
1$%
0#%
0+$
1X"
10$
0W"
0H%
1G%
0K"
1L"
1+$
0X"
1]"
0,$
11$
0F%
0G%
0e!
1d!
0]"
0c
1b
1,$
1^"
1F%
0^"
#750000
0!
0w
0T"
#760000
1!
1w
1T"
1:$
0$%
00$
1W"
1H%
1K"
0+$
1X"
01$
1G%
1e!
1]"
1c
0,$
0F%
1^"
#770000
0!
0w
0T"
#780000
1!
1w
1T"
18$
09$
0:$
1$%
1#%
0"%
0]"
1Y"
1+$
0X"
10$
0W"
0H%
0G%
1F%
0K"
0L"
1M"
0+$
1]"
0Y"
0Z"
1`"
0^"
1,$
11$
1E%
0F%
1G%
0e!
0d!
1c!
0o"
1a"
1Z"
0`"
0c
0b
1a
0,$
1^"
0["
0E%
1D%
1o"
0a"
0b"
1d"
0p"
1["
1C%
0D%
1e"
1b"
0d"
1p"
0c"
0C%
0B%
0e"
1f"
1c"
1B%
0f"
#790000
0!
0w
0T"
#800000
1!
1w
1T"
1:$
0$%
00$
1W"
1H%
1K"
1+$
01$
0G%
1e!
1c
1,$
#810000
0!
0w
0T"
#820000
1!
1w
1T"
19$
0:$
1$%
0#%
0+$
1X"
10$
0W"
0H%
1G%
0K"
1L"
1+$
0X"
0]"
1Y"
0,$
11$
1F%
0G%
0e!
1d!
0Z"
1`"
1]"
0Y"
0c
1b
1,$
0^"
0F%
1E%
1Z"
0`"
0o"
1a"
0["
1^"
1D%
0E%
0b"
1d"
1o"
0a"
1["
0p"
0D%
1C%
1b"
0d"
1e"
0c"
1p"
0B%
0C%
0e"
1c"
1f"
1B%
0f"
#830000
0!
0w
0T"
#840000
1!
1w
1T"
1:$
0$%
00$
1W"
1H%
1K"
0+$
1X"
01$
1G%
1e!
0]"
1Y"
1c
0,$
1F%
0Z"
1`"
0^"
1E%
0o"
1a"
0["
1D%
0b"
1d"
0p"
1C%
1e"
0c"
0B%
1f"
#850000
0!
0w
0T"
#860000
1!
1w
1T"
07$
08$
05$
14$
06$
09$
0:$
1$%
1#%
1~$
0|$
1}$
1"%
1!%
1Z"
0`"
1]"
0Y"
1b"
0d"
0e"
1g"
1o"
0a"
1+$
0X"
10$
0W"
1t"
0r$
0H%
0G%
0D%
1B%
0C%
0F%
0E%
0K"
0L"
0O"
1Q"
0P"
0M"
0N"
0+$
0]"
0b"
1h"
1e"
0g"
0Z"
0o"
1["
1^"
1c"
0f"
1p"
1,$
11$
1D%
1E%
0B%
0A%
1C%
1F%
1G%
0e!
0d!
0a!
1_!
0`!
0c!
0b!
0h"
0c
0b
0a
0`
0_
0^
1]
0,$
0^"
0c"
1i"
1f"
0["
0p"
1A%
0i"
#870000
0!
0w
0T"
#880000
1!
1w
1T"
1:$
0$%
00$
1W"
1-$
0y$
1H%
1K"
1+$
01$
0G%
1e!
1c
1,$
#890000
0!
0w
0T"
#900000
1!
1w
1T"
19$
0:$
1$%
0#%
0+$
1X"
10$
0W"
0-$
1y$
0H%
1G%
0K"
1L"
1+$
0X"
1]"
0,$
11$
0F%
0G%
0e!
1d!
0]"
0c
1b
1,$
1^"
1F%
0^"
#910000
0!
0w
0T"
#920000
1!
1w
1T"
1:$
0$%
00$
1W"
1r"
0t"
1r$
0v$
1H%
1K"
0+$
1X"
01$
1G%
1e!
1]"
1c
0,$
0F%
1^"
#930000
0!
0w
0T"
#940000
1!
1w
1T"
18$
09$
0:$
1$%
1#%
0"%
0]"
1Y"
1+$
0X"
1U"
10$
0W"
1-$
0y$
0H%
0t$
0G%
1F%
0K"
0L"
1M"
0+$
1]"
0Y"
1Z"
0^"
1,$
11$
0E%
0F%
1G%
0e!
0d!
1c!
0Z"
0c
0b
1a
0,$
1^"
1["
1E%
0["
#950000
0!
0w
0T"
#960000
1!
1w
1T"
1:$
0$%
0U"
00$
1W"
0r"
0-$
1y$
1v$
1H%
1t$
1K"
1+$
01$
0G%
1e!
1c
1,$
#970000
0!
0w
0T"
#980000
1!
1w
1T"
19$
0:$
1$%
0#%
0+$
1X"
10$
0W"
1m"
1r"
1t"
1-$
0y$
0r$
0v$
0=$
0H%
1G%
0K"
1L"
1+$
0X"
0]"
1Y"
0,$
11$
1F%
0G%
0e!
1d!
1Z"
1]"
0Y"
0c
1b
1,$
0^"
0F%
0E%
0Z"
1["
1^"
1E%
0["
#990000
0!
0w
0T"
#1000000
