// Seed: 1929409477
`define pp_5 0
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    inout id_3,
    output id_4
);
  assign id_4 = 1'd0 ? id_2 - 1'h0 : 1'd0;
  assign id_3 = 1;
endmodule
