#ifdef ___LINKER_INFO
; File: "_asm.c", produced by Gambit v4.9.2
(
409002
(C)
"_asm"
(("_asm"))
(
"UTF-8"
"_asm"
"be"
"code-block"
"deferred"
"label"
"listing"
)
(
"char-encoding"
)
(
"_asm#"
"_asm#asm-16-be"
"_asm#asm-16-le"
"_asm#asm-32"
"_asm#asm-32-be"
"_asm#asm-32-le"
"_asm#asm-64"
"_asm#asm-64-be"
"_asm#asm-64-le"
"_asm#asm-8"
"_asm#asm-assemble"
"_asm#asm-bits-16-and-up"
"_asm#asm-bits-32-and-up"
"_asm#asm-bits-8-and-up"
"_asm#asm-code-extend"
"_asm#asm-float->bits"
"_asm#asm-float->exact-exponential-format"
"_asm#asm-float->inexact-exponential-format"
"_asm#asm-inexact-+0"
"_asm#asm-inexact-+1"
"_asm#asm-inexact-+1/2"
"_asm#asm-inexact-+2"
"_asm#asm-init-code-block"
"_asm#asm-int-be"
"_asm#asm-int-le"
"_asm#asm-make-stream"
"_asm#asm-signed-lo16"
"_asm#asm-signed-lo32"
"_asm#asm-signed-lo64"
"_asm#asm-signed-lo8"
)
(
"_asm#asm-16"
"_asm#asm-UTF-8-string"
"_asm#asm-align"
"_asm#asm-assemble-to-file"
"_asm#asm-assemble-to-u8vector"
"_asm#asm-at-assembly"
"_asm#asm-bits-0-to-7"
"_asm#asm-copy-code-block"
"_asm#asm-display-listing"
"_asm#asm-f32"
"_asm#asm-f64"
"_asm#asm-inexact--2"
"_asm#asm-int"
"_asm#asm-label"
"_asm#asm-label-id"
"_asm#asm-label-name"
"_asm#asm-label-pos"
"_asm#asm-label?"
"_asm#asm-listing"
"_asm#asm-make-code-block"
"_asm#asm-make-label"
"_asm#asm-origin"
"_asm#asm-separated-list"
"_asm#asm-signed-lo"
"_asm#asm-signed16?"
"_asm#asm-signed32?"
"_asm#asm-signed8?"
"_asm#asm-unsigned-lo"
"_asm#asm-unsigned-lo16"
"_asm#asm-unsigned-lo32"
"_asm#asm-unsigned-lo64"
"_asm#asm-unsigned-lo8"
)
(
"*"
"+"
"-"
"/"
"<"
"<="
">="
"bitwise-and"
"c#compiler-internal-error"
"cadr"
"car"
"cddr"
"cdr"
"cons"
"current-output-port"
"display"
"eq?"
"error"
"exact->inexact"
"expt"
"fx*"
"fx+"
"fx-"
"fx<"
"fx="
"fx>"
"fx>="
"fxmodulo"
"fxquotient"
"inexact->exact"
"integer->char"
"list"
"make-u8vector"
"make-vector"
"map"
"modulo"
"negative?"
"newline"
"not"
"null?"
"number->string"
"number?"
"pair?"
"quotient"
"reverse"
"set-car!"
"set-cdr!"
"string-append"
"string-ref"
"string?"
"symbol->string"
"symbol?"
"truncate"
"u8vector-length"
"u8vector-ref"
"u8vector-set!"
"vector"
"vector-length"
"vector-ref"
"vector-set!"
"vector?"
"with-output-to-file"
"with-output-to-u8vector"
"write-char"
)
 ()
)
#else
#define ___VERSION 409002
#define ___MODULE_NAME "_asm"
#define ___LINKER_ID ___LNK___asm
#define ___MH_PROC ___H___asm
#define ___SCRIPT_LINE 0
#define ___SYMCOUNT 7
#define ___KEYCOUNT 1
#define ___GLOCOUNT 126
#define ___SUPCOUNT 62
#define ___CNSCOUNT 2
#define ___SUBCOUNT 22
#define ___LBLCOUNT 717
#define ___OFDCOUNT 5
#define ___MODDESCR ___REF_SUB(21)
#include "gambit.h"

___NEED_SYM(___S_UTF_2d_8)
___NEED_SYM(___S___asm)
___NEED_SYM(___S_be)
___NEED_SYM(___S_code_2d_block)
___NEED_SYM(___S_deferred)
___NEED_SYM(___S_label)
___NEED_SYM(___S_listing)

___NEED_KEY(___K_char_2d_encoding)

___NEED_GLO(___G__2a_)
___NEED_GLO(___G__2b_)
___NEED_GLO(___G__2d_)
___NEED_GLO(___G__2f_)
___NEED_GLO(___G__3c_)
___NEED_GLO(___G__3c__3d_)
___NEED_GLO(___G__3e__3d_)
___NEED_GLO(___G___asm_23_)
___NEED_GLO(___G___asm_23_asm_2d_16)
___NEED_GLO(___G___asm_23_asm_2d_16_2d_be)
___NEED_GLO(___G___asm_23_asm_2d_16_2d_le)
___NEED_GLO(___G___asm_23_asm_2d_32)
___NEED_GLO(___G___asm_23_asm_2d_32_2d_be)
___NEED_GLO(___G___asm_23_asm_2d_32_2d_le)
___NEED_GLO(___G___asm_23_asm_2d_64)
___NEED_GLO(___G___asm_23_asm_2d_64_2d_be)
___NEED_GLO(___G___asm_23_asm_2d_64_2d_le)
___NEED_GLO(___G___asm_23_asm_2d_8)
___NEED_GLO(___G___asm_23_asm_2d_UTF_2d_8_2d_string)
___NEED_GLO(___G___asm_23_asm_2d_align)
___NEED_GLO(___G___asm_23_asm_2d_assemble)
___NEED_GLO(___G___asm_23_asm_2d_assemble_2d_to_2d_file)
___NEED_GLO(___G___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___NEED_GLO(___G___asm_23_asm_2d_at_2d_assembly)
___NEED_GLO(___G___asm_23_asm_2d_bits_2d_0_2d_to_2d_7)
___NEED_GLO(___G___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
___NEED_GLO(___G___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
___NEED_GLO(___G___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
___NEED_GLO(___G___asm_23_asm_2d_code_2d_extend)
___NEED_GLO(___G___asm_23_asm_2d_copy_2d_code_2d_block)
___NEED_GLO(___G___asm_23_asm_2d_display_2d_listing)
___NEED_GLO(___G___asm_23_asm_2d_f32)
___NEED_GLO(___G___asm_23_asm_2d_f64)
___NEED_GLO(___G___asm_23_asm_2d_float_2d__3e_bits)
___NEED_GLO(___G___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___NEED_GLO(___G___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___NEED_GLO(___G___asm_23_asm_2d_inexact_2d__2b_0)
___NEED_GLO(___G___asm_23_asm_2d_inexact_2d__2b_1)
___NEED_GLO(___G___asm_23_asm_2d_inexact_2d__2b_1_2f_2)
___NEED_GLO(___G___asm_23_asm_2d_inexact_2d__2b_2)
___NEED_GLO(___G___asm_23_asm_2d_inexact_2d__2d_2)
___NEED_GLO(___G___asm_23_asm_2d_init_2d_code_2d_block)
___NEED_GLO(___G___asm_23_asm_2d_int)
___NEED_GLO(___G___asm_23_asm_2d_int_2d_be)
___NEED_GLO(___G___asm_23_asm_2d_int_2d_le)
___NEED_GLO(___G___asm_23_asm_2d_label)
___NEED_GLO(___G___asm_23_asm_2d_label_2d_id)
___NEED_GLO(___G___asm_23_asm_2d_label_2d_name)
___NEED_GLO(___G___asm_23_asm_2d_label_2d_pos)
___NEED_GLO(___G___asm_23_asm_2d_label_3f_)
___NEED_GLO(___G___asm_23_asm_2d_listing)
___NEED_GLO(___G___asm_23_asm_2d_make_2d_code_2d_block)
___NEED_GLO(___G___asm_23_asm_2d_make_2d_label)
___NEED_GLO(___G___asm_23_asm_2d_make_2d_stream)
___NEED_GLO(___G___asm_23_asm_2d_origin)
___NEED_GLO(___G___asm_23_asm_2d_separated_2d_list)
___NEED_GLO(___G___asm_23_asm_2d_signed_2d_lo)
___NEED_GLO(___G___asm_23_asm_2d_signed_2d_lo16)
___NEED_GLO(___G___asm_23_asm_2d_signed_2d_lo32)
___NEED_GLO(___G___asm_23_asm_2d_signed_2d_lo64)
___NEED_GLO(___G___asm_23_asm_2d_signed_2d_lo8)
___NEED_GLO(___G___asm_23_asm_2d_signed16_3f_)
___NEED_GLO(___G___asm_23_asm_2d_signed32_3f_)
___NEED_GLO(___G___asm_23_asm_2d_signed8_3f_)
___NEED_GLO(___G___asm_23_asm_2d_unsigned_2d_lo)
___NEED_GLO(___G___asm_23_asm_2d_unsigned_2d_lo16)
___NEED_GLO(___G___asm_23_asm_2d_unsigned_2d_lo32)
___NEED_GLO(___G___asm_23_asm_2d_unsigned_2d_lo64)
___NEED_GLO(___G___asm_23_asm_2d_unsigned_2d_lo8)
___NEED_GLO(___G_bitwise_2d_and)
___NEED_GLO(___G_c_23_compiler_2d_internal_2d_error)
___NEED_GLO(___G_cadr)
___NEED_GLO(___G_car)
___NEED_GLO(___G_cddr)
___NEED_GLO(___G_cdr)
___NEED_GLO(___G_cons)
___NEED_GLO(___G_current_2d_output_2d_port)
___NEED_GLO(___G_display)
___NEED_GLO(___G_eq_3f_)
___NEED_GLO(___G_error)
___NEED_GLO(___G_exact_2d__3e_inexact)
___NEED_GLO(___G_expt)
___NEED_GLO(___G_fx_2a_)
___NEED_GLO(___G_fx_2b_)
___NEED_GLO(___G_fx_2d_)
___NEED_GLO(___G_fx_3c_)
___NEED_GLO(___G_fx_3d_)
___NEED_GLO(___G_fx_3e_)
___NEED_GLO(___G_fx_3e__3d_)
___NEED_GLO(___G_fxmodulo)
___NEED_GLO(___G_fxquotient)
___NEED_GLO(___G_inexact_2d__3e_exact)
___NEED_GLO(___G_integer_2d__3e_char)
___NEED_GLO(___G_list)
___NEED_GLO(___G_make_2d_u8vector)
___NEED_GLO(___G_make_2d_vector)
___NEED_GLO(___G_map)
___NEED_GLO(___G_modulo)
___NEED_GLO(___G_negative_3f_)
___NEED_GLO(___G_newline)
___NEED_GLO(___G_not)
___NEED_GLO(___G_null_3f_)
___NEED_GLO(___G_number_2d__3e_string)
___NEED_GLO(___G_number_3f_)
___NEED_GLO(___G_pair_3f_)
___NEED_GLO(___G_quotient)
___NEED_GLO(___G_reverse)
___NEED_GLO(___G_set_2d_car_21_)
___NEED_GLO(___G_set_2d_cdr_21_)
___NEED_GLO(___G_string_2d_append)
___NEED_GLO(___G_string_2d_ref)
___NEED_GLO(___G_string_3f_)
___NEED_GLO(___G_symbol_2d__3e_string)
___NEED_GLO(___G_symbol_3f_)
___NEED_GLO(___G_truncate)
___NEED_GLO(___G_u8vector_2d_length)
___NEED_GLO(___G_u8vector_2d_ref)
___NEED_GLO(___G_u8vector_2d_set_21_)
___NEED_GLO(___G_vector)
___NEED_GLO(___G_vector_2d_length)
___NEED_GLO(___G_vector_2d_ref)
___NEED_GLO(___G_vector_2d_set_21_)
___NEED_GLO(___G_vector_3f_)
___NEED_GLO(___G_with_2d_output_2d_to_2d_file)
___NEED_GLO(___G_with_2d_output_2d_to_2d_u8vector)
___NEED_GLO(___G_write_2d_char)

___BEGIN_SYM
___DEF_SYM(0,___S_UTF_2d_8,"UTF-8")
___DEF_SYM(1,___S___asm,"_asm")
___DEF_SYM(2,___S_be,"be")
___DEF_SYM(3,___S_code_2d_block,"code-block")
___DEF_SYM(4,___S_deferred,"deferred")
___DEF_SYM(5,___S_label,"label")
___DEF_SYM(6,___S_listing,"listing")
___END_SYM

#define ___SYM_UTF_2d_8 ___SYM(0,___S_UTF_2d_8)
#define ___SYM___asm ___SYM(1,___S___asm)
#define ___SYM_be ___SYM(2,___S_be)
#define ___SYM_code_2d_block ___SYM(3,___S_code_2d_block)
#define ___SYM_deferred ___SYM(4,___S_deferred)
#define ___SYM_label ___SYM(5,___S_label)
#define ___SYM_listing ___SYM(6,___S_listing)

___BEGIN_KEY
___DEF_KEY(0,___K_char_2d_encoding,"char-encoding")
___END_KEY

#define ___KEY_char_2d_encoding ___KEY(0,___K_char_2d_encoding)

___BEGIN_GLO
___DEF_GLO(0,"_asm#")
___DEF_GLO(1,"_asm#asm-16")
___DEF_GLO(2,"_asm#asm-16-be")
___DEF_GLO(3,"_asm#asm-16-le")
___DEF_GLO(4,"_asm#asm-32")
___DEF_GLO(5,"_asm#asm-32-be")
___DEF_GLO(6,"_asm#asm-32-le")
___DEF_GLO(7,"_asm#asm-64")
___DEF_GLO(8,"_asm#asm-64-be")
___DEF_GLO(9,"_asm#asm-64-le")
___DEF_GLO(10,"_asm#asm-8")
___DEF_GLO(11,"_asm#asm-UTF-8-string")
___DEF_GLO(12,"_asm#asm-align")
___DEF_GLO(13,"_asm#asm-assemble")
___DEF_GLO(14,"_asm#asm-assemble-to-file")
___DEF_GLO(15,"_asm#asm-assemble-to-u8vector")
___DEF_GLO(16,"_asm#asm-at-assembly")
___DEF_GLO(17,"_asm#asm-bits-0-to-7")
___DEF_GLO(18,"_asm#asm-bits-16-and-up")
___DEF_GLO(19,"_asm#asm-bits-32-and-up")
___DEF_GLO(20,"_asm#asm-bits-8-and-up")
___DEF_GLO(21,"_asm#asm-code-extend")
___DEF_GLO(22,"_asm#asm-copy-code-block")
___DEF_GLO(23,"_asm#asm-display-listing")
___DEF_GLO(24,"_asm#asm-f32")
___DEF_GLO(25,"_asm#asm-f64")
___DEF_GLO(26,"_asm#asm-float->bits")
___DEF_GLO(27,"_asm#asm-float->exact-exponential-format")

___DEF_GLO(28,"_asm#asm-float->inexact-exponential-format")

___DEF_GLO(29,"_asm#asm-inexact-+0")
___DEF_GLO(30,"_asm#asm-inexact-+1")
___DEF_GLO(31,"_asm#asm-inexact-+1/2")
___DEF_GLO(32,"_asm#asm-inexact-+2")
___DEF_GLO(33,"_asm#asm-inexact--2")
___DEF_GLO(34,"_asm#asm-init-code-block")
___DEF_GLO(35,"_asm#asm-int")
___DEF_GLO(36,"_asm#asm-int-be")
___DEF_GLO(37,"_asm#asm-int-le")
___DEF_GLO(38,"_asm#asm-label")
___DEF_GLO(39,"_asm#asm-label-id")
___DEF_GLO(40,"_asm#asm-label-name")
___DEF_GLO(41,"_asm#asm-label-pos")
___DEF_GLO(42,"_asm#asm-label?")
___DEF_GLO(43,"_asm#asm-listing")
___DEF_GLO(44,"_asm#asm-make-code-block")
___DEF_GLO(45,"_asm#asm-make-label")
___DEF_GLO(46,"_asm#asm-make-stream")
___DEF_GLO(47,"_asm#asm-origin")
___DEF_GLO(48,"_asm#asm-separated-list")
___DEF_GLO(49,"_asm#asm-signed-lo")
___DEF_GLO(50,"_asm#asm-signed-lo16")
___DEF_GLO(51,"_asm#asm-signed-lo32")
___DEF_GLO(52,"_asm#asm-signed-lo64")
___DEF_GLO(53,"_asm#asm-signed-lo8")
___DEF_GLO(54,"_asm#asm-signed16?")
___DEF_GLO(55,"_asm#asm-signed32?")
___DEF_GLO(56,"_asm#asm-signed8?")
___DEF_GLO(57,"_asm#asm-unsigned-lo")
___DEF_GLO(58,"_asm#asm-unsigned-lo16")
___DEF_GLO(59,"_asm#asm-unsigned-lo32")
___DEF_GLO(60,"_asm#asm-unsigned-lo64")
___DEF_GLO(61,"_asm#asm-unsigned-lo8")
___DEF_GLO(62,"*")
___DEF_GLO(63,"+")
___DEF_GLO(64,"-")
___DEF_GLO(65,"/")
___DEF_GLO(66,"<")
___DEF_GLO(67,"<=")
___DEF_GLO(68,">=")
___DEF_GLO(69,"bitwise-and")
___DEF_GLO(70,"c#compiler-internal-error")
___DEF_GLO(71,"cadr")
___DEF_GLO(72,"car")
___DEF_GLO(73,"cddr")
___DEF_GLO(74,"cdr")
___DEF_GLO(75,"cons")
___DEF_GLO(76,"current-output-port")
___DEF_GLO(77,"display")
___DEF_GLO(78,"eq?")
___DEF_GLO(79,"error")
___DEF_GLO(80,"exact->inexact")
___DEF_GLO(81,"expt")
___DEF_GLO(82,"fx*")
___DEF_GLO(83,"fx+")
___DEF_GLO(84,"fx-")
___DEF_GLO(85,"fx<")
___DEF_GLO(86,"fx=")
___DEF_GLO(87,"fx>")
___DEF_GLO(88,"fx>=")
___DEF_GLO(89,"fxmodulo")
___DEF_GLO(90,"fxquotient")
___DEF_GLO(91,"inexact->exact")
___DEF_GLO(92,"integer->char")
___DEF_GLO(93,"list")
___DEF_GLO(94,"make-u8vector")
___DEF_GLO(95,"make-vector")
___DEF_GLO(96,"map")
___DEF_GLO(97,"modulo")
___DEF_GLO(98,"negative?")
___DEF_GLO(99,"newline")
___DEF_GLO(100,"not")
___DEF_GLO(101,"null?")
___DEF_GLO(102,"number->string")
___DEF_GLO(103,"number?")
___DEF_GLO(104,"pair?")
___DEF_GLO(105,"quotient")
___DEF_GLO(106,"reverse")
___DEF_GLO(107,"set-car!")
___DEF_GLO(108,"set-cdr!")
___DEF_GLO(109,"string-append")
___DEF_GLO(110,"string-ref")
___DEF_GLO(111,"string?")
___DEF_GLO(112,"symbol->string")
___DEF_GLO(113,"symbol?")
___DEF_GLO(114,"truncate")
___DEF_GLO(115,"u8vector-length")
___DEF_GLO(116,"u8vector-ref")
___DEF_GLO(117,"u8vector-set!")
___DEF_GLO(118,"vector")
___DEF_GLO(119,"vector-length")
___DEF_GLO(120,"vector-ref")
___DEF_GLO(121,"vector-set!")
___DEF_GLO(122,"vector?")
___DEF_GLO(123,"with-output-to-file")
___DEF_GLO(124,"with-output-to-u8vector")
___DEF_GLO(125,"write-char")
___END_GLO

#define ___GLO___asm_23_ ___GLO(0,___G___asm_23_)
#define ___PRM___asm_23_ ___PRM(0,___G___asm_23_)
#define ___GLO___asm_23_asm_2d_16 ___GLO(1,___G___asm_23_asm_2d_16)
#define ___PRM___asm_23_asm_2d_16 ___PRM(1,___G___asm_23_asm_2d_16)
#define ___GLO___asm_23_asm_2d_16_2d_be ___GLO(2,___G___asm_23_asm_2d_16_2d_be)
#define ___PRM___asm_23_asm_2d_16_2d_be ___PRM(2,___G___asm_23_asm_2d_16_2d_be)
#define ___GLO___asm_23_asm_2d_16_2d_le ___GLO(3,___G___asm_23_asm_2d_16_2d_le)
#define ___PRM___asm_23_asm_2d_16_2d_le ___PRM(3,___G___asm_23_asm_2d_16_2d_le)
#define ___GLO___asm_23_asm_2d_32 ___GLO(4,___G___asm_23_asm_2d_32)
#define ___PRM___asm_23_asm_2d_32 ___PRM(4,___G___asm_23_asm_2d_32)
#define ___GLO___asm_23_asm_2d_32_2d_be ___GLO(5,___G___asm_23_asm_2d_32_2d_be)
#define ___PRM___asm_23_asm_2d_32_2d_be ___PRM(5,___G___asm_23_asm_2d_32_2d_be)
#define ___GLO___asm_23_asm_2d_32_2d_le ___GLO(6,___G___asm_23_asm_2d_32_2d_le)
#define ___PRM___asm_23_asm_2d_32_2d_le ___PRM(6,___G___asm_23_asm_2d_32_2d_le)
#define ___GLO___asm_23_asm_2d_64 ___GLO(7,___G___asm_23_asm_2d_64)
#define ___PRM___asm_23_asm_2d_64 ___PRM(7,___G___asm_23_asm_2d_64)
#define ___GLO___asm_23_asm_2d_64_2d_be ___GLO(8,___G___asm_23_asm_2d_64_2d_be)
#define ___PRM___asm_23_asm_2d_64_2d_be ___PRM(8,___G___asm_23_asm_2d_64_2d_be)
#define ___GLO___asm_23_asm_2d_64_2d_le ___GLO(9,___G___asm_23_asm_2d_64_2d_le)
#define ___PRM___asm_23_asm_2d_64_2d_le ___PRM(9,___G___asm_23_asm_2d_64_2d_le)
#define ___GLO___asm_23_asm_2d_8 ___GLO(10,___G___asm_23_asm_2d_8)
#define ___PRM___asm_23_asm_2d_8 ___PRM(10,___G___asm_23_asm_2d_8)
#define ___GLO___asm_23_asm_2d_UTF_2d_8_2d_string ___GLO(11,___G___asm_23_asm_2d_UTF_2d_8_2d_string)
#define ___PRM___asm_23_asm_2d_UTF_2d_8_2d_string ___PRM(11,___G___asm_23_asm_2d_UTF_2d_8_2d_string)
#define ___GLO___asm_23_asm_2d_align ___GLO(12,___G___asm_23_asm_2d_align)
#define ___PRM___asm_23_asm_2d_align ___PRM(12,___G___asm_23_asm_2d_align)
#define ___GLO___asm_23_asm_2d_assemble ___GLO(13,___G___asm_23_asm_2d_assemble)
#define ___PRM___asm_23_asm_2d_assemble ___PRM(13,___G___asm_23_asm_2d_assemble)
#define ___GLO___asm_23_asm_2d_assemble_2d_to_2d_file ___GLO(14,___G___asm_23_asm_2d_assemble_2d_to_2d_file)
#define ___PRM___asm_23_asm_2d_assemble_2d_to_2d_file ___PRM(14,___G___asm_23_asm_2d_assemble_2d_to_2d_file)
#define ___GLO___asm_23_asm_2d_assemble_2d_to_2d_u8vector ___GLO(15,___G___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
#define ___PRM___asm_23_asm_2d_assemble_2d_to_2d_u8vector ___PRM(15,___G___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
#define ___GLO___asm_23_asm_2d_at_2d_assembly ___GLO(16,___G___asm_23_asm_2d_at_2d_assembly)
#define ___PRM___asm_23_asm_2d_at_2d_assembly ___PRM(16,___G___asm_23_asm_2d_at_2d_assembly)
#define ___GLO___asm_23_asm_2d_bits_2d_0_2d_to_2d_7 ___GLO(17,___G___asm_23_asm_2d_bits_2d_0_2d_to_2d_7)
#define ___PRM___asm_23_asm_2d_bits_2d_0_2d_to_2d_7 ___PRM(17,___G___asm_23_asm_2d_bits_2d_0_2d_to_2d_7)
#define ___GLO___asm_23_asm_2d_bits_2d_16_2d_and_2d_up ___GLO(18,___G___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
#define ___PRM___asm_23_asm_2d_bits_2d_16_2d_and_2d_up ___PRM(18,___G___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
#define ___GLO___asm_23_asm_2d_bits_2d_32_2d_and_2d_up ___GLO(19,___G___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
#define ___PRM___asm_23_asm_2d_bits_2d_32_2d_and_2d_up ___PRM(19,___G___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
#define ___GLO___asm_23_asm_2d_bits_2d_8_2d_and_2d_up ___GLO(20,___G___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
#define ___PRM___asm_23_asm_2d_bits_2d_8_2d_and_2d_up ___PRM(20,___G___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
#define ___GLO___asm_23_asm_2d_code_2d_extend ___GLO(21,___G___asm_23_asm_2d_code_2d_extend)
#define ___PRM___asm_23_asm_2d_code_2d_extend ___PRM(21,___G___asm_23_asm_2d_code_2d_extend)
#define ___GLO___asm_23_asm_2d_copy_2d_code_2d_block ___GLO(22,___G___asm_23_asm_2d_copy_2d_code_2d_block)
#define ___PRM___asm_23_asm_2d_copy_2d_code_2d_block ___PRM(22,___G___asm_23_asm_2d_copy_2d_code_2d_block)
#define ___GLO___asm_23_asm_2d_display_2d_listing ___GLO(23,___G___asm_23_asm_2d_display_2d_listing)
#define ___PRM___asm_23_asm_2d_display_2d_listing ___PRM(23,___G___asm_23_asm_2d_display_2d_listing)
#define ___GLO___asm_23_asm_2d_f32 ___GLO(24,___G___asm_23_asm_2d_f32)
#define ___PRM___asm_23_asm_2d_f32 ___PRM(24,___G___asm_23_asm_2d_f32)
#define ___GLO___asm_23_asm_2d_f64 ___GLO(25,___G___asm_23_asm_2d_f64)
#define ___PRM___asm_23_asm_2d_f64 ___PRM(25,___G___asm_23_asm_2d_f64)
#define ___GLO___asm_23_asm_2d_float_2d__3e_bits ___GLO(26,___G___asm_23_asm_2d_float_2d__3e_bits)
#define ___PRM___asm_23_asm_2d_float_2d__3e_bits ___PRM(26,___G___asm_23_asm_2d_float_2d__3e_bits)
#define ___GLO___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format ___GLO(27,___G___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
#define ___PRM___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format ___PRM(27,___G___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
#define ___GLO___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format ___GLO(28,___G___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
#define ___PRM___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format ___PRM(28,___G___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
#define ___GLO___asm_23_asm_2d_inexact_2d__2b_0 ___GLO(29,___G___asm_23_asm_2d_inexact_2d__2b_0)
#define ___PRM___asm_23_asm_2d_inexact_2d__2b_0 ___PRM(29,___G___asm_23_asm_2d_inexact_2d__2b_0)
#define ___GLO___asm_23_asm_2d_inexact_2d__2b_1 ___GLO(30,___G___asm_23_asm_2d_inexact_2d__2b_1)
#define ___PRM___asm_23_asm_2d_inexact_2d__2b_1 ___PRM(30,___G___asm_23_asm_2d_inexact_2d__2b_1)
#define ___GLO___asm_23_asm_2d_inexact_2d__2b_1_2f_2 ___GLO(31,___G___asm_23_asm_2d_inexact_2d__2b_1_2f_2)
#define ___PRM___asm_23_asm_2d_inexact_2d__2b_1_2f_2 ___PRM(31,___G___asm_23_asm_2d_inexact_2d__2b_1_2f_2)
#define ___GLO___asm_23_asm_2d_inexact_2d__2b_2 ___GLO(32,___G___asm_23_asm_2d_inexact_2d__2b_2)
#define ___PRM___asm_23_asm_2d_inexact_2d__2b_2 ___PRM(32,___G___asm_23_asm_2d_inexact_2d__2b_2)
#define ___GLO___asm_23_asm_2d_inexact_2d__2d_2 ___GLO(33,___G___asm_23_asm_2d_inexact_2d__2d_2)
#define ___PRM___asm_23_asm_2d_inexact_2d__2d_2 ___PRM(33,___G___asm_23_asm_2d_inexact_2d__2d_2)
#define ___GLO___asm_23_asm_2d_init_2d_code_2d_block ___GLO(34,___G___asm_23_asm_2d_init_2d_code_2d_block)
#define ___PRM___asm_23_asm_2d_init_2d_code_2d_block ___PRM(34,___G___asm_23_asm_2d_init_2d_code_2d_block)
#define ___GLO___asm_23_asm_2d_int ___GLO(35,___G___asm_23_asm_2d_int)
#define ___PRM___asm_23_asm_2d_int ___PRM(35,___G___asm_23_asm_2d_int)
#define ___GLO___asm_23_asm_2d_int_2d_be ___GLO(36,___G___asm_23_asm_2d_int_2d_be)
#define ___PRM___asm_23_asm_2d_int_2d_be ___PRM(36,___G___asm_23_asm_2d_int_2d_be)
#define ___GLO___asm_23_asm_2d_int_2d_le ___GLO(37,___G___asm_23_asm_2d_int_2d_le)
#define ___PRM___asm_23_asm_2d_int_2d_le ___PRM(37,___G___asm_23_asm_2d_int_2d_le)
#define ___GLO___asm_23_asm_2d_label ___GLO(38,___G___asm_23_asm_2d_label)
#define ___PRM___asm_23_asm_2d_label ___PRM(38,___G___asm_23_asm_2d_label)
#define ___GLO___asm_23_asm_2d_label_2d_id ___GLO(39,___G___asm_23_asm_2d_label_2d_id)
#define ___PRM___asm_23_asm_2d_label_2d_id ___PRM(39,___G___asm_23_asm_2d_label_2d_id)
#define ___GLO___asm_23_asm_2d_label_2d_name ___GLO(40,___G___asm_23_asm_2d_label_2d_name)
#define ___PRM___asm_23_asm_2d_label_2d_name ___PRM(40,___G___asm_23_asm_2d_label_2d_name)
#define ___GLO___asm_23_asm_2d_label_2d_pos ___GLO(41,___G___asm_23_asm_2d_label_2d_pos)
#define ___PRM___asm_23_asm_2d_label_2d_pos ___PRM(41,___G___asm_23_asm_2d_label_2d_pos)
#define ___GLO___asm_23_asm_2d_label_3f_ ___GLO(42,___G___asm_23_asm_2d_label_3f_)
#define ___PRM___asm_23_asm_2d_label_3f_ ___PRM(42,___G___asm_23_asm_2d_label_3f_)
#define ___GLO___asm_23_asm_2d_listing ___GLO(43,___G___asm_23_asm_2d_listing)
#define ___PRM___asm_23_asm_2d_listing ___PRM(43,___G___asm_23_asm_2d_listing)
#define ___GLO___asm_23_asm_2d_make_2d_code_2d_block ___GLO(44,___G___asm_23_asm_2d_make_2d_code_2d_block)
#define ___PRM___asm_23_asm_2d_make_2d_code_2d_block ___PRM(44,___G___asm_23_asm_2d_make_2d_code_2d_block)
#define ___GLO___asm_23_asm_2d_make_2d_label ___GLO(45,___G___asm_23_asm_2d_make_2d_label)
#define ___PRM___asm_23_asm_2d_make_2d_label ___PRM(45,___G___asm_23_asm_2d_make_2d_label)
#define ___GLO___asm_23_asm_2d_make_2d_stream ___GLO(46,___G___asm_23_asm_2d_make_2d_stream)
#define ___PRM___asm_23_asm_2d_make_2d_stream ___PRM(46,___G___asm_23_asm_2d_make_2d_stream)
#define ___GLO___asm_23_asm_2d_origin ___GLO(47,___G___asm_23_asm_2d_origin)
#define ___PRM___asm_23_asm_2d_origin ___PRM(47,___G___asm_23_asm_2d_origin)
#define ___GLO___asm_23_asm_2d_separated_2d_list ___GLO(48,___G___asm_23_asm_2d_separated_2d_list)
#define ___PRM___asm_23_asm_2d_separated_2d_list ___PRM(48,___G___asm_23_asm_2d_separated_2d_list)
#define ___GLO___asm_23_asm_2d_signed_2d_lo ___GLO(49,___G___asm_23_asm_2d_signed_2d_lo)
#define ___PRM___asm_23_asm_2d_signed_2d_lo ___PRM(49,___G___asm_23_asm_2d_signed_2d_lo)
#define ___GLO___asm_23_asm_2d_signed_2d_lo16 ___GLO(50,___G___asm_23_asm_2d_signed_2d_lo16)
#define ___PRM___asm_23_asm_2d_signed_2d_lo16 ___PRM(50,___G___asm_23_asm_2d_signed_2d_lo16)
#define ___GLO___asm_23_asm_2d_signed_2d_lo32 ___GLO(51,___G___asm_23_asm_2d_signed_2d_lo32)
#define ___PRM___asm_23_asm_2d_signed_2d_lo32 ___PRM(51,___G___asm_23_asm_2d_signed_2d_lo32)
#define ___GLO___asm_23_asm_2d_signed_2d_lo64 ___GLO(52,___G___asm_23_asm_2d_signed_2d_lo64)
#define ___PRM___asm_23_asm_2d_signed_2d_lo64 ___PRM(52,___G___asm_23_asm_2d_signed_2d_lo64)
#define ___GLO___asm_23_asm_2d_signed_2d_lo8 ___GLO(53,___G___asm_23_asm_2d_signed_2d_lo8)
#define ___PRM___asm_23_asm_2d_signed_2d_lo8 ___PRM(53,___G___asm_23_asm_2d_signed_2d_lo8)
#define ___GLO___asm_23_asm_2d_signed16_3f_ ___GLO(54,___G___asm_23_asm_2d_signed16_3f_)
#define ___PRM___asm_23_asm_2d_signed16_3f_ ___PRM(54,___G___asm_23_asm_2d_signed16_3f_)
#define ___GLO___asm_23_asm_2d_signed32_3f_ ___GLO(55,___G___asm_23_asm_2d_signed32_3f_)
#define ___PRM___asm_23_asm_2d_signed32_3f_ ___PRM(55,___G___asm_23_asm_2d_signed32_3f_)
#define ___GLO___asm_23_asm_2d_signed8_3f_ ___GLO(56,___G___asm_23_asm_2d_signed8_3f_)
#define ___PRM___asm_23_asm_2d_signed8_3f_ ___PRM(56,___G___asm_23_asm_2d_signed8_3f_)
#define ___GLO___asm_23_asm_2d_unsigned_2d_lo ___GLO(57,___G___asm_23_asm_2d_unsigned_2d_lo)
#define ___PRM___asm_23_asm_2d_unsigned_2d_lo ___PRM(57,___G___asm_23_asm_2d_unsigned_2d_lo)
#define ___GLO___asm_23_asm_2d_unsigned_2d_lo16 ___GLO(58,___G___asm_23_asm_2d_unsigned_2d_lo16)
#define ___PRM___asm_23_asm_2d_unsigned_2d_lo16 ___PRM(58,___G___asm_23_asm_2d_unsigned_2d_lo16)
#define ___GLO___asm_23_asm_2d_unsigned_2d_lo32 ___GLO(59,___G___asm_23_asm_2d_unsigned_2d_lo32)
#define ___PRM___asm_23_asm_2d_unsigned_2d_lo32 ___PRM(59,___G___asm_23_asm_2d_unsigned_2d_lo32)
#define ___GLO___asm_23_asm_2d_unsigned_2d_lo64 ___GLO(60,___G___asm_23_asm_2d_unsigned_2d_lo64)
#define ___PRM___asm_23_asm_2d_unsigned_2d_lo64 ___PRM(60,___G___asm_23_asm_2d_unsigned_2d_lo64)
#define ___GLO___asm_23_asm_2d_unsigned_2d_lo8 ___GLO(61,___G___asm_23_asm_2d_unsigned_2d_lo8)
#define ___PRM___asm_23_asm_2d_unsigned_2d_lo8 ___PRM(61,___G___asm_23_asm_2d_unsigned_2d_lo8)
#define ___GLO__2a_ ___GLO(62,___G__2a_)
#define ___PRM__2a_ ___PRM(62,___G__2a_)
#define ___GLO__2b_ ___GLO(63,___G__2b_)
#define ___PRM__2b_ ___PRM(63,___G__2b_)
#define ___GLO__2d_ ___GLO(64,___G__2d_)
#define ___PRM__2d_ ___PRM(64,___G__2d_)
#define ___GLO__2f_ ___GLO(65,___G__2f_)
#define ___PRM__2f_ ___PRM(65,___G__2f_)
#define ___GLO__3c_ ___GLO(66,___G__3c_)
#define ___PRM__3c_ ___PRM(66,___G__3c_)
#define ___GLO__3c__3d_ ___GLO(67,___G__3c__3d_)
#define ___PRM__3c__3d_ ___PRM(67,___G__3c__3d_)
#define ___GLO__3e__3d_ ___GLO(68,___G__3e__3d_)
#define ___PRM__3e__3d_ ___PRM(68,___G__3e__3d_)
#define ___GLO_bitwise_2d_and ___GLO(69,___G_bitwise_2d_and)
#define ___PRM_bitwise_2d_and ___PRM(69,___G_bitwise_2d_and)
#define ___GLO_c_23_compiler_2d_internal_2d_error ___GLO(70,___G_c_23_compiler_2d_internal_2d_error)
#define ___PRM_c_23_compiler_2d_internal_2d_error ___PRM(70,___G_c_23_compiler_2d_internal_2d_error)
#define ___GLO_cadr ___GLO(71,___G_cadr)
#define ___PRM_cadr ___PRM(71,___G_cadr)
#define ___GLO_car ___GLO(72,___G_car)
#define ___PRM_car ___PRM(72,___G_car)
#define ___GLO_cddr ___GLO(73,___G_cddr)
#define ___PRM_cddr ___PRM(73,___G_cddr)
#define ___GLO_cdr ___GLO(74,___G_cdr)
#define ___PRM_cdr ___PRM(74,___G_cdr)
#define ___GLO_cons ___GLO(75,___G_cons)
#define ___PRM_cons ___PRM(75,___G_cons)
#define ___GLO_current_2d_output_2d_port ___GLO(76,___G_current_2d_output_2d_port)
#define ___PRM_current_2d_output_2d_port ___PRM(76,___G_current_2d_output_2d_port)
#define ___GLO_display ___GLO(77,___G_display)
#define ___PRM_display ___PRM(77,___G_display)
#define ___GLO_eq_3f_ ___GLO(78,___G_eq_3f_)
#define ___PRM_eq_3f_ ___PRM(78,___G_eq_3f_)
#define ___GLO_error ___GLO(79,___G_error)
#define ___PRM_error ___PRM(79,___G_error)
#define ___GLO_exact_2d__3e_inexact ___GLO(80,___G_exact_2d__3e_inexact)
#define ___PRM_exact_2d__3e_inexact ___PRM(80,___G_exact_2d__3e_inexact)
#define ___GLO_expt ___GLO(81,___G_expt)
#define ___PRM_expt ___PRM(81,___G_expt)
#define ___GLO_fx_2a_ ___GLO(82,___G_fx_2a_)
#define ___PRM_fx_2a_ ___PRM(82,___G_fx_2a_)
#define ___GLO_fx_2b_ ___GLO(83,___G_fx_2b_)
#define ___PRM_fx_2b_ ___PRM(83,___G_fx_2b_)
#define ___GLO_fx_2d_ ___GLO(84,___G_fx_2d_)
#define ___PRM_fx_2d_ ___PRM(84,___G_fx_2d_)
#define ___GLO_fx_3c_ ___GLO(85,___G_fx_3c_)
#define ___PRM_fx_3c_ ___PRM(85,___G_fx_3c_)
#define ___GLO_fx_3d_ ___GLO(86,___G_fx_3d_)
#define ___PRM_fx_3d_ ___PRM(86,___G_fx_3d_)
#define ___GLO_fx_3e_ ___GLO(87,___G_fx_3e_)
#define ___PRM_fx_3e_ ___PRM(87,___G_fx_3e_)
#define ___GLO_fx_3e__3d_ ___GLO(88,___G_fx_3e__3d_)
#define ___PRM_fx_3e__3d_ ___PRM(88,___G_fx_3e__3d_)
#define ___GLO_fxmodulo ___GLO(89,___G_fxmodulo)
#define ___PRM_fxmodulo ___PRM(89,___G_fxmodulo)
#define ___GLO_fxquotient ___GLO(90,___G_fxquotient)
#define ___PRM_fxquotient ___PRM(90,___G_fxquotient)
#define ___GLO_inexact_2d__3e_exact ___GLO(91,___G_inexact_2d__3e_exact)
#define ___PRM_inexact_2d__3e_exact ___PRM(91,___G_inexact_2d__3e_exact)
#define ___GLO_integer_2d__3e_char ___GLO(92,___G_integer_2d__3e_char)
#define ___PRM_integer_2d__3e_char ___PRM(92,___G_integer_2d__3e_char)
#define ___GLO_list ___GLO(93,___G_list)
#define ___PRM_list ___PRM(93,___G_list)
#define ___GLO_make_2d_u8vector ___GLO(94,___G_make_2d_u8vector)
#define ___PRM_make_2d_u8vector ___PRM(94,___G_make_2d_u8vector)
#define ___GLO_make_2d_vector ___GLO(95,___G_make_2d_vector)
#define ___PRM_make_2d_vector ___PRM(95,___G_make_2d_vector)
#define ___GLO_map ___GLO(96,___G_map)
#define ___PRM_map ___PRM(96,___G_map)
#define ___GLO_modulo ___GLO(97,___G_modulo)
#define ___PRM_modulo ___PRM(97,___G_modulo)
#define ___GLO_negative_3f_ ___GLO(98,___G_negative_3f_)
#define ___PRM_negative_3f_ ___PRM(98,___G_negative_3f_)
#define ___GLO_newline ___GLO(99,___G_newline)
#define ___PRM_newline ___PRM(99,___G_newline)
#define ___GLO_not ___GLO(100,___G_not)
#define ___PRM_not ___PRM(100,___G_not)
#define ___GLO_null_3f_ ___GLO(101,___G_null_3f_)
#define ___PRM_null_3f_ ___PRM(101,___G_null_3f_)
#define ___GLO_number_2d__3e_string ___GLO(102,___G_number_2d__3e_string)
#define ___PRM_number_2d__3e_string ___PRM(102,___G_number_2d__3e_string)
#define ___GLO_number_3f_ ___GLO(103,___G_number_3f_)
#define ___PRM_number_3f_ ___PRM(103,___G_number_3f_)
#define ___GLO_pair_3f_ ___GLO(104,___G_pair_3f_)
#define ___PRM_pair_3f_ ___PRM(104,___G_pair_3f_)
#define ___GLO_quotient ___GLO(105,___G_quotient)
#define ___PRM_quotient ___PRM(105,___G_quotient)
#define ___GLO_reverse ___GLO(106,___G_reverse)
#define ___PRM_reverse ___PRM(106,___G_reverse)
#define ___GLO_set_2d_car_21_ ___GLO(107,___G_set_2d_car_21_)
#define ___PRM_set_2d_car_21_ ___PRM(107,___G_set_2d_car_21_)
#define ___GLO_set_2d_cdr_21_ ___GLO(108,___G_set_2d_cdr_21_)
#define ___PRM_set_2d_cdr_21_ ___PRM(108,___G_set_2d_cdr_21_)
#define ___GLO_string_2d_append ___GLO(109,___G_string_2d_append)
#define ___PRM_string_2d_append ___PRM(109,___G_string_2d_append)
#define ___GLO_string_2d_ref ___GLO(110,___G_string_2d_ref)
#define ___PRM_string_2d_ref ___PRM(110,___G_string_2d_ref)
#define ___GLO_string_3f_ ___GLO(111,___G_string_3f_)
#define ___PRM_string_3f_ ___PRM(111,___G_string_3f_)
#define ___GLO_symbol_2d__3e_string ___GLO(112,___G_symbol_2d__3e_string)
#define ___PRM_symbol_2d__3e_string ___PRM(112,___G_symbol_2d__3e_string)
#define ___GLO_symbol_3f_ ___GLO(113,___G_symbol_3f_)
#define ___PRM_symbol_3f_ ___PRM(113,___G_symbol_3f_)
#define ___GLO_truncate ___GLO(114,___G_truncate)
#define ___PRM_truncate ___PRM(114,___G_truncate)
#define ___GLO_u8vector_2d_length ___GLO(115,___G_u8vector_2d_length)
#define ___PRM_u8vector_2d_length ___PRM(115,___G_u8vector_2d_length)
#define ___GLO_u8vector_2d_ref ___GLO(116,___G_u8vector_2d_ref)
#define ___PRM_u8vector_2d_ref ___PRM(116,___G_u8vector_2d_ref)
#define ___GLO_u8vector_2d_set_21_ ___GLO(117,___G_u8vector_2d_set_21_)
#define ___PRM_u8vector_2d_set_21_ ___PRM(117,___G_u8vector_2d_set_21_)
#define ___GLO_vector ___GLO(118,___G_vector)
#define ___PRM_vector ___PRM(118,___G_vector)
#define ___GLO_vector_2d_length ___GLO(119,___G_vector_2d_length)
#define ___PRM_vector_2d_length ___PRM(119,___G_vector_2d_length)
#define ___GLO_vector_2d_ref ___GLO(120,___G_vector_2d_ref)
#define ___PRM_vector_2d_ref ___PRM(120,___G_vector_2d_ref)
#define ___GLO_vector_2d_set_21_ ___GLO(121,___G_vector_2d_set_21_)
#define ___PRM_vector_2d_set_21_ ___PRM(121,___G_vector_2d_set_21_)
#define ___GLO_vector_3f_ ___GLO(122,___G_vector_3f_)
#define ___PRM_vector_3f_ ___PRM(122,___G_vector_3f_)
#define ___GLO_with_2d_output_2d_to_2d_file ___GLO(123,___G_with_2d_output_2d_to_2d_file)
#define ___PRM_with_2d_output_2d_to_2d_file ___PRM(123,___G_with_2d_output_2d_to_2d_file)
#define ___GLO_with_2d_output_2d_to_2d_u8vector ___GLO(124,___G_with_2d_output_2d_to_2d_u8vector)
#define ___PRM_with_2d_output_2d_to_2d_u8vector ___PRM(124,___G_with_2d_output_2d_to_2d_u8vector)
#define ___GLO_write_2d_char ___GLO(125,___G_write_2d_char)
#define ___PRM_write_2d_char ___PRM(125,___G_write_2d_char)

___BEGIN_CNS
 ___DEF_CNS(___REF_KEY(0,___K_char_2d_encoding),___REF_CNS(1))
,___DEF_CNS(___REF_SYM(0,___S_UTF_2d_8),___REF_NUL)
___END_CNS

___DEF_SUB_STR(___X0,33UL)
               ___STR8(97,115,109,45,108,97,98,101)
               ___STR8(108,44,32,108,97,98,101,108)
               ___STR8(32,109,117,108,116,105,112,108)
               ___STR8(121,32,100,101,102,105,110,101)
               ___STR1(100)
___DEF_SUB_STR(___X1,54UL)
               ___STR8(97,115,109,45,108,97,98,101)
               ___STR8(108,45,110,97,109,101,44,32)
               ___STR8(116,104,105,115,32,116,121,112)
               ___STR8(101,32,111,102,32,108,97,98)
               ___STR8(101,108,32,105,100,32,105,115)
               ___STR8(32,110,111,116,32,115,117,112)
               ___STR6(112,111,114,116,101,100)
___DEF_SUB_STR(___X2,1UL)
               ___STR1(95)
___DEF_SUB_STR(___X3,30UL)
               ___STR8(97,115,109,45,108,97,98,101)
               ___STR8(108,45,112,111,115,44,32,117)
               ___STR8(110,100,101,102,105,110,101,100)
               ___STR6(32,108,97,98,101,108)
___DEF_SUB_STR(___X4,27UL)
               ___STR8(97,115,109,45,111,114,105,103)
               ___STR8(105,110,44,32,99,97,110,39)
               ___STR8(116,32,109,111,118,101,32,98)
               ___STR3(97,99,107)
___DEF_SUB_STR(___X5,1UL)
               ___STR1(32)
___DEF_SUB_STR(___X6,16UL)
               ___STR8(48,49,50,51,52,53,54,55)
               ___STR8(56,57,97,98,99,100,101,102)
               ___STR0
___DEF_SUB_STR(___X7,1UL)
               ___STR1(32)
___DEF_SUB_STR(___X8,46UL)
               ___STR8(97,115,109,45,100,105,115,112)
               ___STR8(108,97,121,45,108,105,115,116)
               ___STR8(105,110,103,44,32,99,111,100)
               ___STR8(101,32,115,116,114,101,97,109)
               ___STR8(32,110,111,116,32,97,115,115)
               ___STR6(101,109,98,108,101,100)
___DEF_SUB_STR(___X9,36UL)
               ___STR8(97,115,109,45,97,115,115,101)
               ___STR8(109,98,108,101,44,32,105,110)
               ___STR8(99,111,110,115,105,115,116,101)
               ___STR8(110,99,121,32,100,101,116,101)
               ___STR4(99,116,101,100)
___DEF_SUB_STR(___X10,41UL)
               ___STR8(97,115,109,45,119,114,105,116)
               ___STR8(101,45,99,111,100,101,44,32)
               ___STR8(99,111,100,101,32,115,116,114)
               ___STR8(101,97,109,32,110,111,116,32)
               ___STR8(97,115,115,101,109,98,108,101)
               ___STR1(100)
___DEF_SUB_STR(___X11,41UL)
               ___STR8(97,115,109,45,119,114,105,116)
               ___STR8(101,45,99,111,100,101,44,32)
               ___STR8(99,111,100,101,32,115,116,114)
               ___STR8(101,97,109,32,110,111,116,32)
               ___STR8(97,115,115,101,109,98,108,101)
               ___STR1(100)
___DEF_SUB_BIGFIX(___X12,1UL)
               ___BIGFIX1(-1-0x7FFFFFFFL)
___DEF_SUB_BIGFIX(___X13,1UL)
               ___BIGFIX1(0x7fffffffL)
___DEF_SUB_BIGFIX(___X14,2UL)
               ___BIGFIX2(-1-0x7FFFFFFFL,0x0L)
               ___BIGFIX0
___DEF_SUB_BIGFIX(___X15,2UL)
               ___BIGFIX2(-0x1L,0x0L)
               ___BIGFIX0
___DEF_SUB_BIG(___X16,3UL)
               ___BIG2(0x0L,-1-0x7FFFFFFFL)
               ___BIG1(0x0L)
___DEF_SUB_BIG(___X17,3UL)
               ___BIG2(-0x1L,-0x1L)
               ___BIG1(0x0L)
___DEF_SUB_STR(___X18,17UL)
               ___STR8(117,110,115,117,112,112,111,114)
               ___STR8(116,101,100,32,119,105,100,116)
               ___STR1(104)
___DEF_SUB_STR(___X19,17UL)
               ___STR8(117,110,115,117,112,112,111,114)
               ___STR8(116,101,100,32,119,105,100,116)
               ___STR1(104)
___DEF_SUB_BIGFIX(___X20,2UL)
               ___BIGFIX2(0x0L,0x1L)
               ___BIGFIX0
___DEF_SUB_VEC(___X21,5UL)
               ___VEC1(___REF_SYM(1,___S___asm))
               ___VEC1(___REF_PRC(1))
               ___VEC1(___REF_FIX(1))
               ___VEC1(___REF_NUL)
               ___VEC1(___REF_FAL)
               ___VEC0

___BEGIN_SUB
 ___DEF_SUB(___X0)
,___DEF_SUB(___X1)
,___DEF_SUB(___X2)
,___DEF_SUB(___X3)
,___DEF_SUB(___X4)
,___DEF_SUB(___X5)
,___DEF_SUB(___X6)
,___DEF_SUB(___X7)
,___DEF_SUB(___X8)
,___DEF_SUB(___X9)
,___DEF_SUB(___X10)
,___DEF_SUB(___X11)
,___DEF_SUB(___X12)
,___DEF_SUB(___X13)
,___DEF_SUB(___X14)
,___DEF_SUB(___X15)
,___DEF_SUB(___X16)
,___DEF_SUB(___X17)
,___DEF_SUB(___X18)
,___DEF_SUB(___X19)
,___DEF_SUB(___X20)
,___DEF_SUB(___X21)
___END_SUB



#undef ___MD_ALL
#define ___MD_ALL ___D_HEAP ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R3 ___D_R4
#undef ___MR_ALL
#define ___MR_ALL ___R_HEAP ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R3 ___R_R4
#undef ___MW_ALL
#define ___MW_ALL ___W_HEAP ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R3 ___W_R4
___BEGIN_M_COD
___BEGIN_M_HLBL
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_)
___DEF_M_HLBL(___L1___asm_23_)
___DEF_M_HLBL(___L2___asm_23_)
___DEF_M_HLBL(___L3___asm_23_)
___DEF_M_HLBL(___L4___asm_23_)
___DEF_M_HLBL(___L5___asm_23_)
___DEF_M_HLBL(___L6___asm_23_)
___DEF_M_HLBL(___L7___asm_23_)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_make_2d_code_2d_block)
___DEF_M_HLBL(___L1___asm_23_asm_2d_make_2d_code_2d_block)
___DEF_M_HLBL(___L2___asm_23_asm_2d_make_2d_code_2d_block)
___DEF_M_HLBL(___L3___asm_23_asm_2d_make_2d_code_2d_block)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_init_2d_code_2d_block)
___DEF_M_HLBL(___L1___asm_23_asm_2d_init_2d_code_2d_block)
___DEF_M_HLBL(___L2___asm_23_asm_2d_init_2d_code_2d_block)
___DEF_M_HLBL(___L3___asm_23_asm_2d_init_2d_code_2d_block)
___DEF_M_HLBL(___L4___asm_23_asm_2d_init_2d_code_2d_block)
___DEF_M_HLBL(___L5___asm_23_asm_2d_init_2d_code_2d_block)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_copy_2d_code_2d_block)
___DEF_M_HLBL(___L1___asm_23_asm_2d_copy_2d_code_2d_block)
___DEF_M_HLBL(___L2___asm_23_asm_2d_copy_2d_code_2d_block)
___DEF_M_HLBL(___L3___asm_23_asm_2d_copy_2d_code_2d_block)
___DEF_M_HLBL(___L4___asm_23_asm_2d_copy_2d_code_2d_block)
___DEF_M_HLBL(___L5___asm_23_asm_2d_copy_2d_code_2d_block)
___DEF_M_HLBL(___L6___asm_23_asm_2d_copy_2d_code_2d_block)
___DEF_M_HLBL(___L7___asm_23_asm_2d_copy_2d_code_2d_block)
___DEF_M_HLBL(___L8___asm_23_asm_2d_copy_2d_code_2d_block)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_8)
___DEF_M_HLBL(___L1___asm_23_asm_2d_8)
___DEF_M_HLBL(___L2___asm_23_asm_2d_8)
___DEF_M_HLBL(___L3___asm_23_asm_2d_8)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_16)
___DEF_M_HLBL(___L1___asm_23_asm_2d_16)
___DEF_M_HLBL(___L2___asm_23_asm_2d_16)
___DEF_M_HLBL(___L3___asm_23_asm_2d_16)
___DEF_M_HLBL(___L4___asm_23_asm_2d_16)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_16_2d_be)
___DEF_M_HLBL(___L1___asm_23_asm_2d_16_2d_be)
___DEF_M_HLBL(___L2___asm_23_asm_2d_16_2d_be)
___DEF_M_HLBL(___L3___asm_23_asm_2d_16_2d_be)
___DEF_M_HLBL(___L4___asm_23_asm_2d_16_2d_be)
___DEF_M_HLBL(___L5___asm_23_asm_2d_16_2d_be)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_16_2d_le)
___DEF_M_HLBL(___L1___asm_23_asm_2d_16_2d_le)
___DEF_M_HLBL(___L2___asm_23_asm_2d_16_2d_le)
___DEF_M_HLBL(___L3___asm_23_asm_2d_16_2d_le)
___DEF_M_HLBL(___L4___asm_23_asm_2d_16_2d_le)
___DEF_M_HLBL(___L5___asm_23_asm_2d_16_2d_le)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_32)
___DEF_M_HLBL(___L1___asm_23_asm_2d_32)
___DEF_M_HLBL(___L2___asm_23_asm_2d_32)
___DEF_M_HLBL(___L3___asm_23_asm_2d_32)
___DEF_M_HLBL(___L4___asm_23_asm_2d_32)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_32_2d_be)
___DEF_M_HLBL(___L1___asm_23_asm_2d_32_2d_be)
___DEF_M_HLBL(___L2___asm_23_asm_2d_32_2d_be)
___DEF_M_HLBL(___L3___asm_23_asm_2d_32_2d_be)
___DEF_M_HLBL(___L4___asm_23_asm_2d_32_2d_be)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_32_2d_le)
___DEF_M_HLBL(___L1___asm_23_asm_2d_32_2d_le)
___DEF_M_HLBL(___L2___asm_23_asm_2d_32_2d_le)
___DEF_M_HLBL(___L3___asm_23_asm_2d_32_2d_le)
___DEF_M_HLBL(___L4___asm_23_asm_2d_32_2d_le)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_64)
___DEF_M_HLBL(___L1___asm_23_asm_2d_64)
___DEF_M_HLBL(___L2___asm_23_asm_2d_64)
___DEF_M_HLBL(___L3___asm_23_asm_2d_64)
___DEF_M_HLBL(___L4___asm_23_asm_2d_64)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_64_2d_be)
___DEF_M_HLBL(___L1___asm_23_asm_2d_64_2d_be)
___DEF_M_HLBL(___L2___asm_23_asm_2d_64_2d_be)
___DEF_M_HLBL(___L3___asm_23_asm_2d_64_2d_be)
___DEF_M_HLBL(___L4___asm_23_asm_2d_64_2d_be)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_64_2d_le)
___DEF_M_HLBL(___L1___asm_23_asm_2d_64_2d_le)
___DEF_M_HLBL(___L2___asm_23_asm_2d_64_2d_le)
___DEF_M_HLBL(___L3___asm_23_asm_2d_64_2d_le)
___DEF_M_HLBL(___L4___asm_23_asm_2d_64_2d_le)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_int)
___DEF_M_HLBL(___L1___asm_23_asm_2d_int)
___DEF_M_HLBL(___L2___asm_23_asm_2d_int)
___DEF_M_HLBL(___L3___asm_23_asm_2d_int)
___DEF_M_HLBL(___L4___asm_23_asm_2d_int)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_int_2d_be)
___DEF_M_HLBL(___L1___asm_23_asm_2d_int_2d_be)
___DEF_M_HLBL(___L2___asm_23_asm_2d_int_2d_be)
___DEF_M_HLBL(___L3___asm_23_asm_2d_int_2d_be)
___DEF_M_HLBL(___L4___asm_23_asm_2d_int_2d_be)
___DEF_M_HLBL(___L5___asm_23_asm_2d_int_2d_be)
___DEF_M_HLBL(___L6___asm_23_asm_2d_int_2d_be)
___DEF_M_HLBL(___L7___asm_23_asm_2d_int_2d_be)
___DEF_M_HLBL(___L8___asm_23_asm_2d_int_2d_be)
___DEF_M_HLBL(___L9___asm_23_asm_2d_int_2d_be)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_int_2d_le)
___DEF_M_HLBL(___L1___asm_23_asm_2d_int_2d_le)
___DEF_M_HLBL(___L2___asm_23_asm_2d_int_2d_le)
___DEF_M_HLBL(___L3___asm_23_asm_2d_int_2d_le)
___DEF_M_HLBL(___L4___asm_23_asm_2d_int_2d_le)
___DEF_M_HLBL(___L5___asm_23_asm_2d_int_2d_le)
___DEF_M_HLBL(___L6___asm_23_asm_2d_int_2d_le)
___DEF_M_HLBL(___L7___asm_23_asm_2d_int_2d_le)
___DEF_M_HLBL(___L8___asm_23_asm_2d_int_2d_le)
___DEF_M_HLBL(___L9___asm_23_asm_2d_int_2d_le)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_f32)
___DEF_M_HLBL(___L1___asm_23_asm_2d_f32)
___DEF_M_HLBL(___L2___asm_23_asm_2d_f32)
___DEF_M_HLBL(___L3___asm_23_asm_2d_f32)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_f64)
___DEF_M_HLBL(___L1___asm_23_asm_2d_f64)
___DEF_M_HLBL(___L2___asm_23_asm_2d_f64)
___DEF_M_HLBL(___L3___asm_23_asm_2d_f64)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_M_HLBL(___L1___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_M_HLBL(___L2___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_M_HLBL(___L3___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_M_HLBL(___L4___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_M_HLBL(___L5___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_M_HLBL(___L6___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_M_HLBL(___L7___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_M_HLBL(___L8___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_M_HLBL(___L9___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_M_HLBL(___L10___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_M_HLBL(___L11___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_M_HLBL(___L12___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_M_HLBL(___L13___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_M_HLBL(___L14___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_M_HLBL(___L15___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_make_2d_label)
___DEF_M_HLBL(___L1___asm_23_asm_2d_make_2d_label)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_label_3f_)
___DEF_M_HLBL(___L1___asm_23_asm_2d_label_3f_)
___DEF_M_HLBL(___L2___asm_23_asm_2d_label_3f_)
___DEF_M_HLBL(___L3___asm_23_asm_2d_label_3f_)
___DEF_M_HLBL(___L4___asm_23_asm_2d_label_3f_)
___DEF_M_HLBL(___L5___asm_23_asm_2d_label_3f_)
___DEF_M_HLBL(___L6___asm_23_asm_2d_label_3f_)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_label)
___DEF_M_HLBL(___L1___asm_23_asm_2d_label)
___DEF_M_HLBL(___L2___asm_23_asm_2d_label)
___DEF_M_HLBL(___L3___asm_23_asm_2d_label)
___DEF_M_HLBL(___L4___asm_23_asm_2d_label)
___DEF_M_HLBL(___L5___asm_23_asm_2d_label)
___DEF_M_HLBL(___L6___asm_23_asm_2d_label)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_label_2d_id)
___DEF_M_HLBL(___L1___asm_23_asm_2d_label_2d_id)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_label_2d_name)
___DEF_M_HLBL(___L1___asm_23_asm_2d_label_2d_name)
___DEF_M_HLBL(___L2___asm_23_asm_2d_label_2d_name)
___DEF_M_HLBL(___L3___asm_23_asm_2d_label_2d_name)
___DEF_M_HLBL(___L4___asm_23_asm_2d_label_2d_name)
___DEF_M_HLBL(___L5___asm_23_asm_2d_label_2d_name)
___DEF_M_HLBL(___L6___asm_23_asm_2d_label_2d_name)
___DEF_M_HLBL(___L7___asm_23_asm_2d_label_2d_name)
___DEF_M_HLBL(___L8___asm_23_asm_2d_label_2d_name)
___DEF_M_HLBL(___L9___asm_23_asm_2d_label_2d_name)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_label_2d_pos)
___DEF_M_HLBL(___L1___asm_23_asm_2d_label_2d_pos)
___DEF_M_HLBL(___L2___asm_23_asm_2d_label_2d_pos)
___DEF_M_HLBL(___L3___asm_23_asm_2d_label_2d_pos)
___DEF_M_HLBL(___L4___asm_23_asm_2d_label_2d_pos)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_align)
___DEF_M_HLBL(___L1___asm_23_asm_2d_align)
___DEF_M_HLBL(___L2___asm_23_asm_2d_align)
___DEF_M_HLBL(___L3___asm_23_asm_2d_align)
___DEF_M_HLBL(___L4___asm_23_asm_2d_align)
___DEF_M_HLBL(___L5___asm_23_asm_2d_align)
___DEF_M_HLBL(___L6___asm_23_asm_2d_align)
___DEF_M_HLBL(___L7___asm_23_asm_2d_align)
___DEF_M_HLBL(___L8___asm_23_asm_2d_align)
___DEF_M_HLBL(___L9___asm_23_asm_2d_align)
___DEF_M_HLBL(___L10___asm_23_asm_2d_align)
___DEF_M_HLBL(___L11___asm_23_asm_2d_align)
___DEF_M_HLBL(___L12___asm_23_asm_2d_align)
___DEF_M_HLBL(___L13___asm_23_asm_2d_align)
___DEF_M_HLBL(___L14___asm_23_asm_2d_align)
___DEF_M_HLBL(___L15___asm_23_asm_2d_align)
___DEF_M_HLBL(___L16___asm_23_asm_2d_align)
___DEF_M_HLBL(___L17___asm_23_asm_2d_align)
___DEF_M_HLBL(___L18___asm_23_asm_2d_align)
___DEF_M_HLBL(___L19___asm_23_asm_2d_align)
___DEF_M_HLBL(___L20___asm_23_asm_2d_align)
___DEF_M_HLBL(___L21___asm_23_asm_2d_align)
___DEF_M_HLBL(___L22___asm_23_asm_2d_align)
___DEF_M_HLBL(___L23___asm_23_asm_2d_align)
___DEF_M_HLBL(___L24___asm_23_asm_2d_align)
___DEF_M_HLBL(___L25___asm_23_asm_2d_align)
___DEF_M_HLBL(___L26___asm_23_asm_2d_align)
___DEF_M_HLBL(___L27___asm_23_asm_2d_align)
___DEF_M_HLBL(___L28___asm_23_asm_2d_align)
___DEF_M_HLBL(___L29___asm_23_asm_2d_align)
___DEF_M_HLBL(___L30___asm_23_asm_2d_align)
___DEF_M_HLBL(___L31___asm_23_asm_2d_align)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L1___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L2___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L3___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L4___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L5___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L6___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L7___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L8___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L9___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L10___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L11___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L12___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L13___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L14___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L15___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L16___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L17___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L18___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L19___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L20___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L21___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L22___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L23___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L24___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L25___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L26___asm_23_asm_2d_origin)
___DEF_M_HLBL(___L27___asm_23_asm_2d_origin)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_at_2d_assembly)
___DEF_M_HLBL(___L1___asm_23_asm_2d_at_2d_assembly)
___DEF_M_HLBL(___L2___asm_23_asm_2d_at_2d_assembly)
___DEF_M_HLBL(___L3___asm_23_asm_2d_at_2d_assembly)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_listing)
___DEF_M_HLBL(___L1___asm_23_asm_2d_listing)
___DEF_M_HLBL(___L2___asm_23_asm_2d_listing)
___DEF_M_HLBL(___L3___asm_23_asm_2d_listing)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_separated_2d_list)
___DEF_M_HLBL(___L1___asm_23_asm_2d_separated_2d_list)
___DEF_M_HLBL(___L2___asm_23_asm_2d_separated_2d_list)
___DEF_M_HLBL(___L3___asm_23_asm_2d_separated_2d_list)
___DEF_M_HLBL(___L4___asm_23_asm_2d_separated_2d_list)
___DEF_M_HLBL(___L5___asm_23_asm_2d_separated_2d_list)
___DEF_M_HLBL(___L6___asm_23_asm_2d_separated_2d_list)
___DEF_M_HLBL(___L7___asm_23_asm_2d_separated_2d_list)
___DEF_M_HLBL(___L8___asm_23_asm_2d_separated_2d_list)
___DEF_M_HLBL(___L9___asm_23_asm_2d_separated_2d_list)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L1___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L2___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L3___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L4___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L5___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L6___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L7___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L8___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L9___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L10___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L11___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L12___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L13___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L14___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L15___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L16___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L17___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L18___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L19___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L20___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L21___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L22___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L23___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L24___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L25___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L26___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L27___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L28___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L29___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L30___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L31___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L32___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L33___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L34___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L35___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L36___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L37___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L38___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L39___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L40___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L41___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L42___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L43___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L44___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L45___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L46___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L47___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L48___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L49___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L50___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L51___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L52___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L53___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L54___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L55___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L56___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L57___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L58___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L59___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L60___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L61___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L62___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L63___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L64___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L65___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L66___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L67___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L68___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L69___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L70___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L71___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L72___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L73___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L74___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L75___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L76___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL(___L77___asm_23_asm_2d_display_2d_listing)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L1___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L2___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L3___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L4___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L5___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L6___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L7___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L8___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L9___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L10___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L11___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L12___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L13___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L14___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L15___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L16___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L17___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L18___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L19___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L20___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L21___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L22___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L23___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L24___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L25___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L26___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L27___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L28___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L29___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L30___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L31___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L32___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L33___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L34___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L35___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L36___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L37___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L38___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L39___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L40___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L41___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L42___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L43___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L44___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L45___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L46___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L47___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L48___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L49___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L50___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L51___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L52___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L53___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L54___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L55___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L56___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L57___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L58___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L59___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L60___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L61___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L62___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L63___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L64___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L65___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L66___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L67___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L68___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L69___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L70___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L71___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L72___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L73___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L74___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L75___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L76___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L77___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L78___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L79___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L80___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L81___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L82___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L83___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L84___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L85___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L86___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L87___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L88___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L89___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L90___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L91___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L92___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L93___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L94___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L95___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L96___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L97___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L98___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L99___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L100___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L101___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L102___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L103___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L104___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L105___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L106___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L107___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L108___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L109___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L110___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L111___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L112___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L113___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L114___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L115___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L116___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L117___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L118___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L119___asm_23_asm_2d_assemble)
___DEF_M_HLBL(___L120___asm_23_asm_2d_assemble)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_M_HLBL(___L1___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_M_HLBL(___L2___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_M_HLBL(___L3___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_M_HLBL(___L4___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_M_HLBL(___L5___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_M_HLBL(___L6___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_M_HLBL(___L7___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_M_HLBL(___L8___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_M_HLBL(___L9___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_M_HLBL(___L10___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_M_HLBL(___L11___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_M_HLBL(___L12___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_M_HLBL(___L13___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_M_HLBL(___L14___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_M_HLBL(___L15___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_M_HLBL(___L16___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_M_HLBL(___L17___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_M_HLBL(___L18___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_M_HLBL(___L19___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_M_HLBL(___L1___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_M_HLBL(___L2___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_M_HLBL(___L3___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_M_HLBL(___L4___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_M_HLBL(___L5___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_M_HLBL(___L6___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_M_HLBL(___L7___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_M_HLBL(___L8___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_M_HLBL(___L9___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_M_HLBL(___L10___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_M_HLBL(___L11___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_M_HLBL(___L12___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_M_HLBL(___L13___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_M_HLBL(___L14___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_M_HLBL(___L15___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_M_HLBL(___L16___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_M_HLBL(___L17___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_M_HLBL(___L18___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_M_HLBL(___L19___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_M_HLBL(___L20___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_make_2d_stream)
___DEF_M_HLBL(___L1___asm_23_asm_2d_make_2d_stream)
___DEF_M_HLBL(___L2___asm_23_asm_2d_make_2d_stream)
___DEF_M_HLBL(___L3___asm_23_asm_2d_make_2d_stream)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_code_2d_extend)
___DEF_M_HLBL(___L1___asm_23_asm_2d_code_2d_extend)
___DEF_M_HLBL(___L2___asm_23_asm_2d_code_2d_extend)
___DEF_M_HLBL(___L3___asm_23_asm_2d_code_2d_extend)
___DEF_M_HLBL(___L4___asm_23_asm_2d_code_2d_extend)
___DEF_M_HLBL(___L5___asm_23_asm_2d_code_2d_extend)
___DEF_M_HLBL(___L6___asm_23_asm_2d_code_2d_extend)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_signed8_3f_)
___DEF_M_HLBL(___L1___asm_23_asm_2d_signed8_3f_)
___DEF_M_HLBL(___L2___asm_23_asm_2d_signed8_3f_)
___DEF_M_HLBL(___L3___asm_23_asm_2d_signed8_3f_)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_signed16_3f_)
___DEF_M_HLBL(___L1___asm_23_asm_2d_signed16_3f_)
___DEF_M_HLBL(___L2___asm_23_asm_2d_signed16_3f_)
___DEF_M_HLBL(___L3___asm_23_asm_2d_signed16_3f_)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_signed32_3f_)
___DEF_M_HLBL(___L1___asm_23_asm_2d_signed32_3f_)
___DEF_M_HLBL(___L2___asm_23_asm_2d_signed32_3f_)
___DEF_M_HLBL(___L3___asm_23_asm_2d_signed32_3f_)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_signed_2d_lo8)
___DEF_M_HLBL(___L1___asm_23_asm_2d_signed_2d_lo8)
___DEF_M_HLBL(___L2___asm_23_asm_2d_signed_2d_lo8)
___DEF_M_HLBL(___L3___asm_23_asm_2d_signed_2d_lo8)
___DEF_M_HLBL(___L4___asm_23_asm_2d_signed_2d_lo8)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_unsigned_2d_lo8)
___DEF_M_HLBL(___L1___asm_23_asm_2d_unsigned_2d_lo8)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_signed_2d_lo16)
___DEF_M_HLBL(___L1___asm_23_asm_2d_signed_2d_lo16)
___DEF_M_HLBL(___L2___asm_23_asm_2d_signed_2d_lo16)
___DEF_M_HLBL(___L3___asm_23_asm_2d_signed_2d_lo16)
___DEF_M_HLBL(___L4___asm_23_asm_2d_signed_2d_lo16)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_unsigned_2d_lo16)
___DEF_M_HLBL(___L1___asm_23_asm_2d_unsigned_2d_lo16)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_signed_2d_lo32)
___DEF_M_HLBL(___L1___asm_23_asm_2d_signed_2d_lo32)
___DEF_M_HLBL(___L2___asm_23_asm_2d_signed_2d_lo32)
___DEF_M_HLBL(___L3___asm_23_asm_2d_signed_2d_lo32)
___DEF_M_HLBL(___L4___asm_23_asm_2d_signed_2d_lo32)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_unsigned_2d_lo32)
___DEF_M_HLBL(___L1___asm_23_asm_2d_unsigned_2d_lo32)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_signed_2d_lo64)
___DEF_M_HLBL(___L1___asm_23_asm_2d_signed_2d_lo64)
___DEF_M_HLBL(___L2___asm_23_asm_2d_signed_2d_lo64)
___DEF_M_HLBL(___L3___asm_23_asm_2d_signed_2d_lo64)
___DEF_M_HLBL(___L4___asm_23_asm_2d_signed_2d_lo64)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_unsigned_2d_lo64)
___DEF_M_HLBL(___L1___asm_23_asm_2d_unsigned_2d_lo64)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_signed_2d_lo)
___DEF_M_HLBL(___L1___asm_23_asm_2d_signed_2d_lo)
___DEF_M_HLBL(___L2___asm_23_asm_2d_signed_2d_lo)
___DEF_M_HLBL(___L3___asm_23_asm_2d_signed_2d_lo)
___DEF_M_HLBL(___L4___asm_23_asm_2d_signed_2d_lo)
___DEF_M_HLBL(___L5___asm_23_asm_2d_signed_2d_lo)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_unsigned_2d_lo)
___DEF_M_HLBL(___L1___asm_23_asm_2d_unsigned_2d_lo)
___DEF_M_HLBL(___L2___asm_23_asm_2d_unsigned_2d_lo)
___DEF_M_HLBL(___L3___asm_23_asm_2d_unsigned_2d_lo)
___DEF_M_HLBL(___L4___asm_23_asm_2d_unsigned_2d_lo)
___DEF_M_HLBL(___L5___asm_23_asm_2d_unsigned_2d_lo)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_bits_2d_0_2d_to_2d_7)
___DEF_M_HLBL(___L1___asm_23_asm_2d_bits_2d_0_2d_to_2d_7)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
___DEF_M_HLBL(___L1___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
___DEF_M_HLBL(___L2___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
___DEF_M_HLBL(___L3___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
___DEF_M_HLBL(___L4___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
___DEF_M_HLBL(___L5___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
___DEF_M_HLBL(___L6___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
___DEF_M_HLBL(___L1___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
___DEF_M_HLBL(___L2___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
___DEF_M_HLBL(___L3___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
___DEF_M_HLBL(___L4___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
___DEF_M_HLBL(___L5___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
___DEF_M_HLBL(___L6___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
___DEF_M_HLBL(___L1___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
___DEF_M_HLBL(___L2___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
___DEF_M_HLBL(___L3___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
___DEF_M_HLBL(___L4___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
___DEF_M_HLBL(___L5___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
___DEF_M_HLBL(___L6___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L1___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L2___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L3___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L4___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L5___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L6___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L7___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L8___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L9___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L10___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L11___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L12___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L13___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L14___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L15___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L16___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L17___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L18___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L19___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L20___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L21___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L22___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L23___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L24___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L25___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L26___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L27___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L28___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L29___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L30___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L31___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L32___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L33___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L34___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L35___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L36___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L37___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L38___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L39___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L40___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L41___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L42___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L43___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L44___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L45___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L46___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L47___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L48___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L49___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L50___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L51___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL(___L52___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L1___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L2___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L3___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L4___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L5___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L6___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L7___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L8___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L9___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L10___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L11___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L12___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L13___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L14___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L15___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L16___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L17___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L18___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L19___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L20___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L21___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL(___L22___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_M_HLBL_INTRO
___DEF_M_HLBL(___L0___asm_23_asm_2d_float_2d__3e_bits)
___DEF_M_HLBL(___L1___asm_23_asm_2d_float_2d__3e_bits)
___DEF_M_HLBL(___L2___asm_23_asm_2d_float_2d__3e_bits)
___DEF_M_HLBL(___L3___asm_23_asm_2d_float_2d__3e_bits)
___DEF_M_HLBL(___L4___asm_23_asm_2d_float_2d__3e_bits)
___DEF_M_HLBL(___L5___asm_23_asm_2d_float_2d__3e_bits)
___DEF_M_HLBL(___L6___asm_23_asm_2d_float_2d__3e_bits)
___DEF_M_HLBL(___L7___asm_23_asm_2d_float_2d__3e_bits)
___DEF_M_HLBL(___L8___asm_23_asm_2d_float_2d__3e_bits)
___DEF_M_HLBL(___L9___asm_23_asm_2d_float_2d__3e_bits)
___DEF_M_HLBL(___L10___asm_23_asm_2d_float_2d__3e_bits)
___DEF_M_HLBL(___L11___asm_23_asm_2d_float_2d__3e_bits)
___DEF_M_HLBL(___L12___asm_23_asm_2d_float_2d__3e_bits)
___DEF_M_HLBL(___L13___asm_23_asm_2d_float_2d__3e_bits)
___DEF_M_HLBL(___L14___asm_23_asm_2d_float_2d__3e_bits)
___DEF_M_HLBL(___L15___asm_23_asm_2d_float_2d__3e_bits)
___DEF_M_HLBL(___L16___asm_23_asm_2d_float_2d__3e_bits)
___DEF_M_HLBL(___L17___asm_23_asm_2d_float_2d__3e_bits)
___DEF_M_HLBL(___L18___asm_23_asm_2d_float_2d__3e_bits)
___DEF_M_HLBL(___L19___asm_23_asm_2d_float_2d__3e_bits)
___END_M_HLBL

___BEGIN_M_SW

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_
#undef ___PH_LBL0
#define ___PH_LBL0 1
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_)
___DEF_P_HLBL(___L1___asm_23_)
___DEF_P_HLBL(___L2___asm_23_)
___DEF_P_HLBL(___L3___asm_23_)
___DEF_P_HLBL(___L4___asm_23_)
___DEF_P_HLBL(___L5___asm_23_)
___DEF_P_HLBL(___L6___asm_23_)
___DEF_P_HLBL(___L7___asm_23_)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_)
   ___IF_NARGS_EQ(0,___NOTHING)
   ___WRONG_NARGS(0,0,0,0)
___DEF_GLBL(___L___asm_23_)
   ___SET_STK(1,___R0)
   ___SET_R1(___FIX(2L))
   ___ADJFP(4)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),80,___G_exact_2d__3e_inexact)
___DEF_SLBL(2,___L2___asm_23_)
   ___SET_GLO(32,___G___asm_23_asm_2d_inexact_2d__2b_2,___R1)
   ___SET_R1(___FIX(-2L))
   ___SET_R0(___LBL(3))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),80,___G_exact_2d__3e_inexact)
___DEF_SLBL(3,___L3___asm_23_)
   ___SET_GLO(33,___G___asm_23_asm_2d_inexact_2d__2d_2,___R1)
   ___SET_R1(___FIX(1L))
   ___SET_R0(___LBL(4))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),80,___G_exact_2d__3e_inexact)
___DEF_SLBL(4,___L4___asm_23_)
   ___SET_GLO(30,___G___asm_23_asm_2d_inexact_2d__2b_1,___R1)
   ___SET_R2(___FIX(2L))
   ___SET_R1(___FIX(1L))
   ___SET_R0(___LBL(5))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),65,___G__2f_)
___DEF_SLBL(5,___L5___asm_23_)
   ___SET_R0(___LBL(6))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),80,___G_exact_2d__3e_inexact)
___DEF_SLBL(6,___L6___asm_23_)
   ___SET_GLO(31,___G___asm_23_asm_2d_inexact_2d__2b_1_2f_2,___R1)
   ___SET_R1(___FIX(0L))
   ___SET_R0(___LBL(7))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),80,___G_exact_2d__3e_inexact)
___DEF_SLBL(7,___L7___asm_23_)
   ___SET_GLO(29,___G___asm_23_asm_2d_inexact_2d__2b_0,___R1)
   ___SET_R1(___VOID)
   ___ADJFP(-4)
   ___JUMPPRM(___NOTHING,___STK(1))
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_make_2d_code_2d_block
#undef ___PH_LBL0
#define ___PH_LBL0 10
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R3 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R3 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R3 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_make_2d_code_2d_block)
___DEF_P_HLBL(___L1___asm_23_asm_2d_make_2d_code_2d_block)
___DEF_P_HLBL(___L2___asm_23_asm_2d_make_2d_code_2d_block)
___DEF_P_HLBL(___L3___asm_23_asm_2d_make_2d_code_2d_block)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_make_2d_code_2d_block)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_make_2d_code_2d_block)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_R2(___SYM_code_2d_block)
   ___SET_R1(___FIX(4L))
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_make_2d_code_2d_block)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),95,___G_make_2d_vector)
___DEF_SLBL(2,___L2___asm_23_asm_2d_make_2d_code_2d_block)
   ___SET_R3(___STK(-5))
   ___SET_R2(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(3)
___DEF_SLBL(3,___L3___asm_23_asm_2d_make_2d_code_2d_block)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(3),___PRC(15),___L___asm_23_asm_2d_init_2d_code_2d_block)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_init_2d_code_2d_block
#undef ___PH_LBL0
#define ___PH_LBL0 15
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R3 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R3 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R3 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_init_2d_code_2d_block)
___DEF_P_HLBL(___L1___asm_23_asm_2d_init_2d_code_2d_block)
___DEF_P_HLBL(___L2___asm_23_asm_2d_init_2d_code_2d_block)
___DEF_P_HLBL(___L3___asm_23_asm_2d_init_2d_code_2d_block)
___DEF_P_HLBL(___L4___asm_23_asm_2d_init_2d_code_2d_block)
___DEF_P_HLBL(___L5___asm_23_asm_2d_init_2d_code_2d_block)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_init_2d_code_2d_block)
   ___IF_NARGS_EQ(3,___NOTHING)
   ___WRONG_NARGS(0,3,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_init_2d_code_2d_block)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R3)
   ___SET_R3(___R2)
   ___SET_R2(___FIX(1L))
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_init_2d_code_2d_block)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_SLBL(2,___L2___asm_23_asm_2d_init_2d_code_2d_block)
   ___SET_R3(___STK(-5))
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(2L))
   ___SET_R0(___LBL(3))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_SLBL(3,___L3___asm_23_asm_2d_init_2d_code_2d_block)
   ___SET_R0(___LBL(4))
   ___JUMPINT(___SET_NARGS(0),___PRC(514),___L___asm_23_asm_2d_make_2d_stream)
___DEF_SLBL(4,___L4___asm_23_asm_2d_init_2d_code_2d_block)
   ___SET_R3(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(3L))
   ___SET_R0(___LBL(5))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_SLBL(5,___L5___asm_23_asm_2d_init_2d_code_2d_block)
   ___SET_R1(___STK(-6))
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_copy_2d_code_2d_block
#undef ___PH_LBL0
#define ___PH_LBL0 22
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R3 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R3 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R3 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_copy_2d_code_2d_block)
___DEF_P_HLBL(___L1___asm_23_asm_2d_copy_2d_code_2d_block)
___DEF_P_HLBL(___L2___asm_23_asm_2d_copy_2d_code_2d_block)
___DEF_P_HLBL(___L3___asm_23_asm_2d_copy_2d_code_2d_block)
___DEF_P_HLBL(___L4___asm_23_asm_2d_copy_2d_code_2d_block)
___DEF_P_HLBL(___L5___asm_23_asm_2d_copy_2d_code_2d_block)
___DEF_P_HLBL(___L6___asm_23_asm_2d_copy_2d_code_2d_block)
___DEF_P_HLBL(___L7___asm_23_asm_2d_copy_2d_code_2d_block)
___DEF_P_HLBL(___L8___asm_23_asm_2d_copy_2d_code_2d_block)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_copy_2d_code_2d_block)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_copy_2d_code_2d_block)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_R2(___SYM_code_2d_block)
   ___SET_R1(___FIX(4L))
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_copy_2d_code_2d_block)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),95,___G_make_2d_vector)
___DEF_SLBL(2,___L2___asm_23_asm_2d_copy_2d_code_2d_block)
   ___SET_STK(-5,___R1)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(3))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(3,___L3___asm_23_asm_2d_copy_2d_code_2d_block)
   ___SET_R3(___R1)
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(4))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_SLBL(4,___L4___asm_23_asm_2d_copy_2d_code_2d_block)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(2L))
   ___SET_R0(___LBL(5))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(5,___L5___asm_23_asm_2d_copy_2d_code_2d_block)
   ___SET_R3(___R1)
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(2L))
   ___SET_R0(___LBL(6))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_SLBL(6,___L6___asm_23_asm_2d_copy_2d_code_2d_block)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(3L))
   ___SET_R0(___LBL(7))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(7,___L7___asm_23_asm_2d_copy_2d_code_2d_block)
   ___SET_R3(___R1)
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(3L))
   ___SET_R0(___LBL(8))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_SLBL(8,___L8___asm_23_asm_2d_copy_2d_code_2d_block)
   ___SET_R1(___STK(-5))
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_8
#undef ___PH_LBL0
#define ___PH_LBL0 32
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_8)
___DEF_P_HLBL(___L1___asm_23_asm_2d_8)
___DEF_P_HLBL(___L2___asm_23_asm_2d_8)
___DEF_P_HLBL(___L3___asm_23_asm_2d_8)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_8)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_8)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_R1(___R2)
   ___SET_R2(___FIX(256L))
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_8)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),97,___G_modulo)
___DEF_SLBL(2,___L2___asm_23_asm_2d_8)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(3)
___DEF_SLBL(3,___L3___asm_23_asm_2d_8)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(2),___PRC(519),___L___asm_23_asm_2d_code_2d_extend)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_16
#undef ___PH_LBL0
#define ___PH_LBL0 37
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_16)
___DEF_P_HLBL(___L1___asm_23_asm_2d_16)
___DEF_P_HLBL(___L2___asm_23_asm_2d_16)
___DEF_P_HLBL(___L3___asm_23_asm_2d_16)
___DEF_P_HLBL(___L4___asm_23_asm_2d_16)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_16)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_16)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_R2(___FIX(2L))
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_16)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(2,___L2___asm_23_asm_2d_16)
   ___IF(___NOT(___EQP(___R1,___SYM_be)))
   ___GOTO(___L5___asm_23_asm_2d_16)
   ___END_IF
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(3)
___DEF_SLBL(3,___L3___asm_23_asm_2d_16)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(2),___PRC(43),___L___asm_23_asm_2d_16_2d_be)
___DEF_GLBL(___L5___asm_23_asm_2d_16)
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(4)
___DEF_SLBL(4,___L4___asm_23_asm_2d_16)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(2),___PRC(50),___L___asm_23_asm_2d_16_2d_le)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_16_2d_be
#undef ___PH_LBL0
#define ___PH_LBL0 43
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_16_2d_be)
___DEF_P_HLBL(___L1___asm_23_asm_2d_16_2d_be)
___DEF_P_HLBL(___L2___asm_23_asm_2d_16_2d_be)
___DEF_P_HLBL(___L3___asm_23_asm_2d_16_2d_be)
___DEF_P_HLBL(___L4___asm_23_asm_2d_16_2d_be)
___DEF_P_HLBL(___L5___asm_23_asm_2d_16_2d_be)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_16_2d_be)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_16_2d_be)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_R1(___R2)
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_16_2d_be)
   ___SET_R0(___LBL(2))
   ___JUMPINT(___SET_NARGS(1),___PRC(595),___L___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
___DEF_SLBL(2,___L2___asm_23_asm_2d_16_2d_be)
   ___SET_R2(___FIX(256L))
   ___SET_R0(___LBL(3))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),97,___G_modulo)
___DEF_SLBL(3,___L3___asm_23_asm_2d_16_2d_be)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(4))
   ___JUMPINT(___SET_NARGS(2),___PRC(519),___L___asm_23_asm_2d_code_2d_extend)
___DEF_SLBL(4,___L4___asm_23_asm_2d_16_2d_be)
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(5)
___DEF_SLBL(5,___L5___asm_23_asm_2d_16_2d_be)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(2),___PRC(32),___L___asm_23_asm_2d_8)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_16_2d_le
#undef ___PH_LBL0
#define ___PH_LBL0 50
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_16_2d_le)
___DEF_P_HLBL(___L1___asm_23_asm_2d_16_2d_le)
___DEF_P_HLBL(___L2___asm_23_asm_2d_16_2d_le)
___DEF_P_HLBL(___L3___asm_23_asm_2d_16_2d_le)
___DEF_P_HLBL(___L4___asm_23_asm_2d_16_2d_le)
___DEF_P_HLBL(___L5___asm_23_asm_2d_16_2d_le)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_16_2d_le)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_16_2d_le)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_16_2d_le)
   ___SET_R0(___LBL(2))
   ___JUMPINT(___SET_NARGS(2),___PRC(32),___L___asm_23_asm_2d_8)
___DEF_SLBL(2,___L2___asm_23_asm_2d_16_2d_le)
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(3))
   ___JUMPINT(___SET_NARGS(1),___PRC(595),___L___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
___DEF_SLBL(3,___L3___asm_23_asm_2d_16_2d_le)
   ___SET_R2(___FIX(256L))
   ___SET_R0(___LBL(4))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),97,___G_modulo)
___DEF_SLBL(4,___L4___asm_23_asm_2d_16_2d_le)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(5)
___DEF_SLBL(5,___L5___asm_23_asm_2d_16_2d_le)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(2),___PRC(519),___L___asm_23_asm_2d_code_2d_extend)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_32
#undef ___PH_LBL0
#define ___PH_LBL0 57
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_32)
___DEF_P_HLBL(___L1___asm_23_asm_2d_32)
___DEF_P_HLBL(___L2___asm_23_asm_2d_32)
___DEF_P_HLBL(___L3___asm_23_asm_2d_32)
___DEF_P_HLBL(___L4___asm_23_asm_2d_32)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_32)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_32)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_R2(___FIX(2L))
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_32)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(2,___L2___asm_23_asm_2d_32)
   ___IF(___NOT(___EQP(___R1,___SYM_be)))
   ___GOTO(___L5___asm_23_asm_2d_32)
   ___END_IF
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(3)
___DEF_SLBL(3,___L3___asm_23_asm_2d_32)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(2),___PRC(63),___L___asm_23_asm_2d_32_2d_be)
___DEF_GLBL(___L5___asm_23_asm_2d_32)
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(4)
___DEF_SLBL(4,___L4___asm_23_asm_2d_32)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(2),___PRC(69),___L___asm_23_asm_2d_32_2d_le)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_32_2d_be
#undef ___PH_LBL0
#define ___PH_LBL0 63
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_32_2d_be)
___DEF_P_HLBL(___L1___asm_23_asm_2d_32_2d_be)
___DEF_P_HLBL(___L2___asm_23_asm_2d_32_2d_be)
___DEF_P_HLBL(___L3___asm_23_asm_2d_32_2d_be)
___DEF_P_HLBL(___L4___asm_23_asm_2d_32_2d_be)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_32_2d_be)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_32_2d_be)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_R1(___R2)
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_32_2d_be)
   ___SET_R0(___LBL(2))
   ___JUMPINT(___SET_NARGS(1),___PRC(603),___L___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
___DEF_SLBL(2,___L2___asm_23_asm_2d_32_2d_be)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(3))
   ___JUMPINT(___SET_NARGS(2),___PRC(43),___L___asm_23_asm_2d_16_2d_be)
___DEF_SLBL(3,___L3___asm_23_asm_2d_32_2d_be)
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(4)
___DEF_SLBL(4,___L4___asm_23_asm_2d_32_2d_be)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(2),___PRC(43),___L___asm_23_asm_2d_16_2d_be)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_32_2d_le
#undef ___PH_LBL0
#define ___PH_LBL0 69
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_32_2d_le)
___DEF_P_HLBL(___L1___asm_23_asm_2d_32_2d_le)
___DEF_P_HLBL(___L2___asm_23_asm_2d_32_2d_le)
___DEF_P_HLBL(___L3___asm_23_asm_2d_32_2d_le)
___DEF_P_HLBL(___L4___asm_23_asm_2d_32_2d_le)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_32_2d_le)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_32_2d_le)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_32_2d_le)
   ___SET_R0(___LBL(2))
   ___JUMPINT(___SET_NARGS(2),___PRC(50),___L___asm_23_asm_2d_16_2d_le)
___DEF_SLBL(2,___L2___asm_23_asm_2d_32_2d_le)
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(3))
   ___JUMPINT(___SET_NARGS(1),___PRC(603),___L___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
___DEF_SLBL(3,___L3___asm_23_asm_2d_32_2d_le)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(4)
___DEF_SLBL(4,___L4___asm_23_asm_2d_32_2d_le)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(2),___PRC(50),___L___asm_23_asm_2d_16_2d_le)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_64
#undef ___PH_LBL0
#define ___PH_LBL0 75
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_64)
___DEF_P_HLBL(___L1___asm_23_asm_2d_64)
___DEF_P_HLBL(___L2___asm_23_asm_2d_64)
___DEF_P_HLBL(___L3___asm_23_asm_2d_64)
___DEF_P_HLBL(___L4___asm_23_asm_2d_64)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_64)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_64)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_R2(___FIX(2L))
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_64)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(2,___L2___asm_23_asm_2d_64)
   ___IF(___NOT(___EQP(___R1,___SYM_be)))
   ___GOTO(___L5___asm_23_asm_2d_64)
   ___END_IF
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(3)
___DEF_SLBL(3,___L3___asm_23_asm_2d_64)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(2),___PRC(81),___L___asm_23_asm_2d_64_2d_be)
___DEF_GLBL(___L5___asm_23_asm_2d_64)
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(4)
___DEF_SLBL(4,___L4___asm_23_asm_2d_64)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(2),___PRC(87),___L___asm_23_asm_2d_64_2d_le)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_64_2d_be
#undef ___PH_LBL0
#define ___PH_LBL0 81
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_64_2d_be)
___DEF_P_HLBL(___L1___asm_23_asm_2d_64_2d_be)
___DEF_P_HLBL(___L2___asm_23_asm_2d_64_2d_be)
___DEF_P_HLBL(___L3___asm_23_asm_2d_64_2d_be)
___DEF_P_HLBL(___L4___asm_23_asm_2d_64_2d_be)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_64_2d_be)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_64_2d_be)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_R1(___R2)
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_64_2d_be)
   ___SET_R0(___LBL(2))
   ___JUMPINT(___SET_NARGS(1),___PRC(611),___L___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
___DEF_SLBL(2,___L2___asm_23_asm_2d_64_2d_be)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(3))
   ___JUMPINT(___SET_NARGS(2),___PRC(63),___L___asm_23_asm_2d_32_2d_be)
___DEF_SLBL(3,___L3___asm_23_asm_2d_64_2d_be)
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(4)
___DEF_SLBL(4,___L4___asm_23_asm_2d_64_2d_be)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(2),___PRC(63),___L___asm_23_asm_2d_32_2d_be)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_64_2d_le
#undef ___PH_LBL0
#define ___PH_LBL0 87
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_64_2d_le)
___DEF_P_HLBL(___L1___asm_23_asm_2d_64_2d_le)
___DEF_P_HLBL(___L2___asm_23_asm_2d_64_2d_le)
___DEF_P_HLBL(___L3___asm_23_asm_2d_64_2d_le)
___DEF_P_HLBL(___L4___asm_23_asm_2d_64_2d_le)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_64_2d_le)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_64_2d_le)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_64_2d_le)
   ___SET_R0(___LBL(2))
   ___JUMPINT(___SET_NARGS(2),___PRC(69),___L___asm_23_asm_2d_32_2d_le)
___DEF_SLBL(2,___L2___asm_23_asm_2d_64_2d_le)
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(3))
   ___JUMPINT(___SET_NARGS(1),___PRC(611),___L___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
___DEF_SLBL(3,___L3___asm_23_asm_2d_64_2d_le)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(4)
___DEF_SLBL(4,___L4___asm_23_asm_2d_64_2d_le)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(2),___PRC(69),___L___asm_23_asm_2d_32_2d_le)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_int
#undef ___PH_LBL0
#define ___PH_LBL0 93
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R3 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R3 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R3 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_int)
___DEF_P_HLBL(___L1___asm_23_asm_2d_int)
___DEF_P_HLBL(___L2___asm_23_asm_2d_int)
___DEF_P_HLBL(___L3___asm_23_asm_2d_int)
___DEF_P_HLBL(___L4___asm_23_asm_2d_int)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_int)
   ___IF_NARGS_EQ(3,___NOTHING)
   ___WRONG_NARGS(0,3,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_int)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_STK(4,___R3)
   ___SET_R2(___FIX(2L))
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_int)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(2,___L2___asm_23_asm_2d_int)
   ___IF(___NOT(___EQP(___R1,___SYM_be)))
   ___GOTO(___L5___asm_23_asm_2d_int)
   ___END_IF
   ___SET_R3(___STK(-4))
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(3)
___DEF_SLBL(3,___L3___asm_23_asm_2d_int)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(3),___PRC(99),___L___asm_23_asm_2d_int_2d_be)
___DEF_GLBL(___L5___asm_23_asm_2d_int)
   ___SET_R3(___STK(-4))
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(4)
___DEF_SLBL(4,___L4___asm_23_asm_2d_int)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(3),___PRC(110),___L___asm_23_asm_2d_int_2d_le)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_int_2d_be
#undef ___PH_LBL0
#define ___PH_LBL0 99
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R3 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R3 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_int_2d_be)
___DEF_P_HLBL(___L1___asm_23_asm_2d_int_2d_be)
___DEF_P_HLBL(___L2___asm_23_asm_2d_int_2d_be)
___DEF_P_HLBL(___L3___asm_23_asm_2d_int_2d_be)
___DEF_P_HLBL(___L4___asm_23_asm_2d_int_2d_be)
___DEF_P_HLBL(___L5___asm_23_asm_2d_int_2d_be)
___DEF_P_HLBL(___L6___asm_23_asm_2d_int_2d_be)
___DEF_P_HLBL(___L7___asm_23_asm_2d_int_2d_be)
___DEF_P_HLBL(___L8___asm_23_asm_2d_int_2d_be)
___DEF_P_HLBL(___L9___asm_23_asm_2d_int_2d_be)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_int_2d_be)
   ___IF_NARGS_EQ(3,___NOTHING)
   ___WRONG_NARGS(0,3,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_int_2d_be)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_STK(4,___R3)
   ___SET_R1(___R3)
   ___SET_R2(___FIX(8L))
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_int_2d_be)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),86,___G_fx_3d_)
___DEF_SLBL(2,___L2___asm_23_asm_2d_int_2d_be)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L10___asm_23_asm_2d_int_2d_be)
   ___END_IF
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(3))
   ___JUMPINT(___SET_NARGS(1),___PRC(542),___L___asm_23_asm_2d_signed_2d_lo8)
___DEF_SLBL(3,___L3___asm_23_asm_2d_int_2d_be)
   ___SET_STK(-5,___R1)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(4))
   ___JUMPINT(___SET_NARGS(2),___PRC(32),___L___asm_23_asm_2d_8)
___DEF_SLBL(4,___L4___asm_23_asm_2d_int_2d_be)
   ___SET_R1(___STK(-5))
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___DEF_GLBL(___L10___asm_23_asm_2d_int_2d_be)
   ___SET_R1(___STK(-4))
   ___SET_R2(___FIX(16L))
   ___SET_R0(___LBL(5))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),86,___G_fx_3d_)
___DEF_SLBL(5,___L5___asm_23_asm_2d_int_2d_be)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L11___asm_23_asm_2d_int_2d_be)
   ___END_IF
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(6))
   ___JUMPINT(___SET_NARGS(1),___PRC(551),___L___asm_23_asm_2d_signed_2d_lo16)
___DEF_SLBL(6,___L6___asm_23_asm_2d_int_2d_be)
   ___SET_STK(-5,___R1)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(4))
   ___JUMPINT(___SET_NARGS(2),___PRC(43),___L___asm_23_asm_2d_16_2d_be)
___DEF_GLBL(___L11___asm_23_asm_2d_int_2d_be)
   ___SET_R1(___STK(-4))
   ___SET_R2(___FIX(32L))
   ___SET_R0(___LBL(7))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),86,___G_fx_3d_)
___DEF_SLBL(7,___L7___asm_23_asm_2d_int_2d_be)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L12___asm_23_asm_2d_int_2d_be)
   ___END_IF
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(8))
   ___JUMPINT(___SET_NARGS(1),___PRC(560),___L___asm_23_asm_2d_signed_2d_lo32)
___DEF_SLBL(8,___L8___asm_23_asm_2d_int_2d_be)
   ___SET_STK(-5,___R1)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(4))
   ___JUMPINT(___SET_NARGS(2),___PRC(63),___L___asm_23_asm_2d_32_2d_be)
___DEF_GLBL(___L12___asm_23_asm_2d_int_2d_be)
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(9))
   ___JUMPINT(___SET_NARGS(1),___PRC(569),___L___asm_23_asm_2d_signed_2d_lo64)
___DEF_SLBL(9,___L9___asm_23_asm_2d_int_2d_be)
   ___SET_STK(-5,___R1)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(4))
   ___JUMPINT(___SET_NARGS(2),___PRC(81),___L___asm_23_asm_2d_64_2d_be)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_int_2d_le
#undef ___PH_LBL0
#define ___PH_LBL0 110
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R3 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R3 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_int_2d_le)
___DEF_P_HLBL(___L1___asm_23_asm_2d_int_2d_le)
___DEF_P_HLBL(___L2___asm_23_asm_2d_int_2d_le)
___DEF_P_HLBL(___L3___asm_23_asm_2d_int_2d_le)
___DEF_P_HLBL(___L4___asm_23_asm_2d_int_2d_le)
___DEF_P_HLBL(___L5___asm_23_asm_2d_int_2d_le)
___DEF_P_HLBL(___L6___asm_23_asm_2d_int_2d_le)
___DEF_P_HLBL(___L7___asm_23_asm_2d_int_2d_le)
___DEF_P_HLBL(___L8___asm_23_asm_2d_int_2d_le)
___DEF_P_HLBL(___L9___asm_23_asm_2d_int_2d_le)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_int_2d_le)
   ___IF_NARGS_EQ(3,___NOTHING)
   ___WRONG_NARGS(0,3,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_int_2d_le)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_STK(4,___R3)
   ___SET_R1(___R3)
   ___SET_R2(___FIX(8L))
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_int_2d_le)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),86,___G_fx_3d_)
___DEF_SLBL(2,___L2___asm_23_asm_2d_int_2d_le)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L10___asm_23_asm_2d_int_2d_le)
   ___END_IF
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(3))
   ___JUMPINT(___SET_NARGS(1),___PRC(542),___L___asm_23_asm_2d_signed_2d_lo8)
___DEF_SLBL(3,___L3___asm_23_asm_2d_int_2d_le)
   ___SET_STK(-5,___R1)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(4))
   ___JUMPINT(___SET_NARGS(2),___PRC(32),___L___asm_23_asm_2d_8)
___DEF_SLBL(4,___L4___asm_23_asm_2d_int_2d_le)
   ___SET_R1(___STK(-5))
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___DEF_GLBL(___L10___asm_23_asm_2d_int_2d_le)
   ___SET_R1(___STK(-4))
   ___SET_R2(___FIX(16L))
   ___SET_R0(___LBL(5))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),86,___G_fx_3d_)
___DEF_SLBL(5,___L5___asm_23_asm_2d_int_2d_le)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L11___asm_23_asm_2d_int_2d_le)
   ___END_IF
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(6))
   ___JUMPINT(___SET_NARGS(1),___PRC(551),___L___asm_23_asm_2d_signed_2d_lo16)
___DEF_SLBL(6,___L6___asm_23_asm_2d_int_2d_le)
   ___SET_STK(-5,___R1)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(4))
   ___JUMPINT(___SET_NARGS(2),___PRC(50),___L___asm_23_asm_2d_16_2d_le)
___DEF_GLBL(___L11___asm_23_asm_2d_int_2d_le)
   ___SET_R1(___STK(-4))
   ___SET_R2(___FIX(32L))
   ___SET_R0(___LBL(7))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),86,___G_fx_3d_)
___DEF_SLBL(7,___L7___asm_23_asm_2d_int_2d_le)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L12___asm_23_asm_2d_int_2d_le)
   ___END_IF
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(8))
   ___JUMPINT(___SET_NARGS(1),___PRC(560),___L___asm_23_asm_2d_signed_2d_lo32)
___DEF_SLBL(8,___L8___asm_23_asm_2d_int_2d_le)
   ___SET_STK(-5,___R1)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(4))
   ___JUMPINT(___SET_NARGS(2),___PRC(69),___L___asm_23_asm_2d_32_2d_le)
___DEF_GLBL(___L12___asm_23_asm_2d_int_2d_le)
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(9))
   ___JUMPINT(___SET_NARGS(1),___PRC(569),___L___asm_23_asm_2d_signed_2d_lo64)
___DEF_SLBL(9,___L9___asm_23_asm_2d_int_2d_le)
   ___SET_STK(-5,___R1)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(4))
   ___JUMPINT(___SET_NARGS(2),___PRC(87),___L___asm_23_asm_2d_64_2d_le)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_f32
#undef ___PH_LBL0
#define ___PH_LBL0 121
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_f32)
___DEF_P_HLBL(___L1___asm_23_asm_2d_f32)
___DEF_P_HLBL(___L2___asm_23_asm_2d_f32)
___DEF_P_HLBL(___L3___asm_23_asm_2d_f32)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_f32)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_f32)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_R1(___R2)
   ___SET_R2(___FAL)
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_f32)
   ___SET_R0(___LBL(2))
   ___JUMPINT(___SET_NARGS(2),___PRC(697),___L___asm_23_asm_2d_float_2d__3e_bits)
___DEF_SLBL(2,___L2___asm_23_asm_2d_f32)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(3)
___DEF_SLBL(3,___L3___asm_23_asm_2d_f32)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(2),___PRC(57),___L___asm_23_asm_2d_32)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_f64
#undef ___PH_LBL0
#define ___PH_LBL0 126
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_f64)
___DEF_P_HLBL(___L1___asm_23_asm_2d_f64)
___DEF_P_HLBL(___L2___asm_23_asm_2d_f64)
___DEF_P_HLBL(___L3___asm_23_asm_2d_f64)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_f64)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_f64)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_R1(___R2)
   ___SET_R2(___TRU)
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_f64)
   ___SET_R0(___LBL(2))
   ___JUMPINT(___SET_NARGS(2),___PRC(697),___L___asm_23_asm_2d_float_2d__3e_bits)
___DEF_SLBL(2,___L2___asm_23_asm_2d_f64)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(3)
___DEF_SLBL(3,___L3___asm_23_asm_2d_f64)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(2),___PRC(75),___L___asm_23_asm_2d_64)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_UTF_2d_8_2d_string
#undef ___PH_LBL0
#define ___PH_LBL0 131
#undef ___PD_ALL
#define ___PD_ALL ___D_HEAP ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R3 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_HEAP ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R3 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_HEAP ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R3 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_P_HLBL(___L1___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_P_HLBL(___L2___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_P_HLBL(___L3___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_P_HLBL(___L4___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_P_HLBL(___L5___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_P_HLBL(___L6___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_P_HLBL(___L7___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_P_HLBL(___L8___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_P_HLBL(___L9___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_P_HLBL(___L10___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_P_HLBL(___L11___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_P_HLBL(___L12___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_P_HLBL(___L13___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_P_HLBL(___L14___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_P_HLBL(___L15___asm_23_asm_2d_UTF_2d_8_2d_string)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_UTF_2d_8_2d_string)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_UTF_2d_8_2d_string)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___ALLOC_CLO(1UL))
   ___BEGIN_SETUP_CLO(1,___STK(3),14)
   ___ADD_CLO_ELEM(0,___R2)
   ___END_SETUP_CLO(1)
   ___SET_R2(___STK(3))
   ___SET_R1(___CNS(0))
   ___ADJFP(8)
   ___CHECK_HEAP(1,4096)
___DEF_SLBL(1,___L1___asm_23_asm_2d_UTF_2d_8_2d_string)
   ___POLL(2)
___DEF_SLBL(2,___L2___asm_23_asm_2d_UTF_2d_8_2d_string)
   ___SET_R0(___LBL(3))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),124,___G_with_2d_output_2d_to_2d_u8vector)
___DEF_SLBL(3,___L3___asm_23_asm_2d_UTF_2d_8_2d_string)
   ___SET_STK(-5,___R1)
   ___SET_R0(___LBL(4))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),115,___G_u8vector_2d_length)
___DEF_SLBL(4,___L4___asm_23_asm_2d_UTF_2d_8_2d_string)
   ___SET_STK(-4,___STK(-7))
   ___SET_STK(-7,___STK(-6))
   ___SET_R2(___R1)
   ___SET_R1(___STK(-5))
   ___SET_R3(___FIX(0L))
   ___SET_R0(___STK(-4))
   ___ADJFP(-7)
   ___POLL(5)
___DEF_SLBL(5,___L5___asm_23_asm_2d_UTF_2d_8_2d_string)
   ___GOTO(___L16___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_SLBL(6,___L6___asm_23_asm_2d_UTF_2d_8_2d_string)
   ___SET_R3(___R1)
   ___SET_R2(___STK(-4))
   ___SET_R1(___STK(-5))
   ___SET_R0(___STK(-6))
   ___ADJFP(-7)
   ___POLL(7)
___DEF_SLBL(7,___L7___asm_23_asm_2d_UTF_2d_8_2d_string)
___DEF_GLBL(___L16___asm_23_asm_2d_UTF_2d_8_2d_string)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_STK(4,___R3)
   ___SET_R1(___R3)
   ___ADJFP(7)
   ___POLL(8)
___DEF_SLBL(8,___L8___asm_23_asm_2d_UTF_2d_8_2d_string)
   ___SET_R0(___LBL(9))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),85,___G_fx_3c_)
___DEF_SLBL(9,___L9___asm_23_asm_2d_UTF_2d_8_2d_string)
   ___IF(___NOTFALSEP(___R1))
   ___GOTO(___L17___asm_23_asm_2d_UTF_2d_8_2d_string)
   ___END_IF
   ___SET_R1(___STK(-7))
   ___SET_R2(___FIX(0L))
   ___SET_R0(___STK(-6))
   ___POLL(10)
___DEF_SLBL(10,___L10___asm_23_asm_2d_UTF_2d_8_2d_string)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(2),___PRC(32),___L___asm_23_asm_2d_8)
___DEF_GLBL(___L17___asm_23_asm_2d_UTF_2d_8_2d_string)
   ___SET_R2(___STK(-3))
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(11))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),116,___G_u8vector_2d_ref)
___DEF_SLBL(11,___L11___asm_23_asm_2d_UTF_2d_8_2d_string)
   ___SET_R2(___FIX(256L))
   ___SET_R0(___LBL(12))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),97,___G_modulo)
___DEF_SLBL(12,___L12___asm_23_asm_2d_UTF_2d_8_2d_string)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-7))
   ___SET_R0(___LBL(13))
   ___JUMPINT(___SET_NARGS(2),___PRC(519),___L___asm_23_asm_2d_code_2d_extend)
___DEF_SLBL(13,___L13___asm_23_asm_2d_UTF_2d_8_2d_string)
   ___SET_R1(___STK(-3))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(6))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),83,___G_fx_2b_)
___DEF_SLBL(14,___L14___asm_23_asm_2d_UTF_2d_8_2d_string)
   ___IF_NARGS_EQ(0,___NOTHING)
   ___WRONG_NARGS(14,0,0,0)
   ___SET_R1(___CLO(___R4,1))
   ___POLL(15)
___DEF_SLBL(15,___L15___asm_23_asm_2d_UTF_2d_8_2d_string)
   ___JUMPGLONOTSAFE(___SET_NARGS(1),77,___G_display)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_make_2d_label
#undef ___PH_LBL0
#define ___PH_LBL0 148
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R1 ___D_R2 ___D_R3 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R1 ___R_R2 ___R_R3 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R1 ___W_R2 ___W_R3 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_make_2d_label)
___DEF_P_HLBL(___L1___asm_23_asm_2d_make_2d_label)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_make_2d_label)
   ___IF_NARGS_EQ(2,___SET_R3(___FAL))
   ___IF_NARGS_EQ(3,___NOTHING)
   ___WRONG_NARGS(0,2,1,0)
___DEF_GLBL(___L___asm_23_asm_2d_make_2d_label)
   ___SET_STK(1,___R3)
   ___SET_R3(___R2)
   ___SET_R2(___STK(1))
   ___SET_R1(___SYM_label)
   ___ADJFP(1)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_make_2d_label)
   ___ADJFP(-1)
   ___JUMPGLONOTSAFE(___SET_NARGS(3),118,___G_vector)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_label_3f_
#undef ___PH_LBL0
#define ___PH_LBL0 151
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_label_3f_)
___DEF_P_HLBL(___L1___asm_23_asm_2d_label_3f_)
___DEF_P_HLBL(___L2___asm_23_asm_2d_label_3f_)
___DEF_P_HLBL(___L3___asm_23_asm_2d_label_3f_)
___DEF_P_HLBL(___L4___asm_23_asm_2d_label_3f_)
___DEF_P_HLBL(___L5___asm_23_asm_2d_label_3f_)
___DEF_P_HLBL(___L6___asm_23_asm_2d_label_3f_)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_label_3f_)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_label_3f_)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_label_3f_)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),122,___G_vector_3f_)
___DEF_SLBL(2,___L2___asm_23_asm_2d_label_3f_)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L7___asm_23_asm_2d_label_3f_)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(3))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),119,___G_vector_2d_length)
___DEF_SLBL(3,___L3___asm_23_asm_2d_label_3f_)
   ___SET_R2(___FIX(3L))
   ___SET_R0(___LBL(4))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),86,___G_fx_3d_)
___DEF_SLBL(4,___L4___asm_23_asm_2d_label_3f_)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L7___asm_23_asm_2d_label_3f_)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(5))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(5,___L5___asm_23_asm_2d_label_3f_)
   ___SET_R2(___SYM_label)
   ___SET_R0(___STK(-3))
   ___POLL(6)
___DEF_SLBL(6,___L6___asm_23_asm_2d_label_3f_)
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),78,___G_eq_3f_)
___DEF_GLBL(___L7___asm_23_asm_2d_label_3f_)
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_label
#undef ___PH_LBL0
#define ___PH_LBL0 159
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R3 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R3 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R3 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_label)
___DEF_P_HLBL(___L1___asm_23_asm_2d_label)
___DEF_P_HLBL(___L2___asm_23_asm_2d_label)
___DEF_P_HLBL(___L3___asm_23_asm_2d_label)
___DEF_P_HLBL(___L4___asm_23_asm_2d_label)
___DEF_P_HLBL(___L5___asm_23_asm_2d_label)
___DEF_P_HLBL(___L6___asm_23_asm_2d_label)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_label)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_label)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_R1(___R2)
   ___SET_R2(___FIX(1L))
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_label)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(2,___L2___asm_23_asm_2d_label)
   ___IF(___NOTFALSEP(___R1))
   ___GOTO(___L7___asm_23_asm_2d_label)
   ___END_IF
   ___SET_R1(___STK(-5))
   ___SET_R3(___FIX(0L))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(3))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_SLBL(3,___L3___asm_23_asm_2d_label)
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(4)
___DEF_SLBL(4,___L4___asm_23_asm_2d_label)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(2),___PRC(519),___L___asm_23_asm_2d_code_2d_extend)
___DEF_GLBL(___L7___asm_23_asm_2d_label)
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(2L))
   ___SET_R0(___LBL(5))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(5,___L5___asm_23_asm_2d_label)
   ___SET_R2(___R1)
   ___SET_R1(___SUB(0))
   ___SET_R0(___STK(-3))
   ___POLL(6)
___DEF_SLBL(6,___L6___asm_23_asm_2d_label)
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),70,___G_c_23_compiler_2d_internal_2d_error)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_label_2d_id
#undef ___PH_LBL0
#define ___PH_LBL0 167
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_label_2d_id)
___DEF_P_HLBL(___L1___asm_23_asm_2d_label_2d_id)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_label_2d_id)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_label_2d_id)
   ___SET_R2(___FIX(2L))
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_label_2d_id)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_label_2d_name
#undef ___PH_LBL0
#define ___PH_LBL0 170
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_label_2d_name)
___DEF_P_HLBL(___L1___asm_23_asm_2d_label_2d_name)
___DEF_P_HLBL(___L2___asm_23_asm_2d_label_2d_name)
___DEF_P_HLBL(___L3___asm_23_asm_2d_label_2d_name)
___DEF_P_HLBL(___L4___asm_23_asm_2d_label_2d_name)
___DEF_P_HLBL(___L5___asm_23_asm_2d_label_2d_name)
___DEF_P_HLBL(___L6___asm_23_asm_2d_label_2d_name)
___DEF_P_HLBL(___L7___asm_23_asm_2d_label_2d_name)
___DEF_P_HLBL(___L8___asm_23_asm_2d_label_2d_name)
___DEF_P_HLBL(___L9___asm_23_asm_2d_label_2d_name)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_label_2d_name)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_label_2d_name)
   ___SET_STK(1,___R0)
   ___SET_R2(___FIX(2L))
   ___ADJFP(4)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_label_2d_name)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(2,___L2___asm_23_asm_2d_label_2d_name)
   ___SET_STK(-2,___R1)
   ___SET_R0(___LBL(3))
   ___ADJFP(4)
   ___JUMPGLONOTSAFE(___SET_NARGS(1),111,___G_string_3f_)
___DEF_SLBL(3,___L3___asm_23_asm_2d_label_2d_name)
   ___IF(___NOTFALSEP(___R1))
   ___GOTO(___L12___asm_23_asm_2d_label_2d_name)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(4))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),113,___G_symbol_3f_)
___DEF_SLBL(4,___L4___asm_23_asm_2d_label_2d_name)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L10___asm_23_asm_2d_label_2d_name)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(5)
___DEF_SLBL(5,___L5___asm_23_asm_2d_label_2d_name)
   ___ADJFP(-8)
   ___JUMPGLONOTSAFE(___SET_NARGS(1),112,___G_symbol_2d__3e_string)
___DEF_GLBL(___L10___asm_23_asm_2d_label_2d_name)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(6))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),103,___G_number_3f_)
___DEF_SLBL(6,___L6___asm_23_asm_2d_label_2d_name)
   ___IF(___NOTFALSEP(___R1))
   ___GOTO(___L11___asm_23_asm_2d_label_2d_name)
   ___END_IF
   ___SET_R2(___STK(-6))
   ___SET_R1(___SUB(1))
   ___SET_R0(___STK(-7))
   ___POLL(7)
___DEF_SLBL(7,___L7___asm_23_asm_2d_label_2d_name)
   ___ADJFP(-8)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),70,___G_c_23_compiler_2d_internal_2d_error)
___DEF_GLBL(___L11___asm_23_asm_2d_label_2d_name)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(8))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(1),102,___G_number_2d__3e_string)
___DEF_SLBL(8,___L8___asm_23_asm_2d_label_2d_name)
   ___SET_R2(___R1)
   ___SET_R1(___SUB(2))
   ___SET_R0(___STK(-3))
   ___POLL(9)
___DEF_SLBL(9,___L9___asm_23_asm_2d_label_2d_name)
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),109,___G_string_2d_append)
___DEF_GLBL(___L12___asm_23_asm_2d_label_2d_name)
   ___SET_R1(___STK(-6))
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_label_2d_pos
#undef ___PH_LBL0
#define ___PH_LBL0 181
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_label_2d_pos)
___DEF_P_HLBL(___L1___asm_23_asm_2d_label_2d_pos)
___DEF_P_HLBL(___L2___asm_23_asm_2d_label_2d_pos)
___DEF_P_HLBL(___L3___asm_23_asm_2d_label_2d_pos)
___DEF_P_HLBL(___L4___asm_23_asm_2d_label_2d_pos)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_label_2d_pos)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_label_2d_pos)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_R2(___FIX(1L))
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_label_2d_pos)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(2,___L2___asm_23_asm_2d_label_2d_pos)
   ___IF(___NOTFALSEP(___R1))
   ___GOTO(___L5___asm_23_asm_2d_label_2d_pos)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(2L))
   ___SET_R0(___LBL(3))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(3,___L3___asm_23_asm_2d_label_2d_pos)
   ___SET_R2(___R1)
   ___SET_R1(___SUB(3))
   ___SET_R0(___STK(-3))
   ___POLL(4)
___DEF_SLBL(4,___L4___asm_23_asm_2d_label_2d_pos)
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),70,___G_c_23_compiler_2d_internal_2d_error)
___DEF_GLBL(___L5___asm_23_asm_2d_label_2d_pos)
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_align
#undef ___PH_LBL0
#define ___PH_LBL0 187
#undef ___PD_ALL
#define ___PD_ALL ___D_HEAP ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R3 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_HEAP ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R3 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_HEAP ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R3 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_align)
___DEF_P_HLBL(___L1___asm_23_asm_2d_align)
___DEF_P_HLBL(___L2___asm_23_asm_2d_align)
___DEF_P_HLBL(___L3___asm_23_asm_2d_align)
___DEF_P_HLBL(___L4___asm_23_asm_2d_align)
___DEF_P_HLBL(___L5___asm_23_asm_2d_align)
___DEF_P_HLBL(___L6___asm_23_asm_2d_align)
___DEF_P_HLBL(___L7___asm_23_asm_2d_align)
___DEF_P_HLBL(___L8___asm_23_asm_2d_align)
___DEF_P_HLBL(___L9___asm_23_asm_2d_align)
___DEF_P_HLBL(___L10___asm_23_asm_2d_align)
___DEF_P_HLBL(___L11___asm_23_asm_2d_align)
___DEF_P_HLBL(___L12___asm_23_asm_2d_align)
___DEF_P_HLBL(___L13___asm_23_asm_2d_align)
___DEF_P_HLBL(___L14___asm_23_asm_2d_align)
___DEF_P_HLBL(___L15___asm_23_asm_2d_align)
___DEF_P_HLBL(___L16___asm_23_asm_2d_align)
___DEF_P_HLBL(___L17___asm_23_asm_2d_align)
___DEF_P_HLBL(___L18___asm_23_asm_2d_align)
___DEF_P_HLBL(___L19___asm_23_asm_2d_align)
___DEF_P_HLBL(___L20___asm_23_asm_2d_align)
___DEF_P_HLBL(___L21___asm_23_asm_2d_align)
___DEF_P_HLBL(___L22___asm_23_asm_2d_align)
___DEF_P_HLBL(___L23___asm_23_asm_2d_align)
___DEF_P_HLBL(___L24___asm_23_asm_2d_align)
___DEF_P_HLBL(___L25___asm_23_asm_2d_align)
___DEF_P_HLBL(___L26___asm_23_asm_2d_align)
___DEF_P_HLBL(___L27___asm_23_asm_2d_align)
___DEF_P_HLBL(___L28___asm_23_asm_2d_align)
___DEF_P_HLBL(___L29___asm_23_asm_2d_align)
___DEF_P_HLBL(___L30___asm_23_asm_2d_align)
___DEF_P_HLBL(___L31___asm_23_asm_2d_align)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_align)
   ___IF_NARGS_EQ(2,___PUSH(___R1) ___SET_R1(___R2) ___SET_R2(___FIX(0L)) ___SET_R3(___FIX(
0L)))
   ___IF_NARGS_EQ(3,___PUSH(___R1) ___SET_R1(___R2) ___SET_R2(___R3) ___SET_R3(___FIX(0L)
))
   ___IF_NARGS_EQ(4,___NOTHING)
   ___WRONG_NARGS(0,2,2,0)
___DEF_GLBL(___L___asm_23_asm_2d_align)
   ___SET_STK(1,___ALLOC_CLO(2UL))
   ___BEGIN_SETUP_CLO(2,___STK(1),27)
   ___ADD_CLO_ELEM(0,___R1)
   ___ADD_CLO_ELEM(1,___R2)
   ___END_SETUP_CLO(2)
   ___SET_STK(2,___ALLOC_CLO(3UL))
   ___BEGIN_SETUP_CLO(3,___STK(2),11)
   ___ADD_CLO_ELEM(0,___R3)
   ___ADD_CLO_ELEM(1,___R1)
   ___ADD_CLO_ELEM(2,___R2)
   ___END_SETUP_CLO(3)
   ___SET_R3(___STK(2))
   ___SET_R1(___STK(0))
   ___SET_R2(___STK(1))
   ___ADJFP(2)
   ___CHECK_HEAP(1,4096)
___DEF_SLBL(1,___L1___asm_23_asm_2d_align)
   ___POLL(2)
___DEF_SLBL(2,___L2___asm_23_asm_2d_align)
   ___ADJFP(-3)
   ___SET_NARGS(3) ___GOTO(___L3___asm_23_asm_2d_align)
___DEF_SLBL(3,___L3___asm_23_asm_2d_align)
   ___IF_NARGS_EQ(1,___SET_R2(___NUL))
   ___GET_REST(3,1,0,0)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_R3(___FIX(0L))
   ___SET_R1(___SYM_deferred)
   ___ADJFP(8)
   ___POLL(4)
___DEF_SLBL(4,___L4___asm_23_asm_2d_align)
   ___SET_R0(___LBL(5))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),118,___G_vector)
___DEF_SLBL(5,___L5___asm_23_asm_2d_align)
   ___SET_STK(-5,___R1)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(3L))
   ___SET_R0(___LBL(6))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(6,___L6___asm_23_asm_2d_align)
   ___SET_STK(-6,___R1)
   ___SET_R0(___LBL(7))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),72,___G_car)
___DEF_SLBL(7,___L7___asm_23_asm_2d_align)
   ___SET_STK(-4,___R1)
   ___SET_R1(___STK(-5))
   ___SET_R2(___NUL)
   ___SET_R0(___LBL(8))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),75,___G_cons)
___DEF_SLBL(8,___L8___asm_23_asm_2d_align)
   ___SET_STK(-5,___R1)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-4))
   ___SET_R0(___LBL(9))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),108,___G_set_2d_cdr_21_)
___DEF_SLBL(9,___L9___asm_23_asm_2d_align)
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(10)
___DEF_SLBL(10,___L10___asm_23_asm_2d_align)
   ___ADJFP(-8)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),107,___G_set_2d_car_21_)
___DEF_SLBL(11,___L11___asm_23_asm_2d_align)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(11,2,0,0)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R4)
   ___SET_STK(4,___R2)
   ___SET_R2(___CLO(___R4,3))
   ___SET_R1(___STK(4))
   ___ADJFP(8)
   ___POLL(12)
___DEF_SLBL(12,___L12___asm_23_asm_2d_align)
   ___SET_R0(___LBL(13))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),84,___G_fx_2d_)
___DEF_SLBL(13,___L13___asm_23_asm_2d_align)
   ___SET_R2(___R1)
   ___SET_R1(___CLO(___STK(-5),2))
   ___SET_R0(___LBL(14))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),84,___G_fx_2d_)
___DEF_SLBL(14,___L14___asm_23_asm_2d_align)
   ___SET_R2(___CLO(___STK(-5),2))
   ___SET_R0(___LBL(15))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),89,___G_fxmodulo)
___DEF_SLBL(15,___L15___asm_23_asm_2d_align)
   ___SET_R3(___R1)
   ___SET_R2(___STK(-6))
   ___SET_R1(___CLO(___STK(-5),1))
   ___SET_R0(___STK(-7))
   ___ADJFP(-8)
   ___POLL(16)
___DEF_SLBL(16,___L16___asm_23_asm_2d_align)
   ___GOTO(___L32___asm_23_asm_2d_align)
___DEF_SLBL(17,___L17___asm_23_asm_2d_align)
   ___SET_R3(___R1)
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___ADJFP(-8)
   ___POLL(18)
___DEF_SLBL(18,___L18___asm_23_asm_2d_align)
___DEF_GLBL(___L32___asm_23_asm_2d_align)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_STK(4,___R3)
   ___SET_R1(___R3)
   ___SET_R2(___FIX(0L))
   ___ADJFP(8)
   ___POLL(19)
___DEF_SLBL(19,___L19___asm_23_asm_2d_align)
   ___SET_R0(___LBL(20))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),87,___G_fx_3e_)
___DEF_SLBL(20,___L20___asm_23_asm_2d_align)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L33___asm_23_asm_2d_align)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(256L))
   ___SET_R0(___LBL(21))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),97,___G_modulo)
___DEF_SLBL(21,___L21___asm_23_asm_2d_align)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(22))
   ___JUMPINT(___SET_NARGS(2),___PRC(519),___L___asm_23_asm_2d_code_2d_extend)
___DEF_SLBL(22,___L22___asm_23_asm_2d_align)
   ___SET_R1(___STK(-4))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(23))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),84,___G_fx_2d_)
___DEF_SLBL(23,___L23___asm_23_asm_2d_align)
   ___SET_STK(-4,___R1)
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(24))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),87,___G_fx_3e_)
___DEF_SLBL(24,___L24___asm_23_asm_2d_align)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L33___asm_23_asm_2d_align)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(256L))
   ___SET_R0(___LBL(25))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),97,___G_modulo)
___DEF_SLBL(25,___L25___asm_23_asm_2d_align)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(26))
   ___JUMPINT(___SET_NARGS(2),___PRC(519),___L___asm_23_asm_2d_code_2d_extend)
___DEF_SLBL(26,___L26___asm_23_asm_2d_align)
   ___SET_R1(___STK(-4))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(17))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),84,___G_fx_2d_)
___DEF_GLBL(___L33___asm_23_asm_2d_align)
   ___SET_R1(___VOID)
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___DEF_SLBL(27,___L27___asm_23_asm_2d_align)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(27,2,0,0)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R4)
   ___SET_STK(3,___R2)
   ___SET_R2(___CLO(___R4,2))
   ___SET_R1(___STK(3))
   ___ADJFP(8)
   ___POLL(28)
___DEF_SLBL(28,___L28___asm_23_asm_2d_align)
   ___SET_R0(___LBL(29))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),84,___G_fx_2d_)
___DEF_SLBL(29,___L29___asm_23_asm_2d_align)
   ___SET_R2(___R1)
   ___SET_R1(___CLO(___STK(-6),1))
   ___SET_R0(___LBL(30))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),84,___G_fx_2d_)
___DEF_SLBL(30,___L30___asm_23_asm_2d_align)
   ___SET_R2(___CLO(___STK(-6),1))
   ___SET_R0(___STK(-7))
   ___POLL(31)
___DEF_SLBL(31,___L31___asm_23_asm_2d_align)
   ___ADJFP(-8)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),89,___G_fxmodulo)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_origin
#undef ___PH_LBL0
#define ___PH_LBL0 220
#undef ___PD_ALL
#define ___PD_ALL ___D_HEAP ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R3 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_HEAP ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R3 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_HEAP ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R3 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L1___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L2___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L3___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L4___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L5___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L6___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L7___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L8___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L9___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L10___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L11___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L12___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L13___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L14___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L15___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L16___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L17___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L18___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L19___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L20___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L21___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L22___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L23___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L24___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L25___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L26___asm_23_asm_2d_origin)
___DEF_P_HLBL(___L27___asm_23_asm_2d_origin)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_origin)
   ___IF_NARGS_EQ(2,___SET_R3(___FIX(0L)))
   ___IF_NARGS_EQ(3,___NOTHING)
   ___WRONG_NARGS(0,2,1,0)
___DEF_GLBL(___L___asm_23_asm_2d_origin)
   ___SET_STK(1,___ALLOC_CLO(1UL))
   ___BEGIN_SETUP_CLO(1,___STK(1),26)
   ___ADD_CLO_ELEM(0,___R2)
   ___END_SETUP_CLO(1)
   ___SET_STK(2,___ALLOC_CLO(3UL))
   ___BEGIN_SETUP_CLO(3,___STK(2),11)
   ___ADD_CLO_ELEM(0,___R2)
   ___ADD_CLO_ELEM(1,___R1)
   ___ADD_CLO_ELEM(2,___R3)
   ___END_SETUP_CLO(3)
   ___SET_R3(___STK(2))
   ___SET_R2(___STK(1))
   ___ADJFP(2)
   ___CHECK_HEAP(1,4096)
___DEF_SLBL(1,___L1___asm_23_asm_2d_origin)
   ___POLL(2)
___DEF_SLBL(2,___L2___asm_23_asm_2d_origin)
   ___ADJFP(-2)
   ___SET_NARGS(3) ___GOTO(___L3___asm_23_asm_2d_origin)
___DEF_SLBL(3,___L3___asm_23_asm_2d_origin)
   ___IF_NARGS_EQ(1,___SET_R2(___NUL))
   ___GET_REST(3,1,0,0)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_R3(___FIX(0L))
   ___SET_R1(___SYM_deferred)
   ___ADJFP(8)
   ___POLL(4)
___DEF_SLBL(4,___L4___asm_23_asm_2d_origin)
   ___SET_R0(___LBL(5))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),118,___G_vector)
___DEF_SLBL(5,___L5___asm_23_asm_2d_origin)
   ___SET_STK(-5,___R1)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(3L))
   ___SET_R0(___LBL(6))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(6,___L6___asm_23_asm_2d_origin)
   ___SET_STK(-6,___R1)
   ___SET_R0(___LBL(7))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),72,___G_car)
___DEF_SLBL(7,___L7___asm_23_asm_2d_origin)
   ___SET_STK(-4,___R1)
   ___SET_R1(___STK(-5))
   ___SET_R2(___NUL)
   ___SET_R0(___LBL(8))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),75,___G_cons)
___DEF_SLBL(8,___L8___asm_23_asm_2d_origin)
   ___SET_STK(-5,___R1)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-4))
   ___SET_R0(___LBL(9))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),108,___G_set_2d_cdr_21_)
___DEF_SLBL(9,___L9___asm_23_asm_2d_origin)
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(10)
___DEF_SLBL(10,___L10___asm_23_asm_2d_origin)
   ___ADJFP(-8)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),107,___G_set_2d_car_21_)
___DEF_SLBL(11,___L11___asm_23_asm_2d_origin)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(11,1,0,0)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R4)
   ___SET_R2(___R1)
   ___SET_R1(___CLO(___R4,1))
   ___ADJFP(8)
   ___POLL(12)
___DEF_SLBL(12,___L12___asm_23_asm_2d_origin)
   ___SET_R0(___LBL(13))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),84,___G_fx_2d_)
___DEF_SLBL(13,___L13___asm_23_asm_2d_origin)
   ___SET_STK(-5,___R1)
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(14))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),85,___G_fx_3c_)
___DEF_SLBL(14,___L14___asm_23_asm_2d_origin)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L28___asm_23_asm_2d_origin)
   ___END_IF
   ___SET_R1(___SUB(4))
   ___SET_R0(___STK(-7))
   ___POLL(15)
___DEF_SLBL(15,___L15___asm_23_asm_2d_origin)
   ___ADJFP(-8)
   ___JUMPGLONOTSAFE(___SET_NARGS(1),70,___G_c_23_compiler_2d_internal_2d_error)
___DEF_GLBL(___L28___asm_23_asm_2d_origin)
   ___SET_R3(___STK(-5))
   ___SET_R2(___CLO(___STK(-6),3))
   ___SET_R1(___CLO(___STK(-6),2))
   ___SET_R0(___STK(-7))
   ___ADJFP(-8)
   ___POLL(16)
___DEF_SLBL(16,___L16___asm_23_asm_2d_origin)
   ___GOTO(___L29___asm_23_asm_2d_origin)
___DEF_SLBL(17,___L17___asm_23_asm_2d_origin)
   ___SET_R3(___R1)
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___ADJFP(-8)
   ___POLL(18)
___DEF_SLBL(18,___L18___asm_23_asm_2d_origin)
___DEF_GLBL(___L29___asm_23_asm_2d_origin)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_STK(4,___R3)
   ___SET_R1(___R3)
   ___SET_R2(___FIX(0L))
   ___ADJFP(8)
   ___POLL(19)
___DEF_SLBL(19,___L19___asm_23_asm_2d_origin)
   ___SET_R0(___LBL(20))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),87,___G_fx_3e_)
___DEF_SLBL(20,___L20___asm_23_asm_2d_origin)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L30___asm_23_asm_2d_origin)
   ___END_IF
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(256L))
   ___SET_R0(___LBL(21))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),97,___G_modulo)
___DEF_SLBL(21,___L21___asm_23_asm_2d_origin)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(22))
   ___JUMPINT(___SET_NARGS(2),___PRC(519),___L___asm_23_asm_2d_code_2d_extend)
___DEF_SLBL(22,___L22___asm_23_asm_2d_origin)
   ___SET_R1(___STK(-4))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(23))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),84,___G_fx_2d_)
___DEF_SLBL(23,___L23___asm_23_asm_2d_origin)
   ___SET_STK(-4,___R1)
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(24))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),87,___G_fx_3e_)
___DEF_SLBL(24,___L24___asm_23_asm_2d_origin)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L30___asm_23_asm_2d_origin)
   ___END_IF
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(25))
   ___JUMPINT(___SET_NARGS(2),___PRC(32),___L___asm_23_asm_2d_8)
___DEF_SLBL(25,___L25___asm_23_asm_2d_origin)
   ___SET_R1(___STK(-4))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(17))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),84,___G_fx_2d_)
___DEF_GLBL(___L30___asm_23_asm_2d_origin)
   ___SET_R1(___VOID)
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___DEF_SLBL(26,___L26___asm_23_asm_2d_origin)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(26,1,0,0)
   ___SET_R2(___R1)
   ___SET_R1(___CLO(___R4,1))
   ___POLL(27)
___DEF_SLBL(27,___L27___asm_23_asm_2d_origin)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),84,___G_fx_2d_)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_at_2d_assembly
#undef ___PH_LBL0
#define ___PH_LBL0 249
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R3 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R3 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R3 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_at_2d_assembly)
___DEF_P_HLBL(___L1___asm_23_asm_2d_at_2d_assembly)
___DEF_P_HLBL(___L2___asm_23_asm_2d_at_2d_assembly)
___DEF_P_HLBL(___L3___asm_23_asm_2d_at_2d_assembly)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_at_2d_assembly)
   ___IF_NARGS_EQ(1,___SET_R2(___NUL))
   ___GET_REST(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_at_2d_assembly)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_R3(___FIX(0L))
   ___SET_R1(___SYM_deferred)
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_at_2d_assembly)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),118,___G_vector)
___DEF_SLBL(2,___L2___asm_23_asm_2d_at_2d_assembly)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(3)
___DEF_SLBL(3,___L3___asm_23_asm_2d_at_2d_assembly)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(2),___PRC(519),___L___asm_23_asm_2d_code_2d_extend)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_listing
#undef ___PH_LBL0
#define ___PH_LBL0 254
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_listing)
___DEF_P_HLBL(___L1___asm_23_asm_2d_listing)
___DEF_P_HLBL(___L2___asm_23_asm_2d_listing)
___DEF_P_HLBL(___L3___asm_23_asm_2d_listing)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_listing)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_listing)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_R1(___SYM_listing)
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_listing)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),118,___G_vector)
___DEF_SLBL(2,___L2___asm_23_asm_2d_listing)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(3)
___DEF_SLBL(3,___L3___asm_23_asm_2d_listing)
   ___ADJFP(-8)
   ___JUMPINT(___SET_NARGS(2),___PRC(519),___L___asm_23_asm_2d_code_2d_extend)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_separated_2d_list
#undef ___PH_LBL0
#define ___PH_LBL0 259
#undef ___PD_ALL
#define ___PD_ALL ___D_HEAP ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_HEAP ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_HEAP ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_separated_2d_list)
___DEF_P_HLBL(___L1___asm_23_asm_2d_separated_2d_list)
___DEF_P_HLBL(___L2___asm_23_asm_2d_separated_2d_list)
___DEF_P_HLBL(___L3___asm_23_asm_2d_separated_2d_list)
___DEF_P_HLBL(___L4___asm_23_asm_2d_separated_2d_list)
___DEF_P_HLBL(___L5___asm_23_asm_2d_separated_2d_list)
___DEF_P_HLBL(___L6___asm_23_asm_2d_separated_2d_list)
___DEF_P_HLBL(___L7___asm_23_asm_2d_separated_2d_list)
___DEF_P_HLBL(___L8___asm_23_asm_2d_separated_2d_list)
___DEF_P_HLBL(___L9___asm_23_asm_2d_separated_2d_list)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_separated_2d_list)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_separated_2d_list)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_separated_2d_list)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),104,___G_pair_3f_)
___DEF_SLBL(2,___L2___asm_23_asm_2d_separated_2d_list)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L10___asm_23_asm_2d_separated_2d_list)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(3))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),72,___G_car)
___DEF_SLBL(3,___L3___asm_23_asm_2d_separated_2d_list)
   ___SET_STK(-4,___R1)
   ___SET_STK(-3,___ALLOC_CLO(1UL))
   ___BEGIN_SETUP_CLO(1,___STK(-3),8)
   ___ADD_CLO_ELEM(0,___STK(-5))
   ___END_SETUP_CLO(1)
   ___SET_STK(-5,___STK(-3))
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(5))
   ___CHECK_HEAP(4,4096)
___DEF_SLBL(4,___L4___asm_23_asm_2d_separated_2d_list)
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(5,___L5___asm_23_asm_2d_separated_2d_list)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(6))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),96,___G_map)
___DEF_SLBL(6,___L6___asm_23_asm_2d_separated_2d_list)
   ___SET_R2(___R1)
   ___SET_R0(___STK(-7))
   ___SET_R1(___STK(-4))
   ___POLL(7)
___DEF_SLBL(7,___L7___asm_23_asm_2d_separated_2d_list)
   ___ADJFP(-8)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),75,___G_cons)
___DEF_SLBL(8,___L8___asm_23_asm_2d_separated_2d_list)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(8,1,0,0)
   ___SET_R2(___R1)
   ___SET_R1(___CLO(___R4,1))
   ___POLL(9)
___DEF_SLBL(9,___L9___asm_23_asm_2d_separated_2d_list)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),93,___G_list)
___DEF_GLBL(___L10___asm_23_asm_2d_separated_2d_list)
   ___SET_R1(___STK(-6))
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_display_2d_listing
#undef ___PH_LBL0
#define ___PH_LBL0 270
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R3 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R3 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R3 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L1___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L2___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L3___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L4___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L5___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L6___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L7___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L8___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L9___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L10___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L11___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L12___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L13___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L14___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L15___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L16___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L17___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L18___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L19___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L20___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L21___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L22___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L23___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L24___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L25___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L26___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L27___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L28___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L29___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L30___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L31___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L32___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L33___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L34___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L35___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L36___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L37___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L38___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L39___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L40___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L41___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L42___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L43___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L44___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L45___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L46___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L47___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L48___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L49___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L50___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L51___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L52___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L53___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L54___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L55___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L56___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L57___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L58___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L59___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L60___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L61___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L62___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L63___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L64___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L65___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L66___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L67___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L68___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L69___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L70___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L71___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L72___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L73___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L74___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L75___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L76___asm_23_asm_2d_display_2d_listing)
___DEF_P_HLBL(___L77___asm_23_asm_2d_display_2d_listing)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_display_2d_listing)
   ___IF_NARGS_EQ(1,___SET_R2(___ABSENT) ___SET_R3(___FAL))
   ___IF_NARGS_EQ(2,___SET_R3(___FAL))
   ___IF_NARGS_EQ(3,___NOTHING)
   ___WRONG_NARGS(0,1,2,0)
___DEF_GLBL(___L___asm_23_asm_2d_display_2d_listing)
   ___IF(___NOT(___EQP(___R2,___ABSENT)))
   ___GOTO(___L78___asm_23_asm_2d_display_2d_listing)
   ___END_IF
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R3)
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_display_2d_listing)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(0),76,___G_current_2d_output_2d_port)
___DEF_SLBL(2,___L2___asm_23_asm_2d_display_2d_listing)
   ___SET_R3(___STK(-5))
   ___SET_R0(___STK(-7))
   ___SET_STK(-7,___STK(-6))
   ___ADJFP(-7)
   ___GOTO(___L79___asm_23_asm_2d_display_2d_listing)
___DEF_GLBL(___L78___asm_23_asm_2d_display_2d_listing)
   ___SET_STK(1,___R1)
   ___SET_R1(___R2)
   ___ADJFP(1)
___DEF_GLBL(___L79___asm_23_asm_2d_display_2d_listing)
   ___SET_STK(1,___STK(0))
   ___SET_STK(0,___R3)
   ___SET_STK(2,___STK(1))
   ___SET_STK(1,___R1)
   ___SET_STK(3,___R0)
   ___SET_R1(___STK(2))
   ___SET_R2(___FIX(3L))
   ___ADJFP(7)
   ___POLL(3)
___DEF_SLBL(3,___L3___asm_23_asm_2d_display_2d_listing)
   ___SET_R0(___LBL(4))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(4,___L4___asm_23_asm_2d_display_2d_listing)
   ___SET_R0(___LBL(5))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(5,___L5___asm_23_asm_2d_display_2d_listing)
   ___SET_STK(-3,___R1)
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(6))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(6,___L6___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___R1)
   ___SET_R3(___FIX(0L))
   ___SET_R0(___STK(-4))
   ___SET_R1(___STK(-3))
   ___ADJFP(-6)
   ___POLL(7)
___DEF_SLBL(7,___L7___asm_23_asm_2d_display_2d_listing)
   ___GOTO(___L80___asm_23_asm_2d_display_2d_listing)
___DEF_SLBL(8,___L8___asm_23_asm_2d_display_2d_listing)
   ___SET_R3(___R1)
   ___SET_R0(___STK(-5))
   ___SET_R2(___STK(-3))
   ___SET_R1(___STK(-4))
   ___ADJFP(-6)
   ___POLL(9)
___DEF_SLBL(9,___L9___asm_23_asm_2d_display_2d_listing)
___DEF_GLBL(___L80___asm_23_asm_2d_display_2d_listing)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_STK(4,___R3)
   ___ADJFP(10)
   ___POLL(10)
___DEF_SLBL(10,___L10___asm_23_asm_2d_display_2d_listing)
   ___SET_R0(___LBL(11))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),104,___G_pair_3f_)
___DEF_SLBL(11,___L11___asm_23_asm_2d_display_2d_listing)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L101___asm_23_asm_2d_display_2d_listing)
   ___END_IF
   ___SET_R1(___STK(-8))
   ___SET_R0(___LBL(12))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),72,___G_car)
___DEF_SLBL(12,___L12___asm_23_asm_2d_display_2d_listing)
   ___SET_STK(-5,___R1)
   ___SET_R0(___LBL(13))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),122,___G_vector_3f_)
___DEF_SLBL(13,___L13___asm_23_asm_2d_display_2d_listing)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L99___asm_23_asm_2d_display_2d_listing)
   ___END_IF
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(14))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(14,___L14___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___SYM_listing)
   ___SET_R0(___LBL(15))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),78,___G_eq_3f_)
___DEF_SLBL(15,___L15___asm_23_asm_2d_display_2d_listing)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L98___asm_23_asm_2d_display_2d_listing)
   ___END_IF
   ___IF(___NOT(___NOTFALSEP(___STK(-11))))
   ___GOTO(___L93___asm_23_asm_2d_display_2d_listing)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(16))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),86,___G_fx_3d_)
___DEF_SLBL(16,___L16___asm_23_asm_2d_display_2d_listing)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L97___asm_23_asm_2d_display_2d_listing)
   ___END_IF
   ___SET_R2(___STK(-7))
   ___SET_R1(___STK(-10))
   ___SET_R0(___LBL(46))
   ___GOTO(___L82___asm_23_asm_2d_display_2d_listing)
___DEF_SLBL(17,___L17___asm_23_asm_2d_display_2d_listing)
___DEF_GLBL(___L81___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___STK(-7))
   ___SET_R1(___STK(-10))
   ___SET_R0(___LBL(54))
___DEF_GLBL(___L82___asm_23_asm_2d_display_2d_listing)
   ___SET_R3(___FIX(6L))
   ___POLL(18)
___DEF_SLBL(18,___L18___asm_23_asm_2d_display_2d_listing)
___DEF_GLBL(___L83___asm_23_asm_2d_display_2d_listing)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_STK(4,___R3)
   ___SET_R1(___R3)
   ___SET_R2(___FIX(0L))
   ___ADJFP(8)
   ___POLL(19)
___DEF_SLBL(19,___L19___asm_23_asm_2d_display_2d_listing)
   ___SET_R0(___LBL(20))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),87,___G_fx_3e_)
___DEF_SLBL(20,___L20___asm_23_asm_2d_display_2d_listing)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L89___asm_23_asm_2d_display_2d_listing)
   ___END_IF
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(21))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),85,___G_fx_3c_)
___DEF_SLBL(21,___L21___asm_23_asm_2d_display_2d_listing)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L88___asm_23_asm_2d_display_2d_listing)
   ___END_IF
   ___SET_R1(___STK(-4))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(22))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),84,___G_fx_2d_)
___DEF_SLBL(22,___L22___asm_23_asm_2d_display_2d_listing)
   ___SET_R3(___R1)
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(23))
   ___GOTO(___L83___asm_23_asm_2d_display_2d_listing)
___DEF_SLBL(23,___L23___asm_23_asm_2d_display_2d_listing)
   ___SET_R1(___STK(-6))
   ___SET_R2(___SUB(5))
   ___SET_R0(___STK(-7))
   ___ADJFP(-8)
   ___POLL(24)
___DEF_SLBL(24,___L24___asm_23_asm_2d_display_2d_listing)
   ___GOTO(___L84___asm_23_asm_2d_display_2d_listing)
___DEF_SLBL(25,___L25___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___ADJFP(-8)
   ___POLL(26)
___DEF_SLBL(26,___L26___asm_23_asm_2d_display_2d_listing)
___DEF_GLBL(___L84___asm_23_asm_2d_display_2d_listing)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_R1(___R2)
   ___ADJFP(8)
   ___POLL(27)
___DEF_SLBL(27,___L27___asm_23_asm_2d_display_2d_listing)
   ___SET_R0(___LBL(28))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),101,___G_null_3f_)
___DEF_SLBL(28,___L28___asm_23_asm_2d_display_2d_listing)
   ___IF(___NOTFALSEP(___R1))
   ___GOTO(___L87___asm_23_asm_2d_display_2d_listing)
   ___END_IF
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(29))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),104,___G_pair_3f_)
___DEF_SLBL(29,___L29___asm_23_asm_2d_display_2d_listing)
   ___IF(___NOTFALSEP(___R1))
   ___GOTO(___L86___asm_23_asm_2d_display_2d_listing)
   ___END_IF
   ___SET_R2(___STK(-6))
   ___SET_R1(___STK(-5))
   ___SET_R0(___STK(-7))
   ___POLL(30)
___DEF_SLBL(30,___L30___asm_23_asm_2d_display_2d_listing)
   ___GOTO(___L85___asm_23_asm_2d_display_2d_listing)
___DEF_SLBL(31,___L31___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(32)
___DEF_SLBL(32,___L32___asm_23_asm_2d_display_2d_listing)
___DEF_GLBL(___L85___asm_23_asm_2d_display_2d_listing)
   ___ADJFP(-8)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),77,___G_display)
___DEF_GLBL(___L86___asm_23_asm_2d_display_2d_listing)
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(33))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),72,___G_car)
___DEF_SLBL(33,___L33___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(34))
   ___GOTO(___L84___asm_23_asm_2d_display_2d_listing)
___DEF_SLBL(34,___L34___asm_23_asm_2d_display_2d_listing)
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(25))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_GLBL(___L87___asm_23_asm_2d_display_2d_listing)
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___DEF_GLBL(___L88___asm_23_asm_2d_display_2d_listing)
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(16L))
   ___SET_R0(___LBL(35))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),90,___G_fxquotient)
___DEF_SLBL(35,___L35___asm_23_asm_2d_display_2d_listing)
   ___SET_STK(-3,___R1)
   ___SET_R1(___STK(-4))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(36))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),84,___G_fx_2d_)
___DEF_SLBL(36,___L36___asm_23_asm_2d_display_2d_listing)
   ___SET_R3(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R2(___STK(-3))
   ___SET_R0(___LBL(37))
   ___GOTO(___L83___asm_23_asm_2d_display_2d_listing)
___DEF_SLBL(37,___L37___asm_23_asm_2d_display_2d_listing)
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(16L))
   ___SET_R0(___LBL(38))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),89,___G_fxmodulo)
___DEF_SLBL(38,___L38___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___R1)
   ___SET_R1(___SUB(6))
   ___SET_R0(___LBL(31))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),110,___G_string_2d_ref)
___DEF_SLBL(39,___L39___asm_23_asm_2d_display_2d_listing)
   ___IF(___NOTFALSEP(___R1))
   ___GOTO(___L90___asm_23_asm_2d_display_2d_listing)
   ___END_IF
___DEF_GLBL(___L89___asm_23_asm_2d_display_2d_listing)
   ___SET_R1(___VOID)
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___DEF_GLBL(___L90___asm_23_asm_2d_display_2d_listing)
   ___SET_R1(___FIX(9L))
   ___SET_R0(___LBL(40))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),92,___G_integer_2d__3e_char)
___DEF_SLBL(40,___L40___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___STK(-6))
   ___SET_R0(___LBL(41))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),77,___G_display)
___DEF_SLBL(41,___L41___asm_23_asm_2d_display_2d_listing)
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(8L))
   ___SET_R0(___LBL(42))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),90,___G_fxquotient)
___DEF_SLBL(42,___L42___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(43))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),83,___G_fx_2b_)
___DEF_SLBL(43,___L43___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___R1)
   ___SET_R1(___FIX(8L))
   ___SET_R0(___LBL(44))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),82,___G_fx_2a_)
___DEF_SLBL(44,___L44___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___ADJFP(-8)
   ___POLL(45)
___DEF_SLBL(45,___L45___asm_23_asm_2d_display_2d_listing)
   ___GOTO(___L92___asm_23_asm_2d_display_2d_listing)
___DEF_SLBL(46,___L46___asm_23_asm_2d_display_2d_listing)
   ___SET_R1(___FIX(6L))
___DEF_GLBL(___L91___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-10))
   ___SET_R0(___LBL(48))
___DEF_GLBL(___L92___asm_23_asm_2d_display_2d_listing)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_R1(___R2)
   ___SET_R2(___FIX(24L))
   ___ADJFP(8)
   ___POLL(47)
___DEF_SLBL(47,___L47___asm_23_asm_2d_display_2d_listing)
   ___SET_R0(___LBL(39))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),85,___G_fx_3c_)
___DEF_SLBL(48,___L48___asm_23_asm_2d_display_2d_listing)
___DEF_GLBL(___L93___asm_23_asm_2d_display_2d_listing)
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(49))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(49,___L49___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(50))
   ___GOTO(___L84___asm_23_asm_2d_display_2d_listing)
___DEF_SLBL(50,___L50___asm_23_asm_2d_display_2d_listing)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(51))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),99,___G_newline)
___DEF_SLBL(51,___L51___asm_23_asm_2d_display_2d_listing)
   ___SET_R1(___STK(-4))
   ___SET_R0(___LBL(52))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(52,___L52___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___STK(-3))
   ___SET_R3(___FIX(0L))
   ___SET_R0(___STK(-5))
   ___ADJFP(-6)
   ___POLL(53)
___DEF_SLBL(53,___L53___asm_23_asm_2d_display_2d_listing)
   ___GOTO(___L80___asm_23_asm_2d_display_2d_listing)
___DEF_SLBL(54,___L54___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___STK(-10))
   ___SET_R1(___SUB(7))
   ___SET_R0(___LBL(55))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),77,___G_display)
___DEF_SLBL(55,___L55___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-10))
   ___SET_R0(___LBL(67))
   ___ADJFP(-4)
   ___GOTO(___L94___asm_23_asm_2d_display_2d_listing)
___DEF_SLBL(56,___L56___asm_23_asm_2d_display_2d_listing)
   ___IF(___NOTFALSEP(___R1))
   ___GOTO(___L95___asm_23_asm_2d_display_2d_listing)
   ___END_IF
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-10))
   ___SET_R0(___LBL(64))
___DEF_GLBL(___L94___asm_23_asm_2d_display_2d_listing)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_R1(___R2)
   ___SET_R2(___FIX(16L))
   ___ADJFP(8)
   ___POLL(57)
___DEF_SLBL(57,___L57___asm_23_asm_2d_display_2d_listing)
   ___SET_R0(___LBL(58))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),90,___G_fxquotient)
___DEF_SLBL(58,___L58___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___R1)
   ___SET_R1(___SUB(6))
   ___SET_R0(___LBL(59))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),110,___G_string_2d_ref)
___DEF_SLBL(59,___L59___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___STK(-6))
   ___SET_R0(___LBL(37))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),77,___G_display)
___DEF_SLBL(60,___L60___asm_23_asm_2d_display_2d_listing)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L96___asm_23_asm_2d_display_2d_listing)
   ___END_IF
___DEF_GLBL(___L95___asm_23_asm_2d_display_2d_listing)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(61))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),86,___G_fx_3d_)
___DEF_SLBL(61,___L61___asm_23_asm_2d_display_2d_listing)
   ___SET_R0(___LBL(62))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),100,___G_not)
___DEF_SLBL(62,___L62___asm_23_asm_2d_display_2d_listing)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L81___asm_23_asm_2d_display_2d_listing)
   ___END_IF
   ___SET_R1(___STK(-10))
   ___SET_R0(___LBL(17))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),99,___G_newline)
___DEF_GLBL(___L96___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___FIX(2L))
   ___SET_R1(___FIX(24L))
   ___SET_R0(___LBL(63))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),84,___G_fx_2d_)
___DEF_SLBL(63,___L63___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(56))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),88,___G_fx_3e__3d_)
___DEF_SLBL(64,___L64___asm_23_asm_2d_display_2d_listing)
   ___SET_R1(___STK(-8))
   ___SET_R0(___LBL(65))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(65,___L65___asm_23_asm_2d_display_2d_listing)
   ___SET_STK(-8,___R1)
   ___SET_R1(___STK(-7))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(66))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),83,___G_fx_2b_)
___DEF_SLBL(66,___L66___asm_23_asm_2d_display_2d_listing)
   ___SET_STK(-7,___R1)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(2L))
   ___SET_R0(___LBL(8))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),83,___G_fx_2b_)
___DEF_SLBL(67,___L67___asm_23_asm_2d_display_2d_listing)
   ___SET_R1(___STK(-4))
   ___SET_R0(___LBL(68))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(68,___L68___asm_23_asm_2d_display_2d_listing)
   ___SET_STK(-4,___R1)
   ___SET_R1(___STK(-3))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(69))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),83,___G_fx_2b_)
___DEF_SLBL(69,___L69___asm_23_asm_2d_display_2d_listing)
   ___SET_STK(-3,___R1)
   ___SET_R2(___FIX(1L))
   ___SET_R1(___FIX(6L))
   ___SET_R0(___LBL(70))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),83,___G_fx_2b_)
___DEF_SLBL(70,___L70___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___FIX(2L))
   ___SET_R0(___LBL(8))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),83,___G_fx_2b_)
___DEF_GLBL(___L97___asm_23_asm_2d_display_2d_listing)
   ___SET_R1(___STK(-6))
   ___GOTO(___L91___asm_23_asm_2d_display_2d_listing)
___DEF_GLBL(___L98___asm_23_asm_2d_display_2d_listing)
   ___SET_R1(___SUB(8))
   ___SET_R0(___STK(-9))
   ___POLL(71)
___DEF_SLBL(71,___L71___asm_23_asm_2d_display_2d_listing)
   ___ADJFP(-12)
   ___JUMPGLONOTSAFE(___SET_NARGS(1),70,___G_c_23_compiler_2d_internal_2d_error)
___DEF_GLBL(___L99___asm_23_asm_2d_display_2d_listing)
   ___SET_R1(___STK(-11))
   ___SET_R0(___LBL(72))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),100,___G_not)
___DEF_SLBL(72,___L72___asm_23_asm_2d_display_2d_listing)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L100___asm_23_asm_2d_display_2d_listing)
   ___END_IF
   ___SET_R1(___STK(-8))
   ___SET_R0(___LBL(73))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(73,___L73___asm_23_asm_2d_display_2d_listing)
   ___SET_STK(-8,___R1)
   ___SET_R1(___STK(-7))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(74))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),83,___G_fx_2b_)
___DEF_SLBL(74,___L74___asm_23_asm_2d_display_2d_listing)
   ___SET_R2(___R1)
   ___SET_R3(___STK(-6))
   ___SET_R0(___STK(-9))
   ___SET_R1(___STK(-8))
   ___ADJFP(-10)
   ___POLL(75)
___DEF_SLBL(75,___L75___asm_23_asm_2d_display_2d_listing)
   ___GOTO(___L80___asm_23_asm_2d_display_2d_listing)
___DEF_GLBL(___L100___asm_23_asm_2d_display_2d_listing)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(60))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),86,___G_fx_3d_)
___DEF_GLBL(___L101___asm_23_asm_2d_display_2d_listing)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(76))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),87,___G_fx_3e_)
___DEF_SLBL(76,___L76___asm_23_asm_2d_display_2d_listing)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L102___asm_23_asm_2d_display_2d_listing)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-5))
   ___POLL(77)
___DEF_SLBL(77,___L77___asm_23_asm_2d_display_2d_listing)
   ___ADJFP(-8)
   ___JUMPGLONOTSAFE(___SET_NARGS(1),99,___G_newline)
___DEF_GLBL(___L102___asm_23_asm_2d_display_2d_listing)
   ___SET_R1(___VOID)
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(3))
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_assemble
#undef ___PH_LBL0
#define ___PH_LBL0 349
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R3 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R3 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R3 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L1___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L2___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L3___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L4___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L5___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L6___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L7___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L8___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L9___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L10___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L11___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L12___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L13___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L14___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L15___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L16___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L17___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L18___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L19___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L20___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L21___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L22___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L23___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L24___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L25___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L26___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L27___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L28___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L29___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L30___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L31___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L32___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L33___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L34___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L35___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L36___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L37___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L38___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L39___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L40___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L41___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L42___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L43___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L44___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L45___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L46___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L47___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L48___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L49___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L50___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L51___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L52___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L53___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L54___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L55___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L56___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L57___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L58___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L59___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L60___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L61___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L62___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L63___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L64___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L65___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L66___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L67___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L68___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L69___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L70___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L71___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L72___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L73___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L74___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L75___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L76___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L77___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L78___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L79___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L80___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L81___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L82___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L83___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L84___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L85___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L86___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L87___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L88___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L89___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L90___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L91___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L92___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L93___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L94___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L95___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L96___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L97___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L98___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L99___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L100___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L101___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L102___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L103___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L104___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L105___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L106___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L107___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L108___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L109___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L110___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L111___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L112___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L113___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L114___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L115___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L116___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L117___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L118___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L119___asm_23_asm_2d_assemble)
___DEF_P_HLBL(___L120___asm_23_asm_2d_assemble)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_assemble)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_assemble)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_R2(___FIX(3L))
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_assemble)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(2,___L2___asm_23_asm_2d_assemble)
   ___SET_R0(___LBL(3))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(3,___L3___asm_23_asm_2d_assemble)
   ___SET_STK(1,___R1)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(4))
   ___ADJFP(4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(4,___L4___asm_23_asm_2d_assemble)
   ___SET_R3(___R1)
   ___SET_R2(___FIX(0L))
   ___SET_R1(___NUL)
   ___SET_R0(___LBL(24))
   ___ADJFP(-3)
   ___GOTO(___L121___asm_23_asm_2d_assemble)
___DEF_SLBL(5,___L5___asm_23_asm_2d_assemble)
   ___SET_R3(___STK(-3))
   ___SET_R2(___FIX(0L))
   ___SET_R0(___STK(-6))
   ___ADJFP(-7)
   ___POLL(6)
___DEF_SLBL(6,___L6___asm_23_asm_2d_assemble)
___DEF_GLBL(___L121___asm_23_asm_2d_assemble)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_STK(4,___R3)
   ___SET_R1(___STK(0))
   ___ADJFP(7)
   ___POLL(7)
___DEF_SLBL(7,___L7___asm_23_asm_2d_assemble)
   ___SET_R0(___LBL(8))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),104,___G_pair_3f_)
___DEF_SLBL(8,___L8___asm_23_asm_2d_assemble)
   ___IF(___NOTFALSEP(___R1))
   ___GOTO(___L122___asm_23_asm_2d_assemble)
   ___END_IF
   ___SET_R1(___STK(-5))
   ___SET_R0(___STK(-6))
   ___POLL(9)
___DEF_SLBL(9,___L9___asm_23_asm_2d_assemble)
   ___ADJFP(-8)
   ___JUMPGLONOTSAFE(___SET_NARGS(1),106,___G_reverse)
___DEF_GLBL(___L122___asm_23_asm_2d_assemble)
   ___SET_R1(___STK(-7))
   ___SET_R0(___LBL(10))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),72,___G_car)
___DEF_SLBL(10,___L10___asm_23_asm_2d_assemble)
   ___SET_STK(-2,___R1)
   ___SET_R0(___LBL(11))
   ___ADJFP(4)
   ___JUMPGLONOTSAFE(___SET_NARGS(1),122,___G_vector_3f_)
___DEF_SLBL(11,___L11___asm_23_asm_2d_assemble)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L125___asm_23_asm_2d_assemble)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(12))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(12,___L12___asm_23_asm_2d_assemble)
   ___SET_STK(-5,___R1)
   ___SET_R2(___SYM_label)
   ___SET_R0(___LBL(13))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),78,___G_eq_3f_)
___DEF_SLBL(13,___L13___asm_23_asm_2d_assemble)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L123___asm_23_asm_2d_assemble)
   ___END_IF
   ___SET_R3(___STK(-7))
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(14))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_SLBL(14,___L14___asm_23_asm_2d_assemble)
   ___SET_R1(___STK(-7))
   ___SET_R0(___LBL(15))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(15,___L15___asm_23_asm_2d_assemble)
   ___SET_STK(-2,___STK(-7))
   ___SET_STK(-7,___R1)
   ___SET_R2(___STK(-2))
   ___SET_R1(___STK(-4))
   ___SET_R0(___LBL(16))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),75,___G_cons)
___DEF_SLBL(16,___L16___asm_23_asm_2d_assemble)
   ___SET_R2(___STK(-5))
   ___SET_R0(___LBL(5))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),75,___G_cons)
___DEF_GLBL(___L123___asm_23_asm_2d_assemble)
   ___SET_R1(___STK(-5))
   ___SET_R2(___SYM_deferred)
   ___SET_R0(___LBL(17))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),78,___G_eq_3f_)
___DEF_SLBL(17,___L17___asm_23_asm_2d_assemble)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L124___asm_23_asm_2d_assemble)
   ___END_IF
   ___SET_R1(___STK(-7))
   ___SET_R0(___LBL(15))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_GLBL(___L124___asm_23_asm_2d_assemble)
   ___SET_R1(___STK(-7))
   ___SET_R0(___LBL(18))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(18,___L18___asm_23_asm_2d_assemble)
   ___SET_STK(-7,___R1)
   ___SET_R3(___STK(-3))
   ___SET_R2(___STK(-4))
   ___SET_R1(___STK(-5))
   ___SET_R0(___STK(-6))
   ___ADJFP(-7)
   ___POLL(19)
___DEF_SLBL(19,___L19___asm_23_asm_2d_assemble)
   ___GOTO(___L121___asm_23_asm_2d_assemble)
___DEF_GLBL(___L125___asm_23_asm_2d_assemble)
   ___SET_R1(___STK(-11))
   ___SET_R0(___LBL(20))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(20,___L20___asm_23_asm_2d_assemble)
   ___SET_STK(-7,___R1)
   ___SET_R1(___STK(-4))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(21))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),83,___G_fx_2b_)
___DEF_SLBL(21,___L21___asm_23_asm_2d_assemble)
   ___SET_STK(-4,___R1)
   ___SET_R1(___STK(-3))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(22))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),83,___G_fx_2b_)
___DEF_SLBL(22,___L22___asm_23_asm_2d_assemble)
   ___SET_R3(___R1)
   ___SET_R1(___STK(-5))
   ___SET_R0(___STK(-6))
   ___SET_R2(___STK(-4))
   ___ADJFP(-7)
   ___POLL(23)
___DEF_SLBL(23,___L23___asm_23_asm_2d_assemble)
   ___GOTO(___L121___asm_23_asm_2d_assemble)
___DEF_SLBL(24,___L24___asm_23_asm_2d_assemble)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(80))
   ___GOTO(___L126___asm_23_asm_2d_assemble)
___DEF_SLBL(25,___L25___asm_23_asm_2d_assemble)
   ___IF(___NOTFALSEP(___R1))
   ___GOTO(___L134___asm_23_asm_2d_assemble)
   ___END_IF
   ___IF(___NOT(___NOTFALSEP(___STK(-6))))
   ___GOTO(___L137___asm_23_asm_2d_assemble)
   ___END_IF
   ___SET_R2(___STK(-10))
   ___SET_R1(___STK(-11))
   ___SET_R0(___STK(-9))
   ___ADJFP(-12)
   ___POLL(26)
___DEF_SLBL(26,___L26___asm_23_asm_2d_assemble)
___DEF_GLBL(___L126___asm_23_asm_2d_assemble)
   ___SET_STK(1,___R1)
   ___SET_STK(2,___R2)
   ___SET_STK(3,___R0)
   ___SET_STK(4,___R2)
   ___SET_R2(___FIX(1L))
   ___ADJFP(8)
   ___POLL(27)
___DEF_SLBL(27,___L27___asm_23_asm_2d_assemble)
   ___SET_R0(___LBL(28))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(28,___L28___asm_23_asm_2d_assemble)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-4))
   ___SET_R3(___FAL)
   ___SET_R0(___STK(-5))
   ___ADJFP(-6)
   ___POLL(29)
___DEF_SLBL(29,___L29___asm_23_asm_2d_assemble)
   ___GOTO(___L127___asm_23_asm_2d_assemble)
___DEF_SLBL(30,___L30___asm_23_asm_2d_assemble)
   ___SET_R2(___R1)
   ___SET_R3(___TRU)
   ___SET_R0(___STK(-3))
   ___SET_R1(___STK(-5))
   ___ADJFP(-6)
   ___POLL(31)
___DEF_SLBL(31,___L31___asm_23_asm_2d_assemble)
___DEF_GLBL(___L127___asm_23_asm_2d_assemble)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_STK(4,___R3)
   ___ADJFP(10)
   ___POLL(32)
___DEF_SLBL(32,___L32___asm_23_asm_2d_assemble)
   ___SET_R0(___LBL(33))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),104,___G_pair_3f_)
___DEF_SLBL(33,___L33___asm_23_asm_2d_assemble)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L132___asm_23_asm_2d_assemble)
   ___END_IF
   ___SET_R1(___STK(-8))
   ___SET_R0(___LBL(34))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),72,___G_car)
___DEF_SLBL(34,___L34___asm_23_asm_2d_assemble)
   ___SET_STK(-5,___R1)
   ___SET_R0(___LBL(35))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),72,___G_car)
___DEF_SLBL(35,___L35___asm_23_asm_2d_assemble)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-7))
   ___SET_R0(___LBL(36))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),83,___G_fx_2b_)
___DEF_SLBL(36,___L36___asm_23_asm_2d_assemble)
   ___SET_STK(-7,___R1)
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(37))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(37,___L37___asm_23_asm_2d_assemble)
   ___SET_R0(___LBL(38))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),72,___G_car)
___DEF_SLBL(38,___L38___asm_23_asm_2d_assemble)
   ___SET_STK(-5,___R1)
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(39))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(39,___L39___asm_23_asm_2d_assemble)
   ___SET_R2(___SYM_label)
   ___SET_R0(___LBL(40))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),78,___G_eq_3f_)
___DEF_SLBL(40,___L40___asm_23_asm_2d_assemble)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L128___asm_23_asm_2d_assemble)
   ___END_IF
   ___SET_R1(___STK(-8))
   ___SET_R0(___LBL(41))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(41,___L41___asm_23_asm_2d_assemble)
   ___SET_R3(___STK(-6))
   ___SET_R2(___STK(-7))
   ___SET_R0(___STK(-9))
   ___ADJFP(-10)
   ___POLL(42)
___DEF_SLBL(42,___L42___asm_23_asm_2d_assemble)
   ___GOTO(___L127___asm_23_asm_2d_assemble)
___DEF_GLBL(___L128___asm_23_asm_2d_assemble)
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(2L))
   ___SET_R0(___LBL(43))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(43,___L43___asm_23_asm_2d_assemble)
   ___SET_STK(-4,___STK(-9))
   ___SET_STK(-9,___STK(-8))
   ___SET_STK(-8,___STK(-6))
   ___SET_R3(___R1)
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-7))
   ___SET_R0(___STK(-4))
   ___ADJFP(-8)
   ___POLL(44)
___DEF_SLBL(44,___L44___asm_23_asm_2d_assemble)
   ___GOTO(___L129___asm_23_asm_2d_assemble)
___DEF_SLBL(45,___L45___asm_23_asm_2d_assemble)
   ___SET_R3(___STK(-4))
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___ADJFP(-8)
   ___POLL(46)
___DEF_SLBL(46,___L46___asm_23_asm_2d_assemble)
___DEF_GLBL(___L129___asm_23_asm_2d_assemble)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_STK(4,___R3)
   ___SET_R1(___R2)
   ___SET_R2(___FIX(1L))
   ___ADJFP(8)
   ___POLL(47)
___DEF_SLBL(47,___L47___asm_23_asm_2d_assemble)
   ___SET_R0(___LBL(48))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(48,___L48___asm_23_asm_2d_assemble)
   ___SET_R0(___LBL(49))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),72,___G_car)
___DEF_SLBL(49,___L49___asm_23_asm_2d_assemble)
   ___SET_R2(___STK(-6))
   ___SET_STK(-3,___R1)
   ___SET_R1(___STK(-11))
   ___SET_R0(___LBL(50))
   ___JUMPGENNOTSAFE(___SET_NARGS(2),___STK(-3))
___DEF_SLBL(50,___L50___asm_23_asm_2d_assemble)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L131___asm_23_asm_2d_assemble)
   ___END_IF
   ___SET_STK(-3,___R1)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-4))
   ___SET_R0(___LBL(51))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),86,___G_fx_3d_)
___DEF_SLBL(51,___L51___asm_23_asm_2d_assemble)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L130___asm_23_asm_2d_assemble)
   ___END_IF
   ___SET_R1(___STK(-9))
   ___SET_R0(___LBL(52))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(52,___L52___asm_23_asm_2d_assemble)
   ___SET_STK(-9,___R1)
   ___SET_R2(___STK(-4))
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(53))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),83,___G_fx_2b_)
___DEF_SLBL(53,___L53___asm_23_asm_2d_assemble)
   ___SET_R2(___R1)
   ___SET_R3(___STK(-4))
   ___SET_R0(___STK(-3))
   ___SET_R1(___STK(-5))
   ___ADJFP(-6)
   ___POLL(54)
___DEF_SLBL(54,___L54___asm_23_asm_2d_assemble)
   ___GOTO(___L127___asm_23_asm_2d_assemble)
___DEF_GLBL(___L130___asm_23_asm_2d_assemble)
   ___SET_R3(___STK(-3))
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(2L))
   ___SET_R0(___LBL(55))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_SLBL(55,___L55___asm_23_asm_2d_assemble)
   ___SET_R1(___STK(-9))
   ___SET_R0(___LBL(56))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(56,___L56___asm_23_asm_2d_assemble)
   ___SET_STK(-9,___R1)
   ___SET_R2(___STK(-4))
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(30))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),83,___G_fx_2b_)
___DEF_GLBL(___L131___asm_23_asm_2d_assemble)
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(57))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(57,___L57___asm_23_asm_2d_assemble)
   ___SET_R0(___LBL(58))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),73,___G_cddr)
___DEF_SLBL(58,___L58___asm_23_asm_2d_assemble)
   ___SET_R3(___R1)
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(45))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_GLBL(___L132___asm_23_asm_2d_assemble)
   ___SET_R1(___STK(-11))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(59))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(59,___L59___asm_23_asm_2d_assemble)
   ___SET_R2(___R1)
   ___SET_R3(___STK(-6))
   ___SET_R1(___STK(-10))
   ___SET_R0(___STK(-9))
   ___ADJFP(-10)
   ___POLL(60)
___DEF_SLBL(60,___L60___asm_23_asm_2d_assemble)
   ___GOTO(___L133___asm_23_asm_2d_assemble)
___DEF_SLBL(61,___L61___asm_23_asm_2d_assemble)
   ___SET_R2(___STK(-3))
   ___SET_R3(___TRU)
   ___SET_R0(___STK(-5))
   ___ADJFP(-6)
   ___POLL(62)
___DEF_SLBL(62,___L62___asm_23_asm_2d_assemble)
___DEF_GLBL(___L133___asm_23_asm_2d_assemble)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_STK(4,___R3)
   ___ADJFP(10)
   ___POLL(63)
___DEF_SLBL(63,___L63___asm_23_asm_2d_assemble)
   ___SET_R0(___LBL(25))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),104,___G_pair_3f_)
___DEF_GLBL(___L134___asm_23_asm_2d_assemble)
   ___SET_R1(___STK(-8))
   ___SET_R0(___LBL(64))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),72,___G_car)
___DEF_SLBL(64,___L64___asm_23_asm_2d_assemble)
   ___SET_STK(-5,___R1)
   ___SET_R0(___LBL(65))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),72,___G_car)
___DEF_SLBL(65,___L65___asm_23_asm_2d_assemble)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-7))
   ___SET_R0(___LBL(66))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),83,___G_fx_2b_)
___DEF_SLBL(66,___L66___asm_23_asm_2d_assemble)
   ___SET_STK(-7,___R1)
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(67))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(67,___L67___asm_23_asm_2d_assemble)
   ___SET_R0(___LBL(68))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),72,___G_car)
___DEF_SLBL(68,___L68___asm_23_asm_2d_assemble)
   ___SET_STK(-5,___R1)
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(69))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(69,___L69___asm_23_asm_2d_assemble)
   ___SET_R2(___SYM_label)
   ___SET_R0(___LBL(70))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),78,___G_eq_3f_)
___DEF_SLBL(70,___L70___asm_23_asm_2d_assemble)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L136___asm_23_asm_2d_assemble)
   ___END_IF
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(71))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(71,___L71___asm_23_asm_2d_assemble)
   ___SET_R2(___STK(-7))
   ___SET_R0(___LBL(72))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),86,___G_fx_3d_)
___DEF_SLBL(72,___L72___asm_23_asm_2d_assemble)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L135___asm_23_asm_2d_assemble)
   ___END_IF
   ___SET_R1(___STK(-8))
   ___SET_R0(___LBL(73))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(73,___L73___asm_23_asm_2d_assemble)
   ___SET_R3(___STK(-6))
   ___SET_R2(___STK(-7))
   ___SET_R0(___STK(-9))
   ___ADJFP(-10)
   ___POLL(74)
___DEF_SLBL(74,___L74___asm_23_asm_2d_assemble)
   ___GOTO(___L133___asm_23_asm_2d_assemble)
___DEF_GLBL(___L135___asm_23_asm_2d_assemble)
   ___SET_R3(___STK(-7))
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(75))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_SLBL(75,___L75___asm_23_asm_2d_assemble)
   ___SET_R1(___STK(-4))
   ___SET_R0(___LBL(61))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_GLBL(___L136___asm_23_asm_2d_assemble)
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(2L))
   ___SET_R0(___LBL(76))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(76,___L76___asm_23_asm_2d_assemble)
   ___SET_STK(-5,___R1)
   ___SET_R1(___STK(-8))
   ___SET_R0(___LBL(77))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(77,___L77___asm_23_asm_2d_assemble)
   ___SET_STK(-8,___R1)
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-7))
   ___SET_R0(___LBL(78))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),83,___G_fx_2b_)
___DEF_SLBL(78,___L78___asm_23_asm_2d_assemble)
   ___SET_R2(___R1)
   ___SET_R3(___STK(-6))
   ___SET_R0(___STK(-9))
   ___SET_R1(___STK(-8))
   ___ADJFP(-10)
   ___POLL(79)
___DEF_SLBL(79,___L79___asm_23_asm_2d_assemble)
   ___GOTO(___L133___asm_23_asm_2d_assemble)
___DEF_GLBL(___L137___asm_23_asm_2d_assemble)
   ___SET_R1(___VOID)
   ___ADJFP(-12)
   ___JUMPPRM(___NOTHING,___STK(3))
___DEF_SLBL(80,___L80___asm_23_asm_2d_assemble)
   ___SET_STK(-5,___STK(-7))
   ___SET_STK(-7,___STK(-6))
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(3L))
   ___SET_R0(___LBL(81))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(81,___L81___asm_23_asm_2d_assemble)
   ___SET_STK(-4,___R1)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(3L))
   ___SET_R0(___LBL(82))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(82,___L82___asm_23_asm_2d_assemble)
   ___SET_R0(___LBL(83))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(83,___L83___asm_23_asm_2d_assemble)
   ___SET_STK(-3,___R1)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(84))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(84,___L84___asm_23_asm_2d_assemble)
   ___SET_R3(___R1)
   ___SET_R0(___STK(-5))
   ___SET_R2(___STK(-3))
   ___SET_R1(___STK(-4))
   ___ADJFP(-7)
   ___POLL(85)
___DEF_SLBL(85,___L85___asm_23_asm_2d_assemble)
   ___GOTO(___L138___asm_23_asm_2d_assemble)
___DEF_SLBL(86,___L86___asm_23_asm_2d_assemble)
   ___SET_R3(___STK(-7))
   ___SET_R2(___STK(-6))
   ___SET_R1(___STK(-9))
   ___SET_R0(___STK(-10))
   ___ADJFP(-11)
   ___POLL(87)
___DEF_SLBL(87,___L87___asm_23_asm_2d_assemble)
___DEF_GLBL(___L138___asm_23_asm_2d_assemble)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_STK(4,___R3)
   ___SET_R1(___R2)
   ___ADJFP(7)
   ___POLL(88)
___DEF_SLBL(88,___L88___asm_23_asm_2d_assemble)
   ___SET_R0(___LBL(89))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),104,___G_pair_3f_)
___DEF_SLBL(89,___L89___asm_23_asm_2d_assemble)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L144___asm_23_asm_2d_assemble)
   ___END_IF
   ___SET_R1(___STK(-4))
   ___SET_R0(___LBL(90))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),72,___G_car)
___DEF_SLBL(90,___L90___asm_23_asm_2d_assemble)
   ___SET_STK(-2,___R1)
   ___SET_R1(___STK(-4))
   ___SET_R0(___LBL(91))
   ___ADJFP(4)
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(91,___L91___asm_23_asm_2d_assemble)
   ___SET_STK(-5,___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(92))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),122,___G_vector_3f_)
___DEF_SLBL(92,___L92___asm_23_asm_2d_assemble)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L143___asm_23_asm_2d_assemble)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(93))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(93,___L93___asm_23_asm_2d_assemble)
   ___SET_STK(-4,___R1)
   ___SET_R2(___SYM_label)
   ___SET_R0(___LBL(94))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),78,___G_eq_3f_)
___DEF_SLBL(94,___L94___asm_23_asm_2d_assemble)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L141___asm_23_asm_2d_assemble)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(95))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(95,___L95___asm_23_asm_2d_assemble)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L140___asm_23_asm_2d_assemble)
   ___END_IF
   ___SET_R2(___R1)
   ___SET_R1(___STK(-7))
   ___SET_R0(___LBL(96))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),86,___G_fx_3d_)
___DEF_SLBL(96,___L96___asm_23_asm_2d_assemble)
   ___SET_R0(___LBL(97))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),100,___G_not)
___DEF_SLBL(97,___L97___asm_23_asm_2d_assemble)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L139___asm_23_asm_2d_assemble)
   ___END_IF
   ___SET_R1(___SUB(9))
   ___SET_R0(___LBL(98))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),70,___G_c_23_compiler_2d_internal_2d_error)
___DEF_SLBL(98,___L98___asm_23_asm_2d_assemble)
___DEF_GLBL(___L139___asm_23_asm_2d_assemble)
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-9))
   ___SET_R0(___LBL(99))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),108,___G_set_2d_cdr_21_)
___DEF_SLBL(99,___L99___asm_23_asm_2d_assemble)
   ___SET_R3(___STK(-7))
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-9))
   ___SET_R0(___STK(-10))
   ___ADJFP(-11)
   ___POLL(100)
___DEF_SLBL(100,___L100___asm_23_asm_2d_assemble)
   ___GOTO(___L138___asm_23_asm_2d_assemble)
___DEF_GLBL(___L140___asm_23_asm_2d_assemble)
   ___SET_R3(___STK(-7))
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(98))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_GLBL(___L141___asm_23_asm_2d_assemble)
   ___SET_R1(___STK(-4))
   ___SET_R2(___SYM_deferred)
   ___SET_R0(___LBL(101))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),78,___G_eq_3f_)
___DEF_SLBL(101,___L101___asm_23_asm_2d_assemble)
   ___IF(___NOTFALSEP(___R1))
   ___GOTO(___L142___asm_23_asm_2d_assemble)
   ___END_IF
   ___SET_R3(___STK(-7))
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-8))
   ___SET_R0(___STK(-10))
   ___ADJFP(-11)
   ___POLL(102)
___DEF_SLBL(102,___L102___asm_23_asm_2d_assemble)
   ___GOTO(___L138___asm_23_asm_2d_assemble)
___DEF_GLBL(___L142___asm_23_asm_2d_assemble)
   ___SET_R1(___STK(-11))
   ___SET_R2(___FIX(3L))
   ___SET_R0(___LBL(103))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(103,___L103___asm_23_asm_2d_assemble)
   ___SET_STK(-8,___R1)
   ___SET_R0(___LBL(104))
   ___JUMPINT(___SET_NARGS(0),___PRC(514),___L___asm_23_asm_2d_make_2d_stream)
___DEF_SLBL(104,___L104___asm_23_asm_2d_assemble)
   ___SET_R3(___R1)
   ___SET_R1(___STK(-11))
   ___SET_R2(___FIX(3L))
   ___SET_R0(___LBL(105))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_SLBL(105,___L105___asm_23_asm_2d_assemble)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(106))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(106,___L106___asm_23_asm_2d_assemble)
   ___SET_R0(___LBL(107))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),71,___G_cadr)
___DEF_SLBL(107,___L107___asm_23_asm_2d_assemble)
   ___SET_R2(___STK(-7))
   ___SET_STK(-6,___R1)
   ___SET_R1(___STK(-11))
   ___SET_R0(___LBL(108))
   ___JUMPGENNOTSAFE(___SET_NARGS(2),___STK(-6))
___DEF_SLBL(108,___L108___asm_23_asm_2d_assemble)
   ___SET_R1(___STK(-11))
   ___SET_R2(___FIX(3L))
   ___SET_R0(___LBL(109))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(109,___L109___asm_23_asm_2d_assemble)
   ___SET_R0(___LBL(110))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),72,___G_car)
___DEF_SLBL(110,___L110___asm_23_asm_2d_assemble)
   ___SET_R2(___STK(-5))
   ___SET_R0(___LBL(111))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),108,___G_set_2d_cdr_21_)
___DEF_SLBL(111,___L111___asm_23_asm_2d_assemble)
   ___SET_R1(___STK(-7))
   ___SET_R2(___FIX(3L))
   ___SET_R0(___LBL(112))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(112,___L112___asm_23_asm_2d_assemble)
   ___SET_R0(___LBL(113))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(113,___L113___asm_23_asm_2d_assemble)
   ___SET_STK(-2,___R1)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(114))
   ___ADJFP(4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),108,___G_set_2d_cdr_21_)
___DEF_SLBL(114,___L114___asm_23_asm_2d_assemble)
   ___SET_R3(___STK(-8))
   ___SET_R1(___STK(-11))
   ___SET_R2(___FIX(3L))
   ___SET_R0(___LBL(86))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_GLBL(___L143___asm_23_asm_2d_assemble)
   ___SET_R1(___STK(-7))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(115))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),83,___G_fx_2b_)
___DEF_SLBL(115,___L115___asm_23_asm_2d_assemble)
   ___SET_R3(___R1)
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-8))
   ___SET_R0(___STK(-10))
   ___ADJFP(-11)
   ___POLL(116)
___DEF_SLBL(116,___L116___asm_23_asm_2d_assemble)
   ___GOTO(___L138___asm_23_asm_2d_assemble)
___DEF_GLBL(___L144___asm_23_asm_2d_assemble)
   ___SET_R1(___STK(-7))
   ___SET_R2(___FIX(3L))
   ___SET_R0(___LBL(117))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(117,___L117___asm_23_asm_2d_assemble)
   ___SET_R2(___STK(-5))
   ___SET_R0(___LBL(118))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),107,___G_set_2d_car_21_)
___DEF_SLBL(118,___L118___asm_23_asm_2d_assemble)
   ___SET_R1(___STK(-7))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(119))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(119,___L119___asm_23_asm_2d_assemble)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-3))
   ___SET_R0(___STK(-6))
   ___POLL(120)
___DEF_SLBL(120,___L120___asm_23_asm_2d_assemble)
   ___ADJFP(-8)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),84,___G_fx_2d_)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_assemble_2d_to_2d_file
#undef ___PH_LBL0
#define ___PH_LBL0 471
#undef ___PD_ALL
#define ___PD_ALL ___D_HEAP ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_HEAP ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_HEAP ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_P_HLBL(___L1___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_P_HLBL(___L2___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_P_HLBL(___L3___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_P_HLBL(___L4___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_P_HLBL(___L5___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_P_HLBL(___L6___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_P_HLBL(___L7___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_P_HLBL(___L8___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_P_HLBL(___L9___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_P_HLBL(___L10___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_P_HLBL(___L11___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_P_HLBL(___L12___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_P_HLBL(___L13___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_P_HLBL(___L14___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_P_HLBL(___L15___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_P_HLBL(___L16___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_P_HLBL(___L17___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_P_HLBL(___L18___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_P_HLBL(___L19___asm_23_asm_2d_assemble_2d_to_2d_file)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___SET_R0(___LBL(2))
   ___JUMPINT(___SET_NARGS(1),___PRC(349),___L___asm_23_asm_2d_assemble)
___DEF_SLBL(2,___L2___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___SET_STK(-4,___ALLOC_CLO(1UL))
   ___BEGIN_SETUP_CLO(1,___STK(-4),5)
   ___ADD_CLO_ELEM(0,___STK(-6))
   ___END_SETUP_CLO(1)
   ___SET_R2(___STK(-4))
   ___SET_R1(___STK(-5))
   ___SET_R0(___STK(-7))
   ___ADJFP(-4)
   ___CHECK_HEAP(3,4096)
___DEF_SLBL(3,___L3___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___POLL(4)
___DEF_SLBL(4,___L4___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),123,___G_with_2d_output_2d_to_2d_file)
___DEF_SLBL(5,___L5___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___IF_NARGS_EQ(0,___NOTHING)
   ___WRONG_NARGS(5,0,0,0)
   ___SET_STK(1,___R0)
   ___SET_R1(___CLO(___R4,1))
   ___SET_R2(___FIX(3L))
   ___ADJFP(4)
   ___POLL(6)
___DEF_SLBL(6,___L6___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___SET_R0(___LBL(7))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(7,___L7___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___SET_R0(___LBL(8))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(8,___L8___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___SET_R0(___STK(-3))
   ___ADJFP(-4)
   ___POLL(9)
___DEF_SLBL(9,___L9___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___ADJFP(8)
   ___POLL(10)
___DEF_SLBL(10,___L10___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___SET_R0(___LBL(11))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),104,___G_pair_3f_)
___DEF_SLBL(11,___L11___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L22___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(12))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),72,___G_car)
___DEF_SLBL(12,___L12___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___SET_STK(-5,___R1)
   ___SET_R0(___LBL(13))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),122,___G_vector_3f_)
___DEF_SLBL(13,___L13___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L21___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___END_IF
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(14))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(14,___L14___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___SET_R2(___SYM_listing)
   ___SET_R0(___LBL(15))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),78,___G_eq_3f_)
___DEF_SLBL(15,___L15___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___SET_R0(___LBL(16))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),100,___G_not)
___DEF_SLBL(16,___L16___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L20___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___END_IF
   ___SET_R1(___SUB(10))
   ___SET_R0(___LBL(17))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),70,___G_c_23_compiler_2d_internal_2d_error)
___DEF_SLBL(17,___L17___asm_23_asm_2d_assemble_2d_to_2d_file)
___DEF_GLBL(___L20___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(8))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_GLBL(___L21___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(18))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),92,___G_integer_2d__3e_char)
___DEF_SLBL(18,___L18___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___SET_R0(___LBL(19))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),125,___G_write_2d_char)
___DEF_SLBL(19,___L19___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(8))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_GLBL(___L22___asm_23_asm_2d_assemble_2d_to_2d_file)
   ___SET_R1(___VOID)
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector
#undef ___PH_LBL0
#define ___PH_LBL0 492
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R3 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R3 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R3 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_P_HLBL(___L1___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_P_HLBL(___L2___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_P_HLBL(___L3___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_P_HLBL(___L4___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_P_HLBL(___L5___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_P_HLBL(___L6___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_P_HLBL(___L7___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_P_HLBL(___L8___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_P_HLBL(___L9___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_P_HLBL(___L10___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_P_HLBL(___L11___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_P_HLBL(___L12___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_P_HLBL(___L13___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_P_HLBL(___L14___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_P_HLBL(___L15___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_P_HLBL(___L16___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_P_HLBL(___L17___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_P_HLBL(___L18___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_P_HLBL(___L19___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_P_HLBL(___L20___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___SET_R0(___LBL(2))
   ___JUMPINT(___SET_NARGS(1),___PRC(349),___L___asm_23_asm_2d_assemble)
___DEF_SLBL(2,___L2___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(3))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),94,___G_make_2d_u8vector)
___DEF_SLBL(3,___L3___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___SET_STK(-5,___R1)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(3L))
   ___SET_R0(___LBL(4))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(4,___L4___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___SET_R0(___LBL(5))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(5,___L5___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-5))
   ___SET_R3(___FIX(0L))
   ___SET_R0(___STK(-7))
   ___ADJFP(-8)
   ___POLL(6)
___DEF_SLBL(6,___L6___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___GOTO(___L21___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_SLBL(7,___L7___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___SET_R2(___R1)
   ___SET_R3(___STK(-4))
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___ADJFP(-8)
   ___POLL(8)
___DEF_SLBL(8,___L8___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_GLBL(___L21___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_STK(4,___R3)
   ___SET_R1(___R2)
   ___ADJFP(8)
   ___POLL(9)
___DEF_SLBL(9,___L9___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___SET_R0(___LBL(10))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),104,___G_pair_3f_)
___DEF_SLBL(10,___L10___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L24___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___END_IF
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(11))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),72,___G_car)
___DEF_SLBL(11,___L11___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___SET_STK(-3,___R1)
   ___SET_R0(___LBL(12))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),122,___G_vector_3f_)
___DEF_SLBL(12,___L12___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L23___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___END_IF
   ___SET_R1(___STK(-3))
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(13))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(13,___L13___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___SET_R2(___SYM_listing)
   ___SET_R0(___LBL(14))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),78,___G_eq_3f_)
___DEF_SLBL(14,___L14___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___SET_R0(___LBL(15))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),100,___G_not)
___DEF_SLBL(15,___L15___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L22___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___END_IF
   ___SET_R1(___SUB(11))
   ___SET_R0(___LBL(16))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),70,___G_c_23_compiler_2d_internal_2d_error)
___DEF_SLBL(16,___L16___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_GLBL(___L22___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(7))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_GLBL(___L23___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___SET_R3(___STK(-3))
   ___SET_R2(___STK(-4))
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(17))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),117,___G_u8vector_2d_set_21_)
___DEF_SLBL(17,___L17___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(18))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),74,___G_cdr)
___DEF_SLBL(18,___L18___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___SET_STK(-5,___R1)
   ___SET_R1(___STK(-4))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(19))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),83,___G_fx_2b_)
___DEF_SLBL(19,___L19___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___SET_R3(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___SET_R2(___STK(-5))
   ___ADJFP(-8)
   ___POLL(20)
___DEF_SLBL(20,___L20___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___GOTO(___L21___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
___DEF_GLBL(___L24___asm_23_asm_2d_assemble_2d_to_2d_u8vector)
   ___SET_R1(___STK(-6))
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_make_2d_stream
#undef ___PH_LBL0
#define ___PH_LBL0 514
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_make_2d_stream)
___DEF_P_HLBL(___L1___asm_23_asm_2d_make_2d_stream)
___DEF_P_HLBL(___L2___asm_23_asm_2d_make_2d_stream)
___DEF_P_HLBL(___L3___asm_23_asm_2d_make_2d_stream)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_make_2d_stream)
   ___IF_NARGS_EQ(0,___NOTHING)
   ___WRONG_NARGS(0,0,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_make_2d_stream)
   ___SET_STK(1,___R0)
   ___SET_R2(___NUL)
   ___SET_R1(___NUL)
   ___ADJFP(4)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_make_2d_stream)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),75,___G_cons)
___DEF_SLBL(2,___L2___asm_23_asm_2d_make_2d_stream)
   ___SET_STK(-2,___R1)
   ___SET_R2(___R1)
   ___SET_R0(___LBL(3))
   ___ADJFP(4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),107,___G_set_2d_car_21_)
___DEF_SLBL(3,___L3___asm_23_asm_2d_make_2d_stream)
   ___SET_R1(___STK(-6))
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_code_2d_extend
#undef ___PH_LBL0
#define ___PH_LBL0 519
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_code_2d_extend)
___DEF_P_HLBL(___L1___asm_23_asm_2d_code_2d_extend)
___DEF_P_HLBL(___L2___asm_23_asm_2d_code_2d_extend)
___DEF_P_HLBL(___L3___asm_23_asm_2d_code_2d_extend)
___DEF_P_HLBL(___L4___asm_23_asm_2d_code_2d_extend)
___DEF_P_HLBL(___L5___asm_23_asm_2d_code_2d_extend)
___DEF_P_HLBL(___L6___asm_23_asm_2d_code_2d_extend)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_code_2d_extend)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_code_2d_extend)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R2)
   ___SET_R2(___FIX(3L))
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_code_2d_extend)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(2,___L2___asm_23_asm_2d_code_2d_extend)
   ___SET_STK(-5,___R1)
   ___SET_R0(___LBL(3))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),72,___G_car)
___DEF_SLBL(3,___L3___asm_23_asm_2d_code_2d_extend)
   ___SET_STK(-4,___R1)
   ___SET_R1(___STK(-6))
   ___SET_R2(___NUL)
   ___SET_R0(___LBL(4))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),75,___G_cons)
___DEF_SLBL(4,___L4___asm_23_asm_2d_code_2d_extend)
   ___SET_STK(-6,___R1)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-4))
   ___SET_R0(___LBL(5))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),108,___G_set_2d_cdr_21_)
___DEF_SLBL(5,___L5___asm_23_asm_2d_code_2d_extend)
   ___SET_R2(___STK(-6))
   ___SET_R1(___STK(-5))
   ___SET_R0(___STK(-7))
   ___POLL(6)
___DEF_SLBL(6,___L6___asm_23_asm_2d_code_2d_extend)
   ___ADJFP(-8)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),107,___G_set_2d_car_21_)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_signed8_3f_
#undef ___PH_LBL0
#define ___PH_LBL0 527
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_signed8_3f_)
___DEF_P_HLBL(___L1___asm_23_asm_2d_signed8_3f_)
___DEF_P_HLBL(___L2___asm_23_asm_2d_signed8_3f_)
___DEF_P_HLBL(___L3___asm_23_asm_2d_signed8_3f_)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_signed8_3f_)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_signed8_3f_)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_R2(___R1)
   ___SET_R1(___FIX(-128L))
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_signed8_3f_)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),67,___G__3c__3d_)
___DEF_SLBL(2,___L2___asm_23_asm_2d_signed8_3f_)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L4___asm_23_asm_2d_signed8_3f_)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(127L))
   ___SET_R0(___STK(-7))
   ___POLL(3)
___DEF_SLBL(3,___L3___asm_23_asm_2d_signed8_3f_)
   ___ADJFP(-8)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),67,___G__3c__3d_)
___DEF_GLBL(___L4___asm_23_asm_2d_signed8_3f_)
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_signed16_3f_
#undef ___PH_LBL0
#define ___PH_LBL0 532
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_signed16_3f_)
___DEF_P_HLBL(___L1___asm_23_asm_2d_signed16_3f_)
___DEF_P_HLBL(___L2___asm_23_asm_2d_signed16_3f_)
___DEF_P_HLBL(___L3___asm_23_asm_2d_signed16_3f_)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_signed16_3f_)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_signed16_3f_)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_R2(___R1)
   ___SET_R1(___FIX(-32768L))
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_signed16_3f_)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),67,___G__3c__3d_)
___DEF_SLBL(2,___L2___asm_23_asm_2d_signed16_3f_)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L4___asm_23_asm_2d_signed16_3f_)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(32767L))
   ___SET_R0(___STK(-7))
   ___POLL(3)
___DEF_SLBL(3,___L3___asm_23_asm_2d_signed16_3f_)
   ___ADJFP(-8)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),67,___G__3c__3d_)
___DEF_GLBL(___L4___asm_23_asm_2d_signed16_3f_)
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_signed32_3f_
#undef ___PH_LBL0
#define ___PH_LBL0 537
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_signed32_3f_)
___DEF_P_HLBL(___L1___asm_23_asm_2d_signed32_3f_)
___DEF_P_HLBL(___L2___asm_23_asm_2d_signed32_3f_)
___DEF_P_HLBL(___L3___asm_23_asm_2d_signed32_3f_)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_signed32_3f_)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_signed32_3f_)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_R2(___R1)
   ___SET_R1(___BIGFIX(12,-2147483648LL))
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_signed32_3f_)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),67,___G__3c__3d_)
___DEF_SLBL(2,___L2___asm_23_asm_2d_signed32_3f_)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L4___asm_23_asm_2d_signed32_3f_)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R2(___BIGFIX(13,2147483647LL))
   ___SET_R0(___STK(-7))
   ___POLL(3)
___DEF_SLBL(3,___L3___asm_23_asm_2d_signed32_3f_)
   ___ADJFP(-8)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),67,___G__3c__3d_)
___DEF_GLBL(___L4___asm_23_asm_2d_signed32_3f_)
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_signed_2d_lo8
#undef ___PH_LBL0
#define ___PH_LBL0 542
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_signed_2d_lo8)
___DEF_P_HLBL(___L1___asm_23_asm_2d_signed_2d_lo8)
___DEF_P_HLBL(___L2___asm_23_asm_2d_signed_2d_lo8)
___DEF_P_HLBL(___L3___asm_23_asm_2d_signed_2d_lo8)
___DEF_P_HLBL(___L4___asm_23_asm_2d_signed_2d_lo8)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_signed_2d_lo8)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_signed_2d_lo8)
   ___SET_STK(1,___R0)
   ___SET_R2(___FIX(128L))
   ___ADJFP(4)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_signed_2d_lo8)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),63,___G__2b_)
___DEF_SLBL(2,___L2___asm_23_asm_2d_signed_2d_lo8)
   ___SET_R2(___FIX(255L))
   ___SET_R0(___LBL(3))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),69,___G_bitwise_2d_and)
___DEF_SLBL(3,___L3___asm_23_asm_2d_signed_2d_lo8)
   ___SET_R2(___FIX(128L))
   ___SET_R0(___STK(-3))
   ___POLL(4)
___DEF_SLBL(4,___L4___asm_23_asm_2d_signed_2d_lo8)
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),64,___G__2d_)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_unsigned_2d_lo8
#undef ___PH_LBL0
#define ___PH_LBL0 548
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_unsigned_2d_lo8)
___DEF_P_HLBL(___L1___asm_23_asm_2d_unsigned_2d_lo8)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_unsigned_2d_lo8)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_unsigned_2d_lo8)
   ___SET_R2(___FIX(255L))
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_unsigned_2d_lo8)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),69,___G_bitwise_2d_and)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_signed_2d_lo16
#undef ___PH_LBL0
#define ___PH_LBL0 551
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_signed_2d_lo16)
___DEF_P_HLBL(___L1___asm_23_asm_2d_signed_2d_lo16)
___DEF_P_HLBL(___L2___asm_23_asm_2d_signed_2d_lo16)
___DEF_P_HLBL(___L3___asm_23_asm_2d_signed_2d_lo16)
___DEF_P_HLBL(___L4___asm_23_asm_2d_signed_2d_lo16)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_signed_2d_lo16)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_signed_2d_lo16)
   ___SET_STK(1,___R0)
   ___SET_R2(___FIX(32768L))
   ___ADJFP(4)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_signed_2d_lo16)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),63,___G__2b_)
___DEF_SLBL(2,___L2___asm_23_asm_2d_signed_2d_lo16)
   ___SET_R2(___FIX(65535L))
   ___SET_R0(___LBL(3))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),69,___G_bitwise_2d_and)
___DEF_SLBL(3,___L3___asm_23_asm_2d_signed_2d_lo16)
   ___SET_R2(___FIX(32768L))
   ___SET_R0(___STK(-3))
   ___POLL(4)
___DEF_SLBL(4,___L4___asm_23_asm_2d_signed_2d_lo16)
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),64,___G__2d_)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_unsigned_2d_lo16
#undef ___PH_LBL0
#define ___PH_LBL0 557
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_unsigned_2d_lo16)
___DEF_P_HLBL(___L1___asm_23_asm_2d_unsigned_2d_lo16)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_unsigned_2d_lo16)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_unsigned_2d_lo16)
   ___SET_R2(___FIX(65535L))
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_unsigned_2d_lo16)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),69,___G_bitwise_2d_and)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_signed_2d_lo32
#undef ___PH_LBL0
#define ___PH_LBL0 560
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_signed_2d_lo32)
___DEF_P_HLBL(___L1___asm_23_asm_2d_signed_2d_lo32)
___DEF_P_HLBL(___L2___asm_23_asm_2d_signed_2d_lo32)
___DEF_P_HLBL(___L3___asm_23_asm_2d_signed_2d_lo32)
___DEF_P_HLBL(___L4___asm_23_asm_2d_signed_2d_lo32)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_signed_2d_lo32)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_signed_2d_lo32)
   ___SET_STK(1,___R0)
   ___SET_R2(___BIGFIX(14,2147483648LL))
   ___ADJFP(4)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_signed_2d_lo32)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),63,___G__2b_)
___DEF_SLBL(2,___L2___asm_23_asm_2d_signed_2d_lo32)
   ___SET_R2(___BIGFIX(15,4294967295LL))
   ___SET_R0(___LBL(3))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),69,___G_bitwise_2d_and)
___DEF_SLBL(3,___L3___asm_23_asm_2d_signed_2d_lo32)
   ___SET_R2(___BIGFIX(14,2147483648LL))
   ___SET_R0(___STK(-3))
   ___POLL(4)
___DEF_SLBL(4,___L4___asm_23_asm_2d_signed_2d_lo32)
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),64,___G__2d_)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_unsigned_2d_lo32
#undef ___PH_LBL0
#define ___PH_LBL0 566
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_unsigned_2d_lo32)
___DEF_P_HLBL(___L1___asm_23_asm_2d_unsigned_2d_lo32)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_unsigned_2d_lo32)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_unsigned_2d_lo32)
   ___SET_R2(___BIGFIX(15,4294967295LL))
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_unsigned_2d_lo32)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),69,___G_bitwise_2d_and)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_signed_2d_lo64
#undef ___PH_LBL0
#define ___PH_LBL0 569
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_signed_2d_lo64)
___DEF_P_HLBL(___L1___asm_23_asm_2d_signed_2d_lo64)
___DEF_P_HLBL(___L2___asm_23_asm_2d_signed_2d_lo64)
___DEF_P_HLBL(___L3___asm_23_asm_2d_signed_2d_lo64)
___DEF_P_HLBL(___L4___asm_23_asm_2d_signed_2d_lo64)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_signed_2d_lo64)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_signed_2d_lo64)
   ___SET_STK(1,___R0)
   ___SET_R2(___SUB(16))
   ___ADJFP(4)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_signed_2d_lo64)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),63,___G__2b_)
___DEF_SLBL(2,___L2___asm_23_asm_2d_signed_2d_lo64)
   ___SET_R2(___SUB(17))
   ___SET_R0(___LBL(3))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),69,___G_bitwise_2d_and)
___DEF_SLBL(3,___L3___asm_23_asm_2d_signed_2d_lo64)
   ___SET_R2(___SUB(16))
   ___SET_R0(___STK(-3))
   ___POLL(4)
___DEF_SLBL(4,___L4___asm_23_asm_2d_signed_2d_lo64)
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),64,___G__2d_)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_unsigned_2d_lo64
#undef ___PH_LBL0
#define ___PH_LBL0 575
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_unsigned_2d_lo64)
___DEF_P_HLBL(___L1___asm_23_asm_2d_unsigned_2d_lo64)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_unsigned_2d_lo64)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_unsigned_2d_lo64)
   ___SET_R2(___SUB(17))
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_unsigned_2d_lo64)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),69,___G_bitwise_2d_and)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_signed_2d_lo
#undef ___PH_LBL0
#define ___PH_LBL0 578
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_R1 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_signed_2d_lo)
___DEF_P_HLBL(___L1___asm_23_asm_2d_signed_2d_lo)
___DEF_P_HLBL(___L2___asm_23_asm_2d_signed_2d_lo)
___DEF_P_HLBL(___L3___asm_23_asm_2d_signed_2d_lo)
___DEF_P_HLBL(___L4___asm_23_asm_2d_signed_2d_lo)
___DEF_P_HLBL(___L5___asm_23_asm_2d_signed_2d_lo)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_signed_2d_lo)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_signed_2d_lo)
   ___BEGIN_SWITCH_FIXNUM(___R2)
   ___SWITCH_FIXNUM_CASE_GOTO(___FIX(8L),___L9___asm_23_asm_2d_signed_2d_lo)
   ___SWITCH_FIXNUM_CASE_GOTO(___FIX(16L),___L8___asm_23_asm_2d_signed_2d_lo)
   ___SWITCH_FIXNUM_CASE_GOTO(___FIX(32L),___L7___asm_23_asm_2d_signed_2d_lo)
   ___SWITCH_FIXNUM_CASE_GOTO(___FIX(64L),___L6___asm_23_asm_2d_signed_2d_lo)
   ___END_SWITCH_FIXNUM
   ___SET_R1(___SUB(18))
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_signed_2d_lo)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),79,___G_error)
___DEF_GLBL(___L6___asm_23_asm_2d_signed_2d_lo)
   ___POLL(2)
___DEF_SLBL(2,___L2___asm_23_asm_2d_signed_2d_lo)
   ___JUMPINT(___SET_NARGS(1),___PRC(569),___L___asm_23_asm_2d_signed_2d_lo64)
___DEF_GLBL(___L7___asm_23_asm_2d_signed_2d_lo)
   ___POLL(3)
___DEF_SLBL(3,___L3___asm_23_asm_2d_signed_2d_lo)
   ___JUMPINT(___SET_NARGS(1),___PRC(560),___L___asm_23_asm_2d_signed_2d_lo32)
___DEF_GLBL(___L8___asm_23_asm_2d_signed_2d_lo)
   ___POLL(4)
___DEF_SLBL(4,___L4___asm_23_asm_2d_signed_2d_lo)
   ___JUMPINT(___SET_NARGS(1),___PRC(551),___L___asm_23_asm_2d_signed_2d_lo16)
___DEF_GLBL(___L9___asm_23_asm_2d_signed_2d_lo)
   ___POLL(5)
___DEF_SLBL(5,___L5___asm_23_asm_2d_signed_2d_lo)
   ___JUMPINT(___SET_NARGS(1),___PRC(542),___L___asm_23_asm_2d_signed_2d_lo8)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_unsigned_2d_lo
#undef ___PH_LBL0
#define ___PH_LBL0 585
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_unsigned_2d_lo)
___DEF_P_HLBL(___L1___asm_23_asm_2d_unsigned_2d_lo)
___DEF_P_HLBL(___L2___asm_23_asm_2d_unsigned_2d_lo)
___DEF_P_HLBL(___L3___asm_23_asm_2d_unsigned_2d_lo)
___DEF_P_HLBL(___L4___asm_23_asm_2d_unsigned_2d_lo)
___DEF_P_HLBL(___L5___asm_23_asm_2d_unsigned_2d_lo)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_unsigned_2d_lo)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_unsigned_2d_lo)
   ___BEGIN_SWITCH_FIXNUM(___R2)
   ___SWITCH_FIXNUM_CASE_GOTO(___FIX(8L),___L10___asm_23_asm_2d_unsigned_2d_lo)
   ___SWITCH_FIXNUM_CASE_GOTO(___FIX(16L),___L9___asm_23_asm_2d_unsigned_2d_lo)
   ___SWITCH_FIXNUM_CASE_GOTO(___FIX(32L),___L7___asm_23_asm_2d_unsigned_2d_lo)
   ___SWITCH_FIXNUM_CASE_GOTO(___FIX(64L),___L6___asm_23_asm_2d_unsigned_2d_lo)
   ___END_SWITCH_FIXNUM
   ___SET_R1(___SUB(19))
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_unsigned_2d_lo)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),79,___G_error)
___DEF_GLBL(___L6___asm_23_asm_2d_unsigned_2d_lo)
   ___SET_R2(___SUB(17))
   ___POLL(2)
___DEF_SLBL(2,___L2___asm_23_asm_2d_unsigned_2d_lo)
   ___GOTO(___L8___asm_23_asm_2d_unsigned_2d_lo)
___DEF_GLBL(___L7___asm_23_asm_2d_unsigned_2d_lo)
   ___SET_R2(___BIGFIX(15,4294967295LL))
   ___POLL(3)
___DEF_SLBL(3,___L3___asm_23_asm_2d_unsigned_2d_lo)
___DEF_GLBL(___L8___asm_23_asm_2d_unsigned_2d_lo)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),69,___G_bitwise_2d_and)
___DEF_GLBL(___L9___asm_23_asm_2d_unsigned_2d_lo)
   ___SET_R2(___FIX(65535L))
   ___POLL(4)
___DEF_SLBL(4,___L4___asm_23_asm_2d_unsigned_2d_lo)
   ___GOTO(___L8___asm_23_asm_2d_unsigned_2d_lo)
___DEF_GLBL(___L10___asm_23_asm_2d_unsigned_2d_lo)
   ___SET_R2(___FIX(255L))
   ___POLL(5)
___DEF_SLBL(5,___L5___asm_23_asm_2d_unsigned_2d_lo)
   ___GOTO(___L8___asm_23_asm_2d_unsigned_2d_lo)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_bits_2d_0_2d_to_2d_7
#undef ___PH_LBL0
#define ___PH_LBL0 592
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_bits_2d_0_2d_to_2d_7)
___DEF_P_HLBL(___L1___asm_23_asm_2d_bits_2d_0_2d_to_2d_7)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_bits_2d_0_2d_to_2d_7)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_bits_2d_0_2d_to_2d_7)
   ___SET_R2(___FIX(256L))
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_bits_2d_0_2d_to_2d_7)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),97,___G_modulo)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_bits_2d_8_2d_and_2d_up
#undef ___PH_LBL0
#define ___PH_LBL0 595
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
___DEF_P_HLBL(___L1___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
___DEF_P_HLBL(___L2___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
___DEF_P_HLBL(___L3___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
___DEF_P_HLBL(___L4___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
___DEF_P_HLBL(___L5___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
___DEF_P_HLBL(___L6___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_R2(___FIX(0L))
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),68,___G__3e__3d_)
___DEF_SLBL(2,___L2___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L7___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(256L))
   ___SET_R0(___STK(-7))
   ___POLL(3)
___DEF_SLBL(3,___L3___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
   ___ADJFP(-8)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),105,___G_quotient)
___DEF_GLBL(___L7___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(4))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),63,___G__2b_)
___DEF_SLBL(4,___L4___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
   ___SET_R2(___FIX(256L))
   ___SET_R0(___LBL(5))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),105,___G_quotient)
___DEF_SLBL(5,___L5___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
   ___SET_R2(___FIX(1L))
   ___SET_R0(___STK(-3))
   ___POLL(6)
___DEF_SLBL(6,___L6___asm_23_asm_2d_bits_2d_8_2d_and_2d_up)
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),64,___G__2d_)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_bits_2d_16_2d_and_2d_up
#undef ___PH_LBL0
#define ___PH_LBL0 603
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
___DEF_P_HLBL(___L1___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
___DEF_P_HLBL(___L2___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
___DEF_P_HLBL(___L3___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
___DEF_P_HLBL(___L4___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
___DEF_P_HLBL(___L5___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
___DEF_P_HLBL(___L6___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_R2(___FIX(0L))
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),68,___G__3e__3d_)
___DEF_SLBL(2,___L2___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L7___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(65536L))
   ___SET_R0(___STK(-7))
   ___POLL(3)
___DEF_SLBL(3,___L3___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
   ___ADJFP(-8)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),105,___G_quotient)
___DEF_GLBL(___L7___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(4))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),63,___G__2b_)
___DEF_SLBL(4,___L4___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
   ___SET_R2(___FIX(65536L))
   ___SET_R0(___LBL(5))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),105,___G_quotient)
___DEF_SLBL(5,___L5___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
   ___SET_R2(___FIX(1L))
   ___SET_R0(___STK(-3))
   ___POLL(6)
___DEF_SLBL(6,___L6___asm_23_asm_2d_bits_2d_16_2d_and_2d_up)
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),64,___G__2d_)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_bits_2d_32_2d_and_2d_up
#undef ___PH_LBL0
#define ___PH_LBL0 611
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
___DEF_P_HLBL(___L1___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
___DEF_P_HLBL(___L2___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
___DEF_P_HLBL(___L3___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
___DEF_P_HLBL(___L4___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
___DEF_P_HLBL(___L5___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
___DEF_P_HLBL(___L6___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
   ___IF_NARGS_EQ(1,___NOTHING)
   ___WRONG_NARGS(0,1,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_R2(___FIX(0L))
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),68,___G__3e__3d_)
___DEF_SLBL(2,___L2___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L7___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R2(___BIGFIX(20,4294967296LL))
   ___SET_R0(___STK(-7))
   ___POLL(3)
___DEF_SLBL(3,___L3___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
   ___ADJFP(-8)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),105,___G_quotient)
___DEF_GLBL(___L7___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(4))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),63,___G__2b_)
___DEF_SLBL(4,___L4___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
   ___SET_R2(___BIGFIX(20,4294967296LL))
   ___SET_R0(___LBL(5))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),105,___G_quotient)
___DEF_SLBL(5,___L5___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
   ___SET_R2(___FIX(1L))
   ___SET_R0(___STK(-3))
   ___POLL(6)
___DEF_SLBL(6,___L6___asm_23_asm_2d_bits_2d_32_2d_and_2d_up)
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),64,___G__2d_)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format
#undef ___PH_LBL0
#define ___PH_LBL0 619
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R3 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R3 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R3 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L1___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L2___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L3___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L4___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L5___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L6___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L7___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L8___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L9___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L10___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L11___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L12___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L13___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L14___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L15___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L16___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L17___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L18___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L19___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L20___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L21___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L22___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L23___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L24___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L25___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L26___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L27___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L28___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L29___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L30___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L31___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L32___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L33___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L34___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L35___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L36___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L37___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L38___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L39___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L40___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L41___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L42___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L43___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L44___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L45___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L46___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L47___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L48___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L49___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L50___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L51___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_P_HLBL(___L52___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___IF(___NOT(___NOTFALSEP(___R2)))
   ___GOTO(___L53___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___END_IF
   ___SET_R2(___FIX(11L))
   ___GOTO(___L54___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_GLBL(___L53___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R2(___FIX(8L))
___DEF_GLBL(___L54___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_R1(___R2)
   ___SET_R2(___FIX(1L))
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R0(___LBL(2))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),64,___G__2d_)
___DEF_SLBL(2,___L2___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R2(___R1)
   ___SET_R1(___FIX(2L))
   ___SET_R0(___LBL(3))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),81,___G_expt)
___DEF_SLBL(3,___L3___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(4))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),64,___G__2d_)
___DEF_SLBL(4,___L4___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_STK(-5,___R1)
   ___SET_R2(___STK(-6))
   ___SET_R1(___GLO___asm_23_asm_2d_inexact_2d__2b_1)
   ___SET_R0(___LBL(52))
   ___GOTO(___L55___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_SLBL(5,___L5___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L57___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R2(___GLO___asm_23_asm_2d_inexact_2d__2b_1)
   ___SET_R0(___LBL(10))
___DEF_GLBL(___L55___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_R1(___R2)
   ___ADJFP(8)
   ___POLL(6)
___DEF_SLBL(6,___L6___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R0(___LBL(7))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),98,___G_negative_3f_)
___DEF_SLBL(7,___L7___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L56___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___END_IF
   ___SET_R1(___STK(-6))
   ___SET_R0(___STK(-7))
   ___POLL(8)
___DEF_SLBL(8,___L8___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___ADJFP(-8)
   ___JUMPGLONOTSAFE(___SET_NARGS(1),64,___G__2d_)
___DEF_GLBL(___L56___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R1(___STK(-6))
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___DEF_GLBL(___L57___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R2(___STK(-6))
   ___SET_R1(___STK(-5))
   ___SET_R0(___STK(-7))
   ___ADJFP(-8)
   ___POLL(9)
___DEF_SLBL(9,___L9___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___GOTO(___L58___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_SLBL(10,___L10___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(51))
   ___ADJFP(-4)
___DEF_GLBL(___L58___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_R1(___R2)
   ___SET_R2(___GLO___asm_23_asm_2d_inexact_2d__2b_1)
   ___ADJFP(8)
   ___POLL(11)
___DEF_SLBL(11,___L11___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R0(___LBL(12))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),66,___G__3c_)
___DEF_SLBL(12,___L12___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L65___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___END_IF
   ___SET_STK(-3,___STK(-6))
   ___SET_R1(___STK(-5))
   ___SET_R3(___FIX(1L))
   ___SET_R2(___GLO___asm_23_asm_2d_inexact_2d__2b_1_2f_2)
   ___SET_R0(___LBL(29))
   ___ADJFP(-3)
   ___GOTO(___L59___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_SLBL(13,___L13___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R2(___R1)
   ___SET_R3(___STK(-6))
   ___SET_R1(___STK(-9))
   ___SET_R0(___LBL(19))
   ___ADJFP(-3)
___DEF_GLBL(___L59___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_STK(4,___R3)
   ___SET_R2(___R3)
   ___SET_R1(___R3)
   ___ADJFP(7)
   ___POLL(14)
___DEF_SLBL(14,___L14___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R0(___LBL(15))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),63,___G__2b_)
___DEF_SLBL(15,___L15___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_STK(-2,___R1)
   ___SET_R1(___STK(-7))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(16))
   ___ADJFP(4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),64,___G__2d_)
___DEF_SLBL(16,___L16___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(17))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),66,___G__3c_)
___DEF_SLBL(17,___L17___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L60___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___END_IF
   ___SET_R2(___STK(-8))
   ___SET_R1(___STK(-9))
   ___SET_R0(___LBL(18))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),66,___G__3c_)
___DEF_SLBL(18,___L18___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L60___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___END_IF
   ___SET_STK(-3,___STK(-11))
   ___SET_R2(___STK(-8))
   ___SET_R1(___STK(-8))
   ___SET_R0(___LBL(13))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),62,___G__2a_)
___DEF_GLBL(___L60___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R1(___STK(-9))
   ___SET_R3(___FIX(1L))
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(19))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(3),118,___G_vector)
___DEF_SLBL(19,___L19___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_STK(-5,___R1)
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(20))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(20,___L20___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_STK(-2,___R1)
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(21))
   ___ADJFP(4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(21,___L21___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-7))
   ___SET_R0(___LBL(22))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),63,___G__2b_)
___DEF_SLBL(22,___L22___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_STK(-7,___R1)
   ___SET_R1(___STK(-11))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(23))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),64,___G__2d_)
___DEF_SLBL(23,___L23___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-7))
   ___SET_R0(___LBL(24))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),66,___G__3c_)
___DEF_SLBL(24,___L24___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___IF(___NOTFALSEP(___R1))
   ___GOTO(___L64___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___END_IF
   ___GOTO(___L61___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_SLBL(25,___L25___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___IF(___NOTFALSEP(___R1))
   ___GOTO(___L63___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___END_IF
___DEF_GLBL(___L61___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___ADJFP(-4)
___DEF_GLBL(___L62___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R1(___STK(-5))
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(2))
___DEF_GLBL(___L63___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R2(___STK(-8))
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(26))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),65,___G__2f_)
___DEF_SLBL(26,___L26___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R3(___R1)
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(27))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_SLBL(27,___L27___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R3(___STK(-3))
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(28))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_SLBL(28,___L28___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___GOTO(___L62___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_GLBL(___L64___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R2(___STK(-8))
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(25))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),66,___G__3c_)
___DEF_SLBL(29,___L29___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_STK(-2,___R1)
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(30))
   ___ADJFP(4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(30,___L30___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R2(___R1)
   ___SET_R1(___GLO___asm_23_asm_2d_inexact_2d__2b_2)
   ___SET_R0(___LBL(31))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),62,___G__2a_)
___DEF_SLBL(31,___L31___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R3(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(32))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_SLBL(32,___L32___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(33))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(33,___L33___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R2(___R1)
   ___SET_R1(___FIX(-1L))
   ___SET_R0(___LBL(34))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),64,___G__2d_)
___DEF_SLBL(34,___L34___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R3(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(35))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_SLBL(35,___L35___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R1(___STK(-6))
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___DEF_GLBL(___L65___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_STK(-4,___STK(-7))
   ___SET_STK(-7,___STK(-6))
   ___SET_R1(___STK(-5))
   ___SET_R3(___FIX(1L))
   ___SET_R2(___GLO___asm_23_asm_2d_inexact_2d__2b_2)
   ___SET_R0(___STK(-4))
   ___ADJFP(-7)
   ___POLL(36)
___DEF_SLBL(36,___L36___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___GOTO(___L66___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_SLBL(37,___L37___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R2(___R1)
   ___SET_R3(___STK(-6))
   ___SET_R1(___STK(-9))
   ___SET_R0(___LBL(44))
   ___ADJFP(-3)
___DEF_GLBL(___L66___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R1)
   ___SET_STK(3,___R2)
   ___SET_STK(4,___R3)
   ___SET_R2(___R3)
   ___SET_R1(___R3)
   ___ADJFP(7)
   ___POLL(38)
___DEF_SLBL(38,___L38___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R0(___LBL(39))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),63,___G__2b_)
___DEF_SLBL(39,___L39___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_STK(-2,___R1)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-7))
   ___SET_R0(___LBL(40))
   ___ADJFP(4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),66,___G__3c_)
___DEF_SLBL(40,___L40___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R0(___LBL(41))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),100,___G_not)
___DEF_SLBL(41,___L41___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L67___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___END_IF
   ___SET_R2(___STK(-8))
   ___SET_R1(___STK(-9))
   ___SET_R0(___LBL(42))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),66,___G__3c_)
___DEF_SLBL(42,___L42___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R0(___LBL(43))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),100,___G_not)
___DEF_SLBL(43,___L43___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L67___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___END_IF
   ___SET_STK(-3,___STK(-11))
   ___SET_R2(___STK(-8))
   ___SET_R1(___STK(-8))
   ___SET_R0(___LBL(37))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),62,___G__2a_)
___DEF_GLBL(___L67___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R1(___STK(-9))
   ___SET_R3(___FIX(1L))
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(44))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(3),118,___G_vector)
___DEF_SLBL(44,___L44___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_STK(-5,___R1)
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(45))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(45,___L45___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_STK(-2,___R1)
   ___SET_R1(___STK(-5))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(46))
   ___ADJFP(4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(46,___L46___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-7))
   ___SET_R0(___LBL(47))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),63,___G__2b_)
___DEF_SLBL(47,___L47___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_STK(-7,___R1)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-11))
   ___SET_R0(___LBL(48))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),66,___G__3c_)
___DEF_SLBL(48,___L48___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R0(___LBL(49))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),100,___G_not)
___DEF_SLBL(49,___L49___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L61___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___END_IF
   ___SET_R2(___STK(-8))
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(50))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),66,___G__3c_)
___DEF_SLBL(50,___L50___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R0(___LBL(25))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),100,___G_not)
___DEF_SLBL(51,___L51___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_STK(-2,___R1)
   ___SET_R3(___FIX(-1L))
   ___SET_R2(___FIX(2L))
   ___SET_R0(___LBL(35))
   ___ADJFP(4)
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_SLBL(52,___L52___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
   ___SET_R0(___LBL(5))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),98,___G_negative_3f_)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format
#undef ___PH_LBL0
#define ___PH_LBL0 673
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R3 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R3 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R3 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L1___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L2___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L3___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L4___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L5___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L6___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L7___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L8___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L9___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L10___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L11___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L12___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L13___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L14___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L15___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L16___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L17___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L18___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L19___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L20___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L21___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_P_HLBL(___L22___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R2)
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R0(___LBL(2))
   ___JUMPINT(___SET_NARGS(2),___PRC(619),___L___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format)
___DEF_SLBL(2,___L2___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___IF(___NOT(___NOTFALSEP(___STK(-6))))
   ___GOTO(___L23___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___END_IF
   ___SET_R2(___FIX(52L))
   ___IF(___NOTFALSEP(___STK(-6)))
   ___GOTO(___L24___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___END_IF
   ___GOTO(___L28___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_GLBL(___L23___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R2(___FIX(23L))
   ___IF(___NOT(___NOTFALSEP(___STK(-6))))
   ___GOTO(___L28___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___END_IF
___DEF_GLBL(___L24___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R3(___FIX(11L))
___DEF_GLBL(___L25___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_STK(-6,___R1)
   ___SET_STK(-5,___R2)
   ___SET_STK(-4,___R3)
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(3))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(3,___L3___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_STK(-3,___R1)
   ___SET_R2(___GLO___asm_23_asm_2d_inexact_2d__2b_2)
   ___SET_R0(___LBL(4))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),66,___G__3c_)
___DEF_SLBL(4,___L4___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R0(___LBL(5))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),100,___G_not)
___DEF_SLBL(5,___L5___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L27___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___END_IF
   ___SET_R2(___STK(-3))
   ___SET_R1(___GLO___asm_23_asm_2d_inexact_2d__2b_0)
   ___SET_R0(___LBL(6))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),66,___G__3c_)
___DEF_SLBL(6,___L6___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L26___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___END_IF
   ___SET_R2(___STK(-5))
   ___SET_R1(___FIX(2L))
   ___SET_R0(___LBL(7))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),81,___G_expt)
___DEF_SLBL(7,___L7___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R3(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(8))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_SLBL(8,___L8___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R1(___STK(-4))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(9))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),64,___G__2d_)
___DEF_SLBL(9,___L9___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R2(___R1)
   ___SET_R1(___FIX(2L))
   ___SET_R0(___LBL(10))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),81,___G_expt)
___DEF_SLBL(10,___L10___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R3(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(11))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_SLBL(11,___L11___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(12))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(12,___L12___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R2(___STK(-5))
   ___SET_R0(___LBL(13))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),64,___G__2d_)
___DEF_SLBL(13,___L13___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R3(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(14))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_SLBL(14,___L14___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R1(___STK(-6))
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___DEF_GLBL(___L26___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R2(___STK(-5))
   ___SET_R1(___FIX(2L))
   ___SET_R0(___LBL(15))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),81,___G_expt)
___DEF_SLBL(15,___L15___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R2(___FIX(2L))
   ___SET_R0(___LBL(16))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),62,___G__2a_)
___DEF_SLBL(16,___L16___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(7))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),64,___G__2d_)
___DEF_GLBL(___L27___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(17))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(17,___L17___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_STK(-4,___R1)
   ___SET_R2(___STK(-5))
   ___SET_R1(___FIX(2L))
   ___SET_R0(___LBL(18))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),81,___G_expt)
___DEF_SLBL(18,___L18___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R0(___LBL(19))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),80,___G_exact_2d__3e_inexact)
___DEF_SLBL(19,___L19___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-4))
   ___SET_R0(___LBL(20))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),62,___G__2a_)
___DEF_SLBL(20,___L20___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R0(___LBL(21))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),91,___G_inexact_2d__3e_exact)
___DEF_SLBL(21,___L21___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R0(___LBL(22))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),114,___G_truncate)
___DEF_SLBL(22,___L22___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R3(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(11))
   ___JUMPGLONOTSAFE(___SET_NARGS(3),121,___G_vector_2d_set_21_)
___DEF_GLBL(___L28___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
   ___SET_R3(___FIX(8L))
   ___GOTO(___L25___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___END_P_SW
___END_P_COD

#undef ___PH_PROC
#define ___PH_PROC ___H___asm_23_asm_2d_float_2d__3e_bits
#undef ___PH_LBL0
#define ___PH_LBL0 697
#undef ___PD_ALL
#define ___PD_ALL ___D_FP ___D_R0 ___D_R1 ___D_R2 ___D_R3 ___D_R4
#undef ___PR_ALL
#define ___PR_ALL ___R_FP ___R_R0 ___R_R1 ___R_R2 ___R_R3 ___R_R4
#undef ___PW_ALL
#define ___PW_ALL ___W_FP ___W_R0 ___W_R1 ___W_R2 ___W_R3 ___W_R4
___BEGIN_P_COD
___BEGIN_P_HLBL
___DEF_P_HLBL_INTRO
___DEF_P_HLBL(___L0___asm_23_asm_2d_float_2d__3e_bits)
___DEF_P_HLBL(___L1___asm_23_asm_2d_float_2d__3e_bits)
___DEF_P_HLBL(___L2___asm_23_asm_2d_float_2d__3e_bits)
___DEF_P_HLBL(___L3___asm_23_asm_2d_float_2d__3e_bits)
___DEF_P_HLBL(___L4___asm_23_asm_2d_float_2d__3e_bits)
___DEF_P_HLBL(___L5___asm_23_asm_2d_float_2d__3e_bits)
___DEF_P_HLBL(___L6___asm_23_asm_2d_float_2d__3e_bits)
___DEF_P_HLBL(___L7___asm_23_asm_2d_float_2d__3e_bits)
___DEF_P_HLBL(___L8___asm_23_asm_2d_float_2d__3e_bits)
___DEF_P_HLBL(___L9___asm_23_asm_2d_float_2d__3e_bits)
___DEF_P_HLBL(___L10___asm_23_asm_2d_float_2d__3e_bits)
___DEF_P_HLBL(___L11___asm_23_asm_2d_float_2d__3e_bits)
___DEF_P_HLBL(___L12___asm_23_asm_2d_float_2d__3e_bits)
___DEF_P_HLBL(___L13___asm_23_asm_2d_float_2d__3e_bits)
___DEF_P_HLBL(___L14___asm_23_asm_2d_float_2d__3e_bits)
___DEF_P_HLBL(___L15___asm_23_asm_2d_float_2d__3e_bits)
___DEF_P_HLBL(___L16___asm_23_asm_2d_float_2d__3e_bits)
___DEF_P_HLBL(___L17___asm_23_asm_2d_float_2d__3e_bits)
___DEF_P_HLBL(___L18___asm_23_asm_2d_float_2d__3e_bits)
___DEF_P_HLBL(___L19___asm_23_asm_2d_float_2d__3e_bits)
___END_P_HLBL
___BEGIN_P_SW
___DEF_SLBL(0,___L0___asm_23_asm_2d_float_2d__3e_bits)
   ___IF_NARGS_EQ(2,___NOTHING)
   ___WRONG_NARGS(0,2,0,0)
___DEF_GLBL(___L___asm_23_asm_2d_float_2d__3e_bits)
   ___IF(___NOT(___NOTFALSEP(___R2)))
   ___GOTO(___L20___asm_23_asm_2d_float_2d__3e_bits)
   ___END_IF
   ___SET_R3(___FIX(52L))
   ___IF(___NOTFALSEP(___R2))
   ___GOTO(___L21___asm_23_asm_2d_float_2d__3e_bits)
   ___END_IF
   ___GOTO(___L26___asm_23_asm_2d_float_2d__3e_bits)
___DEF_GLBL(___L20___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_R3(___FIX(23L))
   ___IF(___NOT(___NOTFALSEP(___R2)))
   ___GOTO(___L26___asm_23_asm_2d_float_2d__3e_bits)
   ___END_IF
___DEF_GLBL(___L21___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_R4(___FIX(11L))
___DEF_GLBL(___L22___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_STK(1,___R0)
   ___SET_STK(2,___R3)
   ___SET_STK(3,___R4)
   ___ADJFP(8)
   ___POLL(1)
___DEF_SLBL(1,___L1___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_R0(___LBL(2))
   ___JUMPINT(___SET_NARGS(2),___PRC(673),___L___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format)
___DEF_SLBL(2,___L2___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_STK(-4,___R1)
   ___SET_R2(___FIX(0L))
   ___SET_R0(___LBL(3))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(3,___L3___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_STK(-3,___R1)
   ___SET_R1(___STK(-4))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(4))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(4,___L4___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_STK(-2,___R1)
   ___SET_R2(___STK(-6))
   ___SET_R1(___FIX(2L))
   ___SET_R0(___LBL(5))
   ___ADJFP(4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),81,___G_expt)
___DEF_SLBL(5,___L5___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_STK(-5,___R1)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-7))
   ___SET_R0(___LBL(6))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),66,___G__3c_)
___DEF_SLBL(6,___L6___asm_23_asm_2d_float_2d__3e_bits)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L25___asm_23_asm_2d_float_2d__3e_bits)
   ___END_IF
   ___SET_R1(___STK(-7))
   ___ADJFP(-4)
   ___GOTO(___L23___asm_23_asm_2d_float_2d__3e_bits)
___DEF_SLBL(7,___L7___asm_23_asm_2d_float_2d__3e_bits)
___DEF_GLBL(___L23___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_STK(-3,___R1)
   ___SET_R1(___STK(-4))
   ___SET_R2(___FIX(2L))
   ___SET_R0(___LBL(8))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),120,___G_vector_2d_ref)
___DEF_SLBL(8,___L8___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_R0(___LBL(9))
   ___JUMPGLONOTSAFE(___SET_NARGS(1),98,___G_negative_3f_)
___DEF_SLBL(9,___L9___asm_23_asm_2d_float_2d__3e_bits)
   ___IF(___NOT(___NOTFALSEP(___R1)))
   ___GOTO(___L24___asm_23_asm_2d_float_2d__3e_bits)
   ___END_IF
   ___SET_R2(___STK(-6))
   ___SET_R1(___STK(-5))
   ___SET_R0(___LBL(10))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),63,___G__2b_)
___DEF_SLBL(10,___L10___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_R2(___R1)
   ___SET_R1(___FIX(2L))
   ___SET_R0(___LBL(11))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),81,___G_expt)
___DEF_SLBL(11,___L11___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_R2(___STK(-3))
   ___SET_R0(___STK(-7))
   ___POLL(12)
___DEF_SLBL(12,___L12___asm_23_asm_2d_float_2d__3e_bits)
   ___ADJFP(-8)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),63,___G__2b_)
___DEF_GLBL(___L24___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_R1(___STK(-3))
   ___ADJFP(-8)
   ___JUMPPRM(___NOTHING,___STK(1))
___DEF_GLBL(___L25___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_R2(___STK(-5))
   ___SET_R1(___STK(-7))
   ___SET_R0(___LBL(13))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),64,___G__2d_)
___DEF_SLBL(13,___L13___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_STK(-7,___R1)
   ___SET_R2(___STK(-10))
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(14))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),63,___G__2b_)
___DEF_SLBL(14,___L14___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_STK(-6,___R1)
   ___SET_R1(___STK(-9))
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(15))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),64,___G__2d_)
___DEF_SLBL(15,___L15___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_R2(___R1)
   ___SET_R1(___FIX(2L))
   ___SET_R0(___LBL(16))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),81,___G_expt)
___DEF_SLBL(16,___L16___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_R2(___FIX(1L))
   ___SET_R0(___LBL(17))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),64,___G__2d_)
___DEF_SLBL(17,___L17___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-6))
   ___SET_R0(___LBL(18))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),63,___G__2b_)
___DEF_SLBL(18,___L18___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_R2(___STK(-5))
   ___SET_R0(___LBL(19))
   ___ADJFP(-4)
   ___JUMPGLONOTSAFE(___SET_NARGS(2),62,___G__2a_)
___DEF_SLBL(19,___L19___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_R2(___R1)
   ___SET_R1(___STK(-3))
   ___SET_R0(___LBL(7))
   ___JUMPGLONOTSAFE(___SET_NARGS(2),63,___G__2b_)
___DEF_GLBL(___L26___asm_23_asm_2d_float_2d__3e_bits)
   ___SET_R4(___FIX(8L))
   ___GOTO(___L22___asm_23_asm_2d_float_2d__3e_bits)
___END_P_SW
___END_P_COD

___END_M_SW
___END_M_COD

___BEGIN_LBL
 ___DEF_LBL_INTRO(___H___asm_23_,"_asm#",___REF_FAL,8,0)
,___DEF_LBL_PROC(___H___asm_23_,0,-1)
,___DEF_LBL_RET(___H___asm_23_,___IFD(___RETI,4,0,0x3f1L))
,___DEF_LBL_RET(___H___asm_23_,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_make_2d_code_2d_block,"_asm#asm-make-code-block",___REF_FAL,4,0)

,___DEF_LBL_PROC(___H___asm_23_asm_2d_make_2d_code_2d_block,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_make_2d_code_2d_block,___IFD(___RETI,8,0,0x3f07L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_make_2d_code_2d_block,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_make_2d_code_2d_block,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_init_2d_code_2d_block,"_asm#asm-init-code-block",___REF_FAL,6,0)

,___DEF_LBL_PROC(___H___asm_23_asm_2d_init_2d_code_2d_block,3,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_init_2d_code_2d_block,___IFD(___RETI,8,0,0x3f07L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_init_2d_code_2d_block,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_init_2d_code_2d_block,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_init_2d_code_2d_block,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_init_2d_code_2d_block,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_copy_2d_code_2d_block,"_asm#asm-copy-code-block",___REF_FAL,9,0)

,___DEF_LBL_PROC(___H___asm_23_asm_2d_copy_2d_code_2d_block,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_copy_2d_code_2d_block,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_copy_2d_code_2d_block,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_copy_2d_code_2d_block,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_copy_2d_code_2d_block,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_copy_2d_code_2d_block,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_copy_2d_code_2d_block,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_copy_2d_code_2d_block,___IFD(___RETN,5,0,0x5L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_copy_2d_code_2d_block,___IFD(___RETN,5,0,0x5L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_8,"_asm#asm-8",___REF_FAL,4,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_8,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_8,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_8,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_8,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_16,"_asm#asm-16",___REF_FAL,5,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_16,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_16,___IFD(___RETI,8,0,0x3f07L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_16,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_16,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_16,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_16_2d_be,"_asm#asm-16-be",___REF_FAL,6,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_16_2d_be,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_16_2d_be,___IFD(___RETI,8,0,0x3f07L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_16_2d_be,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_16_2d_be,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_16_2d_be,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_16_2d_be,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_16_2d_le,"_asm#asm-16-le",___REF_FAL,6,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_16_2d_le,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_16_2d_le,___IFD(___RETI,8,0,0x3f07L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_16_2d_le,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_16_2d_le,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_16_2d_le,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_16_2d_le,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_32,"_asm#asm-32",___REF_FAL,5,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_32,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_32,___IFD(___RETI,8,0,0x3f07L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_32,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_32,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_32,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_32_2d_be,"_asm#asm-32-be",___REF_FAL,5,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_32_2d_be,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_32_2d_be,___IFD(___RETI,8,0,0x3f07L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_32_2d_be,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_32_2d_be,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_32_2d_be,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_32_2d_le,"_asm#asm-32-le",___REF_FAL,5,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_32_2d_le,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_32_2d_le,___IFD(___RETI,8,0,0x3f07L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_32_2d_le,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_32_2d_le,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_32_2d_le,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_64,"_asm#asm-64",___REF_FAL,5,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_64,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_64,___IFD(___RETI,8,0,0x3f07L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_64,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_64,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_64,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_64_2d_be,"_asm#asm-64-be",___REF_FAL,5,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_64_2d_be,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_64_2d_be,___IFD(___RETI,8,0,0x3f07L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_64_2d_be,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_64_2d_be,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_64_2d_be,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_64_2d_le,"_asm#asm-64-le",___REF_FAL,5,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_64_2d_le,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_64_2d_le,___IFD(___RETI,8,0,0x3f07L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_64_2d_le,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_64_2d_le,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_64_2d_le,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_int,"_asm#asm-int",___REF_FAL,5,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_int,3,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_int,___IFD(___RETI,8,0,0x3f0fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_int,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_int,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_int,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_int_2d_be,"_asm#asm-int-be",___REF_FAL,10,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_int_2d_be,3,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_int_2d_be,___IFD(___RETI,8,0,0x3f0fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_int_2d_be,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_int_2d_be,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_int_2d_be,___IFD(___RETN,5,0,0x5L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_int_2d_be,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_int_2d_be,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_int_2d_be,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_int_2d_be,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_int_2d_be,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_int_2d_le,"_asm#asm-int-le",___REF_FAL,10,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_int_2d_le,3,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_int_2d_le,___IFD(___RETI,8,0,0x3f0fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_int_2d_le,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_int_2d_le,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_int_2d_le,___IFD(___RETN,5,0,0x5L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_int_2d_le,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_int_2d_le,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_int_2d_le,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_int_2d_le,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_int_2d_le,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_f32,"_asm#asm-f32",___REF_FAL,4,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_f32,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_f32,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_f32,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_f32,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_f64,"_asm#asm-f64",___REF_FAL,4,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_f64,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_f64,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_f64,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_f64,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_UTF_2d_8_2d_string,"_asm#asm-UTF-8-string",___REF_FAL,16,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_UTF_2d_8_2d_string,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_UTF_2d_8_2d_string,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_UTF_2d_8_2d_string,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_UTF_2d_8_2d_string,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_UTF_2d_8_2d_string,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_UTF_2d_8_2d_string,___IFD(___RETI,1,4,0x3f1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_UTF_2d_8_2d_string,___IFD(___RETN,5,1,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_UTF_2d_8_2d_string,___IFD(___RETI,1,4,0x3f1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_UTF_2d_8_2d_string,___IFD(___RETI,8,1,0x3f1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_UTF_2d_8_2d_string,___IFD(___RETN,5,1,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_UTF_2d_8_2d_string,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_UTF_2d_8_2d_string,___IFD(___RETN,5,1,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_UTF_2d_8_2d_string,___IFD(___RETN,5,1,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_UTF_2d_8_2d_string,___IFD(___RETN,5,1,0x1fL))
,___DEF_LBL_PROC(___H___asm_23_asm_2d_UTF_2d_8_2d_string,0,1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_UTF_2d_8_2d_string,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_make_2d_label,"_asm#asm-make-label",___REF_FAL,2,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_make_2d_label,3,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_make_2d_label,___IFD(___RETI,1,4,0x3f0L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_label_3f_,"_asm#asm-label?",___REF_FAL,7,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_label_3f_,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_label_3f_,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_label_3f_,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_label_3f_,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_label_3f_,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_label_3f_,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_label_3f_,___IFD(___RETI,4,4,0x3f0L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_label,"_asm#asm-label",___REF_FAL,7,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_label,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_label,___IFD(___RETI,8,0,0x3f07L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_label,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_label,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_label,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_label,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_label,___IFD(___RETI,4,4,0x3f0L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_label_2d_id,"_asm#asm-label-id",___REF_FAL,2,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_label_2d_id,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_label_2d_id,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_label_2d_name,"_asm#asm-label-name",___REF_FAL,10,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_label_2d_name,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_label_2d_name,___IFD(___RETI,4,0,0x3f1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_label_2d_name,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_label_2d_name,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_label_2d_name,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_label_2d_name,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_label_2d_name,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_label_2d_name,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_label_2d_name,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_label_2d_name,___IFD(___RETI,4,4,0x3f0L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_label_2d_pos,"_asm#asm-label-pos",___REF_FAL,5,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_label_2d_pos,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_label_2d_pos,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_label_2d_pos,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_label_2d_pos,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_label_2d_pos,___IFD(___RETI,4,4,0x3f0L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_align,"_asm#asm-align",___REF_FAL,32,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_align,4,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETI,3,4,0x3f2L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETI,3,4,0x3f2L))
,___DEF_LBL_PROC(___H___asm_23_asm_2d_align,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETN,5,0,0x5L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETN,5,0,0xbL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_PROC(___H___asm_23_asm_2d_align,2,3)
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETI,8,0,0x3f07L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETI,8,0,0x3f0fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_PROC(___H___asm_23_asm_2d_align,2,2)
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_align,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_origin,"_asm#asm-origin",___REF_FAL,28,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_origin,3,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETI,2,4,0x3f1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETI,2,4,0x3f1L))
,___DEF_LBL_PROC(___H___asm_23_asm_2d_origin,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETN,5,0,0x5L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETN,5,0,0xbL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_PROC(___H___asm_23_asm_2d_origin,1,3)
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETI,8,0,0x3f0fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_PROC(___H___asm_23_asm_2d_origin,1,1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_origin,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_at_2d_assembly,"_asm#asm-at-assembly",___REF_FAL,4,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_at_2d_assembly,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_at_2d_assembly,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_at_2d_assembly,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_at_2d_assembly,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_listing,"_asm#asm-listing",___REF_FAL,4,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_listing,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_listing,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_listing,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_listing,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_separated_2d_list,"_asm#asm-separated-list",___REF_FAL,10,0)

,___DEF_LBL_PROC(___H___asm_23_asm_2d_separated_2d_list,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_separated_2d_list,___IFD(___RETI,8,0,0x3f07L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_separated_2d_list,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_separated_2d_list,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_separated_2d_list,___IFD(___RETI,8,0,0x3f0dL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_separated_2d_list,___IFD(___RETN,5,0,0xdL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_separated_2d_list,___IFD(___RETN,5,0,0x9L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_separated_2d_list,___IFD(___RETI,8,8,0x3f08L))
,___DEF_LBL_PROC(___H___asm_23_asm_2d_separated_2d_list,1,1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_separated_2d_list,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_display_2d_listing,"_asm#asm-display-listing",___REF_FAL,78,0)

,___DEF_LBL_PROC(___H___asm_23_asm_2d_display_2d_listing,3,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETI,8,0,0x3f07L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETI,8,3,0x3f0fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,3,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,3,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,3,0x1bL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETI,2,4,0x3f3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,2,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETI,2,4,0x3fbL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___OFD(___RETI,12,2,0x3f03fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x5fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETI,8,0,0x3f0fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETI,8,0,0x3f07L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0x17L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x5fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETI,8,0,0x3f07L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x5fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,2,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,2,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,2,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,2,0x17L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETI,2,4,0x3f3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x5fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x5fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETI,8,0,0x3f07L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x5fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x5fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x37L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x2fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,2,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,2,0x17L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,2,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,2,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___OFD(___RETI,12,12,0x3f000L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x37L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,9,2,0x2fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETI,2,4,0x3fbL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETN,5,2,0x6L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_display_2d_listing,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_assemble,"_asm#asm-assemble",___REF_FAL,121,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_assemble,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,0,0x103L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,1,0x13L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,1,4,0x3f1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,8,1,0x3f1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,1,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,1,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,1,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,1,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,1,0x17L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,1,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,1,0x1eL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,1,4,0x3f1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,1,0x1eL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,1,0x17L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,1,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,1,4,0x3f9L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,8,2,0x3f0fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,2,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,2,4,0x3f3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,4,0x17L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,2,4,0x3f7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___OFD(___RETI,12,2,0x3f03fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x6fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x37L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,2,4,0x3f3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,4,4,0x3ffL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,4,0xffL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,4,4,0x3ffL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___OFD(___RETI,12,4,0x3f0ffL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,4,0xffL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,4,0xffL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,4,0xffL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,4,0x1ffL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,4,0xbbL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,4,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,2,4,0x3f7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,4,0xb7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,4,0xb3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,4,0xffL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,4,0xffL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x27L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,2,4,0x3f3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,2,0x17L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,2,4,0x3f3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___OFD(___RETI,12,2,0x3f03fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x6fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x37L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,2,4,0x3f3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,2,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x77L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,2,0x2fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,2,4,0x3fbL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,2,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,2,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,2,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,2,0x1dL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,1,4,0x3f9L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x37L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,1,4,0x3f1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,8,1,0x3f1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,1,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,1,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0xffL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x77L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x57L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x57L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x57L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x57L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,1,4,0x3f1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,1,4,0x3f1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x77L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x5fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x5fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x5fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x5fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x5fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,1,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,1,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,1,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,9,1,0x4bL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,1,4,0x3f1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,1,0x17L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,1,0x13L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETN,5,1,0x12L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_assemble_2d_to_2d_file,"_asm#asm-assemble-to-file",___REF_FAL,20,
0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_assemble_2d_to_2d_file,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_file,___IFD(___RETI,8,0,0x3f07L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_file,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_file,___IFD(___RETI,4,4,0x3f0L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_file,___IFD(___RETI,4,4,0x3f0L))
,___DEF_LBL_PROC(___H___asm_23_asm_2d_assemble_2d_to_2d_file,0,1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_file,___IFD(___RETI,4,0,0x3f1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_file,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_file,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_file,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_file,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_file,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_file,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_file,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_file,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_file,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_file,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_file,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_file,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_file,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,"_asm#asm-assemble-to-u8vector",___REF_FAL,
21,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,___IFD(___RETN,5,0,0x5L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,___IFD(___RETN,5,0,0x5L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,___IFD(___RETN,5,0,0xbL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,___IFD(___RETI,8,0,0x3f0fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,___IFD(___RETN,5,0,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,___IFD(___RETN,5,0,0xbL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_assemble_2d_to_2d_u8vector,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_make_2d_stream,"_asm#asm-make-stream",___REF_FAL,4,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_make_2d_stream,0,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_make_2d_stream,___IFD(___RETI,4,0,0x3f1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_make_2d_stream,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_make_2d_stream,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_code_2d_extend,"_asm#asm-code-extend",___REF_FAL,7,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_code_2d_extend,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_code_2d_extend,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_code_2d_extend,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_code_2d_extend,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_code_2d_extend,___IFD(___RETN,5,0,0xdL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_code_2d_extend,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_code_2d_extend,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_signed8_3f_,"_asm#asm-signed8?",___REF_FAL,4,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_signed8_3f_,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed8_3f_,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed8_3f_,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed8_3f_,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_signed16_3f_,"_asm#asm-signed16?",___REF_FAL,4,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_signed16_3f_,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed16_3f_,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed16_3f_,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed16_3f_,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_signed32_3f_,"_asm#asm-signed32?",___REF_FAL,4,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_signed32_3f_,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed32_3f_,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed32_3f_,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed32_3f_,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_signed_2d_lo8,"_asm#asm-signed-lo8",___REF_FAL,5,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_signed_2d_lo8,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed_2d_lo8,___IFD(___RETI,4,0,0x3f1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed_2d_lo8,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed_2d_lo8,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed_2d_lo8,___IFD(___RETI,4,4,0x3f0L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_unsigned_2d_lo8,"_asm#asm-unsigned-lo8",___REF_FAL,2,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_unsigned_2d_lo8,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_unsigned_2d_lo8,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_signed_2d_lo16,"_asm#asm-signed-lo16",___REF_FAL,5,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_signed_2d_lo16,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed_2d_lo16,___IFD(___RETI,4,0,0x3f1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed_2d_lo16,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed_2d_lo16,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed_2d_lo16,___IFD(___RETI,4,4,0x3f0L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_unsigned_2d_lo16,"_asm#asm-unsigned-lo16",___REF_FAL,2,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_unsigned_2d_lo16,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_unsigned_2d_lo16,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_signed_2d_lo32,"_asm#asm-signed-lo32",___REF_FAL,5,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_signed_2d_lo32,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed_2d_lo32,___IFD(___RETI,4,0,0x3f1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed_2d_lo32,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed_2d_lo32,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed_2d_lo32,___IFD(___RETI,4,4,0x3f0L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_unsigned_2d_lo32,"_asm#asm-unsigned-lo32",___REF_FAL,2,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_unsigned_2d_lo32,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_unsigned_2d_lo32,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_signed_2d_lo64,"_asm#asm-signed-lo64",___REF_FAL,5,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_signed_2d_lo64,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed_2d_lo64,___IFD(___RETI,4,0,0x3f1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed_2d_lo64,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed_2d_lo64,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed_2d_lo64,___IFD(___RETI,4,4,0x3f0L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_unsigned_2d_lo64,"_asm#asm-unsigned-lo64",___REF_FAL,2,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_unsigned_2d_lo64,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_unsigned_2d_lo64,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_signed_2d_lo,"_asm#asm-signed-lo",___REF_FAL,6,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_signed_2d_lo,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed_2d_lo,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed_2d_lo,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed_2d_lo,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed_2d_lo,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_signed_2d_lo,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_unsigned_2d_lo,"_asm#asm-unsigned-lo",___REF_FAL,6,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_unsigned_2d_lo,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_unsigned_2d_lo,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_unsigned_2d_lo,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_unsigned_2d_lo,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_unsigned_2d_lo,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_unsigned_2d_lo,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_bits_2d_0_2d_to_2d_7,"_asm#asm-bits-0-to-7",___REF_FAL,2,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_bits_2d_0_2d_to_2d_7,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_bits_2d_0_2d_to_2d_7,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_bits_2d_8_2d_and_2d_up,"_asm#asm-bits-8-and-up",___REF_FAL,7,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_bits_2d_8_2d_and_2d_up,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_bits_2d_8_2d_and_2d_up,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_bits_2d_8_2d_and_2d_up,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_bits_2d_8_2d_and_2d_up,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_bits_2d_8_2d_and_2d_up,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_bits_2d_8_2d_and_2d_up,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_bits_2d_8_2d_and_2d_up,___IFD(___RETI,4,4,0x3f0L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_bits_2d_16_2d_and_2d_up,"_asm#asm-bits-16-and-up",___REF_FAL,7,0)

,___DEF_LBL_PROC(___H___asm_23_asm_2d_bits_2d_16_2d_and_2d_up,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_bits_2d_16_2d_and_2d_up,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_bits_2d_16_2d_and_2d_up,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_bits_2d_16_2d_and_2d_up,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_bits_2d_16_2d_and_2d_up,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_bits_2d_16_2d_and_2d_up,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_bits_2d_16_2d_and_2d_up,___IFD(___RETI,4,4,0x3f0L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_bits_2d_32_2d_and_2d_up,"_asm#asm-bits-32-and-up",___REF_FAL,7,0)

,___DEF_LBL_PROC(___H___asm_23_asm_2d_bits_2d_32_2d_and_2d_up,1,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_bits_2d_32_2d_and_2d_up,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_bits_2d_32_2d_and_2d_up,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_bits_2d_32_2d_and_2d_up,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_bits_2d_32_2d_and_2d_up,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_bits_2d_32_2d_and_2d_up,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_bits_2d_32_2d_and_2d_up,___IFD(___RETI,4,4,0x3f0L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,"_asm#asm-float->inexact-exponential-format",
___REF_FAL,53,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETI,0,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x5L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETI,8,0,0x3f07L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,9,1,0x13fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETI,8,1,0x3f1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,1,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,9,1,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,9,1,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,9,1,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,1,0x1bL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,1,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,9,1,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,9,1,0x2fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,9,1,0x3eL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,9,1,0x3eL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,9,1,0x3eL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,1,0x16L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,1,0x16L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,1,0x6L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETI,1,4,0x3f1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,9,1,0x13fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETI,8,1,0x3f1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,1,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,9,1,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,9,1,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,9,1,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,9,1,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,1,0x1bL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,1,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,9,1,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,9,1,0x2fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,9,1,0x3eL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,9,1,0x3eL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,9,1,0x3eL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,1,0,0x1L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,"_asm#asm-float->exact-exponential-format",
___REF_FAL,23,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETI,8,0,0x3f03L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x3L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_INTRO(___H___asm_23_asm_2d_float_2d__3e_bits,"_asm#asm-float->bits",___REF_FAL,20,0)
,___DEF_LBL_PROC(___H___asm_23_asm_2d_float_2d__3e_bits,2,-1)
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_bits,___IFD(___RETI,8,0,0x3f07L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_bits,___IFD(___RETN,5,0,0x7L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_bits,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_bits,___IFD(___RETN,5,0,0x1fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_bits,___IFD(___RETN,9,0,0x3fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_bits,___IFD(___RETN,9,0,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_bits,___IFD(___RETN,5,0,0xfL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_bits,___IFD(___RETN,5,0,0x17L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_bits,___IFD(___RETN,5,0,0x17L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_bits,___IFD(___RETN,5,0,0x11L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_bits,___IFD(___RETN,5,0,0x11L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_bits,___IFD(___RETI,8,8,0x3f00L))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_bits,___IFD(___RETN,9,0,0x6fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_bits,___IFD(___RETN,9,0,0x5fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_bits,___IFD(___RETN,9,0,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_bits,___IFD(___RETN,9,0,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_bits,___IFD(___RETN,9,0,0x7fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_bits,___IFD(___RETN,9,0,0x5fL))
,___DEF_LBL_RET(___H___asm_23_asm_2d_float_2d__3e_bits,___IFD(___RETN,5,0,0x1fL))
___END_LBL

___BEGIN_OFD
 ___DEF_OFD(___RETI,12,2)
               ___GCMAP1(0x3f03fL)
,___DEF_OFD(___RETI,12,12)
               ___GCMAP1(0x3f000L)
,___DEF_OFD(___RETI,12,2)
               ___GCMAP1(0x3f03fL)
,___DEF_OFD(___RETI,12,4)
               ___GCMAP1(0x3f0ffL)
,___DEF_OFD(___RETI,12,2)
               ___GCMAP1(0x3f03fL)
___END_OFD

___BEGIN_MOD_PRM
___DEF_MOD_PRM(0,___G___asm_23_,1)
___DEF_MOD_PRM(44,___G___asm_23_asm_2d_make_2d_code_2d_block,10)
___DEF_MOD_PRM(34,___G___asm_23_asm_2d_init_2d_code_2d_block,15)
___DEF_MOD_PRM(22,___G___asm_23_asm_2d_copy_2d_code_2d_block,22)
___DEF_MOD_PRM(10,___G___asm_23_asm_2d_8,32)
___DEF_MOD_PRM(1,___G___asm_23_asm_2d_16,37)
___DEF_MOD_PRM(2,___G___asm_23_asm_2d_16_2d_be,43)
___DEF_MOD_PRM(3,___G___asm_23_asm_2d_16_2d_le,50)
___DEF_MOD_PRM(4,___G___asm_23_asm_2d_32,57)
___DEF_MOD_PRM(5,___G___asm_23_asm_2d_32_2d_be,63)
___DEF_MOD_PRM(6,___G___asm_23_asm_2d_32_2d_le,69)
___DEF_MOD_PRM(7,___G___asm_23_asm_2d_64,75)
___DEF_MOD_PRM(8,___G___asm_23_asm_2d_64_2d_be,81)
___DEF_MOD_PRM(9,___G___asm_23_asm_2d_64_2d_le,87)
___DEF_MOD_PRM(35,___G___asm_23_asm_2d_int,93)
___DEF_MOD_PRM(36,___G___asm_23_asm_2d_int_2d_be,99)
___DEF_MOD_PRM(37,___G___asm_23_asm_2d_int_2d_le,110)
___DEF_MOD_PRM(24,___G___asm_23_asm_2d_f32,121)
___DEF_MOD_PRM(25,___G___asm_23_asm_2d_f64,126)
___DEF_MOD_PRM(11,___G___asm_23_asm_2d_UTF_2d_8_2d_string,131)
___DEF_MOD_PRM(45,___G___asm_23_asm_2d_make_2d_label,148)
___DEF_MOD_PRM(42,___G___asm_23_asm_2d_label_3f_,151)
___DEF_MOD_PRM(38,___G___asm_23_asm_2d_label,159)
___DEF_MOD_PRM(39,___G___asm_23_asm_2d_label_2d_id,167)
___DEF_MOD_PRM(40,___G___asm_23_asm_2d_label_2d_name,170)
___DEF_MOD_PRM(41,___G___asm_23_asm_2d_label_2d_pos,181)
___DEF_MOD_PRM(12,___G___asm_23_asm_2d_align,187)
___DEF_MOD_PRM(47,___G___asm_23_asm_2d_origin,220)
___DEF_MOD_PRM(16,___G___asm_23_asm_2d_at_2d_assembly,249)
___DEF_MOD_PRM(43,___G___asm_23_asm_2d_listing,254)
___DEF_MOD_PRM(48,___G___asm_23_asm_2d_separated_2d_list,259)
___DEF_MOD_PRM(23,___G___asm_23_asm_2d_display_2d_listing,270)
___DEF_MOD_PRM(13,___G___asm_23_asm_2d_assemble,349)
___DEF_MOD_PRM(14,___G___asm_23_asm_2d_assemble_2d_to_2d_file,471)
___DEF_MOD_PRM(15,___G___asm_23_asm_2d_assemble_2d_to_2d_u8vector,492)
___DEF_MOD_PRM(46,___G___asm_23_asm_2d_make_2d_stream,514)
___DEF_MOD_PRM(21,___G___asm_23_asm_2d_code_2d_extend,519)
___DEF_MOD_PRM(56,___G___asm_23_asm_2d_signed8_3f_,527)
___DEF_MOD_PRM(54,___G___asm_23_asm_2d_signed16_3f_,532)
___DEF_MOD_PRM(55,___G___asm_23_asm_2d_signed32_3f_,537)
___DEF_MOD_PRM(53,___G___asm_23_asm_2d_signed_2d_lo8,542)
___DEF_MOD_PRM(61,___G___asm_23_asm_2d_unsigned_2d_lo8,548)
___DEF_MOD_PRM(50,___G___asm_23_asm_2d_signed_2d_lo16,551)
___DEF_MOD_PRM(58,___G___asm_23_asm_2d_unsigned_2d_lo16,557)
___DEF_MOD_PRM(51,___G___asm_23_asm_2d_signed_2d_lo32,560)
___DEF_MOD_PRM(59,___G___asm_23_asm_2d_unsigned_2d_lo32,566)
___DEF_MOD_PRM(52,___G___asm_23_asm_2d_signed_2d_lo64,569)
___DEF_MOD_PRM(60,___G___asm_23_asm_2d_unsigned_2d_lo64,575)
___DEF_MOD_PRM(49,___G___asm_23_asm_2d_signed_2d_lo,578)
___DEF_MOD_PRM(57,___G___asm_23_asm_2d_unsigned_2d_lo,585)
___DEF_MOD_PRM(17,___G___asm_23_asm_2d_bits_2d_0_2d_to_2d_7,592)
___DEF_MOD_PRM(20,___G___asm_23_asm_2d_bits_2d_8_2d_and_2d_up,595)
___DEF_MOD_PRM(18,___G___asm_23_asm_2d_bits_2d_16_2d_and_2d_up,603)
___DEF_MOD_PRM(19,___G___asm_23_asm_2d_bits_2d_32_2d_and_2d_up,611)
___DEF_MOD_PRM(28,___G___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,619)
___DEF_MOD_PRM(27,___G___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,673)
___DEF_MOD_PRM(26,___G___asm_23_asm_2d_float_2d__3e_bits,697)
___END_MOD_PRM

___BEGIN_MOD_C_INIT
___END_MOD_C_INIT

___BEGIN_MOD_GLO
___DEF_MOD_GLO(0,___G___asm_23_,1)
___DEF_MOD_GLO(44,___G___asm_23_asm_2d_make_2d_code_2d_block,10)
___DEF_MOD_GLO(34,___G___asm_23_asm_2d_init_2d_code_2d_block,15)
___DEF_MOD_GLO(22,___G___asm_23_asm_2d_copy_2d_code_2d_block,22)
___DEF_MOD_GLO(10,___G___asm_23_asm_2d_8,32)
___DEF_MOD_GLO(1,___G___asm_23_asm_2d_16,37)
___DEF_MOD_GLO(2,___G___asm_23_asm_2d_16_2d_be,43)
___DEF_MOD_GLO(3,___G___asm_23_asm_2d_16_2d_le,50)
___DEF_MOD_GLO(4,___G___asm_23_asm_2d_32,57)
___DEF_MOD_GLO(5,___G___asm_23_asm_2d_32_2d_be,63)
___DEF_MOD_GLO(6,___G___asm_23_asm_2d_32_2d_le,69)
___DEF_MOD_GLO(7,___G___asm_23_asm_2d_64,75)
___DEF_MOD_GLO(8,___G___asm_23_asm_2d_64_2d_be,81)
___DEF_MOD_GLO(9,___G___asm_23_asm_2d_64_2d_le,87)
___DEF_MOD_GLO(35,___G___asm_23_asm_2d_int,93)
___DEF_MOD_GLO(36,___G___asm_23_asm_2d_int_2d_be,99)
___DEF_MOD_GLO(37,___G___asm_23_asm_2d_int_2d_le,110)
___DEF_MOD_GLO(24,___G___asm_23_asm_2d_f32,121)
___DEF_MOD_GLO(25,___G___asm_23_asm_2d_f64,126)
___DEF_MOD_GLO(11,___G___asm_23_asm_2d_UTF_2d_8_2d_string,131)
___DEF_MOD_GLO(45,___G___asm_23_asm_2d_make_2d_label,148)
___DEF_MOD_GLO(42,___G___asm_23_asm_2d_label_3f_,151)
___DEF_MOD_GLO(38,___G___asm_23_asm_2d_label,159)
___DEF_MOD_GLO(39,___G___asm_23_asm_2d_label_2d_id,167)
___DEF_MOD_GLO(40,___G___asm_23_asm_2d_label_2d_name,170)
___DEF_MOD_GLO(41,___G___asm_23_asm_2d_label_2d_pos,181)
___DEF_MOD_GLO(12,___G___asm_23_asm_2d_align,187)
___DEF_MOD_GLO(47,___G___asm_23_asm_2d_origin,220)
___DEF_MOD_GLO(16,___G___asm_23_asm_2d_at_2d_assembly,249)
___DEF_MOD_GLO(43,___G___asm_23_asm_2d_listing,254)
___DEF_MOD_GLO(48,___G___asm_23_asm_2d_separated_2d_list,259)
___DEF_MOD_GLO(23,___G___asm_23_asm_2d_display_2d_listing,270)
___DEF_MOD_GLO(13,___G___asm_23_asm_2d_assemble,349)
___DEF_MOD_GLO(14,___G___asm_23_asm_2d_assemble_2d_to_2d_file,471)
___DEF_MOD_GLO(15,___G___asm_23_asm_2d_assemble_2d_to_2d_u8vector,492)
___DEF_MOD_GLO(46,___G___asm_23_asm_2d_make_2d_stream,514)
___DEF_MOD_GLO(21,___G___asm_23_asm_2d_code_2d_extend,519)
___DEF_MOD_GLO(56,___G___asm_23_asm_2d_signed8_3f_,527)
___DEF_MOD_GLO(54,___G___asm_23_asm_2d_signed16_3f_,532)
___DEF_MOD_GLO(55,___G___asm_23_asm_2d_signed32_3f_,537)
___DEF_MOD_GLO(53,___G___asm_23_asm_2d_signed_2d_lo8,542)
___DEF_MOD_GLO(61,___G___asm_23_asm_2d_unsigned_2d_lo8,548)
___DEF_MOD_GLO(50,___G___asm_23_asm_2d_signed_2d_lo16,551)
___DEF_MOD_GLO(58,___G___asm_23_asm_2d_unsigned_2d_lo16,557)
___DEF_MOD_GLO(51,___G___asm_23_asm_2d_signed_2d_lo32,560)
___DEF_MOD_GLO(59,___G___asm_23_asm_2d_unsigned_2d_lo32,566)
___DEF_MOD_GLO(52,___G___asm_23_asm_2d_signed_2d_lo64,569)
___DEF_MOD_GLO(60,___G___asm_23_asm_2d_unsigned_2d_lo64,575)
___DEF_MOD_GLO(49,___G___asm_23_asm_2d_signed_2d_lo,578)
___DEF_MOD_GLO(57,___G___asm_23_asm_2d_unsigned_2d_lo,585)
___DEF_MOD_GLO(17,___G___asm_23_asm_2d_bits_2d_0_2d_to_2d_7,592)
___DEF_MOD_GLO(20,___G___asm_23_asm_2d_bits_2d_8_2d_and_2d_up,595)
___DEF_MOD_GLO(18,___G___asm_23_asm_2d_bits_2d_16_2d_and_2d_up,603)
___DEF_MOD_GLO(19,___G___asm_23_asm_2d_bits_2d_32_2d_and_2d_up,611)
___DEF_MOD_GLO(28,___G___asm_23_asm_2d_float_2d__3e_inexact_2d_exponential_2d_format,619)
___DEF_MOD_GLO(27,___G___asm_23_asm_2d_float_2d__3e_exact_2d_exponential_2d_format,673)
___DEF_MOD_GLO(26,___G___asm_23_asm_2d_float_2d__3e_bits,697)
___END_MOD_GLO

___BEGIN_MOD_SYM_KEY
___DEF_MOD_SYM(0,___S_UTF_2d_8,"UTF-8")
___DEF_MOD_SYM(1,___S___asm,"_asm")
___DEF_MOD_SYM(2,___S_be,"be")
___DEF_MOD_SYM(3,___S_code_2d_block,"code-block")
___DEF_MOD_SYM(4,___S_deferred,"deferred")
___DEF_MOD_SYM(5,___S_label,"label")
___DEF_MOD_SYM(6,___S_listing,"listing")
___DEF_MOD_KEY(0,___K_char_2d_encoding,"char-encoding")
___END_MOD_SYM_KEY

#endif
