#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\piyus\Desktop\DESKTO~1\EXTRAS~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\piyus\Desktop\DESKTO~1\EXTRAS~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\piyus\Desktop\DESKTO~1\EXTRAS~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\piyus\Desktop\DESKTO~1\EXTRAS~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\piyus\Desktop\DESKTO~1\EXTRAS~1\iverilog\lib\ivl\va_math.vpi";
S_0000025e847a9d60 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v0000025e847b3270_0 .var "clk", 0 0;
v0000025e847b3590_0 .var "pixel_in", 7 0;
v0000025e847b29b0_0 .net "result", 7 0, L_0000025e847bd230;  1 drivers
v0000025e847b2a50_0 .var "rst", 0 0;
S_0000025e847a8630 .scope module, "DUT" "cnn_top" 2 8, 3 1 0, S_0000025e847a9d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "pixel_in";
    .port_info 3 /OUTPUT 8 "result";
L_0000025e847bd230 .functor BUFZ 8, v0000025e847b3310_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000025e847b2af0_0 .net "clk", 0 0, v0000025e847b3270_0;  1 drivers
v0000025e847b2b90_0 .net "conv_out", 7 0, v0000025e847bfe50_0;  1 drivers
v0000025e847b2f50_0 .net "fc_out", 7 0, v0000025e847b3310_0;  1 drivers
v0000025e847b2c30_0 .net "pixel_in", 7 0, v0000025e847b3590_0;  1 drivers
v0000025e847b31d0_0 .net "pool_out", 7 0, v0000025e847b2eb0_0;  1 drivers
v0000025e847b2910_0 .net "relu_out", 7 0, L_0000025e8480ffa0;  1 drivers
v0000025e847b34f0_0 .net "result", 7 0, L_0000025e847bd230;  alias, 1 drivers
v0000025e847b3770_0 .net "rst", 0 0, v0000025e847b2a50_0;  1 drivers
S_0000025e847bfc20 .scope module, "u1" "conv_layer" 3 8, 4 1 0, S_0000025e847a8630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "pixel_in";
    .port_info 3 /OUTPUT 8 "pixel_out";
v0000025e847a87c0_0 .net "clk", 0 0, v0000025e847b3270_0;  alias, 1 drivers
v0000025e84697140_0 .var "kernel", 7 0;
v0000025e847bfdb0_0 .net "pixel_in", 7 0, v0000025e847b3590_0;  alias, 1 drivers
v0000025e847bfe50_0 .var "pixel_out", 7 0;
v0000025e847bfef0_0 .net "rst", 0 0, v0000025e847b2a50_0;  alias, 1 drivers
E_0000025e847a92e0 .event posedge, v0000025e847bfef0_0, v0000025e847a87c0_0;
S_0000025e847ba2b0 .scope module, "u2" "relu_layer" 3 9, 5 1 0, S_0000025e847a8630;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /OUTPUT 8 "data_out";
v0000025e847bff90_0 .net *"_ivl_1", 0 0, L_0000025e84810a40;  1 drivers
L_0000025e84811918 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000025e847ba440_0 .net/2u *"_ivl_10", 7 0, L_0000025e84811918;  1 drivers
v0000025e847ba4e0_0 .net *"_ivl_2", 31 0, L_0000025e84810180;  1 drivers
L_0000025e84811888 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e847ba580_0 .net *"_ivl_5", 30 0, L_0000025e84811888;  1 drivers
L_0000025e848118d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025e847ba620_0 .net/2u *"_ivl_6", 31 0, L_0000025e848118d0;  1 drivers
v0000025e847b3630_0 .net *"_ivl_8", 0 0, L_0000025e8480fd20;  1 drivers
v0000025e847b2e10_0 .net/s "data_in", 7 0, v0000025e847bfe50_0;  alias, 1 drivers
v0000025e847b36d0_0 .net "data_out", 7 0, L_0000025e8480ffa0;  alias, 1 drivers
L_0000025e84810a40 .part v0000025e847bfe50_0, 7, 1;
L_0000025e84810180 .concat [ 1 31 0 0], L_0000025e84810a40, L_0000025e84811888;
L_0000025e8480fd20 .cmp/eq 32, L_0000025e84810180, L_0000025e848118d0;
L_0000025e8480ffa0 .functor MUXZ 8, v0000025e847bfe50_0, L_0000025e84811918, L_0000025e8480fd20, C4<>;
S_0000025e847bc660 .scope module, "u3" "pool_layer" 3 10, 6 1 0, S_0000025e847a8630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0000025e847b2870_0 .net "clk", 0 0, v0000025e847b3270_0;  alias, 1 drivers
v0000025e847b33b0_0 .net "data_in", 7 0, L_0000025e8480ffa0;  alias, 1 drivers
v0000025e847b2eb0_0 .var "data_out", 7 0;
v0000025e847b2d70_0 .net "rst", 0 0, v0000025e847b2a50_0;  alias, 1 drivers
v0000025e847b2ff0_0 .var "toggle", 0 0;
S_0000025e847bc7f0 .scope module, "u4" "fc_layer" 3 11, 7 1 0, S_0000025e847a8630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0000025e847b3090_0 .net "clk", 0 0, v0000025e847b3270_0;  alias, 1 drivers
v0000025e847b2cd0_0 .net "data_in", 7 0, v0000025e847b2eb0_0;  alias, 1 drivers
v0000025e847b3310_0 .var "data_out", 7 0;
v0000025e847b3450_0 .net "rst", 0 0, v0000025e847b2a50_0;  alias, 1 drivers
v0000025e847b3130_0 .var "weight", 7 0;
    .scope S_0000025e847bfc20;
T_0 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000025e84697140_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0000025e847bfc20;
T_1 ;
    %wait E_0000025e847a92e0;
    %load/vec4 v0000025e847bfef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025e847bfe50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000025e847bfdb0_0;
    %load/vec4 v0000025e84697140_0;
    %mul;
    %assign/vec4 v0000025e847bfe50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025e847bc660;
T_2 ;
    %wait E_0000025e847a92e0;
    %load/vec4 v0000025e847b2d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025e847b2eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025e847b2ff0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000025e847b2ff0_0;
    %inv;
    %assign/vec4 v0000025e847b2ff0_0, 0;
    %load/vec4 v0000025e847b2ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000025e847b33b0_0;
    %assign/vec4 v0000025e847b2eb0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000025e847bc7f0;
T_3 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000025e847b3130_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0000025e847bc7f0;
T_4 ;
    %wait E_0000025e847a92e0;
    %load/vec4 v0000025e847b3450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025e847b3310_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000025e847b2cd0_0;
    %load/vec4 v0000025e847b3130_0;
    %mul;
    %assign/vec4 v0000025e847b3310_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025e847a9d60;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0000025e847b3270_0;
    %inv;
    %store/vec4 v0000025e847b3270_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000025e847a9d60;
T_6 ;
    %vpi_call 2 13 "$dumpfile", "cnn.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025e847a9d60 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025e847b3270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025e847b2a50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025e847b3590_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025e847b2a50_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000025e847b3590_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000025e847b3590_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000025e847b3590_0, 0, 8;
    %delay 10000, 0;
    %delay 50000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "testbench.v";
    "cnn_top.v";
    "conv_layer.v";
    "relu_layer.v";
    "pool_layer.v";
    "fc_layer.v";
