// Seed: 2019346827
module module_0 ();
  id_1(
      .id_0(id_2), .id_1(1'b0)
  );
  assign module_2.type_40 = 0;
endmodule
module module_1;
  module_0 modCall_1 ();
  wire id_1;
  assign id_1 = id_1;
endmodule
module module_2 (
    input wor id_0,
    input supply1 id_1,
    input tri id_2,
    output uwire id_3,
    input tri0 id_4,
    output wand id_5,
    input tri0 id_6,
    output wand id_7,
    input supply1 id_8,
    input tri id_9,
    input supply0 id_10,
    input wor id_11,
    input wire id_12,
    input supply0 id_13,
    input wor id_14,
    output tri0 id_15,
    input tri1 id_16,
    input tri0 id_17,
    input wire id_18,
    output wor id_19,
    input tri0 id_20,
    output supply1 id_21,
    output tri1 id_22,
    input uwire id_23,
    output tri id_24,
    output tri0 id_25,
    input tri id_26
);
  wire id_28;
  assign id_5 = id_6;
  assign id_3 = 1;
  module_0 modCall_1 ();
endmodule
