==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 317.022 MB.
INFO: [HLS 200-10] Analyzing design file 'raytriangleintersect.cpp' ... 
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': raytriangleintersect.cpp:43:43
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: raytriangleintersect.cpp:44:9
WARNING: [HLS 207-5301] unused parameter 'print': /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': raytriangleintersect.cpp:43:43
INFO: [HLS 200-10] Analyzing design file 'common.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 66.77 seconds. CPU system time: 7.12 seconds. Elapsed time: 74.39 seconds; current allocated memory: 320.190 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'CUSTOM_DOT_PRODUCT' (common.cpp:33:5) in function 'customDotProduct' completely with a factor of 3 (common.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'CUSTOM_CROSS_PRODUCT' (common.cpp:15:5) in function 'customCrossProduct' completely with a factor of 3 (common.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'CUSTOM_SUB' (common.cpp:48:5) in function 'customSubtract' completely with a factor of 3 (common.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'copyDRAMtoBRAM(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3])' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], int&)' (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'customSubtract(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], int&)' (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'customCrossProduct(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], int&)' (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'customDotProduct(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], int&)' (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'customDivide(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], int&)' (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-241] Aggregating maxi variable 'P3_DRAM' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'P2_DRAM' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'P1_DRAM' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'dir_DRAM' with non-compact mode in 32-bits (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 in loop 'VITIS_LOOP_15_1'(raytriangleintersect.cpp:15:22) has been inferred on port 'dir'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:15:22)
INFO: [HLS 214-115] Multiple burst reads of length 18960 and bit width 32 in loop 'VITIS_LOOP_20_2'(raytriangleintersect.cpp:20:22) has been inferred on port 'P1_DRAM'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:20:22)
INFO: [HLS 214-115] Multiple burst reads of length 18960 and bit width 32 in loop 'VITIS_LOOP_20_2'(raytriangleintersect.cpp:20:22) has been inferred on port 'P2_DRAM'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:20:22)
INFO: [HLS 214-115] Multiple burst reads of length 18960 and bit width 32 in loop 'VITIS_LOOP_20_2'(raytriangleintersect.cpp:20:22) has been inferred on port 'P3_DRAM'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:20:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.74 seconds. CPU system time: 1.24 seconds. Elapsed time: 10.2 seconds; current allocated memory: 322.199 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 322.200 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.24 seconds; current allocated memory: 347.969 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.46 seconds; current allocated memory: 387.171 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (raytriangleintersect.cpp:15) in function 'rayTriangleIntersect' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (raytriangleintersect.cpp:22) in function 'rayTriangleIntersect' automatically.
INFO: [XFORM 203-101] Partitioning array 'dir.V' (raytriangleintersect.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P1.V' (raytriangleintersect.cpp:49) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'P2.V' (raytriangleintersect.cpp:50) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'P3.V' (raytriangleintersect.cpp:51) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (raytriangleintersect.cpp:95:28) in function 'rayTriangleIntersect'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.57 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.69 seconds; current allocated memory: 451.086 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (raytriangleintersect.cpp:20:32) in function 'rayTriangleIntersect'.
INFO: [HLS 200-472] Inferring partial write operation for 'P1.V[0]' (raytriangleintersect.cpp:24:16)
INFO: [HLS 200-472] Inferring partial write operation for 'P2.V[0]' (raytriangleintersect.cpp:25:16)
INFO: [HLS 200-472] Inferring partial write operation for 'P3.V[0]' (raytriangleintersect.cpp:26:16)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 493.109 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rayTriangleIntersect' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.21 seconds; current allocated memory: 493.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 493.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_2_VITIS_LOOP_22_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 493.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 494.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NUM_TRIS_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, loop 'NUM_TRIS_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 494.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 495.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rayTriangleIntersect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 495.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 496.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 496.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3' pipeline 'VITIS_LOOP_20_2_VITIS_LOOP_22_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 498.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP' pipeline 'NUM_TRIS_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_48_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_34ns_32s_32_38_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 502.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rayTriangleIntersect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/dir' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/P1_DRAM' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/P2_DRAM' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/P3_DRAM' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/dir_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/P1_DRAM_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/P2_DRAM_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/P3_DRAM_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/intersectIndex' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rayTriangleIntersect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dir_DRAM', 'P1_DRAM_offset', 'P2_DRAM_offset', 'P3_DRAM_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rayTriangleIntersect'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 508.685 MB.
INFO: [RTMG 210-278] Implementing memory 'rayTriangleIntersect_P1_V_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.51 seconds; current allocated memory: 513.965 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/nethome/sbn6/fpga/Lab3B/rayTriangleIntersect.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /nethome/sbn6/fpga/Lab3B/rayTriangleIntersect.zip -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 317.274 MB.
INFO: [HLS 200-10] Analyzing design file 'raytriangleintersect.cpp' ... 
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': raytriangleintersect.cpp:43:43
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: raytriangleintersect.cpp:44:9
WARNING: [HLS 207-5301] unused parameter 'print': /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': raytriangleintersect.cpp:43:43
INFO: [HLS 200-10] Analyzing design file 'common.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 65.68 seconds. CPU system time: 6.98 seconds. Elapsed time: 97.97 seconds; current allocated memory: 320.423 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'CUSTOM_DOT_PRODUCT' (common.cpp:33:5) in function 'customDotProduct' completely with a factor of 3 (common.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'CUSTOM_CROSS_PRODUCT' (common.cpp:15:5) in function 'customCrossProduct' completely with a factor of 3 (common.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'CUSTOM_SUB' (common.cpp:48:5) in function 'customSubtract' completely with a factor of 3 (common.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'copyDRAMtoBRAM(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3])' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_int<32>&)' (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'customSubtract(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_int<32>&)' (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'customCrossProduct(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_int<32>&)' (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'customDotProduct(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_int<32>&)' (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'customDivide(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_int<32>&)' (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-241] Aggregating scalar variable 'intersectIndex' with field bit alignment mode in 32-bits (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-241] Aggregating maxi variable 'P3_DRAM' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'P2_DRAM' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'P1_DRAM' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'dir_DRAM' with non-compact mode in 32-bits (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 in loop 'VITIS_LOOP_15_1'(raytriangleintersect.cpp:15:22) has been inferred on port 'dir'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:15:22)
INFO: [HLS 214-115] Multiple burst reads of length 18960 and bit width 32 in loop 'VITIS_LOOP_20_2'(raytriangleintersect.cpp:20:22) has been inferred on port 'P1_DRAM'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:20:22)
INFO: [HLS 214-115] Multiple burst reads of length 18960 and bit width 32 in loop 'VITIS_LOOP_20_2'(raytriangleintersect.cpp:20:22) has been inferred on port 'P2_DRAM'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:20:22)
INFO: [HLS 214-115] Multiple burst reads of length 18960 and bit width 32 in loop 'VITIS_LOOP_20_2'(raytriangleintersect.cpp:20:22) has been inferred on port 'P3_DRAM'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:20:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_int<32>&)' (raytriangleintersect.cpp:140:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.96 seconds. CPU system time: 1.24 seconds. Elapsed time: 10.46 seconds; current allocated memory: 322.467 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 322.467 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.26 seconds; current allocated memory: 348.241 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.5 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.61 seconds; current allocated memory: 387.453 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (raytriangleintersect.cpp:15) in function 'rayTriangleIntersect' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (raytriangleintersect.cpp:22) in function 'rayTriangleIntersect' automatically.
INFO: [XFORM 203-101] Partitioning array 'dir.V' (raytriangleintersect.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P1.V' (raytriangleintersect.cpp:49) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'P2.V' (raytriangleintersect.cpp:50) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'P3.V' (raytriangleintersect.cpp:51) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (raytriangleintersect.cpp:95:28) in function 'rayTriangleIntersect'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.67 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.8 seconds; current allocated memory: 451.376 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (raytriangleintersect.cpp:20:32) in function 'rayTriangleIntersect'.
INFO: [HLS 200-472] Inferring partial write operation for 'P1.V[0]' (raytriangleintersect.cpp:24:16)
INFO: [HLS 200-472] Inferring partial write operation for 'P2.V[0]' (raytriangleintersect.cpp:25:16)
INFO: [HLS 200-472] Inferring partial write operation for 'P3.V[0]' (raytriangleintersect.cpp:26:16)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.43 seconds; current allocated memory: 493.402 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rayTriangleIntersect' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.21 seconds; current allocated memory: 493.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 493.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_2_VITIS_LOOP_22_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 494.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 494.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NUM_TRIS_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, loop 'NUM_TRIS_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 495.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 496.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rayTriangleIntersect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 496.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 496.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 497.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3' pipeline 'VITIS_LOOP_20_2_VITIS_LOOP_22_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 498.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP' pipeline 'NUM_TRIS_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_48_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_34ns_32s_32_38_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 502.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rayTriangleIntersect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/dir' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/P1_DRAM' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/P2_DRAM' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/P3_DRAM' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/dir_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/P1_DRAM_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/P2_DRAM_offset' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/nethome/sbn6/fpga/Lab3B/rayTriangleIntersect.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /nethome/sbn6/fpga/Lab3B/rayTriangleIntersect.zip -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 317.274 MB.
INFO: [HLS 200-10] Analyzing design file 'raytriangleintersect.cpp' ... 
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': raytriangleintersect.cpp:39:43
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: raytriangleintersect.cpp:45:9
WARNING: [HLS 207-5301] unused parameter 'print': /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': raytriangleintersect.cpp:39:43
INFO: [HLS 200-10] Analyzing design file 'common.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 66.4 seconds. CPU system time: 7.06 seconds. Elapsed time: 73.91 seconds; current allocated memory: 320.423 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'CUSTOM_DOT_PRODUCT' (common.cpp:33:5) in function 'customDotProduct' completely with a factor of 3 (common.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'CUSTOM_CROSS_PRODUCT' (common.cpp:15:5) in function 'customCrossProduct' completely with a factor of 3 (common.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'CUSTOM_SUB' (common.cpp:48:5) in function 'customSubtract' completely with a factor of 3 (common.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'copyDRAMtoBRAM(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3])' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'customSubtract(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'customCrossProduct(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'customDotProduct(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'customDivide(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-241] Aggregating scalar variable 'intersectIndex' with field bit alignment mode in 32-bits (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-241] Aggregating maxi variable 'P3_DRAM' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'P2_DRAM' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'P1_DRAM' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'dir_DRAM' with non-compact mode in 32-bits (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 in loop 'VITIS_LOOP_15_1'(raytriangleintersect.cpp:15:22) has been inferred on port 'dir'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:15:22)
INFO: [HLS 214-115] Multiple burst reads of length 18960 and bit width 32 in loop 'VITIS_LOOP_20_2'(raytriangleintersect.cpp:20:22) has been inferred on port 'P1_DRAM'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:20:22)
INFO: [HLS 214-115] Multiple burst reads of length 18960 and bit width 32 in loop 'VITIS_LOOP_20_2'(raytriangleintersect.cpp:20:22) has been inferred on port 'P2_DRAM'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:20:22)
INFO: [HLS 214-115] Multiple burst reads of length 18960 and bit width 32 in loop 'VITIS_LOOP_20_2'(raytriangleintersect.cpp:20:22) has been inferred on port 'P3_DRAM'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:20:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (raytriangleintersect.cpp:141:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.69 seconds. CPU system time: 1.13 seconds. Elapsed time: 10.07 seconds; current allocated memory: 322.532 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 322.532 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.26 seconds; current allocated memory: 348.311 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.5 seconds; current allocated memory: 387.521 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (raytriangleintersect.cpp:15) in function 'rayTriangleIntersect' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (raytriangleintersect.cpp:22) in function 'rayTriangleIntersect' automatically.
INFO: [XFORM 203-101] Partitioning array 'dir.V' (raytriangleintersect.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P1.V' (raytriangleintersect.cpp:50) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'P2.V' (raytriangleintersect.cpp:51) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'P3.V' (raytriangleintersect.cpp:52) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (raytriangleintersect.cpp:96:28) in function 'rayTriangleIntersect'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.65 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.82 seconds; current allocated memory: 451.447 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (raytriangleintersect.cpp:20:32) in function 'rayTriangleIntersect'.
INFO: [HLS 200-472] Inferring partial write operation for 'P1.V[0]' (raytriangleintersect.cpp:24:16)
INFO: [HLS 200-472] Inferring partial write operation for 'P2.V[0]' (raytriangleintersect.cpp:25:16)
INFO: [HLS 200-472] Inferring partial write operation for 'P3.V[0]' (raytriangleintersect.cpp:26:16)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.43 seconds; current allocated memory: 493.530 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rayTriangleIntersect' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.28 seconds; current allocated memory: 493.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 493.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_2_VITIS_LOOP_22_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 494.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 494.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NUM_TRIS_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, loop 'NUM_TRIS_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 495.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 496.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rayTriangleIntersect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 496.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 496.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 497.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3' pipeline 'VITIS_LOOP_20_2_VITIS_LOOP_22_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.31 seconds; current allocated memory: 498.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP' pipeline 'NUM_TRIS_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_48_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_34ns_32s_32_38_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 502.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rayTriangleIntersect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/dir' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/P1_DRAM' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/P2_DRAM' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/P3_DRAM' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/dir_DRAM' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/nethome/sbn6/fpga/Lab3B/rayTriangleIntersect.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /nethome/sbn6/fpga/Lab3B/rayTriangleIntersect.zip -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 317.283 MB.
INFO: [HLS 200-10] Analyzing design file 'raytriangleintersect.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: raytriangleintersect.cpp:45:9
WARNING: [HLS 207-5301] unused parameter 'print': /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-10] Analyzing design file 'common.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 67.44 seconds. CPU system time: 7.42 seconds. Elapsed time: 75.01 seconds; current allocated memory: 320.418 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'CUSTOM_DOT_PRODUCT' (common.cpp:33:5) in function 'customDotProduct' completely with a factor of 3 (common.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'CUSTOM_CROSS_PRODUCT' (common.cpp:15:5) in function 'customCrossProduct' completely with a factor of 3 (common.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'CUSTOM_SUB' (common.cpp:48:5) in function 'customSubtract' completely with a factor of 3 (common.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'copyDRAMtoBRAM(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3])' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'customSubtract(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'customCrossProduct(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'customDotProduct(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'customDivide(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-241] Aggregating maxi variable 'intersectIndex' with non-compact mode in 32-bits (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-241] Aggregating maxi variable 'P3_DRAM' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'P2_DRAM' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'P1_DRAM' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'dir_DRAM' with non-compact mode in 32-bits (raytriangleintersect.cpp:38:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 in loop 'VITIS_LOOP_15_1'(raytriangleintersect.cpp:15:22) has been inferred on port 'dir'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:15:22)
INFO: [HLS 214-115] Multiple burst reads of length 18960 and bit width 32 in loop 'VITIS_LOOP_20_2'(raytriangleintersect.cpp:20:22) has been inferred on port 'P1_DRAM'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:20:22)
INFO: [HLS 214-115] Multiple burst reads of length 18960 and bit width 32 in loop 'VITIS_LOOP_20_2'(raytriangleintersect.cpp:20:22) has been inferred on port 'P2_DRAM'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:20:22)
INFO: [HLS 214-115] Multiple burst reads of length 18960 and bit width 32 in loop 'VITIS_LOOP_20_2'(raytriangleintersect.cpp:20:22) has been inferred on port 'P3_DRAM'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:20:22)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 32 has been inferred on port 'intersectIndex'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:143:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (raytriangleintersect.cpp:140:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'rayTriangleIntersect(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (raytriangleintersect.cpp:141:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.66 seconds. CPU system time: 1.14 seconds. Elapsed time: 10.04 seconds; current allocated memory: 322.600 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 322.601 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.26 seconds; current allocated memory: 348.388 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 387.605 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (raytriangleintersect.cpp:15) in function 'rayTriangleIntersect' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (raytriangleintersect.cpp:22) in function 'rayTriangleIntersect' automatically.
INFO: [XFORM 203-101] Partitioning array 'dir.V' (raytriangleintersect.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P1.V' (raytriangleintersect.cpp:50) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'P2.V' (raytriangleintersect.cpp:51) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'P3.V' (raytriangleintersect.cpp:52) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (raytriangleintersect.cpp:95:28) in function 'rayTriangleIntersect'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.66 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.75 seconds; current allocated memory: 451.548 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (raytriangleintersect.cpp:20:32) in function 'rayTriangleIntersect'.
INFO: [HLS 200-472] Inferring partial write operation for 'P1.V[0]' (raytriangleintersect.cpp:24:16)
INFO: [HLS 200-472] Inferring partial write operation for 'P2.V[0]' (raytriangleintersect.cpp:25:16)
INFO: [HLS 200-472] Inferring partial write operation for 'P3.V[0]' (raytriangleintersect.cpp:26:16)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.38 seconds; current allocated memory: 493.683 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rayTriangleIntersect' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.22 seconds; current allocated memory: 493.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 494.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_2_VITIS_LOOP_22_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 494.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 494.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NUM_TRIS_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, loop 'NUM_TRIS_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 495.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 496.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rayTriangleIntersect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 496.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 497.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 497.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3' pipeline 'VITIS_LOOP_20_2_VITIS_LOOP_22_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 499.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP' pipeline 'NUM_TRIS_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_48_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_34ns_32s_32_38_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 503.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rayTriangleIntersect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/dir' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/P1_DRAM' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/P2_DRAM' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rayTriangleIntersect/P3_DRAM' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
