---
layout: Layout
---

They students will have to do several assignments using the [Modelsim FPGA simulator](https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/model-sim.html).

#### Example Assignment

Write an 8 Bit Adder element in VHDL.
![8 Bit Adder block element](/assets/img/courses/vhdl-adder.png)

#### Final Exam

::: post-it
The final exam will be ...
:::

### Methods

| Type                      | Points/Percent |
| :------------------------ | :------------- |
| **Continuous Assessment** |                |
| Assignments               | 50%            |
| Final Exam                | 50%            |

### Criteria

| Grade | Grade (letter) | Scale            |
| :---- | :------------- | :--------------- |
| 5     | Nicht Genügend | < 50 points      |
| 4     | Genügend       | 50 to 62 points  |
| 3     | Befriedigend   | 63 to 74 points  |
| 2     | Gut            | 75 to 87 points  |
| 1     | Sehr gut       | 88 to 100 points |

<!-- more -->
