/*
  Â© 2021-2022 Intel Corporation
  SPDX-License-Identifier: MPL-2.0
*/
dml 1.2;

device test;

parameter desc = "Register Overlap Bug";

parameter documentation = ("When register overlapping is on and partial = "
                           + "false, unaligned access to the register would "
                           + "cause writes to all registers in bank.");

import "utility.dml";

// Basic bank declaration
bank bank0 {
    parameter register_size = 4;
    parameter overlapping = true;

    register REG0 {
        parameter offset = 0x0;
    }
    register REG1 {
        parameter offset = 0x4;
    }
    register REG2 {
        parameter offset = 0x8;
    }
    register REG3 {
        parameter offset = 0xc;
    }
}
