============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/Anlogic/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     77988
   Run Date =   Sat Nov 23 12:06:06 2019

   Run on =     DESKTOP-S3N7N2H
============================================================
RUN-1002 : start command "open_project competition_code.al"
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db competition_code_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14314.
RUN-1001 : Database version number 46116.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db competition_code_pr.db" in  1.687197s wall, 1.625000s user + 0.140625s system = 1.765625s CPU (104.6%)

RUN-1004 : used memory is 217 MB, reserved memory is 198 MB, peak memory is 217 MB
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: syntax error near '#' in top.v(182)
HDL-8007 ERROR: syntax error near ')' in top.v(184)
HDL-8007 ERROR: syntax error near '.' in top.v(187)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(264)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: syntax error near '#' in top.v(182)
HDL-8007 ERROR: syntax error near ')' in top.v(184)
HDL-8007 ERROR: syntax error near '.' in top.v(187)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(264)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: syntax error near 'parameter' in top.v(183)
HDL-8007 ERROR: Verilog 2000 keyword parameter used in incorrect context in top.v(183)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(265)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: syntax error near 'parameter' in top.v(183)
HDL-8007 ERROR: Verilog 2000 keyword parameter used in incorrect context in top.v(183)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(265)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module debounce in debounce.v(1)
HDL-1007 : elaborate module seg4 in seg_4.v(14)
HDL-8007 ERROR: mixed blocking and non-blocking assignments on 'input_num' is not supported in seg_4.v(77)
HDL-1007 : module 'seg4' remains a black box, due to errors in its contents in seg_4.v(14)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-8007 ERROR: seg4 is a black box in seg_4.v(14)
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module debounce in debounce.v(1)
HDL-1007 : elaborate module seg4 in seg_4.v(14)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment threhold[0]  LOCATION = J13;  "
USR-8052 ERROR: Cannot find pin threhold[0] in the model camera_top.
USR-8064 ERROR: Read cam.adc error-out.
GUI-8309 ERROR: Failed to read adc cam.adc.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment threhold[0]  LOCATION = J13;  "
USR-8052 ERROR: Cannot find pin threhold[0] in the model camera_top.
USR-8064 ERROR: Read cam.adc error-out.
GUI-8309 ERROR: Failed to read adc cam.adc.
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module debounce in debounce.v(1)
HDL-1007 : elaborate module seg4 in seg_4.v(14)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment threhold[0]  LOCATION = J13;  "
USR-8052 ERROR: Cannot find pin threhold[0] in the model camera_top.
USR-8064 ERROR: Read cam.adc error-out.
GUI-8309 ERROR: Failed to read adc cam.adc.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment threhold[0]  LOCATION = J13;  "
USR-8052 ERROR: Cannot find pin threhold[0] in the model camera_top.
USR-8064 ERROR: Read cam.adc error-out.
GUI-8309 ERROR: Failed to read adc cam.adc.
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module debounce in debounce.v(1)
HDL-1007 : elaborate module seg4 in seg_4.v(14)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[0]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[1]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "debounce"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "seg4"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model debounce
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model seg4
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 22 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4732/189 useful/useless nets, 4285/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 949 distributor mux.
SYN-1016 : Merged 3347 instances.
SYN-1015 : Optimize round 1, 4654 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5114/233 useful/useless nets, 4678/2149 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2232 better
SYN-1014 : Optimize round 3
SYN-1032 : 5113/0 useful/useless nets, 4677/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.201578s wall, 2.046875s user + 0.093750s system = 2.140625s CPU (97.2%)

RUN-1004 : used memory is 228 MB, reserved memory is 193 MB, peak memory is 245 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Gate Statistics
#Basic gates         3683
  #and               1971
  #nand                 0
  #or                 583
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                300
  #bufif1               1
  #MX21               516
  #FADD                 0
  #DFF                312
  #LATCH                0
#MACRO_ADD             74
#MACRO_EQ             240
#MACRO_MULT             1
#MACRO_MUX            674

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3370   |312    |317    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 62 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5781/1 useful/useless nets, 5089/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5564/0 useful/useless nets, 4872/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7892/0 useful/useless nets, 7266/0 useful/useless insts
SYN-1016 : Merged 1971 instances.
SYN-2501 : Optimize round 1, 3855 better
SYN-2501 : Optimize round 2
SYN-1032 : 5904/0 useful/useless nets, 5295/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 70 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 6 ROM instances
SYN-1032 : 8712/23 useful/useless nets, 8103/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29794, tnet num: 8699, tinst num: 8075, tnode num: 34363, tedge num: 45302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8699 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1127 (3.82), #lev = 24 (3.84)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.67 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6798 instances into 1036 LUTs, name keeping = 40%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2908/1 useful/useless nets, 2300/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 2905/0 useful/useless nets, 2297/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 315 DFF/LATCH to SEQ ...
SYN-4009 : Pack 29 carry chain into lslice
SYN-4007 : Packing 458 adder to BLE ...
SYN-4008 : Packed 458 adder and 9 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1037 LUT to BLE ...
SYN-4008 : Packed 1037 LUT and 175 SEQ to BLE.
SYN-4003 : Packing 131 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (131 nodes)...
SYN-4004 : #1: Packed 63 SEQ (1174 nodes)...
SYN-4005 : Packed 63 SEQ with LUT/SLICE
SYN-4006 : 817 single LUT's are left
SYN-4006 : 68 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1105/1575 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 1787   out of  19600    9.12%
#reg                  315   out of  19600    1.61%
#le                  1852
  #lut only          1537   out of   1852   82.99%
  #reg only            65   out of   1852    3.51%
  #lut&reg            250   out of   1852   13.50%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |1852  |1787  |315   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  5.251626s wall, 4.953125s user + 0.109375s system = 5.062500s CPU (96.4%)

RUN-1004 : used memory is 283 MB, reserved memory is 250 MB, peak memory is 338 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  1.309082s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (102.6%)

RUN-1004 : used memory is 300 MB, reserved memory is 264 MB, peak memory is 338 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (98 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 23 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1064 instances
RUN-1001 : 466 mslices, 466 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2252 nets
RUN-1001 : 1597 nets have 2 pins
RUN-1001 : 399 nets have [3 - 5] pins
RUN-1001 : 98 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 81 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1062 instances, 932 slices, 69 macros(341 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 10706, tnet num: 2250, tinst num: 1062, tnode num: 11834, tedge num: 18540.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 34 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2250 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.360595s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (99.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 694743
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.942939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 576579, overlap = 139.5
PHY-3002 : Step(2): len = 512764, overlap = 139.5
PHY-3002 : Step(3): len = 466339, overlap = 137.25
PHY-3002 : Step(4): len = 429559, overlap = 137.25
PHY-3002 : Step(5): len = 403355, overlap = 137.25
PHY-3002 : Step(6): len = 382089, overlap = 135
PHY-3002 : Step(7): len = 364376, overlap = 135
PHY-3002 : Step(8): len = 347054, overlap = 135
PHY-3002 : Step(9): len = 331755, overlap = 137.25
PHY-3002 : Step(10): len = 316403, overlap = 137.25
PHY-3002 : Step(11): len = 301987, overlap = 137.5
PHY-3002 : Step(12): len = 288050, overlap = 137.25
PHY-3002 : Step(13): len = 275389, overlap = 137.25
PHY-3002 : Step(14): len = 262515, overlap = 138
PHY-3002 : Step(15): len = 250794, overlap = 141.75
PHY-3002 : Step(16): len = 239648, overlap = 143.25
PHY-3002 : Step(17): len = 228489, overlap = 144
PHY-3002 : Step(18): len = 217331, overlap = 144.5
PHY-3002 : Step(19): len = 206514, overlap = 145.25
PHY-3002 : Step(20): len = 195498, overlap = 145
PHY-3002 : Step(21): len = 185911, overlap = 145.25
PHY-3002 : Step(22): len = 175701, overlap = 145.5
PHY-3002 : Step(23): len = 165253, overlap = 146.25
PHY-3002 : Step(24): len = 155896, overlap = 147.25
PHY-3002 : Step(25): len = 147286, overlap = 148
PHY-3002 : Step(26): len = 136434, overlap = 152.25
PHY-3002 : Step(27): len = 127534, overlap = 155
PHY-3002 : Step(28): len = 119097, overlap = 157.5
PHY-3002 : Step(29): len = 110881, overlap = 156.5
PHY-3002 : Step(30): len = 102725, overlap = 157
PHY-3002 : Step(31): len = 95728, overlap = 156.25
PHY-3002 : Step(32): len = 88332, overlap = 151
PHY-3002 : Step(33): len = 80918.9, overlap = 151.25
PHY-3002 : Step(34): len = 76598.7, overlap = 152.75
PHY-3002 : Step(35): len = 70709.5, overlap = 158.5
PHY-3002 : Step(36): len = 62975.1, overlap = 163.25
PHY-3002 : Step(37): len = 59506.9, overlap = 164.25
PHY-3002 : Step(38): len = 53304, overlap = 168
PHY-3002 : Step(39): len = 49408.4, overlap = 174
PHY-3002 : Step(40): len = 46730.6, overlap = 174.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.01785e-07
PHY-3002 : Step(41): len = 47254.5, overlap = 176.25
PHY-3002 : Step(42): len = 58097, overlap = 177.5
PHY-3002 : Step(43): len = 58968.2, overlap = 178
PHY-3002 : Step(44): len = 53506.2, overlap = 175
PHY-3002 : Step(45): len = 51675.3, overlap = 175.25
PHY-3002 : Step(46): len = 48725.6, overlap = 179.25
PHY-3002 : Step(47): len = 48092.7, overlap = 184.5
PHY-3002 : Step(48): len = 47577.5, overlap = 187.75
PHY-3002 : Step(49): len = 47308.8, overlap = 188.75
PHY-3002 : Step(50): len = 47229.1, overlap = 189.75
PHY-3002 : Step(51): len = 47441.1, overlap = 187.75
PHY-3002 : Step(52): len = 46934, overlap = 190.25
PHY-3002 : Step(53): len = 45638.6, overlap = 190.75
PHY-3002 : Step(54): len = 44695.6, overlap = 190.75
PHY-3002 : Step(55): len = 45078.3, overlap = 190.5
PHY-3002 : Step(56): len = 45200.4, overlap = 191.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.60357e-06
PHY-3002 : Step(57): len = 47398.4, overlap = 191
PHY-3002 : Step(58): len = 49443.6, overlap = 193.75
PHY-3002 : Step(59): len = 51685.9, overlap = 197.5
PHY-3002 : Step(60): len = 52467.2, overlap = 196.5
PHY-3002 : Step(61): len = 51664.4, overlap = 189.5
PHY-3002 : Step(62): len = 51146.8, overlap = 188.5
PHY-3002 : Step(63): len = 51390.1, overlap = 187.75
PHY-3002 : Step(64): len = 51580.5, overlap = 184
PHY-3002 : Step(65): len = 51268.4, overlap = 180.25
PHY-3002 : Step(66): len = 51390.3, overlap = 172.75
PHY-3002 : Step(67): len = 51564.2, overlap = 171.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.20714e-06
PHY-3002 : Step(68): len = 56305.8, overlap = 171.25
PHY-3002 : Step(69): len = 58255.6, overlap = 164.5
PHY-3002 : Step(70): len = 57771.1, overlap = 158.5
PHY-3002 : Step(71): len = 57574.4, overlap = 155.75
PHY-3002 : Step(72): len = 58341.3, overlap = 160.75
PHY-3002 : Step(73): len = 58634.4, overlap = 160.75
PHY-3002 : Step(74): len = 58225.7, overlap = 158.25
PHY-3002 : Step(75): len = 57565.3, overlap = 158.75
PHY-3002 : Step(76): len = 57694, overlap = 161.25
PHY-3002 : Step(77): len = 57934.7, overlap = 166
PHY-3002 : Step(78): len = 58456.4, overlap = 163.5
PHY-3002 : Step(79): len = 58936.8, overlap = 160.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.41428e-06
PHY-3002 : Step(80): len = 62105.9, overlap = 167
PHY-3002 : Step(81): len = 64035.6, overlap = 172
PHY-3002 : Step(82): len = 64808.9, overlap = 166.25
PHY-3002 : Step(83): len = 65522.3, overlap = 166.5
PHY-3002 : Step(84): len = 66082.1, overlap = 165.25
PHY-3002 : Step(85): len = 65844.4, overlap = 171
PHY-3002 : Step(86): len = 64975.6, overlap = 161.75
PHY-3002 : Step(87): len = 64726, overlap = 178.25
PHY-3002 : Step(88): len = 65192.8, overlap = 169.5
PHY-3002 : Step(89): len = 64955.9, overlap = 161.75
PHY-3002 : Step(90): len = 64862.5, overlap = 156.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.28286e-05
PHY-3002 : Step(91): len = 69489.6, overlap = 154.25
PHY-3002 : Step(92): len = 72592.1, overlap = 160.5
PHY-3002 : Step(93): len = 73674.6, overlap = 154.75
PHY-3002 : Step(94): len = 73633, overlap = 145
PHY-3002 : Step(95): len = 73253, overlap = 145.75
PHY-3002 : Step(96): len = 72942.7, overlap = 147.75
PHY-3002 : Step(97): len = 72359.6, overlap = 143.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.56571e-05
PHY-3002 : Step(98): len = 76611.5, overlap = 135.25
PHY-3002 : Step(99): len = 78386.6, overlap = 133
PHY-3002 : Step(100): len = 78288.7, overlap = 125.75
PHY-3002 : Step(101): len = 78476, overlap = 123.25
PHY-3002 : Step(102): len = 79444.9, overlap = 132
PHY-3002 : Step(103): len = 80189.1, overlap = 127
PHY-3002 : Step(104): len = 80601.5, overlap = 131.5
PHY-3002 : Step(105): len = 79982, overlap = 133.75
PHY-3002 : Step(106): len = 79721.8, overlap = 122.75
PHY-3002 : Step(107): len = 80092.1, overlap = 122.25
PHY-3002 : Step(108): len = 80747.5, overlap = 121.5
PHY-3002 : Step(109): len = 80799.1, overlap = 119.5
PHY-3002 : Step(110): len = 80491.2, overlap = 123
PHY-3002 : Step(111): len = 80381.9, overlap = 115.75
PHY-3002 : Step(112): len = 80634.6, overlap = 120
PHY-3002 : Step(113): len = 80840.8, overlap = 122
PHY-3002 : Step(114): len = 80543.3, overlap = 124.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.13143e-05
PHY-3002 : Step(115): len = 82626.9, overlap = 127
PHY-3002 : Step(116): len = 84199.4, overlap = 122.25
PHY-3002 : Step(117): len = 85100.6, overlap = 122.5
PHY-3002 : Step(118): len = 84999.8, overlap = 120.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000102629
PHY-3002 : Step(119): len = 86621.8, overlap = 129.25
PHY-3002 : Step(120): len = 90020.3, overlap = 125.25
PHY-3002 : Step(121): len = 91150.7, overlap = 125
PHY-3002 : Step(122): len = 91866.2, overlap = 127.25
PHY-3002 : Step(123): len = 92265.9, overlap = 118.25
PHY-3002 : Step(124): len = 92532.6, overlap = 115.25
PHY-3002 : Step(125): len = 92936.4, overlap = 122
PHY-3002 : Step(126): len = 92809.8, overlap = 121.75
PHY-3002 : Step(127): len = 92656.2, overlap = 112.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000195103
PHY-3002 : Step(128): len = 93371.4, overlap = 112.75
PHY-3002 : Step(129): len = 94272, overlap = 115
PHY-3002 : Step(130): len = 95182.4, overlap = 113
PHY-3002 : Step(131): len = 95723.7, overlap = 113
PHY-3002 : Step(132): len = 95899.4, overlap = 113
PHY-3002 : Step(133): len = 96042.7, overlap = 113
PHY-3002 : Step(134): len = 96229.5, overlap = 115.25
PHY-3002 : Step(135): len = 96591.6, overlap = 117.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000357932
PHY-3002 : Step(136): len = 96962.7, overlap = 117.5
PHY-3002 : Step(137): len = 97702.1, overlap = 119.75
PHY-3002 : Step(138): len = 98213.8, overlap = 119.75
PHY-3002 : Step(139): len = 98541.2, overlap = 121
PHY-3002 : Step(140): len = 98870.3, overlap = 115.75
PHY-3002 : Step(141): len = 99002.4, overlap = 115.5
PHY-3002 : Step(142): len = 99214.1, overlap = 117.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000541202
PHY-3002 : Step(143): len = 99299.1, overlap = 117.5
PHY-3002 : Step(144): len = 99799.1, overlap = 119.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026835s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (58.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.942939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.82724e-06
PHY-3002 : Step(145): len = 115273, overlap = 50.75
PHY-3002 : Step(146): len = 112908, overlap = 51.75
PHY-3002 : Step(147): len = 111640, overlap = 53.75
PHY-3002 : Step(148): len = 110959, overlap = 53.5
PHY-3002 : Step(149): len = 110183, overlap = 54.75
PHY-3002 : Step(150): len = 109241, overlap = 54.75
PHY-3002 : Step(151): len = 108479, overlap = 55
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.65449e-06
PHY-3002 : Step(152): len = 108406, overlap = 55.5
PHY-3002 : Step(153): len = 108251, overlap = 55.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.90967e-05
PHY-3002 : Step(154): len = 108778, overlap = 55
PHY-3002 : Step(155): len = 110058, overlap = 55
PHY-3002 : Step(156): len = 110093, overlap = 54.75
PHY-3002 : Step(157): len = 110177, overlap = 55
PHY-3002 : Step(158): len = 110133, overlap = 55.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.81934e-05
PHY-3002 : Step(159): len = 110803, overlap = 55.5
PHY-3002 : Step(160): len = 111316, overlap = 55.5
PHY-3002 : Step(161): len = 112830, overlap = 55
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.63869e-05
PHY-3002 : Step(162): len = 113170, overlap = 54.5
PHY-3002 : Step(163): len = 113808, overlap = 53.5
PHY-3002 : Step(164): len = 115513, overlap = 49
PHY-3002 : Step(165): len = 116598, overlap = 47
PHY-3002 : Step(166): len = 116796, overlap = 45.75
PHY-3002 : Step(167): len = 116789, overlap = 44.75
PHY-3002 : Step(168): len = 117234, overlap = 43.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.942939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.9824e-05
PHY-3002 : Step(169): len = 117171, overlap = 61.75
PHY-3002 : Step(170): len = 117272, overlap = 59.5
PHY-3002 : Step(171): len = 118223, overlap = 56
PHY-3002 : Step(172): len = 118491, overlap = 55.5
PHY-3002 : Step(173): len = 118405, overlap = 54
PHY-3002 : Step(174): len = 118451, overlap = 51
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.9648e-05
PHY-3002 : Step(175): len = 119142, overlap = 47.25
PHY-3002 : Step(176): len = 120859, overlap = 41.5
PHY-3002 : Step(177): len = 121560, overlap = 38.75
PHY-3002 : Step(178): len = 121856, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.9296e-05
PHY-3002 : Step(179): len = 122732, overlap = 35
PHY-3002 : Step(180): len = 125238, overlap = 27.75
PHY-3002 : Step(181): len = 125694, overlap = 27.25
PHY-3002 : Step(182): len = 125871, overlap = 25
PHY-3002 : Step(183): len = 125985, overlap = 25.5
PHY-3002 : Step(184): len = 125743, overlap = 24.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.822079s wall, 0.859375s user + 0.593750s system = 1.453125s CPU (176.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.942939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000317627
PHY-3002 : Step(185): len = 136343, overlap = 4.25
PHY-3002 : Step(186): len = 134339, overlap = 7.5
PHY-3002 : Step(187): len = 132555, overlap = 16
PHY-3002 : Step(188): len = 131475, overlap = 18.5
PHY-3002 : Step(189): len = 131002, overlap = 21.25
PHY-3002 : Step(190): len = 130745, overlap = 22.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000635255
PHY-3002 : Step(191): len = 131306, overlap = 23
PHY-3002 : Step(192): len = 131434, overlap = 22.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00127051
PHY-3002 : Step(193): len = 131702, overlap = 22.25
PHY-3002 : Step(194): len = 131850, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037390s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.6%)

PHY-3001 : Legalized: Len = 135407, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : 10 instances has been re-located, deltaX = 11, deltaY = 3.
PHY-3001 : Final: Len = 135619, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 441272, over cnt = 75(0%), over = 83, worst = 3
PHY-1002 : len = 441432, over cnt = 51(0%), over = 56, worst = 3
PHY-1002 : len = 441352, over cnt = 29(0%), over = 29, worst = 1
PHY-1002 : len = 441392, over cnt = 22(0%), over = 22, worst = 1
PHY-1002 : len = 425208, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 425208, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 425208, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.074133s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (110.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 991 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 1078 instances, 948 slices, 69 macros(341 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 10814, tnet num: 2266, tinst num: 1078, tnode num: 11992, tedge num: 18694.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 34 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.369715s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (109.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 138218
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.941959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(195): len = 137769, overlap = 0
PHY-3002 : Step(196): len = 137769, overlap = 0
PHY-3002 : Step(197): len = 137426, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.77609e-05
PHY-3002 : Step(198): len = 137393, overlap = 0
PHY-3002 : Step(199): len = 137393, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.34678e-05
PHY-3002 : Step(200): len = 137418, overlap = 1.25
PHY-3002 : Step(201): len = 137418, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043976s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (71.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000170848
PHY-3002 : Step(202): len = 137439, overlap = 1.25
PHY-3002 : Step(203): len = 137439, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008863s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 137520, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 1.
PHY-3001 : Final: Len = 137582, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  23.047364s wall, 50.390625s user + 13.687500s system = 64.078125s CPU (278.0%)

RUN-1004 : used memory is 329 MB, reserved memory is 297 MB, peak memory is 350 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 822 to 652
PHY-1001 : Pin misalignment score is improved from 652 to 644
PHY-1001 : Pin misalignment score is improved from 644 to 644
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1080 instances
RUN-1001 : 470 mslices, 478 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2268 nets
RUN-1001 : 1588 nets have 2 pins
RUN-1001 : 399 nets have [3 - 5] pins
RUN-1001 : 109 nets have [6 - 10] pins
RUN-1001 : 83 nets have [11 - 20] pins
RUN-1001 : 85 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 439272, over cnt = 85(0%), over = 94, worst = 3
PHY-1002 : len = 439480, over cnt = 65(0%), over = 72, worst = 3
PHY-1002 : len = 439536, over cnt = 41(0%), over = 43, worst = 2
PHY-1002 : len = 439520, over cnt = 26(0%), over = 26, worst = 1
PHY-1002 : len = 419744, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 419744, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 419744, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 419744, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  2.013239s wall, 2.015625s user + 0.062500s system = 2.078125s CPU (103.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 331 to 26
PHY-1001 : End pin swap;  0.054595s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (57.2%)

PHY-1001 : End global routing;  5.047406s wall, 5.000000s user + 0.078125s system = 5.078125s CPU (100.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 41560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.833142s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (99.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 58496, over cnt = 23(0%), over = 25, worst = 2
PHY-1001 : End Routed; 0.265872s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 58224, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.022835s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 58208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.008620s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 671440, over cnt = 79(0%), over = 79, worst = 1
PHY-1001 : End Routed; 16.163186s wall, 18.312500s user + 0.609375s system = 18.921875s CPU (117.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 667520, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 1; 0.714116s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (102.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 666216, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.118194s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (92.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 666048, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.075495s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (103.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 666064, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 666064
PHY-1001 : End DR Iter 4; 0.070977s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (132.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  27.444186s wall, 29.015625s user + 1.046875s system = 30.062500s CPU (109.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  32.964625s wall, 34.531250s user + 1.125000s system = 35.656250s CPU (108.2%)

RUN-1004 : used memory is 480 MB, reserved memory is 454 MB, peak memory is 875 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 1799   out of  19600    9.18%
#reg                  325   out of  19600    1.66%
#le                  1874
  #lut only          1549   out of   1874   82.66%
  #reg only            75   out of   1874    4.00%
  #lut&reg            250   out of   1874   13.34%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  1.426214s wall, 1.328125s user + 0.046875s system = 1.375000s CPU (96.4%)

RUN-1004 : used memory is 479 MB, reserved memory is 453 MB, peak memory is 875 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 10814, tnet num: 2266, tinst num: 1078, tnode num: 11992, tedge num: 18694.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 34 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.773266s wall, 1.546875s user + 0.234375s system = 1.781250s CPU (100.5%)

RUN-1004 : used memory is 871 MB, reserved memory is 843 MB, peak memory is 875 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1080
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2268, pip num: 32146
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1946 valid insts, and 83815 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  6.701208s wall, 40.437500s user + 0.250000s system = 40.687500s CPU (607.2%)

RUN-1004 : used memory is 902 MB, reserved memory is 874 MB, peak memory is 964 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  2.348846s wall, 2.312500s user + 0.046875s system = 2.359375s CPU (100.4%)

RUN-1004 : used memory is 1028 MB, reserved memory is 999 MB, peak memory is 1030 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.531823s wall, 1.218750s user + 0.421875s system = 1.640625s CPU (21.8%)

RUN-1004 : used memory is 1057 MB, reserved memory is 1029 MB, peak memory is 1057 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.581157s wall, 3.812500s user + 0.515625s system = 4.328125s CPU (40.9%)

RUN-1004 : used memory is 924 MB, reserved memory is 894 MB, peak memory is 1057 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-5007 WARNING: literal value truncated to fit in 4 bits in seg_4.v(73)
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-5007 WARNING: literal value truncated to fit in 4 bits in seg_4.v(73)
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module debounce in debounce.v(1)
HDL-1007 : elaborate module seg4 in seg_4.v(14)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[0]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[1]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "debounce"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "seg4"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model debounce
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model seg4
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 22 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4717/189 useful/useless nets, 4266/56 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_seg4/reg2_b1
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 941 distributor mux.
SYN-1016 : Merged 3331 instances.
SYN-1015 : Optimize round 1, 4623 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5110/233 useful/useless nets, 4670/2141 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2224 better
SYN-1014 : Optimize round 3
SYN-1032 : 5109/0 useful/useless nets, 4669/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.645297s wall, 5.421875s user + 0.109375s system = 5.531250s CPU (98.0%)

RUN-1004 : used memory is 404 MB, reserved memory is 382 MB, peak memory is 1057 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Gate Statistics
#Basic gates         3676
  #and               1969
  #nand                 0
  #or                 583
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                298
  #bufif1               1
  #MX21               516
  #FADD                 0
  #DFF                309
  #LATCH                0
#MACRO_ADD             73
#MACRO_EQ             240
#MACRO_MULT             1
#MACRO_MUX            674

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3366   |309    |316    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_rtl.db" in  3.160925s wall, 2.750000s user + 0.109375s system = 2.859375s CPU (90.5%)

RUN-1004 : used memory is 410 MB, reserved memory is 388 MB, peak memory is 1057 MB
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 62 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5777/1 useful/useless nets, 5081/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5560/0 useful/useless nets, 4864/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7886/0 useful/useless nets, 7258/0 useful/useless insts
SYN-1016 : Merged 1971 instances.
SYN-2501 : Optimize round 1, 3855 better
SYN-2501 : Optimize round 2
SYN-1032 : 5898/0 useful/useless nets, 5287/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 69 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 6 ROM instances
SYN-1032 : 8699/23 useful/useless nets, 8088/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29744, tnet num: 8686, tinst num: 8060, tnode num: 34274, tedge num: 45204.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.565871s wall, 1.578125s user + 0.062500s system = 1.640625s CPU (104.8%)

RUN-1004 : used memory is 461 MB, reserved memory is 447 MB, peak memory is 1057 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8686 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1123 (3.79), #lev = 24 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   2.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6794 instances into 1034 LUTs, name keeping = 39%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2897/1 useful/useless nets, 2287/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 2894/0 useful/useless nets, 2284/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 312 DFF/LATCH to SEQ ...
SYN-4009 : Pack 29 carry chain into lslice
SYN-4007 : Packing 450 adder to BLE ...
SYN-4008 : Packed 450 adder and 7 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1035 LUT to BLE ...
SYN-4008 : Packed 1035 LUT and 175 SEQ to BLE.
SYN-4003 : Packing 130 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (130 nodes)...
SYN-4004 : #1: Packed 61 SEQ (1200 nodes)...
SYN-4005 : Packed 61 SEQ with LUT/SLICE
SYN-4006 : 817 single LUT's are left
SYN-4006 : 69 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1104/1570 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 1782   out of  19600    9.09%
#reg                  312   out of  19600    1.59%
#le                  1839
  #lut only          1527   out of   1839   83.03%
  #reg only            57   out of   1839    3.10%
  #lut&reg            255   out of   1839   13.87%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |1839  |1782  |312   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  15.248646s wall, 14.890625s user + 0.453125s system = 15.343750s CPU (100.6%)

RUN-1004 : used memory is 483 MB, reserved memory is 461 MB, peak memory is 1057 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  4.153489s wall, 4.000000s user + 0.203125s system = 4.203125s CPU (101.2%)

RUN-1004 : used memory is 483 MB, reserved memory is 461 MB, peak memory is 1057 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (100 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 14 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 9 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1056 instances
RUN-1001 : 462 mslices, 462 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2248 nets
RUN-1001 : 1597 nets have 2 pins
RUN-1001 : 385 nets have [3 - 5] pins
RUN-1001 : 109 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 84 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1054 instances, 924 slices, 68 macros(337 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 10722, tnet num: 2246, tinst num: 1054, tnode num: 11842, tedge num: 18584.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2246 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.965187s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (105.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 684371
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.943429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(204): len = 570308, overlap = 139.5
PHY-3002 : Step(205): len = 504057, overlap = 139.5
PHY-3002 : Step(206): len = 460824, overlap = 137.25
PHY-3002 : Step(207): len = 431366, overlap = 135
PHY-3002 : Step(208): len = 409162, overlap = 137.25
PHY-3002 : Step(209): len = 388804, overlap = 137.25
PHY-3002 : Step(210): len = 369508, overlap = 135
PHY-3002 : Step(211): len = 352036, overlap = 135
PHY-3002 : Step(212): len = 336268, overlap = 139.5
PHY-3002 : Step(213): len = 321226, overlap = 139.5
PHY-3002 : Step(214): len = 306439, overlap = 139.5
PHY-3002 : Step(215): len = 292606, overlap = 139.5
PHY-3002 : Step(216): len = 279599, overlap = 139.5
PHY-3002 : Step(217): len = 267444, overlap = 139.5
PHY-3002 : Step(218): len = 255419, overlap = 139.5
PHY-3002 : Step(219): len = 243623, overlap = 139.5
PHY-3002 : Step(220): len = 232910, overlap = 139.75
PHY-3002 : Step(221): len = 222003, overlap = 141.25
PHY-3002 : Step(222): len = 211403, overlap = 141
PHY-3002 : Step(223): len = 201847, overlap = 143.75
PHY-3002 : Step(224): len = 192173, overlap = 144.25
PHY-3002 : Step(225): len = 181903, overlap = 143.75
PHY-3002 : Step(226): len = 173019, overlap = 143.5
PHY-3002 : Step(227): len = 164589, overlap = 143.5
PHY-3002 : Step(228): len = 155147, overlap = 143.25
PHY-3002 : Step(229): len = 146890, overlap = 142.75
PHY-3002 : Step(230): len = 137874, overlap = 142.5
PHY-3002 : Step(231): len = 130677, overlap = 143.5
PHY-3002 : Step(232): len = 123142, overlap = 143.5
PHY-3002 : Step(233): len = 115348, overlap = 147.25
PHY-3002 : Step(234): len = 108181, overlap = 149.75
PHY-3002 : Step(235): len = 100516, overlap = 152.25
PHY-3002 : Step(236): len = 95201.8, overlap = 153
PHY-3002 : Step(237): len = 88688, overlap = 154.75
PHY-3002 : Step(238): len = 79890.4, overlap = 158.5
PHY-3002 : Step(239): len = 74736.6, overlap = 161
PHY-3002 : Step(240): len = 70793.1, overlap = 164
PHY-3002 : Step(241): len = 60900, overlap = 178.25
PHY-3002 : Step(242): len = 56316.4, overlap = 180.75
PHY-3002 : Step(243): len = 53965.8, overlap = 183.25
PHY-3002 : Step(244): len = 46369.1, overlap = 201.5
PHY-3002 : Step(245): len = 44921.8, overlap = 202.5
PHY-3002 : Step(246): len = 43042.1, overlap = 203
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.19799e-07
PHY-3002 : Step(247): len = 44158.6, overlap = 203.75
PHY-3002 : Step(248): len = 53374.4, overlap = 207
PHY-3002 : Step(249): len = 54364.7, overlap = 204.5
PHY-3002 : Step(250): len = 48503.2, overlap = 198.75
PHY-3002 : Step(251): len = 47221.9, overlap = 200.75
PHY-3002 : Step(252): len = 47448.6, overlap = 199.75
PHY-3002 : Step(253): len = 48144.9, overlap = 201.75
PHY-3002 : Step(254): len = 48034.2, overlap = 200.5
PHY-3002 : Step(255): len = 47192.7, overlap = 200.25
PHY-3002 : Step(256): len = 46449.1, overlap = 204.75
PHY-3002 : Step(257): len = 45596.3, overlap = 200.75
PHY-3002 : Step(258): len = 45012.9, overlap = 201
PHY-3002 : Step(259): len = 45063.2, overlap = 201.5
PHY-3002 : Step(260): len = 45391.8, overlap = 201.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.6396e-06
PHY-3002 : Step(261): len = 48081.2, overlap = 201.75
PHY-3002 : Step(262): len = 49631.2, overlap = 206.25
PHY-3002 : Step(263): len = 51686.3, overlap = 210
PHY-3002 : Step(264): len = 52391.8, overlap = 207.5
PHY-3002 : Step(265): len = 52229.2, overlap = 200.25
PHY-3002 : Step(266): len = 51944, overlap = 197.75
PHY-3002 : Step(267): len = 51487.2, overlap = 194
PHY-3002 : Step(268): len = 50819.3, overlap = 192.75
PHY-3002 : Step(269): len = 50256.3, overlap = 192.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.2792e-06
PHY-3002 : Step(270): len = 54879.4, overlap = 192.75
PHY-3002 : Step(271): len = 58733.5, overlap = 182.75
PHY-3002 : Step(272): len = 59049.9, overlap = 179.75
PHY-3002 : Step(273): len = 58410.9, overlap = 175
PHY-3002 : Step(274): len = 58135.8, overlap = 166.25
PHY-3002 : Step(275): len = 58566.4, overlap = 162
PHY-3002 : Step(276): len = 58779.7, overlap = 165.75
PHY-3002 : Step(277): len = 58470.8, overlap = 166
PHY-3002 : Step(278): len = 58502.2, overlap = 170.25
PHY-3002 : Step(279): len = 59032.5, overlap = 173.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.55839e-06
PHY-3002 : Step(280): len = 63524.2, overlap = 176
PHY-3002 : Step(281): len = 65530.2, overlap = 177.75
PHY-3002 : Step(282): len = 65321.4, overlap = 178
PHY-3002 : Step(283): len = 65419.5, overlap = 162.75
PHY-3002 : Step(284): len = 66638.7, overlap = 167
PHY-3002 : Step(285): len = 66911.1, overlap = 162.75
PHY-3002 : Step(286): len = 66519.6, overlap = 167.25
PHY-3002 : Step(287): len = 65771.1, overlap = 174.25
PHY-3002 : Step(288): len = 65345.2, overlap = 169.75
PHY-3002 : Step(289): len = 65354.7, overlap = 167.25
PHY-3002 : Step(290): len = 65229.5, overlap = 166.75
PHY-3002 : Step(291): len = 65520.5, overlap = 166.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.31168e-05
PHY-3002 : Step(292): len = 69564.6, overlap = 162.25
PHY-3002 : Step(293): len = 71906.4, overlap = 162
PHY-3002 : Step(294): len = 73070.6, overlap = 160.75
PHY-3002 : Step(295): len = 73004.5, overlap = 141.75
PHY-3002 : Step(296): len = 72510.8, overlap = 146
PHY-3002 : Step(297): len = 72476.9, overlap = 148.5
PHY-3002 : Step(298): len = 73081.5, overlap = 144.5
PHY-3002 : Step(299): len = 73380.7, overlap = 144.25
PHY-3002 : Step(300): len = 73650, overlap = 144.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.62336e-05
PHY-3002 : Step(301): len = 76587.5, overlap = 144.5
PHY-3002 : Step(302): len = 78004.7, overlap = 144.25
PHY-3002 : Step(303): len = 78130.4, overlap = 149.25
PHY-3002 : Step(304): len = 78346.1, overlap = 144.75
PHY-3002 : Step(305): len = 79007.6, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.24671e-05
PHY-3002 : Step(306): len = 81674.3, overlap = 144.75
PHY-3002 : Step(307): len = 84354.3, overlap = 140
PHY-3002 : Step(308): len = 85291.6, overlap = 139.75
PHY-3002 : Step(309): len = 84850.2, overlap = 137.5
PHY-3002 : Step(310): len = 84383.5, overlap = 137.25
PHY-3002 : Step(311): len = 85023.2, overlap = 135
PHY-3002 : Step(312): len = 85757.3, overlap = 135
PHY-3002 : Step(313): len = 86144.6, overlap = 133
PHY-3002 : Step(314): len = 86332.9, overlap = 124
PHY-3002 : Step(315): len = 86290.5, overlap = 119.75
PHY-3002 : Step(316): len = 86134.1, overlap = 121.5
PHY-3002 : Step(317): len = 85962.6, overlap = 130.25
PHY-3002 : Step(318): len = 85722.1, overlap = 132.5
PHY-3002 : Step(319): len = 85924.9, overlap = 130
PHY-3002 : Step(320): len = 86258.8, overlap = 130
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000104934
PHY-3002 : Step(321): len = 87863.7, overlap = 127.5
PHY-3002 : Step(322): len = 88694, overlap = 127.5
PHY-3002 : Step(323): len = 88631.5, overlap = 127.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000177446
PHY-3002 : Step(324): len = 89521.3, overlap = 122.75
PHY-3002 : Step(325): len = 90969.3, overlap = 125
PHY-3002 : Step(326): len = 92212, overlap = 115.75
PHY-3002 : Step(327): len = 91821.8, overlap = 124.75
PHY-3002 : Step(328): len = 91543.1, overlap = 124.75
PHY-3002 : Step(329): len = 91296.3, overlap = 129.25
PHY-3002 : Step(330): len = 91344.4, overlap = 134
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000284888
PHY-3002 : Step(331): len = 91896.6, overlap = 133.75
PHY-3002 : Step(332): len = 92299, overlap = 133.75
PHY-3002 : Step(333): len = 92653.8, overlap = 129.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000435202
PHY-3002 : Step(334): len = 92875.5, overlap = 129.25
PHY-3002 : Step(335): len = 93280.2, overlap = 127
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000539225
PHY-3002 : Step(336): len = 93265.2, overlap = 129.25
PHY-3002 : Step(337): len = 93454.6, overlap = 129.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000555189
PHY-3002 : Step(338): len = 93547.4, overlap = 129.25
PHY-3002 : Step(339): len = 94054.3, overlap = 128.25
PHY-3002 : Step(340): len = 95103.2, overlap = 123
PHY-3002 : Step(341): len = 95261.4, overlap = 120.75
PHY-3002 : Step(342): len = 95258.1, overlap = 120.75
PHY-3002 : Step(343): len = 95273.5, overlap = 120.75
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.000662551
PHY-3002 : Step(344): len = 95341.2, overlap = 120.75
PHY-3002 : Step(345): len = 95672.8, overlap = 120.5
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.000823706
PHY-3002 : Step(346): len = 95678.1, overlap = 120.5
PHY-3002 : Step(347): len = 95880.3, overlap = 120.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.084326s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (92.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.943429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.04824e-06
PHY-3002 : Step(348): len = 109654, overlap = 51.25
PHY-3002 : Step(349): len = 108429, overlap = 52
PHY-3002 : Step(350): len = 106662, overlap = 51.25
PHY-3002 : Step(351): len = 106048, overlap = 51.5
PHY-3002 : Step(352): len = 105149, overlap = 51.5
PHY-3002 : Step(353): len = 104232, overlap = 52
PHY-3002 : Step(354): len = 103101, overlap = 52
PHY-3002 : Step(355): len = 102038, overlap = 51.5
PHY-3002 : Step(356): len = 101415, overlap = 52.25
PHY-3002 : Step(357): len = 100888, overlap = 53.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.09648e-06
PHY-3002 : Step(358): len = 100724, overlap = 53.25
PHY-3002 : Step(359): len = 100707, overlap = 53
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.6193e-05
PHY-3002 : Step(360): len = 101096, overlap = 53.5
PHY-3002 : Step(361): len = 101096, overlap = 53.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.943429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.32283e-06
PHY-3002 : Step(362): len = 101189, overlap = 75
PHY-3002 : Step(363): len = 101189, overlap = 75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.53219e-05
PHY-3002 : Step(364): len = 102095, overlap = 74
PHY-3002 : Step(365): len = 103565, overlap = 70.5
PHY-3002 : Step(366): len = 106244, overlap = 62.75
PHY-3002 : Step(367): len = 106168, overlap = 62.25
PHY-3002 : Step(368): len = 106515, overlap = 61.5
PHY-3002 : Step(369): len = 106906, overlap = 60.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.06439e-05
PHY-3002 : Step(370): len = 107339, overlap = 60
PHY-3002 : Step(371): len = 109118, overlap = 54.75
PHY-3002 : Step(372): len = 110927, overlap = 51.75
PHY-3002 : Step(373): len = 110925, overlap = 51
PHY-3002 : Step(374): len = 110807, overlap = 50.25
PHY-3002 : Step(375): len = 110858, overlap = 50
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.12877e-05
PHY-3002 : Step(376): len = 112492, overlap = 46.25
PHY-3002 : Step(377): len = 113902, overlap = 43.5
PHY-3002 : Step(378): len = 114187, overlap = 42.5
PHY-3002 : Step(379): len = 113988, overlap = 40.25
PHY-3002 : Step(380): len = 113956, overlap = 40
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000122575
PHY-3002 : Step(381): len = 115373, overlap = 39
PHY-3002 : Step(382): len = 116865, overlap = 32.75
PHY-3002 : Step(383): len = 117947, overlap = 31.25
PHY-3002 : Step(384): len = 117849, overlap = 29.5
PHY-3002 : Step(385): len = 117874, overlap = 30.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.924670s wall, 1.015625s user + 0.718750s system = 1.734375s CPU (187.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.943429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000264396
PHY-3002 : Step(386): len = 129350, overlap = 6
PHY-3002 : Step(387): len = 127410, overlap = 14.75
PHY-3002 : Step(388): len = 126013, overlap = 19.5
PHY-3002 : Step(389): len = 125049, overlap = 22.25
PHY-3002 : Step(390): len = 124658, overlap = 25
PHY-3002 : Step(391): len = 124310, overlap = 25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000528793
PHY-3002 : Step(392): len = 124927, overlap = 23.5
PHY-3002 : Step(393): len = 125096, overlap = 24.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00105759
PHY-3002 : Step(394): len = 125327, overlap = 25
PHY-3002 : Step(395): len = 125586, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040247s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.5%)

PHY-3001 : Legalized: Len = 129444, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : 15 instances has been re-located, deltaX = 15, deltaY = 9.
PHY-3001 : Final: Len = 129620, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 440488, over cnt = 113(0%), over = 137, worst = 3
PHY-1002 : len = 440960, over cnt = 81(0%), over = 99, worst = 3
PHY-1002 : len = 440464, over cnt = 48(0%), over = 56, worst = 2
PHY-1002 : len = 440472, over cnt = 29(0%), over = 33, worst = 2
PHY-1002 : len = 403624, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 403624, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 403624, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End global iterations;  3.042765s wall, 3.046875s user + 0.078125s system = 3.125000s CPU (102.7%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 984 has valid locations, 18 needs to be replaced
PHY-3001 : design contains 1070 instances, 940 slices, 68 macros(337 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 10812, tnet num: 2262, tinst num: 1070, tnode num: 11982, tedge num: 18720.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2262 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.020754s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (104.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 132400
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.942449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(396): len = 131798, overlap = 0
PHY-3002 : Step(397): len = 131657, overlap = 0
PHY-3002 : Step(398): len = 131657, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018863s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.942449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000136875
PHY-3002 : Step(399): len = 131301, overlap = 0
PHY-3002 : Step(400): len = 131292, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.942449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000243917
PHY-3002 : Step(401): len = 131344, overlap = 0.5
PHY-3002 : Step(402): len = 131344, overlap = 0.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000487833
PHY-3002 : Step(403): len = 131339, overlap = 0.5
PHY-3002 : Step(404): len = 131341, overlap = 0.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000966446
PHY-3002 : Step(405): len = 131412, overlap = 0.5
PHY-3002 : Step(406): len = 131412, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.165714s wall, 0.156250s user + 0.187500s system = 0.343750s CPU (207.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.942449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000546306
PHY-3002 : Step(407): len = 131360, overlap = 0.5
PHY-3002 : Step(408): len = 131360, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028920s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.0%)

PHY-3001 : Legalized: Len = 131427, Over = 0
PHY-3001 : Final: Len = 131427, Over = 0
RUN-1003 : finish command "place -eco" in  3.506849s wall, 4.500000s user + 1.375000s system = 5.875000s CPU (167.5%)

RUN-1004 : used memory is 490 MB, reserved memory is 467 MB, peak memory is 1057 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  39.451416s wall, 79.562500s user + 20.734375s system = 100.296875s CPU (254.2%)

RUN-1004 : used memory is 490 MB, reserved memory is 467 MB, peak memory is 1057 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 811 to 659
PHY-1001 : Pin misalignment score is improved from 659 to 649
PHY-1001 : Pin misalignment score is improved from 649 to 649
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1072 instances
RUN-1001 : 472 mslices, 468 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2264 nets
RUN-1001 : 1592 nets have 2 pins
RUN-1001 : 385 nets have [3 - 5] pins
RUN-1001 : 114 nets have [6 - 10] pins
RUN-1001 : 78 nets have [11 - 20] pins
RUN-1001 : 91 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 443224, over cnt = 115(0%), over = 143, worst = 3
PHY-1002 : len = 443568, over cnt = 88(0%), over = 106, worst = 3
PHY-1002 : len = 442512, over cnt = 61(0%), over = 71, worst = 2
PHY-1002 : len = 442576, over cnt = 28(0%), over = 33, worst = 2
PHY-1002 : len = 408552, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 408552, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 408552, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 408552, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End global iterations;  6.095715s wall, 6.187500s user + 0.031250s system = 6.218750s CPU (102.0%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 345 to 25
PHY-1001 : End pin swap;  0.181755s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (111.8%)

PHY-1001 : End global routing;  15.266422s wall, 15.359375s user + 0.156250s system = 15.515625s CPU (101.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 43472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 1.481290s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (102.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 59608, over cnt = 32(0%), over = 35, worst = 2
PHY-1001 : End Routed; 0.909308s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (101.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 59400, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.072544s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (129.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 59344, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.035013s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (89.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 59344, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 3; 0.024800s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (189.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 59344, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 4; 0.023007s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (271.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 59344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.019425s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (402.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 59344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 6; 0.016758s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 59344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.018238s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (171.3%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 59344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.021632s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (72.2%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 59344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.024758s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (189.3%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 59360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 10; 0.024637s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (63.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 655360, over cnt = 79(0%), over = 79, worst = 1
PHY-1001 : End Routed; 33.923077s wall, 38.000000s user + 1.375000s system = 39.375000s CPU (116.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 652200, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 1; 1.885698s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (101.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 651552, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.259933s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (102.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 651488, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 651488
PHY-1001 : End DR Iter 3; 0.090480s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (86.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  50.978835s wall, 54.156250s user + 2.796875s system = 56.953125s CPU (111.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  67.772486s wall, 71.046875s user + 2.953125s system = 74.000000s CPU (109.2%)

RUN-1004 : used memory is 532 MB, reserved memory is 509 MB, peak memory is 1057 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 1794   out of  19600    9.15%
#reg                  322   out of  19600    1.64%
#le                  1861
  #lut only          1539   out of   1861   82.70%
  #reg only            67   out of   1861    3.60%
  #lut&reg            255   out of   1861   13.70%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  4.289461s wall, 4.156250s user + 0.218750s system = 4.375000s CPU (102.0%)

RUN-1004 : used memory is 532 MB, reserved memory is 510 MB, peak memory is 1057 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 10812, tnet num: 2262, tinst num: 1070, tnode num: 11982, tedge num: 18720.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2262 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  5.155930s wall, 4.734375s user + 0.484375s system = 5.218750s CPU (101.2%)

RUN-1004 : used memory is 906 MB, reserved memory is 882 MB, peak memory is 1057 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1072
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2264, pip num: 31626
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2003 valid insts, and 82667 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  22.379749s wall, 138.187500s user + 0.718750s system = 138.906250s CPU (620.7%)

RUN-1004 : used memory is 939 MB, reserved memory is 914 MB, peak memory is 1057 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  7.534466s wall, 7.296875s user + 0.265625s system = 7.562500s CPU (100.4%)

RUN-1004 : used memory is 1065 MB, reserved memory is 1039 MB, peak memory is 1066 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.575452s wall, 1.359375s user + 0.390625s system = 1.750000s CPU (23.1%)

RUN-1004 : used memory is 1094 MB, reserved memory is 1069 MB, peak memory is 1094 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  16.083417s wall, 9.203125s user + 0.687500s system = 9.890625s CPU (61.5%)

RUN-1004 : used memory is 973 MB, reserved memory is 946 MB, peak memory is 1094 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-5007 WARNING: literal value truncated to fit in 4 bits in seg_4.v(73)
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-5007 WARNING: literal value truncated to fit in 4 bits in seg_4.v(73)
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module debounce in debounce.v(1)
HDL-1007 : elaborate module seg4 in seg_4.v(14)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[0]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[1]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "debounce"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "seg4"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model debounce
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model seg4
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 22 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4717/189 useful/useless nets, 4266/56 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_seg4/reg2_b1
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 941 distributor mux.
SYN-1016 : Merged 3331 instances.
SYN-1015 : Optimize round 1, 4623 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5110/233 useful/useless nets, 4670/2141 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2224 better
SYN-1014 : Optimize round 3
SYN-1032 : 5109/0 useful/useless nets, 4669/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.880436s wall, 5.593750s user + 0.109375s system = 5.703125s CPU (97.0%)

RUN-1004 : used memory is 467 MB, reserved memory is 466 MB, peak memory is 1094 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Gate Statistics
#Basic gates         3676
  #and               1969
  #nand                 0
  #or                 583
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                298
  #bufif1               1
  #MX21               516
  #FADD                 0
  #DFF                309
  #LATCH                0
#MACRO_ADD             73
#MACRO_EQ             240
#MACRO_MULT             1
#MACRO_MUX            674

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3366   |309    |316    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_rtl.db" in  3.152737s wall, 2.656250s user + 0.109375s system = 2.765625s CPU (87.7%)

RUN-1004 : used memory is 470 MB, reserved memory is 468 MB, peak memory is 1094 MB
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 62 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5777/1 useful/useless nets, 5081/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5560/0 useful/useless nets, 4864/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7886/0 useful/useless nets, 7258/0 useful/useless insts
SYN-1016 : Merged 1971 instances.
SYN-2501 : Optimize round 1, 3855 better
SYN-2501 : Optimize round 2
SYN-1032 : 5898/0 useful/useless nets, 5287/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 69 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 6 ROM instances
SYN-1032 : 8699/23 useful/useless nets, 8088/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29744, tnet num: 8686, tinst num: 8060, tnode num: 34274, tedge num: 45204.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.524321s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (100.5%)

RUN-1004 : used memory is 488 MB, reserved memory is 490 MB, peak memory is 1094 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8686 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1123 (3.79), #lev = 24 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   2.07 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6794 instances into 1034 LUTs, name keeping = 39%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2897/1 useful/useless nets, 2287/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 2894/0 useful/useless nets, 2284/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 312 DFF/LATCH to SEQ ...
SYN-4009 : Pack 29 carry chain into lslice
SYN-4007 : Packing 450 adder to BLE ...
SYN-4008 : Packed 450 adder and 7 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1035 LUT to BLE ...
SYN-4008 : Packed 1035 LUT and 175 SEQ to BLE.
SYN-4003 : Packing 130 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (130 nodes)...
SYN-4004 : #1: Packed 61 SEQ (1200 nodes)...
SYN-4005 : Packed 61 SEQ with LUT/SLICE
SYN-4006 : 817 single LUT's are left
SYN-4006 : 69 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1104/1570 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 1782   out of  19600    9.09%
#reg                  312   out of  19600    1.59%
#le                  1839
  #lut only          1527   out of   1839   83.03%
  #reg only            57   out of   1839    3.10%
  #lut&reg            255   out of   1839   13.87%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |1839  |1782  |312   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  15.429248s wall, 15.031250s user + 0.218750s system = 15.250000s CPU (98.8%)

RUN-1004 : used memory is 510 MB, reserved memory is 509 MB, peak memory is 1094 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  4.178797s wall, 3.984375s user + 0.187500s system = 4.171875s CPU (99.8%)

RUN-1004 : used memory is 511 MB, reserved memory is 509 MB, peak memory is 1094 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (100 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 14 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 9 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1056 instances
RUN-1001 : 462 mslices, 462 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2248 nets
RUN-1001 : 1597 nets have 2 pins
RUN-1001 : 385 nets have [3 - 5] pins
RUN-1001 : 109 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 84 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1054 instances, 924 slices, 68 macros(337 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 10722, tnet num: 2246, tinst num: 1054, tnode num: 11842, tedge num: 18584.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2246 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.954549s wall, 0.921875s user + 0.062500s system = 0.984375s CPU (103.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 684371
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.943429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(409): len = 570308, overlap = 139.5
PHY-3002 : Step(410): len = 504057, overlap = 139.5
PHY-3002 : Step(411): len = 460824, overlap = 137.25
PHY-3002 : Step(412): len = 431366, overlap = 135
PHY-3002 : Step(413): len = 409162, overlap = 137.25
PHY-3002 : Step(414): len = 388804, overlap = 137.25
PHY-3002 : Step(415): len = 369508, overlap = 135
PHY-3002 : Step(416): len = 352036, overlap = 135
PHY-3002 : Step(417): len = 336268, overlap = 139.5
PHY-3002 : Step(418): len = 321226, overlap = 139.5
PHY-3002 : Step(419): len = 306439, overlap = 139.5
PHY-3002 : Step(420): len = 292606, overlap = 139.5
PHY-3002 : Step(421): len = 279599, overlap = 139.5
PHY-3002 : Step(422): len = 267444, overlap = 139.5
PHY-3002 : Step(423): len = 255419, overlap = 139.5
PHY-3002 : Step(424): len = 243623, overlap = 139.5
PHY-3002 : Step(425): len = 232910, overlap = 139.75
PHY-3002 : Step(426): len = 222003, overlap = 141.25
PHY-3002 : Step(427): len = 211403, overlap = 141
PHY-3002 : Step(428): len = 201847, overlap = 143.75
PHY-3002 : Step(429): len = 192173, overlap = 144.25
PHY-3002 : Step(430): len = 181903, overlap = 143.75
PHY-3002 : Step(431): len = 173019, overlap = 143.5
PHY-3002 : Step(432): len = 164589, overlap = 143.5
PHY-3002 : Step(433): len = 155147, overlap = 143.25
PHY-3002 : Step(434): len = 146890, overlap = 142.75
PHY-3002 : Step(435): len = 137874, overlap = 142.5
PHY-3002 : Step(436): len = 130677, overlap = 143.5
PHY-3002 : Step(437): len = 123142, overlap = 143.5
PHY-3002 : Step(438): len = 115348, overlap = 147.25
PHY-3002 : Step(439): len = 108181, overlap = 149.75
PHY-3002 : Step(440): len = 100516, overlap = 152.25
PHY-3002 : Step(441): len = 95201.8, overlap = 153
PHY-3002 : Step(442): len = 88688, overlap = 154.75
PHY-3002 : Step(443): len = 79890.4, overlap = 158.5
PHY-3002 : Step(444): len = 74736.6, overlap = 161
PHY-3002 : Step(445): len = 70793.1, overlap = 164
PHY-3002 : Step(446): len = 60900, overlap = 178.25
PHY-3002 : Step(447): len = 56316.4, overlap = 180.75
PHY-3002 : Step(448): len = 53965.8, overlap = 183.25
PHY-3002 : Step(449): len = 46369.1, overlap = 201.5
PHY-3002 : Step(450): len = 44921.8, overlap = 202.5
PHY-3002 : Step(451): len = 43042.1, overlap = 203
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.19799e-07
PHY-3002 : Step(452): len = 44158.6, overlap = 203.75
PHY-3002 : Step(453): len = 53374.4, overlap = 207
PHY-3002 : Step(454): len = 54364.7, overlap = 204.5
PHY-3002 : Step(455): len = 48503.2, overlap = 198.75
PHY-3002 : Step(456): len = 47221.9, overlap = 200.75
PHY-3002 : Step(457): len = 47448.6, overlap = 199.75
PHY-3002 : Step(458): len = 48144.9, overlap = 201.75
PHY-3002 : Step(459): len = 48034.2, overlap = 200.5
PHY-3002 : Step(460): len = 47192.7, overlap = 200.25
PHY-3002 : Step(461): len = 46449.1, overlap = 204.75
PHY-3002 : Step(462): len = 45596.3, overlap = 200.75
PHY-3002 : Step(463): len = 45012.9, overlap = 201
PHY-3002 : Step(464): len = 45063.2, overlap = 201.5
PHY-3002 : Step(465): len = 45391.8, overlap = 201.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.6396e-06
PHY-3002 : Step(466): len = 48081.2, overlap = 201.75
PHY-3002 : Step(467): len = 49631.2, overlap = 206.25
PHY-3002 : Step(468): len = 51686.3, overlap = 210
PHY-3002 : Step(469): len = 52391.8, overlap = 207.5
PHY-3002 : Step(470): len = 52229.2, overlap = 200.25
PHY-3002 : Step(471): len = 51944, overlap = 197.75
PHY-3002 : Step(472): len = 51487.2, overlap = 194
PHY-3002 : Step(473): len = 50819.3, overlap = 192.75
PHY-3002 : Step(474): len = 50256.3, overlap = 192.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.2792e-06
PHY-3002 : Step(475): len = 54879.4, overlap = 192.75
PHY-3002 : Step(476): len = 58733.5, overlap = 182.75
PHY-3002 : Step(477): len = 59049.9, overlap = 179.75
PHY-3002 : Step(478): len = 58410.9, overlap = 175
PHY-3002 : Step(479): len = 58135.8, overlap = 166.25
PHY-3002 : Step(480): len = 58566.4, overlap = 162
PHY-3002 : Step(481): len = 58779.7, overlap = 165.75
PHY-3002 : Step(482): len = 58470.8, overlap = 166
PHY-3002 : Step(483): len = 58502.2, overlap = 170.25
PHY-3002 : Step(484): len = 59032.5, overlap = 173.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.55839e-06
PHY-3002 : Step(485): len = 63524.2, overlap = 176
PHY-3002 : Step(486): len = 65530.2, overlap = 177.75
PHY-3002 : Step(487): len = 65321.4, overlap = 178
PHY-3002 : Step(488): len = 65419.5, overlap = 162.75
PHY-3002 : Step(489): len = 66638.7, overlap = 167
PHY-3002 : Step(490): len = 66911.1, overlap = 162.75
PHY-3002 : Step(491): len = 66519.6, overlap = 167.25
PHY-3002 : Step(492): len = 65771.1, overlap = 174.25
PHY-3002 : Step(493): len = 65345.2, overlap = 169.75
PHY-3002 : Step(494): len = 65354.7, overlap = 167.25
PHY-3002 : Step(495): len = 65229.5, overlap = 166.75
PHY-3002 : Step(496): len = 65520.5, overlap = 166.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.31168e-05
PHY-3002 : Step(497): len = 69564.6, overlap = 162.25
PHY-3002 : Step(498): len = 71906.4, overlap = 162
PHY-3002 : Step(499): len = 73070.6, overlap = 160.75
PHY-3002 : Step(500): len = 73004.5, overlap = 141.75
PHY-3002 : Step(501): len = 72510.8, overlap = 146
PHY-3002 : Step(502): len = 72476.9, overlap = 148.5
PHY-3002 : Step(503): len = 73081.5, overlap = 144.5
PHY-3002 : Step(504): len = 73380.7, overlap = 144.25
PHY-3002 : Step(505): len = 73650, overlap = 144.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.62336e-05
PHY-3002 : Step(506): len = 76587.5, overlap = 144.5
PHY-3002 : Step(507): len = 78004.7, overlap = 144.25
PHY-3002 : Step(508): len = 78130.4, overlap = 149.25
PHY-3002 : Step(509): len = 78346.1, overlap = 144.75
PHY-3002 : Step(510): len = 79007.6, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.24671e-05
PHY-3002 : Step(511): len = 81674.3, overlap = 144.75
PHY-3002 : Step(512): len = 84354.3, overlap = 140
PHY-3002 : Step(513): len = 85291.6, overlap = 139.75
PHY-3002 : Step(514): len = 84850.2, overlap = 137.5
PHY-3002 : Step(515): len = 84383.5, overlap = 137.25
PHY-3002 : Step(516): len = 85023.2, overlap = 135
PHY-3002 : Step(517): len = 85757.3, overlap = 135
PHY-3002 : Step(518): len = 86144.6, overlap = 133
PHY-3002 : Step(519): len = 86332.9, overlap = 124
PHY-3002 : Step(520): len = 86290.5, overlap = 119.75
PHY-3002 : Step(521): len = 86134.1, overlap = 121.5
PHY-3002 : Step(522): len = 85962.6, overlap = 130.25
PHY-3002 : Step(523): len = 85722.1, overlap = 132.5
PHY-3002 : Step(524): len = 85924.9, overlap = 130
PHY-3002 : Step(525): len = 86258.8, overlap = 130
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000104934
PHY-3002 : Step(526): len = 87863.7, overlap = 127.5
PHY-3002 : Step(527): len = 88694, overlap = 127.5
PHY-3002 : Step(528): len = 88631.5, overlap = 127.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000177446
PHY-3002 : Step(529): len = 89521.3, overlap = 122.75
PHY-3002 : Step(530): len = 90969.3, overlap = 125
PHY-3002 : Step(531): len = 92212, overlap = 115.75
PHY-3002 : Step(532): len = 91821.8, overlap = 124.75
PHY-3002 : Step(533): len = 91543.1, overlap = 124.75
PHY-3002 : Step(534): len = 91296.3, overlap = 129.25
PHY-3002 : Step(535): len = 91344.4, overlap = 134
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000284888
PHY-3002 : Step(536): len = 91896.6, overlap = 133.75
PHY-3002 : Step(537): len = 92299, overlap = 133.75
PHY-3002 : Step(538): len = 92653.8, overlap = 129.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000435202
PHY-3002 : Step(539): len = 92875.5, overlap = 129.25
PHY-3002 : Step(540): len = 93280.2, overlap = 127
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000539225
PHY-3002 : Step(541): len = 93265.2, overlap = 129.25
PHY-3002 : Step(542): len = 93454.6, overlap = 129.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000555189
PHY-3002 : Step(543): len = 93547.4, overlap = 129.25
PHY-3002 : Step(544): len = 94054.3, overlap = 128.25
PHY-3002 : Step(545): len = 95103.2, overlap = 123
PHY-3002 : Step(546): len = 95261.4, overlap = 120.75
PHY-3002 : Step(547): len = 95258.1, overlap = 120.75
PHY-3002 : Step(548): len = 95273.5, overlap = 120.75
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.000662551
PHY-3002 : Step(549): len = 95341.2, overlap = 120.75
PHY-3002 : Step(550): len = 95672.8, overlap = 120.5
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.000823706
PHY-3002 : Step(551): len = 95678.1, overlap = 120.5
PHY-3002 : Step(552): len = 95880.3, overlap = 120.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.084862s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (128.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.943429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.04824e-06
PHY-3002 : Step(553): len = 109654, overlap = 51.25
PHY-3002 : Step(554): len = 108429, overlap = 52
PHY-3002 : Step(555): len = 106662, overlap = 51.25
PHY-3002 : Step(556): len = 106048, overlap = 51.5
PHY-3002 : Step(557): len = 105149, overlap = 51.5
PHY-3002 : Step(558): len = 104232, overlap = 52
PHY-3002 : Step(559): len = 103101, overlap = 52
PHY-3002 : Step(560): len = 102038, overlap = 51.5
PHY-3002 : Step(561): len = 101415, overlap = 52.25
PHY-3002 : Step(562): len = 100888, overlap = 53.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.09648e-06
PHY-3002 : Step(563): len = 100724, overlap = 53.25
PHY-3002 : Step(564): len = 100707, overlap = 53
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.6193e-05
PHY-3002 : Step(565): len = 101096, overlap = 53.5
PHY-3002 : Step(566): len = 101096, overlap = 53.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.943429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.32283e-06
PHY-3002 : Step(567): len = 101189, overlap = 75
PHY-3002 : Step(568): len = 101189, overlap = 75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.53219e-05
PHY-3002 : Step(569): len = 102095, overlap = 74
PHY-3002 : Step(570): len = 103565, overlap = 70.5
PHY-3002 : Step(571): len = 106244, overlap = 62.75
PHY-3002 : Step(572): len = 106168, overlap = 62.25
PHY-3002 : Step(573): len = 106515, overlap = 61.5
PHY-3002 : Step(574): len = 106906, overlap = 60.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.06439e-05
PHY-3002 : Step(575): len = 107339, overlap = 60
PHY-3002 : Step(576): len = 109118, overlap = 54.75
PHY-3002 : Step(577): len = 110927, overlap = 51.75
PHY-3002 : Step(578): len = 110925, overlap = 51
PHY-3002 : Step(579): len = 110807, overlap = 50.25
PHY-3002 : Step(580): len = 110858, overlap = 50
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.12877e-05
PHY-3002 : Step(581): len = 112492, overlap = 46.25
PHY-3002 : Step(582): len = 113902, overlap = 43.5
PHY-3002 : Step(583): len = 114187, overlap = 42.5
PHY-3002 : Step(584): len = 113988, overlap = 40.25
PHY-3002 : Step(585): len = 113956, overlap = 40
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000122575
PHY-3002 : Step(586): len = 115373, overlap = 39
PHY-3002 : Step(587): len = 116865, overlap = 32.75
PHY-3002 : Step(588): len = 117947, overlap = 31.25
PHY-3002 : Step(589): len = 117849, overlap = 29.5
PHY-3002 : Step(590): len = 117874, overlap = 30.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.933466s wall, 0.906250s user + 0.640625s system = 1.546875s CPU (165.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.943429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000264396
PHY-3002 : Step(591): len = 129350, overlap = 6
PHY-3002 : Step(592): len = 127410, overlap = 14.75
PHY-3002 : Step(593): len = 126013, overlap = 19.5
PHY-3002 : Step(594): len = 125049, overlap = 22.25
PHY-3002 : Step(595): len = 124658, overlap = 25
PHY-3002 : Step(596): len = 124310, overlap = 25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000528793
PHY-3002 : Step(597): len = 124927, overlap = 23.5
PHY-3002 : Step(598): len = 125096, overlap = 24.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00105759
PHY-3002 : Step(599): len = 125327, overlap = 25
PHY-3002 : Step(600): len = 125586, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041368s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (113.3%)

PHY-3001 : Legalized: Len = 129444, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : 15 instances has been re-located, deltaX = 15, deltaY = 9.
PHY-3001 : Final: Len = 129620, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 440488, over cnt = 113(0%), over = 137, worst = 3
PHY-1002 : len = 440960, over cnt = 81(0%), over = 99, worst = 3
PHY-1002 : len = 440464, over cnt = 48(0%), over = 56, worst = 2
PHY-1002 : len = 440472, over cnt = 29(0%), over = 33, worst = 2
PHY-1002 : len = 403624, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 403624, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 403624, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End global iterations;  3.059530s wall, 2.953125s user + 0.093750s system = 3.046875s CPU (99.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 984 has valid locations, 18 needs to be replaced
PHY-3001 : design contains 1070 instances, 940 slices, 68 macros(337 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 10812, tnet num: 2262, tinst num: 1070, tnode num: 11982, tedge num: 18720.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2262 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.024399s wall, 1.031250s user + 0.046875s system = 1.078125s CPU (105.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 132400
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.942449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(601): len = 131798, overlap = 0
PHY-3002 : Step(602): len = 131657, overlap = 0
PHY-3002 : Step(603): len = 131657, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018249s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (256.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.942449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000136875
PHY-3002 : Step(604): len = 131301, overlap = 0
PHY-3002 : Step(605): len = 131292, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.942449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000243917
PHY-3002 : Step(606): len = 131344, overlap = 0.5
PHY-3002 : Step(607): len = 131344, overlap = 0.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000487833
PHY-3002 : Step(608): len = 131339, overlap = 0.5
PHY-3002 : Step(609): len = 131341, overlap = 0.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000966446
PHY-3002 : Step(610): len = 131412, overlap = 0.5
PHY-3002 : Step(611): len = 131412, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.167963s wall, 0.187500s user + 0.125000s system = 0.312500s CPU (186.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.942449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000546306
PHY-3002 : Step(612): len = 131360, overlap = 0.5
PHY-3002 : Step(613): len = 131360, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028940s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.0%)

PHY-3001 : Legalized: Len = 131427, Over = 0
PHY-3001 : Final: Len = 131427, Over = 0
RUN-1003 : finish command "place -eco" in  3.494279s wall, 3.953125s user + 1.171875s system = 5.125000s CPU (146.7%)

RUN-1004 : used memory is 519 MB, reserved memory is 517 MB, peak memory is 1094 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  39.713593s wall, 80.171875s user + 20.015625s system = 100.187500s CPU (252.3%)

RUN-1004 : used memory is 519 MB, reserved memory is 517 MB, peak memory is 1094 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 811 to 659
PHY-1001 : Pin misalignment score is improved from 659 to 649
PHY-1001 : Pin misalignment score is improved from 649 to 649
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1072 instances
RUN-1001 : 472 mslices, 468 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2264 nets
RUN-1001 : 1592 nets have 2 pins
RUN-1001 : 385 nets have [3 - 5] pins
RUN-1001 : 114 nets have [6 - 10] pins
RUN-1001 : 78 nets have [11 - 20] pins
RUN-1001 : 91 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 443224, over cnt = 115(0%), over = 143, worst = 3
PHY-1002 : len = 443568, over cnt = 88(0%), over = 106, worst = 3
PHY-1002 : len = 442512, over cnt = 61(0%), over = 71, worst = 2
PHY-1002 : len = 442576, over cnt = 28(0%), over = 33, worst = 2
PHY-1002 : len = 408552, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 408552, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 408552, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 408552, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End global iterations;  6.148463s wall, 6.234375s user + 0.062500s system = 6.296875s CPU (102.4%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 345 to 25
PHY-1001 : End pin swap;  0.196199s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (95.6%)

PHY-1001 : End global routing;  15.406424s wall, 15.546875s user + 0.109375s system = 15.656250s CPU (101.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 43472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 1.489926s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 59608, over cnt = 32(0%), over = 35, worst = 2
PHY-1001 : End Routed; 0.909460s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (101.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 59400, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.072291s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (129.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 59344, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.034954s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 59344, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 3; 0.027676s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 59344, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 4; 0.023144s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (202.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 59344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.019680s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 59344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 6; 0.017241s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (181.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 59344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.018299s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 59344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.023402s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (200.3%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 59344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.025397s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (184.6%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 59360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 10; 0.024394s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (192.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 655360, over cnt = 79(0%), over = 79, worst = 1
PHY-1001 : End Routed; 33.739056s wall, 37.453125s user + 0.984375s system = 38.437500s CPU (113.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 652200, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 1; 1.874452s wall, 1.875000s user + 0.046875s system = 1.921875s CPU (102.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 651552, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.269483s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (116.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 651488, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 651488
PHY-1001 : End DR Iter 3; 0.090108s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (121.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  50.679630s wall, 53.328125s user + 2.281250s system = 55.609375s CPU (109.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  67.588713s wall, 70.328125s user + 2.421875s system = 72.750000s CPU (107.6%)

RUN-1004 : used memory is 564 MB, reserved memory is 555 MB, peak memory is 1094 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 1794   out of  19600    9.15%
#reg                  322   out of  19600    1.64%
#le                  1861
  #lut only          1539   out of   1861   82.70%
  #reg only            67   out of   1861    3.60%
  #lut&reg            255   out of   1861   13.70%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  4.330202s wall, 4.171875s user + 0.218750s system = 4.390625s CPU (101.4%)

RUN-1004 : used memory is 564 MB, reserved memory is 555 MB, peak memory is 1094 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 10812, tnet num: 2262, tinst num: 1070, tnode num: 11982, tedge num: 18720.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2262 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  5.606135s wall, 5.234375s user + 0.421875s system = 5.656250s CPU (100.9%)

RUN-1004 : used memory is 915 MB, reserved memory is 910 MB, peak memory is 1094 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1072
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2264, pip num: 31626
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2003 valid insts, and 82667 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  22.253426s wall, 137.656250s user + 0.593750s system = 138.250000s CPU (621.3%)

RUN-1004 : used memory is 940 MB, reserved memory is 935 MB, peak memory is 1094 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  7.370142s wall, 7.109375s user + 0.218750s system = 7.328125s CPU (99.4%)

RUN-1004 : used memory is 1070 MB, reserved memory is 1063 MB, peak memory is 1094 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.580153s wall, 1.265625s user + 0.281250s system = 1.546875s CPU (20.4%)

RUN-1004 : used memory is 1099 MB, reserved memory is 1094 MB, peak memory is 1100 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  15.929568s wall, 8.937500s user + 0.562500s system = 9.500000s CPU (59.6%)

RUN-1004 : used memory is 985 MB, reserved memory is 973 MB, peak memory is 1100 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-5007 WARNING: literal value truncated to fit in 4 bits in seg_4.v(73)
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-5007 WARNING: literal value truncated to fit in 4 bits in seg_4.v(73)
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module debounce in debounce.v(1)
HDL-1007 : elaborate module seg4 in seg_4.v(14)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[0]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[1]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "debounce"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "seg4"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model debounce
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model seg4
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 22 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4978/189 useful/useless nets, 4437/56 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_seg4/reg2_b1
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 941 distributor mux.
SYN-1016 : Merged 3331 instances.
SYN-1015 : Optimize round 1, 4615 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5379/221 useful/useless nets, 4849/2141 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2224 better
SYN-1014 : Optimize round 3
SYN-1032 : 5378/0 useful/useless nets, 4848/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.942937s wall, 5.500000s user + 0.171875s system = 5.671875s CPU (95.4%)

RUN-1004 : used memory is 503 MB, reserved memory is 496 MB, peak memory is 1100 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Gate Statistics
#Basic gates         3676
  #and               1969
  #nand                 0
  #or                 583
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                298
  #bufif1               1
  #MX21               516
  #FADD                 0
  #DFF                309
  #LATCH                0
#MACRO_ADD            100
#MACRO_EQ             240
#MACRO_MULT             1
#MACRO_MUX            826

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3366   |309    |343    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_rtl.db" in  2.922507s wall, 2.781250s user + 0.109375s system = 2.890625s CPU (98.9%)

RUN-1004 : used memory is 508 MB, reserved memory is 500 MB, peak memory is 1100 MB
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 62 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6046/1 useful/useless nets, 5260/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5829/0 useful/useless nets, 5043/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 8146/0 useful/useless nets, 7437/0 useful/useless insts
SYN-1016 : Merged 1971 instances.
SYN-2501 : Optimize round 1, 3855 better
SYN-2501 : Optimize round 2
SYN-1032 : 6158/0 useful/useless nets, 5466/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 96 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 6 ROM instances
SYN-1032 : 9157/23 useful/useless nets, 8465/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 30991, tnet num: 9126, tinst num: 8419, tnode num: 35521, tedge num: 46964.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.618069s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (101.4%)

RUN-1004 : used memory is 518 MB, reserved memory is 514 MB, peak memory is 1100 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9126 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1241 (3.76), #lev = 24 (4.17)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   2.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6946 instances into 1157 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 14 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3299/1 useful/useless nets, 2608/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 3296/0 useful/useless nets, 2605/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 312 DFF/LATCH to SEQ ...
SYN-4009 : Pack 38 carry chain into lslice
SYN-4007 : Packing 585 adder to BLE ...
SYN-4008 : Packed 585 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1149 LUT to BLE ...
SYN-4008 : Packed 1149 LUT and 183 SEQ to BLE.
SYN-4003 : Packing 128 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (128 nodes)...
SYN-4004 : #1: Packed 57 SEQ (1220 nodes)...
SYN-4005 : Packed 57 SEQ with LUT/SLICE
SYN-4006 : 925 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1220/1776 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2042   out of  19600   10.42%
#reg                  312   out of  19600    1.59%
#le                  2103
  #lut only          1791   out of   2103   85.16%
  #reg only            61   out of   2103    2.90%
  #lut&reg            251   out of   2103   11.94%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |2103  |2042  |312   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  16.104245s wall, 15.609375s user + 0.390625s system = 16.000000s CPU (99.4%)

RUN-1004 : used memory is 545 MB, reserved memory is 542 MB, peak memory is 1100 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  4.427182s wall, 4.250000s user + 0.125000s system = 4.375000s CPU (98.8%)

RUN-1004 : used memory is 545 MB, reserved memory is 543 MB, peak memory is 1100 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (101 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 9 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1187 instances
RUN-1001 : 527 mslices, 528 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2529 nets
RUN-1001 : 1793 nets have 2 pins
RUN-1001 : 473 nets have [3 - 5] pins
RUN-1001 : 99 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 76 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1185 instances, 1055 slices, 95 macros(427 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11438, tnet num: 2527, tinst num: 1185, tnode num: 12560, tedge num: 19665.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 107 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2527 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.109754s wall, 1.171875s user + 0.046875s system = 1.218750s CPU (109.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 746093
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.935408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(614): len = 606094, overlap = 139.5
PHY-3002 : Step(615): len = 532171, overlap = 139.5
PHY-3002 : Step(616): len = 485008, overlap = 139.5
PHY-3002 : Step(617): len = 447658, overlap = 137.25
PHY-3002 : Step(618): len = 413449, overlap = 137.25
PHY-3002 : Step(619): len = 381642, overlap = 137.25
PHY-3002 : Step(620): len = 351768, overlap = 137.25
PHY-3002 : Step(621): len = 326453, overlap = 135
PHY-3002 : Step(622): len = 298534, overlap = 135.5
PHY-3002 : Step(623): len = 274764, overlap = 137.5
PHY-3002 : Step(624): len = 255704, overlap = 138.5
PHY-3002 : Step(625): len = 232879, overlap = 141.5
PHY-3002 : Step(626): len = 210584, overlap = 139.5
PHY-3002 : Step(627): len = 194840, overlap = 143.75
PHY-3002 : Step(628): len = 176310, overlap = 141
PHY-3002 : Step(629): len = 155940, overlap = 146.5
PHY-3002 : Step(630): len = 142365, overlap = 146
PHY-3002 : Step(631): len = 129787, overlap = 149
PHY-3002 : Step(632): len = 112713, overlap = 152
PHY-3002 : Step(633): len = 100395, overlap = 162
PHY-3002 : Step(634): len = 90615.2, overlap = 166.25
PHY-3002 : Step(635): len = 79568.8, overlap = 174.5
PHY-3002 : Step(636): len = 70715.6, overlap = 182.75
PHY-3002 : Step(637): len = 63741.7, overlap = 188.25
PHY-3002 : Step(638): len = 59965.9, overlap = 194.75
PHY-3002 : Step(639): len = 51374.8, overlap = 206.5
PHY-3002 : Step(640): len = 49973.7, overlap = 207.25
PHY-3002 : Step(641): len = 46471.1, overlap = 210.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.24357e-06
PHY-3002 : Step(642): len = 51628.1, overlap = 211.75
PHY-3002 : Step(643): len = 70590.9, overlap = 200.5
PHY-3002 : Step(644): len = 72783.4, overlap = 196.75
PHY-3002 : Step(645): len = 66259.3, overlap = 194.25
PHY-3002 : Step(646): len = 64521.7, overlap = 193.75
PHY-3002 : Step(647): len = 59770.8, overlap = 194.25
PHY-3002 : Step(648): len = 57644.7, overlap = 175.75
PHY-3002 : Step(649): len = 56659.2, overlap = 181
PHY-3002 : Step(650): len = 56455.3, overlap = 182
PHY-3002 : Step(651): len = 56101.5, overlap = 186.25
PHY-3002 : Step(652): len = 54685.7, overlap = 187.25
PHY-3002 : Step(653): len = 53325.8, overlap = 180.25
PHY-3002 : Step(654): len = 52428, overlap = 181.5
PHY-3002 : Step(655): len = 51903.6, overlap = 181.25
PHY-3002 : Step(656): len = 52030.3, overlap = 178.75
PHY-3002 : Step(657): len = 52465.8, overlap = 174.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.48715e-06
PHY-3002 : Step(658): len = 56967.2, overlap = 181.5
PHY-3002 : Step(659): len = 58510.6, overlap = 180.25
PHY-3002 : Step(660): len = 58530.1, overlap = 174.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.97429e-06
PHY-3002 : Step(661): len = 62081.6, overlap = 173
PHY-3002 : Step(662): len = 65346.6, overlap = 168
PHY-3002 : Step(663): len = 65949.3, overlap = 162
PHY-3002 : Step(664): len = 64182, overlap = 161.25
PHY-3002 : Step(665): len = 62921.3, overlap = 157.5
PHY-3002 : Step(666): len = 63311.9, overlap = 152.75
PHY-3002 : Step(667): len = 64867.3, overlap = 165.5
PHY-3002 : Step(668): len = 65475.4, overlap = 164.75
PHY-3002 : Step(669): len = 65062.5, overlap = 158
PHY-3002 : Step(670): len = 64539.9, overlap = 160.5
PHY-3002 : Step(671): len = 64937.5, overlap = 155.75
PHY-3002 : Step(672): len = 65620.6, overlap = 154.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.94859e-06
PHY-3002 : Step(673): len = 68342.2, overlap = 157.25
PHY-3002 : Step(674): len = 70631.5, overlap = 158.5
PHY-3002 : Step(675): len = 71697.1, overlap = 156
PHY-3002 : Step(676): len = 71295, overlap = 152.75
PHY-3002 : Step(677): len = 71053.4, overlap = 153.75
PHY-3002 : Step(678): len = 71287.6, overlap = 157
PHY-3002 : Step(679): len = 71963.4, overlap = 160.5
PHY-3002 : Step(680): len = 72344.2, overlap = 165.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.98972e-05
PHY-3002 : Step(681): len = 74246.3, overlap = 158.5
PHY-3002 : Step(682): len = 76496.6, overlap = 151
PHY-3002 : Step(683): len = 78386.6, overlap = 147.75
PHY-3002 : Step(684): len = 80569.9, overlap = 145
PHY-3002 : Step(685): len = 80641.8, overlap = 145.75
PHY-3002 : Step(686): len = 79700.4, overlap = 147
PHY-3002 : Step(687): len = 79019.8, overlap = 147.25
PHY-3002 : Step(688): len = 78281.7, overlap = 143.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.84438e-05
PHY-3002 : Step(689): len = 79921.1, overlap = 145.5
PHY-3002 : Step(690): len = 82045.3, overlap = 141.25
PHY-3002 : Step(691): len = 82175, overlap = 141.25
PHY-3002 : Step(692): len = 82112.6, overlap = 139.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.87153e-05
PHY-3002 : Step(693): len = 83018.8, overlap = 141.5
PHY-3002 : Step(694): len = 84637.8, overlap = 130.5
PHY-3002 : Step(695): len = 87190.9, overlap = 120.5
PHY-3002 : Step(696): len = 87084.4, overlap = 121
PHY-3002 : Step(697): len = 86899.7, overlap = 115.75
PHY-3002 : Step(698): len = 86707.3, overlap = 118.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 9.76852e-05
PHY-3002 : Step(699): len = 87664.5, overlap = 118.25
PHY-3002 : Step(700): len = 88579.3, overlap = 115.5
PHY-3002 : Step(701): len = 90072, overlap = 113.25
PHY-3002 : Step(702): len = 90304.7, overlap = 114.75
PHY-3002 : Step(703): len = 89965, overlap = 114
PHY-3002 : Step(704): len = 89719.7, overlap = 113.5
PHY-3002 : Step(705): len = 89767.1, overlap = 109.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000150819
PHY-3002 : Step(706): len = 90191.3, overlap = 109
PHY-3002 : Step(707): len = 90655.3, overlap = 108.75
PHY-3002 : Step(708): len = 90830.3, overlap = 103
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000225949
PHY-3002 : Step(709): len = 91012.8, overlap = 106.75
PHY-3002 : Step(710): len = 91336.9, overlap = 102
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049219s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (158.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.21632e-06
PHY-3002 : Step(711): len = 113246, overlap = 46.75
PHY-3002 : Step(712): len = 112863, overlap = 47.25
PHY-3002 : Step(713): len = 111700, overlap = 44.75
PHY-3002 : Step(714): len = 111208, overlap = 44.25
PHY-3002 : Step(715): len = 110211, overlap = 45.25
PHY-3002 : Step(716): len = 109622, overlap = 45.5
PHY-3002 : Step(717): len = 109026, overlap = 47
PHY-3002 : Step(718): len = 108597, overlap = 49
PHY-3002 : Step(719): len = 107525, overlap = 51.5
PHY-3002 : Step(720): len = 106357, overlap = 50
PHY-3002 : Step(721): len = 105916, overlap = 50.5
PHY-3002 : Step(722): len = 105140, overlap = 54.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.43264e-06
PHY-3002 : Step(723): len = 104803, overlap = 55.25
PHY-3002 : Step(724): len = 104901, overlap = 55
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.86528e-06
PHY-3002 : Step(725): len = 105073, overlap = 53.5
PHY-3002 : Step(726): len = 105221, overlap = 53.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.42827e-05
PHY-3002 : Step(727): len = 105724, overlap = 53.5
PHY-3002 : Step(728): len = 106732, overlap = 52.75
PHY-3002 : Step(729): len = 108643, overlap = 53.25
PHY-3002 : Step(730): len = 109336, overlap = 53.5
PHY-3002 : Step(731): len = 110141, overlap = 54.75
PHY-3002 : Step(732): len = 110586, overlap = 51
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.85653e-05
PHY-3002 : Step(733): len = 110461, overlap = 51
PHY-3002 : Step(734): len = 110560, overlap = 50.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.63349e-05
PHY-3002 : Step(735): len = 112411, overlap = 50
PHY-3002 : Step(736): len = 113847, overlap = 50.25
PHY-3002 : Step(737): len = 114159, overlap = 47.75
PHY-3002 : Step(738): len = 116002, overlap = 42.25
PHY-3002 : Step(739): len = 117579, overlap = 43
PHY-3002 : Step(740): len = 117197, overlap = 41.75
PHY-3002 : Step(741): len = 117287, overlap = 42.5
PHY-3002 : Step(742): len = 117220, overlap = 41.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00011267
PHY-3002 : Step(743): len = 117723, overlap = 39
PHY-3002 : Step(744): len = 119071, overlap = 36.25
PHY-3002 : Step(745): len = 120672, overlap = 34.25
PHY-3002 : Step(746): len = 121081, overlap = 34.25
PHY-3002 : Step(747): len = 121173, overlap = 30.5
PHY-3002 : Step(748): len = 121166, overlap = 29.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00022534
PHY-3002 : Step(749): len = 122122, overlap = 26.5
PHY-3002 : Step(750): len = 122583, overlap = 26.5
PHY-3002 : Step(751): len = 123285, overlap = 24.25
PHY-3002 : Step(752): len = 123753, overlap = 23.25
PHY-3002 : Step(753): len = 123897, overlap = 23.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.97087e-05
PHY-3002 : Step(754): len = 123916, overlap = 45
PHY-3002 : Step(755): len = 124519, overlap = 41.25
PHY-3002 : Step(756): len = 123641, overlap = 40.5
PHY-3002 : Step(757): len = 123358, overlap = 41.75
PHY-3002 : Step(758): len = 123117, overlap = 40.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.94174e-05
PHY-3002 : Step(759): len = 124556, overlap = 37
PHY-3002 : Step(760): len = 125760, overlap = 35.5
PHY-3002 : Step(761): len = 126378, overlap = 33.25
PHY-3002 : Step(762): len = 126199, overlap = 31.75
PHY-3002 : Step(763): len = 126162, overlap = 30.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000158835
PHY-3002 : Step(764): len = 127104, overlap = 32.25
PHY-3002 : Step(765): len = 127748, overlap = 31.75
PHY-3002 : Step(766): len = 128390, overlap = 30.25
PHY-3002 : Step(767): len = 128813, overlap = 29.5
PHY-3002 : Step(768): len = 128727, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.013692s wall, 1.046875s user + 0.796875s system = 1.843750s CPU (181.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000412369
PHY-3002 : Step(769): len = 138604, overlap = 10
PHY-3002 : Step(770): len = 137039, overlap = 12.25
PHY-3002 : Step(771): len = 135517, overlap = 20.25
PHY-3002 : Step(772): len = 134648, overlap = 22.5
PHY-3002 : Step(773): len = 134074, overlap = 26.75
PHY-3002 : Step(774): len = 133656, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824737
PHY-3002 : Step(775): len = 134068, overlap = 26.75
PHY-3002 : Step(776): len = 134175, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164947
PHY-3002 : Step(777): len = 134259, overlap = 25.25
PHY-3002 : Step(778): len = 134402, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044055s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (106.4%)

PHY-3001 : Legalized: Len = 138369, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : 15 instances has been re-located, deltaX = 15, deltaY = 9.
PHY-3001 : Final: Len = 138675, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 448112, over cnt = 111(0%), over = 136, worst = 2
PHY-1002 : len = 448472, over cnt = 80(0%), over = 97, worst = 2
PHY-1002 : len = 448560, over cnt = 57(0%), over = 71, worst = 2
PHY-1002 : len = 448448, over cnt = 49(0%), over = 62, worst = 2
PHY-1002 : len = 428096, over cnt = 21(0%), over = 29, worst = 2
PHY-1002 : len = 428096, over cnt = 21(0%), over = 29, worst = 2
PHY-1002 : len = 428096, over cnt = 21(0%), over = 29, worst = 2
PHY-1001 : End global iterations;  3.080726s wall, 2.906250s user + 0.125000s system = 3.031250s CPU (98.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1114 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 1201 instances, 1071 slices, 95 macros(427 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11524, tnet num: 2543, tinst num: 1201, tnode num: 12692, tedge num: 19793.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 107 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2543 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.132517s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (99.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 140705
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.934429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(779): len = 140500, overlap = 0
PHY-3002 : Step(780): len = 140500, overlap = 0
PHY-3002 : Step(781): len = 140383, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018317s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.934429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.89466e-05
PHY-3002 : Step(782): len = 140327, overlap = 0.75
PHY-3002 : Step(783): len = 140327, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.934429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.97044e-05
PHY-3002 : Step(784): len = 140342, overlap = 1
PHY-3002 : Step(785): len = 140342, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.136798s wall, 0.187500s user + 0.109375s system = 0.296875s CPU (217.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.934429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.85932e-05
PHY-3002 : Step(786): len = 140385, overlap = 0.75
PHY-3002 : Step(787): len = 140385, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030488s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.5%)

PHY-3001 : Legalized: Len = 140464, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 2.
PHY-3001 : Final: Len = 140434, Over = 0
RUN-1003 : finish command "place -eco" in  3.040203s wall, 3.625000s user + 0.875000s system = 4.500000s CPU (148.0%)

RUN-1004 : used memory is 554 MB, reserved memory is 552 MB, peak memory is 1100 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  35.442561s wall, 69.796875s user + 17.281250s system = 87.078125s CPU (245.7%)

RUN-1004 : used memory is 554 MB, reserved memory is 552 MB, peak memory is 1100 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 998 to 791
PHY-1001 : Pin misalignment score is improved from 791 to 782
PHY-1001 : Pin misalignment score is improved from 782 to 781
PHY-1001 : Pin misalignment score is improved from 781 to 781
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1203 instances
RUN-1001 : 533 mslices, 538 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2545 nets
RUN-1001 : 1788 nets have 2 pins
RUN-1001 : 473 nets have [3 - 5] pins
RUN-1001 : 107 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 83 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 443736, over cnt = 112(0%), over = 140, worst = 3
PHY-1002 : len = 444136, over cnt = 75(0%), over = 94, worst = 3
PHY-1002 : len = 444288, over cnt = 55(0%), over = 71, worst = 3
PHY-1002 : len = 444168, over cnt = 43(0%), over = 54, worst = 3
PHY-1002 : len = 421168, over cnt = 21(0%), over = 30, worst = 3
PHY-1002 : len = 421168, over cnt = 21(0%), over = 30, worst = 3
PHY-1002 : len = 421168, over cnt = 21(0%), over = 30, worst = 3
PHY-1002 : len = 421168, over cnt = 21(0%), over = 30, worst = 3
PHY-1001 : End global iterations;  6.312919s wall, 6.484375s user + 0.140625s system = 6.625000s CPU (104.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 423 to 32
PHY-1001 : End pin swap;  0.201530s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (108.5%)

PHY-1001 : End global routing;  13.505111s wall, 13.453125s user + 0.156250s system = 13.609375s CPU (100.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 40592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 1.371936s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (96.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 11% nets.
PHY-1002 : len = 68936, over cnt = 92(0%), over = 95, worst = 3
PHY-1001 : End Routed; 1.599992s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (99.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 68000, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End DR Iter 1; 0.211620s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (162.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 67928, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.051053s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (153.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 67928, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 3; 0.029942s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (208.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 67928, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 4; 0.032103s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (146.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 67928, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 5; 0.028582s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (273.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 67928, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.021523s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (217.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 67936, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 7; 0.023218s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (201.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 67952, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 8; 0.026969s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.9%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 67968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 9; 0.028612s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 673840, over cnt = 75(0%), over = 75, worst = 1
PHY-1001 : End Routed; 33.013140s wall, 37.296875s user + 1.046875s system = 38.343750s CPU (116.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 671552, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 1; 0.479857s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 671176, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.149688s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (114.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 671192, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 671192
PHY-1001 : End DR Iter 3; 0.089773s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (121.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  49.058267s wall, 52.250000s user + 2.312500s system = 54.562500s CPU (111.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  64.801982s wall, 67.984375s user + 2.500000s system = 70.484375s CPU (108.8%)

RUN-1004 : used memory is 648 MB, reserved memory is 640 MB, peak memory is 1100 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2054   out of  19600   10.48%
#reg                  322   out of  19600    1.64%
#le                  2125
  #lut only          1803   out of   2125   84.85%
  #reg only            71   out of   2125    3.34%
  #lut&reg            251   out of   2125   11.81%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  4.628432s wall, 4.390625s user + 0.218750s system = 4.609375s CPU (99.6%)

RUN-1004 : used memory is 648 MB, reserved memory is 640 MB, peak memory is 1100 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11524, tnet num: 2543, tinst num: 1201, tnode num: 12692, tedge num: 19793.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 107 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2543 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  5.349295s wall, 5.031250s user + 0.359375s system = 5.390625s CPU (100.8%)

RUN-1004 : used memory is 952 MB, reserved memory is 945 MB, peak memory is 1100 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1203
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2545, pip num: 33442
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1932 valid insts, and 89698 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  22.317855s wall, 136.828125s user + 0.765625s system = 137.593750s CPU (616.5%)

RUN-1004 : used memory is 975 MB, reserved memory is 970 MB, peak memory is 1100 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  7.636846s wall, 7.515625s user + 0.218750s system = 7.734375s CPU (101.3%)

RUN-1004 : used memory is 1107 MB, reserved memory is 1101 MB, peak memory is 1109 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.506934s wall, 1.203125s user + 0.328125s system = 1.531250s CPU (20.4%)

RUN-1004 : used memory is 1137 MB, reserved memory is 1132 MB, peak memory is 1137 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  16.103075s wall, 9.218750s user + 0.640625s system = 9.859375s CPU (61.2%)

RUN-1004 : used memory is 1063 MB, reserved memory is 1057 MB, peak memory is 1137 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-5007 WARNING: literal value truncated to fit in 4 bits in seg_4.v(77)
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-5007 WARNING: literal value truncated to fit in 4 bits in seg_4.v(77)
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module debounce in debounce.v(1)
HDL-1007 : elaborate module seg4 in seg_4.v(14)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[0]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[1]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "debounce"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "seg4"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model debounce
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model seg4
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 22 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4954/189 useful/useless nets, 4416/56 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_seg4/reg3_b1
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 941 distributor mux.
SYN-1016 : Merged 3331 instances.
SYN-1015 : Optimize round 1, 4631 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5339/241 useful/useless nets, 4812/2141 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2224 better
SYN-1014 : Optimize round 3
SYN-1032 : 5338/0 useful/useless nets, 4811/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  6.358601s wall, 7.890625s user + 0.359375s system = 8.250000s CPU (129.7%)

RUN-1004 : used memory is 545 MB, reserved memory is 533 MB, peak memory is 1137 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Gate Statistics
#Basic gates         3684
  #and               1969
  #nand                 0
  #or                 583
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                298
  #bufif1               1
  #MX21               516
  #FADD                 0
  #DFF                317
  #LATCH                0
#MACRO_ADD             99
#MACRO_EQ             240
#MACRO_MULT             1
#MACRO_MUX            782

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3366   |317    |342    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_rtl.db" in  3.267129s wall, 2.875000s user + 0.312500s system = 3.187500s CPU (97.6%)

RUN-1004 : used memory is 548 MB, reserved memory is 537 MB, peak memory is 1137 MB
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 62 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6006/1 useful/useless nets, 5223/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5789/0 useful/useless nets, 5006/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 8106/0 useful/useless nets, 7400/0 useful/useless insts
SYN-1016 : Merged 1971 instances.
SYN-2501 : Optimize round 1, 3855 better
SYN-2501 : Optimize round 2
SYN-1032 : 6118/0 useful/useless nets, 5429/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 95 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 6 ROM instances
SYN-1032 : 9112/23 useful/useless nets, 8423/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 30847, tnet num: 9082, tinst num: 8378, tnode num: 35481, tedge num: 46838.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.538452s wall, 1.546875s user + 0.031250s system = 1.578125s CPU (102.6%)

RUN-1004 : used memory is 551 MB, reserved memory is 543 MB, peak memory is 1137 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1211 (3.76), #lev = 23 (4.05)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   2.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6902 instances into 1132 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 14 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3274/1 useful/useless nets, 2586/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 3271/0 useful/useless nets, 2583/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 320 DFF/LATCH to SEQ ...
SYN-4009 : Pack 38 carry chain into lslice
SYN-4007 : Packing 580 adder to BLE ...
SYN-4008 : Packed 580 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1124 LUT to BLE ...
SYN-4008 : Packed 1124 LUT and 186 SEQ to BLE.
SYN-4003 : Packing 133 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (133 nodes)...
SYN-4004 : #1: Packed 60 SEQ (1293 nodes)...
SYN-4005 : Packed 60 SEQ with LUT/SLICE
SYN-4006 : 896 single LUT's are left
SYN-4006 : 73 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1197/1750 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2013   out of  19600   10.27%
#reg                  320   out of  19600    1.63%
#le                  2076
  #lut only          1756   out of   2076   84.59%
  #reg only            63   out of   2076    3.03%
  #lut&reg            257   out of   2076   12.38%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |2076  |2013  |320   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  16.118496s wall, 15.328125s user + 0.625000s system = 15.953125s CPU (99.0%)

RUN-1004 : used memory is 572 MB, reserved memory is 564 MB, peak memory is 1137 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  4.447537s wall, 4.218750s user + 0.359375s system = 4.578125s CPU (102.9%)

RUN-1004 : used memory is 573 MB, reserved memory is 565 MB, peak memory is 1137 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (99 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 9 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1175 instances
RUN-1001 : 522 mslices, 521 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2503 nets
RUN-1001 : 1769 nets have 2 pins
RUN-1001 : 471 nets have [3 - 5] pins
RUN-1001 : 90 nets have [6 - 10] pins
RUN-1001 : 91 nets have [11 - 20] pins
RUN-1001 : 76 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1173 instances, 1043 slices, 94 macros(424 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11369, tnet num: 2501, tinst num: 1173, tnode num: 12540, tedge num: 19568.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 95 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2501 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.073719s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (109.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 776349
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.936143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(788): len = 619493, overlap = 139.5
PHY-3002 : Step(789): len = 536566, overlap = 139.5
PHY-3002 : Step(790): len = 491866, overlap = 137.25
PHY-3002 : Step(791): len = 454906, overlap = 137.25
PHY-3002 : Step(792): len = 417824, overlap = 137.25
PHY-3002 : Step(793): len = 387994, overlap = 137.25
PHY-3002 : Step(794): len = 356803, overlap = 137.25
PHY-3002 : Step(795): len = 331900, overlap = 135
PHY-3002 : Step(796): len = 309141, overlap = 135
PHY-3002 : Step(797): len = 286155, overlap = 137.25
PHY-3002 : Step(798): len = 261832, overlap = 138.5
PHY-3002 : Step(799): len = 244005, overlap = 138
PHY-3002 : Step(800): len = 224865, overlap = 139.5
PHY-3002 : Step(801): len = 202745, overlap = 141.5
PHY-3002 : Step(802): len = 188172, overlap = 140.25
PHY-3002 : Step(803): len = 172723, overlap = 144.25
PHY-3002 : Step(804): len = 154648, overlap = 143.25
PHY-3002 : Step(805): len = 141825, overlap = 147
PHY-3002 : Step(806): len = 129281, overlap = 143.75
PHY-3002 : Step(807): len = 116503, overlap = 150.75
PHY-3002 : Step(808): len = 104740, overlap = 155.75
PHY-3002 : Step(809): len = 95383.7, overlap = 158
PHY-3002 : Step(810): len = 84387.4, overlap = 164.5
PHY-3002 : Step(811): len = 75073.6, overlap = 171.25
PHY-3002 : Step(812): len = 69230.8, overlap = 176
PHY-3002 : Step(813): len = 61263.4, overlap = 186.25
PHY-3002 : Step(814): len = 56734, overlap = 196
PHY-3002 : Step(815): len = 54054.9, overlap = 198.75
PHY-3002 : Step(816): len = 46652.6, overlap = 205.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.60969e-06
PHY-3002 : Step(817): len = 56006.5, overlap = 207
PHY-3002 : Step(818): len = 68411.1, overlap = 199
PHY-3002 : Step(819): len = 64385.5, overlap = 199.25
PHY-3002 : Step(820): len = 63939, overlap = 192.75
PHY-3002 : Step(821): len = 64249.4, overlap = 186.75
PHY-3002 : Step(822): len = 64550.5, overlap = 175.25
PHY-3002 : Step(823): len = 63149.1, overlap = 166.5
PHY-3002 : Step(824): len = 59402.8, overlap = 167.75
PHY-3002 : Step(825): len = 56816, overlap = 177.25
PHY-3002 : Step(826): len = 57296.7, overlap = 178.25
PHY-3002 : Step(827): len = 57601.7, overlap = 181.25
PHY-3002 : Step(828): len = 57112.4, overlap = 180.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.21938e-06
PHY-3002 : Step(829): len = 60583.8, overlap = 171.75
PHY-3002 : Step(830): len = 63889, overlap = 171
PHY-3002 : Step(831): len = 63579.2, overlap = 170.75
PHY-3002 : Step(832): len = 61740.7, overlap = 163.5
PHY-3002 : Step(833): len = 61859.5, overlap = 164
PHY-3002 : Step(834): len = 64066.2, overlap = 171.75
PHY-3002 : Step(835): len = 64508.3, overlap = 183
PHY-3002 : Step(836): len = 63844.8, overlap = 180
PHY-3002 : Step(837): len = 61990.1, overlap = 178
PHY-3002 : Step(838): len = 61771, overlap = 182.25
PHY-3002 : Step(839): len = 62417.9, overlap = 176.5
PHY-3002 : Step(840): len = 62866.7, overlap = 176.75
PHY-3002 : Step(841): len = 62697.7, overlap = 170
PHY-3002 : Step(842): len = 61737.3, overlap = 168
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.43876e-06
PHY-3002 : Step(843): len = 65281.5, overlap = 163
PHY-3002 : Step(844): len = 67752.2, overlap = 163.75
PHY-3002 : Step(845): len = 68729.8, overlap = 154.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.28775e-05
PHY-3002 : Step(846): len = 73163, overlap = 153
PHY-3002 : Step(847): len = 75851.2, overlap = 152
PHY-3002 : Step(848): len = 75408, overlap = 147.5
PHY-3002 : Step(849): len = 75029.6, overlap = 150.5
PHY-3002 : Step(850): len = 75091.9, overlap = 147
PHY-3002 : Step(851): len = 75694.3, overlap = 140.25
PHY-3002 : Step(852): len = 76178.1, overlap = 138
PHY-3002 : Step(853): len = 75710.1, overlap = 138
PHY-3002 : Step(854): len = 74979.4, overlap = 135.25
PHY-3002 : Step(855): len = 74775.7, overlap = 136.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.42072e-05
PHY-3002 : Step(856): len = 77044.7, overlap = 141.25
PHY-3002 : Step(857): len = 79156.5, overlap = 134.25
PHY-3002 : Step(858): len = 80851.3, overlap = 133.75
PHY-3002 : Step(859): len = 82130.9, overlap = 136.75
PHY-3002 : Step(860): len = 83303.2, overlap = 132.75
PHY-3002 : Step(861): len = 83521.8, overlap = 136.5
PHY-3002 : Step(862): len = 83641.3, overlap = 139.25
PHY-3002 : Step(863): len = 83455.3, overlap = 139.75
PHY-3002 : Step(864): len = 83650.8, overlap = 140.5
PHY-3002 : Step(865): len = 84051.5, overlap = 139.25
PHY-3002 : Step(866): len = 84425, overlap = 142.25
PHY-3002 : Step(867): len = 84132.1, overlap = 142.75
PHY-3002 : Step(868): len = 83838.9, overlap = 144
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.84145e-05
PHY-3002 : Step(869): len = 85060.3, overlap = 146
PHY-3002 : Step(870): len = 87290.3, overlap = 145.75
PHY-3002 : Step(871): len = 88891.2, overlap = 136.75
PHY-3002 : Step(872): len = 89657.8, overlap = 137
PHY-3002 : Step(873): len = 90141.1, overlap = 137.25
PHY-3002 : Step(874): len = 90107.9, overlap = 137.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.76335e-05
PHY-3002 : Step(875): len = 90867.5, overlap = 137.25
PHY-3002 : Step(876): len = 92435.8, overlap = 132.75
PHY-3002 : Step(877): len = 93042.8, overlap = 132.75
PHY-3002 : Step(878): len = 93438.7, overlap = 132.5
PHY-3002 : Step(879): len = 93741.1, overlap = 127.75
PHY-3002 : Step(880): len = 93651.1, overlap = 129.25
PHY-3002 : Step(881): len = 93631.5, overlap = 128
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000149352
PHY-3002 : Step(882): len = 94139.5, overlap = 127.5
PHY-3002 : Step(883): len = 94876.3, overlap = 127.25
PHY-3002 : Step(884): len = 95455.6, overlap = 117
PHY-3002 : Step(885): len = 96551, overlap = 119.25
PHY-3002 : Step(886): len = 97067.9, overlap = 127.25
PHY-3002 : Step(887): len = 97178.4, overlap = 127.25
PHY-3002 : Step(888): len = 97260.6, overlap = 127.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000238861
PHY-3002 : Step(889): len = 97418.3, overlap = 127.25
PHY-3002 : Step(890): len = 97929.6, overlap = 129
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000272794
PHY-3002 : Step(891): len = 97982.1, overlap = 124.25
PHY-3002 : Step(892): len = 98272.1, overlap = 123.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.073093s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (106.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.04467e-06
PHY-3002 : Step(893): len = 119189, overlap = 57
PHY-3002 : Step(894): len = 117949, overlap = 58.75
PHY-3002 : Step(895): len = 116653, overlap = 59
PHY-3002 : Step(896): len = 116059, overlap = 60.25
PHY-3002 : Step(897): len = 114976, overlap = 61.5
PHY-3002 : Step(898): len = 113869, overlap = 61.75
PHY-3002 : Step(899): len = 112971, overlap = 61.75
PHY-3002 : Step(900): len = 111242, overlap = 60
PHY-3002 : Step(901): len = 110273, overlap = 60.75
PHY-3002 : Step(902): len = 109833, overlap = 60.75
PHY-3002 : Step(903): len = 109237, overlap = 60.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.08935e-06
PHY-3002 : Step(904): len = 109029, overlap = 60
PHY-3002 : Step(905): len = 109078, overlap = 59.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.21787e-05
PHY-3002 : Step(906): len = 109175, overlap = 59.75
PHY-3002 : Step(907): len = 109175, overlap = 59.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.9383e-06
PHY-3002 : Step(908): len = 109145, overlap = 83
PHY-3002 : Step(909): len = 109145, overlap = 83
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.70429e-06
PHY-3002 : Step(910): len = 109978, overlap = 82
PHY-3002 : Step(911): len = 110518, overlap = 81
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.94086e-05
PHY-3002 : Step(912): len = 110777, overlap = 80.75
PHY-3002 : Step(913): len = 113528, overlap = 77.75
PHY-3002 : Step(914): len = 117189, overlap = 71
PHY-3002 : Step(915): len = 117371, overlap = 64
PHY-3002 : Step(916): len = 117905, overlap = 58.75
PHY-3002 : Step(917): len = 117667, overlap = 57
PHY-3002 : Step(918): len = 118337, overlap = 54.25
PHY-3002 : Step(919): len = 119075, overlap = 53.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.88171e-05
PHY-3002 : Step(920): len = 119615, overlap = 54
PHY-3002 : Step(921): len = 121118, overlap = 51.25
PHY-3002 : Step(922): len = 122666, overlap = 48
PHY-3002 : Step(923): len = 122837, overlap = 45.25
PHY-3002 : Step(924): len = 122996, overlap = 44.25
PHY-3002 : Step(925): len = 123071, overlap = 42.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.76343e-05
PHY-3002 : Step(926): len = 123572, overlap = 43.25
PHY-3002 : Step(927): len = 124130, overlap = 42.5
PHY-3002 : Step(928): len = 124801, overlap = 39.75
PHY-3002 : Step(929): len = 125354, overlap = 40.75
PHY-3002 : Step(930): len = 125659, overlap = 39.75
PHY-3002 : Step(931): len = 125872, overlap = 38
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.697627s wall, 0.812500s user + 0.500000s system = 1.312500s CPU (188.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00031298
PHY-3002 : Step(932): len = 139830, overlap = 9.25
PHY-3002 : Step(933): len = 137947, overlap = 14.25
PHY-3002 : Step(934): len = 136353, overlap = 21
PHY-3002 : Step(935): len = 135317, overlap = 24.75
PHY-3002 : Step(936): len = 134551, overlap = 26.75
PHY-3002 : Step(937): len = 134137, overlap = 28.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00062596
PHY-3002 : Step(938): len = 134873, overlap = 29.25
PHY-3002 : Step(939): len = 135127, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00125192
PHY-3002 : Step(940): len = 135393, overlap = 29
PHY-3002 : Step(941): len = 135659, overlap = 28.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041611s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (37.6%)

PHY-3001 : Legalized: Len = 139872, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : 14 instances has been re-located, deltaX = 12, deltaY = 9.
PHY-3001 : Final: Len = 140094, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 450096, over cnt = 78(0%), over = 97, worst = 3
PHY-1002 : len = 450560, over cnt = 45(0%), over = 56, worst = 2
PHY-1002 : len = 450360, over cnt = 15(0%), over = 18, worst = 2
PHY-1002 : len = 449336, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 449328, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 449328, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 449328, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End global iterations;  3.019903s wall, 2.937500s user + 0.125000s system = 3.062500s CPU (101.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1102 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 1189 instances, 1059 slices, 94 macros(424 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11455, tnet num: 2517, tinst num: 1189, tnode num: 12672, tedge num: 19696.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 95 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2517 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.193614s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (104.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 142252
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.935163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(942): len = 141918, overlap = 0
PHY-3002 : Step(943): len = 141918, overlap = 0
PHY-3002 : Step(944): len = 141793, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018336s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.37102e-06
PHY-3002 : Step(945): len = 141704, overlap = 0.25
PHY-3002 : Step(946): len = 141704, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.43596e-05
PHY-3002 : Step(947): len = 141740, overlap = 2.5
PHY-3002 : Step(948): len = 141740, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.115538s wall, 0.125000s user + 0.093750s system = 0.218750s CPU (189.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.0095e-05
PHY-3002 : Step(949): len = 141799, overlap = 1.5
PHY-3002 : Step(950): len = 141799, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028510s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.6%)

PHY-3001 : Legalized: Len = 141818, Over = 0
PHY-3001 : Final: Len = 141818, Over = 0
RUN-1003 : finish command "place -eco" in  3.014476s wall, 3.453125s user + 1.156250s system = 4.609375s CPU (152.9%)

RUN-1004 : used memory is 581 MB, reserved memory is 573 MB, peak memory is 1137 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  33.885696s wall, 68.171875s user + 15.796875s system = 83.968750s CPU (247.8%)

RUN-1004 : used memory is 581 MB, reserved memory is 573 MB, peak memory is 1137 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 969 to 770
PHY-1001 : Pin misalignment score is improved from 770 to 767
PHY-1001 : Pin misalignment score is improved from 767 to 766
PHY-1001 : Pin misalignment score is improved from 766 to 766
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1191 instances
RUN-1001 : 528 mslices, 531 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2519 nets
RUN-1001 : 1764 nets have 2 pins
RUN-1001 : 471 nets have [3 - 5] pins
RUN-1001 : 99 nets have [6 - 10] pins
RUN-1001 : 99 nets have [11 - 20] pins
RUN-1001 : 82 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 446952, over cnt = 79(0%), over = 98, worst = 3
PHY-1002 : len = 447416, over cnt = 45(0%), over = 56, worst = 2
PHY-1002 : len = 447176, over cnt = 15(0%), over = 18, worst = 2
PHY-1002 : len = 446152, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 446144, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 446144, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 446144, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 446144, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End global iterations;  6.279709s wall, 6.203125s user + 0.109375s system = 6.312500s CPU (100.5%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 356 to 27
PHY-1001 : End pin swap;  0.189205s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.1%)

PHY-1001 : End global routing;  16.635265s wall, 16.609375s user + 0.234375s system = 16.843750s CPU (101.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 40024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 2.132817s wall, 2.171875s user + 0.062500s system = 2.234375s CPU (104.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 10% nets.
PHY-1002 : len = 65640, over cnt = 52(0%), over = 54, worst = 2
PHY-1001 : End Routed; 1.314999s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (96.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 65096, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 1; 0.107689s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (145.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 65064, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.036880s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (211.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 65064, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 3; 0.024152s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (194.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 65064, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 4; 0.024868s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (188.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 65056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.025451s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (184.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 656720, over cnt = 71(0%), over = 72, worst = 2
PHY-1001 : End Routed; 33.520504s wall, 62.140625s user + 1.140625s system = 63.281250s CPU (188.8%)

PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
RUN-1003 : finish command "route" in  63.205184s wall, 95.781250s user + 2.640625s system = 98.421875s CPU (155.7%)

RUN-1004 : used memory is 976 MB, reserved memory is 974 MB, peak memory is 1137 MB
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
