

================================================================
== Vivado HLS Report for 'karastuba_mul_ADD_SU_1'
================================================================
* Date:           Fri Jun  5 20:51:52 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.268 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      446|      578| 1.338 us | 1.734 us |  446|  578|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                          |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_CAT_I_I_I_O_1_fu_428  |CAT_I_I_I_O_1  |      267|      267| 0.801 us | 0.801 us |  267|  267|   none  |
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       65|       65|         4|          2|          1|    32|    yes   |
        |- Loop 2  |       35|       35|         5|          1|          1|    32|    yes   |
        |- Loop 3  |       65|       65|         4|          2|          1|    32|    yes   |
        |- Loop 4  |       65|       65|         4|          2|          1|    32|    yes   |
        |- Loop 5  |       65|       65|         3|          1|          1|    64|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|    1242|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      3|      951|     933|    -|
|Memory           |        6|      -|        0|       0|    0|
|Multiplexer      |        -|      -|        -|     547|    -|
|Register         |        0|      -|     1415|      64|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        6|      3|     2366|    2786|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |grp_CAT_I_I_I_O_1_fu_428  |CAT_I_I_I_O_1         |        0|      0|  736|  932|    0|
    |karastuba_mul_mulsc4_U80  |karastuba_mul_mulsc4  |        0|      3|  215|    1|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      3|  951|  933|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_res_digits_data_V_U  |karastuba_mul_ADDNgs  |        2|  0|   0|    0|    64|   64|     1|         4096|
    |add2_digits_data_V_U   |karastuba_mul_ADDrcU  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |z1_digits_data_V_U     |karastuba_mul_ADDrcU  |        2|  0|   0|    0|    32|   64|     1|         2048|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                      |        6|  0|   0|    0|   128|  192|     3|         8192|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |add2_tmp_bits_fu_520_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln209_14_fu_479_p2      |     +    |      0|  0|  32|          64|          64|
    |add_ln209_15_fu_662_p2      |     +    |      0|  0|  32|          64|          64|
    |add_ln209_16_fu_750_p2      |     +    |      0|  0|  32|          64|          64|
    |add_ln209_5_fu_756_p2       |     +    |      0|  0|  32|          64|          64|
    |add_ln209_6_fu_484_p2       |     +    |      0|  0|  32|          64|          64|
    |add_ln209_fu_668_p2         |     +    |      0|  0|  32|          64|          64|
    |add_ln64_fu_515_p2          |     +    |      0|  0|  32|          32|          32|
    |add_ln700_21_fu_587_p2      |     +    |      0|  0|  71|          64|          64|
    |add_ln700_fu_473_p2         |     +    |      0|  0|  72|          65|          65|
    |add_ln96_fu_601_p2          |     +    |      0|  0|  32|          32|          32|
    |i_27_fu_450_p2              |     +    |      0|  0|  15|           6|           1|
    |i_28_fu_531_p2              |     +    |      0|  0|  15|           6|           1|
    |i_29_fu_711_p2              |     +    |      0|  0|  15|           6|           1|
    |i_30_fu_812_p2              |     +    |      0|  0|  15|           7|           1|
    |i_fu_623_p2                 |     +    |      0|  0|  15|           6|           1|
    |j_5_fu_727_p2               |     +    |      0|  0|  15|           7|           1|
    |j_fu_639_p2                 |     +    |      0|  0|  15|           7|           1|
    |p_res_tmp_bits_3_fu_801_p2  |     +    |      0|  0|  39|          32|          32|
    |p_res_tmp_bits_fu_788_p2    |     +    |      0|  0|  11|           3|           3|
    |tmp_V_17_fu_495_p2          |     +    |      0|  0|  73|          66|          66|
    |tmp_V_19_fu_574_p2          |     +    |      0|  0|  72|          65|          65|
    |tmp_V_22_fu_768_p2          |     +    |      0|  0|  73|          66|          66|
    |tmp_V_23_fu_656_p2          |     +    |      0|  0|  72|          65|          65|
    |tmp_V_24_fu_744_p2          |     +    |      0|  0|  72|          65|          65|
    |tmp_V_fu_680_p2             |     +    |      0|  0|  73|          66|          66|
    |tmp_V_18_fu_549_p2          |     -    |      0|  0|  72|          65|          65|
    |z1_tmp_bits_fu_606_p2       |     -    |      0|  0|  32|          32|          32|
    |exitcond_i_fu_525_p2        |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln334_fu_612_p2        |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln338_fu_617_p2        |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln348_fu_700_p2        |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln352_fu_705_p2        |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln364_fu_806_p2        |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln54_fu_444_p2         |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1             |    or    |      0|  0|   2|           1|           1|
    |p_neg207_i_fu_593_p3        |  select  |      0|  0|   2|           1|           2|
    |select_ln701_2_fu_563_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln701_fu_555_p3      |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1     |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1     |    xor   |      0|  0|   2|           2|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|1242|        1287|        1198|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |add2_digits_data_V_address0                |   15|          3|    5|         15|
    |ap_NS_fsm                                  |  101|         21|    1|         21|
    |ap_done                                    |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4                    |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2                    |    9|          2|    1|          2|
    |ap_phi_mux_i3_0_phi_fu_389_p4              |    9|          2|    6|         12|
    |ap_phi_mux_i_0_i_phi_fu_296_p4             |    9|          2|    6|         12|
    |ap_phi_mux_i_0_phi_fu_342_p4               |    9|          2|    6|         12|
    |ap_phi_mux_j4_0_phi_fu_400_p4              |    9|          2|    7|         14|
    |ap_phi_mux_j_0_phi_fu_353_p4               |    9|          2|    7|         14|
    |ap_phi_mux_op2_assign_phi_fu_307_p4        |    9|          2|    1|          2|
    |ap_phi_mux_p_res_tmp_bits_0_phi_fu_365_p4  |    9|          2|    2|          4|
    |i3_0_reg_385                               |    9|          2|    6|         12|
    |i5_0_reg_417                               |    9|          2|    7|         14|
    |i_0_i11_reg_315                            |    9|          2|    6|         12|
    |i_0_i_reg_292                              |    9|          2|    6|         12|
    |i_0_reg_338                                |    9|          2|    6|         12|
    |j4_0_reg_396                               |    9|          2|    7|         14|
    |j_0_reg_349                                |    9|          2|    7|         14|
    |op2_assign_reg_303                         |    9|          2|    1|          2|
    |p_0103_0_reg_373                           |    9|          2|    2|          4|
    |p_0106_0_reg_326                           |    9|          2|    2|          4|
    |p_088_0_i_reg_280                          |    9|          2|    2|          4|
    |p_res_digits_data_V_address0               |   38|          7|    6|         42|
    |p_res_digits_data_V_ce0                    |   15|          3|    1|          3|
    |p_res_digits_data_V_d0                     |   21|          4|   64|        256|
    |p_res_digits_data_V_we0                    |   15|          3|    1|          3|
    |p_res_tmp_bits_0_reg_361                   |    9|          2|    2|          4|
    |p_res_tmp_bits_1_reg_408                   |    9|          2|    3|          6|
    |z0_digits_data_V_address0                  |   15|          3|    5|         15|
    |z0_digits_data_V_ce0                       |   15|          3|    1|          3|
    |z1_digits_data_V_address0                  |   15|          3|    5|         15|
    |z1_digits_data_V_ce0                       |   15|          3|    1|          3|
    |z2_digits_data_V_address0                  |   15|          3|    5|         15|
    |z2_digits_data_V_ce0                       |   15|          3|    1|          3|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  547|        115|  196|        594|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add2_digits_data_V_l_reg_935                    |  64|   0|   64|          0|
    |add2_tmp_bits_reg_901                           |  32|   0|   32|          0|
    |add_ln209_5_reg_1055                            |  64|   0|   64|          0|
    |add_ln209_6_reg_891                             |  64|   0|   64|          0|
    |add_ln209_reg_1000                              |  64|   0|   64|          0|
    |add_ln700_21_reg_951                            |  64|   0|   64|          0|
    |add_ln700_reg_886                               |  65|   0|   65|          0|
    |ap_CS_fsm                                       |  20|   0|   20|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                         |   1|   0|    1|          0|
    |cross_mul_digits_dat_4_reg_930                  |  64|   0|   64|          0|
    |exitcond_i_reg_906                              |   1|   0|    1|          0|
    |grp_CAT_I_I_I_O_1_fu_428_ap_start_reg           |   1|   0|    1|          0|
    |i3_0_reg_385                                    |   6|   0|    6|          0|
    |i5_0_reg_417                                    |   7|   0|    7|          0|
    |i_0_i11_reg_315                                 |   6|   0|    6|          0|
    |i_0_i_reg_292                                   |   6|   0|    6|          0|
    |i_0_reg_338                                     |   6|   0|    6|          0|
    |i_27_reg_854                                    |   6|   0|    6|          0|
    |i_29_reg_1024                                   |   6|   0|    6|          0|
    |i_reg_969                                       |   6|   0|    6|          0|
    |icmp_ln334_reg_961                              |   1|   0|    1|          0|
    |icmp_ln338_reg_965                              |   1|   0|    1|          0|
    |icmp_ln338_reg_965_pp2_iter1_reg                |   1|   0|    1|          0|
    |icmp_ln348_reg_1016                             |   1|   0|    1|          0|
    |icmp_ln352_reg_1020                             |   1|   0|    1|          0|
    |icmp_ln352_reg_1020_pp3_iter1_reg               |   1|   0|    1|          0|
    |icmp_ln364_reg_1080                             |   1|   0|    1|          0|
    |icmp_ln364_reg_1080_pp4_iter1_reg               |   1|   0|    1|          0|
    |icmp_ln54_reg_850                               |   1|   0|    1|          0|
    |icmp_ln54_reg_850_pp0_iter1_reg                 |   1|   0|    1|          0|
    |j4_0_reg_396                                    |   7|   0|    7|          0|
    |j_0_reg_349                                     |   7|   0|    7|          0|
    |j_5_reg_1045                                    |   7|   0|    7|          0|
    |j_reg_990                                       |   7|   0|    7|          0|
    |lhs_digits_data_V_lo_reg_984                    |  64|   0|   64|          0|
    |mul_ln362_reg_1070                              |  32|   0|   32|          0|
    |op2_assign_reg_303                              |   1|   0|    1|          0|
    |p_0103_0_reg_373                                |   2|   0|    2|          0|
    |p_0106_0_reg_326                                |   2|   0|    2|          0|
    |p_088_0_i_reg_280                               |   2|   0|    2|          0|
    |p_res_digits_data_V_a_3_reg_1034                |   6|   0|    6|          0|
    |p_res_digits_data_V_a_3_reg_1034_pp3_iter1_reg  |   6|   0|    6|          0|
    |p_res_digits_data_V_a_reg_979                   |   6|   0|    6|          0|
    |p_res_digits_data_V_a_reg_979_pp2_iter1_reg     |   6|   0|    6|          0|
    |p_res_tmp_bits_0_reg_361                        |   2|   0|    2|          0|
    |p_res_tmp_bits_1_reg_408                        |   3|   0|    3|          0|
    |p_res_tmp_bits_3_reg_1075                       |  32|   0|   32|          0|
    |reg_439                                         |  64|   0|   64|          0|
    |rhs_digits_data_V_lo_reg_1039                   |  64|   0|   64|          0|
    |tmp_3_reg_946                                   |   1|   0|    1|          0|
    |tmp_V_18_reg_940                                |  65|   0|   65|          0|
    |tmp_V_23_reg_995                                |  65|   0|   65|          0|
    |tmp_V_24_reg_1050                               |  65|   0|   65|          0|
    |z0_digits_data_V_loa_reg_874                    |  64|   0|   64|          0|
    |z1_tmp_bits_reg_956                             |  32|   0|   32|          0|
    |z2_digits_data_V_loa_reg_880                    |  64|   0|   64|          0|
    |zext_ln348_reg_1010                             |   2|   0|    3|          1|
    |zext_ln367_reg_1089                             |   7|   0|   64|         57|
    |zext_ln367_reg_1089_pp4_iter1_reg               |   7|   0|   64|         57|
    |zext_ln59_reg_859                               |   6|   0|   64|         58|
    |zext_ln59_reg_859_pp0_iter1_reg                 |   6|   0|   64|         58|
    |zext_ln81_reg_915                               |   6|   0|   64|         58|
    |exitcond_i_reg_906                              |  64|  32|    1|          0|
    |zext_ln81_reg_915                               |  64|  32|   64|         58|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |1415|  64| 1641|        347|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |  karastuba_mul_ADD_SU.1 | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |  karastuba_mul_ADD_SU.1 | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |  karastuba_mul_ADD_SU.1 | return value |
|ap_done                           | out |    1| ap_ctrl_hs |  karastuba_mul_ADD_SU.1 | return value |
|ap_continue                       |  in |    1| ap_ctrl_hs |  karastuba_mul_ADD_SU.1 | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |  karastuba_mul_ADD_SU.1 | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |  karastuba_mul_ADD_SU.1 | return value |
|z0_tmp_bits_read                  |  in |   32|   ap_none  |     z0_tmp_bits_read    |    scalar    |
|z0_digits_data_V_address0         | out |    5|  ap_memory |     z0_digits_data_V    |     array    |
|z0_digits_data_V_ce0              | out |    1|  ap_memory |     z0_digits_data_V    |     array    |
|z0_digits_data_V_q0               |  in |   64|  ap_memory |     z0_digits_data_V    |     array    |
|z2_tmp_bits_read                  |  in |   32|   ap_none  |     z2_tmp_bits_read    |    scalar    |
|z2_digits_data_V_address0         | out |    5|  ap_memory |     z2_digits_data_V    |     array    |
|z2_digits_data_V_ce0              | out |    1|  ap_memory |     z2_digits_data_V    |     array    |
|z2_digits_data_V_q0               |  in |   64|  ap_memory |     z2_digits_data_V    |     array    |
|cross_mul_tmp_bits_read           |  in |   32|   ap_none  | cross_mul_tmp_bits_read |    scalar    |
|cross_mul_digits_data_V_address0  | out |    5|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_ce0       | out |    1|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_q0        |  in |   64|  ap_memory | cross_mul_digits_data_V |     array    |
|lhs_tmp_bits_read                 |  in |   32|   ap_none  |    lhs_tmp_bits_read    |    scalar    |
|lhs_digits_data_V_address0        | out |    5|  ap_memory |    lhs_digits_data_V    |     array    |
|lhs_digits_data_V_ce0             | out |    1|  ap_memory |    lhs_digits_data_V    |     array    |
|lhs_digits_data_V_q0              |  in |   64|  ap_memory |    lhs_digits_data_V    |     array    |
|rhs_tmp_bits_read                 |  in |   32|   ap_none  |    rhs_tmp_bits_read    |    scalar    |
|rhs_digits_data_V_address0        | out |    5|  ap_memory |    rhs_digits_data_V    |     array    |
|rhs_digits_data_V_ce0             | out |    1|  ap_memory |    rhs_digits_data_V    |     array    |
|rhs_digits_data_V_q0              |  in |   64|  ap_memory |    rhs_digits_data_V    |     array    |
|res_tmp_bits                      | out |   32|   ap_vld   |       res_tmp_bits      |    pointer   |
|res_tmp_bits_ap_vld               | out |    1|   ap_vld   |       res_tmp_bits      |    pointer   |
|res_digits_data_V_address0        | out |    6|  ap_memory |    res_digits_data_V    |     array    |
|res_digits_data_V_ce0             | out |    1|  ap_memory |    res_digits_data_V    |     array    |
|res_digits_data_V_we0             | out |    1|  ap_memory |    res_digits_data_V    |     array    |
|res_digits_data_V_d0              | out |   64|  ap_memory |    res_digits_data_V    |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

