#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Dec 17 21:32:33 2023
# Process ID: 6432
# Current directory: E:/OneDrive/Code/FPGA/dlproj2/dlproj2.runs/synth_1
# Command line: vivado.exe -log Controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Controller.tcl
# Log file: E:/OneDrive/Code/FPGA/dlproj2/dlproj2.runs/synth_1/Controller.vds
# Journal file: E:/OneDrive/Code/FPGA/dlproj2/dlproj2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Controller.tcl -notrace
Command: synth_design -top Controller -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 330.078 ; gain = 100.121
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Controller' [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-638] synthesizing module 'patterns' [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Controller.v:66]
	Parameter MODE_1 bound to: 2'b00 
	Parameter MODE_2 bound to: 2'b01 
	Parameter MODE_3 bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'Debounce' [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/debounce.v:1]
	Parameter DEBOUNCE_INTERVAL bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Debounce' (1#1) [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Controller.v:104]
INFO: [Synth 8-256] done synthesizing module 'patterns' (2#1) [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Controller.v:66]
INFO: [Synth 8-638] synthesizing module 'Buzzer' [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Buzzer.v:23]
WARNING: [Synth 8-3848] Net notes1[0] in module/entity Buzzer does not have driver. [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Buzzer.v:30]
WARNING: [Synth 8-3848] Net notes0[0] in module/entity Buzzer does not have driver. [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Buzzer.v:31]
WARNING: [Synth 8-3848] Net notes2[0] in module/entity Buzzer does not have driver. [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Buzzer.v:32]
INFO: [Synth 8-256] done synthesizing module 'Buzzer' (3#1) [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Buzzer.v:23]
INFO: [Synth 8-256] done synthesizing module 'Controller' (4#1) [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Controller.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 382.508 ; gain = 152.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 382.508 ; gain = 152.551
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/constrs_1/new/try.xdc]
WARNING: [Vivado 12-584] No ports matched 'zero'. [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/constrs_1/new/try.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/constrs_1/new/try.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/constrs_1/new/try.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/constrs_1/new/try.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 711.477 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 711.477 ; gain = 481.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 711.477 ; gain = 481.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 711.477 ; gain = 481.520
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Buzzer.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'en_mode1_reg' [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Controller.v:108]
WARNING: [Synth 8-327] inferring latch for variable 'en_mode2_reg' [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Controller.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'en_mode3_reg' [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Controller.v:110]
WARNING: [Synth 8-327] inferring latch for variable 'mode_light_reg' [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Controller.v:107]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 711.477 ; gain = 481.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 7     
	               19 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 9     
	   4 Input     20 Bit        Muxes := 4     
	   4 Input     19 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Controller 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 3     
Module patterns 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module Buzzer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     20 Bit        Muxes := 4     
	   4 Input     19 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element buzzer/counter_reg was removed.  [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Buzzer.v:86]
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[7][0]' (FD) to 'buzzer/notes_reg[7][12]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[6][0]' (FD) to 'buzzer/notes_reg[6][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[5][0]' (FD) to 'buzzer/notes_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[4][0]' (FD) to 'buzzer/notes_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[3][0]' (FD) to 'buzzer/notes_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[2][0]' (FD) to 'buzzer/notes_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[1][0]' (FD) to 'buzzer/notes_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[0][0]' (FD) to 'buzzer/notes_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[7][1]' (FD) to 'buzzer/notes_reg[7][15]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[6][1]' (FD) to 'buzzer/notes_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[5][1]' (FD) to 'buzzer/notes_reg[5][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[4][1]' (FD) to 'buzzer/notes_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[3][1]' (FD) to 'buzzer/notes_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[2][1]' (FD) to 'buzzer/notes_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[1][1]' (FD) to 'buzzer/notes_reg[1][19]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[0][1]' (FD) to 'buzzer/notes_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[7][2]' (FD) to 'buzzer/notes_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[6][2]' (FD) to 'buzzer/notes_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[5][2]' (FD) to 'buzzer/notes_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[4][2]' (FD) to 'buzzer/notes_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[3][2]' (FD) to 'buzzer/notes_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[2][2]' (FD) to 'buzzer/notes_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[1][2]' (FD) to 'buzzer/notes_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[0][2]' (FD) to 'buzzer/notes_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[7][3]' (FD) to 'buzzer/notes_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[5][3]' (FD) to 'buzzer/notes_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[4][3]' (FD) to 'buzzer/notes_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[3][3]' (FD) to 'buzzer/notes_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[2][3]' (FD) to 'buzzer/notes_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[0][3]' (FD) to 'buzzer/notes_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[7][4]' (FD) to 'buzzer/notes_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[6][4]' (FD) to 'buzzer/notes_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[5][4]' (FD) to 'buzzer/notes_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[4][4]' (FD) to 'buzzer/notes_reg[4][14]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[3][4]' (FD) to 'buzzer/notes_reg[3][8]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[2][4]' (FD) to 'buzzer/notes_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[1][4]' (FD) to 'buzzer/notes_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[0][4]' (FD) to 'buzzer/notes_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[7][5]' (FD) to 'buzzer/notes_reg[7][9]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[5][5]' (FD) to 'buzzer/notes_reg[5][17]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[4][5]' (FD) to 'buzzer/notes_reg[4][15]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[3][5]' (FD) to 'buzzer/notes_reg[3][9]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[2][5]' (FD) to 'buzzer/notes_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[1][5]' (FD) to 'buzzer/notes_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[0][5]' (FD) to 'buzzer/notes_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[7][6]' (FD) to 'buzzer/notes_reg[7][8]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[6][6]' (FD) to 'buzzer/notes_reg[6][12]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[5][6]' (FD) to 'buzzer/notes_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[4][6]' (FD) to 'buzzer/notes_reg[4][9]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[3][6]' (FD) to 'buzzer/notes_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[2][6]' (FD) to 'buzzer/notes_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[1][6]' (FD) to 'buzzer/notes_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[0][6]' (FD) to 'buzzer/notes_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[7][7]' (FD) to 'buzzer/notes_reg[7][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[6][7]' (FD) to 'buzzer/notes_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[5][7]' (FD) to 'buzzer/notes_reg[5][11]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[4][7]' (FD) to 'buzzer/notes_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[3][7]' (FD) to 'buzzer/notes_reg[3][12]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[2][7]' (FD) to 'buzzer/notes_reg[2][16]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[1][7]' (FD) to 'buzzer/notes_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[0][7]' (FD) to 'buzzer/notes_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[7][8]' (FD) to 'buzzer/notes_reg[7][11]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[6][8]' (FD) to 'buzzer/notes_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[5][8]' (FD) to 'buzzer/notes_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[4][8]' (FD) to 'buzzer/notes_reg[4][13]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[3][8]' (FD) to 'buzzer/notes_reg[3][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[2][8]' (FD) to 'buzzer/notes_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[1][8]' (FD) to 'buzzer/notes_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[0][8]' (FD) to 'buzzer/notes_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[7][9]' (FD) to 'buzzer/notes_reg[7][16]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[6][9]' (FD) to 'buzzer/notes_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[5][9]' (FD) to 'buzzer/notes_reg[5][12]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[4][9]' (FD) to 'buzzer/notes_reg[4][17]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[2][9]' (FD) to 'buzzer/notes_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[1][9]' (FD) to 'buzzer/notes_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[0][9]' (FD) to 'buzzer/notes_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[7][10]' (FD) to 'buzzer/notes_reg[7][17]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[6][10]' (FD) to 'buzzer/notes_reg[6][14]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[4][10]' (FD) to 'buzzer/notes_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[3][10]' (FD) to 'buzzer/notes_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[2][10]' (FD) to 'buzzer/notes_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[1][10]' (FD) to 'buzzer/notes_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[0][10]' (FD) to 'buzzer/notes_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[6][11]' (FD) to 'buzzer/notes_reg[6][15]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[5][11]' (FD) to 'buzzer/notes_reg[5][18]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[4][11]' (FD) to 'buzzer/notes_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[3][11]' (FD) to 'buzzer/notes_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[2][11]' (FD) to 'buzzer/notes_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[1][11]' (FD) to 'buzzer/notes_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[0][11]' (FD) to 'buzzer/notes_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[6][12]' (FD) to 'buzzer/notes_reg[6][16]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[1][12]' (FD) to 'buzzer/notes_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[0][12]' (FD) to 'buzzer/notes_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[7][13]' (FD) to 'buzzer/notes_reg[7][18]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[6][13]' (FD) to 'buzzer/notes_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[3][13]' (FD) to 'buzzer/notes_reg[7][14]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[1][13]' (FD) to 'buzzer/notes_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[0][13]' (FD) to 'buzzer/notes_reg[7][14]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[7][14]' (FD) to 'buzzer/notes_reg[4][16]'
INFO: [Synth 8-3886] merging instance 'buzzer/notes_reg[6][14]' (FD) to 'buzzer/notes_reg[6][17]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\buzzer/notes_reg[5][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\buzzer/notes_reg[0][31] )
WARNING: [Synth 8-3332] Sequential element (pat/en_mode1_reg) is unused and will be removed from module Controller.
WARNING: [Synth 8-3332] Sequential element (buzzer/notes_reg[5][16]) is unused and will be removed from module Controller.
WARNING: [Synth 8-3332] Sequential element (buzzer/notes_reg[0][31]) is unused and will be removed from module Controller.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 711.477 ; gain = 481.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 711.477 ; gain = 481.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 711.477 ; gain = 481.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 733.809 ; gain = 503.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 733.809 ; gain = 503.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 733.809 ; gain = 503.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 733.809 ; gain = 503.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 733.809 ; gain = 503.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 733.809 ; gain = 503.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 733.809 ; gain = 503.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    27|
|3     |LUT1   |     5|
|4     |LUT2   |    18|
|5     |LUT3   |     3|
|6     |LUT4   |    38|
|7     |LUT5   |    49|
|8     |LUT6   |    50|
|9     |MUXF7  |     1|
|10    |FDCE   |     3|
|11    |FDRE   |   118|
|12    |LD     |     3|
|13    |IBUF   |    13|
|14    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+-----------+------+
|      |Instance                 |Module     |Cells |
+------+-------------------------+-----------+------+
|1     |top                      |           |   341|
|2     |  buzzer                 |Buzzer     |   229|
|3     |    debounce_high_tone   |Debounce_0 |    54|
|4     |    debounce_low_tone    |Debounce_1 |    54|
|5     |  pat                    |patterns   |    65|
|6     |    debounce_mode_switch |Debounce   |    54|
+------+-------------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 733.809 ; gain = 503.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 733.809 ; gain = 174.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 733.809 ; gain = 503.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 13 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 733.809 ; gain = 507.938
INFO: [Common 17-1381] The checkpoint 'E:/OneDrive/Code/FPGA/dlproj2/dlproj2.runs/synth_1/Controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Controller_utilization_synth.rpt -pb Controller_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 733.809 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 17 21:33:02 2023...
