[
    {
        "Repository": "CVE2",
        "URL": "https://github.com/openhwgroup/cve2",
        "License": "Solderpad",
        "Status": "In progress",
        "Description": "A single-issue 2-stage pipeline embedded class of RISC-V CPUs",
        "Project": "TRISTAN",
        "WI": "WI2.2.5, WI2.2.8, WI2.5.8",
        "Partners": "NXP, Synthara, Politecnico di Torino, OpenHW Foundation",
        "Comment": ""
    },
    {
        "Repository": "RVB / RVP Standard Extensions support for CV32E40P core",
        "URL": "https://github.com/MPEZZIN/cv32e40p",
        "License": "Solderpad",
        "Status": "In progress",
        "Description": "",
        "Project": "TRISTAN",
        "WI": "WI2.3.2",
        "Partners": "CEA",
        "Comment": ""
    },
    {
        "Repository": "Extensions to the micro-architecture of CV32E40P core",
        "URL": "https://github.com/pulp-platform/cv32e40p",
        "License": "Solderpad",
        "Status": "In progress",
        "Description": "",
        "Project": "TRISTAN",
        "WI": "WI2.3.3",
        "Partners": "University of Bologna",
        "Comment": ""
    },
    {
        "Repository": "VSRV: Simple 32-bit RISC-V Linux-Capable Core",
        "URL": "https://www.vlsi.fi/en/vsrv.html",
        "License": "Solderpad",
        "Status": "Released",
        "Description": "VSRV1 is a simple 32-bit RISC-V CPU that is able to run applications and COTS standard protocol stacks, such as Ethernet, under the Linux operating system.",
        "Project": "TRISTAN",
        "WI": "WI2.3.5",
        "Partners": "VLSI Solution",
        "Comment": "VSRV1 Released"
    },
    {
        "Repository": "CVA6",
        "URL": "https://github.com/openhwgroup/cva6",
        "License": "Solderpad",
        "Status": "In progress",
        "Description": "A configurable family of RISC-V application/embedded cores targetting FPGA and ASIC technologies",
        "Project": "TRISTAN",
        "WI": "WI2.4.1, WI2.4.2, WI2.4.3, WI2.4.5",
        "Partners": "Thales, SYSGO, TU Darmstadt, Bosch",
        "Comment": ""
    },
    {
        "Repository": "RVV coprocessor for CVA6",
        "URL": "https://github.com/pulp-platform/ara",
        "License": "Solderpad",
        "Status": "Released",
        "Description": "The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to the CVA6 core",
        "Project": "TRISTAN",
        "WI": "WI2.4.4",
        "Partners": "ETH Z端rich and University of Bologna",
        "Comment": ""
    },
    {
        "Repository": "Timing Channel Protection",
        "URL": "https://github.com/pulp-platform/cva6",
        "License": "Solderpad",
        "Status": "Released",
        "Description": "",
        "Project": "TRISTAN",
        "WI": "WI2.1.1",
        "Partners": "ETH Z端rich",
        "Comment": ""
    },
    {
        "Repository": "UVM env and testbench for the CVA6 core",
        "URL": "https://github.com/openhwgroup/core-v-verif/tree/60e57248c48b0f8f90cf52af20aecc5c16e9d6d8",
        "License": "Solderpad",
        "Status": "Finished",
        "Description": "UVM environment for the verification of RISC-V cores, supporting a thorough verification of the CVA6 (and other) cores to reach TRL-5",
        "Project": "TRISTAN",
        "WI": "WI2.4.1",
        "Partners": "Thales, ETH Z端rich",
        "Comment": "Finished as the CV32A60X configuration of the CVA6 has reached TRL-5, completing the objective of the WI"
    },
    {
        "Repository": "Compression and decompression of digital waveforms",
        "URL": "https://github.com/semify-eda/tristan/tree/f6516af367ea9729658724e39aa83fa65c2aa884",
        "License": "TBD",
        "Status": "In progress",
        "Description": "Custom instructions for the CV32E40X core to improve the performance ofCompression and decompression of digital waveforms on the fly",
        "Project": "TRISTAN",
        "WI": "WI2.5.11",
        "Partners": "Semify",
        "Comment": ""
    },
    {
        "Repository": "TraceUnit",
        "URL": "",
        "License": "TBD",
        "Status": "In progress",
        "Description": "Portable trace unit and extensions",
        "Project": "TRISTAN",
        "WI": "WI2.1.4, WI2.2.1, WI2.3.4, WI2.5.4",
        "Partners": "Accemic Technologies, Fraunhofer, MINRES Technologies, SYSGO",
        "Comment": ""
    },
    {
        "Repository": "Hypervisor",
        "URL": "https://github.com/openhwgroup/cva6",
        "License": "Solderpad",
        "Status": "Released",
        "Description": "Hypervisor support for the CVA6 core",
        "Project": "TRISTAN",
        "WI": "WI2.5.10",
        "Partners": "ETH Z端rich, SYSGO",
        "Comment": ""
    },
    {
        "Repository": "Riviera: RISC-V ISA Extensions for NFC Applications",
        "URL": "https://github.com/NXP-AT-RIVIERA/Riviera_core/tree/main",
        "License": "LA_OPT_NXP Software License",
        "Status": "In progress",
        "Description": " Extension of the RISC-V ISA to improve performance of NFC specific DSP algorithms",
        "Project": "TRISTAN",
        "WI": "WI2.5.1",
        "Partners": "NXP Austria, Politecnico di Torino, Technical University of Graz",
        "Comment": ""
    }
]
