`timescale 1ns/1ps
module mux41_tb;
  reg [3:0] i;
  reg [1:0] sel;
  wire y;

  mux41 DUT(y, sel, i);

  initial begin
    $dumpfile("design.vcd");
    $dumpvars(0, mux41_tb);
    $monitor("sel=%b, i=%b -> y=%b", sel, i, y);

    i = 4'b1010;
    sel = 2'b00; #5;
    sel = 2'b01; #5;
    sel = 2'b10; #5;
    sel = 2'b11; #5;

    $finish;
  end
endmodule
