{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576177162520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576177162524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 13:59:22 2019 " "Processing started: Thu Dec 12 13:59:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576177162524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1576177162524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta add_sub_state_machine -c add_sub_state_machine " "Command: quartus_sta add_sub_state_machine -c add_sub_state_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1576177162524 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1576177162681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1576177163526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1576177163526 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1576177163578 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1576177163578 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "The Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1576177164094 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "add_sub_state_machine.sdc " "Synopsys Design Constraints File file not found: 'add_sub_state_machine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1576177164134 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1576177164134 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_reg.input_b state_reg.input_b " "create_clock -period 1.000 -name state_reg.input_b state_reg.input_b" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576177164134 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_reg.input_a state_reg.input_a " "create_clock -period 1.000 -name state_reg.input_a state_reg.input_a" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576177164134 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576177164134 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576177164134 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1576177164137 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576177164137 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1576177164137 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1576177164169 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1576177164193 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1576177164193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.698 " "Worst-case setup slack is -4.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177164197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177164197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.698             -34.816 state_reg.input_b  " "   -4.698             -34.816 state_reg.input_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177164197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.283             -31.303 state_reg.input_a  " "   -4.283             -31.303 state_reg.input_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177164197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.903             -86.957 clk  " "   -3.903             -86.957 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177164197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576177164197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.056 " "Worst-case hold slack is -2.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177164209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177164209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.056             -30.788 clk  " "   -2.056             -30.788 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177164209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.684               0.000 state_reg.input_a  " "    2.684               0.000 state_reg.input_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177164209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.010               0.000 state_reg.input_b  " "    3.010               0.000 state_reg.input_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177164209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576177164209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576177164214 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576177164226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177164234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177164234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -23.875 clk  " "   -0.394             -23.875 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177164234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 state_reg.input_b  " "    0.323               0.000 state_reg.input_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177164234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 state_reg.input_a  " "    0.415               0.000 state_reg.input_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177164234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576177164234 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576177164250 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576177164250 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1576177164258 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1576177164298 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1576177165254 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576177165330 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1576177165338 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1576177165338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.769 " "Worst-case setup slack is -4.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177165346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177165346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.769             -35.572 state_reg.input_b  " "   -4.769             -35.572 state_reg.input_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177165346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.385             -31.888 state_reg.input_a  " "   -4.385             -31.888 state_reg.input_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177165346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.825             -82.569 clk  " "   -3.825             -82.569 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177165346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576177165346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.133 " "Worst-case hold slack is -2.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177165354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177165354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.133             -34.155 clk  " "   -2.133             -34.155 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177165354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.702               0.000 state_reg.input_a  " "    2.702               0.000 state_reg.input_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177165354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.038               0.000 state_reg.input_b  " "    3.038               0.000 state_reg.input_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177165354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576177165354 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576177165366 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576177165374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177165378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177165378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -25.913 clk  " "   -0.394             -25.913 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177165378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 state_reg.input_b  " "    0.322               0.000 state_reg.input_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177165378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 state_reg.input_a  " "    0.396               0.000 state_reg.input_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177165378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576177165378 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576177165391 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576177165391 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1576177165395 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1576177165581 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1576177166384 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576177166465 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1576177166473 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1576177166473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.532 " "Worst-case setup slack is -2.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.532             -55.792 clk  " "   -2.532             -55.792 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.369             -17.212 state_reg.input_b  " "   -2.369             -17.212 state_reg.input_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.900             -13.768 state_reg.input_a  " "   -1.900             -13.768 state_reg.input_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576177166481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.213 " "Worst-case hold slack is -1.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213             -17.753 clk  " "   -1.213             -17.753 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.496               0.000 state_reg.input_a  " "    1.496               0.000 state_reg.input_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.824               0.000 state_reg.input_b  " "    1.824               0.000 state_reg.input_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576177166489 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576177166497 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576177166505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.089 " "Worst-case minimum pulse width slack is -0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -3.970 clk  " "   -0.089              -3.970 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 state_reg.input_b  " "    0.347               0.000 state_reg.input_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 state_reg.input_a  " "    0.439               0.000 state_reg.input_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576177166509 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576177166521 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576177166521 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1576177166529 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576177166703 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1576177166703 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1576177166703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.276 " "Worst-case setup slack is -2.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.276             -16.696 state_reg.input_b  " "   -2.276             -16.696 state_reg.input_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.089             -45.515 clk  " "   -2.089             -45.515 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.815             -13.144 state_reg.input_a  " "   -1.815             -13.144 state_reg.input_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576177166723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.249 " "Worst-case hold slack is -1.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.249             -19.770 clk  " "   -1.249             -19.770 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.466               0.000 state_reg.input_a  " "    1.466               0.000 state_reg.input_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.815               0.000 state_reg.input_b  " "    1.815               0.000 state_reg.input_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576177166735 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576177166743 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576177166751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.086 " "Worst-case minimum pulse width slack is -0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -3.891 clk  " "   -0.086              -3.891 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 state_reg.input_b  " "    0.372               0.000 state_reg.input_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 state_reg.input_a  " "    0.448               0.000 state_reg.input_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576177166755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576177166755 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576177166765 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576177166765 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1576177168335 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1576177168339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5139 " "Peak virtual memory: 5139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576177168425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 13:59:28 2019 " "Processing ended: Thu Dec 12 13:59:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576177168425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576177168425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576177168425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1576177168425 ""}
