# pipeline_IITB_RISC
The project is 5-stage pipline CPU design of custom RISC ISA.
