--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Structural_Wrapper.twx Structural_Wrapper.ncd -o
Structural_Wrapper.twr Structural_Wrapper.pcf -ucf pin_constraints.ucf

Design file:              Structural_Wrapper.ncd
Physical constraint file: Structural_Wrapper.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1588 paths analyzed, 123 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.109ns.
--------------------------------------------------------------------------------

Paths for end point clkDiv/n_cycle_0 (SLICE_X0Y94.SR), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkDiv/n_cycle_3 (FF)
  Destination:          clkDiv/n_cycle_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.074ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_high_BUFGP rising at 0.000ns
  Destination Clock:    clk_high_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkDiv/n_cycle_3 to clkDiv/n_cycle_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y94.DQ       Tcko                  0.341   clkDiv/n_cycle<3>
                                                       clkDiv/n_cycle_3
    SLICE_X1Y97.A1       net (fanout=2)        0.962   clkDiv/n_cycle<3>
    SLICE_X1Y97.COUT     Topcya                0.492   clkDiv/Mcompar_n0001_cy<3>
                                                       clkDiv/Mcompar_n0001_lut<0>
                                                       clkDiv/Mcompar_n0001_cy<3>
    SLICE_X1Y98.CIN      net (fanout=1)        0.000   clkDiv/Mcompar_n0001_cy<3>
    SLICE_X1Y98.BMUX     Tcinb                 0.272   clkDiv/Mcompar_n0001_cy<5>
                                                       clkDiv/Mcompar_n0001_cy<5>
    SLICE_X0Y94.SR       net (fanout=7)        0.693   clkDiv/Mcompar_n0001_cy<5>
    SLICE_X0Y94.CLK      Tsrck                 0.314   clkDiv/n_cycle<3>
                                                       clkDiv/n_cycle_0
    -------------------------------------------------  ---------------------------
    Total                                      3.074ns (1.419ns logic, 1.655ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkDiv/n_cycle_1 (FF)
  Destination:          clkDiv/n_cycle_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.063ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_high_BUFGP rising at 0.000ns
  Destination Clock:    clk_high_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkDiv/n_cycle_1 to clkDiv/n_cycle_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y94.BQ       Tcko                  0.341   clkDiv/n_cycle<3>
                                                       clkDiv/n_cycle_1
    SLICE_X1Y97.A2       net (fanout=2)        0.951   clkDiv/n_cycle<1>
    SLICE_X1Y97.COUT     Topcya                0.492   clkDiv/Mcompar_n0001_cy<3>
                                                       clkDiv/Mcompar_n0001_lut<0>
                                                       clkDiv/Mcompar_n0001_cy<3>
    SLICE_X1Y98.CIN      net (fanout=1)        0.000   clkDiv/Mcompar_n0001_cy<3>
    SLICE_X1Y98.BMUX     Tcinb                 0.272   clkDiv/Mcompar_n0001_cy<5>
                                                       clkDiv/Mcompar_n0001_cy<5>
    SLICE_X0Y94.SR       net (fanout=7)        0.693   clkDiv/Mcompar_n0001_cy<5>
    SLICE_X0Y94.CLK      Tsrck                 0.314   clkDiv/n_cycle<3>
                                                       clkDiv/n_cycle_0
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (1.419ns logic, 1.644ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkDiv/n_cycle_26 (FF)
  Destination:          clkDiv/n_cycle_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.931ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (1.219 - 1.299)
  Source Clock:         clk_high_BUFGP rising at 0.000ns
  Destination Clock:    clk_high_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkDiv/n_cycle_26 to clkDiv/n_cycle_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y100.CQ      Tcko                  0.341   clkDiv/n_cycle<27>
                                                       clkDiv/n_cycle_26
    SLICE_X1Y98.B1       net (fanout=3)        0.967   clkDiv/n_cycle<26>
    SLICE_X1Y98.BMUX     Topbb                 0.616   clkDiv/Mcompar_n0001_cy<5>
                                                       clkDiv/Mcompar_n0001_lut<5>
                                                       clkDiv/Mcompar_n0001_cy<5>
    SLICE_X0Y94.SR       net (fanout=7)        0.693   clkDiv/Mcompar_n0001_cy<5>
    SLICE_X0Y94.CLK      Tsrck                 0.314   clkDiv/n_cycle<3>
                                                       clkDiv/n_cycle_0
    -------------------------------------------------  ---------------------------
    Total                                      2.931ns (1.271ns logic, 1.660ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point clkDiv/n_cycle_1 (SLICE_X0Y94.SR), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkDiv/n_cycle_3 (FF)
  Destination:          clkDiv/n_cycle_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.074ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_high_BUFGP rising at 0.000ns
  Destination Clock:    clk_high_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkDiv/n_cycle_3 to clkDiv/n_cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y94.DQ       Tcko                  0.341   clkDiv/n_cycle<3>
                                                       clkDiv/n_cycle_3
    SLICE_X1Y97.A1       net (fanout=2)        0.962   clkDiv/n_cycle<3>
    SLICE_X1Y97.COUT     Topcya                0.492   clkDiv/Mcompar_n0001_cy<3>
                                                       clkDiv/Mcompar_n0001_lut<0>
                                                       clkDiv/Mcompar_n0001_cy<3>
    SLICE_X1Y98.CIN      net (fanout=1)        0.000   clkDiv/Mcompar_n0001_cy<3>
    SLICE_X1Y98.BMUX     Tcinb                 0.272   clkDiv/Mcompar_n0001_cy<5>
                                                       clkDiv/Mcompar_n0001_cy<5>
    SLICE_X0Y94.SR       net (fanout=7)        0.693   clkDiv/Mcompar_n0001_cy<5>
    SLICE_X0Y94.CLK      Tsrck                 0.314   clkDiv/n_cycle<3>
                                                       clkDiv/n_cycle_1
    -------------------------------------------------  ---------------------------
    Total                                      3.074ns (1.419ns logic, 1.655ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkDiv/n_cycle_1 (FF)
  Destination:          clkDiv/n_cycle_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.063ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_high_BUFGP rising at 0.000ns
  Destination Clock:    clk_high_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkDiv/n_cycle_1 to clkDiv/n_cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y94.BQ       Tcko                  0.341   clkDiv/n_cycle<3>
                                                       clkDiv/n_cycle_1
    SLICE_X1Y97.A2       net (fanout=2)        0.951   clkDiv/n_cycle<1>
    SLICE_X1Y97.COUT     Topcya                0.492   clkDiv/Mcompar_n0001_cy<3>
                                                       clkDiv/Mcompar_n0001_lut<0>
                                                       clkDiv/Mcompar_n0001_cy<3>
    SLICE_X1Y98.CIN      net (fanout=1)        0.000   clkDiv/Mcompar_n0001_cy<3>
    SLICE_X1Y98.BMUX     Tcinb                 0.272   clkDiv/Mcompar_n0001_cy<5>
                                                       clkDiv/Mcompar_n0001_cy<5>
    SLICE_X0Y94.SR       net (fanout=7)        0.693   clkDiv/Mcompar_n0001_cy<5>
    SLICE_X0Y94.CLK      Tsrck                 0.314   clkDiv/n_cycle<3>
                                                       clkDiv/n_cycle_1
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (1.419ns logic, 1.644ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkDiv/n_cycle_26 (FF)
  Destination:          clkDiv/n_cycle_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.931ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (1.219 - 1.299)
  Source Clock:         clk_high_BUFGP rising at 0.000ns
  Destination Clock:    clk_high_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkDiv/n_cycle_26 to clkDiv/n_cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y100.CQ      Tcko                  0.341   clkDiv/n_cycle<27>
                                                       clkDiv/n_cycle_26
    SLICE_X1Y98.B1       net (fanout=3)        0.967   clkDiv/n_cycle<26>
    SLICE_X1Y98.BMUX     Topbb                 0.616   clkDiv/Mcompar_n0001_cy<5>
                                                       clkDiv/Mcompar_n0001_lut<5>
                                                       clkDiv/Mcompar_n0001_cy<5>
    SLICE_X0Y94.SR       net (fanout=7)        0.693   clkDiv/Mcompar_n0001_cy<5>
    SLICE_X0Y94.CLK      Tsrck                 0.314   clkDiv/n_cycle<3>
                                                       clkDiv/n_cycle_1
    -------------------------------------------------  ---------------------------
    Total                                      2.931ns (1.271ns logic, 1.660ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point clkDiv/n_cycle_2 (SLICE_X0Y94.SR), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkDiv/n_cycle_3 (FF)
  Destination:          clkDiv/n_cycle_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.074ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_high_BUFGP rising at 0.000ns
  Destination Clock:    clk_high_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkDiv/n_cycle_3 to clkDiv/n_cycle_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y94.DQ       Tcko                  0.341   clkDiv/n_cycle<3>
                                                       clkDiv/n_cycle_3
    SLICE_X1Y97.A1       net (fanout=2)        0.962   clkDiv/n_cycle<3>
    SLICE_X1Y97.COUT     Topcya                0.492   clkDiv/Mcompar_n0001_cy<3>
                                                       clkDiv/Mcompar_n0001_lut<0>
                                                       clkDiv/Mcompar_n0001_cy<3>
    SLICE_X1Y98.CIN      net (fanout=1)        0.000   clkDiv/Mcompar_n0001_cy<3>
    SLICE_X1Y98.BMUX     Tcinb                 0.272   clkDiv/Mcompar_n0001_cy<5>
                                                       clkDiv/Mcompar_n0001_cy<5>
    SLICE_X0Y94.SR       net (fanout=7)        0.693   clkDiv/Mcompar_n0001_cy<5>
    SLICE_X0Y94.CLK      Tsrck                 0.314   clkDiv/n_cycle<3>
                                                       clkDiv/n_cycle_2
    -------------------------------------------------  ---------------------------
    Total                                      3.074ns (1.419ns logic, 1.655ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkDiv/n_cycle_1 (FF)
  Destination:          clkDiv/n_cycle_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.063ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_high_BUFGP rising at 0.000ns
  Destination Clock:    clk_high_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkDiv/n_cycle_1 to clkDiv/n_cycle_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y94.BQ       Tcko                  0.341   clkDiv/n_cycle<3>
                                                       clkDiv/n_cycle_1
    SLICE_X1Y97.A2       net (fanout=2)        0.951   clkDiv/n_cycle<1>
    SLICE_X1Y97.COUT     Topcya                0.492   clkDiv/Mcompar_n0001_cy<3>
                                                       clkDiv/Mcompar_n0001_lut<0>
                                                       clkDiv/Mcompar_n0001_cy<3>
    SLICE_X1Y98.CIN      net (fanout=1)        0.000   clkDiv/Mcompar_n0001_cy<3>
    SLICE_X1Y98.BMUX     Tcinb                 0.272   clkDiv/Mcompar_n0001_cy<5>
                                                       clkDiv/Mcompar_n0001_cy<5>
    SLICE_X0Y94.SR       net (fanout=7)        0.693   clkDiv/Mcompar_n0001_cy<5>
    SLICE_X0Y94.CLK      Tsrck                 0.314   clkDiv/n_cycle<3>
                                                       clkDiv/n_cycle_2
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (1.419ns logic, 1.644ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkDiv/n_cycle_26 (FF)
  Destination:          clkDiv/n_cycle_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.931ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (1.219 - 1.299)
  Source Clock:         clk_high_BUFGP rising at 0.000ns
  Destination Clock:    clk_high_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkDiv/n_cycle_26 to clkDiv/n_cycle_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y100.CQ      Tcko                  0.341   clkDiv/n_cycle<27>
                                                       clkDiv/n_cycle_26
    SLICE_X1Y98.B1       net (fanout=3)        0.967   clkDiv/n_cycle<26>
    SLICE_X1Y98.BMUX     Topbb                 0.616   clkDiv/Mcompar_n0001_cy<5>
                                                       clkDiv/Mcompar_n0001_lut<5>
                                                       clkDiv/Mcompar_n0001_cy<5>
    SLICE_X0Y94.SR       net (fanout=7)        0.693   clkDiv/Mcompar_n0001_cy<5>
    SLICE_X0Y94.CLK      Tsrck                 0.314   clkDiv/n_cycle<3>
                                                       clkDiv/n_cycle_2
    -------------------------------------------------  ---------------------------
    Total                                      2.931ns (1.271ns logic, 1.660ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clkDiv/n_cycle_24 (SLICE_X0Y100.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkDiv/n_cycle_23 (FF)
  Destination:          clkDiv/n_cycle_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 2)
  Clock Path Skew:      0.267ns (0.871 - 0.604)
  Source Clock:         clk_high_BUFGP rising at 10.000ns
  Destination Clock:    clk_high_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkDiv/n_cycle_23 to clkDiv/n_cycle_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.DQ       Tcko                  0.141   clkDiv/n_cycle<23>
                                                       clkDiv/n_cycle_23
    SLICE_X0Y99.D3       net (fanout=3)        0.181   clkDiv/n_cycle<23>
    SLICE_X0Y99.COUT     Topcyd                0.160   clkDiv/n_cycle<23>
                                                       clkDiv/n_cycle<23>_rt
                                                       clkDiv/Mcount_n_cycle_cy<23>
    SLICE_X0Y100.CIN     net (fanout=1)        0.001   clkDiv/Mcount_n_cycle_cy<23>
    SLICE_X0Y100.CLK     Tckcin      (-Th)     0.050   clkDiv/n_cycle<27>
                                                       clkDiv/Mcount_n_cycle_xor<27>
                                                       clkDiv/n_cycle_24
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.251ns logic, 0.182ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.203ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkDiv/n_cycle_20 (FF)
  Destination:          clkDiv/n_cycle_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 2)
  Clock Path Skew:      0.267ns (0.871 - 0.604)
  Source Clock:         clk_high_BUFGP rising at 10.000ns
  Destination Clock:    clk_high_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkDiv/n_cycle_20 to clkDiv/n_cycle_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.AQ       Tcko                  0.141   clkDiv/n_cycle<23>
                                                       clkDiv/n_cycle_20
    SLICE_X0Y99.A3       net (fanout=3)        0.181   clkDiv/n_cycle<20>
    SLICE_X0Y99.COUT     Topcya                0.197   clkDiv/n_cycle<23>
                                                       clkDiv/n_cycle<20>_rt
                                                       clkDiv/Mcount_n_cycle_cy<23>
    SLICE_X0Y100.CIN     net (fanout=1)        0.001   clkDiv/Mcount_n_cycle_cy<23>
    SLICE_X0Y100.CLK     Tckcin      (-Th)     0.050   clkDiv/n_cycle<27>
                                                       clkDiv/Mcount_n_cycle_xor<27>
                                                       clkDiv/n_cycle_24
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.288ns logic, 0.182ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkDiv/n_cycle_19 (FF)
  Destination:          clkDiv/n_cycle_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 3)
  Clock Path Skew:      0.267ns (0.871 - 0.604)
  Source Clock:         clk_high_BUFGP rising at 10.000ns
  Destination Clock:    clk_high_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkDiv/n_cycle_19 to clkDiv/n_cycle_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y98.DQ       Tcko                  0.141   clkDiv/n_cycle<19>
                                                       clkDiv/n_cycle_19
    SLICE_X0Y98.D3       net (fanout=3)        0.184   clkDiv/n_cycle<19>
    SLICE_X0Y98.COUT     Topcyd                0.160   clkDiv/n_cycle<19>
                                                       clkDiv/n_cycle<19>_rt
                                                       clkDiv/Mcount_n_cycle_cy<19>
    SLICE_X0Y99.CIN      net (fanout=1)        0.000   clkDiv/Mcount_n_cycle_cy<19>
    SLICE_X0Y99.COUT     Tbyp                  0.039   clkDiv/n_cycle<23>
                                                       clkDiv/Mcount_n_cycle_cy<23>
    SLICE_X0Y100.CIN     net (fanout=1)        0.001   clkDiv/Mcount_n_cycle_cy<23>
    SLICE_X0Y100.CLK     Tckcin      (-Th)     0.050   clkDiv/n_cycle<27>
                                                       clkDiv/Mcount_n_cycle_xor<27>
                                                       clkDiv/n_cycle_24
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.290ns logic, 0.185ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Paths for end point clkDiv/n_cycle_26 (SLICE_X0Y100.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.176ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkDiv/n_cycle_23 (FF)
  Destination:          clkDiv/n_cycle_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 2)
  Clock Path Skew:      0.267ns (0.871 - 0.604)
  Source Clock:         clk_high_BUFGP rising at 10.000ns
  Destination Clock:    clk_high_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkDiv/n_cycle_23 to clkDiv/n_cycle_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.DQ       Tcko                  0.141   clkDiv/n_cycle<23>
                                                       clkDiv/n_cycle_23
    SLICE_X0Y99.D3       net (fanout=3)        0.181   clkDiv/n_cycle<23>
    SLICE_X0Y99.COUT     Topcyd                0.160   clkDiv/n_cycle<23>
                                                       clkDiv/n_cycle<23>_rt
                                                       clkDiv/Mcount_n_cycle_cy<23>
    SLICE_X0Y100.CIN     net (fanout=1)        0.001   clkDiv/Mcount_n_cycle_cy<23>
    SLICE_X0Y100.CLK     Tckcin      (-Th)     0.040   clkDiv/n_cycle<27>
                                                       clkDiv/Mcount_n_cycle_xor<27>
                                                       clkDiv/n_cycle_26
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.261ns logic, 0.182ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.213ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkDiv/n_cycle_20 (FF)
  Destination:          clkDiv/n_cycle_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 2)
  Clock Path Skew:      0.267ns (0.871 - 0.604)
  Source Clock:         clk_high_BUFGP rising at 10.000ns
  Destination Clock:    clk_high_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkDiv/n_cycle_20 to clkDiv/n_cycle_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.AQ       Tcko                  0.141   clkDiv/n_cycle<23>
                                                       clkDiv/n_cycle_20
    SLICE_X0Y99.A3       net (fanout=3)        0.181   clkDiv/n_cycle<20>
    SLICE_X0Y99.COUT     Topcya                0.197   clkDiv/n_cycle<23>
                                                       clkDiv/n_cycle<20>_rt
                                                       clkDiv/Mcount_n_cycle_cy<23>
    SLICE_X0Y100.CIN     net (fanout=1)        0.001   clkDiv/Mcount_n_cycle_cy<23>
    SLICE_X0Y100.CLK     Tckcin      (-Th)     0.040   clkDiv/n_cycle<27>
                                                       clkDiv/Mcount_n_cycle_xor<27>
                                                       clkDiv/n_cycle_26
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.298ns logic, 0.182ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkDiv/n_cycle_19 (FF)
  Destination:          clkDiv/n_cycle_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 3)
  Clock Path Skew:      0.267ns (0.871 - 0.604)
  Source Clock:         clk_high_BUFGP rising at 10.000ns
  Destination Clock:    clk_high_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkDiv/n_cycle_19 to clkDiv/n_cycle_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y98.DQ       Tcko                  0.141   clkDiv/n_cycle<19>
                                                       clkDiv/n_cycle_19
    SLICE_X0Y98.D3       net (fanout=3)        0.184   clkDiv/n_cycle<19>
    SLICE_X0Y98.COUT     Topcyd                0.160   clkDiv/n_cycle<19>
                                                       clkDiv/n_cycle<19>_rt
                                                       clkDiv/Mcount_n_cycle_cy<19>
    SLICE_X0Y99.CIN      net (fanout=1)        0.000   clkDiv/Mcount_n_cycle_cy<19>
    SLICE_X0Y99.COUT     Tbyp                  0.039   clkDiv/n_cycle<23>
                                                       clkDiv/Mcount_n_cycle_cy<23>
    SLICE_X0Y100.CIN     net (fanout=1)        0.001   clkDiv/Mcount_n_cycle_cy<23>
    SLICE_X0Y100.CLK     Tckcin      (-Th)     0.040   clkDiv/n_cycle<27>
                                                       clkDiv/Mcount_n_cycle_xor<27>
                                                       clkDiv/n_cycle_26
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.300ns logic, 0.185ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Paths for end point clkDiv/n_cycle_25 (SLICE_X0Y100.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkDiv/n_cycle_23 (FF)
  Destination:          clkDiv/n_cycle_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 2)
  Clock Path Skew:      0.267ns (0.871 - 0.604)
  Source Clock:         clk_high_BUFGP rising at 10.000ns
  Destination Clock:    clk_high_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkDiv/n_cycle_23 to clkDiv/n_cycle_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.DQ       Tcko                  0.141   clkDiv/n_cycle<23>
                                                       clkDiv/n_cycle_23
    SLICE_X0Y99.D3       net (fanout=3)        0.181   clkDiv/n_cycle<23>
    SLICE_X0Y99.COUT     Topcyd                0.160   clkDiv/n_cycle<23>
                                                       clkDiv/n_cycle<23>_rt
                                                       clkDiv/Mcount_n_cycle_cy<23>
    SLICE_X0Y100.CIN     net (fanout=1)        0.001   clkDiv/Mcount_n_cycle_cy<23>
    SLICE_X0Y100.CLK     Tckcin      (-Th)     0.015   clkDiv/n_cycle<27>
                                                       clkDiv/Mcount_n_cycle_xor<27>
                                                       clkDiv/n_cycle_25
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.286ns logic, 0.182ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkDiv/n_cycle_20 (FF)
  Destination:          clkDiv/n_cycle_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 2)
  Clock Path Skew:      0.267ns (0.871 - 0.604)
  Source Clock:         clk_high_BUFGP rising at 10.000ns
  Destination Clock:    clk_high_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkDiv/n_cycle_20 to clkDiv/n_cycle_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.AQ       Tcko                  0.141   clkDiv/n_cycle<23>
                                                       clkDiv/n_cycle_20
    SLICE_X0Y99.A3       net (fanout=3)        0.181   clkDiv/n_cycle<20>
    SLICE_X0Y99.COUT     Topcya                0.197   clkDiv/n_cycle<23>
                                                       clkDiv/n_cycle<20>_rt
                                                       clkDiv/Mcount_n_cycle_cy<23>
    SLICE_X0Y100.CIN     net (fanout=1)        0.001   clkDiv/Mcount_n_cycle_cy<23>
    SLICE_X0Y100.CLK     Tckcin      (-Th)     0.015   clkDiv/n_cycle<27>
                                                       clkDiv/Mcount_n_cycle_xor<27>
                                                       clkDiv/n_cycle_25
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.323ns logic, 0.182ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkDiv/n_cycle_19 (FF)
  Destination:          clkDiv/n_cycle_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 3)
  Clock Path Skew:      0.267ns (0.871 - 0.604)
  Source Clock:         clk_high_BUFGP rising at 10.000ns
  Destination Clock:    clk_high_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkDiv/n_cycle_19 to clkDiv/n_cycle_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y98.DQ       Tcko                  0.141   clkDiv/n_cycle<19>
                                                       clkDiv/n_cycle_19
    SLICE_X0Y98.D3       net (fanout=3)        0.184   clkDiv/n_cycle<19>
    SLICE_X0Y98.COUT     Topcyd                0.160   clkDiv/n_cycle<19>
                                                       clkDiv/n_cycle<19>_rt
                                                       clkDiv/Mcount_n_cycle_cy<19>
    SLICE_X0Y99.CIN      net (fanout=1)        0.000   clkDiv/Mcount_n_cycle_cy<19>
    SLICE_X0Y99.COUT     Tbyp                  0.039   clkDiv/n_cycle<23>
                                                       clkDiv/Mcount_n_cycle_cy<23>
    SLICE_X0Y100.CIN     net (fanout=1)        0.001   clkDiv/Mcount_n_cycle_cy<23>
    SLICE_X0Y100.CLK     Tckcin      (-Th)     0.015   clkDiv/n_cycle<27>
                                                       clkDiv/Mcount_n_cycle_xor<27>
                                                       clkDiv/n_cycle_25
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.325ns logic, 0.185ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: clk_high_BUFGP/BUFG/I0
  Logical resource: clk_high_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_high_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: clkDiv/n_cycle<3>/CLK
  Logical resource: clkDiv/n_cycle_0/CK
  Location pin: SLICE_X0Y94.CLK
  Clock network: clk_high_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: clkDiv/n_cycle<3>/CLK
  Logical resource: clkDiv/n_cycle_0/CK
  Location pin: SLICE_X0Y94.CLK
  Clock network: clk_high_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_high
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_high       |    3.109|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1588 paths, 0 nets, and 104 connections

Design statistics:
   Minimum period:   3.109ns{1}   (Maximum frequency: 321.647MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 14 16:17:32 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4946 MB



