---

    # 
  # 
  # ======== Result =========
  # 
  # best option name OPQ16,IVF4096,PQ16
  # nprobe: 17
  # QPS 3146.845287599182
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 64.0
  #         FF: 23129
  #         LUT: 18066
  #         DSP48E: 116
  #         
  # QPS: 4254.5432443931195
  # Cycles per query: 32906
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 2
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 0
  #         FF: 3428.19
  #         LUT: 3717.33
  #         DSP48E: 0
  #         
  # QPS: 17033.702396885266
  # Cycles per query: 8219
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 1
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 1
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 182.0
  #         URAM: 80
  #         FF: 29722
  #         LUT: 20858
  #         DSP48E: 108
  #         
  # QPS: 3635.985871597756
  # Cycles per query: 38504
  # PE_NUM_TABLE_CONSTRUCTION: 2
  # Stage 5:
  # 
  #         HBM_bank: 4.0
  #         BRAM_18K: 252.0
  #         URAM: 0.0
  #         FF: 70572.0
  #         LUT: 65656.0
  #         DSP48E: 360.0
  #         
  # QPS: 3146.845287599182
  # Cycles per query: 44489
  # HBM_CHANNEL_NUM: 4
  # STAGE5_COMP_PE_NUM: 12
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 50.0
  #         URAM: 0
  #         FF: 53767.49999999999
  #         LUT: 56572.5
  #         DSP48E: 0
  #         
  # QPS: 3602.3054755043227
  # Cycles per query: 38864
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 526565
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 4.0
  #         BRAM_18K: 1607.0
  #         URAM: 144.0
  #         FF: 564055.69
  #         LUT: 416165.83
  #         DSP48E: 620.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 4.0
  #         BRAM_18K: 523.0
  #         URAM: 144.0
  #         FF: 183277.69
  #         LUT: 167021.83000000002
  #         DSP48E: 604.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '0.6882440476190476%', 'DSP48E': '0.16276041666666669%', 'FF': '0.07693865740740741%', 'LUT': '0.12453703703703704%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.018601190476190476%', 'DSP48E': '0.9440104166666666%', 'FF': '0.6692418981481482%', 'LUT': '1.0454861111111111%', 'URAM': '5.0%'}
  # Stage 3: {'BRAM_18K': '0.018601190476190476%', 'DSP48E': '0.0%', 'FF': '0.0991953125%', 'LUT': '0.21512326388888886%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '3.3854166666666665%', 'DSP48E': '0.87890625%', 'FF': '0.8600115740740741%', 'LUT': '1.2070601851851852%', 'URAM': '6.25%'}
  # Stage 5: {'BRAM_18K': '4.6875%', 'DSP48E': '2.9296875%', 'FF': '2.042013888888889%', 'LUT': '3.7995370370370374%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '0.9300595238095238%', 'DSP48E': '0.0%', 'FF': '1.5557725694444442%', 'LUT': '3.2738715277777777%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '7.0745697896749515%', 'DSP48E': '3.3112582781456954%', 'FF': '1.4508039685572205%', 'LUT': '1.2884543295927244%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 1.2884543295927244%
  # Stage 2: {'BRAM_18K': '0.19120458891013384%', 'DSP48E': '19.205298013245034%', 'FF': '12.619648359819463%', 'LUT': '10.816550147965687%', 'URAM': '44.44444444444444%'}
  # LUT only:
  # Stage 2: 10.816550147965687%
  # Stage 3: {'BRAM_18K': '0.19120458891013384%', 'DSP48E': '0.0%', 'FF': '1.8704895287582468%', 'LUT': '2.225655173338718%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 2.225655173338718%
  # Stage 4: {'BRAM_18K': '34.79923518164436%', 'DSP48E': '17.880794701986755%', 'FF': '16.21692198324848%', 'LUT': '12.488187921303458%', 'URAM': '55.55555555555556%'}
  # LUT only:
  # Stage 4: 12.488187921303458%
  # Stage 5: {'BRAM_18K': '48.18355640535373%', 'DSP48E': '59.60264900662252%', 'FF': '38.505504952621344%', 'LUT': '39.30983153519513%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 39.30983153519513%
  # Stage 6: {'BRAM_18K': '9.560229445506693%', 'DSP48E': '0.0%', 'FF': '29.33663120699524%', 'LUT': '33.871320892604274%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 33.871320892604274%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '29.892113095238095%', 'DSP48E': '5.045572916666666%', 'FF': '16.321055844907406%', 'LUT': '24.083670717592593%', 'URAM': '11.25%'}


  # Constants
  NLIST: 4096
  NPROBE: 17
  D: 128
  M: 16
  K: 256
  TOPK: 10

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: True
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 2

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 1 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 1 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 2

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 4 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 12

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U250 # Supported devices: U280, U250, U50
  FREQ: 140
