// Seed: 189771920
module module_0 (
    output wor   id_0,
    input  wor   id_1,
    input  uwire id_2,
    input  uwire id_3,
    output tri   id_4
);
  assign id_0 = id_1;
  assign id_0 = id_2 ^ 1'b0;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    input wand id_2,
    output wor id_3,
    input tri id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input supply1 id_8,
    input wand id_9,
    output wire id_10
);
  assign id_7 = id_8;
  module_0(
      id_0, id_2, id_2, id_9, id_7
  );
endmodule
