<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-mxc › include › mach › mx53.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>mx53.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __MACH_MX53_H__</span>
<span class="cp">#define __MACH_MX53_H__</span>

<span class="cm">/*</span>
<span class="cm"> * IROM</span>
<span class="cm"> */</span>
<span class="cp">#define MX53_IROM_BASE_ADDR		0x0</span>
<span class="cp">#define MX53_IROM_SIZE			SZ_64K</span>

<span class="cm">/* TZIC */</span>
<span class="cp">#define MX53_TZIC_BASE_ADDR		0x0FFFC000</span>
<span class="cp">#define MX53_TZIC_SIZE			SZ_16K</span>

<span class="cm">/*</span>
<span class="cm"> * AHCI SATA</span>
<span class="cm"> */</span>
<span class="cp">#define MX53_SATA_BASE_ADDR		0x10000000</span>

<span class="cm">/*</span>
<span class="cm"> * NFC</span>
<span class="cm"> */</span>
<span class="cp">#define MX53_NFC_AXI_BASE_ADDR	0xF7FF0000	</span><span class="cm">/* NAND flash AXI */</span><span class="cp"></span>
<span class="cp">#define MX53_NFC_AXI_SIZE		SZ_64K</span>

<span class="cm">/*</span>
<span class="cm"> * IRAM</span>
<span class="cm"> */</span>
<span class="cp">#define MX53_IRAM_BASE_ADDR	0xF8000000	</span><span class="cm">/* internal ram */</span><span class="cp"></span>
<span class="cp">#define MX53_IRAM_PARTITIONS	16</span>
<span class="cp">#define MX53_IRAM_SIZE		(MX53_IRAM_PARTITIONS * SZ_8K)	</span><span class="cm">/* 128KB */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Graphics Memory of GPU</span>
<span class="cm"> */</span>
<span class="cp">#define MX53_IPU_CTRL_BASE_ADDR	0x18000000</span>
<span class="cp">#define MX53_GPU2D_BASE_ADDR		0x20000000</span>
<span class="cp">#define MX53_GPU_BASE_ADDR		0x30000000</span>
<span class="cp">#define MX53_GPU_GMEM_BASE_ADDR	0xF8020000</span>

<span class="cp">#define MX53_DEBUG_BASE_ADDR		0x40000000</span>
<span class="cp">#define MX53_DEBUG_SIZE		SZ_1M</span>
<span class="cp">#define MX53_ETB_BASE_ADDR		(MX53_DEBUG_BASE_ADDR + 0x00001000)</span>
<span class="cp">#define MX53_ETM_BASE_ADDR		(MX53_DEBUG_BASE_ADDR + 0x00002000)</span>
<span class="cp">#define MX53_TPIU_BASE_ADDR		(MX53_DEBUG_BASE_ADDR + 0x00003000)</span>
<span class="cp">#define MX53_CTI0_BASE_ADDR		(MX53_DEBUG_BASE_ADDR + 0x00004000)</span>
<span class="cp">#define MX53_CTI1_BASE_ADDR		(MX53_DEBUG_BASE_ADDR + 0x00005000)</span>
<span class="cp">#define MX53_CTI2_BASE_ADDR		(MX53_DEBUG_BASE_ADDR + 0x00006000)</span>
<span class="cp">#define MX53_CTI3_BASE_ADDR		(MX53_DEBUG_BASE_ADDR + 0x00007000)</span>
<span class="cp">#define MX53_CORTEX_DBG_BASE_ADDR	(MX53_DEBUG_BASE_ADDR + 0x00008000)</span>

<span class="cm">/*</span>
<span class="cm"> * SPBA global module enabled #0</span>
<span class="cm"> */</span>
<span class="cp">#define MX53_SPBA0_BASE_ADDR		0x50000000</span>
<span class="cp">#define MX53_SPBA0_SIZE		SZ_1M</span>

<span class="cp">#define MX53_ESDHC1_BASE_ADDR	(MX53_SPBA0_BASE_ADDR + 0x00004000)</span>
<span class="cp">#define MX53_ESDHC2_BASE_ADDR	(MX53_SPBA0_BASE_ADDR + 0x00008000)</span>
<span class="cp">#define MX53_UART3_BASE_ADDR		(MX53_SPBA0_BASE_ADDR + 0x0000C000)</span>
<span class="cp">#define MX53_ECSPI1_BASE_ADDR		(MX53_SPBA0_BASE_ADDR + 0x00010000)</span>
<span class="cp">#define MX53_SSI2_BASE_ADDR		(MX53_SPBA0_BASE_ADDR + 0x00014000)</span>
<span class="cp">#define MX53_ESDHC3_BASE_ADDR	(MX53_SPBA0_BASE_ADDR + 0x00020000)</span>
<span class="cp">#define MX53_ESDHC4_BASE_ADDR	(MX53_SPBA0_BASE_ADDR + 0x00024000)</span>
<span class="cp">#define MX53_SPDIF_BASE_ADDR		(MX53_SPBA0_BASE_ADDR + 0x00028000)</span>
<span class="cp">#define MX53_ASRC_BASE_ADDR		(MX53_SPBA0_BASE_ADDR + 0x0002C000)</span>
<span class="cp">#define MX53_ATA_DMA_BASE_ADDR	(MX53_SPBA0_BASE_ADDR + 0x00030000)</span>
<span class="cp">#define MX53_SLIM_DMA_BASE_ADDR	(MX53_SPBA0_BASE_ADDR + 0x00034000)</span>
<span class="cp">#define MX53_HSI2C_DMA_BASE_ADDR	(MX53_SPBA0_BASE_ADDR + 0x00038000)</span>
<span class="cp">#define MX53_SPBA_CTRL_BASE_ADDR	(MX53_SPBA0_BASE_ADDR + 0x0003C000)</span>

<span class="cm">/*</span>
<span class="cm"> * AIPS 1</span>
<span class="cm"> */</span>
<span class="cp">#define MX53_AIPS1_BASE_ADDR	0x53F00000</span>
<span class="cp">#define MX53_AIPS1_SIZE		SZ_1M</span>

<span class="cp">#define MX53_OTG_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x00080000)</span>
<span class="cp">#define MX53_GPIO1_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x00084000)</span>
<span class="cp">#define MX53_GPIO2_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x00088000)</span>
<span class="cp">#define MX53_GPIO3_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x0008C000)</span>
<span class="cp">#define MX53_GPIO4_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x00090000)</span>
<span class="cp">#define MX53_KPP_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x00094000)</span>
<span class="cp">#define MX53_WDOG1_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x00098000)</span>
<span class="cp">#define MX53_WDOG2_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x0009C000)</span>
<span class="cp">#define MX53_GPT1_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x000A0000)</span>
<span class="cp">#define MX53_SRTC_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x000A4000)</span>
<span class="cp">#define MX53_IOMUXC_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x000A8000)</span>
<span class="cp">#define MX53_EPIT1_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x000AC000)</span>
<span class="cp">#define MX53_EPIT2_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x000B0000)</span>
<span class="cp">#define MX53_PWM1_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x000B4000)</span>
<span class="cp">#define MX53_PWM2_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x000B8000)</span>
<span class="cp">#define MX53_UART1_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x000BC000)</span>
<span class="cp">#define MX53_UART2_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x000C0000)</span>
<span class="cp">#define MX53_SRC_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x000D0000)</span>
<span class="cp">#define MX53_CCM_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x000D4000)</span>
<span class="cp">#define MX53_GPC_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x000D8000)</span>
<span class="cp">#define MX53_GPIO5_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x000DC000)</span>
<span class="cp">#define MX53_GPIO6_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x000E0000)</span>
<span class="cp">#define MX53_GPIO7_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x000E4000)</span>
<span class="cp">#define MX53_ATA_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x000E8000)</span>
<span class="cp">#define MX53_I2C3_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x000EC000)</span>
<span class="cp">#define MX53_UART4_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x000F0000)</span>

<span class="cm">/*</span>
<span class="cm"> * AIPS 2</span>
<span class="cm"> */</span>
<span class="cp">#define MX53_AIPS2_BASE_ADDR		0x63F00000</span>
<span class="cp">#define MX53_AIPS2_SIZE			SZ_1M</span>

<span class="cp">#define MX53_PLL1_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x00080000)</span>
<span class="cp">#define MX53_PLL2_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x00084000)</span>
<span class="cp">#define MX53_PLL3_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x00088000)</span>
<span class="cp">#define MX53_PLL4_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x0008C000)</span>
<span class="cp">#define MX53_UART5_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x00090000)</span>
<span class="cp">#define MX53_AHBMAX_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x00094000)</span>
<span class="cp">#define MX53_IIM_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x00098000)</span>
<span class="cp">#define MX53_CSU_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x0009C000)</span>
<span class="cp">#define MX53_ARM_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000A0000)</span>
<span class="cp">#define MX53_OWIRE_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000A4000)</span>
<span class="cp">#define MX53_FIRI_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000A8000)</span>
<span class="cp">#define MX53_ECSPI2_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000AC000)</span>
<span class="cp">#define MX53_SDMA_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000B0000)</span>
<span class="cp">#define MX53_SCC_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000B4000)</span>
<span class="cp">#define MX53_ROMCP_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000B8000)</span>
<span class="cp">#define MX53_RTIC_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000BC000)</span>
<span class="cp">#define MX53_CSPI_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000C0000)</span>
<span class="cp">#define MX53_I2C2_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000C4000)</span>
<span class="cp">#define MX53_I2C1_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000C8000)</span>
<span class="cp">#define MX53_SSI1_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000CC000)</span>
<span class="cp">#define MX53_AUDMUX_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000D0000)</span>
<span class="cp">#define MX53_RTC_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000D4000)</span>
<span class="cp">#define MX53_M4IF_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000D8000)</span>
<span class="cp">#define MX53_ESDCTL_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000D9000)</span>
<span class="cp">#define MX53_WEIM_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000DA000)</span>
<span class="cp">#define MX53_NFC_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000DB000)</span>
<span class="cp">#define MX53_EMI_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000DBF00)</span>
<span class="cp">#define MX53_MIPI_HSC_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000DC000)</span>
<span class="cp">#define MX53_MLB_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000E4000)</span>
<span class="cp">#define MX53_SSI3_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000E8000)</span>
<span class="cp">#define MX53_FEC_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000EC000)</span>
<span class="cp">#define MX53_TVE_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000F0000)</span>
<span class="cp">#define MX53_VPU_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000F4000)</span>
<span class="cp">#define MX53_SAHARA_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000F8000)</span>
<span class="cp">#define MX53_PTP_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000FC000)</span>

<span class="cm">/*</span>
<span class="cm"> * Memory regions and CS</span>
<span class="cm"> */</span>
<span class="cp">#define MX53_CSD0_BASE_ADDR		0x70000000</span>
<span class="cp">#define MX53_CSD1_BASE_ADDR		0xB0000000</span>
<span class="cp">#define MX53_CS0_BASE_ADDR		0xF0000000</span>
<span class="cp">#define MX53_CS1_32MB_BASE_ADDR	0xF2000000</span>
<span class="cp">#define MX53_CS1_64MB_BASE_ADDR		0xF4000000</span>
<span class="cp">#define MX53_CS2_64MB_BASE_ADDR		0xF4000000</span>
<span class="cp">#define MX53_CS2_96MB_BASE_ADDR		0xF6000000</span>
<span class="cp">#define MX53_CS3_BASE_ADDR		0xF6000000</span>

<span class="cp">#define MX53_IO_P2V(x)			IMX_IO_P2V(x)</span>
<span class="cp">#define MX53_IO_ADDRESS(x)		IOMEM(MX53_IO_P2V(x))</span>

<span class="cm">/*</span>
<span class="cm"> * defines for SPBA modules</span>
<span class="cm"> */</span>
<span class="cp">#define MX53_SPBA_SDHC1	0x04</span>
<span class="cp">#define MX53_SPBA_SDHC2	0x08</span>
<span class="cp">#define MX53_SPBA_UART3	0x0C</span>
<span class="cp">#define MX53_SPBA_CSPI1	0x10</span>
<span class="cp">#define MX53_SPBA_SSI2		0x14</span>
<span class="cp">#define MX53_SPBA_SDHC3	0x20</span>
<span class="cp">#define MX53_SPBA_SDHC4	0x24</span>
<span class="cp">#define MX53_SPBA_SPDIF	0x28</span>
<span class="cp">#define MX53_SPBA_ATA		0x30</span>
<span class="cp">#define MX53_SPBA_SLIM		0x34</span>
<span class="cp">#define MX53_SPBA_HSI2C	0x38</span>
<span class="cp">#define MX53_SPBA_CTRL		0x3C</span>

<span class="cm">/*</span>
<span class="cm"> * DMA request assignments</span>
<span class="cm"> */</span>
<span class="cp">#define MX53_DMA_REQ_SSI3_TX0		47</span>
<span class="cp">#define MX53_DMA_REQ_SSI3_RX0		46</span>
<span class="cp">#define MX53_DMA_REQ_SSI3_TX1		45</span>
<span class="cp">#define MX53_DMA_REQ_SSI3_RX1		44</span>
<span class="cp">#define MX53_DMA_REQ_UART3_TX	43</span>
<span class="cp">#define MX53_DMA_REQ_UART3_RX	42</span>
<span class="cp">#define MX53_DMA_REQ_ESAI_TX		41</span>
<span class="cp">#define MX53_DMA_REQ_ESAI_RX		40</span>
<span class="cp">#define MX53_DMA_REQ_CSPI_TX		39</span>
<span class="cp">#define MX53_DMA_REQ_CSPI_RX		38</span>
<span class="cp">#define MX53_DMA_REQ_ASRC_DMA6	37</span>
<span class="cp">#define MX53_DMA_REQ_ASRC_DMA5	36</span>
<span class="cp">#define MX53_DMA_REQ_ASRC_DMA4	35</span>
<span class="cp">#define MX53_DMA_REQ_ASRC_DMA3	34</span>
<span class="cp">#define MX53_DMA_REQ_ASRC_DMA2	33</span>
<span class="cp">#define MX53_DMA_REQ_ASRC_DMA1	32</span>
<span class="cp">#define MX53_DMA_REQ_EMI_WR		31</span>
<span class="cp">#define MX53_DMA_REQ_EMI_RD		30</span>
<span class="cp">#define MX53_DMA_REQ_SSI1_TX0		29</span>
<span class="cp">#define MX53_DMA_REQ_SSI1_RX0		28</span>
<span class="cp">#define MX53_DMA_REQ_SSI1_TX1		27</span>
<span class="cp">#define MX53_DMA_REQ_SSI1_RX1		26</span>
<span class="cp">#define MX53_DMA_REQ_SSI2_TX0		25</span>
<span class="cp">#define MX53_DMA_REQ_SSI2_RX0		24</span>
<span class="cp">#define MX53_DMA_REQ_SSI2_TX1		23</span>
<span class="cp">#define MX53_DMA_REQ_SSI2_RX1		22</span>
<span class="cp">#define MX53_DMA_REQ_I2C2_SDHC2	21</span>
<span class="cp">#define MX53_DMA_REQ_I2C1_SDHC1	20</span>
<span class="cp">#define MX53_DMA_REQ_UART1_TX	19</span>
<span class="cp">#define MX53_DMA_REQ_UART1_RX	18</span>
<span class="cp">#define MX53_DMA_REQ_UART5_TX	17</span>
<span class="cp">#define MX53_DMA_REQ_UART5_RX	16</span>
<span class="cp">#define MX53_DMA_REQ_SPDIF_TX		15</span>
<span class="cp">#define MX53_DMA_REQ_SPDIF_RX		14</span>
<span class="cp">#define MX53_DMA_REQ_UART2_FIRI_TX	13</span>
<span class="cp">#define MX53_DMA_REQ_UART2_FIRI_RX	12</span>
<span class="cp">#define MX53_DMA_REQ_SDHC4		11</span>
<span class="cp">#define MX53_DMA_REQ_I2C3_SDHC3	10</span>
<span class="cp">#define MX53_DMA_REQ_CSPI2_TX		9</span>
<span class="cp">#define MX53_DMA_REQ_CSPI2_RX		8</span>
<span class="cp">#define MX53_DMA_REQ_CSPI1_TX		7</span>
<span class="cp">#define MX53_DMA_REQ_CSPI1_RX		6</span>
<span class="cp">#define MX53_DMA_REQ_IPU		5</span>
<span class="cp">#define MX53_DMA_REQ_ATA_TX_END	4</span>
<span class="cp">#define MX53_DMA_REQ_ATA_UART4_TX	3</span>
<span class="cp">#define MX53_DMA_REQ_ATA_UART4_RX	2</span>
<span class="cp">#define MX53_DMA_REQ_GPC		1</span>
<span class="cp">#define MX53_DMA_REQ_VPU		0</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt numbers</span>
<span class="cm"> */</span>
<span class="cp">#define MX53_INT_RESV0		0</span>
<span class="cp">#define MX53_INT_ESDHC1	1</span>
<span class="cp">#define MX53_INT_ESDHC2	2</span>
<span class="cp">#define MX53_INT_ESDHC3	3</span>
<span class="cp">#define MX53_INT_ESDHC4	4</span>
<span class="cp">#define MX53_INT_DAP	5</span>
<span class="cp">#define MX53_INT_SDMA	6</span>
<span class="cp">#define MX53_INT_IOMUX	7</span>
<span class="cp">#define MX53_INT_NFC	8</span>
<span class="cp">#define MX53_INT_VPU	9</span>
<span class="cp">#define MX53_INT_IPU_ERR	10</span>
<span class="cp">#define MX53_INT_IPU_SYN	11</span>
<span class="cp">#define MX53_INT_GPU	12</span>
<span class="cp">#define MX53_INT_UART4	13</span>
<span class="cp">#define MX53_INT_USB_H1	14</span>
<span class="cp">#define MX53_INT_EMI	15</span>
<span class="cp">#define MX53_INT_USB_H2	16</span>
<span class="cp">#define MX53_INT_USB_H3	17</span>
<span class="cp">#define MX53_INT_USB_OTG	18</span>
<span class="cp">#define MX53_INT_SAHARA_H0	19</span>
<span class="cp">#define MX53_INT_SAHARA_H1	20</span>
<span class="cp">#define MX53_INT_SCC_SMN	21</span>
<span class="cp">#define MX53_INT_SCC_STZ	22</span>
<span class="cp">#define MX53_INT_SCC_SCM	23</span>
<span class="cp">#define MX53_INT_SRTC_NTZ	24</span>
<span class="cp">#define MX53_INT_SRTC_TZ	25</span>
<span class="cp">#define MX53_INT_RTIC	26</span>
<span class="cp">#define MX53_INT_CSU	27</span>
<span class="cp">#define MX53_INT_SATA	28</span>
<span class="cp">#define MX53_INT_SSI1	29</span>
<span class="cp">#define MX53_INT_SSI2	30</span>
<span class="cp">#define MX53_INT_UART1	31</span>
<span class="cp">#define MX53_INT_UART2	32</span>
<span class="cp">#define MX53_INT_UART3	33</span>
<span class="cp">#define MX53_INT_RTC	34</span>
<span class="cp">#define MX53_INT_PTP	35</span>
<span class="cp">#define MX53_INT_ECSPI1	36</span>
<span class="cp">#define MX53_INT_ECSPI2	37</span>
<span class="cp">#define MX53_INT_CSPI	38</span>
<span class="cp">#define MX53_INT_GPT	39</span>
<span class="cp">#define MX53_INT_EPIT1	40</span>
<span class="cp">#define MX53_INT_EPIT2	41</span>
<span class="cp">#define MX53_INT_GPIO1_INT7	42</span>
<span class="cp">#define MX53_INT_GPIO1_INT6	43</span>
<span class="cp">#define MX53_INT_GPIO1_INT5	44</span>
<span class="cp">#define MX53_INT_GPIO1_INT4	45</span>
<span class="cp">#define MX53_INT_GPIO1_INT3	46</span>
<span class="cp">#define MX53_INT_GPIO1_INT2	47</span>
<span class="cp">#define MX53_INT_GPIO1_INT1	48</span>
<span class="cp">#define MX53_INT_GPIO1_INT0	49</span>
<span class="cp">#define MX53_INT_GPIO1_LOW	50</span>
<span class="cp">#define MX53_INT_GPIO1_HIGH	51</span>
<span class="cp">#define MX53_INT_GPIO2_LOW	52</span>
<span class="cp">#define MX53_INT_GPIO2_HIGH	53</span>
<span class="cp">#define MX53_INT_GPIO3_LOW	54</span>
<span class="cp">#define MX53_INT_GPIO3_HIGH	55</span>
<span class="cp">#define MX53_INT_GPIO4_LOW	56</span>
<span class="cp">#define MX53_INT_GPIO4_HIGH	57</span>
<span class="cp">#define MX53_INT_WDOG1	58</span>
<span class="cp">#define MX53_INT_WDOG2	59</span>
<span class="cp">#define MX53_INT_KPP	60</span>
<span class="cp">#define MX53_INT_PWM1	61</span>
<span class="cp">#define MX53_INT_I2C1	62</span>
<span class="cp">#define MX53_INT_I2C2	63</span>
<span class="cp">#define MX53_INT_I2C3	64</span>
<span class="cp">#define MX53_INT_MLB	65</span>
<span class="cp">#define MX53_INT_ASRC	66</span>
<span class="cp">#define MX53_INT_SPDIF	67</span>
<span class="cp">#define MX53_INT_SIM_DAT	68</span>
<span class="cp">#define MX53_INT_IIM	69</span>
<span class="cp">#define MX53_INT_ATA	70</span>
<span class="cp">#define MX53_INT_CCM1	71</span>
<span class="cp">#define MX53_INT_CCM2	72</span>
<span class="cp">#define MX53_INT_GPC1	73</span>
<span class="cp">#define MX53_INT_GPC2	74</span>
<span class="cp">#define MX53_INT_SRC	75</span>
<span class="cp">#define MX53_INT_NM		76</span>
<span class="cp">#define MX53_INT_PMU	77</span>
<span class="cp">#define MX53_INT_CTI_IRQ	78</span>
<span class="cp">#define MX53_INT_CTI1_TG0	79</span>
<span class="cp">#define MX53_INT_CTI1_TG1	80</span>
<span class="cp">#define MX53_INT_ESAI	81</span>
<span class="cp">#define MX53_INT_CAN1	82</span>
<span class="cp">#define MX53_INT_CAN2	83</span>
<span class="cp">#define MX53_INT_GPU2_IRQ	84</span>
<span class="cp">#define MX53_INT_GPU2_BUSY	85</span>
<span class="cp">#define MX53_INT_UART5	86</span>
<span class="cp">#define MX53_INT_FEC	87</span>
<span class="cp">#define MX53_INT_OWIRE	88</span>
<span class="cp">#define MX53_INT_CTI1_TG2	89</span>
<span class="cp">#define MX53_INT_SJC	90</span>
<span class="cp">#define MX53_INT_TVE	92</span>
<span class="cp">#define MX53_INT_FIRI	93</span>
<span class="cp">#define MX53_INT_PWM2	94</span>
<span class="cp">#define MX53_INT_SLIM_EXP	95</span>
<span class="cp">#define MX53_INT_SSI3	96</span>
<span class="cp">#define MX53_INT_EMI_BOOT	97</span>
<span class="cp">#define MX53_INT_CTI1_TG3	98</span>
<span class="cp">#define MX53_INT_SMC_RX	99</span>
<span class="cp">#define MX53_INT_VPU_IDLE	100</span>
<span class="cp">#define MX53_INT_EMI_NFC	101</span>
<span class="cp">#define MX53_INT_GPU_IDLE	102</span>
<span class="cp">#define MX53_INT_GPIO5_LOW	103</span>
<span class="cp">#define MX53_INT_GPIO5_HIGH	104</span>
<span class="cp">#define MX53_INT_GPIO6_LOW	105</span>
<span class="cp">#define MX53_INT_GPIO6_HIGH	106</span>
<span class="cp">#define MX53_INT_GPIO7_LOW	107</span>
<span class="cp">#define MX53_INT_GPIO7_HIGH	108</span>

<span class="cp">#endif </span><span class="cm">/* ifndef __MACH_MX53_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
