{COMPONENT Z:\HOME\PROGRAM\WORK\FS65SBC\M65\PLD\FS65SBC.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Wed Nov 15 19:55:46 2023 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P A15 {Pt "INPUT"}{Lq 0}{Ploc 100 260}}
   {P F2 {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P RW {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P PA0 {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P PA1 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P PA2 {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P A10 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P A11 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P A12 {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P A13 {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P A14 {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P A9 {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P AR16 {Pt "I/O"}{Lq 0}{Ploc 290 20}}
   {P AR15 {Pt "I/O"}{Lq 0}{Ploc 290 40}}
   {P AR14 {Pt "I/O"}{Lq 0}{Ploc 290 60}}
   {P AR13 {Pt "I/O"}{Lq 0}{Ploc 290 80}}
   {P RD {Pt "I/O"}{Lq 0}{Ploc 290 100}}
   {P WR {Pt "I/O"}{Lq 0}{Ploc 290 120}}
   {P VIACIA {Pt "I/O"}{Lq 0}{Ploc 290 140}}
   {P IDE {Pt "I/O"}{Lq 0}{Ploc 290 160}}
   {P ROM {Pt "I/O"}{Lq 0}{Ploc 290 180}}
   {P RAM {Pt "I/O"}{Lq 0}{Ploc 290 200}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 195 290}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 270}
   [Ts 15][Tj "RC"]
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 270 30}
   {Pnl 270 50}
   {Pnl 270 70}
   {Pnl 270 90}
   {Pnl 270 110}
   {Pnl 270 130}
   {Pnl 270 150}
   {Pnl 270 170}
   {Pnl 270 190}
   {Pnl 270 210}

   {Sd A 1 2 3 4 5 6 7 8 9 10 11 13 14 15 16 17 18 19 20 21 22 23}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 280 260 0}
   {L 130 260 100 260}
   {L 130 270 140 260 130 250}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 260 20 290 20}
   {L 260 40 290 40}
   {L 260 60 290 60}
   {L 260 80 290 80}
   {L 260 100 290 100}
   {L 260 120 290 120}
   {L 260 140 290 140}
   {L 260 160 290 160}
   {L 260 180 290 180}
   {L 260 200 290 200}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "A15" 140 260}
   {T "F2" 140 220}
   {T "RW" 140 200}
   {T "PA0" 140 180}
   {T "PA1" 140 160}
   {T "PA2" 140 140}
   {T "A10" 140 120}
   {T "A11" 140 100}
   {T "A12" 140 80}
   {T "A13" 140 60}
   {T "A14" 140 40}
   {T "A9" 140 20}
   [Tj "RC"]
   {T "AR16" 250 20}
   {T "AR15" 250 40}
   {T "AR14" 250 60}
   {T "AR13" 250 80}
   {T "RD" 250 100}
   {T "WR" 250 120}
   {T "VIACIA" 250 140}
   {T "IDE" 250 160}
   {T "ROM" 250 180}
   {T "RAM" 250 200}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G22V10" 195 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD Z:\HOME\PROGRAM\WORK\FS65SBC\M65\PLD\FS65SBC 195 280}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N A15
   }
   {N F2
   }
   {N RW
   }
   {N PA0
   }
   {N PA1
   }
   {N PA2
   }
   {N A10
   }
   {N A11
   }
   {N A12
   }
   {N A13
   }
   {N A14
   }
   {N A9
   }
   {N AR16
   }
   {N AR15
   }
   {N AR14
   }
   {N AR13
   }
   {N RD
   }
   {N WR
   }
   {N VIACIA
   }
   {N IDE
   }
   {N ROM
   }
   {N RAM
   }
  }

  {SUBCOMP
  }
 }
}
