NDS Database:  version P.20131013

NDS_INFO | xbr | 2C256144 | XC2C256-6-TQ144

DEVICE | 2C256 | 2C256144 | 

NETWORK | top | 0 | 0 | 1073758214 | 0

MACROCELL_INSTANCE | Inv | LED_CPLD<0>_MC | top_COPY_0_COPY_0 | 256 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_239 | 8606 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_239_MC.Q | N_PZ_239_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_139 | 8613 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_139_MC.Q | N_PZ_139_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_218 | 8545 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_218_MC.Q | N_PZ_218_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<6>_II/UIM | 8551 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<14>_II/UIM | 8533 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<14>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LED_CPLD<0>_MC.Q | 8621 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<0>_MC.Q | LED_CPLD<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | LED_CPLD<0>_MC.UIM | 8674 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<0>_MC.Q | LED_CPLD<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | LED_CPLD<0>_MC.SI | LED_CPLD<0>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_239 | 8606 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_239_MC.Q | N_PZ_239_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_139 | 8613 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_139_MC.Q | N_PZ_139_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_218 | 8545 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_218_MC.Q | N_PZ_218_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<6>_II/UIM | 8551 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<14>_II/UIM | 8533 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<14>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LED_CPLD<0>_MC.D1 | 8531 | ? | 0 | 0 | LED_CPLD<0>_MC | NULL | NULL | LED_CPLD<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LED_CPLD<0>_MC.D2 | 8530 | ? | 0 | 0 | LED_CPLD<0>_MC | NULL | NULL | LED_CPLD<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N_PZ_239 | IV_TRUE | N_PZ_139
SPPTERM | 3 | IV_FALSE | N_PZ_218 | IV_FALSE | SW_CPLD<6>_II/UIM | IV_TRUE | N_PZ_239
SPPTERM | 4 | IV_TRUE | SW_CPLD<14>_II/UIM | IV_TRUE | MYALU/control_s | IV_TRUE | N_PZ_218 | IV_TRUE | N_PZ_239
SPPTERM | 4 | IV_FALSE | SW_CPLD<14>_II/UIM | IV_FALSE | MYALU/control_s | IV_TRUE | N_PZ_218 | IV_TRUE | N_PZ_239

SRFF_INSTANCE | LED_CPLD<0>_MC.REG | LED_CPLD<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LED_CPLD<0>_MC.D | 8529 | ? | 0 | 0 | LED_CPLD<0>_MC | NULL | NULL | LED_CPLD<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LED_CPLD<0>_MC.Q | 8620 | ? | 0 | 0 | LED_CPLD<0>_MC | NULL | NULL | LED_CPLD<0>_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | SW_CPLD<14>_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SW_CPLD<14> | 8532 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SW_CPLD<14>_II/UIM | 8533 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<14>_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | Inv+PrldLow | MYALU/control_s_MC | top_COPY_0_COPY_0 | 1280 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 8542 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 8540 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | MYALU/control_s_MC.SI | MYALU/control_s_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 8542 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 8540 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | MYALU/control_s_MC.D1 | 8538 | ? | 0 | 0 | MYALU/control_s_MC | NULL | NULL | MYALU/control_s_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | MYALU/control_s_MC.D2 | 8537 | ? | 0 | 0 | MYALU/control_s_MC | NULL | NULL | MYALU/control_s_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | MYALU/control_s | IV_TRUE | SW<1>_II/UIM
SPPTERM | 2 | IV_FALSE | SW<0>_II/UIM | IV_FALSE | SW<1>_II/UIM

SRFF_INSTANCE | MYALU/control_s_MC.REG | MYALU/control_s_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | MYALU/control_s_MC.D | 8536 | ? | 0 | 0 | MYALU/control_s_MC | NULL | NULL | MYALU/control_s_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | MYALU/control_s_MC.Q | 8535 | ? | 0 | 0 | MYALU/control_s_MC | NULL | NULL | MYALU/control_s_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | SW<0>_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SW<0> | 8539 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SW<0>_II/UIM | 8540 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | SW<1>_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SW<1> | 8541 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SW<1>_II/UIM | 8542 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | clk_i_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | clk_i | 8543 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK

MACROCELL_INSTANCE | NULL | N_PZ_218_MC | top_COPY_0_COPY_0 | 0 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<6>_II/UIM | 8551 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/F_ADDER_1/carry_6to7_s | 8552 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/F_ADDER_1/carry_6to7_s_MC.Q | MYALU/F_ADDER_1/carry_6to7_s_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_218 | 8545 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_218_MC.Q | N_PZ_218_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_218_MC.SI | N_PZ_218_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<6>_II/UIM | 8551 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/F_ADDER_1/carry_6to7_s | 8552 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/F_ADDER_1/carry_6to7_s_MC.Q | MYALU/F_ADDER_1/carry_6to7_s_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_218_MC.D1 | 8549 | ? | 0 | 0 | N_PZ_218_MC | NULL | NULL | N_PZ_218_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_218_MC.D2 | 8548 | ? | 0 | 0 | N_PZ_218_MC | NULL | NULL | N_PZ_218_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | SW_CPLD<6>_II/UIM | IV_TRUE | MYALU/F_ADDER_1/carry_6to7_s
SPPTERM | 2 | IV_FALSE | SW_CPLD<6>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_6to7_s

SRFF_INSTANCE | N_PZ_218_MC.REG | N_PZ_218_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_218_MC.D | 8547 | ? | 0 | 0 | N_PZ_218_MC | NULL | NULL | N_PZ_218_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_218_MC.Q | 8546 | ? | 0 | 0 | N_PZ_218_MC | NULL | NULL | N_PZ_218_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | SW_CPLD<6>_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SW_CPLD<6> | 8550 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SW_CPLD<6>_II/UIM | 8551 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<6>_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | NULL | MYALU/F_ADDER_1/carry_6to7_s_MC | top_COPY_0_COPY_0 | 0 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<13>_II/UIM | 8558 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<13>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<5>_II/UIM | 8560 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<4>_II/UIM | 8562 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_137 | 8563 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_137_MC.Q | N_PZ_137_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<12>_II/UIM | 8605 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<12>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | MYALU/F_ADDER_1/carry_6to7_s | 8552 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/F_ADDER_1/carry_6to7_s_MC.Q | MYALU/F_ADDER_1/carry_6to7_s_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | MYALU/F_ADDER_1/carry_6to7_s_MC.SI | MYALU/F_ADDER_1/carry_6to7_s_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<13>_II/UIM | 8558 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<13>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<5>_II/UIM | 8560 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<4>_II/UIM | 8562 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_137 | 8563 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_137_MC.Q | N_PZ_137_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<12>_II/UIM | 8605 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<12>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | MYALU/F_ADDER_1/carry_6to7_s_MC.D1 | 8556 | ? | 0 | 0 | MYALU/F_ADDER_1/carry_6to7_s_MC | NULL | NULL | MYALU/F_ADDER_1/carry_6to7_s_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | MYALU/F_ADDER_1/carry_6to7_s_MC.D2 | 8555 | ? | 0 | 0 | MYALU/F_ADDER_1/carry_6to7_s_MC | NULL | NULL | MYALU/F_ADDER_1/carry_6to7_s_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | MYALU/control_s | IV_TRUE | SW_CPLD<13>_II/UIM | IV_FALSE | SW_CPLD<5>_II/UIM
SPPTERM | 3 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<13>_II/UIM | IV_FALSE | SW_CPLD<5>_II/UIM
SPPTERM | 3 | IV_FALSE | SW_CPLD<5>_II/UIM | IV_FALSE | SW_CPLD<4>_II/UIM | IV_TRUE | N_PZ_137
SPPTERM | 4 | IV_TRUE | MYALU/control_s | IV_TRUE | SW_CPLD<13>_II/UIM | IV_FALSE | SW_CPLD<4>_II/UIM | IV_TRUE | N_PZ_137
SPPTERM | 4 | IV_TRUE | MYALU/control_s | IV_TRUE | SW_CPLD<13>_II/UIM | IV_FALSE | N_PZ_137 | IV_TRUE | SW_CPLD<12>_II/UIM
SPPTERM | 4 | IV_TRUE | MYALU/control_s | IV_FALSE | SW_CPLD<5>_II/UIM | IV_FALSE | N_PZ_137 | IV_TRUE | SW_CPLD<12>_II/UIM
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<13>_II/UIM | IV_FALSE | SW_CPLD<4>_II/UIM | IV_TRUE | N_PZ_137
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<13>_II/UIM | IV_FALSE | N_PZ_137 | IV_FALSE | SW_CPLD<12>_II/UIM
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<5>_II/UIM | IV_FALSE | N_PZ_137 | IV_FALSE | SW_CPLD<12>_II/UIM

SRFF_INSTANCE | MYALU/F_ADDER_1/carry_6to7_s_MC.REG | MYALU/F_ADDER_1/carry_6to7_s_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | MYALU/F_ADDER_1/carry_6to7_s_MC.D | 8554 | ? | 0 | 0 | MYALU/F_ADDER_1/carry_6to7_s_MC | NULL | NULL | MYALU/F_ADDER_1/carry_6to7_s_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | MYALU/F_ADDER_1/carry_6to7_s_MC.Q | 8553 | ? | 0 | 0 | MYALU/F_ADDER_1/carry_6to7_s_MC | NULL | NULL | MYALU/F_ADDER_1/carry_6to7_s_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | SW_CPLD<13>_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SW_CPLD<13> | 8557 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SW_CPLD<13>_II/UIM | 8558 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<13>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | SW_CPLD<5>_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SW_CPLD<5> | 8559 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SW_CPLD<5>_II/UIM | 8560 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<5>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | SW_CPLD<4>_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SW_CPLD<4> | 8561 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SW_CPLD<4>_II/UIM | 8562 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<4>_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | NULL | N_PZ_137_MC | top_COPY_0_COPY_0 | 0 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<4>_II/UIM | 8562 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/F_ADDER_1/carry_4to5_s | 8568 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/F_ADDER_1/carry_4to5_s_MC.Q | MYALU/F_ADDER_1/carry_4to5_s_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_137 | 8563 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_137_MC.Q | N_PZ_137_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_137_MC.SI | N_PZ_137_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<4>_II/UIM | 8562 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/F_ADDER_1/carry_4to5_s | 8568 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/F_ADDER_1/carry_4to5_s_MC.Q | MYALU/F_ADDER_1/carry_4to5_s_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_137_MC.D1 | 8567 | ? | 0 | 0 | N_PZ_137_MC | NULL | NULL | N_PZ_137_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_137_MC.D2 | 8566 | ? | 0 | 0 | N_PZ_137_MC | NULL | NULL | N_PZ_137_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | SW_CPLD<4>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_4to5_s
SPPTERM | 2 | IV_FALSE | SW_CPLD<4>_II/UIM | IV_TRUE | MYALU/F_ADDER_1/carry_4to5_s

SRFF_INSTANCE | N_PZ_137_MC.REG | N_PZ_137_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_137_MC.D | 8565 | ? | 0 | 0 | N_PZ_137_MC | NULL | NULL | N_PZ_137_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_137_MC.Q | 8564 | ? | 0 | 0 | N_PZ_137_MC | NULL | NULL | N_PZ_137_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | MYALU/F_ADDER_1/carry_4to5_s_MC | top_COPY_0_COPY_0 | 0 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<11>_II/UIM | 8574 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<11>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<3>_II/UIM | 8576 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<2>_II/UIM | 8578 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 8579 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<10>_II/UIM | 8603 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<10>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | MYALU/F_ADDER_1/carry_4to5_s | 8568 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/F_ADDER_1/carry_4to5_s_MC.Q | MYALU/F_ADDER_1/carry_4to5_s_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | MYALU/F_ADDER_1/carry_4to5_s_MC.SI | MYALU/F_ADDER_1/carry_4to5_s_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<11>_II/UIM | 8574 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<11>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<3>_II/UIM | 8576 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<2>_II/UIM | 8578 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 8579 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<10>_II/UIM | 8603 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<10>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | MYALU/F_ADDER_1/carry_4to5_s_MC.D1 | 8572 | ? | 0 | 0 | MYALU/F_ADDER_1/carry_4to5_s_MC | NULL | NULL | MYALU/F_ADDER_1/carry_4to5_s_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | MYALU/F_ADDER_1/carry_4to5_s_MC.D2 | 8571 | ? | 0 | 0 | MYALU/F_ADDER_1/carry_4to5_s_MC | NULL | NULL | MYALU/F_ADDER_1/carry_4to5_s_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | MYALU/control_s | IV_TRUE | SW_CPLD<11>_II/UIM | IV_FALSE | SW_CPLD<3>_II/UIM
SPPTERM | 3 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<11>_II/UIM | IV_FALSE | SW_CPLD<3>_II/UIM
SPPTERM | 3 | IV_FALSE | SW_CPLD<3>_II/UIM | IV_FALSE | SW_CPLD<2>_II/UIM | IV_TRUE | N_PZ_136
SPPTERM | 4 | IV_TRUE | MYALU/control_s | IV_TRUE | SW_CPLD<11>_II/UIM | IV_FALSE | SW_CPLD<2>_II/UIM | IV_TRUE | N_PZ_136
SPPTERM | 4 | IV_TRUE | MYALU/control_s | IV_TRUE | SW_CPLD<11>_II/UIM | IV_FALSE | N_PZ_136 | IV_TRUE | SW_CPLD<10>_II/UIM
SPPTERM | 4 | IV_TRUE | MYALU/control_s | IV_FALSE | SW_CPLD<3>_II/UIM | IV_FALSE | N_PZ_136 | IV_TRUE | SW_CPLD<10>_II/UIM
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<11>_II/UIM | IV_FALSE | SW_CPLD<2>_II/UIM | IV_TRUE | N_PZ_136
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<11>_II/UIM | IV_FALSE | N_PZ_136 | IV_FALSE | SW_CPLD<10>_II/UIM
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<3>_II/UIM | IV_FALSE | N_PZ_136 | IV_FALSE | SW_CPLD<10>_II/UIM

SRFF_INSTANCE | MYALU/F_ADDER_1/carry_4to5_s_MC.REG | MYALU/F_ADDER_1/carry_4to5_s_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | MYALU/F_ADDER_1/carry_4to5_s_MC.D | 8570 | ? | 0 | 0 | MYALU/F_ADDER_1/carry_4to5_s_MC | NULL | NULL | MYALU/F_ADDER_1/carry_4to5_s_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | MYALU/F_ADDER_1/carry_4to5_s_MC.Q | 8569 | ? | 0 | 0 | MYALU/F_ADDER_1/carry_4to5_s_MC | NULL | NULL | MYALU/F_ADDER_1/carry_4to5_s_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | SW_CPLD<11>_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SW_CPLD<11> | 8573 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SW_CPLD<11>_II/UIM | 8574 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<11>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | SW_CPLD<3>_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SW_CPLD<3> | 8575 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SW_CPLD<3>_II/UIM | 8576 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<3>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | SW_CPLD<2>_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SW_CPLD<2> | 8577 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SW_CPLD<2>_II/UIM | 8578 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<2>_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | NULL | N_PZ_136_MC | top_COPY_0_COPY_0 | 0 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<2>_II/UIM | 8578 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/F_ADDER_1/carry_2to3_s | 8584 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/F_ADDER_1/carry_2to3_s_MC.Q | MYALU/F_ADDER_1/carry_2to3_s_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_136 | 8579 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_136_MC.SI | N_PZ_136_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<2>_II/UIM | 8578 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/F_ADDER_1/carry_2to3_s | 8584 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/F_ADDER_1/carry_2to3_s_MC.Q | MYALU/F_ADDER_1/carry_2to3_s_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_136_MC.D1 | 8583 | ? | 0 | 0 | N_PZ_136_MC | NULL | NULL | N_PZ_136_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_136_MC.D2 | 8582 | ? | 0 | 0 | N_PZ_136_MC | NULL | NULL | N_PZ_136_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | SW_CPLD<2>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_2to3_s
SPPTERM | 2 | IV_FALSE | SW_CPLD<2>_II/UIM | IV_TRUE | MYALU/F_ADDER_1/carry_2to3_s

SRFF_INSTANCE | N_PZ_136_MC.REG | N_PZ_136_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_136_MC.D | 8581 | ? | 0 | 0 | N_PZ_136_MC | NULL | NULL | N_PZ_136_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_136_MC.Q | 8580 | ? | 0 | 0 | N_PZ_136_MC | NULL | NULL | N_PZ_136_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | MYALU/F_ADDER_1/carry_2to3_s_MC | top_COPY_0_COPY_0 | 0 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<1>_II/UIM | 8594 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<9>_II/UIM | 8596 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<9>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_238 | 8597 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_238_MC.Q | N_PZ_238_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<8>_II/UIM | 8590 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<8>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<0>_II/UIM | 8592 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | MYALU/F_ADDER_1/carry_2to3_s | 8584 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/F_ADDER_1/carry_2to3_s_MC.Q | MYALU/F_ADDER_1/carry_2to3_s_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | MYALU/F_ADDER_1/carry_2to3_s_MC.SI | MYALU/F_ADDER_1/carry_2to3_s_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<1>_II/UIM | 8594 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<9>_II/UIM | 8596 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<9>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_238 | 8597 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_238_MC.Q | N_PZ_238_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<8>_II/UIM | 8590 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<8>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<0>_II/UIM | 8592 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | MYALU/F_ADDER_1/carry_2to3_s_MC.D1 | 8588 | ? | 0 | 0 | MYALU/F_ADDER_1/carry_2to3_s_MC | NULL | NULL | MYALU/F_ADDER_1/carry_2to3_s_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | MYALU/F_ADDER_1/carry_2to3_s_MC.D2 | 8587 | ? | 0 | 0 | MYALU/F_ADDER_1/carry_2to3_s_MC | NULL | NULL | MYALU/F_ADDER_1/carry_2to3_s_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | MYALU/control_s | IV_FALSE | SW_CPLD<1>_II/UIM | IV_TRUE | SW_CPLD<9>_II/UIM
SPPTERM | 3 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<1>_II/UIM | IV_FALSE | SW_CPLD<9>_II/UIM
SPPTERM | 3 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<1>_II/UIM | IV_FALSE | N_PZ_238
SPPTERM | 3 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<9>_II/UIM | IV_FALSE | N_PZ_238
SPPTERM | 3 | IV_FALSE | SW_CPLD<8>_II/UIM | IV_FALSE | SW_CPLD<0>_II/UIM | IV_FALSE | SW_CPLD<1>_II/UIM
SPPTERM | 4 | IV_TRUE | MYALU/control_s | IV_FALSE | SW_CPLD<8>_II/UIM | IV_FALSE | SW_CPLD<0>_II/UIM | IV_TRUE | SW_CPLD<9>_II/UIM

SRFF_INSTANCE | MYALU/F_ADDER_1/carry_2to3_s_MC.REG | MYALU/F_ADDER_1/carry_2to3_s_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | MYALU/F_ADDER_1/carry_2to3_s_MC.D | 8586 | ? | 0 | 0 | MYALU/F_ADDER_1/carry_2to3_s_MC | NULL | NULL | MYALU/F_ADDER_1/carry_2to3_s_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | MYALU/F_ADDER_1/carry_2to3_s_MC.Q | 8585 | ? | 0 | 0 | MYALU/F_ADDER_1/carry_2to3_s_MC | NULL | NULL | MYALU/F_ADDER_1/carry_2to3_s_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | SW_CPLD<8>_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SW_CPLD<8> | 8589 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SW_CPLD<8>_II/UIM | 8590 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<8>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | SW_CPLD<0>_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SW_CPLD<0> | 8591 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SW_CPLD<0>_II/UIM | 8592 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<0>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | SW_CPLD<1>_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SW_CPLD<1> | 8593 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SW_CPLD<1>_II/UIM | 8594 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<1>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | SW_CPLD<9>_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SW_CPLD<9> | 8595 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SW_CPLD<9>_II/UIM | 8596 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<9>_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | NULL | N_PZ_238_MC | top_COPY_0_COPY_0 | 0 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<8>_II/UIM | 8590 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<8>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<0>_II/UIM | 8592 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_238 | 8597 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_238_MC.Q | N_PZ_238_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_238_MC.SI | N_PZ_238_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<8>_II/UIM | 8590 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<8>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<0>_II/UIM | 8592 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_238_MC.D1 | 8600 | ? | 0 | 0 | N_PZ_238_MC | NULL | NULL | N_PZ_238_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | SW_CPLD<8>_II/UIM | IV_TRUE | SW_CPLD<0>_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_238_MC.D2 | 8601 | ? | 0 | 0 | N_PZ_238_MC | NULL | NULL | N_PZ_238_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | N_PZ_238_MC.REG | N_PZ_238_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_238_MC.D | 8599 | ? | 0 | 0 | N_PZ_238_MC | NULL | NULL | N_PZ_238_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_238_MC.Q | 8598 | ? | 0 | 0 | N_PZ_238_MC | NULL | NULL | N_PZ_238_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | SW_CPLD<10>_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SW_CPLD<10> | 8602 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SW_CPLD<10>_II/UIM | 8603 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<10>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | SW_CPLD<12>_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SW_CPLD<12> | 8604 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SW_CPLD<12>_II/UIM | 8605 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<12>_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | NULL | N_PZ_239_MC | top_COPY_0_COPY_0 | 0 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<7>_II/UIM | 8612 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_139 | 8613 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_139_MC.Q | N_PZ_139_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_239 | 8606 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_239_MC.Q | N_PZ_239_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_239_MC.SI | N_PZ_239_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<7>_II/UIM | 8612 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_139 | 8613 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_139_MC.Q | N_PZ_139_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_239_MC.D1 | 8610 | ? | 0 | 0 | N_PZ_239_MC | NULL | NULL | N_PZ_239_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_239_MC.D2 | 8609 | ? | 0 | 0 | N_PZ_239_MC | NULL | NULL | N_PZ_239_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | SW_CPLD<7>_II/UIM | IV_TRUE | N_PZ_139
SPPTERM | 2 | IV_FALSE | SW_CPLD<7>_II/UIM | IV_FALSE | N_PZ_139

SRFF_INSTANCE | N_PZ_239_MC.REG | N_PZ_239_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_239_MC.D | 8608 | ? | 0 | 0 | N_PZ_239_MC | NULL | NULL | N_PZ_239_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_239_MC.Q | 8607 | ? | 0 | 0 | N_PZ_239_MC | NULL | NULL | N_PZ_239_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | SW_CPLD<7>_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SW_CPLD<7> | 8611 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SW_CPLD<7>_II/UIM | 8612 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<7>_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | NULL | N_PZ_139_MC | top_COPY_0_COPY_0 | 0 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<15>_II/UIM | 8619 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<15>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_139 | 8613 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_139_MC.Q | N_PZ_139_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_139_MC.SI | N_PZ_139_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<15>_II/UIM | 8619 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<15>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_139_MC.D1 | 8617 | ? | 0 | 0 | N_PZ_139_MC | NULL | NULL | N_PZ_139_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_139_MC.D2 | 8616 | ? | 0 | 0 | N_PZ_139_MC | NULL | NULL | N_PZ_139_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | MYALU/control_s | IV_TRUE | SW_CPLD<15>_II/UIM
SPPTERM | 2 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<15>_II/UIM

SRFF_INSTANCE | N_PZ_139_MC.REG | N_PZ_139_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_139_MC.D | 8615 | ? | 0 | 0 | N_PZ_139_MC | NULL | NULL | N_PZ_139_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_139_MC.Q | 8614 | ? | 0 | 0 | N_PZ_139_MC | NULL | NULL | N_PZ_139_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | SW_CPLD<15>_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SW_CPLD<15> | 8618 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SW_CPLD<15>_II/UIM | 8619 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<15>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | LED_CPLD<0> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LED_CPLD<0>_MC.Q | 8621 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<0>_MC.Q | LED_CPLD<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LED_CPLD<0> | 8622 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | LED_CPLD<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LED_CPLD<1>_MC | top_COPY_0_COPY_0 | 0 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_CPLD<2>_MC.UIM | 8630 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<2>_MC.Q | LED_CPLD<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<0> | 8631 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<0>_MC.Q | number_s<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<1> | 8636 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<1>_MC.Q | number_s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<2> | 8641 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<2>_MC.Q | number_s<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<3> | 8646 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<3>_MC.Q | number_s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<4> | 8651 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<4>_MC.Q | number_s<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<5> | 8656 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<5>_MC.Q | number_s<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<6> | 8661 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<6>_MC.Q | number_s<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LED_CPLD<1>_MC.Q | 8667 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<1>_MC.Q | LED_CPLD<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LED_CPLD<1>_MC.SI | LED_CPLD<1>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_CPLD<2>_MC.UIM | 8630 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<2>_MC.Q | LED_CPLD<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<0> | 8631 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<0>_MC.Q | number_s<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<1> | 8636 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<1>_MC.Q | number_s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<2> | 8641 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<2>_MC.Q | number_s<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<3> | 8646 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<3>_MC.Q | number_s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<4> | 8651 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<4>_MC.Q | number_s<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<5> | 8656 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<5>_MC.Q | number_s<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<6> | 8661 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<6>_MC.Q | number_s<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LED_CPLD<1>_MC.D1 | 8624 | ? | 0 | 0 | LED_CPLD<1>_MC | NULL | NULL | LED_CPLD<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 8 | IV_FALSE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<0> | IV_FALSE | number_s<1> | IV_FALSE | number_s<2> | IV_FALSE | number_s<3> | IV_FALSE | number_s<4> | IV_FALSE | number_s<5> | IV_FALSE | number_s<6>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LED_CPLD<1>_MC.D2 | 8625 | ? | 0 | 0 | LED_CPLD<1>_MC | NULL | NULL | LED_CPLD<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LED_CPLD<1>_MC.REG | LED_CPLD<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LED_CPLD<1>_MC.D | 8623 | ? | 0 | 0 | LED_CPLD<1>_MC | NULL | NULL | LED_CPLD<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LED_CPLD<1>_MC.Q | 8666 | ? | 0 | 0 | LED_CPLD<1>_MC | NULL | NULL | LED_CPLD<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | LED_CPLD<2>_MC | top_COPY_0_COPY_0 | 1280 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 8540 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 8542 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<7>_II/UIM | 8612 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<15>_II/UIM | 8619 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<15>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<14>_II/UIM | 8533 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<14>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_218 | 8545 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_218_MC.Q | N_PZ_218_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<6>_II/UIM | 8551 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/F_ADDER_1/carry_6to7_s | 8552 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/F_ADDER_1/carry_6to7_s_MC.Q | MYALU/F_ADDER_1/carry_6to7_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_239 | 8606 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_239_MC.Q | N_PZ_239_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LED_CPLD<2>_MC.Q | 8669 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<2>_MC.Q | LED_CPLD<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | LED_CPLD<2>_MC.UIM | 8630 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<2>_MC.Q | LED_CPLD<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | LED_CPLD<2>_MC.SI | LED_CPLD<2>_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 8540 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 8542 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<7>_II/UIM | 8612 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<15>_II/UIM | 8619 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<15>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<14>_II/UIM | 8533 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<14>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_218 | 8545 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_218_MC.Q | N_PZ_218_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<6>_II/UIM | 8551 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/F_ADDER_1/carry_6to7_s | 8552 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/F_ADDER_1/carry_6to7_s_MC.Q | MYALU/F_ADDER_1/carry_6to7_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_239 | 8606 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_239_MC.Q | N_PZ_239_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LED_CPLD<2>_MC.D1 | 8628 | ? | 0 | 0 | LED_CPLD<2>_MC | NULL | NULL | LED_CPLD<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LED_CPLD<2>_MC.D2 | 8627 | ? | 0 | 0 | LED_CPLD<2>_MC | NULL | NULL | LED_CPLD<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<7>_II/UIM
SPPTERM | 3 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<15>_II/UIM
SPPTERM | 3 | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<7>_II/UIM | IV_FALSE | SW_CPLD<15>_II/UIM
SPPTERM | 4 | IV_FALSE | SW_CPLD<14>_II/UIM | IV_TRUE | N_PZ_218 | IV_FALSE | SW_CPLD<7>_II/UIM | IV_FALSE | SW_CPLD<15>_II/UIM
SPPTERM | 4 | IV_FALSE | SW<1>_II/UIM | IV_TRUE | SW_CPLD<6>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_6to7_s | IV_TRUE | N_PZ_239
SPPTERM | 4 | IV_FALSE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<6>_II/UIM | IV_TRUE | MYALU/F_ADDER_1/carry_6to7_s | IV_FALSE | N_PZ_239
SPPTERM | 5 | IV_TRUE | SW_CPLD<14>_II/UIM | IV_FALSE | SW<1>_II/UIM | IV_TRUE | N_PZ_218 | IV_TRUE | SW_CPLD<7>_II/UIM | IV_FALSE | SW_CPLD<15>_II/UIM
SPPTERM | 5 | IV_TRUE | SW_CPLD<14>_II/UIM | IV_FALSE | SW<1>_II/UIM | IV_TRUE | N_PZ_218 | IV_FALSE | SW_CPLD<7>_II/UIM | IV_TRUE | SW_CPLD<15>_II/UIM
SPPTERM | 5 | IV_FALSE | SW_CPLD<14>_II/UIM | IV_FALSE | SW<1>_II/UIM | IV_TRUE | N_PZ_218 | IV_TRUE | SW_CPLD<7>_II/UIM | IV_TRUE | SW_CPLD<15>_II/UIM

SRFF_INSTANCE | LED_CPLD<2>_MC.REG | LED_CPLD<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LED_CPLD<2>_MC.D | 8626 | ? | 0 | 0 | LED_CPLD<2>_MC | NULL | NULL | LED_CPLD<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LED_CPLD<2>_MC.Q | 8629 | ? | 0 | 0 | LED_CPLD<2>_MC | NULL | NULL | LED_CPLD<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | number_s<0>_MC | top_COPY_0_COPY_0 | 1280 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 8542 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_238 | 8597 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_238_MC.Q | N_PZ_238_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<8>_II/UIM | 8590 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<8>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<0>_II/UIM | 8592 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 8540 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | number_s<0> | 8631 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<0>_MC.Q | number_s<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | number_s<0>_MC.SI | number_s<0>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 8542 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_238 | 8597 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_238_MC.Q | N_PZ_238_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<8>_II/UIM | 8590 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<8>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<0>_II/UIM | 8592 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 8540 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | number_s<0>_MC.D1 | 8634 | ? | 0 | 0 | number_s<0>_MC | NULL | NULL | number_s<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | number_s<0>_MC.D2 | 8635 | ? | 0 | 0 | number_s<0>_MC | NULL | NULL | number_s<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | SW<1>_II/UIM | IV_TRUE | N_PZ_238
SPPTERM | 2 | IV_FALSE | SW_CPLD<8>_II/UIM | IV_FALSE | SW_CPLD<0>_II/UIM
SPPTERM | 3 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | N_PZ_238

SRFF_INSTANCE | number_s<0>_MC.REG | number_s<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | number_s<0>_MC.D | 8633 | ? | 0 | 0 | number_s<0>_MC | NULL | NULL | number_s<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | number_s<0>_MC.Q | 8632 | ? | 0 | 0 | number_s<0>_MC | NULL | NULL | number_s<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | number_s<1>_MC | top_COPY_0_COPY_0 | 1280 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 8540 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 8542 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<1>_II/UIM | 8594 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<9>_II/UIM | 8596 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<9>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/F_ADDER_1/carry_2to3_s | 8584 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/F_ADDER_1/carry_2to3_s_MC.Q | MYALU/F_ADDER_1/carry_2to3_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_238 | 8597 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_238_MC.Q | N_PZ_238_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<8>_II/UIM | 8590 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<8>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<0>_II/UIM | 8592 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | number_s<1> | 8636 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<1>_MC.Q | number_s<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | number_s<1>_MC.SI | number_s<1>_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 8540 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 8542 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<1>_II/UIM | 8594 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<9>_II/UIM | 8596 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<9>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/F_ADDER_1/carry_2to3_s | 8584 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/F_ADDER_1/carry_2to3_s_MC.Q | MYALU/F_ADDER_1/carry_2to3_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_238 | 8597 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_238_MC.Q | N_PZ_238_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<8>_II/UIM | 8590 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<8>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<0>_II/UIM | 8592 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | number_s<1>_MC.D1 | 8640 | ? | 0 | 0 | number_s<1>_MC | NULL | NULL | number_s<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | number_s<1>_MC.D2 | 8639 | ? | 0 | 0 | number_s<1>_MC | NULL | NULL | number_s<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<1>_II/UIM
SPPTERM | 3 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<9>_II/UIM
SPPTERM | 3 | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<1>_II/UIM | IV_FALSE | SW_CPLD<9>_II/UIM
SPPTERM | 3 | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_2to3_s | IV_FALSE | SW_CPLD<1>_II/UIM
SPPTERM | 4 | IV_TRUE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_2to3_s | IV_TRUE | SW_CPLD<9>_II/UIM
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_2to3_s | IV_FALSE | SW_CPLD<9>_II/UIM
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_2to3_s | IV_FALSE | N_PZ_238
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<1>_II/UIM | IV_FALSE | SW_CPLD<9>_II/UIM | IV_FALSE | N_PZ_238
SPPTERM | 4 | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_2to3_s | IV_FALSE | SW_CPLD<8>_II/UIM | IV_FALSE | SW_CPLD<0>_II/UIM
SPPTERM | 6 | IV_TRUE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<8>_II/UIM | IV_FALSE | SW_CPLD<0>_II/UIM | IV_FALSE | SW_CPLD<1>_II/UIM | IV_TRUE | SW_CPLD<9>_II/UIM

SRFF_INSTANCE | number_s<1>_MC.REG | number_s<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | number_s<1>_MC.D | 8638 | ? | 0 | 0 | number_s<1>_MC | NULL | NULL | number_s<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | number_s<1>_MC.Q | 8637 | ? | 0 | 0 | number_s<1>_MC | NULL | NULL | number_s<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | number_s<2>_MC | top_COPY_0_COPY_0 | 1280 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<10>_II/UIM | 8603 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<10>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 8542 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 8579 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 8540 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<2>_II/UIM | 8578 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | number_s<2> | 8641 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<2>_MC.Q | number_s<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | number_s<2>_MC.SI | number_s<2>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<10>_II/UIM | 8603 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<10>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 8542 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 8579 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 8540 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<2>_II/UIM | 8578 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | number_s<2>_MC.D1 | 8644 | ? | 0 | 0 | number_s<2>_MC | NULL | NULL | number_s<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | SW_CPLD<10>_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | number_s<2>_MC.D2 | 8645 | ? | 0 | 0 | number_s<2>_MC | NULL | NULL | number_s<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_TRUE | N_PZ_136
SPPTERM | 3 | IV_FALSE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | N_PZ_136
SPPTERM | 4 | IV_TRUE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_TRUE | SW_CPLD<2>_II/UIM | IV_FALSE | SW_CPLD<10>_II/UIM
SPPTERM | 4 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<2>_II/UIM | IV_TRUE | SW_CPLD<10>_II/UIM

SRFF_INSTANCE | number_s<2>_MC.REG | number_s<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | number_s<2>_MC.D | 8643 | ? | 0 | 0 | number_s<2>_MC | NULL | NULL | number_s<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | number_s<2>_MC.Q | 8642 | ? | 0 | 0 | number_s<2>_MC | NULL | NULL | number_s<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | number_s<3>_MC | top_COPY_0_COPY_0 | 1280 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 8540 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 8542 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<11>_II/UIM | 8574 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<11>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<3>_II/UIM | 8576 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/F_ADDER_1/carry_4to5_s | 8568 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/F_ADDER_1/carry_4to5_s_MC.Q | MYALU/F_ADDER_1/carry_4to5_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<2>_II/UIM | 8578 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 8579 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<10>_II/UIM | 8603 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<10>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | number_s<3> | 8646 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<3>_MC.Q | number_s<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | number_s<3>_MC.SI | number_s<3>_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 8540 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 8542 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<11>_II/UIM | 8574 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<11>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<3>_II/UIM | 8576 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/F_ADDER_1/carry_4to5_s | 8568 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/F_ADDER_1/carry_4to5_s_MC.Q | MYALU/F_ADDER_1/carry_4to5_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<2>_II/UIM | 8578 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 8579 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<10>_II/UIM | 8603 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<10>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | number_s<3>_MC.D1 | 8650 | ? | 0 | 0 | number_s<3>_MC | NULL | NULL | number_s<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | number_s<3>_MC.D2 | 8649 | ? | 0 | 0 | number_s<3>_MC | NULL | NULL | number_s<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<11>_II/UIM
SPPTERM | 3 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<3>_II/UIM
SPPTERM | 3 | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<11>_II/UIM | IV_FALSE | SW_CPLD<3>_II/UIM
SPPTERM | 3 | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_4to5_s | IV_FALSE | SW_CPLD<3>_II/UIM
SPPTERM | 4 | IV_TRUE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_4to5_s | IV_TRUE | SW_CPLD<11>_II/UIM
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_4to5_s | IV_FALSE | SW_CPLD<11>_II/UIM
SPPTERM | 4 | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_4to5_s | IV_FALSE | SW_CPLD<2>_II/UIM | IV_TRUE | N_PZ_136
SPPTERM | 4 | IV_FALSE | SW_CPLD<11>_II/UIM | IV_FALSE | SW_CPLD<3>_II/UIM | IV_FALSE | N_PZ_136 | IV_FALSE | SW_CPLD<10>_II/UIM
SPPTERM | 5 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<11>_II/UIM | IV_FALSE | SW_CPLD<3>_II/UIM | IV_FALSE | SW_CPLD<2>_II/UIM | IV_TRUE | N_PZ_136
SPPTERM | 5 | IV_FALSE | SW<1>_II/UIM | IV_TRUE | SW_CPLD<11>_II/UIM | IV_TRUE | SW_CPLD<3>_II/UIM | IV_FALSE | N_PZ_136 | IV_FALSE | SW_CPLD<10>_II/UIM
SPPTERM | 5 | IV_FALSE | SW<1>_II/UIM | IV_TRUE | SW_CPLD<11>_II/UIM | IV_FALSE | SW_CPLD<3>_II/UIM | IV_FALSE | N_PZ_136 | IV_TRUE | SW_CPLD<10>_II/UIM
SPPTERM | 5 | IV_FALSE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<11>_II/UIM | IV_TRUE | SW_CPLD<3>_II/UIM | IV_FALSE | N_PZ_136 | IV_TRUE | SW_CPLD<10>_II/UIM
SPPTERM | 6 | IV_TRUE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_TRUE | SW_CPLD<11>_II/UIM | IV_FALSE | SW_CPLD<3>_II/UIM | IV_FALSE | SW_CPLD<2>_II/UIM | IV_TRUE | N_PZ_136

SRFF_INSTANCE | number_s<3>_MC.REG | number_s<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | number_s<3>_MC.D | 8648 | ? | 0 | 0 | number_s<3>_MC | NULL | NULL | number_s<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | number_s<3>_MC.Q | 8647 | ? | 0 | 0 | number_s<3>_MC | NULL | NULL | number_s<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | number_s<4>_MC | top_COPY_0_COPY_0 | 1280 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<12>_II/UIM | 8605 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<12>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 8542 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_137 | 8563 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_137_MC.Q | N_PZ_137_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 8540 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<4>_II/UIM | 8562 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | number_s<4> | 8651 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<4>_MC.Q | number_s<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | number_s<4>_MC.SI | number_s<4>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<12>_II/UIM | 8605 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<12>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 8542 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_137 | 8563 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_137_MC.Q | N_PZ_137_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 8540 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<4>_II/UIM | 8562 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<4>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | number_s<4>_MC.D1 | 8654 | ? | 0 | 0 | number_s<4>_MC | NULL | NULL | number_s<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | SW_CPLD<12>_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | number_s<4>_MC.D2 | 8655 | ? | 0 | 0 | number_s<4>_MC | NULL | NULL | number_s<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_TRUE | N_PZ_137
SPPTERM | 3 | IV_FALSE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | N_PZ_137
SPPTERM | 4 | IV_TRUE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_TRUE | SW_CPLD<4>_II/UIM | IV_FALSE | SW_CPLD<12>_II/UIM
SPPTERM | 4 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<4>_II/UIM | IV_TRUE | SW_CPLD<12>_II/UIM

SRFF_INSTANCE | number_s<4>_MC.REG | number_s<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | number_s<4>_MC.D | 8653 | ? | 0 | 0 | number_s<4>_MC | NULL | NULL | number_s<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | number_s<4>_MC.Q | 8652 | ? | 0 | 0 | number_s<4>_MC | NULL | NULL | number_s<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | number_s<5>_MC | top_COPY_0_COPY_0 | 1280 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 8540 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 8542 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<13>_II/UIM | 8558 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<13>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<5>_II/UIM | 8560 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/F_ADDER_1/carry_6to7_s | 8552 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/F_ADDER_1/carry_6to7_s_MC.Q | MYALU/F_ADDER_1/carry_6to7_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<4>_II/UIM | 8562 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_137 | 8563 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_137_MC.Q | N_PZ_137_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<12>_II/UIM | 8605 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<12>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | number_s<5> | 8656 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<5>_MC.Q | number_s<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | number_s<5>_MC.SI | number_s<5>_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 8540 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 8542 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<13>_II/UIM | 8558 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<13>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<5>_II/UIM | 8560 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/F_ADDER_1/carry_6to7_s | 8552 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/F_ADDER_1/carry_6to7_s_MC.Q | MYALU/F_ADDER_1/carry_6to7_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<4>_II/UIM | 8562 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_137 | 8563 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_137_MC.Q | N_PZ_137_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<12>_II/UIM | 8605 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<12>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | number_s<5>_MC.D1 | 8660 | ? | 0 | 0 | number_s<5>_MC | NULL | NULL | number_s<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | number_s<5>_MC.D2 | 8659 | ? | 0 | 0 | number_s<5>_MC | NULL | NULL | number_s<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<13>_II/UIM
SPPTERM | 3 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<5>_II/UIM
SPPTERM | 3 | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<13>_II/UIM | IV_FALSE | SW_CPLD<5>_II/UIM
SPPTERM | 3 | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_6to7_s | IV_FALSE | SW_CPLD<5>_II/UIM
SPPTERM | 4 | IV_TRUE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_6to7_s | IV_TRUE | SW_CPLD<13>_II/UIM
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_6to7_s | IV_FALSE | SW_CPLD<13>_II/UIM
SPPTERM | 4 | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_6to7_s | IV_FALSE | SW_CPLD<4>_II/UIM | IV_TRUE | N_PZ_137
SPPTERM | 4 | IV_FALSE | SW_CPLD<13>_II/UIM | IV_FALSE | SW_CPLD<5>_II/UIM | IV_FALSE | N_PZ_137 | IV_FALSE | SW_CPLD<12>_II/UIM
SPPTERM | 5 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<13>_II/UIM | IV_FALSE | SW_CPLD<5>_II/UIM | IV_FALSE | SW_CPLD<4>_II/UIM | IV_TRUE | N_PZ_137
SPPTERM | 5 | IV_FALSE | SW<1>_II/UIM | IV_TRUE | SW_CPLD<13>_II/UIM | IV_TRUE | SW_CPLD<5>_II/UIM | IV_FALSE | N_PZ_137 | IV_FALSE | SW_CPLD<12>_II/UIM
SPPTERM | 5 | IV_FALSE | SW<1>_II/UIM | IV_TRUE | SW_CPLD<13>_II/UIM | IV_FALSE | SW_CPLD<5>_II/UIM | IV_FALSE | N_PZ_137 | IV_TRUE | SW_CPLD<12>_II/UIM
SPPTERM | 5 | IV_FALSE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<13>_II/UIM | IV_TRUE | SW_CPLD<5>_II/UIM | IV_FALSE | N_PZ_137 | IV_TRUE | SW_CPLD<12>_II/UIM
SPPTERM | 6 | IV_TRUE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_TRUE | SW_CPLD<13>_II/UIM | IV_FALSE | SW_CPLD<5>_II/UIM | IV_FALSE | SW_CPLD<4>_II/UIM | IV_TRUE | N_PZ_137

SRFF_INSTANCE | number_s<5>_MC.REG | number_s<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | number_s<5>_MC.D | 8658 | ? | 0 | 0 | number_s<5>_MC | NULL | NULL | number_s<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | number_s<5>_MC.Q | 8657 | ? | 0 | 0 | number_s<5>_MC | NULL | NULL | number_s<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | number_s<6>_MC | top_COPY_0_COPY_0 | 1280 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<14>_II/UIM | 8533 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<14>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 8542 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_218 | 8545 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_218_MC.Q | N_PZ_218_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 8540 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<6>_II/UIM | 8551 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | number_s<6> | 8661 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<6>_MC.Q | number_s<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | number_s<6>_MC.SI | number_s<6>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<14>_II/UIM | 8533 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<14>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/control_s | 8534 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/control_s_MC.Q | MYALU/control_s_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 8542 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_218 | 8545 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_218_MC.Q | N_PZ_218_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 8540 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<6>_II/UIM | 8551 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<6>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | number_s<6>_MC.D1 | 8664 | ? | 0 | 0 | number_s<6>_MC | NULL | NULL | number_s<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | SW_CPLD<14>_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | number_s<6>_MC.D2 | 8665 | ? | 0 | 0 | number_s<6>_MC | NULL | NULL | number_s<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | N_PZ_218
SPPTERM | 3 | IV_FALSE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_TRUE | N_PZ_218
SPPTERM | 4 | IV_TRUE | SW_CPLD<14>_II/UIM | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<6>_II/UIM
SPPTERM | 4 | IV_FALSE | SW_CPLD<14>_II/UIM | IV_TRUE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_TRUE | SW_CPLD<6>_II/UIM

SRFF_INSTANCE | number_s<6>_MC.REG | number_s<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | number_s<6>_MC.D | 8663 | ? | 0 | 0 | number_s<6>_MC | NULL | NULL | number_s<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | number_s<6>_MC.Q | 8662 | ? | 0 | 0 | number_s<6>_MC | NULL | NULL | number_s<6>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LED_CPLD<1> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LED_CPLD<1>_MC.Q | 8667 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<1>_MC.Q | LED_CPLD<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LED_CPLD<1> | 8668 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | LED_CPLD<1> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | LED_CPLD<2> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LED_CPLD<2>_MC.Q | 8669 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<2>_MC.Q | LED_CPLD<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LED_CPLD<2> | 8670 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | LED_CPLD<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LED_CPLD<3>_MC | top_COPY_0_COPY_0 | 0 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<7>_II/UIM | 8612 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_139 | 8613 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_139_MC.Q | N_PZ_139_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_CPLD<0>_MC.UIM | 8674 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<0>_MC.Q | LED_CPLD<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LED_CPLD<3>_MC.Q | 8676 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<3>_MC.Q | LED_CPLD<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LED_CPLD<3>_MC.SI | LED_CPLD<3>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW_CPLD<7>_II/UIM | 8612 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | SW_CPLD<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_139 | 8613 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_139_MC.Q | N_PZ_139_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_CPLD<0>_MC.UIM | 8674 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<0>_MC.Q | LED_CPLD<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LED_CPLD<3>_MC.D1 | 8673 | ? | 0 | 0 | LED_CPLD<3>_MC | NULL | NULL | LED_CPLD<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LED_CPLD<3>_MC.D2 | 8672 | ? | 0 | 0 | LED_CPLD<3>_MC | NULL | NULL | LED_CPLD<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | SW_CPLD<7>_II/UIM | IV_TRUE | N_PZ_139 | IV_TRUE | LED_CPLD<0>_MC.UIM
SPPTERM | 3 | IV_FALSE | SW_CPLD<7>_II/UIM | IV_FALSE | N_PZ_139 | IV_FALSE | LED_CPLD<0>_MC.UIM

SRFF_INSTANCE | LED_CPLD<3>_MC.REG | LED_CPLD<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LED_CPLD<3>_MC.D | 8671 | ? | 0 | 0 | LED_CPLD<3>_MC | NULL | NULL | LED_CPLD<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LED_CPLD<3>_MC.Q | 8675 | ? | 0 | 0 | LED_CPLD<3>_MC | NULL | NULL | LED_CPLD<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LED_CPLD<3> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LED_CPLD<3>_MC.Q | 8676 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<3>_MC.Q | LED_CPLD<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LED_CPLD<3> | 8677 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | LED_CPLD<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LED_CPLD<4>_MC | top_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_CPLD<2>_MC.UIM | 8630 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<2>_MC.Q | LED_CPLD<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<5> | 8656 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<5>_MC.Q | number_s<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/Mxor_status_o<4>__xor0001 | 8681 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/Mxor_status_o<4>__xor0001_MC.Q | MYALU/Mxor_status_o<4>__xor0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_222 | 8686 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_222_MC.Q | N_PZ_222_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LED_CPLD<4>_MC.Q | 8692 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<4>_MC.Q | LED_CPLD<4>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LED_CPLD<4>_MC.SI | LED_CPLD<4>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_CPLD<2>_MC.UIM | 8630 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<2>_MC.Q | LED_CPLD<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<5> | 8656 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<5>_MC.Q | number_s<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/Mxor_status_o<4>__xor0001 | 8681 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/Mxor_status_o<4>__xor0001_MC.Q | MYALU/Mxor_status_o<4>__xor0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_222 | 8686 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_222_MC.Q | N_PZ_222_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LED_CPLD<4>_MC.D1 | 8679 | ? | 0 | 0 | LED_CPLD<4>_MC | NULL | NULL | LED_CPLD<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | LED_CPLD<2>_MC.UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LED_CPLD<4>_MC.D2 | 8680 | ? | 0 | 0 | LED_CPLD<4>_MC | NULL | NULL | LED_CPLD<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | number_s<5> | IV_TRUE | MYALU/Mxor_status_o<4>__xor0001 | IV_TRUE | N_PZ_222
SPPTERM | 3 | IV_TRUE | number_s<5> | IV_FALSE | MYALU/Mxor_status_o<4>__xor0001 | IV_FALSE | N_PZ_222
SPPTERM | 3 | IV_FALSE | number_s<5> | IV_TRUE | MYALU/Mxor_status_o<4>__xor0001 | IV_FALSE | N_PZ_222
SPPTERM | 3 | IV_FALSE | number_s<5> | IV_FALSE | MYALU/Mxor_status_o<4>__xor0001 | IV_TRUE | N_PZ_222

SRFF_INSTANCE | LED_CPLD<4>_MC.REG | LED_CPLD<4>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LED_CPLD<4>_MC.D | 8678 | ? | 0 | 0 | LED_CPLD<4>_MC | NULL | NULL | LED_CPLD<4>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LED_CPLD<4>_MC.Q | 8691 | ? | 0 | 0 | LED_CPLD<4>_MC | NULL | NULL | LED_CPLD<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | MYALU/Mxor_status_o<4>__xor0001_MC | top_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<0> | 8631 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<0>_MC.Q | number_s<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<1> | 8636 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<1>_MC.Q | number_s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<2> | 8641 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<2>_MC.Q | number_s<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<3> | 8646 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<3>_MC.Q | number_s<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | MYALU/Mxor_status_o<4>__xor0001 | 8681 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/Mxor_status_o<4>__xor0001_MC.Q | MYALU/Mxor_status_o<4>__xor0001_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | MYALU/Mxor_status_o<4>__xor0001_MC.SI | MYALU/Mxor_status_o<4>__xor0001_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<0> | 8631 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<0>_MC.Q | number_s<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<1> | 8636 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<1>_MC.Q | number_s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<2> | 8641 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<2>_MC.Q | number_s<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<3> | 8646 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<3>_MC.Q | number_s<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | MYALU/Mxor_status_o<4>__xor0001_MC.D1 | 8684 | ? | 0 | 0 | MYALU/Mxor_status_o<4>__xor0001_MC | NULL | NULL | MYALU/Mxor_status_o<4>__xor0001_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | number_s<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | MYALU/Mxor_status_o<4>__xor0001_MC.D2 | 8685 | ? | 0 | 0 | MYALU/Mxor_status_o<4>__xor0001_MC | NULL | NULL | MYALU/Mxor_status_o<4>__xor0001_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | number_s<1> | IV_TRUE | number_s<2> | IV_TRUE | number_s<3>
SPPTERM | 3 | IV_TRUE | number_s<1> | IV_FALSE | number_s<2> | IV_FALSE | number_s<3>
SPPTERM | 3 | IV_FALSE | number_s<1> | IV_TRUE | number_s<2> | IV_FALSE | number_s<3>
SPPTERM | 3 | IV_FALSE | number_s<1> | IV_FALSE | number_s<2> | IV_TRUE | number_s<3>

SRFF_INSTANCE | MYALU/Mxor_status_o<4>__xor0001_MC.REG | MYALU/Mxor_status_o<4>__xor0001_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | MYALU/Mxor_status_o<4>__xor0001_MC.D | 8683 | ? | 0 | 0 | MYALU/Mxor_status_o<4>__xor0001_MC | NULL | NULL | MYALU/Mxor_status_o<4>__xor0001_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | MYALU/Mxor_status_o<4>__xor0001_MC.Q | 8682 | ? | 0 | 0 | MYALU/Mxor_status_o<4>__xor0001_MC | NULL | NULL | MYALU/Mxor_status_o<4>__xor0001_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_222_MC | top_COPY_0_COPY_0 | 0 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<4> | 8651 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<4>_MC.Q | number_s<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<6> | 8661 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<6>_MC.Q | number_s<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_222 | 8686 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_222_MC.Q | N_PZ_222_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_222_MC.SI | N_PZ_222_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<4> | 8651 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<4>_MC.Q | number_s<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<6> | 8661 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<6>_MC.Q | number_s<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_222_MC.D1 | 8690 | ? | 0 | 0 | N_PZ_222_MC | NULL | NULL | N_PZ_222_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_222_MC.D2 | 8689 | ? | 0 | 0 | N_PZ_222_MC | NULL | NULL | N_PZ_222_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | number_s<4> | IV_FALSE | number_s<6>
SPPTERM | 2 | IV_FALSE | number_s<4> | IV_TRUE | number_s<6>

SRFF_INSTANCE | N_PZ_222_MC.REG | N_PZ_222_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_222_MC.D | 8688 | ? | 0 | 0 | N_PZ_222_MC | NULL | NULL | N_PZ_222_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_222_MC.Q | 8687 | ? | 0 | 0 | N_PZ_222_MC | NULL | NULL | N_PZ_222_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LED_CPLD<4> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LED_CPLD<4>_MC.Q | 8692 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<4>_MC.Q | LED_CPLD<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LED_CPLD<4> | 8693 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | LED_CPLD<4> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | disp_dig_o<0>_MC | top_COPY_0_COPY_0 | 256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_dig_o<0>_MC.Q | 8803 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<0>_MC.Q | disp_dig_o<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_dig_o<0>_MC.SI | disp_dig_o<0>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_dig_o<0>_MC.D1 | 8695 | ? | 0 | 0 | disp_dig_o<0>_MC | NULL | NULL | disp_dig_o<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_dig_o<0>_MC.D2 | 8696 | ? | 0 | 0 | disp_dig_o<0>_MC | NULL | NULL | disp_dig_o<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | disp_dig_o<0>_MC.REG | disp_dig_o<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_dig_o<0>_MC.D | 8694 | ? | 0 | 0 | disp_dig_o<0>_MC | NULL | NULL | disp_dig_o<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_dig_o<0>_MC.Q | 8802 | ? | 0 | 0 | disp_dig_o<0>_MC | NULL | NULL | disp_dig_o<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | DISPLAY/s_cnt<0>_MC | top_COPY_0_COPY_0 | 5120 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt_0__or0000 | 8702 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt_0__or0000_MC.Q | DISPLAY/s_cnt_0__or0000_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DISPLAY/s_cnt<0>_MC.SI | DISPLAY/s_cnt<0>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt_0__or0000 | 8702 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt_0__or0000_MC.Q | DISPLAY/s_cnt_0__or0000_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY/s_cnt<0>_MC.D1 | 8700 | ? | 0 | 0 | DISPLAY/s_cnt<0>_MC | NULL | NULL | DISPLAY/s_cnt<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | DISPLAY/s_cnt_0__or0000
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY/s_cnt<0>_MC.D2 | 8701 | ? | 0 | 0 | DISPLAY/s_cnt<0>_MC | NULL | NULL | DISPLAY/s_cnt<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | DISPLAY/s_cnt<0>_MC.REG | DISPLAY/s_cnt<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY/s_cnt<0>_MC.D | 8699 | ? | 0 | 0 | DISPLAY/s_cnt<0>_MC | NULL | NULL | DISPLAY/s_cnt<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY/s_cnt<0>_MC.Q | 8698 | ? | 0 | 0 | DISPLAY/s_cnt<0>_MC | NULL | NULL | DISPLAY/s_cnt<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | DISPLAY/s_cnt_0__or0000_MC | top_COPY_0_COPY_0 | 1280 | 15 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | 8707 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | 8712 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | 8717 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | 8722 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | 8727 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | 8732 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | 8742 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | 8747 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | 8752 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | 8757 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | 8762 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | 8737 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 8767 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<4> | 8782 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DISPLAY/s_cnt_0__or0000 | 8702 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt_0__or0000_MC.Q | DISPLAY/s_cnt_0__or0000_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DISPLAY/s_cnt_0__or0000_MC.SI | DISPLAY/s_cnt_0__or0000_MC | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | 8707 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | 8712 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | 8717 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | 8722 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | 8727 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | 8732 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | 8742 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | 8747 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | 8752 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | 8757 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | 8762 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | 8737 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 8767 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<4> | 8782 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY/s_cnt_0__or0000_MC.D1 | 8706 | ? | 0 | 0 | DISPLAY/s_cnt_0__or0000_MC | NULL | NULL | DISPLAY/s_cnt_0__or0000_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY/s_cnt_0__or0000_MC.D2 | 8705 | ? | 0 | 0 | DISPLAY/s_cnt_0__or0000_MC | NULL | NULL | DISPLAY/s_cnt_0__or0000_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 11 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15>
SPPTERM | 13 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | IV_FALSE | N_PZ_134 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<4>

SRFF_INSTANCE | DISPLAY/s_cnt_0__or0000_MC.REG | DISPLAY/s_cnt_0__or0000_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY/s_cnt_0__or0000_MC.D | 8704 | ? | 0 | 0 | DISPLAY/s_cnt_0__or0000_MC | NULL | NULL | DISPLAY/s_cnt_0__or0000_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY/s_cnt_0__or0000_MC.Q | 8703 | ? | 0 | 0 | DISPLAY/s_cnt_0__or0000_MC | NULL | NULL | DISPLAY/s_cnt_0__or0000_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC | top_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | 8707 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC.SI | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC.D1 | 8711 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC.D2 | 8710 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC.REG | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC.D | 8709 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC.Q | 8708 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC | top_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | 8712 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC.SI | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC.D1 | 8716 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC.D2 | 8715 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC.REG | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC.D | 8714 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC.Q | 8713 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC | top_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | 8717 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC.SI | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC.D1 | 8721 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC.D2 | 8720 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC.REG | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC.D | 8719 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC.Q | 8718 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC | top_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | 8722 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC.SI | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC.D1 | 8726 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC.D2 | 8725 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC.REG | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC.D | 8724 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC.Q | 8723 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC | top_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | 8727 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC.SI | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC.D1 | 8731 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC.D2 | 8730 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC.REG | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC.D | 8729 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC.Q | 8728 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC | top_COPY_0_COPY_0 | 1024 | 15 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | 8707 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | 8712 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | 8717 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | 8722 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | 8727 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | 8732 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | 8737 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | 8742 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | 8747 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | 8752 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | 8757 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | 8762 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 8767 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<4> | 8782 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | 8732 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC.SI | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | 8707 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | 8712 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | 8717 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | 8722 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | 8727 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | 8732 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | 8737 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | 8742 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | 8747 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | 8752 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | 8757 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | 8762 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 8767 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<4> | 8782 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC.D1 | 8736 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC.D2 | 8735 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 14 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | IV_FALSE | N_PZ_134 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<4>
SPPTERM | 14 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | IV_TRUE | N_PZ_134 | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<4>

SRFF_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC.REG | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC.D | 8734 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC.Q | 8733 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC | top_COPY_0_COPY_0 | 1024 | 14 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | 8707 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | 8712 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | 8717 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | 8722 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | 8727 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | 8732 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | 8737 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | 8742 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | 8747 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | 8752 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | 8757 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | 8762 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 8767 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | 8737 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC.SI | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | 8707 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | 8712 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | 8717 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | 8722 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | 8727 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | 8732 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | 8737 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | 8742 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | 8747 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | 8752 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | 8757 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | 8762 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 8767 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC.D1 | 8741 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC.D2 | 8740 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 13 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | IV_FALSE | N_PZ_134
SPPTERM | 13 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | IV_TRUE | N_PZ_134

SRFF_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC.REG | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC.D | 8739 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC.Q | 8738 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC | top_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | 8742 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC.SI | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC.D1 | 8746 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC.D2 | 8745 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC.REG | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC.D | 8744 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC.Q | 8743 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC | top_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | 8747 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC.SI | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC.D1 | 8751 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC.D2 | 8750 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC.REG | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC.D | 8749 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC.Q | 8748 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC | top_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | 8752 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC.SI | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC.D1 | 8756 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC.D2 | 8755 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC.REG | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC.D | 8754 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC.Q | 8753 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC | top_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | 8757 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC.SI | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC.D1 | 8761 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC.D2 | 8760 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC.REG | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC.D | 8759 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC.Q | 8758 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC | top_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | 8762 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC.SI | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC.D1 | 8766 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC.D2 | 8765 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC.REG | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC.D | 8764 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC.Q | 8763 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_134_MC | top_COPY_0_COPY_0 | 0 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<0> | 8772 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<1> | 8787 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<2> | 8792 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_134 | 8767 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_134_MC.SI | N_PZ_134_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<0> | 8772 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<1> | 8787 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<2> | 8792 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_134_MC.D1 | 8770 | ? | 0 | 0 | N_PZ_134_MC | NULL | NULL | N_PZ_134_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<0> | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<1> | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_134_MC.D2 | 8771 | ? | 0 | 0 | N_PZ_134_MC | NULL | NULL | N_PZ_134_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | N_PZ_134_MC.REG | N_PZ_134_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_134_MC.D | 8769 | ? | 0 | 0 | N_PZ_134_MC | NULL | NULL | N_PZ_134_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_134_MC.Q | 8768 | ? | 0 | 0 | N_PZ_134_MC | NULL | NULL | N_PZ_134_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC | top_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<0> | 8772 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_291 | 8777 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_291_MC.Q | N_PZ_291_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<0> | 8772 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC.SI | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<0> | 8772 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_291 | 8777 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_291_MC.Q | N_PZ_291_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC.D1 | 8775 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<0> | IV_TRUE | N_PZ_291
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC.D2 | 8776 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC.REG | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC.D | 8774 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC.Q | 8773 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_291_MC | top_COPY_0_COPY_0 | 0 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | 8707 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | 8712 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | 8717 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | 8722 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | 8727 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | 8732 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | 8742 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | 8747 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | 8752 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | 8757 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | 8762 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | 8737 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<4> | 8782 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_291 | 8777 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_291_MC.Q | N_PZ_291_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_291_MC.SI | N_PZ_291_MC | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | 8707 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | 8712 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | 8717 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | 8722 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | 8727 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | 8732 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | 8742 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | 8747 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | 8752 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | 8757 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | 8762 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | 8737 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<4> | 8782 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_291_MC.D1 | 8781 | ? | 0 | 0 | N_PZ_291_MC | NULL | NULL | N_PZ_291_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_291_MC.D2 | 8780 | ? | 0 | 0 | N_PZ_291_MC | NULL | NULL | N_PZ_291_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 11 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15>
SPPTERM | 12 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<4>

SRFF_INSTANCE | N_PZ_291_MC.REG | N_PZ_291_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_291_MC.D | 8779 | ? | 0 | 0 | N_PZ_291_MC | NULL | NULL | N_PZ_291_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_291_MC.Q | 8778 | ? | 0 | 0 | N_PZ_291_MC | NULL | NULL | N_PZ_291_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC | top_COPY_0_COPY_0 | 1024 | 15 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | 8707 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | 8712 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | 8717 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | 8722 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | 8727 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | 8732 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | 8737 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | 8742 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | 8747 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | 8752 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | 8757 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | 8762 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<4> | 8782 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 8767 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<4> | 8782 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC.SI | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | 8707 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | 8712 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | 8717 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | 8722 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | 8727 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | 8732 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | 8737 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | 8742 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | 8747 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | 8752 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | 8757 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | 8762 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<4> | 8782 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 8767 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC.D1 | 8786 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC.D2 | 8785 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 13 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<4>
SPPTERM | 13 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | IV_FALSE | N_PZ_134 | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<4>
SPPTERM | 14 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | IV_TRUE | N_PZ_134 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<4>

SRFF_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC.REG | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC.D | 8784 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC.Q | 8783 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC | top_COPY_0_COPY_0 | 1024 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<0> | 8772 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_291 | 8777 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_291_MC.Q | N_PZ_291_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<1> | 8787 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<1> | 8787 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC.SI | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<0> | 8772 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_291 | 8777 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_291_MC.Q | N_PZ_291_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<1> | 8787 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC.D1 | 8791 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC.D2 | 8790 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<0> | IV_TRUE | N_PZ_291 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<1>
SPPTERM | 3 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<0> | IV_TRUE | N_PZ_291 | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<1>

SRFF_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC.REG | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC.D | 8789 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC.Q | 8788 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC | top_COPY_0_COPY_0 | 1024 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 8767 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_291 | 8777 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_291_MC.Q | N_PZ_291_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<2> | 8792 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<0> | 8772 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<1> | 8787 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<2> | 8792 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC.SI | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 8767 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_291 | 8777 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_291_MC.Q | N_PZ_291_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<2> | 8792 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<0> | 8772 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<1> | 8787 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC.Q | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC.D1 | 8796 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC.D2 | 8795 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | N_PZ_134 | IV_TRUE | N_PZ_291 | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<2>
SPPTERM | 4 | IV_FALSE | N_PZ_134 | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<0> | IV_TRUE | N_PZ_291 | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<1>

SRFF_INSTANCE | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC.REG | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC.D | 8794 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC.Q | 8793 | ? | 0 | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC | NULL | NULL | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | DISPLAY/s_cnt<1>_MC | top_COPY_0_COPY_0 | 5120 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt_0__or0000 | 8702 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt_0__or0000_MC.Q | DISPLAY/s_cnt_0__or0000_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DISPLAY/s_cnt<1>_MC.SI | DISPLAY/s_cnt<1>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt_0__or0000 | 8702 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt_0__or0000_MC.Q | DISPLAY/s_cnt_0__or0000_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY/s_cnt<1>_MC.D1 | 8800 | ? | 0 | 0 | DISPLAY/s_cnt<1>_MC | NULL | NULL | DISPLAY/s_cnt<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | DISPLAY/s_cnt<0> | IV_TRUE | DISPLAY/s_cnt_0__or0000
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY/s_cnt<1>_MC.D2 | 8801 | ? | 0 | 0 | DISPLAY/s_cnt<1>_MC | NULL | NULL | DISPLAY/s_cnt<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | DISPLAY/s_cnt<1>_MC.REG | DISPLAY/s_cnt<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY/s_cnt<1>_MC.D | 8799 | ? | 0 | 0 | DISPLAY/s_cnt<1>_MC | NULL | NULL | DISPLAY/s_cnt<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 8544 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY/s_cnt<1>_MC.Q | 8798 | ? | 0 | 0 | DISPLAY/s_cnt<1>_MC | NULL | NULL | DISPLAY/s_cnt<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_dig_o<0> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_dig_o<0>_MC.Q | 8803 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<0>_MC.Q | disp_dig_o<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_dig_o<0> | 8804 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_dig_o<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | disp_dig_o<1>_MC | top_COPY_0_COPY_0 | 256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_dig_o<1>_MC.Q | 8809 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<1>_MC.Q | disp_dig_o<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_dig_o<1>_MC.SI | disp_dig_o<1>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_dig_o<1>_MC.D1 | 8806 | ? | 0 | 0 | disp_dig_o<1>_MC | NULL | NULL | disp_dig_o<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_dig_o<1>_MC.D2 | 8807 | ? | 0 | 0 | disp_dig_o<1>_MC | NULL | NULL | disp_dig_o<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | disp_dig_o<1>_MC.REG | disp_dig_o<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_dig_o<1>_MC.D | 8805 | ? | 0 | 0 | disp_dig_o<1>_MC | NULL | NULL | disp_dig_o<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_dig_o<1>_MC.Q | 8808 | ? | 0 | 0 | disp_dig_o<1>_MC | NULL | NULL | disp_dig_o<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_dig_o<1> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_dig_o<1>_MC.Q | 8809 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<1>_MC.Q | disp_dig_o<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_dig_o<1> | 8810 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_dig_o<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | disp_dig_o<2>_MC | top_COPY_0_COPY_0 | 256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_dig_o<2>_MC.Q | 8815 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<2>_MC.Q | disp_dig_o<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_dig_o<2>_MC.SI | disp_dig_o<2>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_dig_o<2>_MC.D1 | 8812 | ? | 0 | 0 | disp_dig_o<2>_MC | NULL | NULL | disp_dig_o<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | DISPLAY/s_cnt<0> | IV_TRUE | DISPLAY/s_cnt<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_dig_o<2>_MC.D2 | 8813 | ? | 0 | 0 | disp_dig_o<2>_MC | NULL | NULL | disp_dig_o<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | disp_dig_o<2>_MC.REG | disp_dig_o<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_dig_o<2>_MC.D | 8811 | ? | 0 | 0 | disp_dig_o<2>_MC | NULL | NULL | disp_dig_o<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_dig_o<2>_MC.Q | 8814 | ? | 0 | 0 | disp_dig_o<2>_MC | NULL | NULL | disp_dig_o<2>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_dig_o<2> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_dig_o<2>_MC.Q | 8815 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<2>_MC.Q | disp_dig_o<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_dig_o<2> | 8816 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_dig_o<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | disp_dig_o<3>_MC | top_COPY_0_COPY_0 | 256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_dig_o<3>_MC.Q | 8821 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<3>_MC.Q | disp_dig_o<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_dig_o<3>_MC.SI | disp_dig_o<3>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_dig_o<3>_MC.D1 | 8818 | ? | 0 | 0 | disp_dig_o<3>_MC | NULL | NULL | disp_dig_o<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | DISPLAY/s_cnt<0> | IV_TRUE | DISPLAY/s_cnt<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_dig_o<3>_MC.D2 | 8819 | ? | 0 | 0 | disp_dig_o<3>_MC | NULL | NULL | disp_dig_o<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | disp_dig_o<3>_MC.REG | disp_dig_o<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_dig_o<3>_MC.D | 8817 | ? | 0 | 0 | disp_dig_o<3>_MC | NULL | NULL | disp_dig_o<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_dig_o<3>_MC.Q | 8820 | ? | 0 | 0 | disp_dig_o<3>_MC | NULL | NULL | disp_dig_o<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_dig_o<3> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_dig_o<3>_MC.Q | 8821 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<3>_MC.Q | disp_dig_o<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_dig_o<3> | 8822 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_dig_o<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | disp_seg_o<0>_MC | top_COPY_0_COPY_0 | 0 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_CPLD<2>_MC.UIM | 8630 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<2>_MC.Q | LED_CPLD<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<5> | 8656 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<5>_MC.Q | number_s<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<6> | 8661 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<6>_MC.Q | number_s<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<0> | 8631 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<0>_MC.Q | number_s<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<3> | 8646 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<3>_MC.Q | number_s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/Mxor_status_o<4>__xor0001 | 8681 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/Mxor_status_o<4>__xor0001_MC.Q | MYALU/Mxor_status_o<4>__xor0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<1> | 8636 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<1>_MC.Q | number_s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<4> | 8651 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<4>_MC.Q | number_s<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_seg_o<0>_MC.Q | 8827 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<0>_MC.Q | disp_seg_o<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_seg_o<0>_MC.SI | disp_seg_o<0>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_CPLD<2>_MC.UIM | 8630 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<2>_MC.Q | LED_CPLD<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<5> | 8656 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<5>_MC.Q | number_s<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<6> | 8661 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<6>_MC.Q | number_s<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<0> | 8631 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<0>_MC.Q | number_s<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<3> | 8646 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<3>_MC.Q | number_s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/Mxor_status_o<4>__xor0001 | 8681 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/Mxor_status_o<4>__xor0001_MC.Q | MYALU/Mxor_status_o<4>__xor0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<1> | 8636 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<1>_MC.Q | number_s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<4> | 8651 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<4>_MC.Q | number_s<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_seg_o<0>_MC.D1 | 8825 | ? | 0 | 0 | disp_seg_o<0>_MC | NULL | NULL | disp_seg_o<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_seg_o<0>_MC.D2 | 8824 | ? | 0 | 0 | disp_seg_o<0>_MC | NULL | NULL | disp_seg_o<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | DISPLAY/s_cnt<1>
SPPTERM | 4 | IV_FALSE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<5> | IV_FALSE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0>
SPPTERM | 4 | IV_TRUE | number_s<0> | IV_FALSE | number_s<3> | IV_TRUE | MYALU/Mxor_status_o<4>__xor0001 | IV_FALSE | DISPLAY/s_cnt<0>
SPPTERM | 4 | IV_FALSE | number_s<0> | IV_FALSE | number_s<1> | IV_FALSE | MYALU/Mxor_status_o<4>__xor0001 | IV_FALSE | DISPLAY/s_cnt<0>
SPPTERM | 5 | IV_TRUE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<4> | IV_FALSE | number_s<5> | IV_TRUE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0>
SPPTERM | 5 | IV_FALSE | LED_CPLD<2>_MC.UIM | IV_TRUE | number_s<4> | IV_TRUE | number_s<5> | IV_TRUE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0>

SRFF_INSTANCE | disp_seg_o<0>_MC.REG | disp_seg_o<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_seg_o<0>_MC.D | 8823 | ? | 0 | 0 | disp_seg_o<0>_MC | NULL | NULL | disp_seg_o<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_seg_o<0>_MC.Q | 8826 | ? | 0 | 0 | disp_seg_o<0>_MC | NULL | NULL | disp_seg_o<0>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_seg_o<0> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_seg_o<0>_MC.Q | 8827 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<0>_MC.Q | disp_seg_o<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_seg_o<0> | 8828 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_seg_o<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | disp_seg_o<1>_MC | top_COPY_0_COPY_0 | 0 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_CPLD<2>_MC.UIM | 8630 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<2>_MC.Q | LED_CPLD<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<5> | 8656 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<5>_MC.Q | number_s<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_222 | 8686 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_222_MC.Q | N_PZ_222_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<6> | 8661 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<6>_MC.Q | number_s<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<0> | 8631 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<0>_MC.Q | number_s<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<1> | 8636 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<1>_MC.Q | number_s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<3> | 8646 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<3>_MC.Q | number_s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/Mxor_status_o<4>__xor0001 | 8681 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/Mxor_status_o<4>__xor0001_MC.Q | MYALU/Mxor_status_o<4>__xor0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<2> | 8641 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<2>_MC.Q | number_s<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_seg_o<1>_MC.Q | 8833 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<1>_MC.Q | disp_seg_o<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_seg_o<1>_MC.SI | disp_seg_o<1>_MC | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_CPLD<2>_MC.UIM | 8630 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<2>_MC.Q | LED_CPLD<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<5> | 8656 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<5>_MC.Q | number_s<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_222 | 8686 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_222_MC.Q | N_PZ_222_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<6> | 8661 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<6>_MC.Q | number_s<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<0> | 8631 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<0>_MC.Q | number_s<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<1> | 8636 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<1>_MC.Q | number_s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<3> | 8646 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<3>_MC.Q | number_s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/Mxor_status_o<4>__xor0001 | 8681 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/Mxor_status_o<4>__xor0001_MC.Q | MYALU/Mxor_status_o<4>__xor0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<2> | 8641 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<2>_MC.Q | number_s<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_seg_o<1>_MC.D1 | 8831 | ? | 0 | 0 | disp_seg_o<1>_MC | NULL | NULL | disp_seg_o<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_seg_o<1>_MC.D2 | 8830 | ? | 0 | 0 | disp_seg_o<1>_MC | NULL | NULL | disp_seg_o<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_FALSE | LED_CPLD<2>_MC.UIM | IV_TRUE | number_s<5> | IV_FALSE | N_PZ_222 | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 5 | IV_FALSE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<6> | IV_TRUE | N_PZ_222 | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 5 | IV_TRUE | number_s<0> | IV_TRUE | number_s<1> | IV_FALSE | number_s<3> | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 5 | IV_TRUE | number_s<0> | IV_FALSE | number_s<1> | IV_TRUE | MYALU/Mxor_status_o<4>__xor0001 | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 5 | IV_TRUE | number_s<1> | IV_FALSE | number_s<2> | IV_FALSE | number_s<3> | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 6 | IV_TRUE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<5> | IV_TRUE | number_s<6> | IV_FALSE | N_PZ_222 | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>

SRFF_INSTANCE | disp_seg_o<1>_MC.REG | disp_seg_o<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_seg_o<1>_MC.D | 8829 | ? | 0 | 0 | disp_seg_o<1>_MC | NULL | NULL | disp_seg_o<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_seg_o<1>_MC.Q | 8832 | ? | 0 | 0 | disp_seg_o<1>_MC | NULL | NULL | disp_seg_o<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_seg_o<1> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_seg_o<1>_MC.Q | 8833 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<1>_MC.Q | disp_seg_o<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_seg_o<1> | 8834 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_seg_o<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | disp_seg_o<2>_MC | top_COPY_0_COPY_0 | 0 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_CPLD<2>_MC.UIM | 8630 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<2>_MC.Q | LED_CPLD<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<4> | 8651 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<4>_MC.Q | number_s<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<0> | 8631 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<0>_MC.Q | number_s<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<3> | 8646 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<3>_MC.Q | number_s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<1> | 8636 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<1>_MC.Q | number_s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<2> | 8641 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<2>_MC.Q | number_s<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<5> | 8656 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<5>_MC.Q | number_s<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<6> | 8661 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<6>_MC.Q | number_s<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_seg_o<2>_MC.Q | 8839 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<2>_MC.Q | disp_seg_o<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_seg_o<2>_MC.SI | disp_seg_o<2>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_CPLD<2>_MC.UIM | 8630 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<2>_MC.Q | LED_CPLD<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<4> | 8651 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<4>_MC.Q | number_s<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<0> | 8631 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<0>_MC.Q | number_s<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<3> | 8646 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<3>_MC.Q | number_s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<1> | 8636 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<1>_MC.Q | number_s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<2> | 8641 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<2>_MC.Q | number_s<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<5> | 8656 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<5>_MC.Q | number_s<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<6> | 8661 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<6>_MC.Q | number_s<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_seg_o<2>_MC.D1 | 8837 | ? | 0 | 0 | disp_seg_o<2>_MC | NULL | NULL | disp_seg_o<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_seg_o<2>_MC.D2 | 8836 | ? | 0 | 0 | disp_seg_o<2>_MC | NULL | NULL | disp_seg_o<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_FALSE | LED_CPLD<2>_MC.UIM | IV_TRUE | number_s<4> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 4 | IV_TRUE | number_s<0> | IV_FALSE | number_s<3> | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 5 | IV_TRUE | number_s<0> | IV_FALSE | number_s<1> | IV_FALSE | number_s<2> | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 5 | IV_TRUE | number_s<4> | IV_FALSE | number_s<5> | IV_FALSE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 6 | IV_FALSE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<4> | IV_FALSE | number_s<5> | IV_TRUE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 6 | IV_FALSE | number_s<0> | IV_FALSE | number_s<1> | IV_TRUE | number_s<2> | IV_FALSE | number_s<3> | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>

SRFF_INSTANCE | disp_seg_o<2>_MC.REG | disp_seg_o<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_seg_o<2>_MC.D | 8835 | ? | 0 | 0 | disp_seg_o<2>_MC | NULL | NULL | disp_seg_o<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_seg_o<2>_MC.Q | 8838 | ? | 0 | 0 | disp_seg_o<2>_MC | NULL | NULL | disp_seg_o<2>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_seg_o<2> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_seg_o<2>_MC.Q | 8839 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<2>_MC.Q | disp_seg_o<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_seg_o<2> | 8840 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_seg_o<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | disp_seg_o<3>_MC | top_COPY_0_COPY_0 | 0 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_CPLD<2>_MC.UIM | 8630 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<2>_MC.Q | LED_CPLD<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<5> | 8656 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<5>_MC.Q | number_s<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_222 | 8686 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_222_MC.Q | N_PZ_222_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<0> | 8631 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<0>_MC.Q | number_s<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<1> | 8636 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<1>_MC.Q | number_s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<2> | 8641 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<2>_MC.Q | number_s<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<3> | 8646 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<3>_MC.Q | number_s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/Mxor_status_o<4>__xor0001 | 8681 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/Mxor_status_o<4>__xor0001_MC.Q | MYALU/Mxor_status_o<4>__xor0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<4> | 8651 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<4>_MC.Q | number_s<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<6> | 8661 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<6>_MC.Q | number_s<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_seg_o<3>_MC.Q | 8845 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<3>_MC.Q | disp_seg_o<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_seg_o<3>_MC.SI | disp_seg_o<3>_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_CPLD<2>_MC.UIM | 8630 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<2>_MC.Q | LED_CPLD<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<5> | 8656 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<5>_MC.Q | number_s<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_222 | 8686 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_222_MC.Q | N_PZ_222_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<0> | 8631 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<0>_MC.Q | number_s<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<1> | 8636 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<1>_MC.Q | number_s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<2> | 8641 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<2>_MC.Q | number_s<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<3> | 8646 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<3>_MC.Q | number_s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/Mxor_status_o<4>__xor0001 | 8681 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/Mxor_status_o<4>__xor0001_MC.Q | MYALU/Mxor_status_o<4>__xor0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<4> | 8651 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<4>_MC.Q | number_s<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<6> | 8661 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<6>_MC.Q | number_s<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_seg_o<3>_MC.D1 | 8843 | ? | 0 | 0 | disp_seg_o<3>_MC | NULL | NULL | disp_seg_o<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_seg_o<3>_MC.D2 | 8842 | ? | 0 | 0 | disp_seg_o<3>_MC | NULL | NULL | disp_seg_o<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_FALSE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<5> | IV_TRUE | N_PZ_222 | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 5 | IV_TRUE | number_s<0> | IV_TRUE | number_s<1> | IV_TRUE | number_s<2> | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 5 | IV_TRUE | number_s<1> | IV_TRUE | number_s<3> | IV_FALSE | MYALU/Mxor_status_o<4>__xor0001 | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 5 | IV_FALSE | number_s<1> | IV_FALSE | number_s<3> | IV_TRUE | MYALU/Mxor_status_o<4>__xor0001 | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 5 | IV_TRUE | number_s<4> | IV_TRUE | number_s<5> | IV_TRUE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 6 | IV_TRUE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<4> | IV_TRUE | number_s<5> | IV_FALSE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>

SRFF_INSTANCE | disp_seg_o<3>_MC.REG | disp_seg_o<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_seg_o<3>_MC.D | 8841 | ? | 0 | 0 | disp_seg_o<3>_MC | NULL | NULL | disp_seg_o<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_seg_o<3>_MC.Q | 8844 | ? | 0 | 0 | disp_seg_o<3>_MC | NULL | NULL | disp_seg_o<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_seg_o<3> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_seg_o<3>_MC.Q | 8845 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<3>_MC.Q | disp_seg_o<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_seg_o<3> | 8846 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_seg_o<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | disp_seg_o<4>_MC | top_COPY_0_COPY_0 | 0 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_CPLD<2>_MC.UIM | 8630 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<2>_MC.Q | LED_CPLD<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<4> | 8651 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<4>_MC.Q | number_s<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<6> | 8661 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<6>_MC.Q | number_s<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<5> | 8656 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<5>_MC.Q | number_s<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<0> | 8631 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<0>_MC.Q | number_s<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<2> | 8641 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<2>_MC.Q | number_s<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<3> | 8646 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<3>_MC.Q | number_s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<1> | 8636 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<1>_MC.Q | number_s<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_seg_o<4>_MC.Q | 8851 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<4>_MC.Q | disp_seg_o<4>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_seg_o<4>_MC.SI | disp_seg_o<4>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_CPLD<2>_MC.UIM | 8630 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<2>_MC.Q | LED_CPLD<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<4> | 8651 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<4>_MC.Q | number_s<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<6> | 8661 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<6>_MC.Q | number_s<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<5> | 8656 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<5>_MC.Q | number_s<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<0> | 8631 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<0>_MC.Q | number_s<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<2> | 8641 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<2>_MC.Q | number_s<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<3> | 8646 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<3>_MC.Q | number_s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<1> | 8636 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<1>_MC.Q | number_s<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_seg_o<4>_MC.D1 | 8849 | ? | 0 | 0 | disp_seg_o<4>_MC | NULL | NULL | disp_seg_o<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_seg_o<4>_MC.D2 | 8848 | ? | 0 | 0 | disp_seg_o<4>_MC | NULL | NULL | disp_seg_o<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<4> | IV_TRUE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 5 | IV_TRUE | LED_CPLD<2>_MC.UIM | IV_TRUE | number_s<5> | IV_TRUE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 5 | IV_FALSE | number_s<0> | IV_TRUE | number_s<2> | IV_TRUE | number_s<3> | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 5 | IV_TRUE | number_s<1> | IV_TRUE | number_s<2> | IV_TRUE | number_s<3> | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 6 | IV_FALSE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<4> | IV_TRUE | number_s<5> | IV_FALSE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 6 | IV_FALSE | number_s<0> | IV_TRUE | number_s<1> | IV_FALSE | number_s<2> | IV_FALSE | number_s<3> | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>

SRFF_INSTANCE | disp_seg_o<4>_MC.REG | disp_seg_o<4>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_seg_o<4>_MC.D | 8847 | ? | 0 | 0 | disp_seg_o<4>_MC | NULL | NULL | disp_seg_o<4>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_seg_o<4>_MC.Q | 8850 | ? | 0 | 0 | disp_seg_o<4>_MC | NULL | NULL | disp_seg_o<4>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_seg_o<4> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_seg_o<4>_MC.Q | 8851 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<4>_MC.Q | disp_seg_o<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_seg_o<4> | 8852 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_seg_o<4> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | disp_seg_o<5>_MC | top_COPY_0_COPY_0 | 0 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<2> | 8641 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<2>_MC.Q | number_s<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/Mxor_status_o<4>__xor0001 | 8681 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/Mxor_status_o<4>__xor0001_MC.Q | MYALU/Mxor_status_o<4>__xor0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_CPLD<2>_MC.UIM | 8630 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<2>_MC.Q | LED_CPLD<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<4> | 8651 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<4>_MC.Q | number_s<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<5> | 8656 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<5>_MC.Q | number_s<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<6> | 8661 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<6>_MC.Q | number_s<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<0> | 8631 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<0>_MC.Q | number_s<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<1> | 8636 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<1>_MC.Q | number_s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<3> | 8646 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<3>_MC.Q | number_s<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_seg_o<5>_MC.Q | 8857 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<5>_MC.Q | disp_seg_o<5>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_seg_o<5>_MC.SI | disp_seg_o<5>_MC | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<2> | 8641 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<2>_MC.Q | number_s<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/Mxor_status_o<4>__xor0001 | 8681 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/Mxor_status_o<4>__xor0001_MC.Q | MYALU/Mxor_status_o<4>__xor0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_CPLD<2>_MC.UIM | 8630 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<2>_MC.Q | LED_CPLD<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<4> | 8651 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<4>_MC.Q | number_s<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<5> | 8656 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<5>_MC.Q | number_s<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<6> | 8661 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<6>_MC.Q | number_s<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<0> | 8631 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<0>_MC.Q | number_s<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<1> | 8636 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<1>_MC.Q | number_s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<3> | 8646 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<3>_MC.Q | number_s<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_seg_o<5>_MC.D1 | 8855 | ? | 0 | 0 | disp_seg_o<5>_MC | NULL | NULL | disp_seg_o<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_seg_o<5>_MC.D2 | 8854 | ? | 0 | 0 | disp_seg_o<5>_MC | NULL | NULL | disp_seg_o<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | number_s<2> | IV_FALSE | MYALU/Mxor_status_o<4>__xor0001 | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 5 | IV_TRUE | LED_CPLD<2>_MC.UIM | IV_TRUE | number_s<4> | IV_TRUE | number_s<5> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 5 | IV_TRUE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<4> | IV_TRUE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 5 | IV_TRUE | number_s<0> | IV_TRUE | number_s<1> | IV_TRUE | number_s<3> | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 5 | IV_FALSE | number_s<0> | IV_TRUE | number_s<2> | IV_TRUE | number_s<3> | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 5 | IV_FALSE | number_s<4> | IV_TRUE | number_s<5> | IV_TRUE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 6 | IV_FALSE | LED_CPLD<2>_MC.UIM | IV_TRUE | number_s<4> | IV_FALSE | number_s<5> | IV_TRUE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>

SRFF_INSTANCE | disp_seg_o<5>_MC.REG | disp_seg_o<5>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_seg_o<5>_MC.D | 8853 | ? | 0 | 0 | disp_seg_o<5>_MC | NULL | NULL | disp_seg_o<5>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_seg_o<5>_MC.Q | 8856 | ? | 0 | 0 | disp_seg_o<5>_MC | NULL | NULL | disp_seg_o<5>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_seg_o<5> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_seg_o<5>_MC.Q | 8857 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<5>_MC.Q | disp_seg_o<5>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_seg_o<5> | 8858 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_seg_o<5> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | disp_seg_o<6>_MC | top_COPY_0_COPY_0 | 0 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_CPLD<2>_MC.UIM | 8630 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<2>_MC.Q | LED_CPLD<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<5> | 8656 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<5>_MC.Q | number_s<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_222 | 8686 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_222_MC.Q | N_PZ_222_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<0> | 8631 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<0>_MC.Q | number_s<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<3> | 8646 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<3>_MC.Q | number_s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/Mxor_status_o<4>__xor0001 | 8681 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/Mxor_status_o<4>__xor0001_MC.Q | MYALU/Mxor_status_o<4>__xor0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<1> | 8636 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<1>_MC.Q | number_s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<4> | 8651 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<4>_MC.Q | number_s<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<6> | 8661 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<6>_MC.Q | number_s<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_seg_o<6>_MC.Q | 8863 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<6>_MC.Q | disp_seg_o<6>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_seg_o<6>_MC.SI | disp_seg_o<6>_MC | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_CPLD<2>_MC.UIM | 8630 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LED_CPLD<2>_MC.Q | LED_CPLD<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<5> | 8656 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<5>_MC.Q | number_s<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_222 | 8686 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_222_MC.Q | N_PZ_222_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<0> | 8697 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<0>_MC.Q | DISPLAY/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DISPLAY/s_cnt<1> | 8797 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | DISPLAY/s_cnt<1>_MC.Q | DISPLAY/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<0> | 8631 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<0>_MC.Q | number_s<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<3> | 8646 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<3>_MC.Q | number_s<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MYALU/Mxor_status_o<4>__xor0001 | 8681 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | MYALU/Mxor_status_o<4>__xor0001_MC.Q | MYALU/Mxor_status_o<4>__xor0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<1> | 8636 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<1>_MC.Q | number_s<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<4> | 8651 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<4>_MC.Q | number_s<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | number_s<6> | 8661 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | number_s<6>_MC.Q | number_s<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_seg_o<6>_MC.D1 | 8861 | ? | 0 | 0 | disp_seg_o<6>_MC | NULL | NULL | disp_seg_o<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_seg_o<6>_MC.D2 | 8860 | ? | 0 | 0 | disp_seg_o<6>_MC | NULL | NULL | disp_seg_o<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_FALSE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<5> | IV_TRUE | N_PZ_222 | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 5 | IV_TRUE | number_s<0> | IV_TRUE | number_s<3> | IV_TRUE | MYALU/Mxor_status_o<4>__xor0001 | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 5 | IV_FALSE | number_s<1> | IV_FALSE | number_s<3> | IV_TRUE | MYALU/Mxor_status_o<4>__xor0001 | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 6 | IV_TRUE | LED_CPLD<2>_MC.UIM | IV_TRUE | number_s<4> | IV_TRUE | number_s<5> | IV_FALSE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
SPPTERM | 6 | IV_TRUE | LED_CPLD<2>_MC.UIM | IV_TRUE | number_s<4> | IV_FALSE | number_s<5> | IV_TRUE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>

SRFF_INSTANCE | disp_seg_o<6>_MC.REG | disp_seg_o<6>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_seg_o<6>_MC.D | 8859 | ? | 0 | 0 | disp_seg_o<6>_MC | NULL | NULL | disp_seg_o<6>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_seg_o<6>_MC.Q | 8862 | ? | 0 | 0 | disp_seg_o<6>_MC | NULL | NULL | disp_seg_o<6>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_seg_o<6> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_seg_o<6>_MC.Q | 8863 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<6>_MC.Q | disp_seg_o<6>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_seg_o<6> | 8864 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_seg_o<6> | 0 | 6 | OI_OUT

FB_INSTANCE | FOOBAR1_ | top_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | DISPLAY/CLOCK_ENABLE/s_cnt<9>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 2 | DISPLAY/CLOCK_ENABLE/s_cnt<8>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | N_PZ_134_MC | 1 | SW_CPLD<13>_II | 1 | NULL | 0 | 143 | 51200
FBPIN | 4 | DISPLAY/CLOCK_ENABLE/s_cnt<2>_MC | 1 | SW_CPLD<14>_II | 1 | NULL | 0 | 142 | 49152
FBPIN | 5 | DISPLAY/CLOCK_ENABLE/s_cnt<7>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | DISPLAY/CLOCK_ENABLE/s_cnt<1>_MC | 1 | SW_CPLD<15>_II | 1 | NULL | 0 | 140 | 49152
FBPIN | 7 | DISPLAY/CLOCK_ENABLE/s_cnt<6>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | DISPLAY/CLOCK_ENABLE/s_cnt<15>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | DISPLAY/CLOCK_ENABLE/s_cnt<14>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | DISPLAY/CLOCK_ENABLE/s_cnt<13>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | DISPLAY/CLOCK_ENABLE/s_cnt<12>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | DISPLAY/CLOCK_ENABLE/s_cnt<0>_MC | 1 | SW_CPLD<2>_II | 1 | NULL | 0 | 139 | 49152
FBPIN | 13 | DISPLAY/s_cnt<1>_MC | 1 | SW_CPLD<3>_II | 1 | NULL | 0 | 138 | 49152
FBPIN | 14 | DISPLAY/s_cnt<0>_MC | 1 | SW_CPLD<4>_II | 1 | NULL | 0 | 137 | 49152
FBPIN | 15 | DISPLAY/CLOCK_ENABLE/s_cnt<11>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | DISPLAY/CLOCK_ENABLE/s_cnt<10>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR2_ | top_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | disp_seg_o<3>_MC | 1 | NULL | 0 | disp_seg_o<3> | 1 | 2 | 53248
FBPIN | 3 | disp_seg_o<6>_MC | 1 | NULL | 0 | disp_seg_o<6> | 1 | 3 | 53248
FBPIN | 4 | disp_seg_o<1>_MC | 1 | NULL | 0 | disp_seg_o<1> | 1 | 4 | 49152
FBPIN | 5 | disp_seg_o<5>_MC | 1 | NULL | 0 | disp_seg_o<5> | 1 | 5 | 53248
FBPIN | 7 | N_PZ_139_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | N_PZ_238_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | number_s<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | MYALU/control_s_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | N_PZ_222_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | disp_seg_o<4>_MC | 1 | NULL | 0 | disp_seg_o<4> | 1 | 6 | 53248
FBPIN | 13 | disp_seg_o<0>_MC | 1 | NULL | 0 | disp_seg_o<0> | 1 | 7 | 49152
FBPIN | 14 | disp_seg_o<2>_MC | 1 | NULL | 0 | disp_seg_o<2> | 1 | 9 | 49152
FBPIN | 15 | LED_CPLD<1>_MC | 1 | NULL | 0 | LED_CPLD<1> | 1 | 10 | 49152
FBPIN | 16 | MYALU/Mxor_status_o<4>__xor0001_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR3_ | top_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | disp_dig_o<0>_MC | 1 | NULL | 0 | disp_dig_o<0> | 1 | 136 | 49152
FBPIN | 2 | NULL | 0 | SW_CPLD<0>_II | 1 | NULL | 0 | 135 | 49152
FBPIN | 3 | NULL | 0 | SW_CPLD<10>_II | 1 | NULL | 0 | 134 | 49152
FBPIN | 5 | NULL | 0 | SW_CPLD<11>_II | 1 | NULL | 0 | 133 | 49152
FBPIN | 9 | MYALU/F_ADDER_1/carry_6to7_s_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | number_s<5>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | number_s<4>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | MYALU/F_ADDER_1/carry_4to5_s_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | number_s<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | NULL | 0 | SW_CPLD<12>_II | 1 | NULL | 0 | 132 | 49152
FBPIN | 15 | number_s<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | NULL | 0 | SW_CPLD<1>_II | 1 | NULL | 0 | 131 | 49152

FB_INSTANCE | FOOBAR4_ | top_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | LED_CPLD<2>_MC | 1 | NULL | 0 | LED_CPLD<2> | 1 | 11 | 49152
FBPIN | 2 | LED_CPLD<0>_MC | 1 | NULL | 0 | LED_CPLD<0> | 1 | 12 | 49152
FBPIN | 3 | LED_CPLD<3>_MC | 1 | NULL | 0 | LED_CPLD<3> | 1 | 13 | 49152
FBPIN | 4 | disp_dig_o<1>_MC | 1 | NULL | 0 | disp_dig_o<1> | 1 | 14 | 49152
FBPIN | 5 | disp_dig_o<2>_MC | 1 | NULL | 0 | disp_dig_o<2> | 1 | 15 | 49152
FBPIN | 6 | disp_dig_o<3>_MC | 1 | NULL | 0 | disp_dig_o<3> | 1 | 16 | 49152
FBPIN | 7 | DISPLAY/CLOCK_ENABLE/s_cnt<5>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | DISPLAY/CLOCK_ENABLE/s_cnt<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | N_PZ_136_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | N_PZ_239_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | N_PZ_218_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | DISPLAY/CLOCK_ENABLE/s_cnt<4>_MC | 1 | SW<0>_II | 1 | NULL | 0 | 17 | 49152
FBPIN | 13 | MYALU/F_ADDER_1/carry_2to3_s_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | DISPLAY/s_cnt_0__or0000_MC | 1 | SW<1>_II | 1 | NULL | 0 | 18 | 49152
FBPIN | 15 | number_s<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | number_s<6>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR5_ | top_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 2 | LED_CPLD<4>_MC | 1 | NULL | 0 | LED_CPLD<4> | 1 | 33 | 49152
FBPIN | 4 | NULL | 0 | clk_i_II | 1 | NULL | 0 | 32 | 57344
FBPIN | 5 | NULL | 0 | SW_CPLD<5>_II | 1 | NULL | 0 | 31 | 49152
FBPIN | 6 | NULL | 0 | SW_CPLD<6>_II | 1 | NULL | 0 | 30 | 57344
FBPIN | 14 | NULL | 0 | SW_CPLD<7>_II | 1 | NULL | 0 | 28 | 49152
FBPIN | 15 | N_PZ_291_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | N_PZ_137_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR6_ | top_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | NULL | 0 | SW_CPLD<8>_II | 1 | NULL | 0 | 34 | 49152
FBPIN | 2 | NULL | 0 | SW_CPLD<9>_II | 1 | NULL | 0 | 35 | 49664

FB_INSTANCE | FOOBAR7_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR8_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR9_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR10_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR11_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR12_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR13_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR14_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR15_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR16_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | INPUTPINS_FOOBAR17_ | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR1_ | FOOBAR1__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR2_ | FOOBAR2__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR3_ | FOOBAR3__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR4_ | FOOBAR4__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR5_ | FOOBAR5__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR6_ | FOOBAR6__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR7_ | FOOBAR7__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR8_ | FOOBAR8__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR9_ | FOOBAR9__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR10_ | FOOBAR10__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR11_ | FOOBAR11__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR12_ | FOOBAR12__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR13_ | FOOBAR13__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR14_ | FOOBAR14__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR15_ | FOOBAR15__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR16_ | FOOBAR16__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

PLA | FOOBAR1_ | 8
PLA_TERM | 0 | 
SPPTERM | 3 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<0> | IV_TRUE | N_PZ_291 | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<1>
PLA_TERM | 1 | 
SPPTERM | 3 | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<0> | IV_TRUE | N_PZ_291 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<1>
PLA_TERM | 2 | 
SPPTERM | 4 | IV_FALSE | N_PZ_134 | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<0> | IV_TRUE | N_PZ_291 | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<1>
PLA_TERM | 3 | 
SPPTERM | 3 | IV_FALSE | N_PZ_134 | IV_TRUE | N_PZ_291 | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<2>
PLA_TERM | 16 | 
SPPTERM | 3 | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<0> | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<1> | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<2>
PLA_TERM | 43 | 
SPPTERM | 2 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<0> | IV_TRUE | N_PZ_291
PLA_TERM | 46 | 
SPPTERM | 2 | IV_TRUE | DISPLAY/s_cnt<0> | IV_TRUE | DISPLAY/s_cnt_0__or0000
PLA_TERM | 49 | 
SPPTERM | 1 | IV_TRUE | DISPLAY/s_cnt_0__or0000

PLA | FOOBAR2_ | 55
PLA_TERM | 0 | 
SPPTERM | 1 | IV_TRUE | DISPLAY/s_cnt<1>
PLA_TERM | 1 | 
SPPTERM | 5 | IV_FALSE | LED_CPLD<2>_MC.UIM | IV_TRUE | number_s<4> | IV_TRUE | number_s<5> | IV_TRUE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0>
PLA_TERM | 2 | 
SPPTERM | 5 | IV_TRUE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<4> | IV_FALSE | number_s<5> | IV_TRUE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0>
PLA_TERM | 3 | 
SPPTERM | 4 | IV_FALSE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<5> | IV_FALSE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0>
PLA_TERM | 4 | 
SPPTERM | 4 | IV_TRUE | number_s<0> | IV_FALSE | number_s<3> | IV_TRUE | MYALU/Mxor_status_o<4>__xor0001 | IV_FALSE | DISPLAY/s_cnt<0>
PLA_TERM | 5 | 
SPPTERM | 4 | IV_FALSE | number_s<0> | IV_FALSE | number_s<1> | IV_FALSE | MYALU/Mxor_status_o<4>__xor0001 | IV_FALSE | DISPLAY/s_cnt<0>
PLA_TERM | 6 | 
SPPTERM | 5 | IV_TRUE | number_s<0> | IV_TRUE | number_s<1> | IV_FALSE | number_s<3> | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 7 | 
SPPTERM | 5 | IV_TRUE | number_s<1> | IV_FALSE | number_s<2> | IV_FALSE | number_s<3> | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 8 | 
SPPTERM | 5 | IV_TRUE | number_s<0> | IV_FALSE | number_s<1> | IV_TRUE | MYALU/Mxor_status_o<4>__xor0001 | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 9 | 
SPPTERM | 5 | IV_FALSE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<6> | IV_TRUE | N_PZ_222 | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 10 | 
SPPTERM | 5 | IV_FALSE | LED_CPLD<2>_MC.UIM | IV_TRUE | number_s<5> | IV_FALSE | N_PZ_222 | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 11 | 
SPPTERM | 6 | IV_TRUE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<5> | IV_TRUE | number_s<6> | IV_FALSE | N_PZ_222 | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 12 | 
SPPTERM | 5 | IV_TRUE | number_s<0> | IV_FALSE | number_s<1> | IV_FALSE | number_s<2> | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 13 | 
SPPTERM | 4 | IV_TRUE | number_s<0> | IV_FALSE | number_s<3> | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 14 | 
SPPTERM | 6 | IV_FALSE | number_s<0> | IV_FALSE | number_s<1> | IV_TRUE | number_s<2> | IV_FALSE | number_s<3> | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 15 | 
SPPTERM | 4 | IV_FALSE | LED_CPLD<2>_MC.UIM | IV_TRUE | number_s<4> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 16 | 
SPPTERM | 6 | IV_FALSE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<4> | IV_FALSE | number_s<5> | IV_TRUE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 17 | 
SPPTERM | 5 | IV_TRUE | number_s<4> | IV_FALSE | number_s<5> | IV_FALSE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 18 | 
SPPTERM | 5 | IV_TRUE | number_s<0> | IV_TRUE | number_s<1> | IV_TRUE | number_s<2> | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 19 | 
SPPTERM | 5 | IV_TRUE | number_s<4> | IV_TRUE | number_s<5> | IV_TRUE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 20 | 
SPPTERM | 6 | IV_TRUE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<4> | IV_TRUE | number_s<5> | IV_FALSE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 21 | 
SPPTERM | 5 | IV_FALSE | number_s<1> | IV_FALSE | number_s<3> | IV_TRUE | MYALU/Mxor_status_o<4>__xor0001 | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 22 | 
SPPTERM | 5 | IV_TRUE | number_s<1> | IV_TRUE | number_s<3> | IV_FALSE | MYALU/Mxor_status_o<4>__xor0001 | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 23 | 
SPPTERM | 5 | IV_FALSE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<5> | IV_TRUE | N_PZ_222 | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 24 | 
SPPTERM | 5 | IV_FALSE | number_s<0> | IV_TRUE | number_s<2> | IV_TRUE | number_s<3> | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 25 | 
SPPTERM | 5 | IV_TRUE | number_s<1> | IV_TRUE | number_s<2> | IV_TRUE | number_s<3> | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 26 | 
SPPTERM | 6 | IV_FALSE | number_s<0> | IV_TRUE | number_s<1> | IV_FALSE | number_s<2> | IV_FALSE | number_s<3> | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 27 | 
SPPTERM | 5 | IV_TRUE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<4> | IV_TRUE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 28 | 
SPPTERM | 5 | IV_TRUE | LED_CPLD<2>_MC.UIM | IV_TRUE | number_s<5> | IV_TRUE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 29 | 
SPPTERM | 6 | IV_FALSE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<4> | IV_TRUE | number_s<5> | IV_FALSE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 30 | 
SPPTERM | 5 | IV_TRUE | number_s<0> | IV_TRUE | number_s<1> | IV_TRUE | number_s<3> | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 31 | 
SPPTERM | 2 | IV_TRUE | SW_CPLD<8>_II/UIM | IV_TRUE | SW_CPLD<0>_II/UIM
PLA_TERM | 32 | 
SPPTERM | 5 | IV_TRUE | LED_CPLD<2>_MC.UIM | IV_TRUE | number_s<4> | IV_TRUE | number_s<5> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 33 | 
SPPTERM | 5 | IV_FALSE | number_s<4> | IV_TRUE | number_s<5> | IV_TRUE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 34 | 
SPPTERM | 2 | IV_TRUE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM
PLA_TERM | 35 | 
SPPTERM | 6 | IV_FALSE | LED_CPLD<2>_MC.UIM | IV_TRUE | number_s<4> | IV_FALSE | number_s<5> | IV_TRUE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 36 | 
SPPTERM | 4 | IV_TRUE | number_s<2> | IV_FALSE | MYALU/Mxor_status_o<4>__xor0001 | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 37 | 
SPPTERM | 6 | IV_TRUE | LED_CPLD<2>_MC.UIM | IV_TRUE | number_s<4> | IV_FALSE | number_s<5> | IV_TRUE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 38 | 
SPPTERM | 6 | IV_TRUE | LED_CPLD<2>_MC.UIM | IV_TRUE | number_s<4> | IV_TRUE | number_s<5> | IV_FALSE | number_s<6> | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 39 | 
SPPTERM | 5 | IV_TRUE | number_s<0> | IV_TRUE | number_s<3> | IV_TRUE | MYALU/Mxor_status_o<4>__xor0001 | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 40 | 
SPPTERM | 3 | IV_TRUE | number_s<1> | IV_TRUE | number_s<2> | IV_TRUE | number_s<3>
PLA_TERM | 41 | 
SPPTERM | 3 | IV_FALSE | number_s<1> | IV_FALSE | number_s<2> | IV_TRUE | number_s<3>
PLA_TERM | 42 | 
SPPTERM | 3 | IV_FALSE | number_s<1> | IV_TRUE | number_s<2> | IV_FALSE | number_s<3>
PLA_TERM | 43 | 
SPPTERM | 3 | IV_TRUE | number_s<1> | IV_FALSE | number_s<2> | IV_FALSE | number_s<3>
PLA_TERM | 44 | 
SPPTERM | 2 | IV_FALSE | number_s<4> | IV_TRUE | number_s<6>
PLA_TERM | 45 | 
SPPTERM | 2 | IV_TRUE | number_s<4> | IV_FALSE | number_s<6>
PLA_TERM | 46 | 
SPPTERM | 2 | IV_FALSE | SW<0>_II/UIM | IV_FALSE | SW<1>_II/UIM
PLA_TERM | 47 | 
SPPTERM | 2 | IV_FALSE | MYALU/control_s | IV_TRUE | SW<1>_II/UIM
PLA_TERM | 48 | 
SPPTERM | 2 | IV_FALSE | SW_CPLD<8>_II/UIM | IV_FALSE | SW_CPLD<0>_II/UIM
PLA_TERM | 49 | 
SPPTERM | 2 | IV_FALSE | SW<1>_II/UIM | IV_TRUE | N_PZ_238
PLA_TERM | 50 | 
SPPTERM | 3 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | N_PZ_238
PLA_TERM | 51 | 
SPPTERM | 2 | IV_TRUE | MYALU/control_s | IV_TRUE | SW_CPLD<15>_II/UIM
PLA_TERM | 52 | 
SPPTERM | 8 | IV_FALSE | LED_CPLD<2>_MC.UIM | IV_FALSE | number_s<0> | IV_FALSE | number_s<1> | IV_FALSE | number_s<2> | IV_FALSE | number_s<3> | IV_FALSE | number_s<4> | IV_FALSE | number_s<5> | IV_FALSE | number_s<6>
PLA_TERM | 53 | 
SPPTERM | 2 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<15>_II/UIM
PLA_TERM | 55 | 
SPPTERM | 1 | IV_TRUE | number_s<0>

PLA | FOOBAR3_ | 55
PLA_TERM | 0 | 
SPPTERM | 4 | IV_TRUE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_TRUE | SW_CPLD<2>_II/UIM | IV_FALSE | SW_CPLD<10>_II/UIM
PLA_TERM | 1 | 
SPPTERM | 4 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<2>_II/UIM | IV_TRUE | SW_CPLD<10>_II/UIM
PLA_TERM | 2 | 
SPPTERM | 3 | IV_TRUE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_TRUE | N_PZ_136
PLA_TERM | 3 | 
SPPTERM | 3 | IV_FALSE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | N_PZ_136
PLA_TERM | 4 | 
SPPTERM | 3 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<11>_II/UIM
PLA_TERM | 5 | 
SPPTERM | 3 | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<11>_II/UIM | IV_FALSE | SW_CPLD<3>_II/UIM
PLA_TERM | 6 | 
SPPTERM | 3 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<3>_II/UIM
PLA_TERM | 7 | 
SPPTERM | 6 | IV_TRUE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_TRUE | SW_CPLD<11>_II/UIM | IV_FALSE | SW_CPLD<3>_II/UIM | IV_FALSE | SW_CPLD<2>_II/UIM | IV_TRUE | N_PZ_136
PLA_TERM | 8 | 
SPPTERM | 5 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<11>_II/UIM | IV_FALSE | SW_CPLD<3>_II/UIM | IV_FALSE | SW_CPLD<2>_II/UIM | IV_TRUE | N_PZ_136
PLA_TERM | 9 | 
SPPTERM | 4 | IV_FALSE | SW_CPLD<11>_II/UIM | IV_FALSE | SW_CPLD<3>_II/UIM | IV_FALSE | N_PZ_136 | IV_FALSE | SW_CPLD<10>_II/UIM
PLA_TERM | 10 | 
SPPTERM | 2 | IV_FALSE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 11 | 
SPPTERM | 5 | IV_FALSE | SW<1>_II/UIM | IV_TRUE | SW_CPLD<11>_II/UIM | IV_TRUE | SW_CPLD<3>_II/UIM | IV_FALSE | N_PZ_136 | IV_FALSE | SW_CPLD<10>_II/UIM
PLA_TERM | 12 | 
SPPTERM | 5 | IV_FALSE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<11>_II/UIM | IV_TRUE | SW_CPLD<3>_II/UIM | IV_FALSE | N_PZ_136 | IV_TRUE | SW_CPLD<10>_II/UIM
PLA_TERM | 13 | 
SPPTERM | 5 | IV_FALSE | SW<1>_II/UIM | IV_TRUE | SW_CPLD<11>_II/UIM | IV_FALSE | SW_CPLD<3>_II/UIM | IV_FALSE | N_PZ_136 | IV_TRUE | SW_CPLD<10>_II/UIM
PLA_TERM | 14 | 
SPPTERM | 3 | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_4to5_s | IV_FALSE | SW_CPLD<3>_II/UIM
PLA_TERM | 15 | 
SPPTERM | 4 | IV_TRUE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_4to5_s | IV_TRUE | SW_CPLD<11>_II/UIM
PLA_TERM | 16 | 
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_4to5_s | IV_FALSE | SW_CPLD<11>_II/UIM
PLA_TERM | 17 | 
SPPTERM | 4 | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_4to5_s | IV_FALSE | SW_CPLD<2>_II/UIM | IV_TRUE | N_PZ_136
PLA_TERM | 18 | 
SPPTERM | 3 | IV_TRUE | MYALU/control_s | IV_TRUE | SW_CPLD<11>_II/UIM | IV_FALSE | SW_CPLD<3>_II/UIM
PLA_TERM | 19 | 
SPPTERM | 3 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<11>_II/UIM | IV_FALSE | SW_CPLD<3>_II/UIM
PLA_TERM | 20 | 
SPPTERM | 3 | IV_FALSE | SW_CPLD<3>_II/UIM | IV_FALSE | SW_CPLD<2>_II/UIM | IV_TRUE | N_PZ_136
PLA_TERM | 21 | 
SPPTERM | 4 | IV_TRUE | MYALU/control_s | IV_TRUE | SW_CPLD<11>_II/UIM | IV_FALSE | SW_CPLD<2>_II/UIM | IV_TRUE | N_PZ_136
PLA_TERM | 22 | 
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<11>_II/UIM | IV_FALSE | SW_CPLD<2>_II/UIM | IV_TRUE | N_PZ_136
PLA_TERM | 23 | 
SPPTERM | 4 | IV_TRUE | MYALU/control_s | IV_TRUE | SW_CPLD<11>_II/UIM | IV_FALSE | N_PZ_136 | IV_TRUE | SW_CPLD<10>_II/UIM
PLA_TERM | 24 | 
SPPTERM | 4 | IV_TRUE | MYALU/control_s | IV_FALSE | SW_CPLD<3>_II/UIM | IV_FALSE | N_PZ_136 | IV_TRUE | SW_CPLD<10>_II/UIM
PLA_TERM | 25 | 
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<11>_II/UIM | IV_FALSE | N_PZ_136 | IV_FALSE | SW_CPLD<10>_II/UIM
PLA_TERM | 26 | 
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<3>_II/UIM | IV_FALSE | N_PZ_136 | IV_FALSE | SW_CPLD<10>_II/UIM
PLA_TERM | 27 | 
SPPTERM | 4 | IV_TRUE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_TRUE | SW_CPLD<4>_II/UIM | IV_FALSE | SW_CPLD<12>_II/UIM
PLA_TERM | 28 | 
SPPTERM | 4 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<4>_II/UIM | IV_TRUE | SW_CPLD<12>_II/UIM
PLA_TERM | 29 | 
SPPTERM | 3 | IV_TRUE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_TRUE | N_PZ_137
PLA_TERM | 30 | 
SPPTERM | 3 | IV_FALSE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | N_PZ_137
PLA_TERM | 31 | 
SPPTERM | 3 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<13>_II/UIM
PLA_TERM | 32 | 
SPPTERM | 3 | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<13>_II/UIM | IV_FALSE | SW_CPLD<5>_II/UIM
PLA_TERM | 33 | 
SPPTERM | 3 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<5>_II/UIM
PLA_TERM | 34 | 
SPPTERM | 6 | IV_TRUE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_TRUE | SW_CPLD<13>_II/UIM | IV_FALSE | SW_CPLD<5>_II/UIM | IV_FALSE | SW_CPLD<4>_II/UIM | IV_TRUE | N_PZ_137
PLA_TERM | 35 | 
SPPTERM | 5 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<13>_II/UIM | IV_FALSE | SW_CPLD<5>_II/UIM | IV_FALSE | SW_CPLD<4>_II/UIM | IV_TRUE | N_PZ_137
PLA_TERM | 36 | 
SPPTERM | 4 | IV_FALSE | SW_CPLD<13>_II/UIM | IV_FALSE | SW_CPLD<5>_II/UIM | IV_FALSE | N_PZ_137 | IV_FALSE | SW_CPLD<12>_II/UIM
PLA_TERM | 37 | 
SPPTERM | 5 | IV_FALSE | SW<1>_II/UIM | IV_TRUE | SW_CPLD<13>_II/UIM | IV_TRUE | SW_CPLD<5>_II/UIM | IV_FALSE | N_PZ_137 | IV_FALSE | SW_CPLD<12>_II/UIM
PLA_TERM | 38 | 
SPPTERM | 5 | IV_FALSE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<13>_II/UIM | IV_TRUE | SW_CPLD<5>_II/UIM | IV_FALSE | N_PZ_137 | IV_TRUE | SW_CPLD<12>_II/UIM
PLA_TERM | 39 | 
SPPTERM | 5 | IV_FALSE | SW<1>_II/UIM | IV_TRUE | SW_CPLD<13>_II/UIM | IV_FALSE | SW_CPLD<5>_II/UIM | IV_FALSE | N_PZ_137 | IV_TRUE | SW_CPLD<12>_II/UIM
PLA_TERM | 40 | 
SPPTERM | 1 | IV_FALSE | SW_CPLD<12>_II/UIM
PLA_TERM | 41 | 
SPPTERM | 3 | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_6to7_s | IV_FALSE | SW_CPLD<5>_II/UIM
PLA_TERM | 42 | 
SPPTERM | 4 | IV_TRUE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_6to7_s | IV_TRUE | SW_CPLD<13>_II/UIM
PLA_TERM | 43 | 
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_6to7_s | IV_FALSE | SW_CPLD<13>_II/UIM
PLA_TERM | 44 | 
SPPTERM | 4 | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_6to7_s | IV_FALSE | SW_CPLD<4>_II/UIM | IV_TRUE | N_PZ_137
PLA_TERM | 45 | 
SPPTERM | 3 | IV_TRUE | MYALU/control_s | IV_TRUE | SW_CPLD<13>_II/UIM | IV_FALSE | SW_CPLD<5>_II/UIM
PLA_TERM | 46 | 
SPPTERM | 3 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<13>_II/UIM | IV_FALSE | SW_CPLD<5>_II/UIM
PLA_TERM | 47 | 
SPPTERM | 3 | IV_FALSE | SW_CPLD<5>_II/UIM | IV_FALSE | SW_CPLD<4>_II/UIM | IV_TRUE | N_PZ_137
PLA_TERM | 48 | 
SPPTERM | 4 | IV_TRUE | MYALU/control_s | IV_TRUE | SW_CPLD<13>_II/UIM | IV_FALSE | SW_CPLD<4>_II/UIM | IV_TRUE | N_PZ_137
PLA_TERM | 49 | 
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<13>_II/UIM | IV_FALSE | SW_CPLD<4>_II/UIM | IV_TRUE | N_PZ_137
PLA_TERM | 50 | 
SPPTERM | 4 | IV_TRUE | MYALU/control_s | IV_TRUE | SW_CPLD<13>_II/UIM | IV_FALSE | N_PZ_137 | IV_TRUE | SW_CPLD<12>_II/UIM
PLA_TERM | 51 | 
SPPTERM | 4 | IV_TRUE | MYALU/control_s | IV_FALSE | SW_CPLD<5>_II/UIM | IV_FALSE | N_PZ_137 | IV_TRUE | SW_CPLD<12>_II/UIM
PLA_TERM | 52 | 
SPPTERM | 1 | IV_FALSE | SW_CPLD<10>_II/UIM
PLA_TERM | 53 | 
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<13>_II/UIM | IV_FALSE | N_PZ_137 | IV_FALSE | SW_CPLD<12>_II/UIM
PLA_TERM | 54 | 
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<5>_II/UIM | IV_FALSE | N_PZ_137 | IV_FALSE | SW_CPLD<12>_II/UIM

PLA | FOOBAR4_ | 54
PLA_TERM | 0 | 
SPPTERM | 3 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<15>_II/UIM
PLA_TERM | 1 | 
SPPTERM | 3 | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<7>_II/UIM | IV_FALSE | SW_CPLD<15>_II/UIM
PLA_TERM | 2 | 
SPPTERM | 3 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<7>_II/UIM
PLA_TERM | 3 | 
SPPTERM | 4 | IV_FALSE | SW_CPLD<14>_II/UIM | IV_TRUE | N_PZ_218 | IV_FALSE | SW_CPLD<7>_II/UIM | IV_FALSE | SW_CPLD<15>_II/UIM
PLA_TERM | 4 | 
SPPTERM | 5 | IV_TRUE | SW_CPLD<14>_II/UIM | IV_FALSE | SW<1>_II/UIM | IV_TRUE | N_PZ_218 | IV_TRUE | SW_CPLD<7>_II/UIM | IV_FALSE | SW_CPLD<15>_II/UIM
PLA_TERM | 5 | 
SPPTERM | 5 | IV_FALSE | SW_CPLD<14>_II/UIM | IV_FALSE | SW<1>_II/UIM | IV_TRUE | N_PZ_218 | IV_TRUE | SW_CPLD<7>_II/UIM | IV_TRUE | SW_CPLD<15>_II/UIM
PLA_TERM | 6 | 
SPPTERM | 5 | IV_TRUE | SW_CPLD<14>_II/UIM | IV_FALSE | SW<1>_II/UIM | IV_TRUE | N_PZ_218 | IV_FALSE | SW_CPLD<7>_II/UIM | IV_TRUE | SW_CPLD<15>_II/UIM
PLA_TERM | 7 | 
SPPTERM | 4 | IV_FALSE | SW<1>_II/UIM | IV_TRUE | SW_CPLD<6>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_6to7_s | IV_TRUE | N_PZ_239
PLA_TERM | 8 | 
SPPTERM | 4 | IV_FALSE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<6>_II/UIM | IV_TRUE | MYALU/F_ADDER_1/carry_6to7_s | IV_FALSE | N_PZ_239
PLA_TERM | 9 | 
SPPTERM | 4 | IV_TRUE | SW_CPLD<14>_II/UIM | IV_TRUE | MYALU/control_s | IV_TRUE | N_PZ_218 | IV_TRUE | N_PZ_239
PLA_TERM | 10 | 
SPPTERM | 4 | IV_FALSE | SW_CPLD<14>_II/UIM | IV_FALSE | MYALU/control_s | IV_TRUE | N_PZ_218 | IV_TRUE | N_PZ_239
PLA_TERM | 11 | 
SPPTERM | 3 | IV_FALSE | N_PZ_218 | IV_FALSE | SW_CPLD<6>_II/UIM | IV_TRUE | N_PZ_239
PLA_TERM | 12 | 
SPPTERM | 2 | IV_FALSE | N_PZ_239 | IV_TRUE | N_PZ_139
PLA_TERM | 13 | 
SPPTERM | 3 | IV_TRUE | SW_CPLD<7>_II/UIM | IV_TRUE | N_PZ_139 | IV_TRUE | LED_CPLD<0>_MC.UIM
PLA_TERM | 14 | 
SPPTERM | 3 | IV_FALSE | SW_CPLD<7>_II/UIM | IV_FALSE | N_PZ_139 | IV_FALSE | LED_CPLD<0>_MC.UIM
PLA_TERM | 15 | 
SPPTERM | 4 | IV_FALSE | SW_CPLD<14>_II/UIM | IV_TRUE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_TRUE | SW_CPLD<6>_II/UIM
PLA_TERM | 16 | 
SPPTERM | 4 | IV_TRUE | SW_CPLD<14>_II/UIM | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<6>_II/UIM
PLA_TERM | 17 | 
SPPTERM | 3 | IV_FALSE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_TRUE | N_PZ_218
PLA_TERM | 18 | 
SPPTERM | 3 | IV_TRUE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | N_PZ_218
PLA_TERM | 19 | 
SPPTERM | 2 | IV_TRUE | DISPLAY/s_cnt<0> | IV_FALSE | DISPLAY/s_cnt<1>
PLA_TERM | 20 | 
SPPTERM | 3 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<9>_II/UIM
PLA_TERM | 21 | 
SPPTERM | 3 | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<1>_II/UIM | IV_FALSE | SW_CPLD<9>_II/UIM
PLA_TERM | 22 | 
SPPTERM | 2 | IV_FALSE | DISPLAY/s_cnt<0> | IV_TRUE | DISPLAY/s_cnt<1>
PLA_TERM | 23 | 
SPPTERM | 3 | IV_FALSE | SW<0>_II/UIM | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<1>_II/UIM
PLA_TERM | 24 | 
SPPTERM | 6 | IV_TRUE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | SW_CPLD<8>_II/UIM | IV_FALSE | SW_CPLD<0>_II/UIM | IV_FALSE | SW_CPLD<1>_II/UIM | IV_TRUE | SW_CPLD<9>_II/UIM
PLA_TERM | 25 | 
SPPTERM | 2 | IV_TRUE | DISPLAY/s_cnt<0> | IV_TRUE | DISPLAY/s_cnt<1>
PLA_TERM | 26 | 
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<1>_II/UIM | IV_FALSE | SW_CPLD<9>_II/UIM | IV_FALSE | N_PZ_238
PLA_TERM | 27 | 
SPPTERM | 4 | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_2to3_s | IV_FALSE | SW_CPLD<8>_II/UIM | IV_FALSE | SW_CPLD<0>_II/UIM
PLA_TERM | 28 | 
SPPTERM | 3 | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_2to3_s | IV_FALSE | SW_CPLD<1>_II/UIM
PLA_TERM | 29 | 
SPPTERM | 4 | IV_TRUE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_2to3_s | IV_TRUE | SW_CPLD<9>_II/UIM
PLA_TERM | 30 | 
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_2to3_s | IV_FALSE | SW_CPLD<9>_II/UIM
PLA_TERM | 31 | 
SPPTERM | 4 | IV_FALSE | MYALU/control_s | IV_FALSE | SW<1>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_2to3_s | IV_FALSE | N_PZ_238
PLA_TERM | 32 | 
SPPTERM | 3 | IV_FALSE | SW_CPLD<8>_II/UIM | IV_FALSE | SW_CPLD<0>_II/UIM | IV_FALSE | SW_CPLD<1>_II/UIM
PLA_TERM | 33 | 
SPPTERM | 4 | IV_TRUE | MYALU/control_s | IV_FALSE | SW_CPLD<8>_II/UIM | IV_FALSE | SW_CPLD<0>_II/UIM | IV_TRUE | SW_CPLD<9>_II/UIM
PLA_TERM | 34 | 
SPPTERM | 3 | IV_TRUE | MYALU/control_s | IV_FALSE | SW_CPLD<1>_II/UIM | IV_TRUE | SW_CPLD<9>_II/UIM
PLA_TERM | 35 | 
SPPTERM | 3 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<1>_II/UIM | IV_FALSE | SW_CPLD<9>_II/UIM
PLA_TERM | 36 | 
SPPTERM | 3 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<9>_II/UIM | IV_FALSE | N_PZ_238
PLA_TERM | 37 | 
SPPTERM | 3 | IV_FALSE | MYALU/control_s | IV_FALSE | SW_CPLD<1>_II/UIM | IV_FALSE | N_PZ_238
PLA_TERM | 38 | 
SPPTERM | 2 | IV_TRUE | SW_CPLD<6>_II/UIM | IV_TRUE | MYALU/F_ADDER_1/carry_6to7_s
PLA_TERM | 39 | 
SPPTERM | 2 | IV_FALSE | SW_CPLD<6>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_6to7_s
PLA_TERM | 40 | 
SPPTERM | 2 | IV_TRUE | SW_CPLD<7>_II/UIM | IV_TRUE | N_PZ_139
PLA_TERM | 41 | 
SPPTERM | 2 | IV_FALSE | SW_CPLD<7>_II/UIM | IV_FALSE | N_PZ_139
PLA_TERM | 42 | 
SPPTERM | 2 | IV_FALSE | SW_CPLD<2>_II/UIM | IV_TRUE | MYALU/F_ADDER_1/carry_2to3_s
PLA_TERM | 43 | 
SPPTERM | 2 | IV_TRUE | SW_CPLD<2>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_2to3_s
PLA_TERM | 44 | 
SPPTERM | 13 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | IV_TRUE | N_PZ_134
PLA_TERM | 45 | 
SPPTERM | 13 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | IV_FALSE | N_PZ_134
PLA_TERM | 46 | 
SPPTERM | 14 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | IV_TRUE | N_PZ_134 | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<4>
PLA_TERM | 47 | 
SPPTERM | 14 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | IV_FALSE | N_PZ_134 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<4>
PLA_TERM | 48 | 
SPPTERM | 11 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15>
PLA_TERM | 49 | 
SPPTERM | 13 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | IV_FALSE | N_PZ_134 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<4>
PLA_TERM | 50 | 
SPPTERM | 13 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<4>
PLA_TERM | 51 | 
SPPTERM | 14 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | IV_TRUE | N_PZ_134 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<4>
PLA_TERM | 52 | 
SPPTERM | 13 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | IV_FALSE | N_PZ_134 | IV_TRUE | DISPLAY/CLOCK_ENABLE/s_cnt<4>
PLA_TERM | 55 | 
SPPTERM | 1 | IV_FALSE | SW_CPLD<14>_II/UIM

PLA | FOOBAR5_ | 9
PLA_TERM | 0 | 
SPPTERM | 3 | IV_TRUE | number_s<5> | IV_TRUE | MYALU/Mxor_status_o<4>__xor0001 | IV_TRUE | N_PZ_222
PLA_TERM | 1 | 
SPPTERM | 3 | IV_FALSE | number_s<5> | IV_FALSE | MYALU/Mxor_status_o<4>__xor0001 | IV_TRUE | N_PZ_222
PLA_TERM | 2 | 
SPPTERM | 3 | IV_FALSE | number_s<5> | IV_TRUE | MYALU/Mxor_status_o<4>__xor0001 | IV_FALSE | N_PZ_222
PLA_TERM | 3 | 
SPPTERM | 3 | IV_TRUE | number_s<5> | IV_FALSE | MYALU/Mxor_status_o<4>__xor0001 | IV_FALSE | N_PZ_222
PLA_TERM | 4 | 
SPPTERM | 2 | IV_FALSE | SW_CPLD<4>_II/UIM | IV_TRUE | MYALU/F_ADDER_1/carry_4to5_s
PLA_TERM | 5 | 
SPPTERM | 2 | IV_TRUE | SW_CPLD<4>_II/UIM | IV_FALSE | MYALU/F_ADDER_1/carry_4to5_s
PLA_TERM | 6 | 
SPPTERM | 12 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<3> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<4>
PLA_TERM | 7 | 
SPPTERM | 11 | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<10> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<11> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<12> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<13> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<14> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<5> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<6> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<7> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<8> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<9> | IV_FALSE | DISPLAY/CLOCK_ENABLE/s_cnt<15>
PLA_TERM | 13 | 
SPPTERM | 1 | IV_TRUE | LED_CPLD<2>_MC.UIM

BUSINFO | DISP_DIG_O<3:0> | 4 | 0 | 1 | disp_dig_o<0> | 3 | disp_dig_o<1> | 2 | disp_dig_o<2> | 1 | disp_dig_o<3> | 0
BUSINFO | DISP_SEG_O<6:0> | 7 | 0 | 1 | disp_seg_o<0> | 6 | disp_seg_o<1> | 5 | disp_seg_o<2> | 4 | disp_seg_o<3> | 3 | disp_seg_o<4> | 2 | disp_seg_o<5> | 1 | disp_seg_o<6> | 0
BUSINFO | LED_CPLD<4:0> | 5 | 0 | 1 | LED_CPLD<0> | 4 | LED_CPLD<1> | 3 | LED_CPLD<2> | 2 | LED_CPLD<3> | 1 | LED_CPLD<4> | 0
BUSINFO | SW<1:0> | 2 | 0 | 0 | SW<0> | 1 | SW<1> | 0
BUSINFO | SW_CPLD<15:0> | 16 | 0 | 0 | SW_CPLD<0> | 15 | SW_CPLD<10> | 5 | SW_CPLD<11> | 4 | SW_CPLD<12> | 3 | SW_CPLD<13> | 2 | SW_CPLD<14> | 1 | SW_CPLD<15> | 0 | SW_CPLD<1> | 14 | SW_CPLD<2> | 13 | SW_CPLD<3> | 12 | SW_CPLD<4> | 11 | SW_CPLD<5> | 10 | SW_CPLD<6> | 9 | SW_CPLD<7> | 8 | SW_CPLD<8> | 7 | SW_CPLD<9> | 6

IOSTD | LVCMOS18
SW_CPLD<14> | LVCMOS18
SW<0> | LVCMOS18
SW<1> | LVCMOS18
clk_i | LVCMOS18
SW_CPLD<6> | LVCMOS18
SW_CPLD<13> | LVCMOS18
SW_CPLD<5> | LVCMOS18
SW_CPLD<4> | LVCMOS18
SW_CPLD<11> | LVCMOS18
SW_CPLD<3> | LVCMOS18
SW_CPLD<2> | LVCMOS18
SW_CPLD<8> | LVCMOS18
SW_CPLD<0> | LVCMOS18
SW_CPLD<1> | LVCMOS18
SW_CPLD<9> | LVCMOS18
SW_CPLD<10> | LVCMOS18
SW_CPLD<12> | LVCMOS18
SW_CPLD<7> | LVCMOS18
SW_CPLD<15> | LVCMOS18
LED_CPLD<0> | LVCMOS18
LED_CPLD<1> | LVCMOS18
LED_CPLD<2> | LVCMOS18
LED_CPLD<3> | LVCMOS18
LED_CPLD<4> | LVCMOS18
disp_dig_o<0> | LVCMOS18
disp_dig_o<1> | LVCMOS18
disp_dig_o<2> | LVCMOS18
disp_dig_o<3> | LVCMOS18
disp_seg_o<0> | LVCMOS18
disp_seg_o<1> | LVCMOS18
disp_seg_o<2> | LVCMOS18
disp_seg_o<3> | LVCMOS18
disp_seg_o<4> | LVCMOS18
disp_seg_o<5> | LVCMOS18
disp_seg_o<6> | LVCMOS18


FB_ORDER_OF_INPUTS | FOOBAR1_ | 1 | DISPLAY/CLOCK_ENABLE/s_cnt<2> | NULL | 2 | N_PZ_291 | NULL | 3 | DISPLAY/s_cnt_0__or0000 | NULL | 4 | DISPLAY/CLOCK_ENABLE/s_cnt<0> | NULL | 8 | DISPLAY/s_cnt<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 9 | DISPLAY/CLOCK_ENABLE/s_cnt<1> | NULL | 14 | N_PZ_134 | NULL

FB_IMUX_INDEX | FOOBAR1_ | -1 | 187 | 262 | 245 | 195 | -1 | -1 | -1 | 197 | 189 | -1 | -1 | -1 | -1 | 186 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 2 | number_s<5> | NULL | 3 | number_s<3> | NULL | 4 | number_s<1> | NULL | 5 | number_s<6> | NULL | 6 | SW_CPLD<0> | 135
FB_ORDER_OF_INPUTS | FOOBAR2_ | 8 | number_s<4> | NULL | 9 | number_s<2> | NULL | 10 | LED_CPLD<2>_MC.UIM | NULL | 11 | SW_CPLD<8> | 34 | 13 | DISPLAY/s_cnt<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 14 | SW<1> | 18 | 16 | MYALU/Mxor_status_o<4>__xor0001 | NULL | 17 | DISPLAY/s_cnt<1> | NULL | 18 | number_s<0> | NULL | 19 | N_PZ_222 | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 21 | MYALU/control_s | NULL | 24 | N_PZ_238 | NULL | 25 | SW_CPLD<15> | 140 | 36 | SW<0> | 17

FB_IMUX_INDEX | FOOBAR2_ | -1 | -1 | 225 | 228 | 246 | 247 | 23 | -1 | 226 | 230 | 232 | 55 | -1 | 197 | 41 | -1 | 215 | 196 | 208 | 210 | -1 | 209 | -1 | -1 | 207 | 5 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 39 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR3_ | 0 | SW_CPLD<5> | 31 | 2 | SW_CPLD<13> | 143 | 3 | MYALU/control_s | NULL | 4 | N_PZ_136 | NULL | 5 | N_PZ_137 | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 6 | SW_CPLD<2> | 139 | 7 | SW_CPLD<3> | 138 | 8 | DISPLAY/s_cnt<0> | NULL | 9 | SW<1> | 18 | 10 | MYALU/F_ADDER_1/carry_4to5_s | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 11 | SW_CPLD<12> | 132 | 12 | SW_CPLD<11> | 133 | 15 | SW_CPLD<4> | 137 | 17 | DISPLAY/s_cnt<1> | NULL | 18 | MYALU/F_ADDER_1/carry_6to7_s | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 19 | SW<0> | 17 | 21 | SW_CPLD<10> | 134

FB_IMUX_INDEX | FOOBAR3_ | 48 | -1 | 2 | 209 | 240 | 263 | 6 | 7 | 197 | 41 | 227 | 30 | 26 | -1 | -1 | 8 | -1 | 196 | 224 | 39 | -1 | 24 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR4_ | 0 | N_PZ_218 | NULL | 1 | DISPLAY/CLOCK_ENABLE/s_cnt<4> | NULL | 2 | MYALU/F_ADDER_1/carry_2to3_s | NULL | 3 | SW_CPLD<1> | 131 | 4 | SW_CPLD<6> | 30
FB_ORDER_OF_INPUTS | FOOBAR4_ | 5 | MYALU/F_ADDER_1/carry_6to7_s | NULL | 6 | SW_CPLD<0> | 135 | 7 | N_PZ_139 | NULL | 8 | LED_CPLD<0>_MC.UIM | NULL | 9 | DISPLAY/CLOCK_ENABLE/s_cnt<5> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 10 | DISPLAY/CLOCK_ENABLE/s_cnt<14> | NULL | 11 | DISPLAY/CLOCK_ENABLE/s_cnt<6> | NULL | 12 | DISPLAY/CLOCK_ENABLE/s_cnt<8> | NULL | 13 | DISPLAY/s_cnt<0> | NULL | 14 | DISPLAY/CLOCK_ENABLE/s_cnt<10> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 15 | N_PZ_239 | NULL | 16 | DISPLAY/CLOCK_ENABLE/s_cnt<9> | NULL | 17 | DISPLAY/s_cnt<1> | NULL | 18 | DISPLAY/CLOCK_ENABLE/s_cnt<3> | NULL | 19 | SW<0> | 17
FB_ORDER_OF_INPUTS | FOOBAR4_ | 20 | DISPLAY/CLOCK_ENABLE/s_cnt<11> | NULL | 21 | N_PZ_238 | NULL | 22 | N_PZ_134 | NULL | 23 | DISPLAY/CLOCK_ENABLE/s_cnt<7> | NULL | 24 | SW_CPLD<7> | 28
FB_ORDER_OF_INPUTS | FOOBAR4_ | 25 | SW_CPLD<15> | 140 | 26 | DISPLAY/CLOCK_ENABLE/s_cnt<15> | NULL | 28 | DISPLAY/CLOCK_ENABLE/s_cnt<13> | NULL | 29 | SW_CPLD<2> | 139 | 31 | SW_CPLD<14> | 142
FB_ORDER_OF_INPUTS | FOOBAR4_ | 33 | SW_CPLD<9> | 35 | 34 | SW<1> | 18 | 35 | DISPLAY/CLOCK_ENABLE/s_cnt<12> | NULL | 38 | MYALU/control_s | NULL | 39 | SW_CPLD<8> | 34

FB_IMUX_INDEX | FOOBAR4_ | 242 | 243 | 244 | 32 | 49 | 224 | 23 | 206 | 233 | 238 | 192 | 190 | 185 | 197 | 199 | 241 | 184 | 196 | 239 | 39 | 198 | 207 | 186 | 188 | 52 | 5 | 191 | -1 | 193 | 6 | -1 | 3 | -1 | 56 | 41 | 194 | -1 | -1 | 209 | 55


FB_ORDER_OF_INPUTS | FOOBAR5_ | 0 | DISPLAY/CLOCK_ENABLE/s_cnt<13> | NULL | 1 | DISPLAY/CLOCK_ENABLE/s_cnt<4> | NULL | 2 | number_s<5> | NULL | 5 | N_PZ_222 | NULL | 6 | DISPLAY/CLOCK_ENABLE/s_cnt<12> | NULL
FB_ORDER_OF_INPUTS | FOOBAR5_ | 7 | DISPLAY/CLOCK_ENABLE/s_cnt<15> | NULL | 8 | SW_CPLD<4> | 137 | 9 | DISPLAY/CLOCK_ENABLE/s_cnt<5> | NULL | 10 | LED_CPLD<2>_MC.UIM | NULL | 11 | DISPLAY/CLOCK_ENABLE/s_cnt<6> | NULL
FB_ORDER_OF_INPUTS | FOOBAR5_ | 12 | DISPLAY/CLOCK_ENABLE/s_cnt<14> | NULL | 14 | DISPLAY/CLOCK_ENABLE/s_cnt<10> | NULL | 15 | DISPLAY/CLOCK_ENABLE/s_cnt<7> | NULL | 16 | MYALU/Mxor_status_o<4>__xor0001 | NULL | 17 | MYALU/F_ADDER_1/carry_4to5_s | NULL
FB_ORDER_OF_INPUTS | FOOBAR5_ | 18 | DISPLAY/CLOCK_ENABLE/s_cnt<3> | NULL | 20 | DISPLAY/CLOCK_ENABLE/s_cnt<11> | NULL | 23 | DISPLAY/CLOCK_ENABLE/s_cnt<9> | NULL | 26 | DISPLAY/CLOCK_ENABLE/s_cnt<8> | NULL

FB_IMUX_INDEX | FOOBAR5_ | 193 | 243 | 225 | -1 | -1 | 210 | 194 | 191 | 8 | 238 | 232 | 190 | 192 | -1 | 199 | 188 | 215 | 227 | 239 | -1 | 198 | -1 | -1 | 184 | -1 | -1 | 185 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


GLOBAL_FCLK | clk_i | 1 | 1
