From 25753b04dadd19de5f6c3aa77b79ed530f9a8f05 Mon Sep 17 00:00:00 2001
From: Omri Itach <omrii@marvell.com>
Date: Sun, 21 Oct 2012 13:58:21 +0200
Subject: [PATCH 410/609] sflash hal : added 4 cycles support & new macronix
 controller

Change-Id: I63842cb91b0b49a9a2d7f645dc50753bc6062b3a
Signed-off-by: Omri Itach <omrii@marvell.com>
Signed-off-by: Seif Mazareeb <seif@marvell.com>
---
 arch/arm/plat-armada/mv_hal/sflash/mvSFlash.c     |  107 +++++++++++----------
 arch/arm/plat-armada/mv_hal/sflash/mvSFlash.h     |    1 +
 arch/arm/plat-armada/mv_hal/sflash/mvSFlashSpec.h |   35 ++++---
 3 files changed, 79 insertions(+), 64 deletions(-)

--- a/arch/arm/plat-armada/mv_hal/sflash/mvSFlash.c
+++ b/arch/arm/plat-armada/mv_hal/sflash/mvSFlash.c
@@ -101,7 +101,8 @@ static MV_SFLASH_DEVICE_PARAMS sflash[]
      MV_M25P32_DEVICE_ID,
      MV_M25P32_MAX_SPI_FREQ,
      MV_M25P32_MAX_FAST_SPI_FREQ,
-     MV_M25P32_FAST_READ_DUMMY_BYTES
+     MV_M25P32_FAST_READ_DUMMY_BYTES,
+     MV_M25P32_ADDR_CYC_CNT
     },
     /* ST M25P64 SPI flash, 8MB, 128 sectors of 64K each */
     {
@@ -125,7 +126,8 @@ static MV_SFLASH_DEVICE_PARAMS sflash[]
      MV_M25P64_DEVICE_ID,
      MV_M25P64_MAX_SPI_FREQ,
      MV_M25P64_MAX_FAST_SPI_FREQ,
-     MV_M25P64_FAST_READ_DUMMY_BYTES
+     MV_M25P64_FAST_READ_DUMMY_BYTES,
+     MV_M25P64_ADDR_CYC_CNT
     },
     /* ST M25PX64 SPI flash, 8MB, 128 sectors of 64K each */
     {
@@ -149,7 +151,8 @@ static MV_SFLASH_DEVICE_PARAMS sflash[]
      MV_M25PX64_DEVICE_ID,
      MV_M25PX64_MAX_SPI_FREQ,
      MV_M25PX64_MAX_FAST_SPI_FREQ,
-     MV_M25PX64_FAST_READ_DUMMY_BYTES
+     MV_M25PX64_FAST_READ_DUMMY_BYTES,
+     MV_M25PX64_ADDR_CYC_CNT
     },
 
     /* ST M25P128 SPI flash, 16MB, 64 sectors of 256K each */
@@ -174,7 +177,8 @@ static MV_SFLASH_DEVICE_PARAMS sflash[]
      MV_M25P128_DEVICE_ID,
      MV_M25P128_MAX_SPI_FREQ,
      MV_M25P128_MAX_FAST_SPI_FREQ,
-     MV_M25P128_FAST_READ_DUMMY_BYTES
+     MV_M25P128_FAST_READ_DUMMY_BYTES,
+     MV_M25P128_ADDR_CYC_CNT
     },
 /* ST M25Q128 SPI flash, 16MB, 256 sectors of 64K each */
     {
@@ -222,7 +226,8 @@ static MV_SFLASH_DEVICE_PARAMS sflash[]
      MV_MX25L1605_DEVICE_ID,
      MV_MX25L1605_MAX_SPI_FREQ,
      MV_MX25L1605_MAX_FAST_SPI_FREQ,
-     MV_MX25L1605_FAST_READ_DUMMY_BYTES
+     MV_MX25L1605_FAST_READ_DUMMY_BYTES,
+     MV_MX25L1605_ADDR_CYC_CNT
     },
     /* Macronix MXIC MX25L3205 SPI flash, 4MB, 64 sectors of 64K each */
     {
@@ -246,7 +251,8 @@ static MV_SFLASH_DEVICE_PARAMS sflash[]
      MV_MX25L3205_DEVICE_ID,
      MV_MX25L3205_MAX_SPI_FREQ,
      MV_MX25L3205_MAX_FAST_SPI_FREQ,
-     MV_MX25L3205_FAST_READ_DUMMY_BYTES
+     MV_MX25L3205_FAST_READ_DUMMY_BYTES,
+     MV_MX25L3205_ADDR_CYC_CNT
     },
     /* Macronix MXIC MX25L6405 SPI flash, 8MB, 128 sectors of 64K each */
     {
@@ -270,7 +276,8 @@ static MV_SFLASH_DEVICE_PARAMS sflash[]
      MV_MX25L6405_DEVICE_ID,
      MV_MX25L6405_MAX_SPI_FREQ,
      MV_MX25L6405_MAX_FAST_SPI_FREQ,
-     MV_MX25L6405_FAST_READ_DUMMY_BYTES
+     MV_MX25L6405_FAST_READ_DUMMY_BYTES,
+     MV_MX25L6405_ADDR_CYC_CNT
     },
     /* SPANSION S25FL128P SPI flash, 16MB, 64 sectors of 256K each */
     {
@@ -294,31 +301,33 @@ static MV_SFLASH_DEVICE_PARAMS sflash[]
      MV_S25FL128_DEVICE_ID,
      MV_S25FL128_MAX_SPI_FREQ,
      MV_M25P128_MAX_FAST_SPI_FREQ,
-     MV_M25P128_FAST_READ_DUMMY_BYTES
+     MV_M25P128_FAST_READ_DUMMY_BYTES,
+     MV_M25P128_ADDR_CYC_CNT
     },
     /* MACRONIX MX25L25735E SPI Flash, 64MB */
     {
-	MV_MX25L_WREN_CMND_OPCD,
-	MV_MX25L_WRDI_CMND_OPCD,
-	MV_MX25L_RDID_CMND_OPCD,
-	MV_MX25L_RDSR_CMND_OPCD,
-	MV_MX25L_WRSR_CMND_OPCD,
-	MV_MX25L_READ_CMND_OPCD,
-	MV_MX25L_FAST_RD_CMND_OPCD,
-	MV_MX25L_PP_CMND_OPCD,
-	MV_MX25L_SE_CMND_OPCD,
-	MV_MX25L_BE_CMND_OPCD,
-	MV_MX25L_RES_CMND_OPCD,
-	MV_MX25L_DP_CMND_OPCD,
-	MV_MX25L257_SECTOR_SIZE,
-	MV_MX25L257_SECTOR_NUMBER,
-	MV_MXIC_PAGE_SIZE,
-	"MACRONIX MX25L25735E",
-	MV_MXIC_MANF_ID,
-	MV_MX25L257_DEVICE_ID,
-	MV_MX25L257_MAX_SPI_FREQ,
-	MV_MX25L257_MAX_FAST_SPI_FREQ,
-	MV_MX25L257_FAST_READ_DUMMY_BYTES
+	    MV_MX25L_WREN_CMND_OPCD,
+	    MV_MX25L_WRDI_CMND_OPCD,
+	    MV_MX25L_RDID_CMND_OPCD,
+	    MV_MX25L_RDSR_CMND_OPCD,
+	    MV_MX25L_WRSR_CMND_OPCD,
+	    MV_MX25L_READ_CMND_OPCD,
+	    MV_MX25L_FAST_RD_CMND_OPCD,
+	    MV_MX25L_PP_CMND_OPCD,
+	    MV_MX25L_SE_CMND_OPCD,
+	    MV_MX25L_BE_CMND_OPCD,
+	    MV_MX25L_RES_CMND_OPCD,
+	    MV_MX25L_DP_CMND_OPCD,
+	    MV_MX25L257_SECTOR_SIZE,
+	    MV_MX25L257_SECTOR_NUMBER,
+	    MV_MXIC_PAGE_SIZE,
+	    "MACRONIX MX25L25735E",
+	    MV_MXIC_MANF_ID,
+	    MV_MX25L257_DEVICE_ID,
+	    MV_MX25L257_MAX_SPI_FREQ,
+	    MV_MX25L257_MAX_FAST_SPI_FREQ,
+	    MV_MX25L257_FAST_READ_DUMMY_BYTES,
+	    MV_MX25L257_ADDR_CYC_CNT
     }
 };
 
@@ -480,6 +489,7 @@ static MV_STATUS mvSFlashPageWr(MV_SFLAS
 {
     MV_STATUS ret;
 	MV_U8 cmd[MV_SFLASH_PP_CMND_LENGTH];
+	MV_U32 i;
 
 	/* Protection - check if the model was detected */
 	if (pFlinfo->index >= MV_ARRAY_SIZE(sflash)) {
@@ -499,13 +509,12 @@ static MV_STATUS mvSFlashPageWr(MV_SFLAS
 	if (ret != MV_OK)
 		return ret;
 
-    cmd[0] = sflash[pFlinfo->index].opcdPP;
-	cmd[1] = ((offset >> 16) & 0xFF);
-	cmd[2] = ((offset >> 8) & 0xFF);
-	cmd[3] = (offset & 0xFF);
+	cmd[0] = sflash[pFlinfo->index].opcdPP;
+	for (i = 1; i <= sflash[pFlinfo->index].addrCycCnt; i++)
+		cmd[i] = (offset >> ((sflash[pFlinfo->index].addrCycCnt - i) * 8)) & 0xFF;
 
 	/*  mvSpiWriteThenWrite(MV_SFLASH_PP_CMND_LENGTH, pPageBuff, buffSize) */
-	ret = mvSysSflashCommandSet(NULL, cmd, MV_SFLASH_PP_CMND_LENGTH, SYS_SFLASH_TRANS_START);
+	ret = mvSysSflashCommandSet(NULL, cmd, sflash[pFlinfo->index].addrCycCnt + 1, SYS_SFLASH_TRANS_START);
 	if (ret == MV_OK)
 		ret = mvSysSflashDataWrite(NULL, pPageBuff, buffSize, SYS_SFLASH_TRANS_END);
 	if (ret != MV_OK)
@@ -612,8 +621,6 @@ MV_STATUS mvSFlashInit(MV_SFLASH_INFO *p
 
     /* loop over the whole table and look for the appropriate SFLASH */
     for (indx = 0; indx < MV_ARRAY_SIZE(sflash); indx++) {
-	DB(mvOsPrintf("%s Matching manufacturer %d device %d\n",
-		     __func__, sflash[indx].manufacturerId, sflash[indx].deviceId);)
 	if ((manf == sflash[indx].manufacturerId) && (dev == sflash[indx].deviceId)) {
 		pFlinfo->manufacturerId = manf;
 		pFlinfo->deviceId = dev;
@@ -623,8 +630,7 @@ MV_STATUS mvSFlashInit(MV_SFLASH_INFO *p
     }
 
     if (!detectFlag) {
-	mvOsPrintf("%s ERROR: Unknown SPI flash device. Manufacturer %d, Device %d\n", __func__, manf, dev);
-	mvOsPrintf("%s sflash table size %d\n", __func__, MV_ARRAY_SIZE(sflash));
+	mvOsPrintf("%s ERROR: Unknown SPI flash device!\n", __func__);
 	return MV_FAIL;
     }
 
@@ -672,6 +678,7 @@ MV_STATUS mvSFlashSectorErase(MV_SFLASH_
     MV_STATUS ret;
     MV_U8 cmd[MV_SFLASH_SE_CMND_LENGTH];
     MV_U32 secAddr;
+    MV_U32 i;
 
     /* check for NULL pointer */
     if (pFlinfo == NULL) {
@@ -696,9 +703,8 @@ MV_STATUS mvSFlashSectorErase(MV_SFLASH_
 	becasue of timing issue between CS asserts. */
 
     cmd[0] = sflash[pFlinfo->index].opcdSE;
-	cmd[1] = ((secAddr >> 16) & 0xFF);
-	cmd[2] = ((secAddr >> 8) & 0xFF);
-	cmd[3] = (secAddr & 0xFF);
+	for (i = 1; i <= sflash[pFlinfo->index].addrCycCnt; i++)
+		cmd[i] = (secAddr >> ((sflash[pFlinfo->index].addrCycCnt - i) * 8)) & 0xFF;
 
 	/* Issue the Write enable command prior the sector erase command */
 	ret = mvWriteEnable(pFlinfo);
@@ -706,7 +712,7 @@ MV_STATUS mvSFlashSectorErase(MV_SFLASH_
 		return ret;
 
 	/*  mvSpiWriteThenWrite(MV_SFLASH_SE_CMND_LENGTH) */
-	ret = mvSysSflashCommandSet(NULL, cmd, MV_SFLASH_SE_CMND_LENGTH, SYS_SFLASH_TRANS_ATOMIC);
+	ret = mvSysSflashCommandSet(NULL, cmd, sflash[pFlinfo->index].addrCycCnt + 1, SYS_SFLASH_TRANS_ATOMIC);
 	if (ret != MV_OK)
 		return ret;
 	ret = mvWaitOnWipClear(pFlinfo);
@@ -794,6 +800,7 @@ MV_STATUS mvSFlashBlockRd(MV_SFLASH_INFO
 {
 	MV_U8 cmd[MV_SFLASH_READ_CMND_LENGTH];
 	MV_STATUS status;
+	MV_U32 i;
 
     /* check for NULL pointer */
 	if ((pFlinfo == NULL) || (pReadBuff == NULL)) {
@@ -808,12 +815,11 @@ MV_STATUS mvSFlashBlockRd(MV_SFLASH_INFO
 	}
 
 	cmd[0] = sflash[pFlinfo->index].opcdREAD;
-	cmd[1] = ((offset >> 16) & 0xFF);
-	cmd[2] = ((offset >> 8) & 0xFF);
-	cmd[3] = (offset & 0xFF);
+	for (i = 1; i <= sflash[pFlinfo->index].addrCycCnt; i++)
+		cmd[i] = (offset >> ((sflash[pFlinfo->index].addrCycCnt - i) * 8)) & 0xFF;
 
 	/*  mvSpiWriteThenRead(MV_SFLASH_READ_CMND_LENGTH, pReadBuff, buffSize) */
-	status = mvSysSflashCommandSet(NULL, cmd, MV_SFLASH_READ_CMND_LENGTH,
+	status = mvSysSflashCommandSet(NULL, cmd, sflash[pFlinfo->index].addrCycCnt + 1,
 			SYS_SFLASH_TRANS_START);
 	if (status == MV_OK)
 		status = mvSysSflashDataRead(NULL, pReadBuff, buffSize, 0,
@@ -846,6 +852,7 @@ MV_STATUS mvSFlashFastBlockRd(MV_SFLASH_
 {
     MV_U8 cmd[MV_SFLASH_READ_CMND_LENGTH];
     MV_STATUS ret, retCmd;
+    MV_U32 i;
 
     /* check for NULL pointer */
     if ((pFlinfo == NULL) || (pReadBuff == NULL)) {
@@ -860,14 +867,12 @@ MV_STATUS mvSFlashFastBlockRd(MV_SFLASH_
     }
 
     cmd[0] = sflash[pFlinfo->index].opcdFSTRD;
-    cmd[1] = ((offset >> 16) & 0xFF);
-    cmd[2] = ((offset >> 8) & 0xFF);
-    cmd[3] = (offset & 0xFF);
-
+    for (i = 1; i <= sflash[pFlinfo->index].addrCycCnt; i++)
+	cmd[i] = (offset >> ((sflash[pFlinfo->index].addrCycCnt - i) * 8)) & 0xFF;
 
     /*  mvSpiWriteThenRead(MV_SFLASH_READ_CMND_LENGTH, pReadBuff, buffSize,
 	sflash[pFlinfo->index].spiFastRdDummyBytes); */
-    retCmd = mvSysSflashCommandSet(NULL, cmd, MV_SFLASH_READ_CMND_LENGTH,
+    retCmd = mvSysSflashCommandSet(NULL, cmd, sflash[pFlinfo->index].addrCycCnt + 1,
 		    SYS_SFLASH_TRANS_START);
 
     /* Set the SPI frequency to the MAX allowed for fast-read operations */
--- a/arch/arm/plat-armada/mv_hal/sflash/mvSFlash.h
+++ b/arch/arm/plat-armada/mv_hal/sflash/mvSFlash.h
@@ -115,6 +115,7 @@ typedef struct {
     MV_U32  spiMaxFreq;     /* The MAX frequency that can be used with the device */
     MV_U32  spiMaxFastFreq; /* The MAX frequency that can be used with the device for fast reads */
     MV_U32  spiFastRdDummyBytes; /* Number of dumy bytes to read before real data when working in fast read mode. */
+    MV_U32  addrCycCnt;		/* Address cycles count */
 } MV_SFLASH_DEVICE_PARAMS;
 
 typedef struct {
--- a/arch/arm/plat-armada/mv_hal/sflash/mvSFlashSpec.h
+++ b/arch/arm/plat-armada/mv_hal/sflash/mvSFlashSpec.h
@@ -70,10 +70,10 @@ extern "C" {
 #endif
 
 /* Constants */
-#define		MV_SFLASH_READ_CMND_LENGTH		    4		/* 1B opcode + 3B address */
-#define		MV_SFLASH_SE_CMND_LENGTH		    4		/* 1B opcode + 3B address */
+#define		MV_SFLASH_READ_CMND_LENGTH		    5		/* 1B opcode + 3B address */
+#define		MV_SFLASH_SE_CMND_LENGTH		    5		/* 1B opcode + 3B address */
 #define		MV_SFLASH_BE_CMND_LENGTH		    1		/* 1B opcode */
-#define		MV_SFLASH_PP_CMND_LENGTH		    4		/* 1B opcode + 3B address */
+#define		MV_SFLASH_PP_CMND_LENGTH		    5		/* 1B opcode + 3B address */
 #define		MV_SFLASH_WREN_CMND_LENGTH		    1		/* 1B opcode */
 #define		MV_SFLASH_WRDI_CMND_LENGTH		    1		/* 1B opcode */
 #define		MV_SFLASH_RDID_CMND_LENGTH		    1		/* 1B opcode */
@@ -108,19 +108,23 @@ extern "C" {
 #define     MV_M25P32_MAX_SPI_FREQ              20000000    /* 20MHz */
 #define     MV_M25P32_MAX_FAST_SPI_FREQ         50000000    /* 50MHz */
 #define     MV_M25P32_FAST_READ_DUMMY_BYTES     1
+#define	    MV_M25P32_ADDR_CYC_CNT	        3
 #define     MV_M25P64_DEVICE_ID                 0x2017
 #define     MV_M25P64_MAX_SPI_FREQ              20000000    /* 20MHz */
 #define     MV_M25P64_MAX_FAST_SPI_FREQ         50000000    /* 50MHz */
 #define     MV_M25P64_FAST_READ_DUMMY_BYTES     1
+#define	    MV_M25P64_ADDR_CYC_CNT	        3
 #define     MV_M25P128_DEVICE_ID                0x2018
 #define     MV_M25P128_MAX_SPI_FREQ             20000000    /* 20MHz */
 #define     MV_M25P128_MAX_FAST_SPI_FREQ        50000000    /* 50MHz */
 #define     MV_M25P128_FAST_READ_DUMMY_BYTES    1
-
+#define	    MV_M25P128_ADDR_CYC_CNT	        3
 #define     MV_M25PX64_DEVICE_ID                 0x7117
 #define     MV_M25PX64_MAX_SPI_FREQ              20000000    /* 20MHz */
 #define     MV_M25PX64_MAX_FAST_SPI_FREQ         50000000    /* 50MHz */
 #define     MV_M25PX64_FAST_READ_DUMMY_BYTES     1
+#define	    MV_M25PX64_ADDR_CYC_CNT	         3
+
 
 /* Manufacturer IDs and Device IDs for SFLASHs supported by the driver */
 #define     MV_M25Q128_DEVICE_ID                0xBA18
@@ -152,6 +156,7 @@ extern "C" {
 #define		MV_M25P_SE_CMND_OPCD			    0xD8	/* Sector Erase */
 #define		MV_M25P_BE_CMND_OPCD			    0xC7	/* Bulk Erase */
 #define		MV_M25P_RES_CMND_OPCD			    0xAB	/* Read Electronic Signature */
+#define		MV_M25P_ADDR_CYC_CNT			3
 
 /* Status Register Write Protect Bit Masks - 3bits */
 #define		MV_M25P_STATUS_REG_WP_MASK	        (0x07 << MV_SFLASH_STATUS_REG_WP_OFFSET)
@@ -174,31 +179,34 @@ extern "C" {
 #define     MV_MX25L1605_MAX_SPI_FREQ           20000000    /* 20MHz */
 #define     MV_MX25L1605_MAX_FAST_SPI_FREQ      50000000    /* 50MHz */
 #define     MV_MX25L1605_FAST_READ_DUMMY_BYTES  1
+#define	MV_MX25L1605_ADDR_CYC_CNT	    3
 #define     MV_MX25L3205_DEVICE_ID              0x2016
 #define     MV_MX25L3205_MAX_SPI_FREQ           20000000    /* 20MHz */
 #define     MV_MX25L3205_MAX_FAST_SPI_FREQ      50000000    /* 50MHz */
 #define     MV_MX25L3205_FAST_READ_DUMMY_BYTES  1
+#define	MV_MX25L3205_ADDR_CYC_CNT	    3
 #define     MV_MX25L6405_DEVICE_ID              0x2017
 #define     MV_MX25L6405_MAX_SPI_FREQ           20000000    /* 20MHz */
 #define     MV_MX25L6405_MAX_FAST_SPI_FREQ      50000000    /* 50MHz */
 #define     MV_MX25L6405_FAST_READ_DUMMY_BYTES  1
+#define	MV_MX25L6405_ADDR_CYC_CNT	    3
+#define	MV_MX25L257_DEVICE_ID		    0x2019
+#define	MV_MX25L257_MAX_SPI_FREQ      	    20000000    /* 20MHz */
+#define	MV_MX25L257_MAX_FAST_SPI_FREQ       50000000    /* 104MHz */
+#define	MV_MX25L257_FAST_READ_DUMMY_BYTES   1
+#define	MV_MX25L257_ADDR_CYC_CNT	    4
 #define     MV_MXIC_DP_EXIT_DELAY               30          /* 30 ms */
-#define	    MV_MX25L257_DEVICE_ID		0x2019
-#define	    MV_MX25L257_MAX_SPI_FREQ      	20000000    /* 20MHz */
-#define	    MV_MX25L257_MAX_FAST_SPI_FREQ       50000000    /* 104MHz */
-#define	    MV_MX25L257_FAST_READ_DUMMY_BYTES   1
-#define	    MV_MX25L257_ADDR_CYC_CNT	        4
 
 /* Sector Sizes and population per device model*/
 #define     MV_MX25L1605_SECTOR_SIZE            0x10000 /* 64K */
 #define     MV_MX25L3205_SECTOR_SIZE            0x10000 /* 64K */
 #define     MV_MX25L6405_SECTOR_SIZE            0x10000 /* 64K */
-#define     MV_MX25L257_SECTOR_SIZE        	0x10000 /* 64K */
+#define	    MV_MX25L257_SECTOR_SIZE        	0x10000 /* 64K */
 #define     MV_MX25L1605_SECTOR_NUMBER          32
 #define     MV_MX25L3205_SECTOR_NUMBER          64
 #define     MV_MX25L6405_SECTOR_NUMBER          128
 #define     MV_MX25L257_SECTOR_NUMBER 		512
-#define     MV_MXIC_PAGE_SIZE			0x100   /* 256 byte */
+#define		MV_MXIC_PAGE_SIZE			        0x100   /* 256 byte */
 
 #define		MV_MX25L_WREN_CMND_OPCD			    0x06	/* Write Enable */
 #define		MV_MX25L_WRDI_CMND_OPCD			    0x04	/* Write Disable */
@@ -210,11 +218,11 @@ extern "C" {
 #define		MV_MX25L_PP_CMND_OPCD			    0x02	/* Page Program */
 #define		MV_MX25L_SE_CMND_OPCD			    0xD8	/* Sector Erase */
 #define		MV_MX25L_BE_CMND_OPCD			    0xC7	/* Bulk Erase */
-#define         MV_MX25L_DP_CMND_OPCD                       0xB9        /* Deep Power Down */
+#define     MV_MX25L_DP_CMND_OPCD               0xB9    /* Deep Power Down */
 #define		MV_MX25L_RES_CMND_OPCD			    0xAB	/* Read Electronic Signature */
 
 /* Status Register Write Protect Bit Masks - 4bits */
-#define     MV_MX25L_STATUS_REG_WP_MASK	        (0x0F << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define		MV_MX25L_STATUS_REG_WP_MASK	        (0x0F << MV_SFLASH_STATUS_REG_WP_OFFSET)
 #define     MV_MX25L_STATUS_BP_NONE             (0x00 << MV_SFLASH_STATUS_REG_WP_OFFSET)
 #define     MV_MX25L_STATUS_BP_1_OF_128         (0x01 << MV_SFLASH_STATUS_REG_WP_OFFSET)
 #define     MV_MX25L_STATUS_BP_1_OF_64          (0x02 << MV_SFLASH_STATUS_REG_WP_OFFSET)
@@ -235,6 +243,7 @@ extern "C" {
 #define     MV_S25FL128_MAX_SPI_FREQ           		33000000    /* 33MHz */
 #define     MV_S25FL128_MAX_FAST_SPI_FREQ        	104000000    /* 104MHz */
 #define     MV_S25FL128_FAST_READ_DUMMY_BYTES    	1
+#define	    MV_S25FL128_ADDR_CYC_CNT	        	3
 
 /* Sector Sizes and population per device model*/
 #define     MV_S25FL128_SECTOR_SIZE            			0x40000 /* 256K */
