<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › platform › uv › uv_irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>uv_irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * SGI UV IRQ functions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2008 Silicon Graphics, Inc. All rights reserved.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/rbtree.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>

<span class="cp">#include &lt;asm/apic.h&gt;</span>
<span class="cp">#include &lt;asm/uv/uv_irq.h&gt;</span>
<span class="cp">#include &lt;asm/uv/uv_hub.h&gt;</span>

<span class="cm">/* MMR offset and pnode of hub sourcing interrupts for a given irq */</span>
<span class="k">struct</span> <span class="n">uv_irq_2_mmr_pnode</span><span class="p">{</span>
	<span class="k">struct</span> <span class="n">rb_node</span>		<span class="n">list</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">offset</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">pnode</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">irq</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">uv_irq_lock</span><span class="p">);</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">rb_root</span>		<span class="n">uv_irq_root</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">uv_set_irq_affinity</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="p">,</span> <span class="n">bool</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">uv_noop</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span> <span class="p">{</span> <span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">uv_ack_apic</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ack_APIC_irq</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">uv_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;UV-CORE&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>		<span class="o">=</span> <span class="n">uv_noop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>		<span class="o">=</span> <span class="n">uv_noop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_eoi</span>		<span class="o">=</span> <span class="n">uv_ack_apic</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_affinity</span>	<span class="o">=</span> <span class="n">uv_set_irq_affinity</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Add offset and pnode information of the hub sourcing interrupts to the</span>
<span class="cm"> * rb tree for a specific irq.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">uv_set_irq_2_mmr_info</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">blade</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rb_node</span> <span class="o">**</span><span class="n">link</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">uv_irq_root</span><span class="p">.</span><span class="n">rb_node</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rb_node</span> <span class="o">*</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv_irq_2_mmr_pnode</span> <span class="o">*</span><span class="n">n</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv_irq_2_mmr_pnode</span> <span class="o">*</span><span class="n">e</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irqflags</span><span class="p">;</span>

	<span class="n">n</span> <span class="o">=</span> <span class="n">kmalloc_node</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">uv_irq_2_mmr_pnode</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">,</span>
				<span class="n">uv_blade_to_memory_nid</span><span class="p">(</span><span class="n">blade</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">n</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">n</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">n</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">=</span> <span class="n">offset</span><span class="p">;</span>
	<span class="n">n</span><span class="o">-&gt;</span><span class="n">pnode</span> <span class="o">=</span> <span class="n">uv_blade_to_pnode</span><span class="p">(</span><span class="n">blade</span><span class="p">);</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uv_irq_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>
	<span class="cm">/* Find the right place in the rbtree: */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">*</span><span class="n">link</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">parent</span> <span class="o">=</span> <span class="o">*</span><span class="n">link</span><span class="p">;</span>
		<span class="n">e</span> <span class="o">=</span> <span class="n">rb_entry</span><span class="p">(</span><span class="n">parent</span><span class="p">,</span> <span class="k">struct</span> <span class="n">uv_irq_2_mmr_pnode</span><span class="p">,</span> <span class="n">list</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/* irq entry exists */</span>
			<span class="n">e</span><span class="o">-&gt;</span><span class="n">pnode</span> <span class="o">=</span> <span class="n">uv_blade_to_pnode</span><span class="p">(</span><span class="n">blade</span><span class="p">);</span>
			<span class="n">e</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">=</span> <span class="n">offset</span><span class="p">;</span>
			<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uv_irq_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>
			<span class="n">kfree</span><span class="p">(</span><span class="n">n</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span>
			<span class="n">link</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="o">*</span><span class="n">link</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">rb_left</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">link</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="o">*</span><span class="n">link</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">rb_right</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Insert the node into the rbtree. */</span>
	<span class="n">rb_link_node</span><span class="p">(</span><span class="o">&amp;</span><span class="n">n</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">,</span> <span class="n">parent</span><span class="p">,</span> <span class="n">link</span><span class="p">);</span>
	<span class="n">rb_insert_color</span><span class="p">(</span><span class="o">&amp;</span><span class="n">n</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uv_irq_root</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uv_irq_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Retrieve offset and pnode information from the rb tree for a specific irq */</span>
<span class="kt">int</span> <span class="nf">uv_irq_2_mmr_info</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">pnode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uv_irq_2_mmr_pnode</span> <span class="o">*</span><span class="n">e</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rb_node</span> <span class="o">*</span><span class="n">n</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irqflags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uv_irq_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>
	<span class="n">n</span> <span class="o">=</span> <span class="n">uv_irq_root</span><span class="p">.</span><span class="n">rb_node</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">n</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">e</span> <span class="o">=</span> <span class="n">rb_entry</span><span class="p">(</span><span class="n">n</span><span class="p">,</span> <span class="k">struct</span> <span class="n">uv_irq_2_mmr_pnode</span><span class="p">,</span> <span class="n">list</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">==</span> <span class="n">irq</span><span class="p">)</span> <span class="p">{</span>
			<span class="o">*</span><span class="n">offset</span> <span class="o">=</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>
			<span class="o">*</span><span class="n">pnode</span> <span class="o">=</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">pnode</span><span class="p">;</span>
			<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uv_irq_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span>
			<span class="n">n</span> <span class="o">=</span> <span class="n">n</span><span class="o">-&gt;</span><span class="n">rb_left</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">n</span> <span class="o">=</span> <span class="n">n</span><span class="o">-&gt;</span><span class="n">rb_right</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uv_irq_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Re-target the irq to the specified CPU and enable the specified MMR located</span>
<span class="cm"> * on the specified blade to allow the sending of MSIs to the specified CPU.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">arch_enable_uv_irq</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">irq_name</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mmr_blade</span><span class="p">,</span>
		       <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mmr_offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">limit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">eligible_cpu</span> <span class="o">=</span> <span class="n">cpumask_of</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">irq_cfg</span> <span class="o">*</span><span class="n">cfg</span> <span class="o">=</span> <span class="n">irq_get_chip_data</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mmr_value</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv_IO_APIC_route_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mmr_pnode</span><span class="p">,</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">BUILD_BUG_ON</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">uv_IO_APIC_route_entry</span><span class="p">)</span> <span class="o">!=</span>
			<span class="k">sizeof</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">));</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">assign_irq_vector</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">cfg</span><span class="p">,</span> <span class="n">eligible_cpu</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">limit</span> <span class="o">==</span> <span class="n">UV_AFFINITY_CPU</span><span class="p">)</span>
		<span class="n">irq_set_status_flags</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">IRQ_NO_BALANCING</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">irq_set_status_flags</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">IRQ_MOVE_PCNTXT</span><span class="p">);</span>

	<span class="n">irq_set_chip_and_handler_name</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uv_irq_chip</span><span class="p">,</span> <span class="n">handle_percpu_irq</span><span class="p">,</span>
				      <span class="n">irq_name</span><span class="p">);</span>

	<span class="n">mmr_value</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">entry</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">uv_IO_APIC_route_entry</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">mmr_value</span><span class="p">;</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">vector</span>		<span class="o">=</span> <span class="n">cfg</span><span class="o">-&gt;</span><span class="n">vector</span><span class="p">;</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">delivery_mode</span>	<span class="o">=</span> <span class="n">apic</span><span class="o">-&gt;</span><span class="n">irq_delivery_mode</span><span class="p">;</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">dest_mode</span>	<span class="o">=</span> <span class="n">apic</span><span class="o">-&gt;</span><span class="n">irq_dest_mode</span><span class="p">;</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">polarity</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">trigger</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">mask</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">dest</span>		<span class="o">=</span> <span class="n">apic</span><span class="o">-&gt;</span><span class="n">cpu_mask_to_apicid</span><span class="p">(</span><span class="n">eligible_cpu</span><span class="p">);</span>

	<span class="n">mmr_pnode</span> <span class="o">=</span> <span class="n">uv_blade_to_pnode</span><span class="p">(</span><span class="n">mmr_blade</span><span class="p">);</span>
	<span class="n">uv_write_global_mmr64</span><span class="p">(</span><span class="n">mmr_pnode</span><span class="p">,</span> <span class="n">mmr_offset</span><span class="p">,</span> <span class="n">mmr_value</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">move_in_progress</span><span class="p">)</span>
		<span class="n">send_cleanup_vector</span><span class="p">(</span><span class="n">cfg</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">irq</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Disable the specified MMR located on the specified blade so that MSIs are</span>
<span class="cm"> * longer allowed to be sent.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">arch_disable_uv_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">mmr_pnode</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mmr_offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mmr_value</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv_IO_APIC_route_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">;</span>

	<span class="n">BUILD_BUG_ON</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">uv_IO_APIC_route_entry</span><span class="p">)</span> <span class="o">!=</span>
			<span class="k">sizeof</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">));</span>

	<span class="n">mmr_value</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">entry</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">uv_IO_APIC_route_entry</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">mmr_value</span><span class="p">;</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">uv_write_global_mmr64</span><span class="p">(</span><span class="n">mmr_pnode</span><span class="p">,</span> <span class="n">mmr_offset</span><span class="p">,</span> <span class="n">mmr_value</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">uv_set_irq_affinity</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">mask</span><span class="p">,</span>
		    <span class="n">bool</span> <span class="n">force</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_cfg</span> <span class="o">*</span><span class="n">cfg</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">chip_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dest</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mmr_value</span><span class="p">,</span> <span class="n">mmr_offset</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv_IO_APIC_route_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mmr_pnode</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">__ioapic_set_affinity</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dest</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">mmr_value</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">entry</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">uv_IO_APIC_route_entry</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">mmr_value</span><span class="p">;</span>

	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">vector</span>		<span class="o">=</span> <span class="n">cfg</span><span class="o">-&gt;</span><span class="n">vector</span><span class="p">;</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">delivery_mode</span>	<span class="o">=</span> <span class="n">apic</span><span class="o">-&gt;</span><span class="n">irq_delivery_mode</span><span class="p">;</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">dest_mode</span>	<span class="o">=</span> <span class="n">apic</span><span class="o">-&gt;</span><span class="n">irq_dest_mode</span><span class="p">;</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">polarity</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">trigger</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">mask</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">dest</span>		<span class="o">=</span> <span class="n">dest</span><span class="p">;</span>

	<span class="cm">/* Get previously stored MMR and pnode of hub sourcing interrupts */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">uv_irq_2_mmr_info</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mmr_offset</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mmr_pnode</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">uv_write_global_mmr64</span><span class="p">(</span><span class="n">mmr_pnode</span><span class="p">,</span> <span class="n">mmr_offset</span><span class="p">,</span> <span class="n">mmr_value</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">move_in_progress</span><span class="p">)</span>
		<span class="n">send_cleanup_vector</span><span class="p">(</span><span class="n">cfg</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Set up a mapping of an available irq and vector, and enable the specified</span>
<span class="cm"> * MMR that defines the MSI that is to be sent to the specified CPU when an</span>
<span class="cm"> * interrupt is raised.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">uv_setup_irq</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">irq_name</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mmr_blade</span><span class="p">,</span>
		 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mmr_offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">limit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">create_irq_nr</span><span class="p">(</span><span class="n">NR_IRQS_LEGACY</span><span class="p">,</span> <span class="n">uv_blade_to_memory_nid</span><span class="p">(</span><span class="n">mmr_blade</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">arch_enable_uv_irq</span><span class="p">(</span><span class="n">irq_name</span><span class="p">,</span> <span class="n">irq</span><span class="p">,</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">mmr_blade</span><span class="p">,</span> <span class="n">mmr_offset</span><span class="p">,</span>
		<span class="n">limit</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="n">irq</span><span class="p">)</span>
		<span class="n">uv_set_irq_2_mmr_info</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">mmr_offset</span><span class="p">,</span> <span class="n">mmr_blade</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">destroy_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">uv_setup_irq</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Tear down a mapping of an irq and vector, and disable the specified MMR that</span>
<span class="cm"> * defined the MSI that was to be sent to the specified CPU when an interrupt</span>
<span class="cm"> * was raised.</span>
<span class="cm"> *</span>
<span class="cm"> * Set mmr_blade and mmr_offset to what was passed in on uv_setup_irq().</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">uv_teardown_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uv_irq_2_mmr_pnode</span> <span class="o">*</span><span class="n">e</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rb_node</span> <span class="o">*</span><span class="n">n</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irqflags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uv_irq_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>
	<span class="n">n</span> <span class="o">=</span> <span class="n">uv_irq_root</span><span class="p">.</span><span class="n">rb_node</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">n</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">e</span> <span class="o">=</span> <span class="n">rb_entry</span><span class="p">(</span><span class="n">n</span><span class="p">,</span> <span class="k">struct</span> <span class="n">uv_irq_2_mmr_pnode</span><span class="p">,</span> <span class="n">list</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">==</span> <span class="n">irq</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">arch_disable_uv_irq</span><span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">pnode</span><span class="p">,</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">);</span>
			<span class="n">rb_erase</span><span class="p">(</span><span class="n">n</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uv_irq_root</span><span class="p">);</span>
			<span class="n">kfree</span><span class="p">(</span><span class="n">e</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span>
			<span class="n">n</span> <span class="o">=</span> <span class="n">n</span><span class="o">-&gt;</span><span class="n">rb_left</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">n</span> <span class="o">=</span> <span class="n">n</span><span class="o">-&gt;</span><span class="n">rb_right</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uv_irq_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>
	<span class="n">destroy_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">uv_teardown_irq</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
