Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Mon Mar  7 19:07:29 2022
| Host         : DESKTOP-Q7H21OJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GPIO_demo_timing_summary_routed.rpt -warn_on_violation -rpx GPIO_demo_timing_summary_routed.rpx
| Design       : GPIO_demo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.741        0.000                      0                 1150        0.074        0.000                      0                 1150        3.000        0.000                       0                   585  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 5.027        0.000                      0                  534        0.153        0.000                      0                  534        3.000        0.000                       0                   244  
  clk_out1_clk_wiz_0        3.741        0.000                      0                  616        0.074        0.000                      0                  616        4.130        0.000                       0                   338  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 reset_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 1.014ns (23.109%)  route 3.374ns (76.891%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.633     5.154    CLK_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  reset_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  reset_cntr_reg[9]/Q
                         net (fo=2, routed)           0.826     6.498    reset_cntr_reg[9]
    SLICE_X4Y13          LUT4 (Prop_lut4_I2_O)        0.124     6.622 r  reset_cntr[0]_i_7/O
                         net (fo=1, routed)           0.300     6.922    reset_cntr[0]_i_7_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124     7.046 r  reset_cntr[0]_i_5/O
                         net (fo=1, routed)           0.574     7.620    reset_cntr[0]_i_5_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.744 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.576     8.320    eqOp
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.124     8.444 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          1.098     9.542    reset_cntr0
    SLICE_X2Y15          FDRE                                         r  reset_cntr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.513    14.854    CLK_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  reset_cntr_reg[16]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDRE (Setup_fdre_C_R)       -0.524    14.569    reset_cntr_reg[16]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 reset_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 1.014ns (23.109%)  route 3.374ns (76.891%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.633     5.154    CLK_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  reset_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  reset_cntr_reg[9]/Q
                         net (fo=2, routed)           0.826     6.498    reset_cntr_reg[9]
    SLICE_X4Y13          LUT4 (Prop_lut4_I2_O)        0.124     6.622 r  reset_cntr[0]_i_7/O
                         net (fo=1, routed)           0.300     6.922    reset_cntr[0]_i_7_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124     7.046 r  reset_cntr[0]_i_5/O
                         net (fo=1, routed)           0.574     7.620    reset_cntr[0]_i_5_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.744 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.576     8.320    eqOp
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.124     8.444 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          1.098     9.542    reset_cntr0
    SLICE_X2Y15          FDRE                                         r  reset_cntr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.513    14.854    CLK_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  reset_cntr_reg[17]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDRE (Setup_fdre_C_R)       -0.524    14.569    reset_cntr_reg[17]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 strIndex_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_uartState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 1.893ns (39.117%)  route 2.946ns (60.883%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.633     5.154    CLK_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  strIndex_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.456     5.610 f  strIndex_reg[5]/Q
                         net (fo=2, routed)           1.287     6.897    strIndex_reg[5]
    SLICE_X6Y10          LUT3 (Prop_lut3_I0_O)        0.124     7.021 r  FSM_sequential_uartState[2]_i_18/O
                         net (fo=1, routed)           0.000     7.021    FSM_sequential_uartState[2]_i_18_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.554 r  FSM_sequential_uartState_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.554    FSM_sequential_uartState_reg[2]_i_11_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  FSM_sequential_uartState_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.671    FSM_sequential_uartState_reg[2]_i_7_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.900 r  FSM_sequential_uartState_reg[2]_i_5/CO[2]
                         net (fo=3, routed)           0.990     8.890    FSM_sequential_uartState_reg[2]_i_5_n_1
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.310     9.200 r  FSM_sequential_uartState[2]_i_3/O
                         net (fo=1, routed)           0.670     9.870    Inst_UART_TX_CTRL/FSM_sequential_uartState_reg[0]_0
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.124     9.994 r  Inst_UART_TX_CTRL/FSM_sequential_uartState[2]_i_1/O
                         net (fo=1, routed)           0.000     9.994    Inst_UART_TX_CTRL_n_1
    SLICE_X8Y10          FDRE                                         r  FSM_sequential_uartState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.448    14.789    CLK_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  FSM_sequential_uartState_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X8Y10          FDRE (Setup_fdre_C_D)        0.081    15.095    FSM_sequential_uartState_reg[2]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 reset_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.014ns (24.041%)  route 3.204ns (75.959%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.633     5.154    CLK_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  reset_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  reset_cntr_reg[9]/Q
                         net (fo=2, routed)           0.826     6.498    reset_cntr_reg[9]
    SLICE_X4Y13          LUT4 (Prop_lut4_I2_O)        0.124     6.622 r  reset_cntr[0]_i_7/O
                         net (fo=1, routed)           0.300     6.922    reset_cntr[0]_i_7_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124     7.046 r  reset_cntr[0]_i_5/O
                         net (fo=1, routed)           0.574     7.620    reset_cntr[0]_i_5_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.744 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.576     8.320    eqOp
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.124     8.444 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.928     9.372    reset_cntr0
    SLICE_X2Y14          FDRE                                         r  reset_cntr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.514    14.855    CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  reset_cntr_reg[12]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDRE (Setup_fdre_C_R)       -0.524    14.570    reset_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 reset_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.014ns (24.041%)  route 3.204ns (75.959%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.633     5.154    CLK_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  reset_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  reset_cntr_reg[9]/Q
                         net (fo=2, routed)           0.826     6.498    reset_cntr_reg[9]
    SLICE_X4Y13          LUT4 (Prop_lut4_I2_O)        0.124     6.622 r  reset_cntr[0]_i_7/O
                         net (fo=1, routed)           0.300     6.922    reset_cntr[0]_i_7_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124     7.046 r  reset_cntr[0]_i_5/O
                         net (fo=1, routed)           0.574     7.620    reset_cntr[0]_i_5_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.744 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.576     8.320    eqOp
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.124     8.444 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.928     9.372    reset_cntr0
    SLICE_X2Y14          FDRE                                         r  reset_cntr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.514    14.855    CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  reset_cntr_reg[13]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDRE (Setup_fdre_C_R)       -0.524    14.570    reset_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 reset_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.014ns (24.041%)  route 3.204ns (75.959%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.633     5.154    CLK_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  reset_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  reset_cntr_reg[9]/Q
                         net (fo=2, routed)           0.826     6.498    reset_cntr_reg[9]
    SLICE_X4Y13          LUT4 (Prop_lut4_I2_O)        0.124     6.622 r  reset_cntr[0]_i_7/O
                         net (fo=1, routed)           0.300     6.922    reset_cntr[0]_i_7_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124     7.046 r  reset_cntr[0]_i_5/O
                         net (fo=1, routed)           0.574     7.620    reset_cntr[0]_i_5_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.744 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.576     8.320    eqOp
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.124     8.444 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.928     9.372    reset_cntr0
    SLICE_X2Y14          FDRE                                         r  reset_cntr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.514    14.855    CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  reset_cntr_reg[14]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDRE (Setup_fdre_C_R)       -0.524    14.570    reset_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 reset_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.014ns (24.041%)  route 3.204ns (75.959%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.633     5.154    CLK_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  reset_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  reset_cntr_reg[9]/Q
                         net (fo=2, routed)           0.826     6.498    reset_cntr_reg[9]
    SLICE_X4Y13          LUT4 (Prop_lut4_I2_O)        0.124     6.622 r  reset_cntr[0]_i_7/O
                         net (fo=1, routed)           0.300     6.922    reset_cntr[0]_i_7_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124     7.046 r  reset_cntr[0]_i_5/O
                         net (fo=1, routed)           0.574     7.620    reset_cntr[0]_i_5_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.744 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.576     8.320    eqOp
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.124     8.444 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.928     9.372    reset_cntr0
    SLICE_X2Y14          FDRE                                         r  reset_cntr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.514    14.855    CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  reset_cntr_reg[15]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDRE (Setup_fdre_C_R)       -0.524    14.570    reset_cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 reset_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.014ns (24.150%)  route 3.185ns (75.850%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.633     5.154    CLK_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  reset_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  reset_cntr_reg[9]/Q
                         net (fo=2, routed)           0.826     6.498    reset_cntr_reg[9]
    SLICE_X4Y13          LUT4 (Prop_lut4_I2_O)        0.124     6.622 r  reset_cntr[0]_i_7/O
                         net (fo=1, routed)           0.300     6.922    reset_cntr[0]_i_7_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124     7.046 r  reset_cntr[0]_i_5/O
                         net (fo=1, routed)           0.574     7.620    reset_cntr[0]_i_5_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.744 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.576     8.320    eqOp
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.124     8.444 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.909     9.353    reset_cntr0
    SLICE_X2Y12          FDRE                                         r  reset_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.515    14.856    CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  reset_cntr_reg[4]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y12          FDRE (Setup_fdre_C_R)       -0.524    14.571    reset_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 reset_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.014ns (24.150%)  route 3.185ns (75.850%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.633     5.154    CLK_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  reset_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  reset_cntr_reg[9]/Q
                         net (fo=2, routed)           0.826     6.498    reset_cntr_reg[9]
    SLICE_X4Y13          LUT4 (Prop_lut4_I2_O)        0.124     6.622 r  reset_cntr[0]_i_7/O
                         net (fo=1, routed)           0.300     6.922    reset_cntr[0]_i_7_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124     7.046 r  reset_cntr[0]_i_5/O
                         net (fo=1, routed)           0.574     7.620    reset_cntr[0]_i_5_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.744 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.576     8.320    eqOp
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.124     8.444 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.909     9.353    reset_cntr0
    SLICE_X2Y12          FDRE                                         r  reset_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.515    14.856    CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  reset_cntr_reg[5]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y12          FDRE (Setup_fdre_C_R)       -0.524    14.571    reset_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 reset_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.014ns (24.150%)  route 3.185ns (75.850%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.633     5.154    CLK_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  reset_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  reset_cntr_reg[9]/Q
                         net (fo=2, routed)           0.826     6.498    reset_cntr_reg[9]
    SLICE_X4Y13          LUT4 (Prop_lut4_I2_O)        0.124     6.622 r  reset_cntr[0]_i_7/O
                         net (fo=1, routed)           0.300     6.922    reset_cntr[0]_i_7_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124     7.046 r  reset_cntr[0]_i_5/O
                         net (fo=1, routed)           0.574     7.620    reset_cntr[0]_i_5_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.744 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.576     8.320    eqOp
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.124     8.444 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.909     9.353    reset_cntr0
    SLICE_X2Y12          FDRE                                         r  reset_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.515    14.856    CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  reset_cntr_reg[6]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y12          FDRE (Setup_fdre_C_R)       -0.524    14.571    reset_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  5.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/bitIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.481%)  route 0.071ns (27.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.592     1.475    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Inst_UART_TX_CTRL/bitIndex_reg[2]/Q
                         net (fo=3, routed)           0.071     1.687    Inst_UART_TX_CTRL/bitIndex_reg[2]
    SLICE_X4Y9           LUT6 (Prop_lut6_I4_O)        0.045     1.732 r  Inst_UART_TX_CTRL/txBit_i_3/O
                         net (fo=1, routed)           0.000     1.732    Inst_UART_TX_CTRL/txBit_i_3_n_0
    SLICE_X4Y9           FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.863     1.990    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X4Y9           FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
                         clock pessimism             -0.502     1.488    
    SLICE_X4Y9           FDSE (Hold_fdse_C_D)         0.091     1.579    Inst_UART_TX_CTRL/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.445    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Inst_btn_debounce/sig_out_reg_reg[0]/Q
                         net (fo=5, routed)           0.124     1.710    btnDeBnc[0]
    SLICE_X15Y14         FDRE                                         r  btnReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.831     1.958    CLK_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  btnReg_reg[0]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X15Y14         FDRE (Hold_fdre_C_D)         0.066     1.526    btnReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 sendStr_reg[10][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendStr_reg[10][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.220%)  route 0.138ns (39.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  sendStr_reg[10][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     1.612 r  sendStr_reg[10][0]/Q
                         net (fo=4, routed)           0.138     1.750    sendStr_reg[10][0]
    SLICE_X8Y8           LUT4 (Prop_lut4_I3_O)        0.045     1.795 r  sendStr[10][0]_i_1/O
                         net (fo=1, routed)           0.000     1.795    sendStr[10][0]_i_1_n_0
    SLICE_X8Y8           FDRE                                         r  sendStr_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.835     1.962    CLK_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  sendStr_reg[10][0]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X8Y8           FDRE (Hold_fdre_C_D)         0.121     1.569    sendStr_reg[10][0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uartData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.575%)  route 0.160ns (49.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.592     1.475    CLK_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  uartData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.164     1.639 r  uartData_reg[3]/Q
                         net (fo=1, routed)           0.160     1.799    Inst_UART_TX_CTRL/Q[3]
    SLICE_X4Y8           FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.863     1.990    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X4Y8           FDRE (Hold_fdre_C_D)         0.070     1.561    Inst_UART_TX_CTRL/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uartData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.462%)  route 0.161ns (49.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.592     1.475    CLK_IBUF_BUFG
    SLICE_X6Y8           FDRE                                         r  uartData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     1.639 r  uartData_reg[0]/Q
                         net (fo=1, routed)           0.161     1.800    Inst_UART_TX_CTRL/Q[0]
    SLICE_X4Y8           FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.863     1.990    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X4Y8           FDRE (Hold_fdre_C_D)         0.070     1.561    Inst_UART_TX_CTRL/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_uartState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.350%)  route 0.190ns (47.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.564     1.447    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  Inst_btn_debounce/sig_out_reg_reg[4]/Q
                         net (fo=5, routed)           0.190     1.801    Inst_UART_TX_CTRL/btnDeBnc[0]
    SLICE_X8Y11          LUT5 (Prop_lut5_I4_O)        0.045     1.846 r  Inst_UART_TX_CTRL/FSM_sequential_uartState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    Inst_UART_TX_CTRL_n_3
    SLICE_X8Y11          FDRE                                         r  FSM_sequential_uartState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.834     1.961    CLK_IBUF_BUFG
    SLICE_X8Y11          FDRE                                         r  FSM_sequential_uartState_reg[0]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.120     1.603    FSM_sequential_uartState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/bitIndex_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/bitIndex_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.590     1.473    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Inst_UART_TX_CTRL/bitIndex_reg[15]/Q
                         net (fo=2, routed)           0.117     1.731    Inst_UART_TX_CTRL/bitIndex_reg[15]
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  Inst_UART_TX_CTRL/bitIndex_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    Inst_UART_TX_CTRL/bitIndex_reg[12]_i_1_n_4
    SLICE_X5Y12          FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.860     1.987    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[15]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.105     1.578    Inst_UART_TX_CTRL/bitIndex_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/bitIndex_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/bitIndex_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.589     1.472    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Inst_UART_TX_CTRL/bitIndex_reg[27]/Q
                         net (fo=2, routed)           0.117     1.730    Inst_UART_TX_CTRL/bitIndex_reg[27]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  Inst_UART_TX_CTRL/bitIndex_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    Inst_UART_TX_CTRL/bitIndex_reg[24]_i_1_n_4
    SLICE_X5Y15          FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.858     1.985    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[27]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.105     1.577    Inst_UART_TX_CTRL/bitIndex_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FSM_sequential_uartState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_uartState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.596%)  route 0.174ns (45.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  FSM_sequential_uartState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  FSM_sequential_uartState_reg[2]/Q
                         net (fo=16, routed)          0.174     1.785    Inst_UART_TX_CTRL/in0[2]
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.045     1.830 r  Inst_UART_TX_CTRL/FSM_sequential_uartState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    Inst_UART_TX_CTRL_n_1
    SLICE_X8Y10          FDRE                                         r  FSM_sequential_uartState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.834     1.961    CLK_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  FSM_sequential_uartState_reg[2]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.121     1.568    FSM_sequential_uartState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.445    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][7]/Q
                         net (fo=2, routed)           0.118     1.704    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[7]
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    Inst_btn_debounce/sig_cntrs_ary_reg[2][4]_i_1_n_4
    SLICE_X9Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.830     1.957    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][7]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.105     1.550    Inst_btn_debounce/sig_cntrs_ary_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y11      FSM_sequential_uartState_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y10      FSM_sequential_uartState_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y10      FSM_sequential_uartState_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y11      Inst_UART_TX_CTRL/bitIndex_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y11      Inst_UART_TX_CTRL/bitTmr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y13      Inst_UART_TX_CTRL/bitTmr_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y13      Inst_UART_TX_CTRL/bitTmr_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y14      Inst_UART_TX_CTRL/bitTmr_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y11      FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y11     Inst_btn_debounce/sig_cntrs_ary_reg[4][10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y11     Inst_btn_debounce/sig_cntrs_ary_reg[4][11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y12     Inst_btn_debounce/sig_cntrs_ary_reg[4][12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y12     Inst_btn_debounce/sig_cntrs_ary_reg[4][13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y12     Inst_btn_debounce/sig_cntrs_ary_reg[4][14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y12     Inst_btn_debounce/sig_cntrs_ary_reg[4][15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y14      Inst_btn_debounce/sig_cntrs_ary_reg[2][0]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y18      Inst_btn_debounce/sig_cntrs_ary_reg[1][12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y18      Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y18      Inst_btn_debounce/sig_cntrs_ary_reg[1][14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y18      Inst_btn_debounce/sig_cntrs_ary_reg[1][15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y16      Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y23     tmrCntr_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y23     tmrCntr_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y23     tmrCntr_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.828ns (16.622%)  route 4.153ns (83.378%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.109 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.623     5.144    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y56          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]/Q
                         net (fo=59, routed)          1.620     7.220    Inst_vga_ctrl/Inst_MouseCtl/state[4]
    SLICE_X9Y55          LUT4 (Prop_lut4_I3_O)        0.124     7.344 r  Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state[4]_i_3__0/O
                         net (fo=3, routed)           1.029     8.373    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[3]_1
    SLICE_X5Y55          LUT6 (Prop_lut6_I1_O)        0.124     8.497 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=9, routed)           0.712     9.209    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc_reg[1]
    SLICE_X3Y55          LUT2 (Prop_lut2_I0_O)        0.124     9.333 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_1/O
                         net (fo=7, routed)           0.792    10.125    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_6
    SLICE_X1Y54          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.509    14.109    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X1Y54          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[4]/C
                         clock pessimism              0.258    14.367    
                         clock uncertainty           -0.072    14.295    
    SLICE_X1Y54          FDRE (Setup_fdre_C_R)       -0.429    13.866    Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[4]
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  3.741    

Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.828ns (16.622%)  route 4.153ns (83.378%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.109 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.623     5.144    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y56          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]/Q
                         net (fo=59, routed)          1.620     7.220    Inst_vga_ctrl/Inst_MouseCtl/state[4]
    SLICE_X9Y55          LUT4 (Prop_lut4_I3_O)        0.124     7.344 r  Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state[4]_i_3__0/O
                         net (fo=3, routed)           1.029     8.373    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[3]_1
    SLICE_X5Y55          LUT6 (Prop_lut6_I1_O)        0.124     8.497 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=9, routed)           0.712     9.209    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc_reg[1]
    SLICE_X3Y55          LUT2 (Prop_lut2_I0_O)        0.124     9.333 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_1/O
                         net (fo=7, routed)           0.792    10.125    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_6
    SLICE_X1Y54          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.509    14.109    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X1Y54          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[6]/C
                         clock pessimism              0.258    14.367    
                         clock uncertainty           -0.072    14.295    
    SLICE_X1Y54          FDRE (Setup_fdre_C_R)       -0.429    13.866    Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[6]
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  3.741    

Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.828ns (16.622%)  route 4.153ns (83.378%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.109 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.623     5.144    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y56          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]/Q
                         net (fo=59, routed)          1.620     7.220    Inst_vga_ctrl/Inst_MouseCtl/state[4]
    SLICE_X9Y55          LUT4 (Prop_lut4_I3_O)        0.124     7.344 r  Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state[4]_i_3__0/O
                         net (fo=3, routed)           1.029     8.373    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[3]_1
    SLICE_X5Y55          LUT6 (Prop_lut6_I1_O)        0.124     8.497 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=9, routed)           0.712     9.209    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc_reg[1]
    SLICE_X3Y55          LUT2 (Prop_lut2_I0_O)        0.124     9.333 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_1/O
                         net (fo=7, routed)           0.792    10.125    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_6
    SLICE_X1Y54          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.509    14.109    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X1Y54          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[7]/C
                         clock pessimism              0.258    14.367    
                         clock uncertainty           -0.072    14.295    
    SLICE_X1Y54          FDRE (Setup_fdre_C_R)       -0.429    13.866    Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[7]
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  3.741    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 2.649ns (48.709%)  route 2.789ns (51.291%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.108 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.623     5.144    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y54          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          0.805     6.405    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X6Y52          LUT3 (Prop_lut3_I1_O)        0.124     6.529 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.529    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.062 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.062    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.179 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.179    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.502 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.928     8.430    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[9]
    SLICE_X8Y54          LUT2 (Prop_lut2_I1_O)        0.306     8.736 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.736    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.194 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          1.057    10.250    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.332    10.582 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.582    Inst_vga_ctrl/Inst_MouseCtl/x_pos[0]_i_1_n_0
    SLICE_X5Y52          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.508    14.108    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y52          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]/C
                         clock pessimism              0.271    14.379    
                         clock uncertainty           -0.072    14.307    
    SLICE_X5Y52          FDRE (Setup_fdre_C_D)        0.032    14.339    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                         -10.582    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 2.649ns (48.736%)  route 2.786ns (51.264%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.108 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.623     5.144    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y54          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          0.805     6.405    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X6Y52          LUT3 (Prop_lut3_I1_O)        0.124     6.529 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.529    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.062 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.062    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.179 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.179    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.502 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.928     8.430    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[9]
    SLICE_X8Y54          LUT2 (Prop_lut2_I1_O)        0.306     8.736 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.736    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.194 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          1.054    10.247    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.332    10.579 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.579    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_1_n_0
    SLICE_X5Y52          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.508    14.108    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y52          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
                         clock pessimism              0.271    14.379    
                         clock uncertainty           -0.072    14.307    
    SLICE_X5Y52          FDRE (Setup_fdre_C_D)        0.031    14.338    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 2.329ns (43.742%)  route 2.995ns (56.258%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.119 - 9.259 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.624     5.145    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y50          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]/Q
                         net (fo=9, routed)           0.949     6.550    Inst_vga_ctrl/MOUSE_X_POS_REG[0]
    SLICE_X10Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.145 r  Inst_vga_ctrl/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     7.145    Inst_vga_ctrl/i__carry_i_5__2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.460 r  Inst_vga_ctrl/i__carry__0_i_5/O[3]
                         net (fo=1, routed)           0.944     8.405    Inst_vga_ctrl/Inst_MouseDisplay/MOUSE_X_POS_REG_reg[8][3]
    SLICE_X11Y50         LUT2 (Prop_lut2_I1_O)        0.307     8.712 r  Inst_vga_ctrl/Inst_MouseDisplay/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     8.712    Inst_vga_ctrl/Inst_MouseDisplay/i__carry__1_i_4__0_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.244 f  Inst_vga_ctrl/Inst_MouseDisplay/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.102    10.345    Inst_vga_ctrl/Inst_MouseDisplay/_inferred__1/i__carry__1_n_0
    SLICE_X7Y48          LUT5 (Prop_lut5_I3_O)        0.124    10.469 r  Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_i_1/O
                         net (fo=1, routed)           0.000    10.469    Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_i_1_n_0
    SLICE_X7Y48          FDRE                                         r  Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.518    14.119    Inst_vga_ctrl/Inst_MouseDisplay/clk_out1
    SLICE_X7Y48          FDRE                                         r  Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg/C
                         clock pessimism              0.180    14.299    
                         clock uncertainty           -0.072    14.226    
    SLICE_X7Y48          FDRE (Setup_fdre_C_D)        0.029    14.255    Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 2.629ns (49.080%)  route 2.728ns (50.920%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.108 - 9.259 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.624     5.145    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y52          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]/Q
                         net (fo=5, routed)           0.828     6.429    Inst_vga_ctrl/Inst_MouseCtl/x_pos[0]
    SLICE_X6Y52          LUT3 (Prop_lut3_I0_O)        0.124     6.553 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.553    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.066 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.066    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.183    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.506 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.928     8.434    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[9]
    SLICE_X8Y54          LUT2 (Prop_lut2_I1_O)        0.306     8.740 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.740    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.198 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.972    10.169    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X7Y52          LUT5 (Prop_lut5_I3_O)        0.332    10.501 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.501    Inst_vga_ctrl/Inst_MouseCtl/x_pos[5]_i_1_n_0
    SLICE_X7Y52          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.508    14.108    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X7Y52          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]/C
                         clock pessimism              0.271    14.379    
                         clock uncertainty           -0.072    14.307    
    SLICE_X7Y52          FDRE (Setup_fdre_C_D)        0.031    14.338    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 2.629ns (49.117%)  route 2.724ns (50.883%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.108 - 9.259 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.624     5.145    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y52          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]/Q
                         net (fo=5, routed)           0.828     6.429    Inst_vga_ctrl/Inst_MouseCtl/x_pos[0]
    SLICE_X6Y52          LUT3 (Prop_lut3_I0_O)        0.124     6.553 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.553    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.066 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.066    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.183    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.506 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.928     8.434    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[9]
    SLICE_X8Y54          LUT2 (Prop_lut2_I1_O)        0.306     8.740 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.740    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.198 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.968    10.165    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X7Y52          LUT5 (Prop_lut5_I3_O)        0.332    10.497 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.497    Inst_vga_ctrl/Inst_MouseCtl/x_pos[4]_i_1_n_0
    SLICE_X7Y52          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.508    14.108    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X7Y52          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[4]/C
                         clock pessimism              0.271    14.379    
                         clock uncertainty           -0.072    14.307    
    SLICE_X7Y52          FDRE (Setup_fdre_C_D)        0.029    14.336    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 0.828ns (17.336%)  route 3.948ns (82.664%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.109 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.623     5.144    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y56          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]/Q
                         net (fo=59, routed)          1.620     7.220    Inst_vga_ctrl/Inst_MouseCtl/state[4]
    SLICE_X9Y55          LUT4 (Prop_lut4_I3_O)        0.124     7.344 r  Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state[4]_i_3__0/O
                         net (fo=3, routed)           1.029     8.373    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[3]_1
    SLICE_X5Y55          LUT6 (Prop_lut6_I1_O)        0.124     8.497 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=9, routed)           0.712     9.209    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc_reg[1]
    SLICE_X3Y55          LUT2 (Prop_lut2_I0_O)        0.124     9.333 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_1/O
                         net (fo=7, routed)           0.587     9.920    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_6
    SLICE_X2Y54          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.509    14.109    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X2Y54          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[1]/C
                         clock pessimism              0.258    14.367    
                         clock uncertainty           -0.072    14.295    
    SLICE_X2Y54          FDRE (Setup_fdre_C_R)       -0.524    13.771    Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[1]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 0.828ns (17.336%)  route 3.948ns (82.664%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.109 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.623     5.144    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y56          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state_reg[4]/Q
                         net (fo=59, routed)          1.620     7.220    Inst_vga_ctrl/Inst_MouseCtl/state[4]
    SLICE_X9Y55          LUT4 (Prop_lut4_I3_O)        0.124     7.344 r  Inst_vga_ctrl/Inst_MouseCtl/FSM_sequential_state[4]_i_3__0/O
                         net (fo=3, routed)           1.029     8.373    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[3]_1
    SLICE_X5Y55          LUT6 (Prop_lut6_I1_O)        0.124     8.497 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=9, routed)           0.712     9.209    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc_reg[1]
    SLICE_X3Y55          LUT2 (Prop_lut2_I0_O)        0.124     9.333 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_1/O
                         net (fo=7, routed)           0.587     9.920    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_6
    SLICE_X2Y54          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.509    14.109    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X2Y54          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[2]/C
                         clock pessimism              0.258    14.367    
                         clock uncertainty           -0.072    14.295    
    SLICE_X2Y54          FDRE (Setup_fdre_C_R)       -0.524    13.771    Inst_vga_ctrl/Inst_MouseCtl/y_inc_reg[2]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  3.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.290%)  route 0.243ns (59.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.591     1.474    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X6Y53          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[6]/Q
                         net (fo=1, routed)           0.243     1.881    Inst_vga_ctrl/xpos[6]
    SLICE_X6Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.865     1.992    Inst_vga_ctrl/pxl_clk
    SLICE_X6Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[6]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.059     1.807    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.215%)  route 0.254ns (60.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.591     1.474    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X6Y53          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[7]/Q
                         net (fo=1, routed)           0.254     1.892    Inst_vga_ctrl/xpos[7]
    SLICE_X6Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.865     1.992    Inst_vga_ctrl/pxl_clk
    SLICE_X6Y49          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[7]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.052     1.800    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/h_cntr_reg_dly_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.721%)  route 0.283ns (63.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.594     1.477    Inst_vga_ctrl/pxl_clk
    SLICE_X6Y47          FDRE                                         r  Inst_vga_ctrl/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  Inst_vga_ctrl/h_cntr_reg_reg[8]/Q
                         net (fo=10, routed)          0.283     1.924    Inst_vga_ctrl/h_cntr_reg_reg[8]
    SLICE_X6Y50          FDRE                                         r  Inst_vga_ctrl/h_cntr_reg_dly_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.863     1.990    Inst_vga_ctrl/pxl_clk
    SLICE_X6Y50          FDRE                                         r  Inst_vga_ctrl/h_cntr_reg_dly_reg[8]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.063     1.809    Inst_vga_ctrl/h_cntr_reg_dly_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.589     1.472    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X3Y64          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/data_inter_reg/Q
                         net (fo=2, routed)           0.066     1.679    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/data_inter
    SLICE_X2Y64          LUT4 (Prop_lut4_I1_O)        0.045     1.724 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.724    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X2Y64          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.858     1.986    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X2Y64          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
                         clock pessimism             -0.501     1.485    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.121     1.606    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/y_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.980%)  route 0.319ns (66.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.593     1.476    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X2Y53          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  Inst_vga_ctrl/Inst_MouseCtl/y_pos_reg[2]/Q
                         net (fo=5, routed)           0.319     1.959    Inst_vga_ctrl/Inst_MouseCtl/y_pos[2]
    SLICE_X2Y48          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.867     1.994    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X2Y48          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[2]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.090     1.840    Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.775%)  route 0.288ns (69.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.594     1.477    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X1Y52          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.128     1.605 r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[1]/Q
                         net (fo=1, routed)           0.288     1.893    Inst_vga_ctrl/ypos[1]
    SLICE_X1Y48          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.867     1.994    Inst_vga_ctrl/pxl_clk
    SLICE_X1Y48          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[1]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.016     1.766    Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/frame_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.686%)  route 0.077ns (29.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.591     1.474    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X3Y60          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/frame_reg[6]/Q
                         net (fo=3, routed)           0.077     1.692    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[5]
    SLICE_X2Y60          LUT5 (Prop_lut5_I3_O)        0.045     1.737 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.737    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_parity_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.861     1.989    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X2Y60          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_parity_reg/C
                         clock pessimism             -0.502     1.487    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.121     1.608    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/y_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.254%)  route 0.087ns (31.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.593     1.476    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X3Y55          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_vga_ctrl/Inst_MouseCtl/y_sign_reg/Q
                         net (fo=11, routed)          0.087     1.704    Inst_vga_ctrl/Inst_MouseCtl/y_sign
    SLICE_X2Y55          LUT3 (Prop_lut3_I2_O)        0.045     1.749 r  Inst_vga_ctrl/Inst_MouseCtl/y_pos[10]_i_1/O
                         net (fo=1, routed)           0.000     1.749    Inst_vga_ctrl/Inst_MouseCtl/y_pos[10]_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.863     1.991    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X2Y55          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_pos_reg[10]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.121     1.610    Inst_vga_ctrl/Inst_MouseCtl/y_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/y_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.593     1.476    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X3Y55          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_vga_ctrl/Inst_MouseCtl/y_sign_reg/Q
                         net (fo=11, routed)          0.089     1.706    Inst_vga_ctrl/Inst_MouseCtl/y_sign
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.045     1.751 r  Inst_vga_ctrl/Inst_MouseCtl/y_pos[9]_i_1/O
                         net (fo=1, routed)           0.000     1.751    Inst_vga_ctrl/Inst_MouseCtl/y_pos[9]_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.863     1.991    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X2Y55          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_pos_reg[9]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.121     1.610    Inst_vga_ctrl/Inst_MouseCtl/y_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.520%)  route 0.311ns (65.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.565     1.448    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X8Y51          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[1]/Q
                         net (fo=1, routed)           0.311     1.923    Inst_vga_ctrl/xpos[1]
    SLICE_X8Y48          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.837     1.964    Inst_vga_ctrl/pxl_clk
    SLICE_X8Y48          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[1]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.059     1.779    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y63     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y63     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y63     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y62     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y62      Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y60      Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/err_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X0Y60      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X0Y61      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y60      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y60      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y60      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y53      Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y53      Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y54      Inst_vga_ctrl/Inst_MouseCtl/x_sign_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y53      Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y53      Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y53      Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y53      Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y60      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y61      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y60      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y61      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y57      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y61      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y61      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y60      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y61      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y61      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



