	component ftile_xcvr_test is
		port (
			clk_100_clk                                     : in  std_logic                     := 'X';             -- clk
			reset_100_reset_n                               : in  std_logic                     := 'X';             -- reset_n
			clk_50_clk                                      : in  std_logic                     := 'X';             -- clk
			reset_50_reset_n                                : in  std_logic                     := 'X';             -- reset_n
			directphy_f_0_rx_cdr_refclk_link_clk            : in  std_logic                     := 'X';             -- clk
			directphy_f_0_tx_pll_refclk_link_clk            : in  std_logic                     := 'X';             -- clk
			directphy_f_0_system_pll_clk_link_clk           : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- clk
			directphy_f_0_tx_serial_data_tx_serial_data     : out std_logic_vector(0 downto 0);                     -- tx_serial_data
			directphy_f_0_tx_serial_data_n_tx_serial_data_n : out std_logic_vector(0 downto 0);                     -- tx_serial_data_n
			directphy_f_0_rx_serial_data_rx_serial_data     : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- rx_serial_data
			directphy_f_0_rx_serial_data_n_rx_serial_data_n : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- rx_serial_data_n
			mm_bridge_0_s0_waitrequest                      : out std_logic;                                        -- waitrequest
			mm_bridge_0_s0_readdata                         : out std_logic_vector(31 downto 0);                    -- readdata
			mm_bridge_0_s0_readdatavalid                    : out std_logic;                                        -- readdatavalid
			mm_bridge_0_s0_burstcount                       : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- burstcount
			mm_bridge_0_s0_writedata                        : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			mm_bridge_0_s0_address                          : in  std_logic_vector(20 downto 0) := (others => 'X'); -- address
			mm_bridge_0_s0_write                            : in  std_logic                     := 'X';             -- write
			mm_bridge_0_s0_read                             : in  std_logic                     := 'X';             -- read
			mm_bridge_0_s0_byteenable                       : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- byteenable
			mm_bridge_0_s0_debugaccess                      : in  std_logic                     := 'X'              -- debugaccess
		);
	end component ftile_xcvr_test;

