$date
	Sun Oct 23 05:48:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#328046
b1000 &
b1000 %
1$
b1000 !
1"
#328047
0"
#328050
b100 &
b100 %
#328054
b10 &
b10 %
#328058
b1 &
b1 %
1#
#328062
b0 &
0#
b0 %
0$
#1301633
b10001 !
1"
#1301634
b10001 &
b10001 %
1$
#1301635
0"
#1301638
b110100 &
b110100 %
#1301642
b11010 &
b11010 %
#1301646
b1101 &
b1101 %
#1301650
b101000 &
b101000 %
#1301654
b10100 &
b10100 %
#1301658
b1010 &
b1010 %
#1301662
b101 &
b101 %
#1301666
b10000 &
b10000 %
#1301670
b1000 &
b1000 %
#1301674
b100 &
b100 %
#1301678
b10 &
b10 %
#1301682
b1 &
b1 %
1#
#1301686
b0 &
0#
b0 %
0$
#2290676
b1110 !
1"
#2290678
b1110 &
b1110 %
1$
#2290679
0"
#2290682
b111 &
b111 %
#2290686
b10110 &
b10110 %
#2290690
b1011 &
b1011 %
#2290694
b100010 &
b100010 %
#2290698
b10001 &
b10001 %
#2290702
b110100 &
b110100 %
#2290706
b11010 &
b11010 %
#2290710
b1101 &
b1101 %
#2290714
b101000 &
b101000 %
#2290718
b10100 &
b10100 %
#2290722
b1010 &
b1010 %
#2290726
b101 &
b101 %
#2290730
b10000 &
b10000 %
#2290734
b1000 &
b1000 %
#2290738
b100 &
b100 %
#2290742
b10 &
b10 %
#2290746
b1 &
b1 %
1#
#2290750
b0 &
0#
b0 %
0$
#4500012
