Classic Timing Analyzer report for dazmarlah_machine
Wed Nov 01 12:17:26 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From               ; To                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.129 ns                                       ; temp[2]            ; present_st.state_0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.025 ns                                       ; present_st.state_4 ; fifty_out          ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.915 ns                                      ; temp[1]            ; present_st.state_4 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present_st.state_5 ; present_st.state_0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                    ;                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F256C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present_st.state_5 ; present_st.state_0 ; clk        ; clk      ; None                        ; None                      ; 1.482 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present_st.state_2 ; present_st.state_0 ; clk        ; clk      ; None                        ; None                      ; 1.386 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present_st.state_8 ; present_st.state_0 ; clk        ; clk      ; None                        ; None                      ; 1.335 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present_st.state_0 ; present_st.state_0 ; clk        ; clk      ; None                        ; None                      ; 1.305 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present_st.state_3 ; present_st.state_0 ; clk        ; clk      ; None                        ; None                      ; 1.273 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present_st.state_1 ; present_st.state_0 ; clk        ; clk      ; None                        ; None                      ; 1.207 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present_st.state_2 ; present_st.state_5 ; clk        ; clk      ; None                        ; None                      ; 1.080 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present_st.state_0 ; present_st.state_1 ; clk        ; clk      ; None                        ; None                      ; 0.895 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present_st.state_9 ; present_st.state_0 ; clk        ; clk      ; None                        ; None                      ; 0.823 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present_st.state_4 ; present_st.state_1 ; clk        ; clk      ; None                        ; None                      ; 0.646 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present_st.state_3 ; present_st.state_9 ; clk        ; clk      ; None                        ; None                      ; 0.593 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present_st.state_3 ; present_st.state_7 ; clk        ; clk      ; None                        ; None                      ; 0.593 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present_st.state_2 ; present_st.state_4 ; clk        ; clk      ; None                        ; None                      ; 0.592 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present_st.state_3 ; present_st.state_6 ; clk        ; clk      ; None                        ; None                      ; 0.588 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present_st.state_3 ; present_st.state_8 ; clk        ; clk      ; None                        ; None                      ; 0.586 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present_st.state_0 ; present_st.state_3 ; clk        ; clk      ; None                        ; None                      ; 0.586 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present_st.state_0 ; present_st.state_2 ; clk        ; clk      ; None                        ; None                      ; 0.583 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present_st.state_7 ; present_st.state_1 ; clk        ; clk      ; None                        ; None                      ; 0.549 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present_st.state_6 ; present_st.state_5 ; clk        ; clk      ; None                        ; None                      ; 0.546 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------+
; tsu                                                                            ;
+-------+--------------+------------+------------+--------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                 ; To Clock ;
+-------+--------------+------------+------------+--------------------+----------+
; N/A   ; None         ; 5.129 ns   ; temp[2]    ; present_st.state_0 ; clk      ;
; N/A   ; None         ; 4.783 ns   ; temp[2]    ; present_st.state_5 ; clk      ;
; N/A   ; None         ; 4.309 ns   ; temp[2]    ; present_st.state_7 ; clk      ;
; N/A   ; None         ; 4.308 ns   ; temp[2]    ; present_st.state_9 ; clk      ;
; N/A   ; None         ; 4.308 ns   ; temp[2]    ; present_st.state_8 ; clk      ;
; N/A   ; None         ; 4.180 ns   ; twohund_in ; present_st.state_0 ; clk      ;
; N/A   ; None         ; 4.163 ns   ; temp[2]    ; present_st.state_4 ; clk      ;
; N/A   ; None         ; 4.161 ns   ; temp[2]    ; present_st.state_6 ; clk      ;
; N/A   ; None         ; 4.149 ns   ; temp[0]    ; present_st.state_0 ; clk      ;
; N/A   ; None         ; 4.076 ns   ; fifty_in   ; present_st.state_0 ; clk      ;
; N/A   ; None         ; 4.055 ns   ; hund_in    ; present_st.state_0 ; clk      ;
; N/A   ; None         ; 3.987 ns   ; temp[1]    ; present_st.state_0 ; clk      ;
; N/A   ; None         ; 3.852 ns   ; temp[0]    ; present_st.state_5 ; clk      ;
; N/A   ; None         ; 3.656 ns   ; temp[1]    ; present_st.state_5 ; clk      ;
; N/A   ; None         ; 3.494 ns   ; twohund_in ; present_st.state_3 ; clk      ;
; N/A   ; None         ; 3.395 ns   ; fifty_in   ; present_st.state_1 ; clk      ;
; N/A   ; None         ; 3.358 ns   ; fifty_in   ; present_st.state_2 ; clk      ;
; N/A   ; None         ; 3.355 ns   ; temp[0]    ; present_st.state_8 ; clk      ;
; N/A   ; None         ; 3.355 ns   ; fifty_in   ; present_st.state_3 ; clk      ;
; N/A   ; None         ; 3.352 ns   ; temp[0]    ; present_st.state_9 ; clk      ;
; N/A   ; None         ; 3.352 ns   ; temp[0]    ; present_st.state_7 ; clk      ;
; N/A   ; None         ; 3.332 ns   ; hund_in    ; present_st.state_2 ; clk      ;
; N/A   ; None         ; 3.332 ns   ; hund_in    ; present_st.state_3 ; clk      ;
; N/A   ; None         ; 3.163 ns   ; temp[1]    ; present_st.state_9 ; clk      ;
; N/A   ; None         ; 3.147 ns   ; temp[1]    ; present_st.state_8 ; clk      ;
; N/A   ; None         ; 3.146 ns   ; temp[1]    ; present_st.state_7 ; clk      ;
; N/A   ; None         ; 3.145 ns   ; temp[1]    ; present_st.state_4 ; clk      ;
+-------+--------------+------------+------------+--------------------+----------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+--------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From               ; To          ; From Clock ;
+-------+--------------+------------+--------------------+-------------+------------+
; N/A   ; None         ; 8.025 ns   ; present_st.state_4 ; fifty_out   ; clk        ;
; N/A   ; None         ; 7.927 ns   ; present_st.state_7 ; fifty_out   ; clk        ;
; N/A   ; None         ; 7.774 ns   ; present_st.state_5 ; botl_out    ; clk        ;
; N/A   ; None         ; 7.627 ns   ; present_st.state_8 ; botl_out    ; clk        ;
; N/A   ; None         ; 7.510 ns   ; present_st.state_7 ; hund_out    ; clk        ;
; N/A   ; None         ; 7.499 ns   ; present_st.state_1 ; botl_out    ; clk        ;
; N/A   ; None         ; 7.439 ns   ; present_st.state_6 ; hund_out    ; clk        ;
; N/A   ; None         ; 6.309 ns   ; present_st.state_9 ; twohund_out ; clk        ;
+-------+--------------+------------+--------------------+-------------+------------+


+--------------------------------------------------------------------------------------+
; th                                                                                   ;
+---------------+-------------+-----------+------------+--------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                 ; To Clock ;
+---------------+-------------+-----------+------------+--------------------+----------+
; N/A           ; None        ; -2.915 ns ; temp[1]    ; present_st.state_4 ; clk      ;
; N/A           ; None        ; -2.916 ns ; temp[1]    ; present_st.state_7 ; clk      ;
; N/A           ; None        ; -2.917 ns ; temp[1]    ; present_st.state_8 ; clk      ;
; N/A           ; None        ; -2.933 ns ; temp[1]    ; present_st.state_9 ; clk      ;
; N/A           ; None        ; -3.102 ns ; hund_in    ; present_st.state_2 ; clk      ;
; N/A           ; None        ; -3.102 ns ; hund_in    ; present_st.state_3 ; clk      ;
; N/A           ; None        ; -3.122 ns ; temp[0]    ; present_st.state_9 ; clk      ;
; N/A           ; None        ; -3.122 ns ; temp[0]    ; present_st.state_7 ; clk      ;
; N/A           ; None        ; -3.125 ns ; temp[0]    ; present_st.state_8 ; clk      ;
; N/A           ; None        ; -3.125 ns ; fifty_in   ; present_st.state_3 ; clk      ;
; N/A           ; None        ; -3.128 ns ; fifty_in   ; present_st.state_2 ; clk      ;
; N/A           ; None        ; -3.165 ns ; fifty_in   ; present_st.state_1 ; clk      ;
; N/A           ; None        ; -3.264 ns ; twohund_in ; present_st.state_3 ; clk      ;
; N/A           ; None        ; -3.426 ns ; temp[1]    ; present_st.state_5 ; clk      ;
; N/A           ; None        ; -3.622 ns ; temp[0]    ; present_st.state_5 ; clk      ;
; N/A           ; None        ; -3.757 ns ; temp[1]    ; present_st.state_0 ; clk      ;
; N/A           ; None        ; -3.825 ns ; hund_in    ; present_st.state_0 ; clk      ;
; N/A           ; None        ; -3.846 ns ; fifty_in   ; present_st.state_0 ; clk      ;
; N/A           ; None        ; -3.919 ns ; temp[0]    ; present_st.state_0 ; clk      ;
; N/A           ; None        ; -3.931 ns ; temp[2]    ; present_st.state_6 ; clk      ;
; N/A           ; None        ; -3.933 ns ; temp[2]    ; present_st.state_4 ; clk      ;
; N/A           ; None        ; -3.950 ns ; twohund_in ; present_st.state_0 ; clk      ;
; N/A           ; None        ; -4.078 ns ; temp[2]    ; present_st.state_9 ; clk      ;
; N/A           ; None        ; -4.078 ns ; temp[2]    ; present_st.state_8 ; clk      ;
; N/A           ; None        ; -4.079 ns ; temp[2]    ; present_st.state_7 ; clk      ;
; N/A           ; None        ; -4.553 ns ; temp[2]    ; present_st.state_5 ; clk      ;
; N/A           ; None        ; -4.899 ns ; temp[2]    ; present_st.state_0 ; clk      ;
+---------------+-------------+-----------+------------+--------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Nov 01 12:17:26 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jermy_vending_machine -c dazmarlah_machine --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "present_st.state_5" and destination register "present_st.state_0"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.482 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y19_N21; Fanout = 1; REG Node = 'present_st.state_5'
            Info: 2: + IC(0.334 ns) + CELL(0.398 ns) = 0.732 ns; Loc. = LCCOMB_X1_Y19_N0; Fanout = 2; COMB Node = 'WideOr0~0'
            Info: 3: + IC(0.250 ns) + CELL(0.416 ns) = 1.398 ns; Loc. = LCCOMB_X1_Y19_N6; Fanout = 1; COMB Node = 'Selector0~3'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.482 ns; Loc. = LCFF_X1_Y19_N7; Fanout = 4; REG Node = 'present_st.state_0'
            Info: Total cell delay = 0.898 ns ( 60.59 % )
            Info: Total interconnect delay = 0.584 ns ( 39.41 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.620 ns
                Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.177 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.906 ns) + CELL(0.537 ns) = 2.620 ns; Loc. = LCFF_X1_Y19_N7; Fanout = 4; REG Node = 'present_st.state_0'
                Info: Total cell delay = 1.496 ns ( 57.10 % )
                Info: Total interconnect delay = 1.124 ns ( 42.90 % )
            Info: - Longest clock path from clock "clk" to source register is 2.620 ns
                Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.177 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.906 ns) + CELL(0.537 ns) = 2.620 ns; Loc. = LCFF_X1_Y19_N21; Fanout = 1; REG Node = 'present_st.state_5'
                Info: Total cell delay = 1.496 ns ( 57.10 % )
                Info: Total interconnect delay = 1.124 ns ( 42.90 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "present_st.state_0" (data pin = "temp[2]", clock pin = "clk") is 5.129 ns
    Info: + Longest pin to register delay is 7.785 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_P4; Fanout = 7; PIN Node = 'temp[2]'
        Info: 2: + IC(5.659 ns) + CELL(0.437 ns) = 6.906 ns; Loc. = LCCOMB_X1_Y19_N28; Fanout = 1; COMB Node = 'Selector0~1'
        Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 7.302 ns; Loc. = LCCOMB_X1_Y19_N22; Fanout = 1; COMB Node = 'Selector0~2'
        Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 7.701 ns; Loc. = LCCOMB_X1_Y19_N6; Fanout = 1; COMB Node = 'Selector0~3'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.785 ns; Loc. = LCFF_X1_Y19_N7; Fanout = 4; REG Node = 'present_st.state_0'
        Info: Total cell delay = 1.631 ns ( 20.95 % )
        Info: Total interconnect delay = 6.154 ns ( 79.05 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.620 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.177 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.906 ns) + CELL(0.537 ns) = 2.620 ns; Loc. = LCFF_X1_Y19_N7; Fanout = 4; REG Node = 'present_st.state_0'
        Info: Total cell delay = 1.496 ns ( 57.10 % )
        Info: Total interconnect delay = 1.124 ns ( 42.90 % )
Info: tco from clock "clk" to destination pin "fifty_out" through register "present_st.state_4" is 8.025 ns
    Info: + Longest clock path from clock "clk" to source register is 2.620 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.177 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.906 ns) + CELL(0.537 ns) = 2.620 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 2; REG Node = 'present_st.state_4'
        Info: Total cell delay = 1.496 ns ( 57.10 % )
        Info: Total interconnect delay = 1.124 ns ( 42.90 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.155 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 2; REG Node = 'present_st.state_4'
        Info: 2: + IC(0.324 ns) + CELL(0.242 ns) = 0.566 ns; Loc. = LCCOMB_X1_Y19_N4; Fanout = 1; COMB Node = 'fifty_out~2'
        Info: 3: + IC(1.831 ns) + CELL(2.758 ns) = 5.155 ns; Loc. = PIN_P5; Fanout = 0; PIN Node = 'fifty_out'
        Info: Total cell delay = 3.000 ns ( 58.20 % )
        Info: Total interconnect delay = 2.155 ns ( 41.80 % )
Info: th for register "present_st.state_4" (data pin = "temp[1]", clock pin = "clk") is -2.915 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.620 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.177 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.906 ns) + CELL(0.537 ns) = 2.620 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 2; REG Node = 'present_st.state_4'
        Info: Total cell delay = 1.496 ns ( 57.10 % )
        Info: Total interconnect delay = 1.124 ns ( 42.90 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 5.801 ns
        Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_G4; Fanout = 6; PIN Node = 'temp[1]'
        Info: 2: + IC(4.524 ns) + CELL(0.371 ns) = 5.717 ns; Loc. = LCCOMB_X1_Y19_N24; Fanout = 1; COMB Node = 'next_state.state_4~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.801 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 2; REG Node = 'present_st.state_4'
        Info: Total cell delay = 1.277 ns ( 22.01 % )
        Info: Total interconnect delay = 4.524 ns ( 77.99 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Wed Nov 01 12:17:26 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


