Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Oct 23 20:54:30 2019
| Host         : rootie-ThinkPad-X1 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file risc16System_wrapper_timing_summary_routed.rpt -pb risc16System_wrapper_timing_summary_routed.pb -rpx risc16System_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : risc16System_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 49 register/latch pins with no clock driven by root clock pin: BTND (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: BTNU (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: clk_sel[0] (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: clk_sel[1] (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: extern_clk (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[0][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[0][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[0][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[100][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[100][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[100][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[101][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[101][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[101][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[102][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[102][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[102][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[103][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[103][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[103][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[104][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[104][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[104][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[105][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[105][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[105][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[106][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[106][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[106][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[107][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[107][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[107][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[108][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[108][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[108][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[109][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[109][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[109][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[10][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[10][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[10][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[110][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[110][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[110][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[111][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[111][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[111][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[112][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[112][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[112][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[113][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[113][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[113][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[114][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[114][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[114][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[115][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[115][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[115][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[116][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[116][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[116][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[117][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[117][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[117][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[118][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[118][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[118][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[119][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[119][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[119][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[11][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[11][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[11][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[120][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[120][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[120][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[121][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[121][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[121][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[122][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[122][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[122][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[123][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[123][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[123][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[124][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[124][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[124][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[125][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[125][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[125][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[126][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[126][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[126][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[127][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[127][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[127][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[128][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[128][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[128][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[129][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[129][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[129][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[12][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[12][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[12][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[130][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[130][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[130][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[131][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[131][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[131][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[132][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[132][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[132][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[133][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[133][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[133][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[134][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[134][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[134][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[135][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[135][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[135][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[136][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[136][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[136][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[137][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[137][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[137][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[138][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[138][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[138][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[139][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[139][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[139][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[13][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[13][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[13][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[140][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[140][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[140][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[141][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[141][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[141][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[142][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[142][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[142][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[143][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[143][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[143][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[144][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[144][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[144][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[145][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[145][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[145][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[146][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[146][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[146][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[147][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[147][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[147][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[148][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[148][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[148][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[149][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[149][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[149][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[14][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[14][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[14][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[150][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[150][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[150][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[151][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[151][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[151][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[152][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[152][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[152][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[153][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[153][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[153][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[154][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[154][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[154][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[155][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[155][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[155][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[156][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[156][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[156][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[157][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[157][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[157][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[158][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[158][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[158][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[159][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[159][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[159][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[15][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[15][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[15][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[160][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[160][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[160][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[161][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[161][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[161][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[162][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[162][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[162][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[163][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[163][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[163][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[164][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[164][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[164][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[165][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[165][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[165][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[166][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[166][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[166][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[167][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[167][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[167][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[168][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[168][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[168][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[169][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[169][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[169][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[16][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[16][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[16][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[170][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[170][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[170][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[171][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[171][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[171][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[172][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[172][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[172][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[173][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[173][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[173][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[174][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[174][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[174][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[175][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[175][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[175][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[176][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[176][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[176][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[177][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[177][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[177][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[178][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[178][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[178][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[179][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[179][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[179][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[17][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[17][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[17][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[180][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[180][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[180][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[181][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[181][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[181][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[182][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[182][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[182][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[183][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[183][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[183][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[184][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[184][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[184][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[185][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[185][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[185][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[186][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[186][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[186][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[187][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[187][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[187][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[188][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[188][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[188][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[189][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[189][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[189][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[18][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[18][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[18][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[190][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[190][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[190][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[191][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[191][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[191][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[192][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[192][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[192][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[193][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[193][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[193][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[194][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[194][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[194][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[195][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[195][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[195][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[196][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[196][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[196][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[197][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[197][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[197][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[198][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[198][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[198][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[199][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[199][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[199][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[19][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[19][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[19][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[1][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[1][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[1][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[200][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[200][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[200][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[201][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[201][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[201][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[202][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[202][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[202][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[203][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[203][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[203][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[204][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[204][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[204][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[205][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[205][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[205][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[206][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[206][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[206][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[207][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[207][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[207][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[208][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[208][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[208][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[209][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[209][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[209][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[20][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[20][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[20][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[210][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[210][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[210][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[211][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[211][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[211][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[212][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[212][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[212][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[213][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[213][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[213][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[214][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[214][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[214][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[215][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[215][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[215][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[216][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[216][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[216][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[217][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[217][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[217][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[218][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[218][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[218][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[219][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[219][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[219][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[21][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[21][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[21][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[220][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[220][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[220][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[221][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[221][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[221][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[222][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[222][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[222][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[223][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[223][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[223][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[224][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[224][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[224][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[225][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[225][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[225][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[226][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[226][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[226][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[227][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[227][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[227][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[228][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[228][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[228][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[229][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[229][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[229][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[22][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[22][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[22][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[230][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[230][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[230][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[231][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[231][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[231][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[232][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[232][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[232][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[233][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[233][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[233][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[234][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[234][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[234][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[235][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[235][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[235][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[236][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[236][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[236][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[237][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[237][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[237][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[238][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[238][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[238][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[239][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[239][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[239][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[240][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[240][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[240][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[241][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[241][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[241][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[242][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[242][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[242][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[243][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[243][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[243][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[244][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[244][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[244][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[245][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[245][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[245][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[246][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[246][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[246][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[247][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[247][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[247][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[248][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[248][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[248][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[249][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[249][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[249][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[24][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[24][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[24][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[250][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[250][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[250][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[251][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[251][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[251][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[252][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[252][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[252][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[253][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[253][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[253][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[254][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[254][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[254][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[25][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[25][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[25][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[26][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[26][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[26][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[27][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[27][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[27][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[28][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[28][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[28][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[29][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[29][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[29][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[2][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[2][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[2][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[30][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[30][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[30][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[31][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[31][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[31][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[32][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[32][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[32][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[33][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[33][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[33][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[34][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[34][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[34][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[35][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[35][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[35][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[36][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[36][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[36][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[37][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[37][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[37][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[38][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[38][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[38][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[39][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[39][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[39][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[3][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[3][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[3][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[40][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[40][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[40][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[41][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[41][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[41][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[42][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[42][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[42][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[43][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[43][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[43][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[44][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[44][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[44][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[45][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[45][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[45][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[46][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[46][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[46][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[47][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[47][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[47][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[48][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[48][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[48][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[49][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[49][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[49][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[4][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[4][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[4][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[50][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[50][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[50][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[51][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[51][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[51][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[52][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[52][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[52][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[53][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[53][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[53][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[54][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[54][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[54][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[55][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[55][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[55][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[56][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[56][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[56][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[57][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[57][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[57][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[58][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[58][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[58][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[59][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[59][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[59][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[5][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[5][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[5][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[60][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[60][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[60][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[61][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[61][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[61][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[62][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[62][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[62][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[64][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[64][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[64][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[65][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[65][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[65][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[66][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[66][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[66][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[67][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[67][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[67][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[68][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[68][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[68][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[69][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[69][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[69][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[6][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[6][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[6][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[70][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[70][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[70][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[71][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[71][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[71][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[72][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[72][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[72][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[73][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[73][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[73][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[74][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[74][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[74][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[75][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[75][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[75][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[76][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[76][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[76][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[77][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[77][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[77][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[78][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[78][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[78][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[79][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[79][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[79][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[7][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[7][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[7][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[80][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[80][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[80][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[81][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[81][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[81][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[82][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[82][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[82][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[83][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[83][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[83][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[84][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[84][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[84][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[85][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[85][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[85][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[86][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[86][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[86][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[87][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[87][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[87][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[88][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[88][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[88][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[89][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[89][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[89][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[8][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[8][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[8][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[90][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[90][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[90][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[91][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[91][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[91][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[92][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[92][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[92][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[93][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[93][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[93][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[94][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[94][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[94][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[95][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[95][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[95][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[96][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[96][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[96][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[97][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[97][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[97][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[98][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[98][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[98][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[99][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[99][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[99][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[9][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[9][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[9][15]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[7]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[8]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[9]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[0]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[1]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[2]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[3]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[4]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[5]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[6]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 375 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.600        0.000                      0                10051        0.136        0.000                      0                10051        3.000        0.000                       0                  5062  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                             ------------         ----------      --------------
risc16System_i/Clocks/CLK_5MHz/inst/clk_in1       {0.000 5.000}        10.000          100.000         
  clk_out1_risc16System_clk_wiz_0_0               {0.000 100.000}      200.000         5.000           
  clkfbout_risc16System_clk_wiz_0_0               {0.000 25.000}       50.000          20.000          
risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_risc16System_clk_wiz_0_1               {0.000 20.000}       40.000          25.000          
  clkfbout_risc16System_clk_wiz_0_1               {0.000 5.000}        10.000          100.000         
sys_clk_pin                                       {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
risc16System_i/Clocks/CLK_5MHz/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_risc16System_clk_wiz_0_0                   197.274        0.000                      0                   10        0.230        0.000                      0                   10       13.360        0.000                       0                    12  
  clkfbout_risc16System_clk_wiz_0_0                                                                                                                                                                47.845        0.000                       0                     3  
risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_risc16System_clk_wiz_0_1                    32.167        0.000                      0                 1635        0.174        0.000                      0                 1635       19.500        0.000                       0                   815  
  clkfbout_risc16System_clk_wiz_0_1                                                                                                                                                                 7.845        0.000                       0                     3  
sys_clk_pin                                             0.600        0.000                      0                 8406        0.136        0.000                      0                 8406        4.500        0.000                       0                  4227  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
  To Clock:  risc16System_i/Clocks/CLK_5MHz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { risc16System_i/Clocks/CLK_5MHz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_risc16System_clk_wiz_0_0
  To Clock:  clk_out1_risc16System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      197.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.274ns  (required time - arrival time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.704ns (29.184%)  route 1.708ns (70.816%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 201.598 - 200.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.716     1.718    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     2.174 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/Q
                         net (fo=4, routed)           0.884     3.059    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[3]
    SLICE_X0Y84          LUT6 (Prop_lut6_I1_O)        0.124     3.183 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[9]_i_2/O
                         net (fo=4, routed)           0.824     4.007    risc16System_i/Clocks/clk_div_by_10/inst/clk_count[9]_i_2_n_0
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.124     4.131 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[6]_i_1/O
                         net (fo=1, routed)           0.000     4.131    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[6]
    SLICE_X0Y83          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.595   201.598    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y83          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/C
                         clock pessimism              0.095   201.693    
                         clock uncertainty           -0.318   201.376    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.029   201.405    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                        201.405    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                197.274    

Slack (MET) :             197.292ns  (required time - arrival time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.732ns (29.996%)  route 1.708ns (70.004%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 201.598 - 200.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.716     1.718    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     2.174 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/Q
                         net (fo=4, routed)           0.884     3.059    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[3]
    SLICE_X0Y84          LUT6 (Prop_lut6_I1_O)        0.124     3.183 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[9]_i_2/O
                         net (fo=4, routed)           0.824     4.007    risc16System_i/Clocks/clk_div_by_10/inst/clk_count[9]_i_2_n_0
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.152     4.159 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[7]_i_1/O
                         net (fo=1, routed)           0.000     4.159    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[7]
    SLICE_X0Y83          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.595   201.598    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y83          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/C
                         clock pessimism              0.095   201.693    
                         clock uncertainty           -0.318   201.376    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.075   201.451    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                        201.451    
                         arrival time                          -4.159    
  -------------------------------------------------------------------
                         slack                                197.292    

Slack (MET) :             197.328ns  (required time - arrival time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.704ns (29.825%)  route 1.656ns (70.175%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 201.598 - 200.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.716     1.718    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     2.174 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/Q
                         net (fo=4, routed)           0.884     3.059    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[3]
    SLICE_X0Y84          LUT6 (Prop_lut6_I1_O)        0.124     3.183 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[9]_i_2/O
                         net (fo=4, routed)           0.772     3.955    risc16System_i/Clocks/clk_div_by_10/inst/clk_count[9]_i_2_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.124     4.079 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[8]_i_1/O
                         net (fo=1, routed)           0.000     4.079    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[8]
    SLICE_X0Y83          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.595   201.598    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y83          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[8]/C
                         clock pessimism              0.095   201.693    
                         clock uncertainty           -0.318   201.376    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.031   201.407    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                        201.407    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                197.328    

Slack (MET) :             197.346ns  (required time - arrival time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.730ns (30.590%)  route 1.656ns (69.410%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 201.598 - 200.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.716     1.718    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     2.174 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/Q
                         net (fo=4, routed)           0.884     3.059    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[3]
    SLICE_X0Y84          LUT6 (Prop_lut6_I1_O)        0.124     3.183 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[9]_i_2/O
                         net (fo=4, routed)           0.772     3.955    risc16System_i/Clocks/clk_div_by_10/inst/clk_count[9]_i_2_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I1_O)        0.150     4.105 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[9]_i_1/O
                         net (fo=1, routed)           0.000     4.105    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[9]
    SLICE_X0Y83          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.595   201.598    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y83          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[9]/C
                         clock pessimism              0.095   201.693    
                         clock uncertainty           -0.318   201.376    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.075   201.451    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                        201.451    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                197.346    

Slack (MET) :             198.096ns  (required time - arrival time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.718ns (44.384%)  route 0.900ns (55.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 201.599 - 200.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.716     1.718    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.419     2.137 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.900     3.037    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[2]
    SLICE_X0Y84          LUT6 (Prop_lut6_I3_O)        0.299     3.336 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     3.336    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[5]
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.596   201.599    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[5]/C
                         clock pessimism              0.119   201.718    
                         clock uncertainty           -0.318   201.401    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.031   201.432    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                        201.432    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                198.096    

Slack (MET) :             198.125ns  (required time - arrival time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.746ns (45.711%)  route 0.886ns (54.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 201.599 - 200.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.716     1.718    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.419     2.137 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.886     3.023    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[2]
    SLICE_X0Y84          LUT3 (Prop_lut3_I2_O)        0.327     3.350 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     3.350    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[2]
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.596   201.599    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/C
                         clock pessimism              0.119   201.718    
                         clock uncertainty           -0.318   201.401    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.075   201.476    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                        201.476    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                198.125    

Slack (MET) :             198.310ns  (required time - arrival time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.743ns (51.342%)  route 0.704ns (48.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 201.599 - 200.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.716     1.718    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.419     2.137 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/Q
                         net (fo=3, routed)           0.704     2.842    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[4]
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.324     3.166 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     3.166    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[4]
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.596   201.599    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/C
                         clock pessimism              0.119   201.718    
                         clock uncertainty           -0.318   201.401    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.075   201.476    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                        201.476    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                198.310    

Slack (MET) :             198.324ns  (required time - arrival time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.580ns (41.796%)  route 0.808ns (58.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 201.599 - 200.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.716     1.718    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     2.174 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.808     2.982    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[1]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.124     3.106 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.106    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[1]
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.596   201.599    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
                         clock pessimism              0.119   201.718    
                         clock uncertainty           -0.318   201.401    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.029   201.430    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                        201.430    
                         arrival time                          -3.106    
  -------------------------------------------------------------------
                         slack                                198.324    

Slack (MET) :             198.337ns  (required time - arrival time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.580ns (42.137%)  route 0.796ns (57.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 201.599 - 200.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.716     1.718    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     2.174 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.796     2.971    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[1]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.124     3.095 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     3.095    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[3]
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.596   201.599    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
                         clock pessimism              0.119   201.718    
                         clock uncertainty           -0.318   201.401    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.031   201.432    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                        201.432    
                         arrival time                          -3.095    
  -------------------------------------------------------------------
                         slack                                198.337    

Slack (MET) :             198.597ns  (required time - arrival time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.580ns (52.071%)  route 0.534ns (47.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 201.600 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.718     1.720    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y85          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     2.176 f  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.534     2.710    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[0]
    SLICE_X0Y85          LUT1 (Prop_lut1_I0_O)        0.124     2.834 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.834    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[0]
    SLICE_X0Y85          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.597   201.600    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y85          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
                         clock pessimism              0.120   201.720    
                         clock uncertainty           -0.318   201.403    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.029   201.432    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                        201.432    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                198.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.316%)  route 0.150ns (44.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.598     0.600    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y85          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.150     0.891    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[0]
    SLICE_X0Y84          LUT6 (Prop_lut6_I2_O)        0.045     0.936 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.936    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[5]
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.869     0.871    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[5]/C
                         clock pessimism             -0.257     0.614    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.092     0.706    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.294%)  route 0.187ns (49.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.598     0.600    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y85          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.187     0.927    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[0]
    SLICE_X0Y84          LUT3 (Prop_lut3_I0_O)        0.048     0.975 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.975    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[2]
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.869     0.871    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/C
                         clock pessimism             -0.257     0.614    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.107     0.721    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.894%)  route 0.187ns (50.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.598     0.600    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y85          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.187     0.927    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[0]
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.045     0.972 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.972    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[1]
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.869     0.871    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
                         clock pessimism             -0.257     0.614    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.091     0.705    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.598     0.600    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y85          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     0.741 f  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.197     0.937    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[0]
    SLICE_X0Y85          LUT1 (Prop_lut1_I0_O)        0.045     0.982 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.982    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[0]
    SLICE_X0Y85          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.870     0.872    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y85          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
                         clock pessimism             -0.272     0.600    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.091     0.691    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.197%)  route 0.173ns (42.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.597     0.599    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y83          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.128     0.727 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/Q
                         net (fo=3, routed)           0.173     0.899    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[7]
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.103     1.002 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.002    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[9]
    SLICE_X0Y83          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.868     0.870    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y83          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[9]/C
                         clock pessimism             -0.271     0.599    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.107     0.706    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.769%)  route 0.173ns (43.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.597     0.599    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y83          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.128     0.727 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/Q
                         net (fo=3, routed)           0.173     0.899    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[7]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.099     0.998 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.998    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[8]
    SLICE_X0Y83          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.868     0.870    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y83          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[8]/C
                         clock pessimism             -0.271     0.599    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.092     0.691    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.184ns (42.590%)  route 0.248ns (57.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.598     0.600    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y85          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.248     0.989    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[0]
    SLICE_X0Y84          LUT5 (Prop_lut5_I1_O)        0.043     1.032 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.032    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[4]
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.869     0.871    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/C
                         clock pessimism             -0.257     0.614    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.107     0.721    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.855%)  route 0.248ns (57.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.598     0.600    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y85          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.248     0.989    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[0]
    SLICE_X0Y84          LUT4 (Prop_lut4_I1_O)        0.045     1.034 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.034    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[3]
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.869     0.871    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y84          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
                         clock pessimism             -0.257     0.614    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.092     0.706    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.226ns (43.453%)  route 0.294ns (56.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.597     0.599    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y83          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.128     0.727 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/Q
                         net (fo=3, routed)           0.294     1.021    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[7]
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.098     1.119 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.119    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[7]
    SLICE_X0Y83          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.868     0.870    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y83          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/C
                         clock pessimism             -0.271     0.599    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.107     0.706    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.684%)  route 0.462ns (71.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.597     0.599    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y83          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/Q
                         net (fo=4, routed)           0.462     1.202    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[6]
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.045     1.247 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.247    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[6]
    SLICE_X0Y83          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.868     0.870    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X0Y83          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/C
                         clock pessimism             -0.271     0.599    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.091     0.690    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.557    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_risc16System_clk_wiz_0_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y85      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y84      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y84      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y84      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y84      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y84      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y83      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y83      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y84      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y84      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y84      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y84      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y84      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y83      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y83      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y83      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y83      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y83      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y83      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y83      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y83      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y84      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y84      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y84      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y84      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_risc16System_clk_wiz_0_0
  To Clock:  clkfbout_risc16System_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_risc16System_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    risc16System_i/Clocks/CLK_5MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
  To Clock:  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_risc16System_clk_wiz_0_1
  To Clock:  clk_out1_risc16System_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.167ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/c_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/px_map_reg[34][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 0.828ns (11.051%)  route 6.665ns (88.949%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 41.680 - 40.000 ) 
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         1.802     1.804    risc16System_i/vga_0/inst/clk
    SLICE_X11Y171        FDRE                                         r  risc16System_i/vga_0/inst/c_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y171        FDRE (Prop_fdre_C_Q)         0.456     2.260 f  risc16System_i/vga_0/inst/c_div_reg[3]/Q
                         net (fo=2, routed)           0.692     2.953    risc16System_i/vga_0/inst/c_div_reg[3]
    SLICE_X10Y171        LUT5 (Prop_lut5_I1_O)        0.124     3.077 r  risc16System_i/vga_0/inst/px_map[47][16]_i_5/O
                         net (fo=1, routed)           0.812     3.889    risc16System_i/vga_0/inst/px_map[47][16]_i_5_n_0
    SLICE_X10Y172        LUT5 (Prop_lut5_I0_O)        0.124     4.013 f  risc16System_i/vga_0/inst/px_map[47][16]_i_4/O
                         net (fo=1, routed)           0.483     4.496    risc16System_i/vga_0/inst/px_map[47][16]_i_4_n_0
    SLICE_X10Y172        LUT6 (Prop_lut6_I5_O)        0.124     4.620 r  risc16System_i/vga_0/inst/px_map[47][16]_i_1/O
                         net (fo=751, routed)         4.677     9.297    risc16System_i/vga_0/inst/sel
    SLICE_X23Y182        FDRE                                         r  risc16System_i/vga_0/inst/px_map_reg[34][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         1.677    41.680    risc16System_i/vga_0/inst/clk
    SLICE_X23Y182        FDRE                                         r  risc16System_i/vga_0/inst/px_map_reg[34][1]/C
                         clock pessimism              0.086    41.766    
                         clock uncertainty           -0.098    41.669    
    SLICE_X23Y182        FDRE (Setup_fdre_C_CE)      -0.205    41.464    risc16System_i/vga_0/inst/px_map_reg[34][1]
  -------------------------------------------------------------------
                         required time                         41.464    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                 32.167    

Slack (MET) :             32.167ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/c_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/px_map_reg[34][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 0.828ns (11.051%)  route 6.665ns (88.949%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 41.680 - 40.000 ) 
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         1.802     1.804    risc16System_i/vga_0/inst/clk
    SLICE_X11Y171        FDRE                                         r  risc16System_i/vga_0/inst/c_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y171        FDRE (Prop_fdre_C_Q)         0.456     2.260 f  risc16System_i/vga_0/inst/c_div_reg[3]/Q
                         net (fo=2, routed)           0.692     2.953    risc16System_i/vga_0/inst/c_div_reg[3]
    SLICE_X10Y171        LUT5 (Prop_lut5_I1_O)        0.124     3.077 r  risc16System_i/vga_0/inst/px_map[47][16]_i_5/O
                         net (fo=1, routed)           0.812     3.889    risc16System_i/vga_0/inst/px_map[47][16]_i_5_n_0
    SLICE_X10Y172        LUT5 (Prop_lut5_I0_O)        0.124     4.013 f  risc16System_i/vga_0/inst/px_map[47][16]_i_4/O
                         net (fo=1, routed)           0.483     4.496    risc16System_i/vga_0/inst/px_map[47][16]_i_4_n_0
    SLICE_X10Y172        LUT6 (Prop_lut6_I5_O)        0.124     4.620 r  risc16System_i/vga_0/inst/px_map[47][16]_i_1/O
                         net (fo=751, routed)         4.677     9.297    risc16System_i/vga_0/inst/sel
    SLICE_X23Y182        FDRE                                         r  risc16System_i/vga_0/inst/px_map_reg[34][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         1.677    41.680    risc16System_i/vga_0/inst/clk
    SLICE_X23Y182        FDRE                                         r  risc16System_i/vga_0/inst/px_map_reg[34][2]/C
                         clock pessimism              0.086    41.766    
                         clock uncertainty           -0.098    41.669    
    SLICE_X23Y182        FDRE (Setup_fdre_C_CE)      -0.205    41.464    risc16System_i/vga_0/inst/px_map_reg[34][2]
  -------------------------------------------------------------------
                         required time                         41.464    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                 32.167    

Slack (MET) :             32.167ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/c_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/px_map_reg[34][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 0.828ns (11.051%)  route 6.665ns (88.949%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 41.680 - 40.000 ) 
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         1.802     1.804    risc16System_i/vga_0/inst/clk
    SLICE_X11Y171        FDRE                                         r  risc16System_i/vga_0/inst/c_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y171        FDRE (Prop_fdre_C_Q)         0.456     2.260 f  risc16System_i/vga_0/inst/c_div_reg[3]/Q
                         net (fo=2, routed)           0.692     2.953    risc16System_i/vga_0/inst/c_div_reg[3]
    SLICE_X10Y171        LUT5 (Prop_lut5_I1_O)        0.124     3.077 r  risc16System_i/vga_0/inst/px_map[47][16]_i_5/O
                         net (fo=1, routed)           0.812     3.889    risc16System_i/vga_0/inst/px_map[47][16]_i_5_n_0
    SLICE_X10Y172        LUT5 (Prop_lut5_I0_O)        0.124     4.013 f  risc16System_i/vga_0/inst/px_map[47][16]_i_4/O
                         net (fo=1, routed)           0.483     4.496    risc16System_i/vga_0/inst/px_map[47][16]_i_4_n_0
    SLICE_X10Y172        LUT6 (Prop_lut6_I5_O)        0.124     4.620 r  risc16System_i/vga_0/inst/px_map[47][16]_i_1/O
                         net (fo=751, routed)         4.677     9.297    risc16System_i/vga_0/inst/sel
    SLICE_X23Y182        FDRE                                         r  risc16System_i/vga_0/inst/px_map_reg[34][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         1.677    41.680    risc16System_i/vga_0/inst/clk
    SLICE_X23Y182        FDRE                                         r  risc16System_i/vga_0/inst/px_map_reg[34][3]/C
                         clock pessimism              0.086    41.766    
                         clock uncertainty           -0.098    41.669    
    SLICE_X23Y182        FDRE (Setup_fdre_C_CE)      -0.205    41.464    risc16System_i/vga_0/inst/px_map_reg[34][3]
  -------------------------------------------------------------------
                         required time                         41.464    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                 32.167    

Slack (MET) :             32.174ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/c_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/px_map_reg[44][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.485ns  (logic 0.828ns (11.061%)  route 6.657ns (88.939%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 41.680 - 40.000 ) 
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         1.802     1.804    risc16System_i/vga_0/inst/clk
    SLICE_X11Y171        FDRE                                         r  risc16System_i/vga_0/inst/c_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y171        FDRE (Prop_fdre_C_Q)         0.456     2.260 f  risc16System_i/vga_0/inst/c_div_reg[3]/Q
                         net (fo=2, routed)           0.692     2.953    risc16System_i/vga_0/inst/c_div_reg[3]
    SLICE_X10Y171        LUT5 (Prop_lut5_I1_O)        0.124     3.077 r  risc16System_i/vga_0/inst/px_map[47][16]_i_5/O
                         net (fo=1, routed)           0.812     3.889    risc16System_i/vga_0/inst/px_map[47][16]_i_5_n_0
    SLICE_X10Y172        LUT5 (Prop_lut5_I0_O)        0.124     4.013 f  risc16System_i/vga_0/inst/px_map[47][16]_i_4/O
                         net (fo=1, routed)           0.483     4.496    risc16System_i/vga_0/inst/px_map[47][16]_i_4_n_0
    SLICE_X10Y172        LUT6 (Prop_lut6_I5_O)        0.124     4.620 r  risc16System_i/vga_0/inst/px_map[47][16]_i_1/O
                         net (fo=751, routed)         4.670     9.290    risc16System_i/vga_0/inst/sel
    SLICE_X21Y182        FDRE                                         r  risc16System_i/vga_0/inst/px_map_reg[44][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         1.677    41.680    risc16System_i/vga_0/inst/clk
    SLICE_X21Y182        FDRE                                         r  risc16System_i/vga_0/inst/px_map_reg[44][2]/C
                         clock pessimism              0.086    41.766    
                         clock uncertainty           -0.098    41.669    
    SLICE_X21Y182        FDRE (Setup_fdre_C_CE)      -0.205    41.464    risc16System_i/vga_0/inst/px_map_reg[44][2]
  -------------------------------------------------------------------
                         required time                         41.464    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                 32.174    

Slack (MET) :             32.174ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/c_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/px_map_reg[44][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.485ns  (logic 0.828ns (11.061%)  route 6.657ns (88.939%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 41.680 - 40.000 ) 
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         1.802     1.804    risc16System_i/vga_0/inst/clk
    SLICE_X11Y171        FDRE                                         r  risc16System_i/vga_0/inst/c_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y171        FDRE (Prop_fdre_C_Q)         0.456     2.260 f  risc16System_i/vga_0/inst/c_div_reg[3]/Q
                         net (fo=2, routed)           0.692     2.953    risc16System_i/vga_0/inst/c_div_reg[3]
    SLICE_X10Y171        LUT5 (Prop_lut5_I1_O)        0.124     3.077 r  risc16System_i/vga_0/inst/px_map[47][16]_i_5/O
                         net (fo=1, routed)           0.812     3.889    risc16System_i/vga_0/inst/px_map[47][16]_i_5_n_0
    SLICE_X10Y172        LUT5 (Prop_lut5_I0_O)        0.124     4.013 f  risc16System_i/vga_0/inst/px_map[47][16]_i_4/O
                         net (fo=1, routed)           0.483     4.496    risc16System_i/vga_0/inst/px_map[47][16]_i_4_n_0
    SLICE_X10Y172        LUT6 (Prop_lut6_I5_O)        0.124     4.620 r  risc16System_i/vga_0/inst/px_map[47][16]_i_1/O
                         net (fo=751, routed)         4.670     9.290    risc16System_i/vga_0/inst/sel
    SLICE_X21Y182        FDRE                                         r  risc16System_i/vga_0/inst/px_map_reg[44][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         1.677    41.680    risc16System_i/vga_0/inst/clk
    SLICE_X21Y182        FDRE                                         r  risc16System_i/vga_0/inst/px_map_reg[44][3]/C
                         clock pessimism              0.086    41.766    
                         clock uncertainty           -0.098    41.669    
    SLICE_X21Y182        FDRE (Setup_fdre_C_CE)      -0.205    41.464    risc16System_i/vga_0/inst/px_map_reg[44][3]
  -------------------------------------------------------------------
                         required time                         41.464    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                 32.174    

Slack (MET) :             32.174ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/c_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/px_map_reg[44][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.485ns  (logic 0.828ns (11.061%)  route 6.657ns (88.939%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 41.680 - 40.000 ) 
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         1.802     1.804    risc16System_i/vga_0/inst/clk
    SLICE_X11Y171        FDRE                                         r  risc16System_i/vga_0/inst/c_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y171        FDRE (Prop_fdre_C_Q)         0.456     2.260 f  risc16System_i/vga_0/inst/c_div_reg[3]/Q
                         net (fo=2, routed)           0.692     2.953    risc16System_i/vga_0/inst/c_div_reg[3]
    SLICE_X10Y171        LUT5 (Prop_lut5_I1_O)        0.124     3.077 r  risc16System_i/vga_0/inst/px_map[47][16]_i_5/O
                         net (fo=1, routed)           0.812     3.889    risc16System_i/vga_0/inst/px_map[47][16]_i_5_n_0
    SLICE_X10Y172        LUT5 (Prop_lut5_I0_O)        0.124     4.013 f  risc16System_i/vga_0/inst/px_map[47][16]_i_4/O
                         net (fo=1, routed)           0.483     4.496    risc16System_i/vga_0/inst/px_map[47][16]_i_4_n_0
    SLICE_X10Y172        LUT6 (Prop_lut6_I5_O)        0.124     4.620 r  risc16System_i/vga_0/inst/px_map[47][16]_i_1/O
                         net (fo=751, routed)         4.670     9.290    risc16System_i/vga_0/inst/sel
    SLICE_X21Y182        FDRE                                         r  risc16System_i/vga_0/inst/px_map_reg[44][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         1.677    41.680    risc16System_i/vga_0/inst/clk
    SLICE_X21Y182        FDRE                                         r  risc16System_i/vga_0/inst/px_map_reg[44][4]/C
                         clock pessimism              0.086    41.766    
                         clock uncertainty           -0.098    41.669    
    SLICE_X21Y182        FDRE (Setup_fdre_C_CE)      -0.205    41.464    risc16System_i/vga_0/inst/px_map_reg[44][4]
  -------------------------------------------------------------------
                         required time                         41.464    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                 32.174    

Slack (MET) :             32.174ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/c_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/px_map_reg[4][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.485ns  (logic 0.828ns (11.061%)  route 6.657ns (88.939%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 41.680 - 40.000 ) 
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         1.802     1.804    risc16System_i/vga_0/inst/clk
    SLICE_X11Y171        FDRE                                         r  risc16System_i/vga_0/inst/c_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y171        FDRE (Prop_fdre_C_Q)         0.456     2.260 f  risc16System_i/vga_0/inst/c_div_reg[3]/Q
                         net (fo=2, routed)           0.692     2.953    risc16System_i/vga_0/inst/c_div_reg[3]
    SLICE_X10Y171        LUT5 (Prop_lut5_I1_O)        0.124     3.077 r  risc16System_i/vga_0/inst/px_map[47][16]_i_5/O
                         net (fo=1, routed)           0.812     3.889    risc16System_i/vga_0/inst/px_map[47][16]_i_5_n_0
    SLICE_X10Y172        LUT5 (Prop_lut5_I0_O)        0.124     4.013 f  risc16System_i/vga_0/inst/px_map[47][16]_i_4/O
                         net (fo=1, routed)           0.483     4.496    risc16System_i/vga_0/inst/px_map[47][16]_i_4_n_0
    SLICE_X10Y172        LUT6 (Prop_lut6_I5_O)        0.124     4.620 r  risc16System_i/vga_0/inst/px_map[47][16]_i_1/O
                         net (fo=751, routed)         4.670     9.290    risc16System_i/vga_0/inst/sel
    SLICE_X21Y182        FDRE                                         r  risc16System_i/vga_0/inst/px_map_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         1.677    41.680    risc16System_i/vga_0/inst/clk
    SLICE_X21Y182        FDRE                                         r  risc16System_i/vga_0/inst/px_map_reg[4][1]/C
                         clock pessimism              0.086    41.766    
                         clock uncertainty           -0.098    41.669    
    SLICE_X21Y182        FDRE (Setup_fdre_C_CE)      -0.205    41.464    risc16System_i/vga_0/inst/px_map_reg[4][1]
  -------------------------------------------------------------------
                         required time                         41.464    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                 32.174    

Slack (MET) :             32.298ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/c_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/px_map_reg[34][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 0.828ns (11.245%)  route 6.535ns (88.755%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 41.682 - 40.000 ) 
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         1.802     1.804    risc16System_i/vga_0/inst/clk
    SLICE_X11Y171        FDRE                                         r  risc16System_i/vga_0/inst/c_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y171        FDRE (Prop_fdre_C_Q)         0.456     2.260 f  risc16System_i/vga_0/inst/c_div_reg[3]/Q
                         net (fo=2, routed)           0.692     2.953    risc16System_i/vga_0/inst/c_div_reg[3]
    SLICE_X10Y171        LUT5 (Prop_lut5_I1_O)        0.124     3.077 r  risc16System_i/vga_0/inst/px_map[47][16]_i_5/O
                         net (fo=1, routed)           0.812     3.889    risc16System_i/vga_0/inst/px_map[47][16]_i_5_n_0
    SLICE_X10Y172        LUT5 (Prop_lut5_I0_O)        0.124     4.013 f  risc16System_i/vga_0/inst/px_map[47][16]_i_4/O
                         net (fo=1, routed)           0.483     4.496    risc16System_i/vga_0/inst/px_map[47][16]_i_4_n_0
    SLICE_X10Y172        LUT6 (Prop_lut6_I5_O)        0.124     4.620 r  risc16System_i/vga_0/inst/px_map[47][16]_i_1/O
                         net (fo=751, routed)         4.547     9.168    risc16System_i/vga_0/inst/sel
    SLICE_X23Y184        FDRE                                         r  risc16System_i/vga_0/inst/px_map_reg[34][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         1.679    41.682    risc16System_i/vga_0/inst/clk
    SLICE_X23Y184        FDRE                                         r  risc16System_i/vga_0/inst/px_map_reg[34][10]/C
                         clock pessimism              0.086    41.768    
                         clock uncertainty           -0.098    41.671    
    SLICE_X23Y184        FDRE (Setup_fdre_C_CE)      -0.205    41.466    risc16System_i/vga_0/inst/px_map_reg[34][10]
  -------------------------------------------------------------------
                         required time                         41.466    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                 32.298    

Slack (MET) :             32.298ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/c_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/px_map_reg[34][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 0.828ns (11.245%)  route 6.535ns (88.755%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 41.682 - 40.000 ) 
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         1.802     1.804    risc16System_i/vga_0/inst/clk
    SLICE_X11Y171        FDRE                                         r  risc16System_i/vga_0/inst/c_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y171        FDRE (Prop_fdre_C_Q)         0.456     2.260 f  risc16System_i/vga_0/inst/c_div_reg[3]/Q
                         net (fo=2, routed)           0.692     2.953    risc16System_i/vga_0/inst/c_div_reg[3]
    SLICE_X10Y171        LUT5 (Prop_lut5_I1_O)        0.124     3.077 r  risc16System_i/vga_0/inst/px_map[47][16]_i_5/O
                         net (fo=1, routed)           0.812     3.889    risc16System_i/vga_0/inst/px_map[47][16]_i_5_n_0
    SLICE_X10Y172        LUT5 (Prop_lut5_I0_O)        0.124     4.013 f  risc16System_i/vga_0/inst/px_map[47][16]_i_4/O
                         net (fo=1, routed)           0.483     4.496    risc16System_i/vga_0/inst/px_map[47][16]_i_4_n_0
    SLICE_X10Y172        LUT6 (Prop_lut6_I5_O)        0.124     4.620 r  risc16System_i/vga_0/inst/px_map[47][16]_i_1/O
                         net (fo=751, routed)         4.547     9.168    risc16System_i/vga_0/inst/sel
    SLICE_X23Y184        FDRE                                         r  risc16System_i/vga_0/inst/px_map_reg[34][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         1.679    41.682    risc16System_i/vga_0/inst/clk
    SLICE_X23Y184        FDRE                                         r  risc16System_i/vga_0/inst/px_map_reg[34][11]/C
                         clock pessimism              0.086    41.768    
                         clock uncertainty           -0.098    41.671    
    SLICE_X23Y184        FDRE (Setup_fdre_C_CE)      -0.205    41.466    risc16System_i/vga_0/inst/px_map_reg[34][11]
  -------------------------------------------------------------------
                         required time                         41.466    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                 32.298    

Slack (MET) :             32.298ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/c_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/px_map_reg[34][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 0.828ns (11.245%)  route 6.535ns (88.755%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 41.682 - 40.000 ) 
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         1.802     1.804    risc16System_i/vga_0/inst/clk
    SLICE_X11Y171        FDRE                                         r  risc16System_i/vga_0/inst/c_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y171        FDRE (Prop_fdre_C_Q)         0.456     2.260 f  risc16System_i/vga_0/inst/c_div_reg[3]/Q
                         net (fo=2, routed)           0.692     2.953    risc16System_i/vga_0/inst/c_div_reg[3]
    SLICE_X10Y171        LUT5 (Prop_lut5_I1_O)        0.124     3.077 r  risc16System_i/vga_0/inst/px_map[47][16]_i_5/O
                         net (fo=1, routed)           0.812     3.889    risc16System_i/vga_0/inst/px_map[47][16]_i_5_n_0
    SLICE_X10Y172        LUT5 (Prop_lut5_I0_O)        0.124     4.013 f  risc16System_i/vga_0/inst/px_map[47][16]_i_4/O
                         net (fo=1, routed)           0.483     4.496    risc16System_i/vga_0/inst/px_map[47][16]_i_4_n_0
    SLICE_X10Y172        LUT6 (Prop_lut6_I5_O)        0.124     4.620 r  risc16System_i/vga_0/inst/px_map[47][16]_i_1/O
                         net (fo=751, routed)         4.547     9.168    risc16System_i/vga_0/inst/sel
    SLICE_X23Y184        FDRE                                         r  risc16System_i/vga_0/inst/px_map_reg[34][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         1.679    41.682    risc16System_i/vga_0/inst/clk
    SLICE_X23Y184        FDRE                                         r  risc16System_i/vga_0/inst/px_map_reg[34][8]/C
                         clock pessimism              0.086    41.768    
                         clock uncertainty           -0.098    41.671    
    SLICE_X23Y184        FDRE (Setup_fdre_C_CE)      -0.205    41.466    risc16System_i/vga_0/inst/px_map_reg[34][8]
  -------------------------------------------------------------------
                         required time                         41.466    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                 32.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/ten_px_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/cur_px_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.437%)  route 0.122ns (39.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         0.679     0.681    risc16System_i/vga_0/inst/clk
    SLICE_X7Y189         FDRE                                         r  risc16System_i/vga_0/inst/ten_px_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y189         FDRE (Prop_fdre_C_Q)         0.141     0.822 f  risc16System_i/vga_0/inst/ten_px_count_reg[1]/Q
                         net (fo=12, routed)          0.122     0.944    risc16System_i/vga_0/inst/ten_px_count_reg_n_0_[1]
    SLICE_X6Y189         LUT6 (Prop_lut6_I1_O)        0.045     0.989 r  risc16System_i/vga_0/inst/cur_px[1]_i_1/O
                         net (fo=1, routed)           0.000     0.989    risc16System_i/vga_0/inst/cur_px[1]_i_1_n_0
    SLICE_X6Y189         FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         0.956     0.958    risc16System_i/vga_0/inst/clk
    SLICE_X6Y189         FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[1]/C
                         clock pessimism             -0.264     0.694    
    SLICE_X6Y189         FDRE (Hold_fdre_C_D)         0.121     0.815    risc16System_i/vga_0/inst/cur_px_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/ten_px_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/cur_px_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         0.679     0.681    risc16System_i/vga_0/inst/clk
    SLICE_X7Y189         FDRE                                         r  risc16System_i/vga_0/inst/ten_px_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y189         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  risc16System_i/vga_0/inst/ten_px_count_reg[3]/Q
                         net (fo=9, routed)           0.144     0.966    risc16System_i/vga_0/inst/ten_px_count_reg_n_0_[3]
    SLICE_X6Y189         LUT5 (Prop_lut5_I4_O)        0.045     1.011 r  risc16System_i/vga_0/inst/cur_px[0]_i_1/O
                         net (fo=1, routed)           0.000     1.011    risc16System_i/vga_0/inst/cur_px[0]_i_1_n_0
    SLICE_X6Y189         FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         0.956     0.958    risc16System_i/vga_0/inst/clk
    SLICE_X6Y189         FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[0]/C
                         clock pessimism             -0.264     0.694    
    SLICE_X6Y189         FDRE (Hold_fdre_C_D)         0.120     0.814    risc16System_i/vga_0/inst/cur_px_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.320%)  route 0.184ns (49.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         0.681     0.683    risc16System_i/vga_0/inst/clk
    SLICE_X4Y194         FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y194         FDRE (Prop_fdre_C_Q)         0.141     0.824 r  risc16System_i/vga_0/inst/hcount_reg[3]/Q
                         net (fo=9, routed)           0.184     1.008    risc16System_i/vga_0/inst/hcount_reg__0[3]
    SLICE_X2Y194         LUT6 (Prop_lut6_I0_O)        0.045     1.053 r  risc16System_i/vga_0/inst/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.053    risc16System_i/vga_0/inst/p_0_in[5]
    SLICE_X2Y194         FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         0.959     0.961    risc16System_i/vga_0/inst/clk
    SLICE_X2Y194         FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[5]/C
                         clock pessimism             -0.238     0.723    
    SLICE_X2Y194         FDRE (Hold_fdre_C_D)         0.121     0.844    risc16System_i/vga_0/inst/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.454%)  route 0.206ns (52.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         0.653     0.655    risc16System_i/vga_0/inst/clk
    SLICE_X9Y194         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y194         FDRE (Prop_fdre_C_Q)         0.141     0.796 r  risc16System_i/vga_0/inst/vcount_reg[1]/Q
                         net (fo=15, routed)          0.206     1.002    risc16System_i/vga_0/inst/vcount_reg__0[1]
    SLICE_X10Y193        LUT6 (Prop_lut6_I1_O)        0.045     1.047 r  risc16System_i/vga_0/inst/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.047    risc16System_i/vga_0/inst/p_0_in__0[5]
    SLICE_X10Y193        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         0.928     0.930    risc16System_i/vga_0/inst/clk
    SLICE_X10Y193        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[5]/C
                         clock pessimism             -0.238     0.692    
    SLICE_X10Y193        FDRE (Hold_fdre_C_D)         0.121     0.813    risc16System_i/vga_0/inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/cur_line_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/cur_line_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         0.651     0.653    risc16System_i/vga_0/inst/clk
    SLICE_X10Y188        FDRE                                         r  risc16System_i/vga_0/inst/cur_line_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y188        FDRE (Prop_fdre_C_Q)         0.164     0.817 r  risc16System_i/vga_0/inst/cur_line_reg[5]/Q
                         net (fo=18, routed)          0.149     0.966    risc16System_i/vga_0/inst/cur_line[5]
    SLICE_X10Y188        LUT6 (Prop_lut6_I2_O)        0.045     1.011 r  risc16System_i/vga_0/inst/cur_line[5]_i_2/O
                         net (fo=1, routed)           0.000     1.011    risc16System_i/vga_0/inst/cur_line[5]_i_2_n_0
    SLICE_X10Y188        FDRE                                         r  risc16System_i/vga_0/inst/cur_line_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         0.926     0.928    risc16System_i/vga_0/inst/clk
    SLICE_X10Y188        FDRE                                         r  risc16System_i/vga_0/inst/cur_line_reg[5]/C
                         clock pessimism             -0.275     0.653    
    SLICE_X10Y188        FDRE (Hold_fdre_C_D)         0.121     0.774    risc16System_i/vga_0/inst/cur_line_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/horz_l_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/cur_line_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.681%)  route 0.180ns (46.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         0.651     0.653    risc16System_i/vga_0/inst/clk
    SLICE_X10Y189        FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189        FDRE (Prop_fdre_C_Q)         0.164     0.817 r  risc16System_i/vga_0/inst/horz_l_count_reg[0]/Q
                         net (fo=14, routed)          0.180     0.997    risc16System_i/vga_0/inst/horz_l_count[0]
    SLICE_X10Y188        LUT6 (Prop_lut6_I4_O)        0.045     1.042 r  risc16System_i/vga_0/inst/cur_line[4]_i_1/O
                         net (fo=1, routed)           0.000     1.042    risc16System_i/vga_0/inst/cur_line[4]_i_1_n_0
    SLICE_X10Y188        FDRE                                         r  risc16System_i/vga_0/inst/cur_line_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         0.926     0.928    risc16System_i/vga_0/inst/clk
    SLICE_X10Y188        FDRE                                         r  risc16System_i/vga_0/inst/cur_line_reg[4]/C
                         clock pessimism             -0.259     0.669    
    SLICE_X10Y188        FDRE (Hold_fdre_C_D)         0.121     0.790    risc16System_i/vga_0/inst/cur_line_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/ten_px_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/cur_px_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.482%)  route 0.206ns (52.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         0.679     0.681    risc16System_i/vga_0/inst/clk
    SLICE_X7Y189         FDRE                                         r  risc16System_i/vga_0/inst/ten_px_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y189         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  risc16System_i/vga_0/inst/ten_px_count_reg[3]/Q
                         net (fo=9, routed)           0.206     1.028    risc16System_i/vga_0/inst/ten_px_count_reg_n_0_[3]
    SLICE_X6Y188         LUT6 (Prop_lut6_I5_O)        0.045     1.073 r  risc16System_i/vga_0/inst/cur_px[4]_i_1/O
                         net (fo=1, routed)           0.000     1.073    risc16System_i/vga_0/inst/cur_px[4]_i_1_n_0
    SLICE_X6Y188         FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         0.956     0.958    risc16System_i/vga_0/inst/clk
    SLICE_X6Y188         FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[4]/C
                         clock pessimism             -0.261     0.697    
    SLICE_X6Y188         FDRE (Hold_fdre_C_D)         0.120     0.817    risc16System_i/vga_0/inst/cur_px_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/ten_px_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/cur_px_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.357%)  route 0.207ns (52.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         0.679     0.681    risc16System_i/vga_0/inst/clk
    SLICE_X7Y189         FDRE                                         r  risc16System_i/vga_0/inst/ten_px_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y189         FDRE (Prop_fdre_C_Q)         0.141     0.822 f  risc16System_i/vga_0/inst/ten_px_count_reg[1]/Q
                         net (fo=12, routed)          0.207     1.029    risc16System_i/vga_0/inst/ten_px_count_reg_n_0_[1]
    SLICE_X6Y189         LUT6 (Prop_lut6_I1_O)        0.045     1.074 r  risc16System_i/vga_0/inst/cur_px[2]_i_1/O
                         net (fo=1, routed)           0.000     1.074    risc16System_i/vga_0/inst/cur_px[2]_i_1_n_0
    SLICE_X6Y189         FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         0.956     0.958    risc16System_i/vga_0/inst/clk
    SLICE_X6Y189         FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[2]/C
                         clock pessimism             -0.264     0.694    
    SLICE_X6Y189         FDRE (Hold_fdre_C_D)         0.121     0.815    risc16System_i/vga_0/inst/cur_px_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/ten_px_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/cur_px_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         0.679     0.681    risc16System_i/vga_0/inst/clk
    SLICE_X7Y189         FDRE                                         r  risc16System_i/vga_0/inst/ten_px_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y189         FDRE (Prop_fdre_C_Q)         0.141     0.822 f  risc16System_i/vga_0/inst/ten_px_count_reg[1]/Q
                         net (fo=12, routed)          0.183     1.005    risc16System_i/vga_0/inst/ten_px_count_reg_n_0_[1]
    SLICE_X7Y188         LUT6 (Prop_lut6_I1_O)        0.045     1.050 r  risc16System_i/vga_0/inst/cur_px[5]_i_1/O
                         net (fo=1, routed)           0.000     1.050    risc16System_i/vga_0/inst/cur_px[5]_i_1_n_0
    SLICE_X7Y188         FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         0.956     0.958    risc16System_i/vga_0/inst/clk
    SLICE_X7Y188         FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[5]/C
                         clock pessimism             -0.261     0.697    
    SLICE_X7Y188         FDRE (Hold_fdre_C_D)         0.092     0.789    risc16System_i/vga_0/inst/cur_px_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/c_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/c_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         0.640     0.642    risc16System_i/vga_0/inst/clk
    SLICE_X11Y174        FDRE                                         r  risc16System_i/vga_0/inst/c_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y174        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  risc16System_i/vga_0/inst/c_div_reg[15]/Q
                         net (fo=2, routed)           0.118     0.901    risc16System_i/vga_0/inst/c_div_reg[15]
    SLICE_X11Y174        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.009 r  risc16System_i/vga_0/inst/c_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.009    risc16System_i/vga_0/inst/c_div_reg[12]_i_1_n_4
    SLICE_X11Y174        FDRE                                         r  risc16System_i/vga_0/inst/c_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=813, routed)         0.912     0.914    risc16System_i/vga_0/inst/clk
    SLICE_X11Y174        FDRE                                         r  risc16System_i/vga_0/inst/c_div_reg[15]/C
                         clock pessimism             -0.272     0.642    
    SLICE_X11Y174        FDRE (Hold_fdre_C_D)         0.105     0.747    risc16System_i/vga_0/inst/c_div_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_risc16System_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y180     risc16System_i/vga_0/inst/px_map_reg[14][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y180     risc16System_i/vga_0/inst/px_map_reg[14][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y180     risc16System_i/vga_0/inst/px_map_reg[14][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y181     risc16System_i/vga_0/inst/px_map_reg[14][16]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y177     risc16System_i/vga_0/inst/px_map_reg[14][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y177     risc16System_i/vga_0/inst/px_map_reg[14][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y177     risc16System_i/vga_0/inst/px_map_reg[14][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y178     risc16System_i/vga_0/inst/px_map_reg[14][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y180     risc16System_i/vga_0/inst/px_map_reg[14][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y180     risc16System_i/vga_0/inst/px_map_reg[14][14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y180     risc16System_i/vga_0/inst/px_map_reg[14][15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y177     risc16System_i/vga_0/inst/px_map_reg[14][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y177     risc16System_i/vga_0/inst/px_map_reg[14][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y177     risc16System_i/vga_0/inst/px_map_reg[14][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y178     risc16System_i/vga_0/inst/px_map_reg[14][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y178     risc16System_i/vga_0/inst/px_map_reg[14][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y178     risc16System_i/vga_0/inst/px_map_reg[14][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y188     risc16System_i/vga_0/inst/px_map_reg[27][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y180     risc16System_i/vga_0/inst/px_map_reg[14][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y180     risc16System_i/vga_0/inst/px_map_reg[14][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y180     risc16System_i/vga_0/inst/px_map_reg[14][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y181     risc16System_i/vga_0/inst/px_map_reg[14][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y177     risc16System_i/vga_0/inst/px_map_reg[14][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y177     risc16System_i/vga_0/inst/px_map_reg[14][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y177     risc16System_i/vga_0/inst/px_map_reg[14][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y178     risc16System_i/vga_0/inst/px_map_reg[14][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y178     risc16System_i/vga_0/inst/px_map_reg[14][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y178     risc16System_i/vga_0/inst/px_map_reg[14][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_risc16System_clk_wiz_0_1
  To Clock:  clkfbout_risc16System_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_risc16System_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.127ns  (logic 0.828ns (7.441%)  route 10.299ns (92.559%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.167ns = ( 17.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.813     5.416    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X23Y35         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/Q
                         net (fo=126, routed)         3.216     9.088    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[1]
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.212 f  risc16System_i/Memory/SYS_MEM/inst/mem[247][15]_i_7/O
                         net (fo=39, routed)          3.229    12.441    risc16System_i/Memory/SYS_MEM/inst/mem[247][15]_i_7_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I3_O)        0.124    12.565 f  risc16System_i/Memory/SYS_MEM/inst/mem[23][15]_i_3/O
                         net (fo=1, routed)           0.484    13.049    risc16System_i/Memory/SYS_MEM/inst/mem[23][15]_i_3_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I3_O)        0.124    13.173 r  risc16System_i/Memory/SYS_MEM/inst/mem[23][15]_i_1/O
                         net (fo=16, routed)          3.370    16.543    risc16System_i/Memory/SYS_MEM/inst/mem[23][15]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.070    15.492    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.100    15.592 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=4115, routed)        1.575    17.167    risc16System_i/Memory/SYS_MEM/inst/clk
    SLICE_X30Y38         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][0]/C
                         clock pessimism              0.180    17.347    
                         clock uncertainty           -0.035    17.312    
    SLICE_X30Y38         FDRE (Setup_fdre_C_CE)      -0.169    17.143    risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][0]
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                         -16.543    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.127ns  (logic 0.828ns (7.441%)  route 10.299ns (92.559%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.167ns = ( 17.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.813     5.416    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X23Y35         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/Q
                         net (fo=126, routed)         3.216     9.088    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[1]
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.212 f  risc16System_i/Memory/SYS_MEM/inst/mem[247][15]_i_7/O
                         net (fo=39, routed)          3.229    12.441    risc16System_i/Memory/SYS_MEM/inst/mem[247][15]_i_7_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I3_O)        0.124    12.565 f  risc16System_i/Memory/SYS_MEM/inst/mem[23][15]_i_3/O
                         net (fo=1, routed)           0.484    13.049    risc16System_i/Memory/SYS_MEM/inst/mem[23][15]_i_3_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I3_O)        0.124    13.173 r  risc16System_i/Memory/SYS_MEM/inst/mem[23][15]_i_1/O
                         net (fo=16, routed)          3.370    16.543    risc16System_i/Memory/SYS_MEM/inst/mem[23][15]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.070    15.492    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.100    15.592 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=4115, routed)        1.575    17.167    risc16System_i/Memory/SYS_MEM/inst/clk
    SLICE_X30Y38         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][4]/C
                         clock pessimism              0.180    17.347    
                         clock uncertainty           -0.035    17.312    
    SLICE_X30Y38         FDRE (Setup_fdre_C_CE)      -0.169    17.143    risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][4]
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                         -16.543    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.127ns  (logic 0.828ns (7.441%)  route 10.299ns (92.559%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.167ns = ( 17.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.813     5.416    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X23Y35         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/Q
                         net (fo=126, routed)         3.216     9.088    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[1]
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.212 f  risc16System_i/Memory/SYS_MEM/inst/mem[247][15]_i_7/O
                         net (fo=39, routed)          3.229    12.441    risc16System_i/Memory/SYS_MEM/inst/mem[247][15]_i_7_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I3_O)        0.124    12.565 f  risc16System_i/Memory/SYS_MEM/inst/mem[23][15]_i_3/O
                         net (fo=1, routed)           0.484    13.049    risc16System_i/Memory/SYS_MEM/inst/mem[23][15]_i_3_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I3_O)        0.124    13.173 r  risc16System_i/Memory/SYS_MEM/inst/mem[23][15]_i_1/O
                         net (fo=16, routed)          3.370    16.543    risc16System_i/Memory/SYS_MEM/inst/mem[23][15]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.070    15.492    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.100    15.592 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=4115, routed)        1.575    17.167    risc16System_i/Memory/SYS_MEM/inst/clk
    SLICE_X30Y38         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][7]/C
                         clock pessimism              0.180    17.347    
                         clock uncertainty           -0.035    17.312    
    SLICE_X30Y38         FDRE (Setup_fdre_C_CE)      -0.169    17.143    risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][7]
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                         -16.543    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.181ns  (logic 0.828ns (7.405%)  route 10.353ns (92.595%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        2.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.275ns = ( 17.275 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.813     5.416    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X23Y35         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/Q
                         net (fo=126, routed)         3.216     9.088    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[1]
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.212 f  risc16System_i/Memory/SYS_MEM/inst/mem[247][15]_i_7/O
                         net (fo=39, routed)          3.229    12.441    risc16System_i/Memory/SYS_MEM/inst/mem[247][15]_i_7_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I3_O)        0.124    12.565 f  risc16System_i/Memory/SYS_MEM/inst/mem[23][15]_i_3/O
                         net (fo=1, routed)           0.484    13.049    risc16System_i/Memory/SYS_MEM/inst/mem[23][15]_i_3_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I3_O)        0.124    13.173 r  risc16System_i/Memory/SYS_MEM/inst/mem[23][15]_i_1/O
                         net (fo=16, routed)          3.424    16.597    risc16System_i/Memory/SYS_MEM/inst/mem[23][15]_i_1_n_0
    SLICE_X37Y36         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.070    15.492    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.100    15.592 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=4115, routed)        1.683    17.275    risc16System_i/Memory/SYS_MEM/inst/clk
    SLICE_X37Y36         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][1]/C
                         clock pessimism              0.180    17.455    
                         clock uncertainty           -0.035    17.420    
    SLICE_X37Y36         FDRE (Setup_fdre_C_CE)      -0.205    17.215    risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][1]
  -------------------------------------------------------------------
                         required time                         17.215    
                         arrival time                         -16.597    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.181ns  (logic 0.828ns (7.405%)  route 10.353ns (92.595%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        2.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.275ns = ( 17.275 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.813     5.416    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X23Y35         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/Q
                         net (fo=126, routed)         3.216     9.088    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[1]
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.212 f  risc16System_i/Memory/SYS_MEM/inst/mem[247][15]_i_7/O
                         net (fo=39, routed)          3.229    12.441    risc16System_i/Memory/SYS_MEM/inst/mem[247][15]_i_7_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I3_O)        0.124    12.565 f  risc16System_i/Memory/SYS_MEM/inst/mem[23][15]_i_3/O
                         net (fo=1, routed)           0.484    13.049    risc16System_i/Memory/SYS_MEM/inst/mem[23][15]_i_3_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I3_O)        0.124    13.173 r  risc16System_i/Memory/SYS_MEM/inst/mem[23][15]_i_1/O
                         net (fo=16, routed)          3.424    16.597    risc16System_i/Memory/SYS_MEM/inst/mem[23][15]_i_1_n_0
    SLICE_X37Y36         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.070    15.492    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.100    15.592 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=4115, routed)        1.683    17.275    risc16System_i/Memory/SYS_MEM/inst/clk
    SLICE_X37Y36         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][3]/C
                         clock pessimism              0.180    17.455    
                         clock uncertainty           -0.035    17.420    
    SLICE_X37Y36         FDRE (Setup_fdre_C_CE)      -0.205    17.215    risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][3]
  -------------------------------------------------------------------
                         required time                         17.215    
                         arrival time                         -16.597    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg[227][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.178ns  (logic 0.580ns (5.189%)  route 10.598ns (94.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.238ns = ( 17.238 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.813     5.416    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X23Y35         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[11]/Q
                         net (fo=4, routed)           4.417    10.288    risc16System_i/Memory/SYS_MEM/inst/pgm_data[11]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124    10.412 r  risc16System_i/Memory/SYS_MEM/inst/mem[254][11]_i_1/O
                         net (fo=63, routed)          6.181    16.594    risc16System_i/Memory/SYS_MEM/inst/mem[254][11]_i_1_n_0
    SLICE_X19Y14         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[227][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.070    15.492    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.100    15.592 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=4115, routed)        1.646    17.238    risc16System_i/Memory/SYS_MEM/inst/clk
    SLICE_X19Y14         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[227][11]/C
                         clock pessimism              0.180    17.418    
                         clock uncertainty           -0.035    17.383    
    SLICE_X19Y14         FDRE (Setup_fdre_C_D)       -0.067    17.316    risc16System_i/Memory/SYS_MEM/inst/mem_reg[227][11]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                         -16.594    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg[43][15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.126ns  (logic 0.828ns (8.177%)  route 9.298ns (91.823%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        1.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 16.351 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.813     5.416    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X23Y35         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/Q
                         net (fo=126, routed)         3.216     9.088    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[1]
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.212 f  risc16System_i/Memory/SYS_MEM/inst/mem[247][15]_i_7/O
                         net (fo=39, routed)          3.156    12.368    risc16System_i/Memory/SYS_MEM/inst/mem[247][15]_i_7_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.492 r  risc16System_i/Memory/SYS_MEM/inst/mem[43][15]_i_3/O
                         net (fo=1, routed)           0.784    13.276    risc16System_i/Memory/SYS_MEM/inst/mem[43][15]_i_3_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124    13.400 r  risc16System_i/Memory/SYS_MEM/inst/mem[43][15]_i_1/O
                         net (fo=16, routed)          2.141    15.541    risc16System_i/Memory/SYS_MEM/inst/mem[43][15]_i_1_n_0
    SLICE_X11Y49         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[43][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.070    15.492    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.100    15.592 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=4115, routed)        0.758    16.351    risc16System_i/Memory/SYS_MEM/inst/clk
    SLICE_X11Y49         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[43][15]/C
                         clock pessimism              0.180    16.531    
                         clock uncertainty           -0.035    16.495    
    SLICE_X11Y49         FDRE (Setup_fdre_C_CE)      -0.205    16.290    risc16System_i/Memory/SYS_MEM/inst/mem_reg[43][15]
  -------------------------------------------------------------------
                         required time                         16.290    
                         arrival time                         -15.541    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg[91][14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.658ns  (logic 0.828ns (7.769%)  route 9.830ns (92.231%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        1.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.912ns = ( 16.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.813     5.416    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X23Y35         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/Q
                         net (fo=126, routed)         3.216     9.088    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[1]
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.212 f  risc16System_i/Memory/SYS_MEM/inst/mem[247][15]_i_7/O
                         net (fo=39, routed)          2.858    12.070    risc16System_i/Memory/SYS_MEM/inst/mem[247][15]_i_7_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I4_O)        0.124    12.194 f  risc16System_i/Memory/SYS_MEM/inst/mem[91][15]_i_3/O
                         net (fo=1, routed)           1.028    13.222    risc16System_i/Memory/SYS_MEM/inst/mem[91][15]_i_3_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I3_O)        0.124    13.346 r  risc16System_i/Memory/SYS_MEM/inst/mem[91][15]_i_1/O
                         net (fo=16, routed)          2.727    16.073    risc16System_i/Memory/SYS_MEM/inst/mem[91][15]_i_1_n_0
    SLICE_X44Y52         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[91][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.070    15.492    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.100    15.592 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=4115, routed)        1.320    16.912    risc16System_i/Memory/SYS_MEM/inst/clk
    SLICE_X44Y52         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[91][14]/C
                         clock pessimism              0.180    17.092    
                         clock uncertainty           -0.035    17.057    
    SLICE_X44Y52         FDRE (Setup_fdre_C_CE)      -0.205    16.852    risc16System_i/Memory/SYS_MEM/inst/mem_reg[91][14]
  -------------------------------------------------------------------
                         required time                         16.852    
                         arrival time                         -16.073    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg[136][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.464ns  (logic 0.715ns (6.237%)  route 10.749ns (93.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.576ns = ( 17.576 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.811     5.414    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X22Y34         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.419     5.833 r  risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[6]/Q
                         net (fo=4, routed)           4.528    10.361    risc16System_i/Memory/SYS_MEM/inst/pgm_data[6]
    SLICE_X24Y27         LUT3 (Prop_lut3_I0_O)        0.296    10.657 r  risc16System_i/Memory/SYS_MEM/inst/mem[191][6]_i_1/O
                         net (fo=64, routed)          6.221    16.877    risc16System_i/Memory/SYS_MEM/inst/mem[191][6]_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[136][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.070    15.492    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.100    15.592 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=4115, routed)        1.983    17.576    risc16System_i/Memory/SYS_MEM/inst/clk
    SLICE_X41Y13         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[136][6]/C
                         clock pessimism              0.180    17.756    
                         clock uncertainty           -0.035    17.720    
    SLICE_X41Y13         FDRE (Setup_fdre_C_D)       -0.061    17.659    risc16System_i/Memory/SYS_MEM/inst/mem_reg[136][6]
  -------------------------------------------------------------------
                         required time                         17.659    
                         arrival time                         -16.877    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg[121][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.605ns  (logic 1.024ns (9.656%)  route 9.581ns (90.344%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.864ns = ( 16.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.813     5.416    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X23Y35         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[0]/Q
                         net (fo=129, routed)         3.699     9.570    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[0]
    SLICE_X52Y24         LUT2 (Prop_lut2_I1_O)        0.118     9.688 f  risc16System_i/Memory/SYS_MEM/inst/mem[189][15]_i_5/O
                         net (fo=14, routed)          1.983    11.671    risc16System_i/Memory/SYS_MEM/inst/mem[189][15]_i_5_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I2_O)        0.326    11.997 r  risc16System_i/Memory/SYS_MEM/inst/mem[121][15]_i_3/O
                         net (fo=1, routed)           0.803    12.800    risc16System_i/Memory/SYS_MEM/inst/mem_reg[121]_161
    SLICE_X56Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.924 r  risc16System_i/Memory/SYS_MEM/inst/mem[121][15]_i_1/O
                         net (fo=16, routed)          3.096    16.021    risc16System_i/Memory/SYS_MEM/inst/mem[121][15]_i_1_n_0
    SLICE_X31Y48         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[121][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.070    15.492    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.100    15.592 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=4115, routed)        1.271    16.864    risc16System_i/Memory/SYS_MEM/inst/clk
    SLICE_X31Y48         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[121][12]/C
                         clock pessimism              0.180    17.044    
                         clock uncertainty           -0.035    17.008    
    SLICE_X31Y48         FDRE (Setup_fdre_C_CE)      -0.205    16.803    risc16System_i/Memory/SYS_MEM/inst/mem_reg[121][12]
  -------------------------------------------------------------------
                         required time                         16.803    
                         arrival time                         -16.021    
  -------------------------------------------------------------------
                         slack                                  0.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/packet_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/packet_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.526%)  route 0.071ns (33.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.636     1.556    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X22Y35         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[15]/Q
                         net (fo=2, routed)           0.071     1.768    risc16System_i/programer/CPU_Programmer/inst/packet_reg_n_0_[15]
    SLICE_X22Y35         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.911     2.076    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X22Y35         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[23]/C
                         clock pessimism             -0.520     1.556    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.076     1.632    risc16System_i/programer/CPU_Programmer/inst/packet_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/packet_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/packet_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.870%)  route 0.070ns (33.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.636     1.556    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X22Y35         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[14]/Q
                         net (fo=2, routed)           0.070     1.767    risc16System_i/programer/CPU_Programmer/inst/packet_reg_n_0_[14]
    SLICE_X22Y35         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.911     2.076    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X22Y35         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[22]/C
                         clock pessimism             -0.520     1.556    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.071     1.627    risc16System_i/programer/CPU_Programmer/inst/packet_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/packet_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/packet_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.636     1.556    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X22Y35         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[10]/Q
                         net (fo=2, routed)           0.078     1.774    risc16System_i/programer/CPU_Programmer/inst/packet_reg_n_0_[10]
    SLICE_X22Y35         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.911     2.076    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X22Y35         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[18]/C
                         clock pessimism             -0.520     1.556    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.075     1.631    risc16System_i/programer/CPU_Programmer/inst/packet_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/packet_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.124%)  route 0.130ns (47.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.636     1.556    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X20Y36         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[26]/Q
                         net (fo=2, routed)           0.130     1.826    risc16System_i/programer/CPU_Programmer/inst/p_0_in[10]
    SLICE_X19Y35         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.911     2.076    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X19Y35         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[10]/C
                         clock pessimism             -0.483     1.593    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.070     1.663    risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 risc16System_i/programer/spi_slave/inst/ss_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/spi_slave/inst/ss_buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.568     1.487    risc16System_i/programer/spi_slave/inst/clk
    SLICE_X29Y63         FDRE                                         r  risc16System_i/programer/spi_slave/inst/ss_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  risc16System_i/programer/spi_slave/inst/ss_buff_reg[0]/Q
                         net (fo=1, routed)           0.112     1.740    risc16System_i/programer/spi_slave/inst/ss_buff[0]
    SLICE_X28Y63         FDRE                                         r  risc16System_i/programer/spi_slave/inst/ss_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.837     2.002    risc16System_i/programer/spi_slave/inst/clk
    SLICE_X28Y63         FDRE                                         r  risc16System_i/programer/spi_slave/inst/ss_buff_reg[1]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X28Y63         FDRE (Hold_fdre_C_D)         0.071     1.571    risc16System_i/programer/spi_slave/inst/ss_buff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/packet_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (56.999%)  route 0.106ns (43.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.637     1.557    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X20Y37         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[21]/Q
                         net (fo=2, routed)           0.106     1.804    risc16System_i/programer/CPU_Programmer/inst/p_0_in[5]
    SLICE_X23Y36         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.911     2.076    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X23Y36         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[5]/C
                         clock pessimism             -0.505     1.571    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.047     1.618    risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 risc16System_i/programer/spi_slave/inst/rx_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/spi_slave/inst/rx_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.082%)  route 0.130ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.639     1.559    risc16System_i/programer/spi_slave/inst/clk
    SLICE_X20Y42         FDRE                                         r  risc16System_i/programer/spi_slave/inst/rx_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  risc16System_i/programer/spi_slave/inst/rx_buff_reg[3]/Q
                         net (fo=2, routed)           0.130     1.830    risc16System_i/programer/spi_slave/inst/rx_buff[3]
    SLICE_X20Y42         FDRE                                         r  risc16System_i/programer/spi_slave/inst/rx_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.915     2.080    risc16System_i/programer/spi_slave/inst/clk
    SLICE_X20Y42         FDRE                                         r  risc16System_i/programer/spi_slave/inst/rx_buff_reg[4]/C
                         clock pessimism             -0.521     1.559    
    SLICE_X20Y42         FDRE (Hold_fdre_C_D)         0.075     1.634    risc16System_i/programer/spi_slave/inst/rx_buff_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 risc16System_i/programer/spi_slave/inst/rx_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.050%)  route 0.120ns (45.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.639     1.559    risc16System_i/programer/spi_slave/inst/clk
    SLICE_X20Y42         FDRE                                         r  risc16System_i/programer/spi_slave/inst/rx_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  risc16System_i/programer/spi_slave/inst/rx_buff_reg[3]/Q
                         net (fo=2, routed)           0.120     1.820    risc16System_i/programer/spi_slave/inst/rx_buff[3]
    SLICE_X21Y42         FDRE                                         r  risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.915     2.080    risc16System_i/programer/spi_slave/inst/clk
    SLICE_X21Y42         FDRE                                         r  risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[3]/C
                         clock pessimism             -0.508     1.572    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.047     1.619    risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/packet_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.990%)  route 0.120ns (46.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.637     1.557    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X22Y37         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[19]/Q
                         net (fo=2, routed)           0.120     1.818    risc16System_i/programer/CPU_Programmer/inst/p_0_in[3]
    SLICE_X23Y36         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.911     2.076    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X23Y36         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/C
                         clock pessimism             -0.505     1.571    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.046     1.617    risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/packet_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.983%)  route 0.125ns (47.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.636     1.556    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X22Y35         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[14]/Q
                         net (fo=2, routed)           0.125     1.822    risc16System_i/programer/CPU_Programmer/inst/packet_reg_n_0_[14]
    SLICE_X22Y34         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.910     2.075    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X22Y34         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[14]/C
                         clock pessimism             -0.505     1.570    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.047     1.617    risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y9     risc16System_i/Memory/SYS_MEM/inst/mem_reg[132][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y8     risc16System_i/Memory/SYS_MEM/inst/mem_reg[132][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y8     risc16System_i/Memory/SYS_MEM/inst/mem_reg[132][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y8     risc16System_i/Memory/SYS_MEM/inst/mem_reg[132][8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y17    risc16System_i/Memory/SYS_MEM/inst/mem_reg[132][9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y11    risc16System_i/Memory/SYS_MEM/inst/mem_reg[133][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y16    risc16System_i/Memory/SYS_MEM/inst/mem_reg[133][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y9     risc16System_i/Memory/SYS_MEM/inst/mem_reg[133][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y17    risc16System_i/Memory/SYS_MEM/inst/mem_reg[133][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y11    risc16System_i/Memory/SYS_MEM/inst/mem_reg[133][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y25    risc16System_i/Memory/SYS_MEM/inst/mem_reg[209][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y13    risc16System_i/Memory/SYS_MEM/inst/mem_reg[249][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y47    risc16System_i/Memory/SYS_MEM/inst/mem_reg[56][9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y31    risc16System_i/Memory/SYS_MEM/inst/mem_reg[96][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y39    risc16System_i/Memory/SYS_MEM/inst/mem_reg[96][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y5     risc16System_i/Memory/SYS_MEM/inst/mem_reg[134][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y5     risc16System_i/Memory/SYS_MEM/inst/mem_reg[134][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20    risc16System_i/Memory/SYS_MEM/inst/mem_reg[173][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20    risc16System_i/Memory/SYS_MEM/inst/mem_reg[173][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y63    risc16System_i/programer/spi_slave/inst/sclk_buff_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y63    risc16System_i/programer/spi_slave/inst/sclk_buff_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y63    risc16System_i/programer/spi_slave/inst/sclk_buff_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y63    risc16System_i/programer/spi_slave/inst/ss_buff_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y63    risc16System_i/programer/spi_slave/inst/ss_buff_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y62    risc16System_i/programer/spi_slave/inst/tx_buff_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y64    risc16System_i/programer/spi_slave/inst/tx_buff_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y64    risc16System_i/programer/spi_slave/inst/tx_buff_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y64    risc16System_i/programer/spi_slave/inst/tx_buff_out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y64    risc16System_i/programer/spi_slave/inst/tx_buff_out_reg[4]/C



