<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1707506731" />
    <testcase name="inference_test" classname="interface_test" file="/home/neelvora/Projects/Verilog/Q3_Final/interface_test.py" lineno="51" time="4.088345766067505" sim_time_ns="5398.001" ratio_time="1320.3386672434572" />
  </testsuite>
</testsuites>
