;redcode
;assert 1
	SPL 0, 132
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -601, <-50
	SPL 700, 52
	SPL 700, 52
	MOV -1, <-20
	SUB @326, 103
	SUB 210, 0
	MOV -1, <-20
	MOV -1, <-20
	SUB 0, -7
	MOV -7, <-20
	SPL @102, -101
	SUB @127, 106
	SUB @127, 106
	JMZ -7, @-20
	SPL @72, #253
	SUB @326, 103
	DJN @0, 90
	SUB @127, 106
	SUB @127, 106
	MOV -1, <-20
	SLT 20, @512
	DJN -6, @-20
	SUB 51, 0
	SUB 121, 166
	CMP 20, @512
	SUB @127, 106
	SPL 700, 55
	DJN @0, 90
	ADD <-800, 9
	ADD #-270, <1
	ADD #0, -0
	SPL <121, 106
	ADD <-800, 9
	SUB 12, @10
	SUB 5, @0
	MOV @121, 106
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	SLT 20, @12
	SUB @326, 103
	JMN @-62, <200
	SLT 20, @12
	SLT 20, @12
	SUB @326, 103
	ADD 210, 60
	SUB @127, 106
