\hypertarget{struct_n_v_i_c___type}{}\doxysection{NVIC\+\_\+\+Type Struct Reference}
\label{struct_n_v_i_c___type}\index{NVIC\_Type@{NVIC\_Type}}


Structure type to access the Nested Vectored Interrupt Controller (NVIC).  




{\ttfamily \#include $<$core\+\_\+cm0plus.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga17884aed6e39725317b060c7c40f42a9}{ISER}} \mbox{[}1U\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED0} \mbox{[}31U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad38dec0d5655780891414e3bcbd44d8f}{ICER}} \mbox{[}1U\mbox{]}
\item 
uint32\+\_\+t {\bfseries RSERVED1} \mbox{[}31U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga50c06852af00dd52ec34a9a5356130fb}{ISPR}} \mbox{[}1U\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED2} \mbox{[}31U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga50c1e1ee4c01050cbb16a6606c771f57}{ICPR}} \mbox{[}1U\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED3} \mbox{[}31U\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED4} \mbox{[}64U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga7abaeeeafdf19245d7128d0e38408a87}{IP}} \mbox{[}8U\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (NVIC). 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/thirdparty/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}}\end{DoxyCompactItemize}
