

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Tue Apr 23 13:44:30 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution7 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Running_Loop   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + Running_Loop  |        ?|        ?|    3 ~ 45|          -|          -|     ?|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 8 19 
4 --> 5 
5 --> 6 
6 --> 7 19 
7 --> 3 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 21 
20 --> 2 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_out_data_V = alloca i32 1"   --->   Operation 22 'alloca' 'tmp_out_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_out_keep_V = alloca i32 1"   --->   Operation 23 'alloca' 'tmp_out_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_out_strb_V = alloca i32 1"   --->   Operation 24 'alloca' 'tmp_out_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%state_3 = alloca i32 1"   --->   Operation 25 'alloca' 'state_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs"   --->   Operation 26 'read' 'coefs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%accumulate_loc = alloca i64 1"   --->   Operation 27 'alloca' 'accumulate_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_4_0_0_0112_phi_loc = alloca i64 1"   --->   Operation 28 'alloca' 'p_4_0_0_0112_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_data_V_1_loc = alloca i64 1"   --->   Operation 29 'alloca' 'tmp_data_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [equalizer.cpp:3]   --->   Operation 30 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [equalizer.cpp:3]   --->   Operation 31 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63" [equalizer.cpp:62]   --->   Operation 52 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i62 %trunc_ln" [equalizer.cpp:62]   --->   Operation 53 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln62" [equalizer.cpp:62]   --->   Operation 54 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln26 = store i32 0, i32 %state_3" [equalizer.cpp:26]   --->   Operation 55 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln26 = br void %while.body.outer" [equalizer.cpp:26]   --->   Operation 56 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_out_dest_V = phi i1 0, void %entry, i1 %tmp_out_dest_0_ph_be, void %while.body.outer.backedge"   --->   Operation 57 'phi' 'tmp_out_dest_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_out_id_V = phi i1 0, void %entry, i1 %tmp_out_id_0_ph_be, void %while.body.outer.backedge"   --->   Operation 58 'phi' 'tmp_out_id_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_out_user_V = phi i1 0, void %entry, i1 %tmp_out_user_0_ph_be, void %while.body.outer.backedge"   --->   Operation 59 'phi' 'tmp_out_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_out_data_V_2 = load i32 %tmp_out_data_V"   --->   Operation 60 'load' 'tmp_out_data_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_2 = load i4 %tmp_out_keep_V"   --->   Operation 61 'load' 'tmp_out_keep_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_2 = load i4 %tmp_out_strb_V"   --->   Operation 62 'load' 'tmp_out_strb_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%state_3_load = load i32 %state_3"   --->   Operation 63 'load' 'state_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.body"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%state = phi i32 %state_3_load, void %while.body.outer, i32 %zext_ln18, void %while.body.backedge" [equalizer.cpp:18]   --->   Operation 66 'phi' 'state' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 67 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i44 %empty"   --->   Operation 68 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i44 %empty"   --->   Operation 69 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i44 %empty"   --->   Operation 70 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i44 %empty"   --->   Operation 71 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i44 %empty"   --->   Operation 72 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i44 %empty"   --->   Operation 73 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i44 %empty"   --->   Operation 74 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.95ns)   --->   "%switch_ln30 = switch i32 %state, void %sw.epilog.loopexit, i32 0, void %sw.bb, i32 17, void %for.inc.preheader, i32 4096, void %for.inc24.preheader" [equalizer.cpp:30]   --->   Operation 75 'switch' 'switch_ln30' <Predicate = true> <Delay = 0.95>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty_21 = wait i32 @_ssdm_op_Wait"   --->   Operation 76 'wait' 'empty_21' <Predicate = (state == 17)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (3.52ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg"   --->   Operation 77 'call' 'call_ln0' <Predicate = (state == 4096)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 78 [1/1] (1.58ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 78 'br' 'br_ln0' <Predicate = (state != 0 & state != 17 & state != 4096)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 79 [2/2] (1.58ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_Coef_Read_Loop, i32 %tmp_data_V, i32 %gmem, i64 %coefs_read, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %tmp_data_V_1_loc, i1 %p_4_0_0_0112_phi_loc"   --->   Operation 79 'call' 'call_ln283' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_Coef_Read_Loop, i32 %tmp_data_V, i32 %gmem, i64 %coefs_read, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %tmp_data_V_1_loc, i1 %p_4_0_0_0112_phi_loc"   --->   Operation 80 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.66>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_data_V_1_loc_load = load i32 %tmp_data_V_1_loc"   --->   Operation 81 'load' 'tmp_data_V_1_loc_load' <Predicate = (state == 17)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%p_4_0_0_0112_phi_loc_load = load i1 %p_4_0_0_0112_phi_loc"   --->   Operation 82 'load' 'p_4_0_0_0112_phi_loc_load' <Predicate = (state == 17)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%empty_22 = wait i32 @_ssdm_op_Wait"   --->   Operation 83 'wait' 'empty_22' <Predicate = (state == 17)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (2.47ns)   --->   "%icmp_ln47 = icmp_eq  i32 %tmp_data_V_1_loc_load, i32 43962" [equalizer.cpp:47]   --->   Operation 84 'icmp' 'icmp_ln47' <Predicate = (state == 17)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.69ns)   --->   "%state_4 = select i1 %icmp_ln47, i13 4096, i13 17" [equalizer.cpp:47]   --->   Operation 85 'select' 'state_4' <Predicate = (state == 17)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (1.58ns)   --->   "%br_ln84 = br i1 %p_4_0_0_0112_phi_loc_load, void %while.body.backedge, void %while.end.loopexit" [equalizer.cpp:84]   --->   Operation 86 'br' 'br_ln84' <Predicate = (state == 17)> <Delay = 1.58>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [equalizer.cpp:32]   --->   Operation 87 'specloopname' 'specloopname_ln32' <Predicate = (state == 0)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (2.47ns)   --->   "%icmp_ln32 = icmp_eq  i32 %tmp_data_V, i32 48879" [equalizer.cpp:32]   --->   Operation 88 'icmp' 'icmp_ln32' <Predicate = (state == 0)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (1.18ns)   --->   "%select_ln17 = select i1 %icmp_ln32, i13 17, i13 0" [equalizer.cpp:17]   --->   Operation 89 'select' 'select_ln17' <Predicate = (state == 0)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (1.58ns)   --->   "%br_ln84 = br i1 %tmp_last_V, void %while.body.backedge, void %while.end.loopexit" [equalizer.cpp:84]   --->   Operation 90 'br' 'br_ln84' <Predicate = (state == 0)> <Delay = 1.58>
ST_6 : Operation 91 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.end"   --->   Operation 91 'br' 'br_ln0' <Predicate = (state == 17 & p_4_0_0_0112_phi_loc_load) | (state == 0 & tmp_last_V)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%state_0_be = phi i13 %select_ln17, void %sw.bb, i13 %state_4, void %for.inc.preheader"   --->   Operation 92 'phi' 'state_0_be' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i13 %state_0_be" [equalizer.cpp:18]   --->   Operation 93 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln18 = br void %while.body" [equalizer.cpp:18]   --->   Operation 94 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg"   --->   Operation 95 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 4> <Delay = 7.30>
ST_9 : Operation 96 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:62]   --->   Operation 96 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 97 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %tmp_data_V, i32 0" [equalizer.cpp:63]   --->   Operation 97 'store' 'store_ln63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 10 <SV = 5> <Delay = 7.30>
ST_10 : Operation 98 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:62]   --->   Operation 98 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 6> <Delay = 7.30>
ST_11 : Operation 99 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:62]   --->   Operation 99 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 7> <Delay = 7.30>
ST_12 : Operation 100 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:62]   --->   Operation 100 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 8> <Delay = 7.30>
ST_13 : Operation 101 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:62]   --->   Operation 101 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 9> <Delay = 7.30>
ST_14 : Operation 102 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:62]   --->   Operation 102 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 10> <Delay = 7.30>
ST_15 : Operation 103 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:62]   --->   Operation 103 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 11> <Delay = 7.30>
ST_16 : Operation 104 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [equalizer.cpp:62]   --->   Operation 104 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 12> <Delay = 6.91>
ST_17 : Operation 105 [2/2] (6.91ns)   --->   "%mul_ln62 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:62]   --->   Operation 105 'mul' 'mul_ln62' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 13> <Delay = 6.91>
ST_18 : Operation 106 [1/2] (6.91ns)   --->   "%mul_ln62 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:62]   --->   Operation 106 'mul' 'mul_ln62' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 5.72>
ST_19 : Operation 107 [1/1] (0.00ns)   --->   "%accumulate_loc_load = load i32 %accumulate_loc"   --->   Operation 107 'load' 'accumulate_loc_load' <Predicate = (state == 4096)> <Delay = 0.00>
ST_19 : Operation 108 [1/1] (2.55ns)   --->   "%accumulate = add i32 %mul_ln62, i32 %accumulate_loc_load" [equalizer.cpp:62]   --->   Operation 108 'add' 'accumulate' <Predicate = (state == 4096)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 109 [1/1] (1.58ns)   --->   "%br_ln73 = br i1 %tmp_last_V, void %if.end44, void %sw.epilog" [equalizer.cpp:73]   --->   Operation 109 'br' 'br_ln73' <Predicate = (state == 4096)> <Delay = 1.58>
ST_19 : Operation 110 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 0, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 110 'write' 'write_ln304' <Predicate = (state == 4096 & !tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_out_dest_V_1 = phi i1 %tmp_dest_V, void %for.inc24.preheader, i1 %tmp_out_dest_V, void %sw.epilog.loopexit"   --->   Operation 111 'phi' 'tmp_out_dest_V_1' <Predicate = (state == 4096 & tmp_last_V) | (state != 0 & state != 17 & state != 4096)> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_out_id_V_1 = phi i1 %tmp_id_V, void %for.inc24.preheader, i1 %tmp_out_id_V, void %sw.epilog.loopexit"   --->   Operation 112 'phi' 'tmp_out_id_V_1' <Predicate = (state == 4096 & tmp_last_V) | (state != 0 & state != 17 & state != 4096)> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_out_user_V_1 = phi i1 %tmp_user_V, void %for.inc24.preheader, i1 %tmp_out_user_V, void %sw.epilog.loopexit"   --->   Operation 113 'phi' 'tmp_out_user_V_1' <Predicate = (state == 4096 & tmp_last_V) | (state != 0 & state != 17 & state != 4096)> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_1 = phi i4 %tmp_strb_V, void %for.inc24.preheader, i4 %tmp_out_strb_V_2, void %sw.epilog.loopexit"   --->   Operation 114 'phi' 'tmp_out_strb_V_1' <Predicate = (state == 4096 & tmp_last_V) | (state != 0 & state != 17 & state != 4096)> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_1 = phi i4 %tmp_keep_V, void %for.inc24.preheader, i4 %tmp_out_keep_V_2, void %sw.epilog.loopexit"   --->   Operation 115 'phi' 'tmp_out_keep_V_1' <Predicate = (state == 4096 & tmp_last_V) | (state != 0 & state != 17 & state != 4096)> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_out_data_V_1 = phi i32 %accumulate, void %for.inc24.preheader, i32 %tmp_out_data_V_2, void %sw.epilog.loopexit"   --->   Operation 116 'phi' 'tmp_out_data_V_1' <Predicate = (state == 4096 & tmp_last_V) | (state != 0 & state != 17 & state != 4096)> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = phi i1 1, void %for.inc24.preheader, i1 %tmp_last_V, void %sw.epilog.loopexit"   --->   Operation 117 'phi' 'tmp_last_V_1' <Predicate = (state == 4096 & tmp_last_V) | (state != 0 & state != 17 & state != 4096)> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%state_1 = phi i32 4096, void %for.inc24.preheader, i32 %state, void %sw.epilog.loopexit"   --->   Operation 118 'phi' 'state_1' <Predicate = (state == 4096 & tmp_last_V) | (state != 0 & state != 17 & state != 4096)> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (1.58ns)   --->   "%br_ln84 = br i1 %tmp_last_V_1, void %while.body.outer.backedge, void %while.end.loopexit66" [equalizer.cpp:84]   --->   Operation 119 'br' 'br_ln84' <Predicate = (state == 4096 & tmp_last_V) | (state != 0 & state != 17 & state != 4096)> <Delay = 1.58>
ST_19 : Operation 120 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.end"   --->   Operation 120 'br' 'br_ln0' <Predicate = (state == 4096 & tmp_last_V & tmp_last_V_1) | (state != 0 & state != 17 & state != 4096 & tmp_last_V_1)> <Delay = 1.58>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_dest_V_1 = phi i1 %tmp_out_dest_V, void %while.end.loopexit, i1 %tmp_out_dest_V_1, void %while.end.loopexit66"   --->   Operation 121 'phi' 'tmp_dest_V_1' <Predicate = (state == 4096 & tmp_last_V & tmp_last_V_1) | (state == 17 & p_4_0_0_0112_phi_loc_load) | (state != 0 & state != 17 & state != 4096 & tmp_last_V_1) | (state == 0 & tmp_last_V)> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_id_V_1 = phi i1 %tmp_out_id_V, void %while.end.loopexit, i1 %tmp_out_id_V_1, void %while.end.loopexit66"   --->   Operation 122 'phi' 'tmp_id_V_1' <Predicate = (state == 4096 & tmp_last_V & tmp_last_V_1) | (state == 17 & p_4_0_0_0112_phi_loc_load) | (state != 0 & state != 17 & state != 4096 & tmp_last_V_1) | (state == 0 & tmp_last_V)> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = phi i1 %tmp_out_user_V, void %while.end.loopexit, i1 %tmp_out_user_V_1, void %while.end.loopexit66"   --->   Operation 123 'phi' 'tmp_user_V_1' <Predicate = (state == 4096 & tmp_last_V & tmp_last_V_1) | (state == 17 & p_4_0_0_0112_phi_loc_load) | (state != 0 & state != 17 & state != 4096 & tmp_last_V_1) | (state == 0 & tmp_last_V)> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_strb_V_1 = phi i4 %tmp_out_strb_V_2, void %while.end.loopexit, i4 %tmp_out_strb_V_1, void %while.end.loopexit66"   --->   Operation 124 'phi' 'tmp_strb_V_1' <Predicate = (state == 4096 & tmp_last_V & tmp_last_V_1) | (state == 17 & p_4_0_0_0112_phi_loc_load) | (state != 0 & state != 17 & state != 4096 & tmp_last_V_1) | (state == 0 & tmp_last_V)> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = phi i4 %tmp_out_keep_V_2, void %while.end.loopexit, i4 %tmp_out_keep_V_1, void %while.end.loopexit66"   --->   Operation 125 'phi' 'tmp_keep_V_1' <Predicate = (state == 4096 & tmp_last_V & tmp_last_V_1) | (state == 17 & p_4_0_0_0112_phi_loc_load) | (state != 0 & state != 17 & state != 4096 & tmp_last_V_1) | (state == 0 & tmp_last_V)> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = phi i32 %tmp_out_data_V_2, void %while.end.loopexit, i32 %tmp_out_data_V_1, void %while.end.loopexit66"   --->   Operation 126 'phi' 'tmp_data_V_4' <Predicate = (state == 4096 & tmp_last_V & tmp_last_V_1) | (state == 17 & p_4_0_0_0112_phi_loc_load) | (state != 0 & state != 17 & state != 4096 & tmp_last_V_1) | (state == 0 & tmp_last_V)> <Delay = 0.00>
ST_19 : Operation 127 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_4, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 127 'write' 'write_ln304' <Predicate = (state == 4096 & tmp_last_V & tmp_last_V_1) | (state == 17 & p_4_0_0_0112_phi_loc_load) | (state != 0 & state != 17 & state != 4096 & tmp_last_V_1) | (state == 0 & tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 20 <SV = 15> <Delay = 3.17>
ST_20 : Operation 128 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 0, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 128 'write' 'write_ln304' <Predicate = (state == 4096 & !tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_20 : Operation 129 [1/1] (1.58ns)   --->   "%br_ln84 = br void %while.body.outer.backedge" [equalizer.cpp:84]   --->   Operation 129 'br' 'br_ln84' <Predicate = (state == 4096 & !tmp_last_V)> <Delay = 1.58>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_out_dest_0_ph_be = phi i1 %tmp_dest_V, void %if.end44, i1 %tmp_out_dest_V_1, void %sw.epilog"   --->   Operation 130 'phi' 'tmp_out_dest_0_ph_be' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_out_id_0_ph_be = phi i1 %tmp_id_V, void %if.end44, i1 %tmp_out_id_V_1, void %sw.epilog"   --->   Operation 131 'phi' 'tmp_out_id_0_ph_be' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_out_user_0_ph_be = phi i1 %tmp_user_V, void %if.end44, i1 %tmp_out_user_V_1, void %sw.epilog"   --->   Operation 132 'phi' 'tmp_out_user_0_ph_be' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_out_strb_0_ph_be = phi i4 %tmp_strb_V, void %if.end44, i4 %tmp_out_strb_V_1, void %sw.epilog"   --->   Operation 133 'phi' 'tmp_out_strb_0_ph_be' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_out_keep_0_ph_be = phi i4 %tmp_keep_V, void %if.end44, i4 %tmp_out_keep_V_1, void %sw.epilog"   --->   Operation 134 'phi' 'tmp_out_keep_0_ph_be' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_out_data_0_ph_be = phi i32 %accumulate, void %if.end44, i32 %tmp_out_data_V_1, void %sw.epilog"   --->   Operation 135 'phi' 'tmp_out_data_0_ph_be' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%state_0_ph_be = phi i32 4096, void %if.end44, i32 %state_1, void %sw.epilog"   --->   Operation 136 'phi' 'state_0_ph_be' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %state_0_ph_be, i32 %state_3"   --->   Operation 137 'store' 'store_ln0' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 1.58>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln0 = store i4 %tmp_out_strb_0_ph_be, i4 %tmp_out_strb_V"   --->   Operation 138 'store' 'store_ln0' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln0 = store i4 %tmp_out_keep_0_ph_be, i4 %tmp_out_keep_V"   --->   Operation 139 'store' 'store_ln0' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %tmp_out_data_0_ph_be, i32 %tmp_out_data_V"   --->   Operation 140 'store' 'store_ln0' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.outer"   --->   Operation 141 'br' 'br_ln0' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>

State 21 <SV = 15> <Delay = 0.00>
ST_21 : Operation 142 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_4, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 142 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%ret_ln90 = ret" [equalizer.cpp:90]   --->   Operation 143 'ret' 'ret_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('state') [21]  (0 ns)
	'store' operation ('store_ln26', equalizer.cpp:26) of constant 0 on local variable 'state' [51]  (1.59 ns)

 <State 2>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('state', equalizer.cpp:18) with incoming values : ('state_3_load') ('zext_ln18', equalizer.cpp:18) [64]  (1.59 ns)

 <State 3>: 3.52ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'equalizer_Pipeline_Shift_Accumulate_Loop' [95]  (3.52 ns)

 <State 4>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln283') to 'equalizer_Pipeline_Coef_Read_Loop' [76]  (1.59 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 3.66ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln32', equalizer.cpp:32) [85]  (2.47 ns)
	'select' operation ('select_ln17', equalizer.cpp:17) [86]  (1.19 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', equalizer.cpp:62) on port 'gmem' (equalizer.cpp:62) [97]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', equalizer.cpp:62) on port 'gmem' (equalizer.cpp:62) [97]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', equalizer.cpp:62) on port 'gmem' (equalizer.cpp:62) [97]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', equalizer.cpp:62) on port 'gmem' (equalizer.cpp:62) [97]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', equalizer.cpp:62) on port 'gmem' (equalizer.cpp:62) [97]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', equalizer.cpp:62) on port 'gmem' (equalizer.cpp:62) [97]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', equalizer.cpp:62) on port 'gmem' (equalizer.cpp:62) [97]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', equalizer.cpp:62) on port 'gmem' (equalizer.cpp:62) [98]  (7.3 ns)

 <State 17>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln62', equalizer.cpp:62) [99]  (6.91 ns)

 <State 18>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln62', equalizer.cpp:62) [99]  (6.91 ns)

 <State 19>: 5.73ns
The critical path consists of the following:
	'load' operation ('accumulate_loc_load') on local variable 'accumulate_loc' [96]  (0 ns)
	'add' operation ('accumulate', equalizer.cpp:62) [100]  (2.55 ns)
	multiplexor before 'phi' operation ('accumulate') with incoming values : ('tmp_out.data.V') ('accumulate', equalizer.cpp:62) [114]  (1.59 ns)
	'phi' operation ('accumulate') with incoming values : ('tmp_out.data.V') ('accumulate', equalizer.cpp:62) [114]  (0 ns)
	multiplexor before 'phi' operation ('tmp_out.data.V') with incoming values : ('tmp_out.data.V') ('accumulate', equalizer.cpp:62) [139]  (1.59 ns)
	'phi' operation ('tmp_out.data.V') with incoming values : ('tmp_out.data.V') ('accumulate', equalizer.cpp:62) [139]  (0 ns)

 <State 20>: 3.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('state') with incoming values : ('state_3_load') ('zext_ln18', equalizer.cpp:18) [125]  (1.59 ns)
	'phi' operation ('state') with incoming values : ('state_3_load') ('zext_ln18', equalizer.cpp:18) [125]  (0 ns)
	'store' operation ('store_ln0') of variable 'state' on local variable 'state' [126]  (1.59 ns)

 <State 21>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
