#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Jul 02 15:42:34 2018
# Process ID: 7336
# Current directory: D:/FPGA/V_project/final_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6088 D:\FPGA\V_project\final_2\lcd7_touch.xpr
# Log file: D:/FPGA/V_project/final_2/vivado.log
# Journal file: D:/FPGA/V_project/final_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/V_project/final_2/lcd7_touch.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/final_2/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/ad_fft'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/reset'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/r_ram'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/pwm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/fft_reset1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/w_ram'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 877.875 ; gain = 229.488
open_bd_design {D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:user:pwm:1.0 - pwm_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_1
Adding component instance block -- xilinx.com:user:r_ram:1.0 - r_ram_0
Adding component instance block -- xilinx.com:user:reset:1.0 - reset_0
Adding component instance block -- xilinx.com:user:ad_fft:1.0 - ad_fft_0
Adding component instance block -- xilinx.com:user:fft_reset1:1.0 - fft_reset1_0
Adding component instance block -- xilinx.com:user:w_ram:1.0 - w_ram_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1094.078 ; gain = 210.789
delete_bd_objs [get_bd_nets ad1_data_1] [get_bd_ports ad1_data]
delete_bd_objs [get_bd_nets ad1_busy_1] [get_bd_ports ad1_busy]
delete_bd_objs [get_bd_nets ad2_data_1] [get_bd_ports ad2_data]
delete_bd_objs [get_bd_nets ad2_busy_1] [get_bd_ports ad2_busy]
delete_bd_objs [get_bd_nets ad_fft_0_ad2_os] [get_bd_ports ad2_os]
delete_bd_objs [get_bd_nets ad_fft_0_ad2_convstab] [get_bd_ports ad2_convstab]
delete_bd_objs [get_bd_nets ad_fft_0_ad2_reset] [get_bd_ports ad2_reset]
delete_bd_objs [get_bd_nets ad_fft_0_ad2_rd] [get_bd_ports ad2_rd]
delete_bd_objs [get_bd_nets ad_fft_0_ad2_cs] [get_bd_ports ad2_cs]
delete_bd_objs [get_bd_nets ad_fft_0_ad_os] [get_bd_ports ad_os]
delete_bd_objs [get_bd_nets ad_fft_0_ad_convstab] [get_bd_ports ad_convstab]
delete_bd_objs [get_bd_nets ad_fft_0_ad_reset] [get_bd_ports ad_reset]
delete_bd_objs [get_bd_nets ad_fft_0_ad1_rd] [get_bd_ports ad1_rd]
delete_bd_objs [get_bd_nets ad_fft_0_ad1_cs] [get_bd_ports ad1_cs]
delete_bd_objs [get_bd_nets ad_fft_0_fft_data] [get_bd_nets ad_fft_0_done] [get_bd_cells ad_fft_0]
set_property  ip_repo_paths  {d:/FPGA/V_project/final_2/repo d:/FPGA/V_project/IP/reset d:/FPGA/V_project/IP/r_ram d:/FPGA/V_project/IP/pwm d:/FPGA/V_project/IP/fft_reset1 d:/FPGA/V_project/IP/w_ram} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/final_2/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/reset'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/r_ram'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/pwm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/fft_reset1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/w_ram'.
set_property  ip_repo_paths  {d:/FPGA/V_project/final_2/repo d:/FPGA/V_project/IP/reset d:/FPGA/V_project/IP/r_ram d:/FPGA/V_project/IP/pwm d:/FPGA/V_project/IP/w_ram} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/final_2/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/reset'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/r_ram'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/pwm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/w_ram'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/final_2/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/reset'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/r_ram'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/pwm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/w_ram'.
set_property  ip_repo_paths  {d:/FPGA/V_project/final_2/repo d:/FPGA/V_project/IP/reset d:/FPGA/V_project/IP/r_ram d:/FPGA/V_project/IP/pwm d:/FPGA/V_project/IP/w_ram D:/FPGA/V_project/IP/fft_reset1} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/final_2/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/reset'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/r_ram'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/pwm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/w_ram'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/fft_reset1'.
set_property  ip_repo_paths  {d:/FPGA/V_project/final_2/repo d:/FPGA/V_project/IP/reset d:/FPGA/V_project/IP/r_ram d:/FPGA/V_project/IP/pwm d:/FPGA/V_project/IP/w_ram d:/FPGA/V_project/IP/fft_reset1 D:/FPGA/V_project/IP/ad_fft} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/final_2/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/reset'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/r_ram'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/pwm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/w_ram'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/fft_reset1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/ad_fft'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ad_fft:1.0 ad_fft_0
endgroup
set_property location {8 2535 772} [get_bd_cells ad_fft_0]
connect_bd_net [get_bd_pins ad_fft_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
create_bd_port -dir I -from 15 -to 0 ad2_data
connect_bd_net [get_bd_pins /ad_fft_0/ad2_data] [get_bd_ports ad2_data]
create_bd_port -dir I -from 15 -to 0 ad1_data
connect_bd_net [get_bd_pins /ad_fft_0/ad1_data] [get_bd_ports ad1_data]
create_bd_port -dir I ad1_busy
connect_bd_net [get_bd_pins /ad_fft_0/ad1_busy] [get_bd_ports ad1_busy]
create_bd_port -dir I ad2_busy
connect_bd_net [get_bd_pins /ad_fft_0/ad2_busy] [get_bd_ports ad2_busy]
endgroup
startgroup
create_bd_port -dir O ad1_rd
connect_bd_net [get_bd_pins /ad_fft_0/ad1_rd] [get_bd_ports ad1_rd]
create_bd_port -dir O ad_convstab
connect_bd_net [get_bd_pins /ad_fft_0/ad_convstab] [get_bd_ports ad_convstab]
create_bd_port -dir O -from 2 -to 0 ad_os
connect_bd_net [get_bd_pins /ad_fft_0/ad_os] [get_bd_ports ad_os]
create_bd_port -dir O ad1_cs
connect_bd_net [get_bd_pins /ad_fft_0/ad1_cs] [get_bd_ports ad1_cs]
create_bd_port -dir O -type rst ad_reset
connect_bd_net [get_bd_pins /ad_fft_0/ad_reset] [get_bd_ports ad_reset]
create_bd_port -dir O ad2_cs
connect_bd_net [get_bd_pins /ad_fft_0/ad2_cs] [get_bd_ports ad2_cs]
endgroup
startgroup
create_bd_port -dir O ad2_rd
connect_bd_net [get_bd_pins /ad_fft_0/ad2_rd] [get_bd_ports ad2_rd]
create_bd_port -dir O ad2_convstab
connect_bd_net [get_bd_pins /ad_fft_0/ad2_convstab] [get_bd_ports ad2_convstab]
create_bd_port -dir O -type rst ad2_reset
connect_bd_net [get_bd_pins /ad_fft_0/ad2_reset] [get_bd_ports ad2_reset]
create_bd_port -dir O -from 2 -to 0 ad2_os
connect_bd_net [get_bd_pins /ad_fft_0/ad2_os] [get_bd_ports ad2_os]
endgroup
save_bd_design
Wrote  : <D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/system.bd> 
delete_bd_objs [get_bd_nets w_ram_0_ram_done] [get_bd_nets fft_reset1_0_fft_reset] [get_bd_nets fft_reset1_0_reset_done] [get_bd_nets fft_reset1_0_relay] [get_bd_nets fft_reset1_0_choise] [get_bd_nets fft_reset1_0_reset_i] [get_bd_cells fft_reset1_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:fft_reset1:1.0 fft_reset1_0
endgroup
set_property location {7 2216 642} [get_bd_cells fft_reset1_0]
connect_bd_net [get_bd_pins fft_reset1_0/fft_reset] [get_bd_pins w_ram_0/fft_reset]
connect_bd_net [get_bd_pins fft_reset1_0/reset_done] [get_bd_pins w_ram_0/reset_done]
delete_bd_objs [get_bd_ports relay]
startgroup
create_bd_port -dir O -from 8 -to 0 relay
connect_bd_net [get_bd_pins /fft_reset1_0/relay] [get_bd_ports relay]
endgroup
connect_bd_net [get_bd_pins fft_reset1_0/choise] [get_bd_pins w_ram_0/choise]
connect_bd_net [get_bd_pins fft_reset1_0/reset_i] [get_bd_pins w_ram_0/reset_i]
connect_bd_net [get_bd_pins fft_reset1_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins fft_reset1_0/reset] [get_bd_pins reset_0/reset]
connect_bd_net [get_bd_pins w_ram_0/ram_done] [get_bd_pins fft_reset1_0/ram_done]
connect_bd_net [get_bd_pins fft_reset1_0/doutb] [get_bd_pins blk_mem_gen_0/doutb]
connect_bd_net [get_bd_pins ad_fft_0/fft_reset] [get_bd_pins fft_reset1_0/fft_reset]
connect_bd_net [get_bd_pins ad_fft_0/fft_data] [get_bd_pins w_ram_0/fft_data]
connect_bd_net [get_bd_pins ad_fft_0/done] [get_bd_pins w_ram_0/done]
validate_bd_design
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1146.770 ; gain = 0.000
regenerate_bd_layout
save_bd_design
generate_target all [get_files  D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block r_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block w_ram_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_ad_fft_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_ad_fft_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_ad_fft_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_ad_fft_0_1/xfft_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_ad_fft_0_1/xfft_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_ad_fft_0_1/xfft_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_ad_fft_0_1/xfft_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad_fft_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_fft_reset1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_fft_reset1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_fft_reset1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'system_fft_reset1_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block fft_reset1_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_4'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_5'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1268.945 ; gain = 122.176
export_ip_user_files -of_objects [get_files D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/system.bd] -no_script -force -quiet
export_simulation -of_objects [get_files D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/system.bd] -directory D:/FPGA/V_project/final_2/lcd7_touch.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jul 02 15:52:57 2018] Launched synth_1...
Run output will be captured here: D:/FPGA/V_project/final_2/lcd7_touch.runs/synth_1/runme.log
[Mon Jul 02 15:52:57 2018] Launched impl_1...
Run output will be captured here: D:/FPGA/V_project/final_2/lcd7_touch.runs/impl_1/runme.log
open_run impl_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 998 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1551.191 ; gain = 103.539
INFO: [Common 17-344] 'open_run' was cancelled
file copy -force D:/FPGA/V_project/final_2/lcd7_touch.runs/impl_1/system_wrapper.sysdef D:/FPGA/V_project/final_2/lcd7_touch.sdk/system_wrapper.hdf

launch_sdk -workspace D:/FPGA/V_project/final_2/lcd7_touch.sdk -hwspec D:/FPGA/V_project/final_2/lcd7_touch.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/FPGA/V_project/final_2/lcd7_touch.sdk -hwspec D:/FPGA/V_project/final_2/lcd7_touch.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 02 16:29:04 2018...
