[Configuration]

EmulatorType: pin
Benchmark: /home/marcos.horro/tejas_installation_kit/Tejas-Simulator/tests/knl/norm
Schedule: Tue Jan 10 10:01:11 CET 2017

[Translator Statistics]

Java thread	=	0
Data Read	=	1424425 bytes
Number of micro-ops		=	448356
Number of handled CISC instructions	=	436762
Number of PIN CISC instructions	=	658361
Static coverage		=	98.0916 %
Dynamic Coverage	=	66.3408 %


[Timing Statistics]

Total Cycles taken		=	1056096

Total IPC		=	0.4245		in terms of micro-ops
Total IPC		=	0.4136		in terms of CISC instructions

core		=	0
Pipeline: outOfOrder
instructions executed	=	123467
cycles taken	=	1056096 cycles
IPC		=	0.1169		in terms of micro-ops
IPC		=	0.1121		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	880.0800 microseconds

number of branches	=	46902
number of mispredicted branches	=	5541
branch predictor accuracy	=	88.1860 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	1
Pipeline: outOfOrder
instructions executed	=	35147
cycles taken	=	1056096 cycles
IPC		=	0.0333		in terms of micro-ops
IPC		=	0.0321		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	880.0800 microseconds

number of branches	=	6608
number of mispredicted branches	=	554
branch predictor accuracy	=	91.6162 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	2
Pipeline: outOfOrder
instructions executed	=	33525
cycles taken	=	1056096 cycles
IPC		=	0.0317		in terms of micro-ops
IPC		=	0.0306		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	880.0800 microseconds

number of branches	=	6128
number of mispredicted branches	=	487
branch predictor accuracy	=	92.0529 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	3
Pipeline: outOfOrder
instructions executed	=	29581
cycles taken	=	1056096 cycles
IPC		=	0.0280		in terms of micro-ops
IPC		=	0.0271		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	880.0800 microseconds

number of branches	=	4879
number of mispredicted branches	=	371
branch predictor accuracy	=	92.3960 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	4
Pipeline: outOfOrder
instructions executed	=	30365
cycles taken	=	1056096 cycles
IPC		=	0.0288		in terms of micro-ops
IPC		=	0.0278		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	880.0800 microseconds

number of branches	=	5148
number of mispredicted branches	=	313
branch predictor accuracy	=	93.9200 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	5
Pipeline: outOfOrder
instructions executed	=	34468
cycles taken	=	1056096 cycles
IPC		=	0.0326		in terms of micro-ops
IPC		=	0.0315		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	880.0800 microseconds

number of branches	=	6493
number of mispredicted branches	=	529
branch predictor accuracy	=	91.8528 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	6
Pipeline: outOfOrder
instructions executed	=	29620
cycles taken	=	1056096 cycles
IPC		=	0.0280		in terms of micro-ops
IPC		=	0.0271		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	880.0800 microseconds

number of branches	=	4893
number of mispredicted branches	=	354
branch predictor accuracy	=	92.7652 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	7
Pipeline: outOfOrder
instructions executed	=	31354
cycles taken	=	1056096 cycles
IPC		=	0.0297		in terms of micro-ops
IPC		=	0.0287		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	880.0800 microseconds

number of branches	=	5461
number of mispredicted branches	=	415
branch predictor accuracy	=	92.4007 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	8
Pipeline: outOfOrder
instructions executed	=	31077
cycles taken	=	1056096 cycles
IPC		=	0.0294		in terms of micro-ops
IPC		=	0.0284		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	880.0800 microseconds

number of branches	=	5318
number of mispredicted branches	=	312
branch predictor accuracy	=	94.1331 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	9
Pipeline: outOfOrder
instructions executed	=	42773
cycles taken	=	1056096 cycles
IPC		=	0.0405		in terms of micro-ops
IPC		=	0.0389		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	880.0800 microseconds

number of branches	=	9690
number of mispredicted branches	=	1299
branch predictor accuracy	=	86.5944 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	10
Pipeline: outOfOrder
instructions executed	=	31907
cycles taken	=	1056096 cycles
IPC		=	0.0302		in terms of micro-ops
IPC		=	0.0292		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	880.0800 microseconds

number of branches	=	5612
number of mispredicted branches	=	427
branch predictor accuracy	=	92.3913 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

Nothing executed on core 11
Nothing executed on core 12
Nothing executed on core 13
Nothing executed on core 14
Nothing executed on core 15
Nothing executed on core 16
Nothing executed on core 17
Nothing executed on core 18
Nothing executed on core 19
Nothing executed on core 20
Nothing executed on core 21
Nothing executed on core 22
Nothing executed on core 23
Nothing executed on core 24
Nothing executed on core 25
Nothing executed on core 26
Nothing executed on core 27
Nothing executed on core 28
Nothing executed on core 29
Nothing executed on core 30
Nothing executed on core 31


[Memory System Statistics]

[Per core statistics]

core		=	0
Memory Requests	=	76248
Loads		=	56689
Stores		=	19559
LSQ forwardings	=	4492


iTLB[0] Hits	=	118129
iTLB[0] Misses	=	281
iTLB[0] Accesses	=	118410
iTLB[0] Hit-Rate	=	0.9976
iTLB[0] Miss-Rate	=	0.0024

dTLB[0] Hits	=	75138
dTLB[0] Misses	=	1110
dTLB[0] Accesses	=	76248
dTLB[0] Hit-Rate	=	0.9854
dTLB[0] Miss-Rate	=	0.0146

I1[0] Hits	=	115220
I1[0] Misses	=	3185
I1[0] Accesses	=	118405
I1[0] Hit-Rate	=	0.9731008
I1[0] Miss-Rate	=	0.026899202
I1[0] AvgNumEventsInMSHR	=	1.3892
I1[0] AvgNumEventsInMSHREntry	=	3.0755


L1[0] Hits	=	53760
L1[0] Misses	=	15158
L1[0] Accesses	=	68918
L1[0] Hit-Rate	=	0.78005743
L1[0] Miss-Rate	=	0.21994254
L1[0] AvgNumEventsInMSHR	=	6.1903
L1[0] AvgNumEventsInMSHREntry	=	3.6136

core		=	1
Memory Requests	=	21492
Loads		=	13472
Stores		=	8020
LSQ forwardings	=	2959


iTLB[1] Hits	=	33682
iTLB[1] Misses	=	219
iTLB[1] Accesses	=	33901
iTLB[1] Hit-Rate	=	0.9935
iTLB[1] Miss-Rate	=	0.0065

dTLB[1] Hits	=	21248
dTLB[1] Misses	=	244
dTLB[1] Accesses	=	21492
dTLB[1] Hit-Rate	=	0.9886
dTLB[1] Miss-Rate	=	0.0114

I1[1] Hits	=	32718
I1[1] Misses	=	1183
I1[1] Accesses	=	33901
I1[1] Hit-Rate	=	0.9651043
I1[1] Miss-Rate	=	0.034895726
I1[1] AvgNumEventsInMSHR	=	0.2547
I1[1] AvgNumEventsInMSHREntry	=	3.0225


L1[1] Hits	=	11094
L1[1] Misses	=	3086
L1[1] Accesses	=	14180
L1[1] Hit-Rate	=	0.78236955
L1[1] Miss-Rate	=	0.21763046
L1[1] AvgNumEventsInMSHR	=	0.9962
L1[1] AvgNumEventsInMSHREntry	=	1.7740

core		=	2
Memory Requests	=	20354
Loads		=	12667
Stores		=	7687
LSQ forwardings	=	1843


iTLB[2] Hits	=	32152
iTLB[2] Misses	=	214
iTLB[2] Accesses	=	32366
iTLB[2] Hit-Rate	=	0.9934
iTLB[2] Miss-Rate	=	0.0066

dTLB[2] Hits	=	20081
dTLB[2] Misses	=	273
dTLB[2] Accesses	=	20354
dTLB[2] Hit-Rate	=	0.9866
dTLB[2] Miss-Rate	=	0.0134

I1[2] Hits	=	31189
I1[2] Misses	=	1177
I1[2] Accesses	=	32366
I1[2] Hit-Rate	=	0.96363467
I1[2] Miss-Rate	=	0.036365323
I1[2] AvgNumEventsInMSHR	=	0.2169
I1[2] AvgNumEventsInMSHREntry	=	3.2254


L1[2] Hits	=	10682
L1[2] Misses	=	4461
L1[2] Accesses	=	15143
L1[2] Hit-Rate	=	0.70540845
L1[2] Miss-Rate	=	0.29459155
L1[2] AvgNumEventsInMSHR	=	1.4650
L1[2] AvgNumEventsInMSHREntry	=	2.2355

core		=	3
Memory Requests	=	17663
Loads		=	10735
Stores		=	6928
LSQ forwardings	=	1571


iTLB[3] Hits	=	28385
iTLB[3] Misses	=	207
iTLB[3] Accesses	=	28592
iTLB[3] Hit-Rate	=	0.9928
iTLB[3] Miss-Rate	=	0.0072

dTLB[3] Hits	=	17495
dTLB[3] Misses	=	168
dTLB[3] Accesses	=	17663
dTLB[3] Hit-Rate	=	0.9905
dTLB[3] Miss-Rate	=	0.0095

I1[3] Hits	=	27444
I1[3] Misses	=	1148
I1[3] Accesses	=	28592
I1[3] Hit-Rate	=	0.9598489
I1[3] Miss-Rate	=	0.04015109
I1[3] AvgNumEventsInMSHR	=	0.2330
I1[3] AvgNumEventsInMSHREntry	=	2.7955


L1[3] Hits	=	9372
L1[3] Misses	=	3470
L1[3] Accesses	=	12842
L1[3] Hit-Rate	=	0.7297929
L1[3] Miss-Rate	=	0.27020714
L1[3] AvgNumEventsInMSHR	=	1.3068
L1[3] AvgNumEventsInMSHREntry	=	2.1329

core		=	4
Memory Requests	=	18178
Loads		=	11106
Stores		=	7072
LSQ forwardings	=	1590


iTLB[4] Hits	=	29094
iTLB[4] Misses	=	238
iTLB[4] Accesses	=	29332
iTLB[4] Hit-Rate	=	0.9919
iTLB[4] Miss-Rate	=	0.0081

dTLB[4] Hits	=	17979
dTLB[4] Misses	=	199
dTLB[4] Accesses	=	18178
dTLB[4] Hit-Rate	=	0.9891
dTLB[4] Miss-Rate	=	0.0109

I1[4] Hits	=	28133
I1[4] Misses	=	1199
I1[4] Accesses	=	29332
I1[4] Hit-Rate	=	0.95912313
I1[4] Miss-Rate	=	0.040876858
I1[4] AvgNumEventsInMSHR	=	0.2216
I1[4] AvgNumEventsInMSHREntry	=	2.7529


L1[4] Hits	=	9650
L1[4] Misses	=	3576
L1[4] Accesses	=	13226
L1[4] Hit-Rate	=	0.7296235
L1[4] Miss-Rate	=	0.27037653
L1[4] AvgNumEventsInMSHR	=	1.2576
L1[4] AvgNumEventsInMSHREntry	=	2.1524

core		=	5
Memory Requests	=	20936
Loads		=	13062
Stores		=	7874
LSQ forwardings	=	1866


iTLB[5] Hits	=	33066
iTLB[5] Misses	=	213
iTLB[5] Accesses	=	33279
iTLB[5] Hit-Rate	=	0.9936
iTLB[5] Miss-Rate	=	0.0064

dTLB[5] Hits	=	20681
dTLB[5] Misses	=	255
dTLB[5] Accesses	=	20936
dTLB[5] Hit-Rate	=	0.9878
dTLB[5] Miss-Rate	=	0.0122

I1[5] Hits	=	32084
I1[5] Misses	=	1195
I1[5] Accesses	=	33279
I1[5] Hit-Rate	=	0.9640915
I1[5] Miss-Rate	=	0.03590853
I1[5] AvgNumEventsInMSHR	=	0.2803
I1[5] AvgNumEventsInMSHREntry	=	3.0204


L1[5] Hits	=	11342
L1[5] Misses	=	4417
L1[5] Accesses	=	15759
L1[5] Hit-Rate	=	0.7197157
L1[5] Miss-Rate	=	0.2802843
L1[5] AvgNumEventsInMSHR	=	1.3958
L1[5] AvgNumEventsInMSHREntry	=	2.1087

core		=	6
Memory Requests	=	17688
Loads		=	10749
Stores		=	6939
LSQ forwardings	=	1576


iTLB[6] Hits	=	28413
iTLB[6] Misses	=	214
iTLB[6] Accesses	=	28627
iTLB[6] Hit-Rate	=	0.9925
iTLB[6] Miss-Rate	=	0.0075

dTLB[6] Hits	=	17522
dTLB[6] Misses	=	166
dTLB[6] Accesses	=	17688
dTLB[6] Hit-Rate	=	0.9906
dTLB[6] Miss-Rate	=	0.0094

I1[6] Hits	=	27506
I1[6] Misses	=	1121
I1[6] Accesses	=	28627
I1[6] Hit-Rate	=	0.9608412
I1[6] Miss-Rate	=	0.039158836
I1[6] AvgNumEventsInMSHR	=	0.2102
I1[6] AvgNumEventsInMSHREntry	=	3.1714


L1[6] Hits	=	9390
L1[6] Misses	=	3514
L1[6] Accesses	=	12904
L1[6] Hit-Rate	=	0.72768134
L1[6] Miss-Rate	=	0.27231866
L1[6] AvgNumEventsInMSHR	=	1.2727
L1[6] AvgNumEventsInMSHREntry	=	2.1573

core		=	7
Memory Requests	=	18854
Loads		=	11611
Stores		=	7243
LSQ forwardings	=	1725


iTLB[7] Hits	=	30074
iTLB[7] Misses	=	214
iTLB[7] Accesses	=	30288
iTLB[7] Hit-Rate	=	0.9929
iTLB[7] Miss-Rate	=	0.0071

dTLB[7] Hits	=	18636
dTLB[7] Misses	=	218
dTLB[7] Accesses	=	18854
dTLB[7] Hit-Rate	=	0.9884
dTLB[7] Miss-Rate	=	0.0116

I1[7] Hits	=	29158
I1[7] Misses	=	1130
I1[7] Accesses	=	30288
I1[7] Hit-Rate	=	0.9626915
I1[7] Miss-Rate	=	0.037308507
I1[7] AvgNumEventsInMSHR	=	0.2481
I1[7] AvgNumEventsInMSHREntry	=	3.1190


L1[7] Hits	=	9983
L1[7] Misses	=	3778
L1[7] Accesses	=	13761
L1[7] Hit-Rate	=	0.725456
L1[7] Miss-Rate	=	0.274544
L1[7] AvgNumEventsInMSHR	=	1.3949
L1[7] AvgNumEventsInMSHREntry	=	2.1317

core		=	8
Memory Requests	=	18720
Loads		=	11476
Stores		=	7244
LSQ forwardings	=	1717


iTLB[8] Hits	=	29812
iTLB[8] Misses	=	217
iTLB[8] Accesses	=	30029
iTLB[8] Hit-Rate	=	0.9928
iTLB[8] Miss-Rate	=	0.0072

dTLB[8] Hits	=	18546
dTLB[8] Misses	=	174
dTLB[8] Accesses	=	18720
dTLB[8] Hit-Rate	=	0.9907
dTLB[8] Miss-Rate	=	0.0093

I1[8] Hits	=	28896
I1[8] Misses	=	1133
I1[8] Accesses	=	30029
I1[8] Hit-Rate	=	0.9622698
I1[8] Miss-Rate	=	0.037730195
I1[8] AvgNumEventsInMSHR	=	0.2813
I1[8] AvgNumEventsInMSHREntry	=	3.1263


L1[8] Hits	=	10001
L1[8] Misses	=	3641
L1[8] Accesses	=	13642
L1[8] Hit-Rate	=	0.73310363
L1[8] Miss-Rate	=	0.26689634
L1[8] AvgNumEventsInMSHR	=	1.4848
L1[8] AvgNumEventsInMSHREntry	=	2.1869

core		=	9
Memory Requests	=	26040
Loads		=	16372
Stores		=	9668
LSQ forwardings	=	2171


iTLB[9] Hits	=	40812
iTLB[9] Misses	=	287
iTLB[9] Accesses	=	41099
iTLB[9] Hit-Rate	=	0.9930
iTLB[9] Miss-Rate	=	0.0070

dTLB[9] Hits	=	25653
dTLB[9] Misses	=	387
dTLB[9] Accesses	=	26040
dTLB[9] Hit-Rate	=	0.9851
dTLB[9] Miss-Rate	=	0.0149

I1[9] Hits	=	38820
I1[9] Misses	=	2279
I1[9] Accesses	=	41099
I1[9] Hit-Rate	=	0.94454855
I1[9] Miss-Rate	=	0.05545147
I1[9] AvgNumEventsInMSHR	=	0.4015
I1[9] AvgNumEventsInMSHREntry	=	2.9650


L1[9] Hits	=	15254
L1[9] Misses	=	4871
L1[9] Accesses	=	20125
L1[9] Hit-Rate	=	0.7579627
L1[9] Miss-Rate	=	0.24203727
L1[9] AvgNumEventsInMSHR	=	1.5398
L1[9] AvgNumEventsInMSHREntry	=	2.0582

core		=	10
Memory Requests	=	19256
Loads		=	11883
Stores		=	7373
LSQ forwardings	=	1766


iTLB[10] Hits	=	30602
iTLB[10] Misses	=	217
iTLB[10] Accesses	=	30819
iTLB[10] Hit-Rate	=	0.9930
iTLB[10] Miss-Rate	=	0.0070

dTLB[10] Hits	=	19046
dTLB[10] Misses	=	210
dTLB[10] Accesses	=	19256
dTLB[10] Hit-Rate	=	0.9891
dTLB[10] Miss-Rate	=	0.0109

I1[10] Hits	=	29676
I1[10] Misses	=	1143
I1[10] Accesses	=	30819
I1[10] Hit-Rate	=	0.9629125
I1[10] Miss-Rate	=	0.03708751
I1[10] AvgNumEventsInMSHR	=	0.2254
I1[10] AvgNumEventsInMSHREntry	=	3.0909


L1[10] Hits	=	10651
L1[10] Misses	=	3650
L1[10] Accesses	=	14301
L1[10] Hit-Rate	=	0.7447731
L1[10] Miss-Rate	=	0.2552269
L1[10] AvgNumEventsInMSHR	=	1.3191
L1[10] AvgNumEventsInMSHREntry	=	2.1398

Nothing executed on core 11
Nothing executed on core 12
Nothing executed on core 13
Nothing executed on core 14
Nothing executed on core 15
Nothing executed on core 16
Nothing executed on core 17
Nothing executed on core 18
Nothing executed on core 19
Nothing executed on core 20
Nothing executed on core 21
Nothing executed on core 22
Nothing executed on core 23
Nothing executed on core 24
Nothing executed on core 25
Nothing executed on core 26
Nothing executed on core 27
Nothing executed on core 28
Nothing executed on core 29
Nothing executed on core 30
Nothing executed on core 31


[Shared Caches]



L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	0
L2[0] Misses	=	0
L2[0] Accesses	=	0
L2[0] Hit-Rate	=	NaN
L2[0] Miss-Rate	=	NaN
L2[0] AvgNumEventsInMSHR	=	0.0000
L2[0] AvgNumEventsInMSHREntry	=	NaN


L2[0] Hits	=	3690
L2[0] Misses	=	12302
L2[0] Accesses	=	15992
L2[0] Hit-Rate	=	0.23074037
L2[0] Miss-Rate	=	0.76925963
L2[0] AvgNumEventsInMSHR	=	4.1496
L2[0] AvgNumEventsInMSHREntry	=	1.0814


[Consolidated Stats For Caches]



L2 Hits	=	3690
L2 Misses	=	12302
L2 Accesses	=	15992
L2 Hit-Rate	=	0.23074037
L2 Miss-Rate	=	0.76925963
L2 AvgNumEventsInMSHR	=	4.1496
L2 AvgNumEventsInMSHREntry	=	1.0814


L1 Hits	=	161179
L1 Misses	=	53622
L1 Accesses	=	214801
L1 Hit-Rate	=	0.7503643
L1 Miss-Rate	=	0.24963571
L1 AvgNumEventsInMSHR	=	1.7839
L1 AvgNumEventsInMSHREntry	=	2.2446


I1 Hits	=	420844
I1 Misses	=	15893
I1 Accesses	=	436737
I1 Hit-Rate	=	0.9636097
I1 Miss-Rate	=	0.036390323
I1 AvgNumEventsInMSHR	=	0.3602
I1 AvgNumEventsInMSHREntry	=	3.0332


NOC Topology		=	MESH
NOC Routing Algorithm	=	SIMPLE
router[0][0]	198229.2192	42833.8196	241063.0388	20239
router[0][1]	198229.2192	47513.1800	245742.3992	22450
router[0][2]	198229.2192	70971.3576	269200.5768	33534
router[0][3]	198229.2192	52457.0904	250686.3096	24786
router[0][4]	198229.2192	47299.4236	245528.6428	22349
router[0][5]	198229.2192	37367.1584	235596.3776	17656
router[0][6]	198229.2192	32846.5280	231075.7472	15520
router[0][7]	198229.2192	4785.1804	203014.3996	2261
router[1][0]	198229.2192	54281.4272	252510.6464	25648
router[1][1]	198229.2192	24442.3036	222671.5228	11549
router[1][2]	198229.2192	68457.0744	266686.2936	32346
router[1][3]	198229.2192	26725.8992	224955.1184	12628
router[1][4]	198229.2192	29106.8492	227336.0684	13753
router[1][5]	198229.2192	22857.1200	221086.3392	10800
router[1][6]	198229.2192	45039.1084	243268.3276	21281
router[1][7]	198229.2192	4920.6300	203149.8492	2325
router[2][0]	198229.2192	39075.0932	237304.3124	18463
router[2][1]	198229.2192	7826.4472	206055.6664	3698
router[2][2]	198229.2192	40531.1764	238760.3956	19151
router[2][3]	198229.2192	18706.8596	216936.0788	8839
router[2][4]	198229.2192	20992.5716	219221.7908	9919
router[2][5]	198229.2192	16198.9256	214428.1448	7654
router[2][6]	198229.2192	56090.9492	254320.1684	26503
router[2][7]	198229.2192	7417.9820	205647.2012	3505
router[3][0]	198229.2192	40543.8748	238773.0940	19157
router[3][1]	198229.2192	8882.5308	207111.7500	4197
router[3][2]	198229.2192	23301.5640	221530.7832	11010
router[3][3]	198229.2192	13104.7488	211333.9680	6192
router[3][4]	198229.2192	16222.2060	214451.4252	7665
router[3][5]	198229.2192	10730.1480	208959.3672	5070
router[3][6]	198229.2192	59889.8872	258119.1064	28298
router[3][7]	198229.2192	2399.9976	200629.2168	1134
router[4][0]	198229.2192	35083.5628	233312.7820	16577
router[4][1]	198229.2192	2317.4580	200546.6772	1095
router[4][2]	198229.2192	5746.0260	203975.2452	2715
router[4][3]	198229.2192	2562.9604	200792.1796	1211
router[4][4]	198229.2192	4778.8312	203008.0504	2258
router[4][5]	198229.2192	2262.4316	200491.6508	1069
router[4][6]	198229.2192	59599.9404	257829.1596	28161
router[4][7]	198229.2192	2266.6644	200495.8836	1071
router[5][0]	198229.2192	35083.5628	233312.7820	16577
router[5][1]	198229.2192	2317.4580	200546.6772	1095
router[5][2]	198229.2192	5746.0260	203975.2452	2715
router[5][3]	198229.2192	2562.9604	200792.1796	1211
router[5][4]	198229.2192	4778.8312	203008.0504	2258
router[5][5]	198229.2192	2262.4316	200491.6508	1069
router[5][6]	198229.2192	59599.9404	257829.1596	28161
router[5][7]	198229.2192	2266.6644	200495.8836	1071
router[6][0]	198229.2192	35083.5628	233312.7820	16577
router[6][1]	198229.2192	2317.4580	200546.6772	1095
router[6][2]	198229.2192	5746.0260	203975.2452	2715
router[6][3]	198229.2192	2562.9604	200792.1796	1211
router[6][4]	198229.2192	4778.8312	203008.0504	2258
router[6][5]	198229.2192	2262.4316	200491.6508	1069
router[6][6]	198229.2192	59599.9404	257829.1596	28161
router[6][7]	198229.2192	2266.6644	200495.8836	1071
router[7][0]	198229.2192	35083.5628	233312.7820	16577
router[7][1]	198229.2192	2317.4580	200546.6772	1095
router[7][2]	198229.2192	5746.0260	203975.2452	2715
router[7][3]	198229.2192	2562.9604	200792.1796	1211
router[7][4]	198229.2192	4778.8312	203008.0504	2258
router[7][5]	198229.2192	2262.4316	200491.6508	1069
router[7][6]	198229.2192	59599.9404	257829.1596	28161
router[7][7]	198229.2192	2266.6644	200495.8836	1071
router[8][0]	198229.2192	35081.4464	233310.6656	16576
router[8][1]	198229.2192	37398.9044	235628.1236	17671
router[8][2]	198229.2192	43144.9304	241374.1496	20386
router[8][3]	198229.2192	45707.8908	243937.1100	21597
router[8][4]	198229.2192	50486.7220	248715.9412	23855
router[8][5]	198229.2192	52749.1536	250978.3728	24924
router[8][6]	198229.2192	57307.8792	255537.0984	27078
router[8][7]	198229.2192	2266.6644	200495.8836	1071



Directory Access due to ReadMiss	=	12504
Directory Access due to WriteMiss	=	5645
Directory Access due to WriteHit	=	2150
Directory Access due to EvictionFromCoherentCache	=	9950
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	18899
Directory Misses	=	11350
Directory Hit-Rate	=	0.6248
Directory Miss-Rate	=	0.3752

[Simulator Time]
Time Taken		=	0 : 7 minutes
Instructions per Second	=	63.9139 KIPS		in terms of micro-ops
Instructions per Second	=	62.2612 KIPS		in terms of CISC instructions



[ComponentName LeakageEnergy DynamicEnergy TotalEnergy NumDynamicAccesses] : 


core[0].iCache	115325.6832	40532.9535	155858.6367	119340
core[0].iTLB	5769.1884	8062.5051	13831.6935	118691
core[0].dCache	115325.6832	24653.6408	139979.3240	72587
core[0].dTLB	5769.1884	5254.8152	11024.0036	77358
core[0].pipeline.bPred	18798.5088	9023.9448	27822.4536	93804
core[0].pipeline.decode	63154.5408	4284.3049	67438.8457	123467
core[0].pipeline.rename.Int.RAT	4752.4320	1153.0500	5905.4820	76870
core[0].pipeline.rename.Int.FreeList	1689.7536	967.1980	2656.9516	113788
core[0].pipeline.rename.Int	6442.1856	2120.2480	8562.4336	0
core[0].pipeline.rename.Float.RAT	1795.3632	0.0000	1795.3632	0
core[0].pipeline.rename.Float.FreeList	3168.2880	0.0000	3168.2880	0
core[0].pipeline.rename.Float	4963.6512	0.0000	4963.6512	0
core[0].pipeline.rename	11405.8368	2120.2480	13526.0848	0
core[0].pipeline.LSQ	33583.8528	13152.7800	46736.6328	76248
core[0].pipeline.intRegFile	11405.8368	7651.3008	19057.1376	133764
core[0].pipeline.floatRegFile	7920.7200	0.0000	7920.7200	0
core[0].pipeline.InstrWindow	4858.0416	3508.2378	8366.2794	247059
core[0].pipeline.ROB	6125.3568	10665.5056	16790.8624	350839
core[0].pipeline.FuncUnit.intALU	57240.4032	78.4937	57318.8969	241
core[0].pipeline.FuncUnit.floatALU	69068.6784	0.0000	69068.6784	0
core[0].pipeline.FuncUnit.complexALU	28620.2016	80267.4622	108887.6638	123223
core[0].pipeline.resultsBroadcastBus	25240.6944	33840.5512	59081.2456	56894
core[0].pipeline.total	337422.6720	164592.8290	502015.5010	0
core[0].total	579612.4152	243096.7436	822709.1588	0


core[1].iCache	115325.6832	11638.1949	126963.8781	34266
core[1].iTLB	5769.1884	2317.7214	8086.9098	34120
core[1].dCache	115325.6832	5236.2707	120561.9539	15417
core[1].dTLB	5769.1884	1476.4945	7245.6829	21736
core[1].pipeline.bPred	18798.5088	1271.3792	20069.8880	13216
core[1].pipeline.decode	63154.5408	1219.6009	64374.1417	35147
core[1].pipeline.rename.Int.RAT	4752.4320	488.7450	5241.1770	32583
core[1].pipeline.rename.Int.FreeList	1689.7536	178.5340	1868.2876	21004
core[1].pipeline.rename.Int	6442.1856	667.2790	7109.4646	0
core[1].pipeline.rename.Float.RAT	1795.3632	299.0130	2094.3762	23001
core[1].pipeline.rename.Float.FreeList	3168.2880	81.0090	3249.2970	18002
core[1].pipeline.rename.Float	4963.6512	380.0220	5343.6732	0
core[1].pipeline.rename	11405.8368	1047.3010	12453.1378	0
core[1].pipeline.LSQ	33583.8528	3707.3700	37291.2228	21492
core[1].pipeline.intRegFile	11405.8368	2464.4620	13870.2988	43085
core[1].pipeline.floatRegFile	7920.7200	662.4414	8583.1614	32002
core[1].pipeline.InstrWindow	4858.0416	1183.1298	6041.1714	83319
core[1].pipeline.ROB	6125.3568	2961.5376	9086.8944	97419
core[1].pipeline.FuncUnit.intALU	57240.4032	661.1710	57901.5742	2030
core[1].pipeline.FuncUnit.floatALU	69068.6784	1609.8000	70678.4784	3000
core[1].pipeline.FuncUnit.complexALU	28620.2016	31343.4138	59963.6154	48117
core[1].pipeline.resultsBroadcastBus	25240.6944	11600.3844	36841.0788	19503
core[1].pipeline.total	337422.6720	59731.9911	397154.6631	0
core[1].total	579612.4152	80400.6727	660013.0879	0


core[2].iCache	115325.6832	11117.1831	126442.8663	32732
core[2].iTLB	5769.1884	2213.1115	7982.2999	32580
core[2].dCache	115325.6832	5700.2225	121025.9057	16783
core[2].dTLB	5769.1884	1401.1618	7170.3502	20627
core[2].pipeline.bPred	18798.5088	1179.0272	19977.5360	12256
core[2].pipeline.decode	63154.5408	1163.3175	64317.8583	33525
core[2].pipeline.rename.Int.RAT	4752.4320	471.5550	5223.9870	31437
core[2].pipeline.rename.Int.FreeList	1689.7536	164.8150	1854.5686	19390
core[2].pipeline.rename.Int	6442.1856	636.3700	7078.5556	0
core[2].pipeline.rename.Float.RAT	1795.3632	299.0130	2094.3762	23001
core[2].pipeline.rename.Float.FreeList	3168.2880	81.0090	3249.2970	18002
core[2].pipeline.rename.Float	4963.6512	380.0220	5343.6732	0
core[2].pipeline.rename	11405.8368	1016.3920	12422.2288	0
core[2].pipeline.LSQ	33583.8528	3511.0650	37094.9178	20354
core[2].pipeline.intRegFile	11405.8368	2352.7504	13758.5872	41132
core[2].pipeline.floatRegFile	7920.7200	662.4414	8583.1614	32002
core[2].pipeline.InstrWindow	4858.0416	1133.3446	5991.3862	79813
core[2].pipeline.ROB	6125.3568	2823.7344	8949.0912	92886
core[2].pipeline.FuncUnit.intALU	57240.4032	660.5196	57900.9228	2028
core[2].pipeline.FuncUnit.floatALU	69068.6784	1609.8000	70678.4784	3000
core[2].pipeline.FuncUnit.complexALU	28620.2016	30288.1458	58908.3474	46497
core[2].pipeline.resultsBroadcastBus	25240.6944	11120.3808	36361.0752	18696
core[2].pipeline.total	337422.6720	57520.9187	394943.5907	0
core[2].total	579612.4152	77952.5976	657565.0129	0


core[3].iCache	115325.6832	9832.6546	125158.3378	28950
core[3].iTLB	5769.1884	1956.2737	7725.4621	28799
core[3].dCache	115325.6832	4813.4156	120139.0988	14172
core[3].dTLB	5769.1884	1211.2336	6980.4220	17831
core[3].pipeline.bPred	18798.5088	938.7196	19737.2284	9758
core[3].pipeline.decode	63154.5408	1026.4607	64181.0015	29581
core[3].pipeline.rename.Int.RAT	4752.4320	431.0700	5183.5020	28738
core[3].pipeline.rename.Int.FreeList	1689.7536	131.9370	1821.6906	15522
core[3].pipeline.rename.Int	6442.1856	563.0070	7005.1926	0
core[3].pipeline.rename.Float.RAT	1795.3632	299.0130	2094.3762	23001
core[3].pipeline.rename.Float.FreeList	3168.2880	81.0090	3249.2970	18002
core[3].pipeline.rename.Float	4963.6512	380.0220	5343.6732	0
core[3].pipeline.rename	11405.8368	943.0290	12348.8658	0
core[3].pipeline.LSQ	33583.8528	3046.8675	36630.7203	17663
core[3].pipeline.intRegFile	11405.8368	2087.7428	13493.5796	36499
core[3].pipeline.floatRegFile	7920.7200	662.4414	8583.1614	32002
core[3].pipeline.InstrWindow	4858.0416	1020.5682	5878.6098	71871
core[3].pipeline.ROB	6125.3568	2487.1152	8612.4720	81813
core[3].pipeline.FuncUnit.intALU	57240.4032	659.8682	57900.2714	2026
core[3].pipeline.FuncUnit.floatALU	69068.6784	1609.8000	70678.4784	3000
core[3].pipeline.FuncUnit.complexALU	28620.2016	27720.3270	56340.5286	42555
core[3].pipeline.resultsBroadcastBus	25240.6944	9970.0376	35210.7320	16762
core[3].pipeline.total	337422.6720	52172.9772	389595.6492	0
core[3].total	579612.4152	69986.5548	649598.9700	0


core[4].iCache	115325.6832	10092.1416	125417.8248	29714
core[4].iTLB	5769.1884	2008.6466	7777.8350	29570
core[4].dCache	115325.6832	4950.2916	120275.9748	14575
core[4].dTLB	5769.1884	1248.3226	7017.5110	18377
core[4].pipeline.bPred	18798.5088	990.4752	19788.9840	10296
core[4].pipeline.decode	63154.5408	1053.6655	64208.2063	30365
core[4].pipeline.rename.Int.RAT	4752.4320	438.7950	5191.2270	29253
core[4].pipeline.rename.Int.FreeList	1689.7536	138.2440	1827.9976	16264
core[4].pipeline.rename.Int	6442.1856	577.0390	7019.2246	0
core[4].pipeline.rename.Float.RAT	1795.3632	299.0130	2094.3762	23001
core[4].pipeline.rename.Float.FreeList	3168.2880	81.0090	3249.2970	18002
core[4].pipeline.rename.Float	4963.6512	380.0220	5343.6732	0
core[4].pipeline.rename	11405.8368	957.0610	12362.8978	0
core[4].pipeline.LSQ	33583.8528	3135.7050	36719.5578	18178
core[4].pipeline.intRegFile	11405.8368	2138.4220	13544.2588	37385
core[4].pipeline.floatRegFile	7920.7200	662.4414	8583.1614	32002
core[4].pipeline.InstrWindow	4858.0416	1037.9490	5895.9906	73095
core[4].pipeline.ROB	6125.3568	2554.2384	8679.5952	84021
core[4].pipeline.FuncUnit.intALU	57240.4032	659.8682	57900.2714	2026
core[4].pipeline.FuncUnit.floatALU	69068.6784	1609.8000	70678.4784	3000
core[4].pipeline.FuncUnit.complexALU	28620.2016	28231.0246	56851.2262	43339
core[4].pipeline.resultsBroadcastBus	25240.6944	10190.7084	35431.4028	17133
core[4].pipeline.total	337422.6720	53221.3587	390644.0307	0
core[4].total	579612.4152	71520.7611	651133.1763	0


core[5].iCache	115325.6832	11428.2958	126753.9790	33648
core[5].iTLB	5769.1884	2275.0623	8044.2507	33492
core[5].dCache	115325.6832	5908.0838	121233.7670	17395
core[5].dTLB	5769.1884	1439.4735	7208.6619	21191
core[5].pipeline.bPred	18798.5088	1249.2532	20047.7620	12986
core[5].pipeline.decode	63154.5408	1196.0396	64350.5804	34468
core[5].pipeline.rename.Int.RAT	4752.4320	480.1650	5232.5970	32011
core[5].pipeline.rename.Int.FreeList	1689.7536	171.4960	1861.2496	20176
core[5].pipeline.rename.Int	6442.1856	651.6610	7093.8466	0
core[5].pipeline.rename.Float.RAT	1795.3632	299.0130	2094.3762	23001
core[5].pipeline.rename.Float.FreeList	3168.2880	81.0090	3249.2970	18002
core[5].pipeline.rename.Float	4963.6512	380.0220	5343.6732	0
core[5].pipeline.rename	11405.8368	1031.6830	12437.5198	0
core[5].pipeline.LSQ	33583.8528	3611.4600	37195.3128	20936
core[5].pipeline.intRegFile	11405.8368	2408.0628	13813.8996	42099
core[5].pipeline.floatRegFile	7920.7200	662.4414	8583.1614	32002
core[5].pipeline.InstrWindow	4858.0416	1159.9696	6018.0112	81688
core[5].pipeline.ROB	6125.3568	2904.0512	9029.4080	95528
core[5].pipeline.FuncUnit.intALU	57240.4032	659.8682	57900.2714	2026
core[5].pipeline.FuncUnit.floatALU	69068.6784	1609.8000	70678.4784	3000
core[5].pipeline.FuncUnit.complexALU	28620.2016	30903.7188	59523.9204	47442
core[5].pipeline.resultsBroadcastBus	25240.6944	11354.1372	36594.8316	19089
core[5].pipeline.total	337422.6720	58750.4850	396173.1570	0
core[5].total	579612.4152	79801.4004	659413.8157	0


core[6].iCache	115325.6832	9844.5421	125170.2253	28985
core[6].iTLB	5769.1884	1959.1267	7728.3151	28841
core[6].dCache	115325.6832	4838.2095	120163.8927	14245
core[6].dTLB	5769.1884	1212.7960	6981.9844	17854
core[6].pipeline.bPred	18798.5088	941.4132	19739.9220	9786
core[6].pipeline.decode	63154.5408	1027.8140	64182.3548	29620
core[6].pipeline.rename.Int.RAT	4752.4320	431.4450	5183.8770	28763
core[6].pipeline.rename.Int.FreeList	1689.7536	132.1750	1821.9286	15550
core[6].pipeline.rename.Int	6442.1856	563.6200	7005.8056	0
core[6].pipeline.rename.Float.RAT	1795.3632	299.0130	2094.3762	23001
core[6].pipeline.rename.Float.FreeList	3168.2880	81.0090	3249.2970	18002
core[6].pipeline.rename.Float	4963.6512	380.0220	5343.6732	0
core[6].pipeline.rename	11405.8368	943.6420	12349.4788	0
core[6].pipeline.LSQ	33583.8528	3051.1800	36635.0328	17688
core[6].pipeline.intRegFile	11405.8368	2089.9736	13495.8104	36538
core[6].pipeline.floatRegFile	7920.7200	662.4414	8583.1614	32002
core[6].pipeline.InstrWindow	4858.0416	1015.2006	5873.2422	71493
core[6].pipeline.ROB	6125.3568	2490.3376	8615.6944	81919
core[6].pipeline.FuncUnit.intALU	57240.4032	659.8682	57900.2714	2026
core[6].pipeline.FuncUnit.floatALU	69068.6784	1609.8000	70678.4784	3000
core[6].pipeline.FuncUnit.complexALU	28620.2016	27745.7316	56365.9332	42594
core[6].pipeline.resultsBroadcastBus	25240.6944	9978.3648	35219.0592	16776
core[6].pipeline.total	337422.6720	52215.7670	389638.4390	0
core[6].total	579612.4152	70070.4413	649682.8566	0


core[7].iCache	115325.6832	10409.7075	125735.3907	30649
core[7].iTLB	5769.1884	2071.9560	7841.1444	30502
core[7].dCache	115325.6832	5146.2654	120471.9486	15152
core[7].dTLB	5769.1884	1295.5329	7064.7213	19072
core[7].pipeline.bPred	18798.5088	1050.6964	19849.2052	10922
core[7].pipeline.decode	63154.5408	1087.9838	64242.5246	31354
core[7].pipeline.rename.Int.RAT	4752.4320	448.9350	5201.3670	29929
core[7].pipeline.rename.Int.FreeList	1689.7536	146.8290	1836.5826	17274
core[7].pipeline.rename.Int	6442.1856	595.7640	7037.9496	0
core[7].pipeline.rename.Float.RAT	1795.3632	299.0130	2094.3762	23001
core[7].pipeline.rename.Float.FreeList	3168.2880	81.0090	3249.2970	18002
core[7].pipeline.rename.Float	4963.6512	380.0220	5343.6732	0
core[7].pipeline.rename	11405.8368	975.7860	12381.6228	0
core[7].pipeline.LSQ	33583.8528	3252.3150	36836.1678	18854
core[7].pipeline.intRegFile	11405.8368	2205.9752	13611.8120	38566
core[7].pipeline.floatRegFile	7920.7200	662.4414	8583.1614	32002
core[7].pipeline.InstrWindow	4858.0416	1059.6750	5917.7166	74625
core[7].pipeline.ROB	6125.3568	2639.2368	8764.5936	86817
core[7].pipeline.FuncUnit.intALU	57240.4032	659.8682	57900.2714	2026
core[7].pipeline.FuncUnit.floatALU	69068.6784	1609.8000	70678.4784	3000
core[7].pipeline.FuncUnit.complexALU	28620.2016	28875.2592	57495.4608	44328
core[7].pipeline.resultsBroadcastBus	25240.6944	10491.0824	35731.7768	17638
core[7].pipeline.total	337422.6720	54570.1194	391992.7914	0
core[7].total	579612.4152	73493.5812	653105.9964	0


core[8].iCache	115325.6832	10322.0797	125647.7629	30391
core[8].iTLB	5769.1884	2054.5663	7823.7547	30246
core[8].dCache	115325.6832	5097.6965	120423.3797	15009
core[8].dTLB	5769.1884	1283.4416	7052.6301	18894
core[8].pipeline.bPred	18798.5088	1023.1832	19821.6920	10636
core[8].pipeline.decode	63154.5408	1078.3719	64232.9127	31077
core[8].pipeline.rename.Int.RAT	4752.4320	446.9250	5199.3570	29795
core[8].pipeline.rename.Int.FreeList	1689.7536	144.5340	1834.2876	17004
core[8].pipeline.rename.Int	6442.1856	591.4590	7033.6446	0
core[8].pipeline.rename.Float.RAT	1795.3632	299.0130	2094.3762	23001
core[8].pipeline.rename.Float.FreeList	3168.2880	81.0090	3249.2970	18002
core[8].pipeline.rename.Float	4963.6512	380.0220	5343.6732	0
core[8].pipeline.rename	11405.8368	971.4810	12377.3178	0
core[8].pipeline.LSQ	33583.8528	3229.2000	36813.0528	18720
core[8].pipeline.intRegFile	11405.8368	2190.5884	13596.4252	38297
core[8].pipeline.floatRegFile	7920.7200	662.4414	8583.1614	32002
core[8].pipeline.InstrWindow	4858.0416	1050.8426	5908.8842	74003
core[8].pipeline.ROB	6125.3568	2613.9440	8739.3008	85985
core[8].pipeline.FuncUnit.intALU	57240.4032	659.8682	57900.2714	2026
core[8].pipeline.FuncUnit.floatALU	69068.6784	1609.8000	70678.4784	3000
core[8].pipeline.FuncUnit.complexALU	28620.2016	28694.8214	57315.0230	44051
core[8].pipeline.resultsBroadcastBus	25240.6944	10410.7844	35651.4788	17503
core[8].pipeline.total	337422.6720	54195.3265	391617.9985	0
core[8].total	579612.4152	72953.1106	652565.5259	0


core[9].iCache	115325.6832	14192.9869	129518.6701	41788
core[9].iTLB	5769.1884	2811.2901	8580.4785	41386
core[9].dCache	115325.6832	7446.3254	122772.0086	21924
core[9].dTLB	5769.1884	1795.1472	7564.3357	26427
core[9].pipeline.bPred	18798.5088	1864.3560	20662.8648	19380
core[9].pipeline.decode	63154.5408	1484.2231	64638.7639	42773
core[9].pipeline.rename.Int.RAT	4752.4320	556.8450	5309.2770	37123
core[9].pipeline.rename.Int.FreeList	1689.7536	227.8000	1917.5536	26800
core[9].pipeline.rename.Int	6442.1856	784.6450	7226.8306	0
core[9].pipeline.rename.Float.RAT	1795.3632	299.0130	2094.3762	23001
core[9].pipeline.rename.Float.FreeList	3168.2880	81.0090	3249.2970	18002
core[9].pipeline.rename.Float	4963.6512	380.0220	5343.6732	0
core[9].pipeline.rename	11405.8368	1164.6670	12570.5038	0
core[9].pipeline.LSQ	33583.8528	4491.9000	38075.7528	26040
core[9].pipeline.intRegFile	11405.8368	2889.9156	14295.7524	50523
core[9].pipeline.floatRegFile	7920.7200	662.4414	8583.1614	32002
core[9].pipeline.InstrWindow	4858.0416	1396.1156	6254.1572	98318
core[9].pipeline.ROB	6125.3568	3606.9296	9732.2864	118649
core[9].pipeline.FuncUnit.intALU	57240.4032	660.5196	57900.9228	2028
core[9].pipeline.FuncUnit.floatALU	69068.6784	1609.8000	70678.4784	3000
core[9].pipeline.FuncUnit.complexALU	28620.2016	36312.2930	64932.4946	55745
core[9].pipeline.resultsBroadcastBus	25240.6944	13324.1148	38564.8092	22401
core[9].pipeline.total	337422.6720	69467.2757	406889.9477	0
core[9].total	579612.4152	95713.0254	675325.4406	0


core[10].iCache	115325.6832	10590.3974	125916.0806	31181
core[10].iTLB	5769.1884	2108.2298	7877.4183	31036
core[10].dCache	115325.6832	5329.3328	120655.0160	15691
core[10].dTLB	5769.1884	1322.2968	7091.4852	19466
core[10].pipeline.bPred	18798.5088	1079.7488	19878.2576	11224
core[10].pipeline.decode	63154.5408	1107.1729	64261.7137	31907
core[10].pipeline.rename.Int.RAT	4752.4320	454.9650	5207.3970	30331
core[10].pipeline.rename.Int.FreeList	1689.7536	151.4530	1841.2066	17818
core[10].pipeline.rename.Int	6442.1856	606.4180	7048.6036	0
core[10].pipeline.rename.Float.RAT	1795.3632	299.0130	2094.3762	23001
core[10].pipeline.rename.Float.FreeList	3168.2880	81.0090	3249.2970	18002
core[10].pipeline.rename.Float	4963.6512	380.0220	5343.6732	0
core[10].pipeline.rename	11405.8368	986.4400	12392.2768	0
core[10].pipeline.LSQ	33583.8528	3321.6600	36905.5128	19256
core[10].pipeline.intRegFile	11405.8368	2244.5280	13650.3648	39240
core[10].pipeline.floatRegFile	7920.7200	662.4414	8583.1614	32002
core[10].pipeline.InstrWindow	4858.0416	1069.1748	5927.2164	75294
core[10].pipeline.ROB	6125.3568	2685.7184	8811.0752	88346
core[10].pipeline.FuncUnit.intALU	57240.4032	659.8682	57900.2714	2026
core[10].pipeline.FuncUnit.floatALU	69068.6784	1609.8000	70678.4784	3000
core[10].pipeline.FuncUnit.complexALU	28620.2016	29235.4834	57855.6850	44881
core[10].pipeline.resultsBroadcastBus	25240.6944	10652.8680	35893.5624	17910
core[10].pipeline.total	337422.6720	55314.9039	392737.5759	0
core[10].total	579612.4152	74665.1606	654277.5759	0




L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	0.0000	168130.4832	0
L2[0]	168130.4832	11904.2040	180034.6872	27077


sharedCacheEnergy.total	5380175.4624	11904.2040	5392079.6664	0


MainMemoryDRAMController[0]	7709.5008	603.0784	8312.5792	11086

mainMemoryControllerEnergy.total	7709.5008	603.0784	8312.5792	0



mcdramControllerEnergy.total	0.0000	0.0000	0.0000	0
Coherence[0]	115325.6832	10272.5604	125598.2436	30249


coherenceEnergy.total	115325.6832	10272.5604	125598.2436	0


TotalEnergy	19775714.4288	1799214.0452	21574928.4740	0
