

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Fri Nov  3 04:17:38 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  94884906|  94909386|  0.949 sec|  0.949 sec|  94884906|  94909386|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_load_input_buffer_c2_fu_403           |load_input_buffer_c2           |    49163|    49163|  0.492 ms|  0.492 ms|   49163|   49163|       no|
        |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_471  |conv2_Pipeline_LOAD_WEIGHTS_L  |      259|      259|  2.590 us|  2.590 us|     259|     259|       no|
        |grp_conv2_Pipeline_OUT_ROW_COL_fu_480     |conv2_Pipeline_OUT_ROW_COL     |   117517|   117517|  1.175 ms|  1.175 ms|  117517|  117517|       no|
        |grp_conv2_Pipeline_RELU_fu_576            |conv2_Pipeline_RELU            |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv2_Pipeline_4_fu_613               |conv2_Pipeline_4               |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_RELU4_fu_651           |conv2_Pipeline_RELU4           |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv2_Pipeline_6_fu_688               |conv2_Pipeline_6               |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_BW_fu_726              |conv2_Pipeline_BW              |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv2_Pipeline_BW5_fu_762             |conv2_Pipeline_BW5             |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv2_Pipeline_BW6_fu_797             |conv2_Pipeline_BW6             |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |             |   Latency (cycles)  |     Iteration     |  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW   |  94884905|  94909385|  1116293 ~ 1116581|          -|          -|    85|        no|
        | + TILE_OUT  |   1067120|   1067408|    133390 ~ 133426|          -|          -|     8|        no|
        |  ++ EXPORT  |     12500|     12536|        3125 ~ 3134|          -|          -|     4|        no|
        |   +++ BH    |      3114|      3122|               1557|          -|          -|     2|        no|
        |  ++ CLEAR   |      3108|      3108|                777|          -|          -|     4|        no|
        +-------------+----------+----------+-------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    642|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   30|    7645|  18441|    -|
|Memory           |      151|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   5040|    -|
|Register         |        -|    -|     619|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      151|   30|    8264|  24123|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       34|    8|       5|     34|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+------+-------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +------------------------------------------+-------------------------------+---------+----+------+-------+-----+
    |grp_conv2_Pipeline_4_fu_613               |conv2_Pipeline_4               |        0|   0|    71|    248|    0|
    |grp_conv2_Pipeline_6_fu_688               |conv2_Pipeline_6               |        0|   0|    71|    248|    0|
    |grp_conv2_Pipeline_BW_fu_726              |conv2_Pipeline_BW              |        0|   0|    36|    154|    0|
    |grp_conv2_Pipeline_BW5_fu_762             |conv2_Pipeline_BW5             |        0|   0|    36|    154|    0|
    |grp_conv2_Pipeline_BW6_fu_797             |conv2_Pipeline_BW6             |        0|   0|    36|    154|    0|
    |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_471  |conv2_Pipeline_LOAD_WEIGHTS_L  |        0|   0|    43|    160|    0|
    |grp_conv2_Pipeline_OUT_ROW_COL_fu_480     |conv2_Pipeline_OUT_ROW_COL     |        0|  28|  5478|  11426|    0|
    |grp_conv2_Pipeline_RELU_fu_576            |conv2_Pipeline_RELU            |        0|   0|   227|    572|    0|
    |grp_conv2_Pipeline_RELU4_fu_651           |conv2_Pipeline_RELU4           |        0|   0|   227|    572|    0|
    |grp_load_input_buffer_c2_fu_403           |load_input_buffer_c2           |        0|   1|  1420|   4747|    0|
    |mul_5ns_19ns_23_1_1_U715                  |mul_5ns_19ns_23_1_1            |        0|   1|     0|      6|    0|
    +------------------------------------------+-------------------------------+---------+----+------+-------+-----+
    |Total                                     |                               |        0|  30|  7645|  18441|    0|
    +------------------------------------------+-------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                         Memory                                         |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_U                        |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_U                        |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U                        |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U                        |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U                        |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U                        |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U              |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_U                        |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_U                        |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_U                        |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U   |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U   |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U   |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U   |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U     |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U   |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U   |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U   |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U   |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U   |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |weight_buffer_U                                                                         |conv2_weight_buffer_RAM_AUTO_1R1W                                                 |        1|  0|   0|    0|   256|   32|     1|         8192|
    +----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                                   |                                                                                  |      151|  0|   0|    0| 68596|  992|    46|      1150592|
    +----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_902_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln106_fu_1220_p2     |         +|   0|  0|  10|           3|           2|
    |add_ln109_1_fu_1057_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln109_2_fu_1096_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln109_3_fu_1121_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln109_4_fu_1160_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln109_fu_968_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln112_2_fu_1021_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln112_3_fu_1178_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln112_4_fu_1199_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln112_fu_1042_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln30_fu_882_p2       |         +|   0|  0|  15|           8|           2|
    |add_ln34_1_fu_876_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln34_fu_1254_p2      |         +|   0|  0|  13|           6|           3|
    |add_ln59_15_fu_1236_p2   |         +|   0|  0|  15|           8|           6|
    |add_ln59_fu_1248_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln64_1_fu_1267_p2    |         +|   0|  0|  15|           8|           6|
    |add_ln64_fu_1260_p2      |         +|   0|  0|  15|           8|           5|
    |empty_231_fu_912_p2      |         +|   0|  0|  12|           5|           5|
    |empty_232_fu_933_p2      |         +|   0|  0|  71|          64|          64|
    |sub_ln109_1_fu_1150_p2   |         -|   0|  0|  27|          20|          20|
    |sub_ln109_fu_1086_p2     |         -|   0|  0|  27|          20|          20|
    |sub_ln112_fu_989_p2      |         -|   0|  0|  13|           6|           6|
    |ap_block_state33         |       and|   0|  0|   2|           1|           1|
    |icmp_ln105_fu_896_p2     |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln106_1_fu_1206_p2  |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln106_fu_1011_p2    |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln30_fu_861_p2      |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln34_fu_870_p2      |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln59_fu_1242_p2     |      icmp|   0|  0|  12|           3|           4|
    |or_ln109_fu_1111_p2      |        or|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 642|         432|         403|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                              Name                                             | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                                                      |  219|         48|    1|         48|
    |bh_reg_368                                                                                     |    9|          2|    3|          6|
    |bout_reg_356                                                                                   |    9|          2|    3|          6|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0                        |   49|          9|    8|         72|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0                             |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0                              |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0                             |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0                        |   49|          9|    8|         72|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0                             |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0                              |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0                             |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0                        |   49|          9|    8|         72|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0                             |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0                              |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0                             |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0                        |   49|          9|    8|         72|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0                             |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0                              |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0                             |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_address0                        |   49|          9|    8|         72|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_ce0                             |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_ce1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_d0                              |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_we0                             |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_we1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_address0                        |   49|          9|    8|         72|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_ce0                             |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_ce1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_d0                              |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_we0                             |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_we1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_address0                        |   49|          9|    8|         72|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_ce0                             |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_ce1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_d0                              |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_we0                             |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_we1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_address0                        |   49|          9|    8|         72|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_ce0                             |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_ce1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_d0                              |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_we0                             |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_we1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_address0                        |   49|          9|    8|         72|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_ce0                             |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_ce1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_d0                              |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_we0                             |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_we1                             |    9|          2|    1|          2|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0              |   49|          9|    8|         72|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0                   |   49|          9|    1|          9|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce1                   |    9|          2|    1|          2|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0                    |   37|          7|   32|        224|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0                   |   37|          7|    1|          7|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we1                   |    9|          2|    1|          2|
    |gmem_blk_n_AR                                                                                  |    9|          2|    1|          2|
    |gmem_blk_n_R                                                                                   |    9|          2|    1|          2|
    |h_fu_270                                                                                       |    9|          2|    8|         16|
    |i3_blk_n_AW                                                                                    |    9|          2|    1|          2|
    |i3_blk_n_B                                                                                     |    9|          2|    1|          2|
    |indvar_reg_333                                                                                 |    9|          2|    4|          8|
    |m_axi_i2_ARVALID                                                                               |    9|          2|    1|          2|
    |m_axi_i2_RREADY                                                                                |    9|          2|    1|          2|
    |m_axi_i3_AWADDR                                                                                |   26|          5|   64|        320|
    |m_axi_i3_AWBURST                                                                               |   14|          3|    2|          6|
    |m_axi_i3_AWCACHE                                                                               |   14|          3|    4|         12|
    |m_axi_i3_AWID                                                                                  |   14|          3|    1|          3|
    |m_axi_i3_AWLEN                                                                                 |   20|          4|   32|        128|
    |m_axi_i3_AWLOCK                                                                                |   14|          3|    2|          6|
    |m_axi_i3_AWPROT                                                                                |   14|          3|    3|          9|
    |m_axi_i3_AWQOS                                                                                 |   14|          3|    4|         12|
    |m_axi_i3_AWREGION                                                                              |   14|          3|    4|         12|
    |m_axi_i3_AWSIZE                                                                                |   14|          3|    3|          9|
    |m_axi_i3_AWUSER                                                                                |   14|          3|    1|          3|
    |m_axi_i3_AWVALID                                                                               |   20|          4|    1|          4|
    |m_axi_i3_BREADY                                                                                |   20|          4|    1|          4|
    |m_axi_i3_WDATA                                                                                 |   14|          3|   32|         96|
    |m_axi_i3_WID                                                                                   |   14|          3|    1|          3|
    |m_axi_i3_WLAST                                                                                 |   14|          3|    1|          3|
    |m_axi_i3_WSTRB                                                                                 |   14|          3|    4|         12|
    |m_axi_i3_WUSER                                                                                 |   14|          3|    1|          3|
    |m_axi_i3_WVALID                                                                                |   14|          3|    1|          3|
    |m_axi_w2_ARADDR                                                                                |   14|          3|   64|        192|
    |m_axi_w2_ARBURST                                                                               |    9|          2|    2|          4|
    |m_axi_w2_ARCACHE                                                                               |    9|          2|    4|          8|
    |m_axi_w2_ARID                                                                                  |    9|          2|    1|          2|
    |m_axi_w2_ARLEN                                                                                 |   14|          3|   32|         96|
    |m_axi_w2_ARLOCK                                                                                |    9|          2|    2|          4|
    |m_axi_w2_ARPROT                                                                                |    9|          2|    3|          6|
    |m_axi_w2_ARQOS                                                                                 |    9|          2|    4|          8|
    |m_axi_w2_ARREGION                                                                              |    9|          2|    4|          8|
    |m_axi_w2_ARSIZE                                                                                |    9|          2|    3|          6|
    |m_axi_w2_ARUSER                                                                                |    9|          2|    1|          2|
    |m_axi_w2_ARVALID                                                                               |   14|          3|    1|          3|
    |m_axi_w2_RREADY                                                                                |    9|          2|    1|          2|
    |o_1_reg_380                                                                                    |    9|          2|    3|          6|
    |out_reg_344                                                                                    |    9|          2|    6|         12|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0   |   49|          9|    8|         72|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce0        |   49|          9|    1|          9|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_d0         |   37|          7|   32|        224|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_we0        |   37|          7|    1|          7|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_we1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0   |   49|          9|    8|         72|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce0        |   49|          9|    1|          9|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_d0         |   37|          7|   32|        224|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_we0        |   37|          7|    1|          7|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_we1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0   |   49|          9|    8|         72|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce0        |   49|          9|    1|          9|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_d0         |   37|          7|   32|        224|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_we0        |   37|          7|    1|          7|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_we1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0   |   49|          9|    8|         72|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce0        |   49|          9|    1|          9|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_d0         |   37|          7|   32|        224|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_we0        |   37|          7|    1|          7|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_we1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_address0   |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_ce0        |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_ce1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_we0        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_address0   |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_ce0        |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_ce1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_we0        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_address0   |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_ce0        |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_ce1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_we0        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_address0   |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_ce0        |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_ce1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_we0        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_address0   |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_ce0        |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_ce1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_we0        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0     |   49|          9|    8|         72|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce0          |   49|          9|    1|          9|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce1          |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_d0           |   37|          7|   32|        224|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_we0          |   37|          7|    1|          7|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_we1          |    9|          2|    1|          2|
    |phi_mul4930_reg_391                                                                            |    9|          2|    8|         16|
    |w2_blk_n_AR                                                                                    |    9|          2|    1|          2|
    |weight_buffer_address0                                                                         |   14|          3|    8|         24|
    |weight_buffer_ce0                                                                              |   14|          3|    1|          3|
    |weight_buffer_we0                                                                              |    9|          2|    4|          8|
    +-----------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                                          | 5040|       1015| 1450|       7186|
    +-----------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_1334                                     |   3|   0|    3|          0|
    |add_ln106_reg_1412                                     |   3|   0|    3|          0|
    |add_ln109_4_reg_1387                                   |  64|   0|   64|          0|
    |add_ln109_reg_1345                                     |  64|   0|   64|          0|
    |add_ln112_4_reg_1397                                   |   8|   0|    8|          0|
    |add_ln112_reg_1369                                     |   8|   0|    8|          0|
    |add_ln34_1_reg_1321                                    |   4|   0|    4|          0|
    |add_ln59_15_reg_1422                                   |   8|   0|    8|          0|
    |add_ln59_reg_1430                                      |   3|   0|    3|          0|
    |add_ln64_1_reg_1445                                    |   8|   0|    8|          0|
    |add_ln64_reg_1440                                      |   8|   0|    8|          0|
    |ap_CS_fsm                                              |  47|   0|   47|          0|
    |bh_reg_368                                             |   3|   0|    3|          0|
    |bout_reg_356                                           |   3|   0|    3|          0|
    |gmem_addr_reg_1339                                     |  64|   0|   64|          0|
    |grp_conv2_Pipeline_4_fu_613_ap_start_reg               |   1|   0|    1|          0|
    |grp_conv2_Pipeline_6_fu_688_ap_start_reg               |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW5_fu_762_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW6_fu_797_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW_fu_726_ap_start_reg              |   1|   0|    1|          0|
    |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_471_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2_Pipeline_OUT_ROW_COL_fu_480_ap_start_reg     |   1|   0|    1|          0|
    |grp_conv2_Pipeline_RELU4_fu_651_ap_start_reg           |   1|   0|    1|          0|
    |grp_conv2_Pipeline_RELU_fu_576_ap_start_reg            |   1|   0|    1|          0|
    |grp_load_input_buffer_c2_fu_403_ap_start_reg           |   1|   0|    1|          0|
    |h_fu_270                                               |   8|   0|    8|          0|
    |icmp_ln106_reg_1365                                    |   1|   0|    1|          0|
    |indvar_reg_333                                         |   4|   0|    4|          0|
    |o_1_reg_380                                            |   3|   0|    3|          0|
    |or_ln109_reg_1381                                      |   1|   0|    2|          1|
    |out_reg_344                                            |   6|   0|    6|          0|
    |phi_mul4930_reg_391                                    |   8|   0|    8|          0|
    |sext_ln105_reg_1351                                    |   7|   0|    7|          0|
    |shl_ln_reg_1357                                        |  10|   0|   30|         20|
    |trunc_ln101_reg_1326                                   |   5|   0|    5|          0|
    |trunc_ln119_1_reg_1406                                 |  62|   0|   62|          0|
    |trunc_ln2_reg_1375                                     |  62|   0|   62|          0|
    |trunc_ln_reg_1296                                      |  62|   0|   62|          0|
    |w2_addr_reg_1301                                       |  64|   0|   64|          0|
    |zext_ln102_reg_1312                                    |   8|   0|    9|          1|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 619|   0|  641|         22|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|m_axi_i2_AWVALID     |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWREADY     |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWADDR      |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_AWID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWLEN       |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_AWSIZE      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWBURST     |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWLOCK      |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWCACHE     |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWPROT      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWQOS       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWREGION    |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWUSER      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WVALID      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WREADY      |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WDATA       |  out|   16|       m_axi|             i2|       pointer|
|m_axi_i2_WSTRB       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_WLAST       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WID         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WUSER       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARVALID     |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARREADY     |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARADDR      |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_ARID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARLEN       |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_ARSIZE      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARBURST     |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARLOCK      |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARCACHE     |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARPROT      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARQOS       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARREGION    |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARUSER      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RVALID      |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RREADY      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RDATA       |   in|   16|       m_axi|             i2|       pointer|
|m_axi_i2_RLAST       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RID         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RFIFONUM    |   in|   14|       m_axi|             i2|       pointer|
|m_axi_i2_RUSER       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RRESP       |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BVALID      |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BREADY      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BRESP       |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BID         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BUSER       |   in|    1|       m_axi|             i2|       pointer|
|input_ftmap          |   in|   64|     ap_none|    input_ftmap|        scalar|
|m_axi_w2_AWVALID     |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWREADY     |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWADDR      |  out|   64|       m_axi|             w2|       pointer|
|m_axi_w2_AWID        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWLEN       |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_AWSIZE      |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_AWBURST     |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_AWLOCK      |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_AWCACHE     |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWPROT      |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_AWQOS       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWREGION    |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWUSER      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WVALID      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WREADY      |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WDATA       |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_WSTRB       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_WLAST       |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WID         |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WUSER       |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARVALID     |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARREADY     |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARADDR      |  out|   64|       m_axi|             w2|       pointer|
|m_axi_w2_ARID        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARLEN       |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_ARSIZE      |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_ARBURST     |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_ARLOCK      |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_ARCACHE     |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARPROT      |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_ARQOS       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARREGION    |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARUSER      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RVALID      |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RREADY      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RDATA       |   in|   32|       m_axi|             w2|       pointer|
|m_axi_w2_RLAST       |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RID         |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RFIFONUM    |   in|   13|       m_axi|             w2|       pointer|
|m_axi_w2_RUSER       |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RRESP       |   in|    2|       m_axi|             w2|       pointer|
|m_axi_w2_BVALID      |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BREADY      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BRESP       |   in|    2|       m_axi|             w2|       pointer|
|m_axi_w2_BID         |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BUSER       |   in|    1|       m_axi|             w2|       pointer|
|conv2_weights        |   in|   64|     ap_none|  conv2_weights|        scalar|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   16|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   16|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|   10|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|           gmem|       pointer|
|conv2_biases         |   in|   64|     ap_none|   conv2_biases|        scalar|
|m_axi_i3_AWVALID     |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWREADY     |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWADDR      |  out|   64|       m_axi|             i3|       pointer|
|m_axi_i3_AWID        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWLEN       |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_AWSIZE      |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_AWBURST     |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_AWLOCK      |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_AWCACHE     |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWPROT      |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_AWQOS       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWREGION    |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWUSER      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WVALID      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WREADY      |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WDATA       |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_WSTRB       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_WLAST       |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WID         |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WUSER       |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARVALID     |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARREADY     |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARADDR      |  out|   64|       m_axi|             i3|       pointer|
|m_axi_i3_ARID        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARLEN       |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_ARSIZE      |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_ARBURST     |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_ARLOCK      |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_ARCACHE     |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARPROT      |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_ARQOS       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARREGION    |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARUSER      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RVALID      |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RREADY      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RDATA       |   in|   32|       m_axi|             i3|       pointer|
|m_axi_i3_RLAST       |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RID         |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RFIFONUM    |   in|   13|       m_axi|             i3|       pointer|
|m_axi_i3_RUSER       |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RRESP       |   in|    2|       m_axi|             i3|       pointer|
|m_axi_i3_BVALID      |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BREADY      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BRESP       |   in|    2|       m_axi|             i3|       pointer|
|m_axi_i3_BID         |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BUSER       |   in|    1|       m_axi|             i3|       pointer|
|output_ftmap         |   in|   64|     ap_none|   output_ftmap|        scalar|
+---------------------+-----+-----+------------+---------------+--------------+

