
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23320
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1119.766 ; gain = 38.891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'design_2_wrapper' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_2' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_2_axi_gpio_0_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_axi_gpio_0_0' (1#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_2_axi_mem_intercon_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:697]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_10M4U6J' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:1839]
INFO: [Synth 8-6157] synthesizing module 'design_2_auto_pc_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_auto_pc_0' (2#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_aruser' of module 'design_2_auto_pc_0' is unconnected for instance 'auto_pc' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:2025]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_2_auto_pc_0' has 35 connections declared, but only 34 given [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:2025]
INFO: [Synth 8-6157] synthesizing module 'design_2_auto_us_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_auto_us_0' (3#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_10M4U6J' (4#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:1839]
INFO: [Synth 8-6155] done synthesizing module 'design_2_axi_mem_intercon_0' (5#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:697]
INFO: [Synth 8-6157] synthesizing module 'design_2_dfx_controller_0_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_dfx_controller_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_dfx_controller_0_0' (6#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_dfx_controller_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'vsm_shifter_rm_shutdown_req' of module 'design_2_dfx_controller_0_0' is unconnected for instance 'dfx_controller_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:320]
WARNING: [Synth 8-7071] port 'vsm_shifter_rm_decouple' of module 'design_2_dfx_controller_0_0' is unconnected for instance 'dfx_controller_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:320]
WARNING: [Synth 8-7071] port 'vsm_shifter_rm_reset' of module 'design_2_dfx_controller_0_0' is unconnected for instance 'dfx_controller_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:320]
WARNING: [Synth 8-7071] port 'vsm_shifter_event_error' of module 'design_2_dfx_controller_0_0' is unconnected for instance 'dfx_controller_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:320]
WARNING: [Synth 8-7071] port 'vsm_shifter_sw_shutdown_req' of module 'design_2_dfx_controller_0_0' is unconnected for instance 'dfx_controller_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:320]
WARNING: [Synth 8-7071] port 'vsm_shifter_sw_startup_req' of module 'design_2_dfx_controller_0_0' is unconnected for instance 'dfx_controller_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:320]
WARNING: [Synth 8-7071] port 'cap_req' of module 'design_2_dfx_controller_0_0' is unconnected for instance 'dfx_controller_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:320]
WARNING: [Synth 8-7023] instance 'dfx_controller_0' of module 'design_2_dfx_controller_0_0' has 49 connections declared, but only 42 given [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:320]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:363]
INFO: [Synth 8-6157] synthesizing module 'design_2_dfx_s_ila_1_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_dfx_s_ila_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_dfx_s_ila_1_0' (7#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_dfx_s_ila_1_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:409]
INFO: [Synth 8-6157] synthesizing module 'design_2_gpio_ila_0_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_gpio_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_gpio_ila_0_0' (8#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_gpio_ila_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:430]
INFO: [Synth 8-6157] synthesizing module 'design_2_ila_0_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_ila_0_0' (9#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_ila_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:451]
INFO: [Synth 8-6157] synthesizing module 'design_2_dfx_m_ila_2_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_dfx_m_ila_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_dfx_m_ila_2_0' (10#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_dfx_m_ila_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_2_processing_system7_0_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_processing_system7_0_0' (11#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'design_2_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:498]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'design_2_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:498]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'design_2_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:498]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'design_2_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:498]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'design_2_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:498]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'design_2_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:498]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_2_processing_system7_0_0' has 110 connections declared, but only 104 given [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:498]
INFO: [Synth 8-6157] synthesizing module 'design_2_ps7_0_axi_periph_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:972]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_4CL9SY' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:1547]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_4CL9SY' (12#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:1547]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1QFGL4Z' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:1693]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1QFGL4Z' (13#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:1693]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1WEZHCW' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:2095]
INFO: [Synth 8-6157] synthesizing module 'design_2_auto_pc_1' [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_auto_pc_1' (14#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1WEZHCW' (15#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:2095]
INFO: [Synth 8-6157] synthesizing module 'design_2_xbar_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_xbar_0' (16#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_ps7_0_axi_periph_0' (17#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:972]
INFO: [Synth 8-6157] synthesizing module 'design_2_rst_ps7_0_100M_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_rst_ps7_0_100M_0' (18#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/design_2_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_2_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:688]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_2_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:688]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_2_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:688]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_2_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:688]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_2_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:688]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_mem_intercon'. This will prevent further optimization [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:264]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dfx_m_ila_2'. This will prevent further optimization [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:363]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dfx_controller_0'. This will prevent further optimization [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:320]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ps7_0_axi_periph'. This will prevent further optimization [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:603]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dfx_s_ila_1'. This will prevent further optimization [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:409]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_gpio_0'. This will prevent further optimization [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:243]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gpio_ila_0'. This will prevent further optimization [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:430]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'processing_system7_0'. This will prevent further optimization [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:498]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'hp_ila_3'. This will prevent further optimization [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:451]
INFO: [Synth 8-6155] done synthesizing module 'design_2' (19#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/synth/design_2.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_2_wrapper' (20#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
WARNING: [Synth 8-7071] port 'DDR_addr' of module 'design_2_wrapper' is unconnected for instance 'BD' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7071] port 'DDR_ba' of module 'design_2_wrapper' is unconnected for instance 'BD' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7071] port 'DDR_cas_n' of module 'design_2_wrapper' is unconnected for instance 'BD' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7071] port 'DDR_ck_n' of module 'design_2_wrapper' is unconnected for instance 'BD' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7071] port 'DDR_ck_p' of module 'design_2_wrapper' is unconnected for instance 'BD' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7071] port 'DDR_cke' of module 'design_2_wrapper' is unconnected for instance 'BD' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7071] port 'DDR_cs_n' of module 'design_2_wrapper' is unconnected for instance 'BD' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7071] port 'DDR_dm' of module 'design_2_wrapper' is unconnected for instance 'BD' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7071] port 'DDR_dq' of module 'design_2_wrapper' is unconnected for instance 'BD' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7071] port 'DDR_dqs_n' of module 'design_2_wrapper' is unconnected for instance 'BD' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7071] port 'DDR_dqs_p' of module 'design_2_wrapper' is unconnected for instance 'BD' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7071] port 'DDR_odt' of module 'design_2_wrapper' is unconnected for instance 'BD' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7071] port 'DDR_ras_n' of module 'design_2_wrapper' is unconnected for instance 'BD' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7071] port 'DDR_reset_n' of module 'design_2_wrapper' is unconnected for instance 'BD' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7071] port 'DDR_we_n' of module 'design_2_wrapper' is unconnected for instance 'BD' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7071] port 'FIXED_IO_ddr_vrn' of module 'design_2_wrapper' is unconnected for instance 'BD' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7071] port 'FIXED_IO_ddr_vrp' of module 'design_2_wrapper' is unconnected for instance 'BD' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7071] port 'FIXED_IO_mio' of module 'design_2_wrapper' is unconnected for instance 'BD' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7071] port 'FIXED_IO_ps_clk' of module 'design_2_wrapper' is unconnected for instance 'BD' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7071] port 'FIXED_IO_ps_porb' of module 'design_2_wrapper' is unconnected for instance 'BD' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7071] port 'FIXED_IO_ps_srstb' of module 'design_2_wrapper' is unconnected for instance 'BD' [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7023] instance 'BD' of module 'design_2_wrapper' has 29 connections declared, but only 8 given [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:14]
INFO: [Synth 8-6157] synthesizing module 'ICAPE2' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:34797]
	Parameter DEVICE_ID bound to: 32'b00000011011001010001000010010011 
	Parameter ICAP_WIDTH bound to: X32 - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ICAPE2' (21#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:34797]
INFO: [Synth 8-6157] synthesizing module 'shift_left' [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/shift_left_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'shift_left' (22#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/.Xil/Vivado-14388-DESKTOP-D9F9TPQ/realtime/shift_left_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (23#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1178.469 ; gain = 97.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1196.387 ; gain = 115.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1196.387 ; gain = 115.512
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1208.453 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/shift_left_synth_1/shift_left/shift_left_in_context.xdc] for cell 'shifter'
Finished Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/shift_left_synth_1/shift_left/shift_left_in_context.xdc] for cell 'shifter'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'BD/design_2_i/axi_gpio_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'BD/design_2_i/axi_gpio_0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_dfx_controller_0_0/design_2_dfx_controller_0_0/design_2_dfx_controller_0_0_in_context.xdc] for cell 'BD/design_2_i/dfx_controller_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_dfx_controller_0_0/design_2_dfx_controller_0_0/design_2_dfx_controller_0_0_in_context.xdc] for cell 'BD/design_2_i/dfx_controller_0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'BD/design_2_i/processing_system7_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc:2]
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'BD/design_2_i/processing_system7_0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_xbar_0/design_2_xbar_0/design_2_xbar_0_in_context.xdc] for cell 'BD/design_2_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_xbar_0/design_2_xbar_0/design_2_xbar_0_in_context.xdc] for cell 'BD/design_2_i/ps7_0_axi_periph/xbar'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_100M_0/design_2_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'BD/design_2_i/rst_ps7_0_100M'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_100M_0/design_2_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'BD/design_2_i/rst_ps7_0_100M'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_ila_0_0/design_2_ila_0_0/design_2_ila_0_0_in_context.xdc] for cell 'BD/design_2_i/gpio_ila_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_ila_0_0/design_2_ila_0_0/design_2_ila_0_0_in_context.xdc] for cell 'BD/design_2_i/gpio_ila_0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_gpio_ila_0_0/design_2_gpio_ila_0_0/design_2_gpio_ila_0_0_in_context.xdc] for cell 'BD/design_2_i/dfx_s_ila_1'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_gpio_ila_0_0/design_2_gpio_ila_0_0/design_2_gpio_ila_0_0_in_context.xdc] for cell 'BD/design_2_i/dfx_s_ila_1'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_dfx_s_ila_1_0/design_2_dfx_s_ila_1_0/design_2_dfx_s_ila_1_0_in_context.xdc] for cell 'BD/design_2_i/dfx_m_ila_2'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_dfx_s_ila_1_0/design_2_dfx_s_ila_1_0/design_2_dfx_s_ila_1_0_in_context.xdc] for cell 'BD/design_2_i/dfx_m_ila_2'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_dfx_m_ila_2_0/design_2_dfx_m_ila_2_0/design_2_dfx_m_ila_2_0_in_context.xdc] for cell 'BD/design_2_i/hp_ila_3'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_dfx_m_ila_2_0/design_2_dfx_m_ila_2_0/design_2_dfx_m_ila_2_0_in_context.xdc] for cell 'BD/design_2_i/hp_ila_3'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0/design_2_auto_pc_0_in_context.xdc] for cell 'BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0/design_2_auto_pc_0_in_context.xdc] for cell 'BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_auto_us_0/design_2_auto_us_0/design_2_auto_us_0_in_context.xdc] for cell 'BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_auto_us_0/design_2_auto_us_0/design_2_auto_us_0_in_context.xdc] for cell 'BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_1/design_2_auto_pc_1/design_2_auto_pc_1_in_context.xdc] for cell 'BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_1/design_2_auto_pc_1/design_2_auto_pc_1_in_context.xdc] for cell 'BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/hd_reconfig.xdc]
Finished Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/hd_reconfig.xdc]
Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.srcs/constrs_1/new/led.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.srcs/constrs_1/new/led.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1259.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1259.918 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1259.918 ; gain = 179.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1259.918 ; gain = 179.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for shifter. (constraint file  C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for shifter. (constraint file  C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for BD/design_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD/design_2_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD/design_2_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD/design_2_i/dfx_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD/design_2_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD/design_2_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD/design_2_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD/design_2_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD/design_2_i/gpio_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD/design_2_i/dfx_s_ila_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD/design_2_i/dfx_m_ila_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD/design_2_i/hp_ila_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1259.918 ; gain = 179.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1259.918 ; gain = 179.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1259.918 ; gain = 179.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1262.992 ; gain = 182.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1263.512 ; gain = 182.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1283.230 ; gain = 202.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1289.062 ; gain = 208.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1289.062 ; gain = 208.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1289.062 ; gain = 208.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1289.062 ; gain = 208.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1289.062 ; gain = 208.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1289.062 ; gain = 208.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |shift_left                      |         1|
|2     |design_2_auto_pc_0              |         1|
|3     |design_2_auto_us_0              |         1|
|4     |design_2_xbar_0                 |         1|
|5     |design_2_auto_pc_1              |         1|
|6     |design_2_axi_gpio_0_0           |         1|
|7     |design_2_dfx_controller_0_0     |         1|
|8     |design_2_dfx_s_ila_1_0          |         1|
|9     |design_2_gpio_ila_0_0           |         1|
|10    |design_2_ila_0_0                |         1|
|11    |design_2_dfx_m_ila_2_0          |         1|
|12    |design_2_processing_system7_0_0 |         1|
|13    |design_2_rst_ps7_0_100M_0       |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_2_auto_pc              |     2|
|3     |design_2_auto_us              |     1|
|4     |design_2_axi_gpio_0           |     1|
|5     |design_2_dfx_controller_0     |     1|
|6     |design_2_dfx_m_ila_2          |     1|
|7     |design_2_dfx_s_ila_1          |     1|
|8     |design_2_gpio_ila_0           |     1|
|9     |design_2_ila_0                |     1|
|10    |design_2_processing_system7_0 |     1|
|11    |design_2_rst_ps7_0_100M       |     1|
|12    |design_2_xbar                 |     1|
|13    |shift_left                    |     1|
|14    |ICAPE2                        |     1|
|15    |IBUF                          |     2|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1289.062 ; gain = 208.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1289.062 ; gain = 144.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1289.062 ; gain = 208.188
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1289.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1305.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1305.223 ; gain = 224.348
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  5 16:13:06 2021...
