
module logic_cell(carry_out,lc_out,carry_in,cbit,clk,clkb,in0,in1,in2,in3,prog,
                  purst,s_r);

  input  carry_in;
  output carry_out;
  input  [20:0] cbit;
  input  clk;
  input  clkb;
  input  in0;
  input  in1;
  input  in2;
  input  in3;
  output lc_out;
  input  prog;
  input  purst;
  input  s_r;


endmodule

