<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4869" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4869{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4869{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4869{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4869{left:82px;bottom:979px;letter-spacing:-0.18px;}
#t5_4869{left:143px;bottom:979px;letter-spacing:-0.15px;}
#t6_4869{left:190px;bottom:979px;letter-spacing:-0.15px;}
#t7_4869{left:448px;bottom:979px;letter-spacing:-0.16px;}
#t8_4869{left:535px;bottom:979px;letter-spacing:-0.11px;}
#t9_4869{left:535px;bottom:958px;letter-spacing:-0.12px;word-spacing:-0.07px;}
#ta_4869{left:535px;bottom:941px;letter-spacing:-0.11px;}
#tb_4869{left:190px;bottom:917px;letter-spacing:-0.15px;}
#tc_4869{left:535px;bottom:917px;letter-spacing:-0.14px;}
#td_4869{left:535px;bottom:895px;letter-spacing:-0.12px;word-spacing:-0.4px;}
#te_4869{left:535px;bottom:874px;letter-spacing:-0.11px;}
#tf_4869{left:535px;bottom:857px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tg_4869{left:190px;bottom:833px;letter-spacing:-0.14px;}
#th_4869{left:535px;bottom:833px;letter-spacing:-0.17px;}
#ti_4869{left:535px;bottom:811px;letter-spacing:-0.11px;}
#tj_4869{left:535px;bottom:794px;letter-spacing:-0.11px;}
#tk_4869{left:535px;bottom:773px;letter-spacing:-0.11px;}
#tl_4869{left:190px;bottom:749px;letter-spacing:-0.14px;}
#tm_4869{left:535px;bottom:749px;letter-spacing:-0.19px;}
#tn_4869{left:535px;bottom:727px;letter-spacing:-0.11px;}
#to_4869{left:535px;bottom:710px;letter-spacing:-0.11px;}
#tp_4869{left:535px;bottom:689px;letter-spacing:-0.12px;}
#tq_4869{left:190px;bottom:664px;letter-spacing:-0.14px;}
#tr_4869{left:535px;bottom:664px;letter-spacing:-0.14px;}
#ts_4869{left:190px;bottom:640px;letter-spacing:-0.21px;}
#tt_4869{left:535px;bottom:640px;letter-spacing:-0.15px;}
#tu_4869{left:535px;bottom:619px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tv_4869{left:535px;bottom:602px;letter-spacing:-0.12px;}
#tw_4869{left:535px;bottom:580px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tx_4869{left:535px;bottom:564px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ty_4869{left:82px;bottom:539px;letter-spacing:-0.18px;}
#tz_4869{left:143px;bottom:539px;letter-spacing:-0.15px;}
#t10_4869{left:190px;bottom:539px;letter-spacing:-0.14px;}
#t11_4869{left:535px;bottom:539px;letter-spacing:-0.11px;}
#t12_4869{left:535px;bottom:518px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t13_4869{left:82px;bottom:493px;letter-spacing:-0.14px;}
#t14_4869{left:143px;bottom:493px;letter-spacing:-0.17px;}
#t15_4869{left:190px;bottom:493px;letter-spacing:-0.15px;}
#t16_4869{left:535px;bottom:493px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_4869{left:190px;bottom:469px;}
#t18_4869{left:535px;bottom:469px;letter-spacing:-0.15px;}
#t19_4869{left:535px;bottom:448px;letter-spacing:-0.11px;}
#t1a_4869{left:535px;bottom:431px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1b_4869{left:535px;bottom:414px;letter-spacing:-0.13px;}
#t1c_4869{left:190px;bottom:389px;}
#t1d_4869{left:535px;bottom:389px;letter-spacing:-0.14px;}
#t1e_4869{left:535px;bottom:368px;letter-spacing:-0.11px;word-spacing:-0.61px;}
#t1f_4869{left:535px;bottom:351px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t1g_4869{left:535px;bottom:334px;letter-spacing:-0.11px;}
#t1h_4869{left:190px;bottom:310px;}
#t1i_4869{left:535px;bottom:310px;letter-spacing:-0.15px;}
#t1j_4869{left:535px;bottom:289px;letter-spacing:-0.11px;}
#t1k_4869{left:535px;bottom:272px;letter-spacing:-0.11px;}
#t1l_4869{left:190px;bottom:247px;}
#t1m_4869{left:535px;bottom:247px;letter-spacing:-0.14px;}
#t1n_4869{left:535px;bottom:226px;letter-spacing:-0.11px;}
#t1o_4869{left:535px;bottom:209px;letter-spacing:-0.11px;}
#t1p_4869{left:535px;bottom:192px;letter-spacing:-0.11px;}
#t1q_4869{left:535px;bottom:176px;letter-spacing:-0.11px;}
#t1r_4869{left:190px;bottom:151px;}
#t1s_4869{left:535px;bottom:151px;letter-spacing:-0.12px;}
#t1t_4869{left:114px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1u_4869{left:200px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1v_4869{left:223px;bottom:1068px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1w_4869{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t1x_4869{left:102px;bottom:1028px;letter-spacing:-0.15px;}
#t1y_4869{left:232px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1z_4869{left:467px;bottom:1028px;letter-spacing:-0.14px;}
#t20_4869{left:646px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t21_4869{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t22_4869{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4869{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4869{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4869{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4869{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4869{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4869" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4869Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4869" style="-webkit-user-select: none;"><object width="935" height="1210" data="4869/4869.svg" type="image/svg+xml" id="pdf4869" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4869" class="t s1_4869">Vol. 4 </span><span id="t2_4869" class="t s1_4869">2-347 </span>
<span id="t3_4869" class="t s2_4869">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4869" class="t s3_4869">105H </span><span id="t5_4869" class="t s3_4869">261 </span><span id="t6_4869" class="t s3_4869">MSR_CORE_BIST </span><span id="t7_4869" class="t s3_4869">Core </span><span id="t8_4869" class="t s3_4869">Core BIST (R/W) </span>
<span id="t9_4869" class="t s3_4869">Controls Array BIST activation and status checking as </span>
<span id="ta_4869" class="t s3_4869">part of FUSA. </span>
<span id="tb_4869" class="t s3_4869">31:0 </span><span id="tc_4869" class="t s3_4869">BIST_ARRAY </span>
<span id="td_4869" class="t s3_4869">Bitmap indicating which arrays to run BIST on (WRITE). </span>
<span id="te_4869" class="t s3_4869">Bitmap indicating which arrays were not processed, </span>
<span id="tf_4869" class="t s3_4869">i.e., completion mask (READ). </span>
<span id="tg_4869" class="t s3_4869">39:32 </span><span id="th_4869" class="t s3_4869">BANK </span>
<span id="ti_4869" class="t s3_4869">Array bank of the [least significant set bit] array </span>
<span id="tj_4869" class="t s3_4869">indicated in EAX to start BIST(WRITE). </span>
<span id="tk_4869" class="t s3_4869">Array bank interrupted or failed (READ). </span>
<span id="tl_4869" class="t s3_4869">47:40 </span><span id="tm_4869" class="t s3_4869">DWORD </span>
<span id="tn_4869" class="t s3_4869">Array dword of the [least significant set bit] array </span>
<span id="to_4869" class="t s3_4869">indicated in EAX to start BIST (WRITE). </span>
<span id="tp_4869" class="t s3_4869">Array dword interrupted or failed (READ). </span>
<span id="tq_4869" class="t s3_4869">62:48 </span><span id="tr_4869" class="t s3_4869">Reserved </span>
<span id="ts_4869" class="t s3_4869">63 </span><span id="tt_4869" class="t s3_4869">CTRL_RESULT </span>
<span id="tu_4869" class="t s3_4869">Indicates whether WRMSR should signal Machine- </span>
<span id="tv_4869" class="t s3_4869">Check upon BIST-error (WRITE). </span>
<span id="tw_4869" class="t s3_4869">BIST result PASS(0)/FAIL(1) of the (least significant </span>
<span id="tx_4869" class="t s3_4869">set bit) array indicated in EAX (READ). </span>
<span id="ty_4869" class="t s3_4869">10AH </span><span id="tz_4869" class="t s3_4869">266 </span><span id="t10_4869" class="t s3_4869">IA32_ARCH_CAPABILITIES </span><span id="t11_4869" class="t s3_4869">Enumeration of Architectural Features (R/O) </span>
<span id="t12_4869" class="t s3_4869">See Table 2-2. </span>
<span id="t13_4869" class="t s3_4869">1A4H </span><span id="t14_4869" class="t s3_4869">420 </span><span id="t15_4869" class="t s3_4869">MSR_PREFETCH_CONTROL </span><span id="t16_4869" class="t s3_4869">Prefetch Disable Bits (R/W) </span>
<span id="t17_4869" class="t s3_4869">0 </span><span id="t18_4869" class="t s3_4869">L2_HARDWARE_PREFETCHER_DISABLE </span>
<span id="t19_4869" class="t s3_4869">If 1, disables the L2 hardware prefetcher, which </span>
<span id="t1a_4869" class="t s3_4869">fetches additional lines of code or data into the L2 </span>
<span id="t1b_4869" class="t s3_4869">cache. </span>
<span id="t1c_4869" class="t s3_4869">1 </span><span id="t1d_4869" class="t s3_4869">L2_ADJACENT_CACHE_LINE_PREFETCHER_DISABLE </span>
<span id="t1e_4869" class="t s3_4869">If 1, disables the adjacent cache line prefetcher, which </span>
<span id="t1f_4869" class="t s3_4869">fetches the cache line that comprises a cache line pair </span>
<span id="t1g_4869" class="t s3_4869">(128 bytes). </span>
<span id="t1h_4869" class="t s3_4869">2 </span><span id="t1i_4869" class="t s3_4869">DCU_HARDWARE_PREFETCHER_DISABLE </span>
<span id="t1j_4869" class="t s3_4869">If 1, disables the L1 data cache prefetcher, which </span>
<span id="t1k_4869" class="t s3_4869">fetches the next cache line into L1 data cache. </span>
<span id="t1l_4869" class="t s3_4869">3 </span><span id="t1m_4869" class="t s3_4869">DCU_IP_PREFETCHER_DISABLE </span>
<span id="t1n_4869" class="t s3_4869">If 1, disables the L1 data cache IP prefetcher, which </span>
<span id="t1o_4869" class="t s3_4869">uses sequential load history (based on instruction </span>
<span id="t1p_4869" class="t s3_4869">pointer of previous loads) to determine whether to </span>
<span id="t1q_4869" class="t s3_4869">prefetch additional lines. </span>
<span id="t1r_4869" class="t s3_4869">4 </span><span id="t1s_4869" class="t s3_4869">Reserved. </span>
<span id="t1t_4869" class="t s4_4869">Table 2-52. </span><span id="t1u_4869" class="t s4_4869">Additional MSRs Supported by the 4th Generation Intel® Xeon® Scalable Processor Family </span>
<span id="t1v_4869" class="t s4_4869">with a CPUID Signature DisplayFamily_DisplayModel Value of 06_8FH </span>
<span id="t1w_4869" class="t s5_4869">Register </span>
<span id="t1x_4869" class="t s5_4869">Address </span><span id="t1y_4869" class="t s5_4869">Register Name / Bit Fields </span><span id="t1z_4869" class="t s5_4869">Scope </span><span id="t20_4869" class="t s5_4869">Bit Description </span>
<span id="t21_4869" class="t s5_4869">Hex </span><span id="t22_4869" class="t s5_4869">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
