Reading OpenROAD database at '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-37-29/39-openroad-repairantennas/1-diodeinsertion/highpass.odb'…
Reading library file at '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ly0xjc8f0gmgmckxcrs0bw8vqc9gf9bk-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   highpass
Die area:                 ( 0 0 ) ( 1000000 700000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     21934
Number of terminals:      263
Number of snets:          2
Number of nets:           12047

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
[INFO DRT-0164] Number of unique instances = 476.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 364699.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 50379.
[INFO DRT-0033] via shape region query size = 8750.
[INFO DRT-0033] met2 shape region query size = 5494.
[INFO DRT-0033] via2 shape region query size = 7000.
[INFO DRT-0033] met3 shape region query size = 5267.
[INFO DRT-0033] via3 shape region query size = 7000.
[INFO DRT-0033] met4 shape region query size = 1778.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1835 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 470 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0084]   Complete 8551 groups.
#scanned instances     = 21934
#unique  instances     = 476
#stdCellGenAp          = 13791
#stdCellValidPlanarAp  = 57
#stdCellValidViaAp     = 10462
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 38377
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:57, elapsed time = 00:00:10, memory = 208.43 (MB), peak = 210.12 (MB)

Number of guides:     75963

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 144 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 101 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 28857.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 22119.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 9972.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 144.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 23.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 38852 vertical wires in 3 frboxes and 22263 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 2299 vertical wires in 3 frboxes and 6056 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:02, memory = 358.00 (MB), peak = 358.00 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 358.00 (MB), peak = 358.00 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 515.91 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 618.77 (MB).
    Completing 30% with 1107 violations.
    elapsed time = 00:00:04, memory = 672.69 (MB).
    Completing 40% with 1107 violations.
    elapsed time = 00:00:07, memory = 784.44 (MB).
    Completing 50% with 1107 violations.
    elapsed time = 00:00:10, memory = 737.96 (MB).
    Completing 60% with 2733 violations.
    elapsed time = 00:00:12, memory = 756.64 (MB).
    Completing 70% with 2733 violations.
    elapsed time = 00:00:14, memory = 764.82 (MB).
    Completing 80% with 3940 violations.
    elapsed time = 00:00:17, memory = 786.28 (MB).
    Completing 90% with 3940 violations.
    elapsed time = 00:00:20, memory = 791.18 (MB).
    Completing 100% with 5438 violations.
    elapsed time = 00:00:24, memory = 797.62 (MB).
[INFO DRT-0199]   Number of violations = 6170.
Viol/Layer         li1   mcon   met1    via   met2   met3
Cut Spacing          0      7      0      0      0      0
Metal Spacing      128      0   1077      0     67     12
Min Hole             0      0      5      0      0      0
NS Metal             3      0      0      0      0      0
Recheck              2      0    550      0    174      6
Short                0      0   4032      3    104      0
[INFO DRT-0267] cpu time = 00:04:19, elapsed time = 00:00:25, memory = 1109.56 (MB), peak = 1109.56 (MB)
Total wire length = 525320 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 302690 um.
Total wire length on LAYER met2 = 196778 um.
Total wire length on LAYER met3 = 21447 um.
Total wire length on LAYER met4 = 4404 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73237.
Up-via summary (total 73237):.

------------------------
 FR_MASTERSLICE        0
            li1    38198
           met1    34751
           met2      245
           met3       43
           met4        0
------------------------
                   73237


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 6170 violations.
    elapsed time = 00:00:01, memory = 1116.45 (MB).
    Completing 20% with 6170 violations.
    elapsed time = 00:00:03, memory = 1117.23 (MB).
    Completing 30% with 5606 violations.
    elapsed time = 00:00:05, memory = 1119.03 (MB).
    Completing 40% with 5606 violations.
    elapsed time = 00:00:07, memory = 1134.55 (MB).
    Completing 50% with 5606 violations.
    elapsed time = 00:00:10, memory = 1127.01 (MB).
    Completing 60% with 4915 violations.
    elapsed time = 00:00:13, memory = 1127.01 (MB).
    Completing 70% with 4915 violations.
    elapsed time = 00:00:15, memory = 1143.27 (MB).
    Completing 80% with 4273 violations.
    elapsed time = 00:00:18, memory = 1140.17 (MB).
    Completing 90% with 4273 violations.
    elapsed time = 00:00:21, memory = 1141.20 (MB).
    Completing 100% with 3748 violations.
    elapsed time = 00:00:25, memory = 1151.83 (MB).
[INFO DRT-0199]   Number of violations = 3748.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing         12      0      0      0
Metal Spacing        0    702     32     19
Min Hole             0      1      0      0
Short                0   2954     28      0
[INFO DRT-0267] cpu time = 00:04:21, elapsed time = 00:00:25, memory = 1158.04 (MB), peak = 1158.04 (MB)
Total wire length = 524294 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 302239 um.
Total wire length on LAYER met2 = 196173 um.
Total wire length on LAYER met3 = 21482 um.
Total wire length on LAYER met4 = 4399 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73380.
Up-via summary (total 73380):.

------------------------
 FR_MASTERSLICE        0
            li1    38174
           met1    34916
           met2      247
           met3       43
           met4        0
------------------------
                   73380


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 3748 violations.
    elapsed time = 00:00:01, memory = 1158.04 (MB).
    Completing 20% with 3748 violations.
    elapsed time = 00:00:04, memory = 1158.04 (MB).
    Completing 30% with 3648 violations.
    elapsed time = 00:00:06, memory = 1159.59 (MB).
    Completing 40% with 3648 violations.
    elapsed time = 00:00:08, memory = 1160.88 (MB).
    Completing 50% with 3648 violations.
    elapsed time = 00:00:11, memory = 1160.88 (MB).
    Completing 60% with 3585 violations.
    elapsed time = 00:00:13, memory = 1177.13 (MB).
    Completing 70% with 3585 violations.
    elapsed time = 00:00:16, memory = 1161.19 (MB).
    Completing 80% with 3511 violations.
    elapsed time = 00:00:18, memory = 1161.45 (MB).
    Completing 90% with 3511 violations.
    elapsed time = 00:00:20, memory = 1178.22 (MB).
    Completing 100% with 3373 violations.
    elapsed time = 00:00:23, memory = 1161.45 (MB).
[INFO DRT-0199]   Number of violations = 3373.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing         10      0      0      0
Metal Spacing        0    614     23     18
Short                0   2683     24      1
[INFO DRT-0267] cpu time = 00:04:09, elapsed time = 00:00:23, memory = 1164.22 (MB), peak = 1178.22 (MB)
Total wire length = 523550 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 301946 um.
Total wire length on LAYER met2 = 195617 um.
Total wire length on LAYER met3 = 21586 um.
Total wire length on LAYER met4 = 4400 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 73176.
Up-via summary (total 73176):.

------------------------
 FR_MASTERSLICE        0
            li1    38173
           met1    34697
           met2      263
           met3       43
           met4        0
------------------------
                   73176


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3373 violations.
    elapsed time = 00:00:00, memory = 1164.22 (MB).
    Completing 20% with 3373 violations.
    elapsed time = 00:00:02, memory = 1164.22 (MB).
    Completing 30% with 2690 violations.
    elapsed time = 00:00:05, memory = 1179.42 (MB).
    Completing 40% with 2690 violations.
    elapsed time = 00:00:07, memory = 1183.22 (MB).
    Completing 50% with 2690 violations.
    elapsed time = 00:00:09, memory = 1192.12 (MB).
    Completing 60% with 1804 violations.
    elapsed time = 00:00:14, memory = 1207.20 (MB).
    Completing 70% with 1804 violations.
    elapsed time = 00:00:15, memory = 1208.48 (MB).
    Completing 80% with 1118 violations.
    elapsed time = 00:00:19, memory = 1208.48 (MB).
    Completing 90% with 1118 violations.
    elapsed time = 00:00:21, memory = 1208.73 (MB).
    Completing 100% with 236 violations.
    elapsed time = 00:00:27, memory = 1226.71 (MB).
[INFO DRT-0199]   Number of violations = 236.
Viol/Layer        met1    via   met2   met3
Cut Spacing          0      1      0      0
Metal Spacing       74      0     19      1
Min Hole             1      0      0      0
Short              130      0     10      0
[INFO DRT-0267] cpu time = 00:04:15, elapsed time = 00:00:27, memory = 1226.71 (MB), peak = 1226.71 (MB)
Total wire length = 524454 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 296671 um.
Total wire length on LAYER met2 = 197289 um.
Total wire length on LAYER met3 = 26087 um.
Total wire length on LAYER met4 = 4405 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 75673.
Up-via summary (total 75673):.

------------------------
 FR_MASTERSLICE        0
            li1    38173
           met1    36626
           met2      823
           met3       51
           met4        0
------------------------
                   75673


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 236 violations.
    elapsed time = 00:00:00, memory = 1226.71 (MB).
    Completing 20% with 236 violations.
    elapsed time = 00:00:00, memory = 1226.71 (MB).
    Completing 30% with 193 violations.
    elapsed time = 00:00:00, memory = 1226.71 (MB).
    Completing 40% with 193 violations.
    elapsed time = 00:00:00, memory = 1226.71 (MB).
    Completing 50% with 193 violations.
    elapsed time = 00:00:00, memory = 1226.71 (MB).
    Completing 60% with 104 violations.
    elapsed time = 00:00:04, memory = 1227.47 (MB).
    Completing 70% with 104 violations.
    elapsed time = 00:00:04, memory = 1227.47 (MB).
    Completing 80% with 56 violations.
    elapsed time = 00:00:05, memory = 1227.47 (MB).
    Completing 90% with 56 violations.
    elapsed time = 00:00:05, memory = 1227.47 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:06, memory = 1227.47 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:06, memory = 1227.47 (MB), peak = 1227.47 (MB)
Total wire length = 524448 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 296555 um.
Total wire length on LAYER met2 = 197279 um.
Total wire length on LAYER met3 = 26208 um.
Total wire length on LAYER met4 = 4405 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 75687.
Up-via summary (total 75687):.

------------------------
 FR_MASTERSLICE        0
            li1    38173
           met1    36639
           met2      824
           met3       51
           met4        0
------------------------
                   75687


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 1227.47 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 1227.47 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 1227.47 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 1227.47 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 1227.47 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 1227.47 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 1227.47 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1227.47 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1227.47 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1227.47 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 1227.47 (MB), peak = 1227.47 (MB)
Total wire length = 524446 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 296554 um.
Total wire length on LAYER met2 = 197277 um.
Total wire length on LAYER met3 = 26208 um.
Total wire length on LAYER met4 = 4405 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 75685.
Up-via summary (total 75685):.

------------------------
 FR_MASTERSLICE        0
            li1    38173
           met1    36637
           met2      824
           met3       51
           met4        0
------------------------
                   75685


[INFO DRT-0198] Complete detail routing.
Total wire length = 524446 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 296554 um.
Total wire length on LAYER met2 = 197277 um.
Total wire length on LAYER met3 = 26208 um.
Total wire length on LAYER met4 = 4405 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 75685.
Up-via summary (total 75685):.

------------------------
 FR_MASTERSLICE        0
            li1    38173
           met1    36637
           met2      824
           met3       51
           met4        0
------------------------
                   75685


[INFO DRT-0267] cpu time = 00:17:40, elapsed time = 00:01:48, memory = 1227.47 (MB), peak = 1227.47 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-37-29/41-openroad-detailedrouting/highpass.odb'…
Writing netlist to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-37-29/41-openroad-detailedrouting/highpass.nl.v'…
Writing powered netlist to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-37-29/41-openroad-detailedrouting/highpass.pnl.v'…
Writing layout to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-37-29/41-openroad-detailedrouting/highpass.def'…
Writing timing constraints to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-37-29/41-openroad-detailedrouting/highpass.sdc'…
