#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun 20 14:46:12 2023
# Process ID: 15404
# Current directory: C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1
# Command line: vivado.exe -log microblaze_top_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source microblaze_top_wrapper.tcl
# Log file: C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/microblaze_top_wrapper.vds
# Journal file: C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source microblaze_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/.Xilinx/Coregen/CoreLicenses/PmodSD-19.1-A7100.xpr/PmodSD-19.1-A7100/PmodSD-19.1-A7100.ipdefs/GitHubMaterial_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vitis/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 856.320 ; gain = 119.832
Command: synth_design -top microblaze_top_wrapper -part xc7a100tcsg324-1 -directive AreaOptimized_medium -control_set_opt_threshold 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12860 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1369.719 ; gain = 231.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'microblaze_top_wrapper' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:57]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'eth_mdio_mdc_mdio_iobuf' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:205]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'led_16bits_tri_iobuf_0' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:212]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'led_16bits_tri_iobuf_1' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:219]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'led_16bits_tri_iobuf_10' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:226]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'led_16bits_tri_iobuf_11' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:233]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'led_16bits_tri_iobuf_12' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:240]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'led_16bits_tri_iobuf_13' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:247]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'led_16bits_tri_iobuf_14' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:254]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'led_16bits_tri_iobuf_15' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:261]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'led_16bits_tri_iobuf_2' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:268]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'led_16bits_tri_iobuf_3' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:275]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'led_16bits_tri_iobuf_4' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:282]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'led_16bits_tri_iobuf_5' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:289]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'led_16bits_tri_iobuf_6' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:296]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'led_16bits_tri_iobuf_7' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:303]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'led_16bits_tri_iobuf_8' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:310]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'led_16bits_tri_iobuf_9' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:317]
INFO: [Synth 8-3491] module 'microblaze_top' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:3536' bound to instance 'microblaze_top_i' of component 'microblaze_top' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:324]
INFO: [Synth 8-638] synthesizing module 'microblaze_top' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:3597]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:4405]
INFO: [Synth 8-3491] module 'microblaze_top_axi_dma_0_0' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_axi_dma_0_0_stub.vhdl:5' bound to instance 'axi_dma_0' of component 'microblaze_top_axi_dma_0_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:5294]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_axi_dma_0_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_axi_dma_0_0_stub.vhdl:75]
INFO: [Synth 8-3491] module 'microblaze_top_axi_ethernetlite_0_1' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_axi_ethernetlite_0_1_stub.vhdl:5' bound to instance 'axi_ethernetlite_0' of component 'microblaze_top_axi_ethernetlite_0_1' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:5360]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_axi_ethernetlite_0_1' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_axi_ethernetlite_0_1_stub.vhdl:45]
INFO: [Synth 8-3491] module 'microblaze_top_axi_fifo_mm_s_0_0' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_axi_fifo_mm_s_0_0_stub.vhdl:5' bound to instance 'axi_fifo_mm_s_0' of component 'microblaze_top_axi_fifo_mm_s_0_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:5397]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_axi_fifo_mm_s_0_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_axi_fifo_mm_s_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'microblaze_top_axi_fifo_mm_s_1_0' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_axi_fifo_mm_s_1_0_stub.vhdl:5' bound to instance 'axi_fifo_mm_s_1' of component 'microblaze_top_axi_fifo_mm_s_1_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:5425]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_axi_fifo_mm_s_1_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_axi_fifo_mm_s_1_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'microblaze_top_axi_gpio_0_1' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_axi_gpio_0_1_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'microblaze_top_axi_gpio_0_1' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:5453]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_axi_gpio_0_1' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_axi_gpio_0_1_stub.vhdl:34]
INFO: [Synth 8-3491] module 'microblaze_top_axi_quad_spi_0_0' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_axi_quad_spi_0_0_stub.vhdl:5' bound to instance 'axi_quad_spi_0' of component 'microblaze_top_axi_quad_spi_0_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:5479]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_axi_quad_spi_0_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_axi_quad_spi_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'microblaze_top_axi_sd_0_0' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_axi_sd_0_0_stub.vhdl:5' bound to instance 'axi_sd_0' of component 'microblaze_top_axi_sd_0_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:5522]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_axi_sd_0_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_axi_sd_0_0_stub.vhdl:42]
INFO: [Synth 8-3491] module 'microblaze_top_axi_smc_0' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_axi_smc_0_stub.vhdl:5' bound to instance 'axi_smc' of component 'microblaze_top_axi_smc_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:5556]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_axi_smc_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_axi_smc_0_stub.vhdl:245]
INFO: [Synth 8-3491] module 'microblaze_top_axi_timer_0_0' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_axi_timer_0_0_stub.vhdl:5' bound to instance 'axi_timer_0' of component 'microblaze_top_axi_timer_0_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:5793]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_axi_timer_0_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_axi_timer_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'microblaze_top_axi_uartlite_0_1' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_axi_uartlite_0_1_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'microblaze_top_axi_uartlite_0_1' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:5822]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_axi_uartlite_0_1' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_axi_uartlite_0_1_stub.vhdl:33]
INFO: [Synth 8-3491] module 'microblaze_top_clk_wiz_0_1' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_clk_wiz_0_1_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'microblaze_top_clk_wiz_0_1' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:5847]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_clk_wiz_0_1' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_clk_wiz_0_1_stub.vhdl:17]
INFO: [Synth 8-3491] module 'microblaze_top_mdm_1_0' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'microblaze_top_mdm_1_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:5856]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_mdm_1_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'microblaze_top_microblaze_0_1' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_microblaze_0_1_stub.vhdl:5' bound to instance 'microblaze_0' of component 'microblaze_top_microblaze_0_1' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:5869]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_microblaze_0_1' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_microblaze_0_1_stub.vhdl:137]
INFO: [Synth 8-3491] module 'microblaze_top_microblaze_0_axi_intc_0' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'microblaze_top_microblaze_0_axi_intc_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:6029]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_microblaze_0_axi_intc_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_microblaze_0_axi_periph_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:2049]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_AVS12N' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_AVS12N' (2#1) [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1A3ADL4' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1A3ADL4' (3#1) [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1YH97J4' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1YH97J4' (4#1) [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_ZA2FRB' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_ZA2FRB' (5#1) [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:360]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_LPJSQ8' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_LPJSQ8' (6#1) [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:461]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1LGQ1W7' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:566]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1LGQ1W7' (7#1) [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:566]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_15WIGQN' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:673]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_15WIGQN' (8#1) [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:673]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_651B88' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:774]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_651B88' (9#1) [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:774]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1W1C8NL' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:875]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1W1C8NL' (10#1) [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:875]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_W7C3CM' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:974]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_W7C3CM' (11#1) [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:974]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_109J2AP' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:1076]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_109J2AP' (12#1) [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:1076]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1S9JCPM' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:1745]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1S9JCPM' (13#1) [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:1745]
INFO: [Synth 8-3491] module 'microblaze_top_xbar_0' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'microblaze_top_xbar_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:3279]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_xbar_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'microblaze_top_microblaze_0_axi_periph_0' (14#1) [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:2049]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_C0RGGV' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:1166]
INFO: [Synth 8-3491] module 'microblaze_top_dlmb_bram_if_cntlr_0' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'microblaze_top_dlmb_bram_if_cntlr_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:1380]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_dlmb_bram_if_cntlr_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'microblaze_top_dlmb_v10_0' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'microblaze_top_dlmb_v10_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_dlmb_v10_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'microblaze_top_ilmb_bram_if_cntlr_0' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'microblaze_top_ilmb_bram_if_cntlr_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:1462]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_ilmb_bram_if_cntlr_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'microblaze_top_ilmb_v10_0' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'microblaze_top_ilmb_v10_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:1516]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_ilmb_v10_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'microblaze_top_lmb_bram_0' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'microblaze_top_lmb_bram_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:1544]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_lmb_bram_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_C0RGGV' (15#1) [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:1166]
INFO: [Synth 8-3491] module 'microblaze_top_microblaze_0_xlconcat_0' declared at 'c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_microblaze_0_xlconcat_0/synth/microblaze_top_microblaze_0_xlconcat_0.v:58' bound to instance 'microblaze_0_xlconcat' of component 'microblaze_top_microblaze_0_xlconcat_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:6320]
INFO: [Synth 8-6157] synthesizing module 'microblaze_top_microblaze_0_xlconcat_0' [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_microblaze_0_xlconcat_0/synth/microblaze_top_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 6 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (16#1) [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_top_microblaze_0_xlconcat_0' (17#1) [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_microblaze_0_xlconcat_0/synth/microblaze_top_microblaze_0_xlconcat_0.v:58]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_1' is missing in component declaration [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:4282]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_2' is missing in component declaration [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:4282]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_3' is missing in component declaration [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:4282]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_4' is missing in component declaration [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:4282]
WARNING: [Synth 8-5640] Port 'app_sr_active' is missing in component declaration [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:4282]
WARNING: [Synth 8-5640] Port 'app_ref_ack' is missing in component declaration [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:4282]
WARNING: [Synth 8-5640] Port 'app_zq_ack' is missing in component declaration [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:4282]
INFO: [Synth 8-3491] module 'microblaze_top_mig_7series_0_1' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_mig_7series_0_1_stub.vhdl:5' bound to instance 'mig_7series_0' of component 'microblaze_top_mig_7series_0_1' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:6330]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_mig_7series_0_1' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_mig_7series_0_1_stub.vhdl:77]
INFO: [Synth 8-3491] module 'microblaze_top_mii_to_rmii_0_1' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_mii_to_rmii_0_1_stub.vhdl:5' bound to instance 'mii_to_rmii_0' of component 'microblaze_top_mii_to_rmii_0_1' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:6392]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_mii_to_rmii_0_1' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_mii_to_rmii_0_1_stub.vhdl:28]
INFO: [Synth 8-3491] module 'microblaze_top_rst_clk_wiz_0_100M_0' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_rst_clk_wiz_0_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'microblaze_top_rst_clk_wiz_0_100M_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:6412]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_rst_clk_wiz_0_100M_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_rst_clk_wiz_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'microblaze_top_rst_mig_7series_0_81M_0' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_rst_mig_7series_0_81M_0_stub.vhdl:5' bound to instance 'rst_mig_7series_0_81M' of component 'microblaze_top_rst_mig_7series_0_81M_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:6425]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_rst_mig_7series_0_81M_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_rst_mig_7series_0_81M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'microblaze_top_system_ila_0_1' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_system_ila_0_1_stub.vhdl:5' bound to instance 'system_ila_0' of component 'microblaze_top_system_ila_0_1' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:6438]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_system_ila_0_1' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_system_ila_0_1_stub.vhdl:69]
INFO: [Synth 8-3491] module 'microblaze_top_vio_0_0' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_vio_0_0_stub.vhdl:5' bound to instance 'vio_0' of component 'microblaze_top_vio_0_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:6499]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_vio_0_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_vio_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'microblaze_top_write_s2mm_0_0' declared at 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_write_s2mm_0_0_stub.vhdl:5' bound to instance 'write_s2mm_0' of component 'microblaze_top_write_s2mm_0_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:6504]
INFO: [Synth 8-638] synthesizing module 'microblaze_top_write_s2mm_0_0' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/.Xil/Vivado-15404-ws-lenovo224/realtime/microblaze_top_write_s2mm_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'microblaze_top_xlconstant_0_1' declared at 'c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_xlconstant_0_1/synth/microblaze_top_xlconstant_0_1.v:57' bound to instance 'xlconstant_0' of component 'microblaze_top_xlconstant_0_1' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:6515]
INFO: [Synth 8-6157] synthesizing module 'microblaze_top_xlconstant_0_1' [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_xlconstant_0_1/synth/microblaze_top_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (18#1) [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_top_xlconstant_0_1' (19#1) [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_xlconstant_0_1/synth/microblaze_top_xlconstant_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'microblaze_top' (20#1) [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/synth/microblaze_top.vhd:3597]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'qspi_flash_io0_iobuf' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:424]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'qspi_flash_io1_iobuf' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:431]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'qspi_flash_io2_iobuf' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:438]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'qspi_flash_io3_iobuf' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:445]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Vitis/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'qspi_flash_ss_iobuf' of component 'IOBUF' [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:452]
INFO: [Synth 8-256] done synthesizing module 'microblaze_top_wrapper' (21#1) [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/hdl/microblaze_top_wrapper.vhd:57]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_1S9JCPM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1S9JCPM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1S9JCPM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1S9JCPM has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_109J2AP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_109J2AP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_109J2AP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_109J2AP has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_W7C3CM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_W7C3CM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_W7C3CM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_W7C3CM has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_1W1C8NL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_1W1C8NL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_1W1C8NL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_1W1C8NL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_651B88 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_651B88 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_651B88 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_651B88 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_15WIGQN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_15WIGQN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_15WIGQN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_15WIGQN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1LGQ1W7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1LGQ1W7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1LGQ1W7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1LGQ1W7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_LPJSQ8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_LPJSQ8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_LPJSQ8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_LPJSQ8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_ZA2FRB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_ZA2FRB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_ZA2FRB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_ZA2FRB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1YH97J4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1YH97J4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1YH97J4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1YH97J4 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1A3ADL4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1A3ADL4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1A3ADL4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1A3ADL4 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_AVS12N has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_AVS12N has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_AVS12N has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_AVS12N has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1457.094 ; gain = 318.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1463.926 ; gain = 325.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1463.926 ; gain = 325.207
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1475.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_microblaze_0_1/microblaze_top_microblaze_0_1/microblaze_top_microblaze_0_1_in_context.xdc] for cell 'microblaze_top_i/microblaze_0'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_microblaze_0_1/microblaze_top_microblaze_0_1/microblaze_top_microblaze_0_1_in_context.xdc] for cell 'microblaze_top_i/microblaze_0'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_microblaze_0_axi_intc_0/microblaze_top_microblaze_0_axi_intc_0/microblaze_top_microblaze_0_axi_intc_0_in_context.xdc] for cell 'microblaze_top_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_microblaze_0_axi_intc_0/microblaze_top_microblaze_0_axi_intc_0/microblaze_top_microblaze_0_axi_intc_0_in_context.xdc] for cell 'microblaze_top_i/microblaze_0_axi_intc'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mdm_1_0/microblaze_top_mdm_1_0/microblaze_top_mdm_1_0_in_context.xdc] for cell 'microblaze_top_i/mdm_1'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mdm_1_0/microblaze_top_mdm_1_0/microblaze_top_mdm_1_0_in_context.xdc] for cell 'microblaze_top_i/mdm_1'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc] for cell 'microblaze_top_i/mig_7series_0'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc] for cell 'microblaze_top_i/mig_7series_0'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_clk_wiz_0_1/microblaze_top_clk_wiz_0_1/microblaze_top_clk_wiz_0_1_in_context.xdc] for cell 'microblaze_top_i/clk_wiz_0'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_clk_wiz_0_1/microblaze_top_clk_wiz_0_1/microblaze_top_clk_wiz_0_1_in_context.xdc] for cell 'microblaze_top_i/clk_wiz_0'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_ethernetlite_0_1/microblaze_top_axi_ethernetlite_0_1/microblaze_top_axi_ethernetlite_0_1_in_context.xdc] for cell 'microblaze_top_i/axi_ethernetlite_0'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_ethernetlite_0_1/microblaze_top_axi_ethernetlite_0_1/microblaze_top_axi_ethernetlite_0_1_in_context.xdc] for cell 'microblaze_top_i/axi_ethernetlite_0'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_uartlite_0_1/microblaze_top_axi_uartlite_0_1/microblaze_top_axi_uartlite_0_1_in_context.xdc] for cell 'microblaze_top_i/axi_uartlite_0'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_uartlite_0_1/microblaze_top_axi_uartlite_0_1/microblaze_top_axi_uartlite_0_1_in_context.xdc] for cell 'microblaze_top_i/axi_uartlite_0'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_timer_0_0/microblaze_top_axi_timer_0_0/microblaze_top_axi_timer_0_0_in_context.xdc] for cell 'microblaze_top_i/axi_timer_0'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_timer_0_0/microblaze_top_axi_timer_0_0/microblaze_top_axi_timer_0_0_in_context.xdc] for cell 'microblaze_top_i/axi_timer_0'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mii_to_rmii_0_1/microblaze_top_mii_to_rmii_0_1/microblaze_top_mii_to_rmii_0_1_in_context.xdc] for cell 'microblaze_top_i/mii_to_rmii_0'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mii_to_rmii_0_1/microblaze_top_mii_to_rmii_0_1/microblaze_top_mii_to_rmii_0_1_in_context.xdc] for cell 'microblaze_top_i/mii_to_rmii_0'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_rst_clk_wiz_0_100M_0/microblaze_top_rst_clk_wiz_0_100M_0/microblaze_top_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'microblaze_top_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_rst_clk_wiz_0_100M_0/microblaze_top_rst_clk_wiz_0_100M_0/microblaze_top_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'microblaze_top_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_smc_0/microblaze_top_axi_smc_0/microblaze_top_axi_smc_0_in_context.xdc] for cell 'microblaze_top_i/axi_smc'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_smc_0/microblaze_top_axi_smc_0/microblaze_top_axi_smc_0_in_context.xdc] for cell 'microblaze_top_i/axi_smc'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_rst_mig_7series_0_81M_0/microblaze_top_rst_mig_7series_0_81M_0/microblaze_top_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'microblaze_top_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_rst_mig_7series_0_81M_0/microblaze_top_rst_mig_7series_0_81M_0/microblaze_top_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'microblaze_top_i/rst_mig_7series_0_81M'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_quad_spi_0_0/microblaze_top_axi_quad_spi_0_0/microblaze_top_axi_quad_spi_0_0_in_context.xdc] for cell 'microblaze_top_i/axi_quad_spi_0'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_quad_spi_0_0/microblaze_top_axi_quad_spi_0_0/microblaze_top_axi_quad_spi_0_0_in_context.xdc] for cell 'microblaze_top_i/axi_quad_spi_0'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_dlmb_v10_0/microblaze_top_dlmb_v10_0/microblaze_top_ilmb_v10_0_in_context.xdc] for cell 'microblaze_top_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_dlmb_v10_0/microblaze_top_dlmb_v10_0/microblaze_top_ilmb_v10_0_in_context.xdc] for cell 'microblaze_top_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_ilmb_v10_0/microblaze_top_ilmb_v10_0/microblaze_top_ilmb_v10_0_in_context.xdc] for cell 'microblaze_top_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_ilmb_v10_0/microblaze_top_ilmb_v10_0/microblaze_top_ilmb_v10_0_in_context.xdc] for cell 'microblaze_top_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_dlmb_bram_if_cntlr_0/microblaze_top_dlmb_bram_if_cntlr_0/microblaze_top_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'microblaze_top_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_dlmb_bram_if_cntlr_0/microblaze_top_dlmb_bram_if_cntlr_0/microblaze_top_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'microblaze_top_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_ilmb_bram_if_cntlr_0/microblaze_top_ilmb_bram_if_cntlr_0/microblaze_top_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'microblaze_top_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_ilmb_bram_if_cntlr_0/microblaze_top_ilmb_bram_if_cntlr_0/microblaze_top_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'microblaze_top_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_lmb_bram_0/microblaze_top_lmb_bram_0/microblaze_top_lmb_bram_0_in_context.xdc] for cell 'microblaze_top_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_lmb_bram_0/microblaze_top_lmb_bram_0/microblaze_top_lmb_bram_0_in_context.xdc] for cell 'microblaze_top_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0_in_context.xdc] for cell 'microblaze_top_i/axi_sd_0'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0_in_context.xdc] for cell 'microblaze_top_i/axi_sd_0'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_fifo_mm_s_0_0/microblaze_top_axi_fifo_mm_s_0_0/microblaze_top_axi_fifo_mm_s_0_0_in_context.xdc] for cell 'microblaze_top_i/axi_fifo_mm_s_0'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_fifo_mm_s_0_0/microblaze_top_axi_fifo_mm_s_0_0/microblaze_top_axi_fifo_mm_s_0_0_in_context.xdc] for cell 'microblaze_top_i/axi_fifo_mm_s_0'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_fifo_mm_s_1_0/microblaze_top_axi_fifo_mm_s_1_0/microblaze_top_axi_fifo_mm_s_1_0_in_context.xdc] for cell 'microblaze_top_i/axi_fifo_mm_s_1'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_fifo_mm_s_1_0/microblaze_top_axi_fifo_mm_s_1_0/microblaze_top_axi_fifo_mm_s_1_0_in_context.xdc] for cell 'microblaze_top_i/axi_fifo_mm_s_1'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_xbar_0/microblaze_top_xbar_0/microblaze_top_xbar_0_in_context.xdc] for cell 'microblaze_top_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_xbar_0/microblaze_top_xbar_0/microblaze_top_xbar_0_in_context.xdc] for cell 'microblaze_top_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_gpio_0_1/microblaze_top_axi_gpio_0_1/microblaze_top_axi_gpio_0_1_in_context.xdc] for cell 'microblaze_top_i/axi_gpio_0'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_gpio_0_1/microblaze_top_axi_gpio_0_1/microblaze_top_axi_gpio_0_1_in_context.xdc] for cell 'microblaze_top_i/axi_gpio_0'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_dma_0_0/microblaze_top_axi_dma_0_0/microblaze_top_axi_dma_0_0_in_context.xdc] for cell 'microblaze_top_i/axi_dma_0'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_dma_0_0/microblaze_top_axi_dma_0_0/microblaze_top_axi_dma_0_0_in_context.xdc] for cell 'microblaze_top_i/axi_dma_0'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_write_s2mm_0_0/microblaze_top_write_s2mm_0_0/microblaze_top_write_s2mm_0_0_in_context.xdc] for cell 'microblaze_top_i/write_s2mm_0'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_write_s2mm_0_0/microblaze_top_write_s2mm_0_0/microblaze_top_write_s2mm_0_0_in_context.xdc] for cell 'microblaze_top_i/write_s2mm_0'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_system_ila_0_1/microblaze_top_system_ila_0_1/microblaze_top_system_ila_0_1_in_context.xdc] for cell 'microblaze_top_i/system_ila_0'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_system_ila_0_1/microblaze_top_system_ila_0_1/microblaze_top_system_ila_0_1_in_context.xdc] for cell 'microblaze_top_i/system_ila_0'
Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_vio_0_0/microblaze_top_vio_0_0/microblaze_top_vio_0_0_in_context.xdc] for cell 'microblaze_top_i/vio_0'
Finished Parsing XDC File [c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_vio_0_0/microblaze_top_vio_0_0/microblaze_top_vio_0_0_in_context.xdc] for cell 'microblaze_top_i/vio_0'
Parsing XDC File [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/constrs_1/new/eth.xdc]
Finished Parsing XDC File [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/constrs_1/new/eth.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/constrs_1/new/eth.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/microblaze_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/microblaze_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1526.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 22 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1526.570 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'microblaze_top_i/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'microblaze_top_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1527.574 ; gain = 388.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1527.574 ; gain = 388.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[10]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[10]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[11]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[11]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[12]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[12]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[1]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[1]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[2]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[2]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[3]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[3]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[4]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[4]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[5]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[5]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[6]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[6]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[7]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[7]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[8]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[8]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[9]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[9]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[1]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[1]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[2]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[2]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cas_n. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cas_n. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_n[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ck_n[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_p[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ck_p[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cke[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cke[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cs_n[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cs_n[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dm[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dm[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dm[1]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dm[1]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[10]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[10]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[11]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[11]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[12]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[12]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[13]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[13]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[14]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[14]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[15]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[15]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[1]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[1]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[2]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[2]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[3]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[3]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[4]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[4]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[5]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[5]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[6]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[6]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[7]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[7]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[8]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[8]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[9]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[9]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[1]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[1]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[1]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[1]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_odt[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_odt[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ras_n. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ras_n. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_we_n. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_we_n. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1/microblaze_top_mig_7series_0_1_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_clk_wiz_0_1/microblaze_top_clk_wiz_0_1/microblaze_top_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_clk_wiz_0_1/microblaze_top_clk_wiz_0_1/microblaze_top_clk_wiz_0_1_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for cmd_io. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for cmd_io. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for dat_io[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dat_io[0]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for dat_io[1]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dat_io[1]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for dat_io[2]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dat_io[2]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for dat_io[3]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dat_io[3]. (constraint file  c:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0_in_context.xdc, line 10).
Applied set_property DONT_TOUCH = true for microblaze_top_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/axi_ethernetlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/mii_to_rmii_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/rst_mig_7series_0_81M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/axi_sd_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/axi_fifo_mm_s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/axi_fifo_mm_s_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/write_s2mm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_top_i/vio_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1527.574 ; gain = 388.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1527.574 ; gain = 388.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M07_ACLK
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M07_ARESETN
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M08_ACLK
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M08_ARESETN
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M09_ACLK
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M09_ARESETN
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M10_ACLK
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port M10_ARESETN
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design microblaze_top_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1527.574 ; gain = 388.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1527.574 ; gain = 388.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1527.574 ; gain = 388.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1527.574 ; gain = 388.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1530.344 ; gain = 391.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1530.344 ; gain = 391.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1530.344 ; gain = 391.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1530.344 ; gain = 391.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1530.344 ; gain = 391.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1530.344 ; gain = 391.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------+----------+
|      |BlackBox name                          |Instances |
+------+---------------------------------------+----------+
|1     |microblaze_top_xbar_0                  |         1|
|2     |microblaze_top_axi_dma_0_0             |         1|
|3     |microblaze_top_axi_ethernetlite_0_1    |         1|
|4     |microblaze_top_axi_fifo_mm_s_0_0       |         1|
|5     |microblaze_top_axi_fifo_mm_s_1_0       |         1|
|6     |microblaze_top_axi_gpio_0_1            |         1|
|7     |microblaze_top_axi_quad_spi_0_0        |         1|
|8     |microblaze_top_axi_sd_0_0              |         1|
|9     |microblaze_top_axi_smc_0               |         1|
|10    |microblaze_top_axi_timer_0_0           |         1|
|11    |microblaze_top_axi_uartlite_0_1        |         1|
|12    |microblaze_top_clk_wiz_0_1             |         1|
|13    |microblaze_top_mdm_1_0                 |         1|
|14    |microblaze_top_microblaze_0_1          |         1|
|15    |microblaze_top_microblaze_0_axi_intc_0 |         1|
|16    |microblaze_top_mig_7series_0_1         |         1|
|17    |microblaze_top_mii_to_rmii_0_1         |         1|
|18    |microblaze_top_rst_clk_wiz_0_100M_0    |         1|
|19    |microblaze_top_rst_mig_7series_0_81M_0 |         1|
|20    |microblaze_top_system_ila_0_1          |         1|
|21    |microblaze_top_vio_0_0                 |         1|
|22    |microblaze_top_write_s2mm_0_0          |         1|
|23    |microblaze_top_dlmb_bram_if_cntlr_0    |         1|
|24    |microblaze_top_dlmb_v10_0              |         1|
|25    |microblaze_top_ilmb_bram_if_cntlr_0    |         1|
|26    |microblaze_top_ilmb_v10_0              |         1|
|27    |microblaze_top_lmb_bram_0              |         1|
+------+---------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------------+------+
|      |Cell                                           |Count |
+------+-----------------------------------------------+------+
|1     |microblaze_top_axi_dma_0_0_bbox_0              |     1|
|2     |microblaze_top_axi_ethernetlite_0_1_bbox_1     |     1|
|3     |microblaze_top_axi_fifo_mm_s_0_0_bbox_2        |     1|
|4     |microblaze_top_axi_fifo_mm_s_1_0_bbox_3        |     1|
|5     |microblaze_top_axi_gpio_0_1_bbox_4             |     1|
|6     |microblaze_top_axi_quad_spi_0_0_bbox_5         |     1|
|7     |microblaze_top_axi_sd_0_0_bbox_6               |     1|
|8     |microblaze_top_axi_smc_0_bbox_7                |     1|
|9     |microblaze_top_axi_timer_0_0_bbox_8            |     1|
|10    |microblaze_top_axi_uartlite_0_1_bbox_9         |     1|
|11    |microblaze_top_clk_wiz_0_1_bbox_10             |     1|
|12    |microblaze_top_dlmb_bram_if_cntlr_0_bbox_15    |     1|
|13    |microblaze_top_dlmb_v10_0_bbox_16              |     1|
|14    |microblaze_top_ilmb_bram_if_cntlr_0_bbox_17    |     1|
|15    |microblaze_top_ilmb_v10_0_bbox_18              |     1|
|16    |microblaze_top_lmb_bram_0_bbox_19              |     1|
|17    |microblaze_top_mdm_1_0_bbox_11                 |     1|
|18    |microblaze_top_microblaze_0_1_bbox_12          |     1|
|19    |microblaze_top_microblaze_0_axi_intc_0_bbox_13 |     1|
|20    |microblaze_top_mig_7series_0_1_bbox_20         |     1|
|21    |microblaze_top_mii_to_rmii_0_1_bbox_21         |     1|
|22    |microblaze_top_rst_clk_wiz_0_100M_0_bbox_22    |     1|
|23    |microblaze_top_rst_mig_7series_0_81M_0_bbox_23 |     1|
|24    |microblaze_top_system_ila_0_1_bbox_24          |     1|
|25    |microblaze_top_vio_0_0_bbox_25                 |     1|
|26    |microblaze_top_write_s2mm_0_0_bbox_26          |     1|
|27    |microblaze_top_xbar_0_bbox_14                  |     1|
|28    |IBUF                                           |    12|
|29    |IOBUF                                          |    22|
|30    |OBUF                                           |     8|
+------+-----------------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------------------------+------+
|      |Instance                      |Module                                   |Cells |
+------+------------------------------+-----------------------------------------+------+
|1     |top                           |                                         |  3781|
|2     |  microblaze_top_i            |microblaze_top                           |  3739|
|3     |    microblaze_0_axi_periph   |microblaze_top_microblaze_0_axi_periph_0 |  1262|
|4     |    microblaze_0_xlconcat     |microblaze_top_microblaze_0_xlconcat_0   |     0|
|5     |    xlconstant_0              |microblaze_top_xlconstant_0_1            |     0|
|6     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_C0RGGV     |   496|
+------+------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1530.344 ; gain = 391.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1530.344 ; gain = 327.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1530.344 ; gain = 391.625
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1530.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1549.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 22 instances

INFO: [Common 17-83] Releasing license: Synthesis
138 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 1549.250 ; gain = 692.930
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1549.250 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/work/Xilinx_lab/DMA_btn_nex_prj_2/nexys_lin_true_sd19/nexys_lin.runs/synth_1/microblaze_top_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file microblaze_top_wrapper_utilization_synth.rpt -pb microblaze_top_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 20 14:47:48 2023...
