<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>mem_write_top_rfi_C</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.591</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <Loop1>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <PipelineII>12</PipelineII>
                <PipelineDepth>19</PipelineDepth>
                <InstanceList/>
            </Loop1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>8</BRAM_18K>
            <FF>3897</FF>
            <LUT>5669</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>mem_write_top_rfi_C</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>mem_write_top_rfi_C</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>mem_write_top_rfi_C</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>mem_write_top_rfi_C</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>raw_data_im_o_stream_TDATA</name>
            <Object>raw_data_im_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>raw_data_im_o_stream_TVALID</name>
            <Object>raw_data_im_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>raw_data_im_o_stream_TREADY</name>
            <Object>raw_data_im_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>raw_data_real_o_stream_TDATA</name>
            <Object>raw_data_real_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>raw_data_real_o_stream_TVALID</name>
            <Object>raw_data_real_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>raw_data_real_o_stream_TREADY</name>
            <Object>raw_data_real_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mad_R_o_stream_TDATA</name>
            <Object>mad_R_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mad_R_o_stream_TVALID</name>
            <Object>mad_R_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mad_R_o_stream_TREADY</name>
            <Object>mad_R_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>raw_data_real_1_o_stream_TDATA</name>
            <Object>raw_data_real_1_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>raw_data_real_1_o_stream_TVALID</name>
            <Object>raw_data_real_1_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>raw_data_real_1_o_stream_TREADY</name>
            <Object>raw_data_real_1_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>std_R_o_stream_TDATA</name>
            <Object>std_R_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>std_R_o_stream_TVALID</name>
            <Object>std_R_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>std_R_o_stream_TREADY</name>
            <Object>std_R_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>raw_data_im_1_o_stream_TDATA</name>
            <Object>raw_data_im_1_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>raw_data_im_1_o_stream_TVALID</name>
            <Object>raw_data_im_1_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>raw_data_im_1_o_stream_TREADY</name>
            <Object>raw_data_im_1_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mad_I_o_stream_TDATA</name>
            <Object>mad_I_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mad_I_o_stream_TVALID</name>
            <Object>mad_I_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mad_I_o_stream_TREADY</name>
            <Object>mad_I_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>std_I_o_stream_TDATA</name>
            <Object>std_I_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>std_I_o_stream_TVALID</name>
            <Object>std_I_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>std_I_o_stream_TREADY</name>
            <Object>std_I_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filtered_im_0_o_stream_TDATA</name>
            <Object>filtered_im_0_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filtered_im_0_o_stream_TVALID</name>
            <Object>filtered_im_0_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filtered_im_0_o_stream_TREADY</name>
            <Object>filtered_im_0_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filtered_real_0_o_stream_TDATA</name>
            <Object>filtered_real_0_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filtered_real_0_o_stream_TVALID</name>
            <Object>filtered_real_0_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filtered_real_0_o_stream_TREADY</name>
            <Object>filtered_real_0_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filtered_im_1_o_stream_TDATA</name>
            <Object>filtered_im_1_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filtered_im_1_o_stream_TVALID</name>
            <Object>filtered_im_1_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filtered_im_1_o_stream_TREADY</name>
            <Object>filtered_im_1_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filtered_real_1_o_stream_TDATA</name>
            <Object>filtered_real_1_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filtered_real_1_o_stream_TVALID</name>
            <Object>filtered_real_1_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filtered_real_1_o_stream_TREADY</name>
            <Object>filtered_real_1_o_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>mem_write_top_rfi_C</ModuleName>
            <BindInstances>add_ln61_fu_762_p2 add_ln62_fu_777_p2 add_ln73_fu_801_p2 add_ln61_1_fu_867_p2 add_ln62_1_fu_882_p2 add_ln73_1_fu_906_p2 add_ln61_2_fu_972_p2 add_ln62_2_fu_987_p2 add_ln73_2_fu_1011_p2 add_ln61_3_fu_1077_p2 add_ln62_3_fu_1092_p2 add_ln73_3_fu_1116_p2 add_ln61_4_fu_1182_p2 add_ln62_4_fu_1197_p2 add_ln73_4_fu_1221_p2 add_ln61_5_fu_1287_p2 add_ln62_5_fu_1302_p2 add_ln73_5_fu_1326_p2 add_ln61_6_fu_1392_p2 add_ln62_6_fu_1407_p2 add_ln73_6_fu_1431_p2 add_ln61_7_fu_1497_p2 add_ln62_7_fu_1512_p2 add_ln73_7_fu_1536_p2 add_ln61_8_fu_1602_p2 add_ln62_8_fu_1617_p2 add_ln73_8_fu_1641_p2 add_ln61_9_fu_1707_p2 add_ln62_9_fu_1722_p2 add_ln73_9_fu_1746_p2 add_ln61_10_fu_1812_p2 add_ln62_10_fu_1827_p2 add_ln73_10_fu_1851_p2 add_ln61_11_fu_1907_p2 add_ln62_11_fu_1922_p2 add_ln73_11_fu_1946_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>mem_write_top_rfi_C</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.591</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>12</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>3897</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>5671</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_762_p2" SOURCE="mem_write_top_rfi_C.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_777_p2" SOURCE="mem_write_top_rfi_C.cpp:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_801_p2" SOURCE="mem_write_top_rfi_C.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_867_p2" SOURCE="mem_write_top_rfi_C.cpp:61" URAM="0" VARIABLE="add_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_1_fu_882_p2" SOURCE="mem_write_top_rfi_C.cpp:62" URAM="0" VARIABLE="add_ln62_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_1_fu_906_p2" SOURCE="mem_write_top_rfi_C.cpp:73" URAM="0" VARIABLE="add_ln73_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_2_fu_972_p2" SOURCE="mem_write_top_rfi_C.cpp:61" URAM="0" VARIABLE="add_ln61_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_2_fu_987_p2" SOURCE="mem_write_top_rfi_C.cpp:62" URAM="0" VARIABLE="add_ln62_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_2_fu_1011_p2" SOURCE="mem_write_top_rfi_C.cpp:73" URAM="0" VARIABLE="add_ln73_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_3_fu_1077_p2" SOURCE="mem_write_top_rfi_C.cpp:61" URAM="0" VARIABLE="add_ln61_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_3_fu_1092_p2" SOURCE="mem_write_top_rfi_C.cpp:62" URAM="0" VARIABLE="add_ln62_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_3_fu_1116_p2" SOURCE="mem_write_top_rfi_C.cpp:73" URAM="0" VARIABLE="add_ln73_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_4_fu_1182_p2" SOURCE="mem_write_top_rfi_C.cpp:61" URAM="0" VARIABLE="add_ln61_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_4_fu_1197_p2" SOURCE="mem_write_top_rfi_C.cpp:62" URAM="0" VARIABLE="add_ln62_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_4_fu_1221_p2" SOURCE="mem_write_top_rfi_C.cpp:73" URAM="0" VARIABLE="add_ln73_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_5_fu_1287_p2" SOURCE="mem_write_top_rfi_C.cpp:61" URAM="0" VARIABLE="add_ln61_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_5_fu_1302_p2" SOURCE="mem_write_top_rfi_C.cpp:62" URAM="0" VARIABLE="add_ln62_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_5_fu_1326_p2" SOURCE="mem_write_top_rfi_C.cpp:73" URAM="0" VARIABLE="add_ln73_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_6_fu_1392_p2" SOURCE="mem_write_top_rfi_C.cpp:61" URAM="0" VARIABLE="add_ln61_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_6_fu_1407_p2" SOURCE="mem_write_top_rfi_C.cpp:62" URAM="0" VARIABLE="add_ln62_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_6_fu_1431_p2" SOURCE="mem_write_top_rfi_C.cpp:73" URAM="0" VARIABLE="add_ln73_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_7_fu_1497_p2" SOURCE="mem_write_top_rfi_C.cpp:61" URAM="0" VARIABLE="add_ln61_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_7_fu_1512_p2" SOURCE="mem_write_top_rfi_C.cpp:62" URAM="0" VARIABLE="add_ln62_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_7_fu_1536_p2" SOURCE="mem_write_top_rfi_C.cpp:73" URAM="0" VARIABLE="add_ln73_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_8_fu_1602_p2" SOURCE="mem_write_top_rfi_C.cpp:61" URAM="0" VARIABLE="add_ln61_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_8_fu_1617_p2" SOURCE="mem_write_top_rfi_C.cpp:62" URAM="0" VARIABLE="add_ln62_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_8_fu_1641_p2" SOURCE="mem_write_top_rfi_C.cpp:73" URAM="0" VARIABLE="add_ln73_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_9_fu_1707_p2" SOURCE="mem_write_top_rfi_C.cpp:61" URAM="0" VARIABLE="add_ln61_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_9_fu_1722_p2" SOURCE="mem_write_top_rfi_C.cpp:62" URAM="0" VARIABLE="add_ln62_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_9_fu_1746_p2" SOURCE="mem_write_top_rfi_C.cpp:73" URAM="0" VARIABLE="add_ln73_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_10_fu_1812_p2" SOURCE="mem_write_top_rfi_C.cpp:61" URAM="0" VARIABLE="add_ln61_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_10_fu_1827_p2" SOURCE="mem_write_top_rfi_C.cpp:62" URAM="0" VARIABLE="add_ln62_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_10_fu_1851_p2" SOURCE="mem_write_top_rfi_C.cpp:73" URAM="0" VARIABLE="add_ln73_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_11_fu_1907_p2" SOURCE="mem_write_top_rfi_C.cpp:61" URAM="0" VARIABLE="add_ln61_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_11_fu_1922_p2" SOURCE="mem_write_top_rfi_C.cpp:62" URAM="0" VARIABLE="add_ln62_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_11_fu_1946_p2" SOURCE="mem_write_top_rfi_C.cpp:73" URAM="0" VARIABLE="add_ln73_11"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="raw_data_im_o_mem" index="0" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="raw_data_im_o_mem_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="raw_data_im_o_mem_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="raw_data_im_o_stream" index="1" direction="in" srcType="stream&lt;double, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="raw_data_im_o_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="raw_data_real_o_mem" index="2" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="raw_data_real_o_mem_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="raw_data_real_o_mem_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="raw_data_real_o_stream" index="3" direction="in" srcType="stream&lt;double, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="raw_data_real_o_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mad_R_o_mem" index="4" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="mad_R_o_mem_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="mad_R_o_mem_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mad_R_o_stream" index="5" direction="in" srcType="stream&lt;double, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="mad_R_o_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="raw_data_real_1_o_mem" index="6" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="raw_data_real_1_o_mem_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="raw_data_real_1_o_mem_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="raw_data_real_1_o_stream" index="7" direction="in" srcType="stream&lt;double, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="raw_data_real_1_o_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="std_R_o_mem" index="8" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="std_R_o_mem_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="std_R_o_mem_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="std_R_o_stream" index="9" direction="in" srcType="stream&lt;double, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="std_R_o_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="raw_data_im_1_o_mem" index="10" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="raw_data_im_1_o_mem_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="raw_data_im_1_o_mem_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="raw_data_im_1_o_stream" index="11" direction="in" srcType="stream&lt;double, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="raw_data_im_1_o_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mad_I_o_mem" index="12" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="mad_I_o_mem_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="mad_I_o_mem_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mad_I_o_stream" index="13" direction="in" srcType="stream&lt;double, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="mad_I_o_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="std_I_o_mem" index="14" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="std_I_o_mem_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="std_I_o_mem_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="std_I_o_stream" index="15" direction="in" srcType="stream&lt;double, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="std_I_o_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="filtered_im_0_o_mem" index="16" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="filtered_im_0_o_mem_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="filtered_im_0_o_mem_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="filtered_im_0_o_stream" index="17" direction="in" srcType="stream&lt;double, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="filtered_im_0_o_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="filtered_real_0_o_mem" index="18" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="filtered_real_0_o_mem_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="filtered_real_0_o_mem_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="filtered_real_0_o_stream" index="19" direction="in" srcType="stream&lt;double, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="filtered_real_0_o_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="filtered_im_1_o_mem" index="20" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="filtered_im_1_o_mem_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="filtered_im_1_o_mem_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="filtered_im_1_o_stream" index="21" direction="in" srcType="stream&lt;double, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="filtered_im_1_o_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="filtered_real_1_o_mem" index="22" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="filtered_real_1_o_mem_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="filtered_real_1_o_mem_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="filtered_real_1_o_stream" index="23" direction="in" srcType="stream&lt;double, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="filtered_real_1_o_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_EN" access="RW" description="Enable Channel 2 (ap_local_deadlock) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_ST" access="RTOW" description="Channel 2 (ap_local_deadlock) Interrupt Status. 0 = No Channel 2 input interrupt, 1 = Channel 2 input interrup"/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="raw_data_im_o_mem_1" access="W" description="Data signal of raw_data_im_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="raw_data_im_o_mem" access="W" description="Bit 31 to 0 of raw_data_im_o_mem"/>
                    </fields>
                </register>
                <register offset="0x14" name="raw_data_im_o_mem_2" access="W" description="Data signal of raw_data_im_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="raw_data_im_o_mem" access="W" description="Bit 63 to 32 of raw_data_im_o_mem"/>
                    </fields>
                </register>
                <register offset="0x1c" name="raw_data_real_o_mem_1" access="W" description="Data signal of raw_data_real_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="raw_data_real_o_mem" access="W" description="Bit 31 to 0 of raw_data_real_o_mem"/>
                    </fields>
                </register>
                <register offset="0x20" name="raw_data_real_o_mem_2" access="W" description="Data signal of raw_data_real_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="raw_data_real_o_mem" access="W" description="Bit 63 to 32 of raw_data_real_o_mem"/>
                    </fields>
                </register>
                <register offset="0x28" name="mad_R_o_mem_1" access="W" description="Data signal of mad_R_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="mad_R_o_mem" access="W" description="Bit 31 to 0 of mad_R_o_mem"/>
                    </fields>
                </register>
                <register offset="0x2c" name="mad_R_o_mem_2" access="W" description="Data signal of mad_R_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="mad_R_o_mem" access="W" description="Bit 63 to 32 of mad_R_o_mem"/>
                    </fields>
                </register>
                <register offset="0x34" name="raw_data_real_1_o_mem_1" access="W" description="Data signal of raw_data_real_1_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="raw_data_real_1_o_mem" access="W" description="Bit 31 to 0 of raw_data_real_1_o_mem"/>
                    </fields>
                </register>
                <register offset="0x38" name="raw_data_real_1_o_mem_2" access="W" description="Data signal of raw_data_real_1_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="raw_data_real_1_o_mem" access="W" description="Bit 63 to 32 of raw_data_real_1_o_mem"/>
                    </fields>
                </register>
                <register offset="0x40" name="std_R_o_mem_1" access="W" description="Data signal of std_R_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="std_R_o_mem" access="W" description="Bit 31 to 0 of std_R_o_mem"/>
                    </fields>
                </register>
                <register offset="0x44" name="std_R_o_mem_2" access="W" description="Data signal of std_R_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="std_R_o_mem" access="W" description="Bit 63 to 32 of std_R_o_mem"/>
                    </fields>
                </register>
                <register offset="0x4c" name="raw_data_im_1_o_mem_1" access="W" description="Data signal of raw_data_im_1_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="raw_data_im_1_o_mem" access="W" description="Bit 31 to 0 of raw_data_im_1_o_mem"/>
                    </fields>
                </register>
                <register offset="0x50" name="raw_data_im_1_o_mem_2" access="W" description="Data signal of raw_data_im_1_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="raw_data_im_1_o_mem" access="W" description="Bit 63 to 32 of raw_data_im_1_o_mem"/>
                    </fields>
                </register>
                <register offset="0x58" name="mad_I_o_mem_1" access="W" description="Data signal of mad_I_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="mad_I_o_mem" access="W" description="Bit 31 to 0 of mad_I_o_mem"/>
                    </fields>
                </register>
                <register offset="0x5c" name="mad_I_o_mem_2" access="W" description="Data signal of mad_I_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="mad_I_o_mem" access="W" description="Bit 63 to 32 of mad_I_o_mem"/>
                    </fields>
                </register>
                <register offset="0x64" name="std_I_o_mem_1" access="W" description="Data signal of std_I_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="std_I_o_mem" access="W" description="Bit 31 to 0 of std_I_o_mem"/>
                    </fields>
                </register>
                <register offset="0x68" name="std_I_o_mem_2" access="W" description="Data signal of std_I_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="std_I_o_mem" access="W" description="Bit 63 to 32 of std_I_o_mem"/>
                    </fields>
                </register>
                <register offset="0x70" name="filtered_im_0_o_mem_1" access="W" description="Data signal of filtered_im_0_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="filtered_im_0_o_mem" access="W" description="Bit 31 to 0 of filtered_im_0_o_mem"/>
                    </fields>
                </register>
                <register offset="0x74" name="filtered_im_0_o_mem_2" access="W" description="Data signal of filtered_im_0_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="filtered_im_0_o_mem" access="W" description="Bit 63 to 32 of filtered_im_0_o_mem"/>
                    </fields>
                </register>
                <register offset="0x7c" name="filtered_real_0_o_mem_1" access="W" description="Data signal of filtered_real_0_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="filtered_real_0_o_mem" access="W" description="Bit 31 to 0 of filtered_real_0_o_mem"/>
                    </fields>
                </register>
                <register offset="0x80" name="filtered_real_0_o_mem_2" access="W" description="Data signal of filtered_real_0_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="filtered_real_0_o_mem" access="W" description="Bit 63 to 32 of filtered_real_0_o_mem"/>
                    </fields>
                </register>
                <register offset="0x88" name="filtered_im_1_o_mem_1" access="W" description="Data signal of filtered_im_1_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="filtered_im_1_o_mem" access="W" description="Bit 31 to 0 of filtered_im_1_o_mem"/>
                    </fields>
                </register>
                <register offset="0x8c" name="filtered_im_1_o_mem_2" access="W" description="Data signal of filtered_im_1_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="filtered_im_1_o_mem" access="W" description="Bit 63 to 32 of filtered_im_1_o_mem"/>
                    </fields>
                </register>
                <register offset="0x94" name="filtered_real_1_o_mem_1" access="W" description="Data signal of filtered_real_1_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="filtered_real_1_o_mem" access="W" description="Bit 31 to 0 of filtered_real_1_o_mem"/>
                    </fields>
                </register>
                <register offset="0x98" name="filtered_real_1_o_mem_2" access="W" description="Data signal of filtered_real_1_o_mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="filtered_real_1_o_mem" access="W" description="Bit 63 to 32 of filtered_real_1_o_mem"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="raw_data_im_o_mem"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="raw_data_real_o_mem"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="mad_R_o_mem"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="raw_data_real_1_o_mem"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="std_R_o_mem"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="raw_data_im_1_o_mem"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="mad_I_o_mem"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="std_I_o_mem"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="filtered_im_0_o_mem"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="filtered_real_0_o_mem"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="filtered_im_1_o_mem"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="148" argName="filtered_real_1_o_mem"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem:raw_data_im_o_stream:raw_data_real_o_stream:mad_R_o_stream:raw_data_real_1_o_stream:std_R_o_stream:raw_data_im_1_o_stream:mad_I_o_stream:std_I_o_stream:filtered_im_0_o_stream:filtered_real_0_o_stream:filtered_im_1_o_stream:filtered_real_1_o_stream</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="raw_data_im_o_mem"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="raw_data_im_o_mem"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="raw_data_real_o_mem"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="raw_data_real_o_mem"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="mad_R_o_mem"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="mad_R_o_mem"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="raw_data_real_1_o_mem"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="raw_data_real_1_o_mem"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="std_R_o_mem"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="std_R_o_mem"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="raw_data_im_1_o_mem"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="raw_data_im_1_o_mem"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="mad_I_o_mem"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="mad_I_o_mem"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="std_I_o_mem"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="std_I_o_mem"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="filtered_im_0_o_mem"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="filtered_im_0_o_mem"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="filtered_real_0_o_mem"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="filtered_real_0_o_mem"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="filtered_im_1_o_mem"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="filtered_im_1_o_mem"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="filtered_real_1_o_mem"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="filtered_real_1_o_mem"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="raw_data_im_o_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="64" portPrefix="raw_data_im_o_stream_">
            <ports>
                <port>raw_data_im_o_stream_TDATA</port>
                <port>raw_data_im_o_stream_TREADY</port>
                <port>raw_data_im_o_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="raw_data_im_o_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="raw_data_real_o_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="64" portPrefix="raw_data_real_o_stream_">
            <ports>
                <port>raw_data_real_o_stream_TDATA</port>
                <port>raw_data_real_o_stream_TREADY</port>
                <port>raw_data_real_o_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="raw_data_real_o_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mad_R_o_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="64" portPrefix="mad_R_o_stream_">
            <ports>
                <port>mad_R_o_stream_TDATA</port>
                <port>mad_R_o_stream_TREADY</port>
                <port>mad_R_o_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="mad_R_o_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="raw_data_real_1_o_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="64" portPrefix="raw_data_real_1_o_stream_">
            <ports>
                <port>raw_data_real_1_o_stream_TDATA</port>
                <port>raw_data_real_1_o_stream_TREADY</port>
                <port>raw_data_real_1_o_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="raw_data_real_1_o_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="std_R_o_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="64" portPrefix="std_R_o_stream_">
            <ports>
                <port>std_R_o_stream_TDATA</port>
                <port>std_R_o_stream_TREADY</port>
                <port>std_R_o_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="std_R_o_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="raw_data_im_1_o_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="64" portPrefix="raw_data_im_1_o_stream_">
            <ports>
                <port>raw_data_im_1_o_stream_TDATA</port>
                <port>raw_data_im_1_o_stream_TREADY</port>
                <port>raw_data_im_1_o_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="raw_data_im_1_o_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mad_I_o_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="64" portPrefix="mad_I_o_stream_">
            <ports>
                <port>mad_I_o_stream_TDATA</port>
                <port>mad_I_o_stream_TREADY</port>
                <port>mad_I_o_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="mad_I_o_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="std_I_o_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="64" portPrefix="std_I_o_stream_">
            <ports>
                <port>std_I_o_stream_TDATA</port>
                <port>std_I_o_stream_TREADY</port>
                <port>std_I_o_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="std_I_o_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="filtered_im_0_o_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="64" portPrefix="filtered_im_0_o_stream_">
            <ports>
                <port>filtered_im_0_o_stream_TDATA</port>
                <port>filtered_im_0_o_stream_TREADY</port>
                <port>filtered_im_0_o_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="filtered_im_0_o_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="filtered_real_0_o_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="64" portPrefix="filtered_real_0_o_stream_">
            <ports>
                <port>filtered_real_0_o_stream_TDATA</port>
                <port>filtered_real_0_o_stream_TREADY</port>
                <port>filtered_real_0_o_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="filtered_real_0_o_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="filtered_im_1_o_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="64" portPrefix="filtered_im_1_o_stream_">
            <ports>
                <port>filtered_im_1_o_stream_TDATA</port>
                <port>filtered_im_1_o_stream_TREADY</port>
                <port>filtered_im_1_o_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="filtered_im_1_o_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="filtered_real_1_o_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="64" portPrefix="filtered_real_1_o_stream_">
            <ports>
                <port>filtered_real_1_o_stream_TDATA</port>
                <port>filtered_real_1_o_stream_TREADY</port>
                <port>filtered_real_1_o_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="filtered_real_1_o_stream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">64 -&gt; 64, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=8</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST</column>
                    <column name="s_axi_control">raw_data_im_o_mem_1, 0x10, 32, W, Data signal of raw_data_im_o_mem, </column>
                    <column name="s_axi_control">raw_data_im_o_mem_2, 0x14, 32, W, Data signal of raw_data_im_o_mem, </column>
                    <column name="s_axi_control">raw_data_real_o_mem_1, 0x1c, 32, W, Data signal of raw_data_real_o_mem, </column>
                    <column name="s_axi_control">raw_data_real_o_mem_2, 0x20, 32, W, Data signal of raw_data_real_o_mem, </column>
                    <column name="s_axi_control">mad_R_o_mem_1, 0x28, 32, W, Data signal of mad_R_o_mem, </column>
                    <column name="s_axi_control">mad_R_o_mem_2, 0x2c, 32, W, Data signal of mad_R_o_mem, </column>
                    <column name="s_axi_control">raw_data_real_1_o_mem_1, 0x34, 32, W, Data signal of raw_data_real_1_o_mem, </column>
                    <column name="s_axi_control">raw_data_real_1_o_mem_2, 0x38, 32, W, Data signal of raw_data_real_1_o_mem, </column>
                    <column name="s_axi_control">std_R_o_mem_1, 0x40, 32, W, Data signal of std_R_o_mem, </column>
                    <column name="s_axi_control">std_R_o_mem_2, 0x44, 32, W, Data signal of std_R_o_mem, </column>
                    <column name="s_axi_control">raw_data_im_1_o_mem_1, 0x4c, 32, W, Data signal of raw_data_im_1_o_mem, </column>
                    <column name="s_axi_control">raw_data_im_1_o_mem_2, 0x50, 32, W, Data signal of raw_data_im_1_o_mem, </column>
                    <column name="s_axi_control">mad_I_o_mem_1, 0x58, 32, W, Data signal of mad_I_o_mem, </column>
                    <column name="s_axi_control">mad_I_o_mem_2, 0x5c, 32, W, Data signal of mad_I_o_mem, </column>
                    <column name="s_axi_control">std_I_o_mem_1, 0x64, 32, W, Data signal of std_I_o_mem, </column>
                    <column name="s_axi_control">std_I_o_mem_2, 0x68, 32, W, Data signal of std_I_o_mem, </column>
                    <column name="s_axi_control">filtered_im_0_o_mem_1, 0x70, 32, W, Data signal of filtered_im_0_o_mem, </column>
                    <column name="s_axi_control">filtered_im_0_o_mem_2, 0x74, 32, W, Data signal of filtered_im_0_o_mem, </column>
                    <column name="s_axi_control">filtered_real_0_o_mem_1, 0x7c, 32, W, Data signal of filtered_real_0_o_mem, </column>
                    <column name="s_axi_control">filtered_real_0_o_mem_2, 0x80, 32, W, Data signal of filtered_real_0_o_mem, </column>
                    <column name="s_axi_control">filtered_im_1_o_mem_1, 0x88, 32, W, Data signal of filtered_im_1_o_mem, </column>
                    <column name="s_axi_control">filtered_im_1_o_mem_2, 0x8c, 32, W, Data signal of filtered_im_1_o_mem, </column>
                    <column name="s_axi_control">filtered_real_1_o_mem_1, 0x94, 32, W, Data signal of filtered_real_1_o_mem, </column>
                    <column name="s_axi_control">filtered_real_1_o_mem_2, 0x98, 32, W, Data signal of filtered_real_1_o_mem, </column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="filtered_im_0_o_stream">both, 64, 1, 1</column>
                    <column name="filtered_im_1_o_stream">both, 64, 1, 1</column>
                    <column name="filtered_real_0_o_stream">both, 64, 1, 1</column>
                    <column name="filtered_real_1_o_stream">both, 64, 1, 1</column>
                    <column name="mad_I_o_stream">both, 64, 1, 1</column>
                    <column name="mad_R_o_stream">both, 64, 1, 1</column>
                    <column name="raw_data_im_1_o_stream">both, 64, 1, 1</column>
                    <column name="raw_data_im_o_stream">both, 64, 1, 1</column>
                    <column name="raw_data_real_1_o_stream">both, 64, 1, 1</column>
                    <column name="raw_data_real_o_stream">both, 64, 1, 1</column>
                    <column name="std_I_o_stream">both, 64, 1, 1</column>
                    <column name="std_R_o_stream">both, 64, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="raw_data_im_o_mem">out, double*</column>
                    <column name="raw_data_im_o_stream">in, stream&lt;double 0&gt;&amp;</column>
                    <column name="raw_data_real_o_mem">out, double*</column>
                    <column name="raw_data_real_o_stream">in, stream&lt;double 0&gt;&amp;</column>
                    <column name="mad_R_o_mem">out, double*</column>
                    <column name="mad_R_o_stream">in, stream&lt;double 0&gt;&amp;</column>
                    <column name="raw_data_real_1_o_mem">out, double*</column>
                    <column name="raw_data_real_1_o_stream">in, stream&lt;double 0&gt;&amp;</column>
                    <column name="std_R_o_mem">out, double*</column>
                    <column name="std_R_o_stream">in, stream&lt;double 0&gt;&amp;</column>
                    <column name="raw_data_im_1_o_mem">out, double*</column>
                    <column name="raw_data_im_1_o_stream">in, stream&lt;double 0&gt;&amp;</column>
                    <column name="mad_I_o_mem">out, double*</column>
                    <column name="mad_I_o_stream">in, stream&lt;double 0&gt;&amp;</column>
                    <column name="std_I_o_mem">out, double*</column>
                    <column name="std_I_o_stream">in, stream&lt;double 0&gt;&amp;</column>
                    <column name="filtered_im_0_o_mem">out, double*</column>
                    <column name="filtered_im_0_o_stream">in, stream&lt;double 0&gt;&amp;</column>
                    <column name="filtered_real_0_o_mem">out, double*</column>
                    <column name="filtered_real_0_o_stream">in, stream&lt;double 0&gt;&amp;</column>
                    <column name="filtered_im_1_o_mem">out, double*</column>
                    <column name="filtered_im_1_o_stream">in, stream&lt;double 0&gt;&amp;</column>
                    <column name="filtered_real_1_o_mem">out, double*</column>
                    <column name="filtered_real_1_o_stream">in, stream&lt;double 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="raw_data_im_o_mem">m_axi_gmem, interface, , </column>
                    <column name="raw_data_im_o_mem">s_axi_control, register, offset, name=raw_data_im_o_mem_1 offset=0x10 range=32</column>
                    <column name="raw_data_im_o_mem">s_axi_control, register, offset, name=raw_data_im_o_mem_2 offset=0x14 range=32</column>
                    <column name="raw_data_im_o_stream">raw_data_im_o_stream, interface, , </column>
                    <column name="raw_data_real_o_mem">m_axi_gmem, interface, , </column>
                    <column name="raw_data_real_o_mem">s_axi_control, register, offset, name=raw_data_real_o_mem_1 offset=0x1c range=32</column>
                    <column name="raw_data_real_o_mem">s_axi_control, register, offset, name=raw_data_real_o_mem_2 offset=0x20 range=32</column>
                    <column name="raw_data_real_o_stream">raw_data_real_o_stream, interface, , </column>
                    <column name="mad_R_o_mem">m_axi_gmem, interface, , </column>
                    <column name="mad_R_o_mem">s_axi_control, register, offset, name=mad_R_o_mem_1 offset=0x28 range=32</column>
                    <column name="mad_R_o_mem">s_axi_control, register, offset, name=mad_R_o_mem_2 offset=0x2c range=32</column>
                    <column name="mad_R_o_stream">mad_R_o_stream, interface, , </column>
                    <column name="raw_data_real_1_o_mem">m_axi_gmem, interface, , </column>
                    <column name="raw_data_real_1_o_mem">s_axi_control, register, offset, name=raw_data_real_1_o_mem_1 offset=0x34 range=32</column>
                    <column name="raw_data_real_1_o_mem">s_axi_control, register, offset, name=raw_data_real_1_o_mem_2 offset=0x38 range=32</column>
                    <column name="raw_data_real_1_o_stream">raw_data_real_1_o_stream, interface, , </column>
                    <column name="std_R_o_mem">m_axi_gmem, interface, , </column>
                    <column name="std_R_o_mem">s_axi_control, register, offset, name=std_R_o_mem_1 offset=0x40 range=32</column>
                    <column name="std_R_o_mem">s_axi_control, register, offset, name=std_R_o_mem_2 offset=0x44 range=32</column>
                    <column name="std_R_o_stream">std_R_o_stream, interface, , </column>
                    <column name="raw_data_im_1_o_mem">m_axi_gmem, interface, , </column>
                    <column name="raw_data_im_1_o_mem">s_axi_control, register, offset, name=raw_data_im_1_o_mem_1 offset=0x4c range=32</column>
                    <column name="raw_data_im_1_o_mem">s_axi_control, register, offset, name=raw_data_im_1_o_mem_2 offset=0x50 range=32</column>
                    <column name="raw_data_im_1_o_stream">raw_data_im_1_o_stream, interface, , </column>
                    <column name="mad_I_o_mem">m_axi_gmem, interface, , </column>
                    <column name="mad_I_o_mem">s_axi_control, register, offset, name=mad_I_o_mem_1 offset=0x58 range=32</column>
                    <column name="mad_I_o_mem">s_axi_control, register, offset, name=mad_I_o_mem_2 offset=0x5c range=32</column>
                    <column name="mad_I_o_stream">mad_I_o_stream, interface, , </column>
                    <column name="std_I_o_mem">m_axi_gmem, interface, , </column>
                    <column name="std_I_o_mem">s_axi_control, register, offset, name=std_I_o_mem_1 offset=0x64 range=32</column>
                    <column name="std_I_o_mem">s_axi_control, register, offset, name=std_I_o_mem_2 offset=0x68 range=32</column>
                    <column name="std_I_o_stream">std_I_o_stream, interface, , </column>
                    <column name="filtered_im_0_o_mem">m_axi_gmem, interface, , </column>
                    <column name="filtered_im_0_o_mem">s_axi_control, register, offset, name=filtered_im_0_o_mem_1 offset=0x70 range=32</column>
                    <column name="filtered_im_0_o_mem">s_axi_control, register, offset, name=filtered_im_0_o_mem_2 offset=0x74 range=32</column>
                    <column name="filtered_im_0_o_stream">filtered_im_0_o_stream, interface, , </column>
                    <column name="filtered_real_0_o_mem">m_axi_gmem, interface, , </column>
                    <column name="filtered_real_0_o_mem">s_axi_control, register, offset, name=filtered_real_0_o_mem_1 offset=0x7c range=32</column>
                    <column name="filtered_real_0_o_mem">s_axi_control, register, offset, name=filtered_real_0_o_mem_2 offset=0x80 range=32</column>
                    <column name="filtered_real_0_o_stream">filtered_real_0_o_stream, interface, , </column>
                    <column name="filtered_im_1_o_mem">m_axi_gmem, interface, , </column>
                    <column name="filtered_im_1_o_mem">s_axi_control, register, offset, name=filtered_im_1_o_mem_1 offset=0x88 range=32</column>
                    <column name="filtered_im_1_o_mem">s_axi_control, register, offset, name=filtered_im_1_o_mem_2 offset=0x8c range=32</column>
                    <column name="filtered_im_1_o_stream">filtered_im_1_o_stream, interface, , </column>
                    <column name="filtered_real_1_o_mem">m_axi_gmem, interface, , </column>
                    <column name="filtered_real_1_o_mem">s_axi_control, register, offset, name=filtered_real_1_o_mem_1 offset=0x94 range=32</column>
                    <column name="filtered_real_1_o_mem">s_axi_control, register, offset, name=filtered_real_1_o_mem_2 offset=0x98 range=32</column>
                    <column name="filtered_real_1_o_stream">filtered_real_1_o_stream, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:112" status="valid" parentFunction="mem_write_top_rfi_c" variable="raw_data_im_o_mem" isDirective="0" options="m_axi offset=slave port=raw_data_im_o_mem name=raw_data_im_o_mem"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:113" status="valid" parentFunction="mem_write_top_rfi_c" variable="raw_data_im_o_stream" isDirective="0" options="axis port=raw_data_im_o_stream name=raw_data_im_o_stream"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:114" status="valid" parentFunction="mem_write_top_rfi_c" variable="raw_data_real_o_mem" isDirective="0" options="m_axi offset=slave port=raw_data_real_o_mem name=raw_data_real_o_mem"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:115" status="valid" parentFunction="mem_write_top_rfi_c" variable="raw_data_real_o_stream" isDirective="0" options="axis port=raw_data_real_o_stream name=raw_data_real_o_stream"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:116" status="valid" parentFunction="mem_write_top_rfi_c" variable="mad_R_o_mem" isDirective="0" options="m_axi offset=slave port=mad_R_o_mem name=mad_R_o_mem"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:117" status="valid" parentFunction="mem_write_top_rfi_c" variable="mad_R_o_stream" isDirective="0" options="axis port=mad_R_o_stream name=mad_R_o_stream"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:118" status="valid" parentFunction="mem_write_top_rfi_c" variable="raw_data_real_1_o_mem" isDirective="0" options="m_axi offset=slave port=raw_data_real_1_o_mem name=raw_data_real_1_o_mem"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:119" status="valid" parentFunction="mem_write_top_rfi_c" variable="raw_data_real_1_o_stream" isDirective="0" options="axis port=raw_data_real_1_o_stream name=raw_data_real_1_o_stream"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:120" status="valid" parentFunction="mem_write_top_rfi_c" variable="std_R_o_mem" isDirective="0" options="m_axi offset=slave port=std_R_o_mem name=std_R_o_mem"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:121" status="valid" parentFunction="mem_write_top_rfi_c" variable="std_R_o_stream" isDirective="0" options="axis port=std_R_o_stream name=std_R_o_stream"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:122" status="valid" parentFunction="mem_write_top_rfi_c" variable="raw_data_im_1_o_mem" isDirective="0" options="m_axi offset=slave port=raw_data_im_1_o_mem name=raw_data_im_1_o_mem"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:123" status="valid" parentFunction="mem_write_top_rfi_c" variable="raw_data_im_1_o_stream" isDirective="0" options="axis port=raw_data_im_1_o_stream name=raw_data_im_1_o_stream"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:124" status="valid" parentFunction="mem_write_top_rfi_c" variable="mad_I_o_mem" isDirective="0" options="m_axi offset=slave port=mad_I_o_mem name=mad_I_o_mem"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:125" status="valid" parentFunction="mem_write_top_rfi_c" variable="mad_I_o_stream" isDirective="0" options="axis port=mad_I_o_stream name=mad_I_o_stream"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:126" status="valid" parentFunction="mem_write_top_rfi_c" variable="std_I_o_mem" isDirective="0" options="m_axi offset=slave port=std_I_o_mem name=std_I_o_mem"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:127" status="valid" parentFunction="mem_write_top_rfi_c" variable="std_I_o_stream" isDirective="0" options="axis port=std_I_o_stream name=std_I_o_stream"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:128" status="valid" parentFunction="mem_write_top_rfi_c" variable="filtered_im_0_o_mem" isDirective="0" options="m_axi offset=slave port=filtered_im_0_o_mem name=filtered_im_0_o_mem"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:129" status="valid" parentFunction="mem_write_top_rfi_c" variable="filtered_im_0_o_stream" isDirective="0" options="axis port=filtered_im_0_o_stream name=filtered_im_0_o_stream"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:130" status="valid" parentFunction="mem_write_top_rfi_c" variable="filtered_real_0_o_mem" isDirective="0" options="m_axi offset=slave port=filtered_real_0_o_mem name=filtered_real_0_o_mem"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:131" status="valid" parentFunction="mem_write_top_rfi_c" variable="filtered_real_0_o_stream" isDirective="0" options="axis port=filtered_real_0_o_stream name=filtered_real_0_o_stream"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:132" status="valid" parentFunction="mem_write_top_rfi_c" variable="filtered_im_1_o_mem" isDirective="0" options="m_axi offset=slave port=filtered_im_1_o_mem name=filtered_im_1_o_mem"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:133" status="valid" parentFunction="mem_write_top_rfi_c" variable="filtered_im_1_o_stream" isDirective="0" options="axis port=filtered_im_1_o_stream name=filtered_im_1_o_stream"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:134" status="valid" parentFunction="mem_write_top_rfi_c" variable="filtered_real_1_o_mem" isDirective="0" options="m_axi offset=slave port=filtered_real_1_o_mem name=filtered_real_1_o_mem"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:135" status="valid" parentFunction="mem_write_top_rfi_c" variable="filtered_real_1_o_stream" isDirective="0" options="axis port=filtered_real_1_o_stream name=filtered_real_1_o_stream"/>
        <Pragma type="interface" location="mem_write_top_rfi_C.cpp:136" status="valid" parentFunction="mem_write_top_rfi_c" variable="return" isDirective="0" options="s_axilite port=return"/>
    </PragmaReport>
</profile>

