# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.16

CMakeFiles/verilog_sim.dir/src/gate.cpp.o: ../include/gate.h
CMakeFiles/verilog_sim.dir/src/gate.cpp.o: ../include/types.h
CMakeFiles/verilog_sim.dir/src/gate.cpp.o: ../src/gate.cpp

CMakeFiles/verilog_sim.dir/src/sim.cpp.o: ../include/gate.h
CMakeFiles/verilog_sim.dir/src/sim.cpp.o: ../include/simulator.h
CMakeFiles/verilog_sim.dir/src/sim.cpp.o: ../include/types.h
CMakeFiles/verilog_sim.dir/src/sim.cpp.o: ../src/sim.cpp

CMakeFiles/verilog_sim.dir/src/simulator.cpp.o: ../include/gate.h
CMakeFiles/verilog_sim.dir/src/simulator.cpp.o: ../include/simulator.h
CMakeFiles/verilog_sim.dir/src/simulator.cpp.o: ../include/types.h
CMakeFiles/verilog_sim.dir/src/simulator.cpp.o: ../src/simulator.cpp

