{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 21:22:53 2022 " "Info: Processing started: Sat May 21 21:22:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simpleMachine -c simpleMachine " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simpleMachine -c simpleMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file move1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 move1 " "Info: Found entity 1: move1" {  } { { "move1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file move8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 move8 " "Info: Found entity 1: move8" {  } { { "move8.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "R_8E.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file R_8E.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 R_8E " "Info: Found entity 1: R_8E" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file start.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 start " "Info: Found entity 1: start" {  } { { "start.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/start.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "38decoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 38decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 38decoder " "Info: Found entity 1: 38decoder" {  } { { "38decoder.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/38decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "24decoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 24decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 24decoder " "Info: Found entity 1: 24decoder" {  } { { "24decoder.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/24decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simpleMachine.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file simpleMachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simpleMachine " "Info: Found entity 1: simpleMachine" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tAlu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tAlu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tAlu " "Info: Found entity 1: tAlu" {  } { { "tAlu.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/tAlu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cALU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cALU " "Info: Found entity 1: cALU" {  } { { "cALU.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/cALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressOFJXT.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file addressOFJXT.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 addressOFJXT " "Info: Found entity 1: addressOFJXT" {  } { { "addressOFJXT.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/addressOFJXT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp0.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file temp0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 temp0 " "Info: Found entity 1: temp0" {  } { { "temp0.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/temp0.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "simpleMachine " "Info: Elaborating entity \"simpleMachine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "eightAdd.bdf 1 1 " "Warning: Using design file eightAdd.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eightAdd " "Info: Found entity 1: eightAdd" {  } { { "eightAdd.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/eightAdd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightAdd eightAdd:inst34 " "Info: Elaborating entity \"eightAdd\" for hierarchy \"eightAdd:inst34\"" {  } { { "simpleMachine.bdf" "inst34" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 704 3064 3160 928 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "count_2.bdf 1 1 " "Warning: Using design file count_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 count_2 " "Info: Found entity 1: count_2" {  } { { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_2 eightAdd:inst34\|count_2:inst3 " "Info: Elaborating entity \"count_2\" for hierarchy \"eightAdd:inst34\|count_2:inst3\"" {  } { { "eightAdd.bdf" "inst3" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/eightAdd.bdf" { { 704 352 448 864 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "x1_2_1.bdf 1 1 " "Warning: Using design file x1_2_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 x1_2_1 " "Info: Found entity 1: x1_2_1" {  } { { "x1_2_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_2_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x1_2_1 eightAdd:inst34\|count_2:inst3\|x1_2_1:inst " "Info: Elaborating entity \"x1_2_1\" for hierarchy \"eightAdd:inst34\|count_2:inst3\|x1_2_1:inst\"" {  } { { "count_2.bdf" "inst" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { 24 296 424 120 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "x8_3_1.bdf 1 1 " "Warning: Using design file x8_3_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 x8_3_1 " "Info: Found entity 1: x8_3_1" {  } { { "x8_3_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x8_3_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x8_3_1 x8_3_1:inst35 " "Info: Elaborating entity \"x8_3_1\" for hierarchy \"x8_3_1:inst35\"" {  } { { "simpleMachine.bdf" "inst35" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 520 2776 2872 1000 "inst35" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "38decoder 38decoder:inst36 " "Info: Elaborating entity \"38decoder\" for hierarchy \"38decoder:inst36\"" {  } { { "simpleMachine.bdf" "inst36" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 2976 3168 1184 "inst36" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_8E R_8E:inst21 " "Info: Elaborating entity \"R_8E\" for hierarchy \"R_8E:inst21\"" {  } { { "simpleMachine.bdf" "inst21" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 48 1952 2176 144 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move8 move8:inst14 " "Info: Elaborating entity \"move8\" for hierarchy \"move8:inst14\"" {  } { { "simpleMachine.bdf" "inst14" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { -376 -56 232 -280 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move1 move8:inst14\|move1:inst " "Info: Elaborating entity \"move1\" for hierarchy \"move8:inst14\|move1:inst\"" {  } { { "move8.bdf" "inst" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move8.bdf" { { 24 368 464 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "x1_3_1.bdf 1 1 " "Warning: Using design file x1_3_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 x1_3_1 " "Info: Found entity 1: x1_3_1" {  } { { "x1_3_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_3_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x1_3_1 move8:inst14\|move1:inst\|x1_3_1:inst1 " "Info: Elaborating entity \"x1_3_1\" for hierarchy \"move8:inst14\|move1:inst\|x1_3_1:inst1\"" {  } { { "move1.bdf" "inst1" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move1.bdf" { { -96 184 280 64 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "simpleMachine.bdf" "inst" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { -8 192 608 88 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU:inst\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU:inst\|74181:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/ALU.bdf" { { 40 552 672 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU:inst\|74181:inst\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/ALU.bdf" { { 40 552 672 296 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU:inst\|74182:inst6 " "Info: Elaborating entity \"74182\" for hierarchy \"ALU:inst\|74182:inst6\"" {  } { { "ALU.bdf" "inst6" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/ALU.bdf" { { 280 888 992 456 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|74182:inst6 " "Info: Elaborated megafunction instantiation \"ALU:inst\|74182:inst6\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/ALU.bdf" { { 280 888 992 456 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cALU cALU:inst3 " "Info: Elaborating entity \"cALU\" for hierarchy \"cALU:inst3\"" {  } { { "simpleMachine.bdf" "inst3" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 256 72 232 352 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "x8_2_1.bdf 1 1 " "Warning: Using design file x8_2_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 x8_2_1 " "Info: Found entity 1: x8_2_1" {  } { { "x8_2_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x8_2_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x8_2_1 x8_2_1:inst12 " "Info: Elaborating entity \"x8_2_1\" for hierarchy \"x8_2_1:inst12\"" {  } { { "simpleMachine.bdf" "inst12" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 568 336 688 664 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "MDR.bdf 1 1 " "Warning: Using design file MDR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Info: Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/MDR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:inst26 " "Info: Elaborating entity \"MDR\" for hierarchy \"MDR:inst26\"" {  } { { "simpleMachine.bdf" "inst26" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 856 2008 2136 984 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "R0-R4.bdf 1 1 " "Warning: Using design file R0-R4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 R0-R4 " "Info: Found entity 1: R0-R4" {  } { { "R0-R4.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R0-R4 R0-R4:inst30 " "Info: Elaborating entity \"R0-R4\" for hierarchy \"R0-R4:inst30\"" {  } { { "simpleMachine.bdf" "inst30" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 480 1328 1648 592 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "Warning: No superset bus at connection" {  } { { "R0-R4.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 384 192 208 480 "R0\[0\]" "" } { 384 208 224 480 "R0\[1\]" "" } { 384 224 240 480 "R0\[2\]" "" } { 384 240 256 480 "R0\[3\]" "" } { 384 256 272 480 "R0\[4\]" "" } { 384 272 288 480 "R0\[5\]" "" } { 384 288 304 480 "R0\[6\]" "" } { 384 304 320 480 "R0\[7\]" "" } { 384 433 448 480 "R1\[0\]" "" } { 384 447 464 480 "R1\[1\]" "" } { 384 463 480 480 "R1\[2\]" "" } { 384 479 496 480 "R1\[3\]" "" } { 384 495 512 480 "R1\[4\]" "" } { 384 511 528 480 "R1\[5\]" "" } { 384 527 544 480 "R1\[6\]" "" } { 384 543 560 480 "R1\[7\]" "" } { 384 671 688 480 "R2\[0\]" "" } { 384 687 704 480 "R2\[1\]" "" } { 384 703 720 480 "R2\[2\]" "" } { 384 718 736 480 "R2\[3\]" "" } { 384 734 752 480 "R2\[4\]" "" } { 384 750 768 480 "R2\[5\]" "" } { 384 766 784 480 "R2\[6\]" "" } { 384 782 800 480 "R2\[7\]" "" } { 384 911 928 480 "R3\[0\]" "" } { 384 927 944 480 "R3\[1\]" "" } { 384 943 960 480 "R3\[2\]" "" } { 384 959 976 480 "R3\[3\]" "" } { 384 975 992 480 "R3\[4\]" "" } { 384 991 1008 480 "R3\[5\]" "" } { 384 1007 1024 480 "R3\[6\]" "" } { 384 1023 1040 480 "R3\[7\]" "" } { 480 224 240 480 "" "" } { 480 240 256 480 "" "" } { 480 256 272 480 "" "" } { 480 272 288 480 "" "" } { 480 288 304 480 "" "" } { 480 304 320 480 "" "" } { 480 320 448 480 "" "" } { 480 448 464 480 "" "" } { 480 464 480 480 "" "" } { 480 480 496 480 "" "" } { 480 496 512 480 "" "" } { 480 512 528 480 "" "" } { 480 528 544 480 "" "" } { 480 544 560 480 "" "" } { 480 560 688 480 "" "" } { 480 688 704 480 "" "" } { 480 704 720 480 "" "" } { 480 720 736 480 "" "" } { 480 736 752 480 "" "" } { 480 752 768 480 "" "" } { 480 768 784 480 "" "" } { 480 784 800 480 "" "" } { 480 800 928 480 "" "" } { 480 928 944 480 "" "" } { 480 944 960 480 "" "" } { 480 960 976 480 "" "" } { 480 976 992 480 "" "" } { 480 992 1008 480 "" "" } { 480 1008 1024 480 "" "" } { 480 208 224 480 "" "" } { 480 72 88 480 "" "" } { 480 88 104 480 "" "" } { 480 104 120 480 "" "" } { 480 120 208 480 "" "" } { 480 56 72 616 "R0\[7..0\]" "" } { 480 72 88 616 "R1\[7..0\]" "" } { 480 104 120 616 "R3\[7..0\]" "" } { 480 89 104 616 "R2\[7..0\]" "" } { 480 1024 1040 480 "" "" } { 480 1040 1152 480 "" "" } { 552 968 984 688 "R0\[7..0\]" "" } { 552 984 1000 688 "R1\[7..0\]" "" } { 552 1016 1032 688 "R3\[7..0\]" "" } { 552 1001 1016 688 "R2\[7..0\]" "" } { 552 984 1000 552 "" "" } { 552 1000 1016 552 "" "" } { 552 1016 1032 552 "" "" } { 480 1152 1152 552 "" "" } { 552 1032 1152 552 "" "" } } } }  } 0 0 "No superset bus at connection" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "x8_4_1.bdf 1 1 " "Warning: Using design file x8_4_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 x8_4_1 " "Info: Found entity 1: x8_4_1" {  } { { "x8_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x8_4_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x8_4_1 R0-R4:inst30\|x8_4_1:inst13 " "Info: Elaborating entity \"x8_4_1\" for hierarchy \"R0-R4:inst30\|x8_4_1:inst13\"" {  } { { "R0-R4.bdf" "inst13" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 616 -24 168 712 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "x1_4_1 inst4 " "Warning: Block or symbol \"x1_4_1\" of instance \"inst4\" overlaps another block or symbol" {  } { { "x8_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x8_4_1.bdf" { { 776 280 376 968 "inst4" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "Warning: No superset bus at connection" {  } { { "x8_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x8_4_1.bdf" { { 224 96 280 240 "B\[0\]" "" } { 192 96 280 208 "A\[0\]" "" } { 256 96 280 272 "C\[0\]" "" } { 288 96 280 304 "D\[0\]" "" } { 392 96 280 408 "A\[1\]" "" } { 424 96 280 440 "B\[1\]" "" } { 456 96 280 472 "C\[1\]" "" } { 488 96 280 504 "D\[1\]" "" } { 592 96 280 608 "A\[2\]" "" } { 624 96 280 640 "B\[2\]" "" } { 656 96 280 672 "C\[2\]" "" } { 688 96 280 704 "D\[2\]" "" } { 792 96 280 808 "A\[3\]" "" } { 824 96 280 840 "B\[3\]" "" } { 856 96 280 872 "C\[3\]" "" } { 888 96 280 904 "D\[3\]" "" } { 976 96 280 992 "A\[4\]" "" } { 1008 96 280 1024 "B\[4\]" "" } { 1040 96 280 1056 "C\[4\]" "" } { 1072 96 280 1088 "D\[4\]" "" } { 1208 96 280 1224 "B\[5\]" "" } { 1240 96 280 1256 "C\[5\]" "" } { 1272 96 280 1288 "D\[5\]" "" } { 1376 96 280 1392 "A\[6\]" "" } { 1408 96 280 1424 "B\[6\]" "" } { 1440 96 280 1456 "C\[6\]" "" } { 1472 96 280 1488 "D\[6\]" "" } { 1576 96 280 1592 "A\[7\]" "" } { 1608 96 280 1624 "B\[7\]" "" } { 1640 96 280 1656 "C\[7\]" "" } { 1672 96 280 1688 "D\[7\]" "" } { 1792 88 96 1792 "" "" } { 240 96 96 272 "" "" } { 272 96 96 304 "" "" } { 304 96 96 408 "" "" } { 408 96 96 440 "" "" } { 440 96 96 472 "" "" } { 472 96 96 504 "" "" } { 504 96 96 608 "" "" } { 608 96 96 640 "" "" } { 640 96 96 672 "" "" } { 672 96 96 704 "" "" } { 704 96 96 808 "" "" } { 808 96 96 840 "" "" } { 840 96 96 872 "" "" } { 872 96 96 904 "" "" } { 904 96 96 992 "" "" } { 992 96 96 1024 "" "" } { 1024 96 96 1056 "" "" } { 1056 96 96 1088 "" "" } { 1088 96 96 1192 "" "" } { 1192 96 96 1224 "" "" } { 1224 96 96 1256 "" "" } { 1256 96 96 1288 "" "" } { 1288 96 96 1392 "" "" } { 1392 96 96 1424 "" "" } { 1424 96 96 1456 "" "" } { 1456 96 96 1488 "" "" } { 1488 96 96 1592 "" "" } { 1592 96 96 1624 "" "" } { 1624 96 96 1656 "" "" } { 1656 96 96 1688 "" "" } { 1688 96 96 1792 "" "" } { 208 96 96 240 "" "" } { 80 48 96 96 "A\[7..0\]" "" } { 96 48 96 112 "B\[7..0\]" "" } { 96 96 96 112 "" "" } { 112 96 96 128 "" "" } { 112 48 97 128 "C\[7..0\]" "" } { 128 96 96 144 "" "" } { 144 96 96 208 "" "" } { 128 48 96 144 "D\[7..0\]" "" } { 1176 96 280 1192 "A\[5\]" "" } } } }  } 0 0 "No superset bus at connection" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "x1_4_1.bdf 1 1 " "Warning: Using design file x1_4_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 x1_4_1 " "Info: Found entity 1: x1_4_1" {  } { { "x1_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_4_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x1_4_1 R0-R4:inst30\|x8_4_1:inst13\|x1_4_1:inst1 " "Info: Elaborating entity \"x1_4_1\" for hierarchy \"R0-R4:inst30\|x8_4_1:inst13\|x1_4_1:inst1\"" {  } { { "x8_4_1.bdf" "inst1" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x8_4_1.bdf" { { 176 280 376 368 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "24decoder R0-R4:inst30\|24decoder:inst4 " "Info: Elaborating entity \"24decoder\" for hierarchy \"R0-R4:inst30\|24decoder:inst4\"" {  } { { "R0-R4.bdf" "inst4" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 464 -168 -72 592 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "psw.bdf 1 1 " "Warning: Using design file psw.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 psw " "Info: Found entity 1: psw" {  } { { "psw.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/psw.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psw psw:inst6 " "Info: Elaborating entity \"psw\" for hierarchy \"psw:inst6\"" {  } { { "simpleMachine.bdf" "inst6" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { -232 504 760 -136 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressOFJXT addressOFJXT:inst80 " "Info: Elaborating entity \"addressOFJXT\" for hierarchy \"addressOFJXT:inst80\"" {  } { { "simpleMachine.bdf" "inst80" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 616 2160 2256 808 "inst80" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "30 " "Info: Ignored 30 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst8\|inst4 " "Warning: Converted tri-state buffer \"R_8E:inst8\|inst4\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 64 800 848 96 "inst4" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst8\|inst5 " "Warning: Converted tri-state buffer \"R_8E:inst8\|inst5\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 256 800 848 288 "inst5" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst8\|inst8 " "Warning: Converted tri-state buffer \"R_8E:inst8\|inst8\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 440 800 848 472 "inst8" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst8\|inst10 " "Warning: Converted tri-state buffer \"R_8E:inst8\|inst10\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 624 800 848 656 "inst10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst8\|inst12 " "Warning: Converted tri-state buffer \"R_8E:inst8\|inst12\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 808 800 848 840 "inst12" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst8\|inst14 " "Warning: Converted tri-state buffer \"R_8E:inst8\|inst14\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 984 800 848 1016 "inst14" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst8\|inst16 " "Warning: Converted tri-state buffer \"R_8E:inst8\|inst16\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 1160 800 848 1192 "inst16" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst8\|inst18 " "Warning: Converted tri-state buffer \"R_8E:inst8\|inst18\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 1328 800 848 1360 "inst18" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst3\|inst4 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst3\|inst4\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 64 800 848 96 "inst4" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst3\|inst5 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst3\|inst5\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 256 800 848 288 "inst5" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst3\|inst8 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst3\|inst8\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 440 800 848 472 "inst8" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst3\|inst10 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst3\|inst10\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 624 800 848 656 "inst10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst3\|inst12 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst3\|inst12\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 808 800 848 840 "inst12" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst3\|inst14 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst3\|inst14\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 984 800 848 1016 "inst14" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst3\|inst16 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst3\|inst16\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 1160 800 848 1192 "inst16" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst3\|inst18 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst3\|inst18\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 1328 800 848 1360 "inst18" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst2\|inst4 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst2\|inst4\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 64 800 848 96 "inst4" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst2\|inst5 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst2\|inst5\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 256 800 848 288 "inst5" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst2\|inst8 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst2\|inst8\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 440 800 848 472 "inst8" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst2\|inst10 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst2\|inst10\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 624 800 848 656 "inst10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst2\|inst12 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst2\|inst12\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 808 800 848 840 "inst12" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst2\|inst14 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst2\|inst14\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 984 800 848 1016 "inst14" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst2\|inst16 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst2\|inst16\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 1160 800 848 1192 "inst16" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst2\|inst18 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst2\|inst18\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 1328 800 848 1360 "inst18" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst1\|inst4 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst1\|inst4\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 64 800 848 96 "inst4" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst1\|inst5 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst1\|inst5\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 256 800 848 288 "inst5" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst1\|inst8 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst1\|inst8\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 440 800 848 472 "inst8" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst1\|inst10 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst1\|inst10\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 624 800 848 656 "inst10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst1\|inst12 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst1\|inst12\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 808 800 848 840 "inst12" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst1\|inst14 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst1\|inst14\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 984 800 848 1016 "inst14" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst1\|inst16 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst1\|inst16\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 1160 800 848 1192 "inst16" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst1\|inst18 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst1\|inst18\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 1328 800 848 1360 "inst18" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst\|inst4 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst\|inst4\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 64 800 848 96 "inst4" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst\|inst5 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst\|inst5\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 256 800 848 288 "inst5" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst\|inst8 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst\|inst8\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 440 800 848 472 "inst8" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst\|inst10 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst\|inst10\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 624 800 848 656 "inst10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst\|inst12 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst\|inst12\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 808 800 848 840 "inst12" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst\|inst14 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst\|inst14\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 984 800 848 1016 "inst14" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst\|inst16 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst\|inst16\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 1160 800 848 1192 "inst16" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R0-R4:inst30\|R_8E:inst\|inst18 " "Warning: Converted tri-state buffer \"R0-R4:inst30\|R_8E:inst\|inst18\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 1328 800 848 1360 "inst18" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst7\|inst4 " "Warning: Converted tri-state buffer \"R_8E:inst7\|inst4\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 64 800 848 96 "inst4" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst7\|inst5 " "Warning: Converted tri-state buffer \"R_8E:inst7\|inst5\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 256 800 848 288 "inst5" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst7\|inst8 " "Warning: Converted tri-state buffer \"R_8E:inst7\|inst8\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 440 800 848 472 "inst8" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst7\|inst10 " "Warning: Converted tri-state buffer \"R_8E:inst7\|inst10\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 624 800 848 656 "inst10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst7\|inst12 " "Warning: Converted tri-state buffer \"R_8E:inst7\|inst12\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 808 800 848 840 "inst12" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst7\|inst14 " "Warning: Converted tri-state buffer \"R_8E:inst7\|inst14\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 984 800 848 1016 "inst14" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst7\|inst16 " "Warning: Converted tri-state buffer \"R_8E:inst7\|inst16\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 1160 800 848 1192 "inst16" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst7\|inst18 " "Warning: Converted tri-state buffer \"R_8E:inst7\|inst18\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 1328 800 848 1360 "inst18" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst21\|inst4 " "Warning: Converted tri-state buffer \"R_8E:inst21\|inst4\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 64 800 848 96 "inst4" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst21\|inst5 " "Warning: Converted tri-state buffer \"R_8E:inst21\|inst5\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 256 800 848 288 "inst5" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst21\|inst8 " "Warning: Converted tri-state buffer \"R_8E:inst21\|inst8\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 440 800 848 472 "inst8" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst21\|inst10 " "Warning: Converted tri-state buffer \"R_8E:inst21\|inst10\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 624 800 848 656 "inst10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst21\|inst12 " "Warning: Converted tri-state buffer \"R_8E:inst21\|inst12\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 808 800 848 840 "inst12" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst21\|inst14 " "Warning: Converted tri-state buffer \"R_8E:inst21\|inst14\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 984 800 848 1016 "inst14" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst21\|inst16 " "Warning: Converted tri-state buffer \"R_8E:inst21\|inst16\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 1160 800 848 1192 "inst16" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "R_8E:inst21\|inst18 " "Warning: Converted tri-state buffer \"R_8E:inst21\|inst18\" feeding internal logic into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 1328 800 848 1360 "inst18" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "R_8E:inst22\|inst18 MAR\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"R_8E:inst22\|inst18\" to the node \"MAR\[7\]\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 1328 800 848 1360 "inst18" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "R_8E:inst22\|inst16 MAR\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"R_8E:inst22\|inst16\" to the node \"MAR\[6\]\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 1160 800 848 1192 "inst16" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "R_8E:inst22\|inst14 MAR\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"R_8E:inst22\|inst14\" to the node \"MAR\[5\]\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 984 800 848 1016 "inst14" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "R_8E:inst22\|inst12 MAR\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"R_8E:inst22\|inst12\" to the node \"MAR\[4\]\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 808 800 848 840 "inst12" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "R_8E:inst22\|inst10 MAR\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"R_8E:inst22\|inst10\" to the node \"MAR\[3\]\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 624 800 848 656 "inst10" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "R_8E:inst22\|inst8 MAR\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"R_8E:inst22\|inst8\" to the node \"MAR\[2\]\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 440 800 848 472 "inst8" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "R_8E:inst22\|inst5 MAR\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"R_8E:inst22\|inst5\" to the node \"MAR\[1\]\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 256 800 848 288 "inst5" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "R_8E:inst22\|inst4 MAR\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"R_8E:inst22\|inst4\" to the node \"MAR\[0\]\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 64 800 848 96 "inst4" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR:inst26\|R_8E:inst\|inst18 MA\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"MDR:inst26\|R_8E:inst\|inst18\" to the node \"MA\[7\]\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 1328 800 848 1360 "inst18" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR:inst26\|R_8E:inst\|inst16 MA\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"MDR:inst26\|R_8E:inst\|inst16\" to the node \"MA\[6\]\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 1160 800 848 1192 "inst16" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR:inst26\|R_8E:inst\|inst14 MA\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"MDR:inst26\|R_8E:inst\|inst14\" to the node \"MA\[5\]\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 984 800 848 1016 "inst14" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR:inst26\|R_8E:inst\|inst12 MA\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"MDR:inst26\|R_8E:inst\|inst12\" to the node \"MA\[4\]\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 808 800 848 840 "inst12" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR:inst26\|R_8E:inst\|inst10 MA\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"MDR:inst26\|R_8E:inst\|inst10\" to the node \"MA\[3\]\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 624 800 848 656 "inst10" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR:inst26\|R_8E:inst\|inst8 MA\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"MDR:inst26\|R_8E:inst\|inst8\" to the node \"MA\[2\]\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 440 800 848 472 "inst8" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR:inst26\|R_8E:inst\|inst5 MA\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"MDR:inst26\|R_8E:inst\|inst5\" to the node \"MA\[1\]\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 256 800 848 288 "inst5" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR:inst26\|R_8E:inst\|inst4 MA\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"MDR:inst26\|R_8E:inst\|inst4\" to the node \"MA\[0\]\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 64 800 848 96 "inst4" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR:inst26\|R_8E:inst\|inst18 x8_2_1:inst12\|x1_2_1:inst10\|inst " "Warning: Converted the fanout from the always-enabled tri-state buffer \"MDR:inst26\|R_8E:inst\|inst18\" to the node \"x8_2_1:inst12\|x1_2_1:inst10\|inst\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 1328 800 848 1360 "inst18" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR:inst26\|R_8E:inst\|inst16 x8_2_1:inst12\|x1_2_1:inst9\|inst " "Warning: Converted the fanout from the always-enabled tri-state buffer \"MDR:inst26\|R_8E:inst\|inst16\" to the node \"x8_2_1:inst12\|x1_2_1:inst9\|inst\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 1160 800 848 1192 "inst16" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR:inst26\|R_8E:inst\|inst14 x8_2_1:inst12\|x1_2_1:inst8\|inst " "Warning: Converted the fanout from the always-enabled tri-state buffer \"MDR:inst26\|R_8E:inst\|inst14\" to the node \"x8_2_1:inst12\|x1_2_1:inst8\|inst\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 984 800 848 1016 "inst14" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR:inst26\|R_8E:inst\|inst12 x8_2_1:inst12\|x1_2_1:inst7\|inst " "Warning: Converted the fanout from the always-enabled tri-state buffer \"MDR:inst26\|R_8E:inst\|inst12\" to the node \"x8_2_1:inst12\|x1_2_1:inst7\|inst\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 808 800 848 840 "inst12" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR:inst26\|R_8E:inst\|inst10 x8_2_1:inst12\|x1_2_1:inst6\|inst " "Warning: Converted the fanout from the always-enabled tri-state buffer \"MDR:inst26\|R_8E:inst\|inst10\" to the node \"x8_2_1:inst12\|x1_2_1:inst6\|inst\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 624 800 848 656 "inst10" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR:inst26\|R_8E:inst\|inst8 x8_2_1:inst12\|x1_2_1:inst5\|inst " "Warning: Converted the fanout from the always-enabled tri-state buffer \"MDR:inst26\|R_8E:inst\|inst8\" to the node \"x8_2_1:inst12\|x1_2_1:inst5\|inst\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 440 800 848 472 "inst8" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR:inst26\|R_8E:inst\|inst5 x8_2_1:inst12\|x1_2_1:inst4\|inst " "Warning: Converted the fanout from the always-enabled tri-state buffer \"MDR:inst26\|R_8E:inst\|inst5\" to the node \"x8_2_1:inst12\|x1_2_1:inst4\|inst\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 256 800 848 288 "inst5" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR:inst26\|R_8E:inst\|inst4 x8_2_1:inst12\|x1_2_1:inst\|inst " "Warning: Converted the fanout from the always-enabled tri-state buffer \"MDR:inst26\|R_8E:inst\|inst4\" to the node \"x8_2_1:inst12\|x1_2_1:inst\|inst\" into a wire" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 64 800 848 96 "inst4" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "psw.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/psw.bdf" { { 376 1112 1176 456 "inst5" "" } } } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "296 " "Info: Implemented 296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Info: Implemented 63 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "202 " "Info: Implemented 202 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 21:22:56 2022 " "Info: Processing ended: Sat May 21 21:22:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 21:22:57 2022 " "Info: Processing started: Sat May 21 21:22:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simpleMachine -c simpleMachine " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off simpleMachine -c simpleMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "simpleMachine EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"simpleMachine\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "P (placed in PIN 132 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node P (placed in PIN 132 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst33 " "Info: Destination node inst33" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1424 1808 1856 1488 "inst33" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst33 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst72 " "Info: Destination node inst72" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1432 1520 1568 1496 "inst72" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst72 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst47 " "Info: Destination node inst47" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2512 2560 1080 "inst47" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst47 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "38decoder:inst27\|inst7~109 " "Info: Destination node 38decoder:inst27\|inst7~109" {  } { { "38decoder.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/38decoder.bdf" { { 248 640 704 296 "inst7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 38decoder:inst27|inst7~109 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst49 " "Info: Destination node inst49" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2608 2656 1080 "inst49" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst49 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst42 " "Info: Destination node inst42" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst42 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst50 " "Info: Destination node inst50" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2656 2704 1080 "inst50" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst50 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst48 " "Info: Destination node inst48" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2560 2608 1080 "inst48" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst48 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst44 " "Info: Destination node inst44" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2464 2512 1080 "inst44" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst44 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst71 " "Info: Destination node inst71" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1432 1456 1504 1496 "inst71" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst71 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { P } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "P" } } } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1352 -264 -96 1368 "P" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst42  " "Info: Automatically promoted node inst42 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst42 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst44  " "Info: Automatically promoted node inst44 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2464 2512 1080 "inst44" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst44 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst47  " "Info: Automatically promoted node inst47 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2512 2560 1080 "inst47" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst47 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst70  " "Info: Automatically promoted node inst70 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1440 1376 1424 1504 "inst70" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst70 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst71  " "Info: Automatically promoted node inst71 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1432 1456 1504 1496 "inst71" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst71 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst72  " "Info: Automatically promoted node inst72 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1432 1520 1568 1496 "inst72" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst72 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "R0-R4:inst30\|inst10  " "Info: Automatically promoted node R0-R4:inst30\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "R0-R4.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 152 -232 -168 200 "inst10" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0-R4:inst30|inst10 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CK_C " "Warning: Node \"CK_C\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK_C" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HALT " "Warning: Node \"HALT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "HALT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.239 ns register register " "Info: Estimated most critical path is register to register delay of 12.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R_8E:inst8\|inst6 1 REG LAB_X30_Y10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y10; Fanout = 3; REG Node = 'R_8E:inst8\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_8E:inst8|inst6 } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 248 600 664 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.582 ns) + CELL(0.206 ns) 2.788 ns ALU:inst\|74182:inst6\|23~102 2 COMB LAB_X16_Y5 1 " "Info: 2: + IC(2.582 ns) + CELL(0.206 ns) = 2.788 ns; Loc. = LAB_X16_Y5; Fanout = 1; COMB Node = 'ALU:inst\|74182:inst6\|23~102'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.788 ns" { R_8E:inst8|inst6 ALU:inst|74182:inst6|23~102 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 720 352 416 760 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 3.599 ns ALU:inst\|74182:inst6\|23~104 3 COMB LAB_X16_Y5 2 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 3.599 ns; Loc. = LAB_X16_Y5; Fanout = 2; COMB Node = 'ALU:inst\|74182:inst6\|23~104'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst|74182:inst6|23~102 ALU:inst|74182:inst6|23~104 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 720 352 416 760 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 4.410 ns ALU:inst\|74182:inst6\|23~103 4 COMB LAB_X16_Y5 3 " "Info: 4: + IC(0.441 ns) + CELL(0.370 ns) = 4.410 ns; Loc. = LAB_X16_Y5; Fanout = 3; COMB Node = 'ALU:inst\|74182:inst6\|23~103'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst|74182:inst6|23~104 ALU:inst|74182:inst6|23~103 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 720 352 416 760 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.931 ns) + CELL(0.370 ns) 6.711 ns ALU:inst\|74181:inst3\|74~89 5 COMB LAB_X22_Y9 2 " "Info: 5: + IC(1.931 ns) + CELL(0.370 ns) = 6.711 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'ALU:inst\|74181:inst3\|74~89'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { ALU:inst|74182:inst6|23~103 ALU:inst|74181:inst3|74~89 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 7.522 ns ALU:inst\|74181:inst3\|74~90 6 COMB LAB_X22_Y9 3 " "Info: 6: + IC(0.605 ns) + CELL(0.206 ns) = 7.522 ns; Loc. = LAB_X22_Y9; Fanout = 3; COMB Node = 'ALU:inst\|74181:inst3\|74~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst|74181:inst3|74~89 ALU:inst|74181:inst3|74~90 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.651 ns) 9.396 ns ALU:inst\|74181:inst3\|77 7 COMB LAB_X17_Y9 3 " "Info: 7: + IC(1.223 ns) + CELL(0.651 ns) = 9.396 ns; Loc. = LAB_X17_Y9; Fanout = 3; COMB Node = 'ALU:inst\|74181:inst3\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.874 ns" { ALU:inst|74181:inst3|74~90 ALU:inst|74181:inst3|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.529 ns) + CELL(0.206 ns) 12.131 ns move8:inst14\|move1:inst27\|x1_3_1:inst1\|inst8~25 8 COMB LAB_X26_Y4 1 " "Info: 8: + IC(2.529 ns) + CELL(0.206 ns) = 12.131 ns; Loc. = LAB_X26_Y4; Fanout = 1; COMB Node = 'move8:inst14\|move1:inst27\|x1_3_1:inst1\|inst8~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { ALU:inst|74181:inst3|77 move8:inst14|move1:inst27|x1_3_1:inst1|inst8~25 } "NODE_NAME" } } { "x1_3_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_3_1.bdf" { { 152 736 800 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.239 ns move8:inst14\|move1:inst27\|inst 9 REG LAB_X26_Y4 10 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 12.239 ns; Loc. = LAB_X26_Y4; Fanout = 10; REG Node = 'move8:inst14\|move1:inst27\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { move8:inst14|move1:inst27|x1_3_1:inst1|inst8~25 move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "move1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move1.bdf" { { 72 424 488 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 18.98 % ) " "Info: Total cell delay = 2.323 ns ( 18.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.916 ns ( 81.02 % ) " "Info: Total interconnect delay = 9.916 ns ( 81.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.239 ns" { R_8E:inst8|inst6 ALU:inst|74182:inst6|23~102 ALU:inst|74182:inst6|23~104 ALU:inst|74182:inst6|23~103 ALU:inst|74181:inst3|74~89 ALU:inst|74181:inst3|74~90 ALU:inst|74181:inst3|77 move8:inst14|move1:inst27|x1_3_1:inst1|inst8~25 move8:inst14|move1:inst27|inst } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X23_Y0 X34_Y9 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y0 to location X34_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "71 " "Warning: Found 71 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[7\] 0 " "Info: Pin \"MDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[6\] 0 " "Info: Pin \"MDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[5\] 0 " "Info: Pin \"MDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[4\] 0 " "Info: Pin \"MDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[3\] 0 " "Info: Pin \"MDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[2\] 0 " "Info: Pin \"MDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[1\] 0 " "Info: Pin \"MDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[0\] 0 " "Info: Pin \"MDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uMAR0 0 " "Info: Pin \"uMAR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[7\] 0 " "Info: Pin \"Q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[6\] 0 " "Info: Pin \"Q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[5\] 0 " "Info: Pin \"Q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[4\] 0 " "Info: Pin \"Q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[3\] 0 " "Info: Pin \"Q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[2\] 0 " "Info: Pin \"Q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[1\] 0 " "Info: Pin \"Q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[0\] 0 " "Info: Pin \"Q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MA\[7\] 0 " "Info: Pin \"MA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MA\[6\] 0 " "Info: Pin \"MA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MA\[5\] 0 " "Info: Pin \"MA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MA\[4\] 0 " "Info: Pin \"MA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MA\[3\] 0 " "Info: Pin \"MA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MA\[2\] 0 " "Info: Pin \"MA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MA\[1\] 0 " "Info: Pin \"MA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MA\[0\] 0 " "Info: Pin \"MA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[7\] 0 " "Info: Pin \"RA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[6\] 0 " "Info: Pin \"RA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[5\] 0 " "Info: Pin \"RA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[4\] 0 " "Info: Pin \"RA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[3\] 0 " "Info: Pin \"RA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[2\] 0 " "Info: Pin \"RA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[1\] 0 " "Info: Pin \"RA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[0\] 0 " "Info: Pin \"RA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PB\[7\] 0 " "Info: Pin \"PB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PB\[6\] 0 " "Info: Pin \"PB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PB\[5\] 0 " "Info: Pin \"PB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PB\[4\] 0 " "Info: Pin \"PB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PB\[3\] 0 " "Info: Pin \"PB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PB\[2\] 0 " "Info: Pin \"PB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PB\[1\] 0 " "Info: Pin \"PB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PB\[0\] 0 " "Info: Pin \"PB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uMAR1 0 " "Info: Pin \"uMAR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uMAR2 0 " "Info: Pin \"uMAR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uMAR3 0 " "Info: Pin \"uMAR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uMAR4 0 " "Info: Pin \"uMAR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uMAR5 0 " "Info: Pin \"uMAR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uMAR6 0 " "Info: Pin \"uMAR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uMAR7 0 " "Info: Pin \"uMAR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MRO 0 " "Info: Pin \"MRO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MWO 0 " "Info: Pin \"MWO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Info: Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Info: Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Info: Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Info: Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q4 0 " "Info: Pin \"Q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q5 0 " "Info: Pin \"Q5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q6 0 " "Info: Pin \"Q6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q7 0 " "Info: Pin \"Q7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UR 0 " "Info: Pin \"UR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test2 0 " "Info: Pin \"test2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tesC31 0 " "Info: Pin \"tesC31\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tesC 0 " "Info: Pin \"tesC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[7\] 0 " "Info: Pin \"MAR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[6\] 0 " "Info: Pin \"MAR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[5\] 0 " "Info: Pin \"MAR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[4\] 0 " "Info: Pin \"MAR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[3\] 0 " "Info: Pin \"MAR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[2\] 0 " "Info: Pin \"MAR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[1\] 0 " "Info: Pin \"MAR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[0\] 0 " "Info: Pin \"MAR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "38decoder:inst51\|inst7~59 " "Info: Following pins have the same output enable: 38decoder:inst51\|inst7~59" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional MDR\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin MDR\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MDR[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MDR\[7\]" } } } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1280 2096 2272 1296 "MDR\[7..0\]" "" } { 984 2024 2040 1288 "MDR\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional MDR\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin MDR\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MDR[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MDR\[6\]" } } } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1280 2096 2272 1296 "MDR\[7..0\]" "" } { 984 2024 2040 1288 "MDR\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional MDR\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin MDR\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MDR[5] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MDR\[5\]" } } } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1280 2096 2272 1296 "MDR\[7..0\]" "" } { 984 2024 2040 1288 "MDR\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional MDR\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin MDR\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MDR[4] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MDR\[4\]" } } } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1280 2096 2272 1296 "MDR\[7..0\]" "" } { 984 2024 2040 1288 "MDR\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional MDR\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin MDR\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MDR[3] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MDR\[3\]" } } } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1280 2096 2272 1296 "MDR\[7..0\]" "" } { 984 2024 2040 1288 "MDR\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional MDR\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin MDR\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MDR[2] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MDR\[2\]" } } } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1280 2096 2272 1296 "MDR\[7..0\]" "" } { 984 2024 2040 1288 "MDR\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional MDR\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin MDR\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MDR[1] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MDR\[1\]" } } } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1280 2096 2272 1296 "MDR\[7..0\]" "" } { 984 2024 2040 1288 "MDR\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional MDR\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin MDR\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MDR[0] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MDR\[0\]" } } } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1280 2096 2272 1296 "MDR\[7..0\]" "" } { 984 2024 2040 1288 "MDR\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 21:22:59 2022 " "Info: Processing ended: Sat May 21 21:22:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 21:23:00 2022 " "Info: Processing started: Sat May 21 21:23:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simpleMachine -c simpleMachine " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off simpleMachine -c simpleMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 21:23:01 2022 " "Info: Processing ended: Sat May 21 21:23:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 21:23:02 2022 " "Info: Processing started: Sat May 21 21:23:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off simpleMachine -c simpleMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off simpleMachine -c simpleMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "P " "Info: Assuming node \"P\" is an undefined clock" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1352 -264 -96 1368 "P" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "P" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cp0 " "Info: Assuming node \"cp0\" is an undefined clock" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2488 2504 1440 "cp0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cp0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cp2 " "Info: Assuming node \"cp2\" is an undefined clock" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2520 2536 1440 "cp2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cp2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cp1 " "Info: Assuming node \"cp1\" is an undefined clock" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2504 2520 1440 "cp1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cp1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPZZ " "Info: Assuming node \"CPZZ\" is an undefined clock" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1544 1544 1560 1725 "CPZZ" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPZZ" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "EN0 " "Info: Assuming node \"EN0\" is an undefined clock" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1712 1896 1912 1880 "EN0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "EN0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "EN2 " "Info: Assuming node \"EN2\" is an undefined clock" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1712 1928 1944 1880 "EN2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "EN2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "EN1 " "Info: Assuming node \"EN1\" is an undefined clock" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1712 1912 1928 1880 "EN1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "EN1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPBB " "Info: Assuming node \"CPBB\" is an undefined clock" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1544 1480 1496 1726 "CPBB" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPBB" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPAA " "Info: Assuming node \"CPAA\" is an undefined clock" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1544 1400 1416 1725 "CPAA" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPAA" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst44 " "Info: Detected gated clock \"inst44\" as buffer" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2464 2512 1080 "inst44" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst48 " "Info: Detected gated clock \"inst48\" as buffer" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2560 2608 1080 "inst48" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "R0-R4:inst30\|inst10 " "Info: Detected gated clock \"R0-R4:inst30\|inst10\" as buffer" {  } { { "R0-R4.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 152 -232 -168 200 "inst10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "R0-R4:inst30\|inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "38decoder:inst27\|inst7~109 " "Info: Detected gated clock \"38decoder:inst27\|inst7~109\" as buffer" {  } { { "38decoder.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/38decoder.bdf" { { 248 640 704 296 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "38decoder:inst27\|inst7~109" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "R0-R4:inst30\|inst11 " "Info: Detected gated clock \"R0-R4:inst30\|inst11\" as buffer" {  } { { "R0-R4.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 200 -232 -168 248 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "R0-R4:inst30\|inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst47 " "Info: Detected gated clock \"inst47\" as buffer" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2512 2560 1080 "inst47" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst50 " "Info: Detected gated clock \"inst50\" as buffer" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2656 2704 1080 "inst50" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "R0-R4:inst30\|inst9 " "Info: Detected gated clock \"R0-R4:inst30\|inst9\" as buffer" {  } { { "R0-R4.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 104 -232 -168 152 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "R0-R4:inst30\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "R0-R4:inst30\|inst8 " "Info: Detected gated clock \"R0-R4:inst30\|inst8\" as buffer" {  } { { "R0-R4.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 56 -232 -168 104 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "R0-R4:inst30\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst49 " "Info: Detected gated clock \"inst49\" as buffer" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2608 2656 1080 "inst49" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "R_8E:inst21\|inst7 " "Info: Detected ripple clock \"R_8E:inst21\|inst7\" as buffer" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 432 600 664 512 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "R_8E:inst21\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "R_8E:inst21\|inst9 " "Info: Detected ripple clock \"R_8E:inst21\|inst9\" as buffer" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 616 600 664 696 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "R_8E:inst21\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst70 " "Info: Detected gated clock \"inst70\" as buffer" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1440 1376 1424 1504 "inst70" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst71 " "Info: Detected gated clock \"inst71\" as buffer" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1432 1456 1504 1496 "inst71" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst33 " "Info: Detected gated clock \"inst33\" as buffer" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1424 1808 1856 1488 "inst33" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst72 " "Info: Detected gated clock \"inst72\" as buffer" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1432 1520 1568 1496 "inst72" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst72" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst42 " "Info: Detected gated clock \"inst42\" as buffer" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "P register psw:inst6\|inst5 register eightAdd:inst34\|count_2:inst2\|inst11 70.69 MHz 14.146 ns Internal " "Info: Clock \"P\" has Internal fmax of 70.69 MHz between source register \"psw:inst6\|inst5\" and destination register \"eightAdd:inst34\|count_2:inst2\|inst11\" (period= 14.146 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.486 ns + Longest register register " "Info: + Longest register to register delay is 3.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns psw:inst6\|inst5 1 REG LCFF_X17_Y9_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N17; Fanout = 1; REG Node = 'psw:inst6\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { psw:inst6|inst5 } "NODE_NAME" } } { "psw.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/psw.bdf" { { 376 1112 1176 456 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.650 ns) 1.110 ns x1_4_1:inst15\|inst4~44 2 COMB LCCOMB_X17_Y9_N18 3 " "Info: 2: + IC(0.460 ns) + CELL(0.650 ns) = 1.110 ns; Loc. = LCCOMB_X17_Y9_N18; Fanout = 3; COMB Node = 'x1_4_1:inst15\|inst4~44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { psw:inst6|inst5 x1_4_1:inst15|inst4~44 } "NODE_NAME" } } { "x1_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_4_1.bdf" { { 88 616 680 168 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 1.687 ns eightAdd:inst34\|count_2:inst3\|x1_2_1:inst2\|inst5~140 3 COMB LCCOMB_X17_Y9_N20 2 " "Info: 3: + IC(0.371 ns) + CELL(0.206 ns) = 1.687 ns; Loc. = LCCOMB_X17_Y9_N20; Fanout = 2; COMB Node = 'eightAdd:inst34\|count_2:inst3\|x1_2_1:inst2\|inst5~140'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { x1_4_1:inst15|inst4~44 eightAdd:inst34|count_2:inst3|x1_2_1:inst2|inst5~140 } "NODE_NAME" } } { "x1_2_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_2_1.bdf" { { 136 568 632 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.485 ns) + CELL(0.206 ns) 3.378 ns eightAdd:inst34\|count_2:inst2\|x1_2_1:inst2\|inst5~140 4 COMB LCCOMB_X14_Y12_N10 1 " "Info: 4: + IC(1.485 ns) + CELL(0.206 ns) = 3.378 ns; Loc. = LCCOMB_X14_Y12_N10; Fanout = 1; COMB Node = 'eightAdd:inst34\|count_2:inst2\|x1_2_1:inst2\|inst5~140'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { eightAdd:inst34|count_2:inst3|x1_2_1:inst2|inst5~140 eightAdd:inst34|count_2:inst2|x1_2_1:inst2|inst5~140 } "NODE_NAME" } } { "x1_2_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_2_1.bdf" { { 136 568 632 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.486 ns eightAdd:inst34\|count_2:inst2\|inst11 5 REG LCFF_X14_Y12_N11 5 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.486 ns; Loc. = LCFF_X14_Y12_N11; Fanout = 5; REG Node = 'eightAdd:inst34\|count_2:inst2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { eightAdd:inst34|count_2:inst2|x1_2_1:inst2|inst5~140 eightAdd:inst34|count_2:inst2|inst11 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -168 600 680 -104 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.170 ns ( 33.56 % ) " "Info: Total cell delay = 1.170 ns ( 33.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.316 ns ( 66.44 % ) " "Info: Total interconnect delay = 2.316 ns ( 66.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.486 ns" { psw:inst6|inst5 x1_4_1:inst15|inst4~44 eightAdd:inst34|count_2:inst3|x1_2_1:inst2|inst5~140 eightAdd:inst34|count_2:inst2|x1_2_1:inst2|inst5~140 eightAdd:inst34|count_2:inst2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.486 ns" { psw:inst6|inst5 {} x1_4_1:inst15|inst4~44 {} eightAdd:inst34|count_2:inst3|x1_2_1:inst2|inst5~140 {} eightAdd:inst34|count_2:inst2|x1_2_1:inst2|inst5~140 {} eightAdd:inst34|count_2:inst2|inst11 {} } { 0.000ns 0.460ns 0.371ns 1.485ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.323 ns - Smallest " "Info: - Smallest clock skew is -3.323 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P destination 2.857 ns + Shortest register " "Info: + Shortest clock path from clock \"P\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns P 1 CLK PIN_132 14 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 14; CLK Node = 'P'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1352 -264 -96 1368 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns P~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'P~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { P P~clkctrl } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1352 -264 -96 1368 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.666 ns) 2.857 ns eightAdd:inst34\|count_2:inst2\|inst11 3 REG LCFF_X14_Y12_N11 5 " "Info: 3: + IC(0.902 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X14_Y12_N11; Fanout = 5; REG Node = 'eightAdd:inst34\|count_2:inst2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { P~clkctrl eightAdd:inst34|count_2:inst2|inst11 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -168 600 680 -104 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.56 % ) " "Info: Total cell delay = 1.816 ns ( 63.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.041 ns ( 36.44 % ) " "Info: Total interconnect delay = 1.041 ns ( 36.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { P P~clkctrl eightAdd:inst34|count_2:inst2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { P {} P~combout {} P~clkctrl {} eightAdd:inst34|count_2:inst2|inst11 {} } { 0.000ns 0.000ns 0.139ns 0.902ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P source 6.180 ns - Longest register " "Info: - Longest clock path from clock \"P\" to source register is 6.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns P 1 CLK PIN_132 14 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 14; CLK Node = 'P'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1352 -264 -96 1368 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.537 ns) 3.225 ns inst48 2 COMB LCCOMB_X24_Y9_N22 4 " "Info: 2: + IC(1.538 ns) + CELL(0.537 ns) = 3.225 ns; Loc. = LCCOMB_X24_Y9_N22; Fanout = 4; COMB Node = 'inst48'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { P inst48 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2560 2608 1080 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.289 ns) + CELL(0.666 ns) 6.180 ns psw:inst6\|inst5 3 REG LCFF_X17_Y9_N17 1 " "Info: 3: + IC(2.289 ns) + CELL(0.666 ns) = 6.180 ns; Loc. = LCFF_X17_Y9_N17; Fanout = 1; REG Node = 'psw:inst6\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { inst48 psw:inst6|inst5 } "NODE_NAME" } } { "psw.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/psw.bdf" { { 376 1112 1176 456 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.353 ns ( 38.07 % ) " "Info: Total cell delay = 2.353 ns ( 38.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.827 ns ( 61.93 % ) " "Info: Total interconnect delay = 3.827 ns ( 61.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { P inst48 psw:inst6|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { P {} P~combout {} inst48 {} psw:inst6|inst5 {} } { 0.000ns 0.000ns 1.538ns 2.289ns } { 0.000ns 1.150ns 0.537ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { P P~clkctrl eightAdd:inst34|count_2:inst2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { P {} P~combout {} P~clkctrl {} eightAdd:inst34|count_2:inst2|inst11 {} } { 0.000ns 0.000ns 0.139ns 0.902ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { P inst48 psw:inst6|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { P {} P~combout {} inst48 {} psw:inst6|inst5 {} } { 0.000ns 0.000ns 1.538ns 2.289ns } { 0.000ns 1.150ns 0.537ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "psw.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/psw.bdf" { { 376 1112 1176 456 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -168 600 680 -104 "inst11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "psw.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/psw.bdf" { { 376 1112 1176 456 "inst5" "" } } } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -168 600 680 -104 "inst11" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.486 ns" { psw:inst6|inst5 x1_4_1:inst15|inst4~44 eightAdd:inst34|count_2:inst3|x1_2_1:inst2|inst5~140 eightAdd:inst34|count_2:inst2|x1_2_1:inst2|inst5~140 eightAdd:inst34|count_2:inst2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.486 ns" { psw:inst6|inst5 {} x1_4_1:inst15|inst4~44 {} eightAdd:inst34|count_2:inst3|x1_2_1:inst2|inst5~140 {} eightAdd:inst34|count_2:inst2|x1_2_1:inst2|inst5~140 {} eightAdd:inst34|count_2:inst2|inst11 {} } { 0.000ns 0.460ns 0.371ns 1.485ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { P P~clkctrl eightAdd:inst34|count_2:inst2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { P {} P~combout {} P~clkctrl {} eightAdd:inst34|count_2:inst2|inst11 {} } { 0.000ns 0.000ns 0.139ns 0.902ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { P inst48 psw:inst6|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { P {} P~combout {} inst48 {} psw:inst6|inst5 {} } { 0.000ns 0.000ns 1.538ns 2.289ns } { 0.000ns 1.150ns 0.537ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "cp0 register R0-R4:inst30\|R_8E:inst1\|inst register inst17 310.17 MHz 3.224 ns Internal " "Info: Clock \"cp0\" has Internal fmax of 310.17 MHz between source register \"R0-R4:inst30\|R_8E:inst1\|inst\" and destination register \"inst17\" (period= 3.224 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.636 ns + Longest register register " "Info: + Longest register to register delay is 1.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R0-R4:inst30\|R_8E:inst1\|inst 1 REG LCFF_X23_Y10_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y10_N13; Fanout = 2; REG Node = 'R0-R4:inst30\|R_8E:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0-R4:inst30|R_8E:inst1|inst } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 56 600 664 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.366 ns) 1.528 ns R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~38 2 COMB LCCOMB_X24_Y9_N12 2 " "Info: 2: + IC(1.162 ns) + CELL(0.366 ns) = 1.528 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 2; COMB Node = 'R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { R0-R4:inst30|R_8E:inst1|inst R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 } "NODE_NAME" } } { "x1_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_4_1.bdf" { { 88 616 680 168 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.636 ns inst17 3 REG LCFF_X24_Y9_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.636 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 28.97 % ) " "Info: Total cell delay = 0.474 ns ( 28.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 71.03 % ) " "Info: Total interconnect delay = 1.162 ns ( 71.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { R0-R4:inst30|R_8E:inst1|inst R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.636 ns" { R0-R4:inst30|R_8E:inst1|inst {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 {} inst17 {} } { 0.000ns 1.162ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.324 ns - Smallest " "Info: - Smallest clock skew is -1.324 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp0 destination 8.579 ns + Shortest register " "Info: + Shortest clock path from clock \"cp0\" to destination register is 8.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns cp0 1 CLK PIN_94 10 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_94; Fanout = 10; CLK Node = 'cp0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp0 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2488 2504 1440 "cp0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.475 ns) + CELL(0.206 ns) 5.645 ns inst50 2 COMB LCCOMB_X24_Y9_N28 1 " "Info: 2: + IC(4.475 ns) + CELL(0.206 ns) = 5.645 ns; Loc. = LCCOMB_X24_Y9_N28; Fanout = 1; COMB Node = 'inst50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.681 ns" { cp0 inst50 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2656 2704 1080 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.666 ns) 8.579 ns inst17 3 REG LCFF_X24_Y9_N13 2 " "Info: 3: + IC(2.268 ns) + CELL(0.666 ns) = 8.579 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { inst50 inst17 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.836 ns ( 21.40 % ) " "Info: Total cell delay = 1.836 ns ( 21.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.743 ns ( 78.60 % ) " "Info: Total interconnect delay = 6.743 ns ( 78.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.579 ns" { cp0 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.579 ns" { cp0 {} cp0~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.475ns 2.268ns } { 0.000ns 0.964ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp0 source 9.903 ns - Longest register " "Info: - Longest clock path from clock \"cp0\" to source register is 9.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns cp0 1 CLK PIN_94 10 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_94; Fanout = 10; CLK Node = 'cp0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp0 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2488 2504 1440 "cp0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.742 ns) + CELL(0.537 ns) 4.243 ns inst49 2 COMB LCCOMB_X21_Y9_N12 8 " "Info: 2: + IC(2.742 ns) + CELL(0.537 ns) = 4.243 ns; Loc. = LCCOMB_X21_Y9_N12; Fanout = 8; COMB Node = 'inst49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.279 ns" { cp0 inst49 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2608 2656 1080 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.970 ns) 5.540 ns R_8E:inst21\|inst7 3 REG LCFF_X21_Y9_N19 20 " "Info: 3: + IC(0.327 ns) + CELL(0.970 ns) = 5.540 ns; Loc. = LCFF_X21_Y9_N19; Fanout = 20; REG Node = 'R_8E:inst21\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { inst49 R_8E:inst21|inst7 } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 432 600 664 512 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.616 ns) 6.615 ns R0-R4:inst30\|inst10 4 COMB LCCOMB_X21_Y9_N8 1 " "Info: 4: + IC(0.459 ns) + CELL(0.616 ns) = 6.615 ns; Loc. = LCCOMB_X21_Y9_N8; Fanout = 1; COMB Node = 'R0-R4:inst30\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { R_8E:inst21|inst7 R0-R4:inst30|inst10 } "NODE_NAME" } } { "R0-R4.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 152 -232 -168 200 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.000 ns) 8.368 ns R0-R4:inst30\|inst10~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(1.753 ns) + CELL(0.000 ns) = 8.368 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'R0-R4:inst30\|inst10~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { R0-R4:inst30|inst10 R0-R4:inst30|inst10~clkctrl } "NODE_NAME" } } { "R0-R4.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 152 -232 -168 200 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 9.903 ns R0-R4:inst30\|R_8E:inst1\|inst 6 REG LCFF_X23_Y10_N13 2 " "Info: 6: + IC(0.869 ns) + CELL(0.666 ns) = 9.903 ns; Loc. = LCFF_X23_Y10_N13; Fanout = 2; REG Node = 'R0-R4:inst30\|R_8E:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { R0-R4:inst30|inst10~clkctrl R0-R4:inst30|R_8E:inst1|inst } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 56 600 664 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.753 ns ( 37.90 % ) " "Info: Total cell delay = 3.753 ns ( 37.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.150 ns ( 62.10 % ) " "Info: Total interconnect delay = 6.150 ns ( 62.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.903 ns" { cp0 inst49 R_8E:inst21|inst7 R0-R4:inst30|inst10 R0-R4:inst30|inst10~clkctrl R0-R4:inst30|R_8E:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.903 ns" { cp0 {} cp0~combout {} inst49 {} R_8E:inst21|inst7 {} R0-R4:inst30|inst10 {} R0-R4:inst30|inst10~clkctrl {} R0-R4:inst30|R_8E:inst1|inst {} } { 0.000ns 0.000ns 2.742ns 0.327ns 0.459ns 1.753ns 0.869ns } { 0.000ns 0.964ns 0.537ns 0.970ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.579 ns" { cp0 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.579 ns" { cp0 {} cp0~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.475ns 2.268ns } { 0.000ns 0.964ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.903 ns" { cp0 inst49 R_8E:inst21|inst7 R0-R4:inst30|inst10 R0-R4:inst30|inst10~clkctrl R0-R4:inst30|R_8E:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.903 ns" { cp0 {} cp0~combout {} inst49 {} R_8E:inst21|inst7 {} R0-R4:inst30|inst10 {} R0-R4:inst30|inst10~clkctrl {} R0-R4:inst30|R_8E:inst1|inst {} } { 0.000ns 0.000ns 2.742ns 0.327ns 0.459ns 1.753ns 0.869ns } { 0.000ns 0.964ns 0.537ns 0.970ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 56 600 664 136 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { R0-R4:inst30|R_8E:inst1|inst R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.636 ns" { R0-R4:inst30|R_8E:inst1|inst {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 {} inst17 {} } { 0.000ns 1.162ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.579 ns" { cp0 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.579 ns" { cp0 {} cp0~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.475ns 2.268ns } { 0.000ns 0.964ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.903 ns" { cp0 inst49 R_8E:inst21|inst7 R0-R4:inst30|inst10 R0-R4:inst30|inst10~clkctrl R0-R4:inst30|R_8E:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.903 ns" { cp0 {} cp0~combout {} inst49 {} R_8E:inst21|inst7 {} R0-R4:inst30|inst10 {} R0-R4:inst30|inst10~clkctrl {} R0-R4:inst30|R_8E:inst1|inst {} } { 0.000ns 0.000ns 2.742ns 0.327ns 0.459ns 1.753ns 0.869ns } { 0.000ns 0.964ns 0.537ns 0.970ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "cp2 register eightAdd:inst20\|count_2:inst1\|inst10 register eightAdd:inst20\|count_2:inst\|inst10 313.28 MHz 3.192 ns Internal " "Info: Clock \"cp2\" has Internal fmax of 313.28 MHz between source register \"eightAdd:inst20\|count_2:inst1\|inst10\" and destination register \"eightAdd:inst20\|count_2:inst\|inst10\" (period= 3.192 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.928 ns + Longest register register " "Info: + Longest register to register delay is 2.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns eightAdd:inst20\|count_2:inst1\|inst10 1 REG LCFF_X26_Y4_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y4_N17; Fanout = 5; REG Node = 'eightAdd:inst20\|count_2:inst1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { eightAdd:inst20|count_2:inst1|inst10 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.869 ns) + CELL(0.370 ns) 2.239 ns eightAdd:inst20\|inst17 2 COMB LCCOMB_X26_Y4_N12 2 " "Info: 2: + IC(1.869 ns) + CELL(0.370 ns) = 2.239 ns; Loc. = LCCOMB_X26_Y4_N12; Fanout = 2; COMB Node = 'eightAdd:inst20\|inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { eightAdd:inst20|count_2:inst1|inst10 eightAdd:inst20|inst17 } "NODE_NAME" } } { "eightAdd.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/eightAdd.bdf" { { 168 464 512 232 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 2.820 ns eightAdd:inst20\|count_2:inst\|inst10~2 3 COMB LCCOMB_X26_Y4_N24 1 " "Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 2.820 ns; Loc. = LCCOMB_X26_Y4_N24; Fanout = 1; COMB Node = 'eightAdd:inst20\|count_2:inst\|inst10~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { eightAdd:inst20|inst17 eightAdd:inst20|count_2:inst|inst10~2 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.928 ns eightAdd:inst20\|count_2:inst\|inst10 4 REG LCFF_X26_Y4_N25 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.928 ns; Loc. = LCFF_X26_Y4_N25; Fanout = 4; REG Node = 'eightAdd:inst20\|count_2:inst\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { eightAdd:inst20|count_2:inst|inst10~2 eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 23.36 % ) " "Info: Total cell delay = 0.684 ns ( 23.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.244 ns ( 76.64 % ) " "Info: Total interconnect delay = 2.244 ns ( 76.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { eightAdd:inst20|count_2:inst1|inst10 eightAdd:inst20|inst17 eightAdd:inst20|count_2:inst|inst10~2 eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.928 ns" { eightAdd:inst20|count_2:inst1|inst10 {} eightAdd:inst20|inst17 {} eightAdd:inst20|count_2:inst|inst10~2 {} eightAdd:inst20|count_2:inst|inst10 {} } { 0.000ns 1.869ns 0.375ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp2 destination 8.659 ns + Shortest register " "Info: + Shortest clock path from clock \"cp2\" to destination register is 8.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cp2 1 CLK PIN_96 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 7; CLK Node = 'cp2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp2 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2520 2536 1440 "cp2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.019 ns) + CELL(0.532 ns) 4.535 ns inst42 2 COMB LCCOMB_X24_Y9_N26 1 " "Info: 2: + IC(3.019 ns) + CELL(0.532 ns) = 4.535 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 1; COMB Node = 'inst42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.551 ns" { cp2 inst42 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(0.000 ns) 7.074 ns inst42~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.539 ns) + CELL(0.000 ns) = 7.074 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst42~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { inst42 inst42~clkctrl } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 8.659 ns eightAdd:inst20\|count_2:inst\|inst10 4 REG LCFF_X26_Y4_N25 4 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 8.659 ns; Loc. = LCFF_X26_Y4_N25; Fanout = 4; REG Node = 'eightAdd:inst20\|count_2:inst\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst42~clkctrl eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.182 ns ( 25.20 % ) " "Info: Total cell delay = 2.182 ns ( 25.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.477 ns ( 74.80 % ) " "Info: Total interconnect delay = 6.477 ns ( 74.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.659 ns" { cp2 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.659 ns" { cp2 {} cp2~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst|inst10 {} } { 0.000ns 0.000ns 3.019ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.532ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp2 source 8.659 ns - Longest register " "Info: - Longest clock path from clock \"cp2\" to source register is 8.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cp2 1 CLK PIN_96 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 7; CLK Node = 'cp2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp2 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2520 2536 1440 "cp2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.019 ns) + CELL(0.532 ns) 4.535 ns inst42 2 COMB LCCOMB_X24_Y9_N26 1 " "Info: 2: + IC(3.019 ns) + CELL(0.532 ns) = 4.535 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 1; COMB Node = 'inst42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.551 ns" { cp2 inst42 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(0.000 ns) 7.074 ns inst42~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.539 ns) + CELL(0.000 ns) = 7.074 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst42~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { inst42 inst42~clkctrl } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 8.659 ns eightAdd:inst20\|count_2:inst1\|inst10 4 REG LCFF_X26_Y4_N17 5 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 8.659 ns; Loc. = LCFF_X26_Y4_N17; Fanout = 5; REG Node = 'eightAdd:inst20\|count_2:inst1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst42~clkctrl eightAdd:inst20|count_2:inst1|inst10 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.182 ns ( 25.20 % ) " "Info: Total cell delay = 2.182 ns ( 25.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.477 ns ( 74.80 % ) " "Info: Total interconnect delay = 6.477 ns ( 74.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.659 ns" { cp2 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.659 ns" { cp2 {} cp2~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst1|inst10 {} } { 0.000ns 0.000ns 3.019ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.532ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.659 ns" { cp2 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.659 ns" { cp2 {} cp2~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst|inst10 {} } { 0.000ns 0.000ns 3.019ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.532ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.659 ns" { cp2 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.659 ns" { cp2 {} cp2~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst1|inst10 {} } { 0.000ns 0.000ns 3.019ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.532ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { eightAdd:inst20|count_2:inst1|inst10 eightAdd:inst20|inst17 eightAdd:inst20|count_2:inst|inst10~2 eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.928 ns" { eightAdd:inst20|count_2:inst1|inst10 {} eightAdd:inst20|inst17 {} eightAdd:inst20|count_2:inst|inst10~2 {} eightAdd:inst20|count_2:inst|inst10 {} } { 0.000ns 1.869ns 0.375ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.659 ns" { cp2 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.659 ns" { cp2 {} cp2~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst|inst10 {} } { 0.000ns 0.000ns 3.019ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.532ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.659 ns" { cp2 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.659 ns" { cp2 {} cp2~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst1|inst10 {} } { 0.000ns 0.000ns 3.019ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.532ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "cp1 register eightAdd:inst20\|count_2:inst1\|inst10 register eightAdd:inst20\|count_2:inst\|inst10 313.28 MHz 3.192 ns Internal " "Info: Clock \"cp1\" has Internal fmax of 313.28 MHz between source register \"eightAdd:inst20\|count_2:inst1\|inst10\" and destination register \"eightAdd:inst20\|count_2:inst\|inst10\" (period= 3.192 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.928 ns + Longest register register " "Info: + Longest register to register delay is 2.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns eightAdd:inst20\|count_2:inst1\|inst10 1 REG LCFF_X26_Y4_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y4_N17; Fanout = 5; REG Node = 'eightAdd:inst20\|count_2:inst1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { eightAdd:inst20|count_2:inst1|inst10 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.869 ns) + CELL(0.370 ns) 2.239 ns eightAdd:inst20\|inst17 2 COMB LCCOMB_X26_Y4_N12 2 " "Info: 2: + IC(1.869 ns) + CELL(0.370 ns) = 2.239 ns; Loc. = LCCOMB_X26_Y4_N12; Fanout = 2; COMB Node = 'eightAdd:inst20\|inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { eightAdd:inst20|count_2:inst1|inst10 eightAdd:inst20|inst17 } "NODE_NAME" } } { "eightAdd.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/eightAdd.bdf" { { 168 464 512 232 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 2.820 ns eightAdd:inst20\|count_2:inst\|inst10~2 3 COMB LCCOMB_X26_Y4_N24 1 " "Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 2.820 ns; Loc. = LCCOMB_X26_Y4_N24; Fanout = 1; COMB Node = 'eightAdd:inst20\|count_2:inst\|inst10~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { eightAdd:inst20|inst17 eightAdd:inst20|count_2:inst|inst10~2 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.928 ns eightAdd:inst20\|count_2:inst\|inst10 4 REG LCFF_X26_Y4_N25 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.928 ns; Loc. = LCFF_X26_Y4_N25; Fanout = 4; REG Node = 'eightAdd:inst20\|count_2:inst\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { eightAdd:inst20|count_2:inst|inst10~2 eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 23.36 % ) " "Info: Total cell delay = 0.684 ns ( 23.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.244 ns ( 76.64 % ) " "Info: Total interconnect delay = 2.244 ns ( 76.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { eightAdd:inst20|count_2:inst1|inst10 eightAdd:inst20|inst17 eightAdd:inst20|count_2:inst|inst10~2 eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.928 ns" { eightAdd:inst20|count_2:inst1|inst10 {} eightAdd:inst20|inst17 {} eightAdd:inst20|count_2:inst|inst10~2 {} eightAdd:inst20|count_2:inst|inst10 {} } { 0.000ns 1.869ns 0.375ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp1 destination 10.327 ns + Shortest register " "Info: + Shortest clock path from clock \"cp1\" to destination register is 10.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cp1 1 CLK PIN_95 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 7; CLK Node = 'cp1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp1 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2504 2520 1440 "cp1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(0.535 ns) 6.203 ns inst42 2 COMB LCCOMB_X24_Y9_N26 1 " "Info: 2: + IC(4.684 ns) + CELL(0.535 ns) = 6.203 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 1; COMB Node = 'inst42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.219 ns" { cp1 inst42 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(0.000 ns) 8.742 ns inst42~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.539 ns) + CELL(0.000 ns) = 8.742 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst42~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { inst42 inst42~clkctrl } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 10.327 ns eightAdd:inst20\|count_2:inst\|inst10 4 REG LCFF_X26_Y4_N25 4 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 10.327 ns; Loc. = LCFF_X26_Y4_N25; Fanout = 4; REG Node = 'eightAdd:inst20\|count_2:inst\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst42~clkctrl eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.185 ns ( 21.16 % ) " "Info: Total cell delay = 2.185 ns ( 21.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.142 ns ( 78.84 % ) " "Info: Total interconnect delay = 8.142 ns ( 78.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { cp1 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { cp1 {} cp1~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst|inst10 {} } { 0.000ns 0.000ns 4.684ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.535ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp1 source 10.327 ns - Longest register " "Info: - Longest clock path from clock \"cp1\" to source register is 10.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cp1 1 CLK PIN_95 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 7; CLK Node = 'cp1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp1 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2504 2520 1440 "cp1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(0.535 ns) 6.203 ns inst42 2 COMB LCCOMB_X24_Y9_N26 1 " "Info: 2: + IC(4.684 ns) + CELL(0.535 ns) = 6.203 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 1; COMB Node = 'inst42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.219 ns" { cp1 inst42 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(0.000 ns) 8.742 ns inst42~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.539 ns) + CELL(0.000 ns) = 8.742 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst42~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { inst42 inst42~clkctrl } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 10.327 ns eightAdd:inst20\|count_2:inst1\|inst10 4 REG LCFF_X26_Y4_N17 5 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 10.327 ns; Loc. = LCFF_X26_Y4_N17; Fanout = 5; REG Node = 'eightAdd:inst20\|count_2:inst1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst42~clkctrl eightAdd:inst20|count_2:inst1|inst10 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.185 ns ( 21.16 % ) " "Info: Total cell delay = 2.185 ns ( 21.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.142 ns ( 78.84 % ) " "Info: Total interconnect delay = 8.142 ns ( 78.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { cp1 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { cp1 {} cp1~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst1|inst10 {} } { 0.000ns 0.000ns 4.684ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.535ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { cp1 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { cp1 {} cp1~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst|inst10 {} } { 0.000ns 0.000ns 4.684ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.535ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { cp1 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { cp1 {} cp1~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst1|inst10 {} } { 0.000ns 0.000ns 4.684ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.535ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { eightAdd:inst20|count_2:inst1|inst10 eightAdd:inst20|inst17 eightAdd:inst20|count_2:inst|inst10~2 eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.928 ns" { eightAdd:inst20|count_2:inst1|inst10 {} eightAdd:inst20|inst17 {} eightAdd:inst20|count_2:inst|inst10~2 {} eightAdd:inst20|count_2:inst|inst10 {} } { 0.000ns 1.869ns 0.375ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { cp1 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { cp1 {} cp1~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst|inst10 {} } { 0.000ns 0.000ns 4.684ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.535ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { cp1 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { cp1 {} cp1~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst1|inst10 {} } { 0.000ns 0.000ns 4.684ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.535ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CPZZ register move8:inst14\|move1:inst27\|inst register move8:inst14\|move1:inst26\|inst 359.58 MHz 2.781 ns Internal " "Info: Clock \"CPZZ\" has Internal fmax of 359.58 MHz between source register \"move8:inst14\|move1:inst27\|inst\" and destination register \"move8:inst14\|move1:inst26\|inst\" (period= 2.781 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.487 ns + Longest register register " "Info: + Longest register to register delay is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns move8:inst14\|move1:inst27\|inst 1 REG LCFF_X26_Y4_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y4_N1; Fanout = 10; REG Node = 'move8:inst14\|move1:inst27\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "move1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move1.bdf" { { 72 424 488 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.173 ns) + CELL(0.206 ns) 2.379 ns move8:inst14\|move1:inst26\|x1_3_1:inst1\|inst8~12 2 COMB LCCOMB_X17_Y9_N24 1 " "Info: 2: + IC(2.173 ns) + CELL(0.206 ns) = 2.379 ns; Loc. = LCCOMB_X17_Y9_N24; Fanout = 1; COMB Node = 'move8:inst14\|move1:inst26\|x1_3_1:inst1\|inst8~12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { move8:inst14|move1:inst27|inst move8:inst14|move1:inst26|x1_3_1:inst1|inst8~12 } "NODE_NAME" } } { "x1_3_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_3_1.bdf" { { 152 736 800 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.487 ns move8:inst14\|move1:inst26\|inst 3 REG LCFF_X17_Y9_N25 10 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.487 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 10; REG Node = 'move8:inst14\|move1:inst26\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { move8:inst14|move1:inst26|x1_3_1:inst1|inst8~12 move8:inst14|move1:inst26|inst } "NODE_NAME" } } { "move1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move1.bdf" { { 72 424 488 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 12.63 % ) " "Info: Total cell delay = 0.314 ns ( 12.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.173 ns ( 87.37 % ) " "Info: Total interconnect delay = 2.173 ns ( 87.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { move8:inst14|move1:inst27|inst move8:inst14|move1:inst26|x1_3_1:inst1|inst8~12 move8:inst14|move1:inst26|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { move8:inst14|move1:inst27|inst {} move8:inst14|move1:inst26|x1_3_1:inst1|inst8~12 {} move8:inst14|move1:inst26|inst {} } { 0.000ns 2.173ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.030 ns - Smallest " "Info: - Smallest clock skew is -0.030 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPZZ destination 5.684 ns + Shortest register " "Info: + Shortest clock path from clock \"CPZZ\" to destination register is 5.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CPZZ 1 CLK PIN_102 1 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 1; CLK Node = 'CPZZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPZZ } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1544 1544 1560 1725 "CPZZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.801 ns) + CELL(0.206 ns) 3.011 ns inst72 2 COMB LCCOMB_X33_Y7_N0 1 " "Info: 2: + IC(1.801 ns) + CELL(0.206 ns) = 3.011 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 1; COMB Node = 'inst72'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { CPZZ inst72 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1432 1520 1568 1496 "inst72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.000 ns) 4.129 ns inst72~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.118 ns) + CELL(0.000 ns) = 4.129 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst72~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { inst72 inst72~clkctrl } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1432 1520 1568 1496 "inst72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 5.684 ns move8:inst14\|move1:inst26\|inst 4 REG LCFF_X17_Y9_N25 10 " "Info: 4: + IC(0.889 ns) + CELL(0.666 ns) = 5.684 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 10; REG Node = 'move8:inst14\|move1:inst26\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { inst72~clkctrl move8:inst14|move1:inst26|inst } "NODE_NAME" } } { "move1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move1.bdf" { { 72 424 488 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.876 ns ( 33.00 % ) " "Info: Total cell delay = 1.876 ns ( 33.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.808 ns ( 67.00 % ) " "Info: Total interconnect delay = 3.808 ns ( 67.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { CPZZ inst72 inst72~clkctrl move8:inst14|move1:inst26|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.684 ns" { CPZZ {} CPZZ~combout {} inst72 {} inst72~clkctrl {} move8:inst14|move1:inst26|inst {} } { 0.000ns 0.000ns 1.801ns 1.118ns 0.889ns } { 0.000ns 1.004ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPZZ source 5.714 ns - Longest register " "Info: - Longest clock path from clock \"CPZZ\" to source register is 5.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CPZZ 1 CLK PIN_102 1 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 1; CLK Node = 'CPZZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPZZ } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1544 1544 1560 1725 "CPZZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.801 ns) + CELL(0.206 ns) 3.011 ns inst72 2 COMB LCCOMB_X33_Y7_N0 1 " "Info: 2: + IC(1.801 ns) + CELL(0.206 ns) = 3.011 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 1; COMB Node = 'inst72'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { CPZZ inst72 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1432 1520 1568 1496 "inst72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.000 ns) 4.129 ns inst72~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.118 ns) + CELL(0.000 ns) = 4.129 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst72~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { inst72 inst72~clkctrl } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1432 1520 1568 1496 "inst72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 5.714 ns move8:inst14\|move1:inst27\|inst 4 REG LCFF_X26_Y4_N1 10 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 5.714 ns; Loc. = LCFF_X26_Y4_N1; Fanout = 10; REG Node = 'move8:inst14\|move1:inst27\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst72~clkctrl move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "move1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move1.bdf" { { 72 424 488 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.876 ns ( 32.83 % ) " "Info: Total cell delay = 1.876 ns ( 32.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.838 ns ( 67.17 % ) " "Info: Total interconnect delay = 3.838 ns ( 67.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.714 ns" { CPZZ inst72 inst72~clkctrl move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.714 ns" { CPZZ {} CPZZ~combout {} inst72 {} inst72~clkctrl {} move8:inst14|move1:inst27|inst {} } { 0.000ns 0.000ns 1.801ns 1.118ns 0.919ns } { 0.000ns 1.004ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { CPZZ inst72 inst72~clkctrl move8:inst14|move1:inst26|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.684 ns" { CPZZ {} CPZZ~combout {} inst72 {} inst72~clkctrl {} move8:inst14|move1:inst26|inst {} } { 0.000ns 0.000ns 1.801ns 1.118ns 0.889ns } { 0.000ns 1.004ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.714 ns" { CPZZ inst72 inst72~clkctrl move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.714 ns" { CPZZ {} CPZZ~combout {} inst72 {} inst72~clkctrl {} move8:inst14|move1:inst27|inst {} } { 0.000ns 0.000ns 1.801ns 1.118ns 0.919ns } { 0.000ns 1.004ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "move1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move1.bdf" { { 72 424 488 152 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "move1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move1.bdf" { { 72 424 488 152 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { move8:inst14|move1:inst27|inst move8:inst14|move1:inst26|x1_3_1:inst1|inst8~12 move8:inst14|move1:inst26|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { move8:inst14|move1:inst27|inst {} move8:inst14|move1:inst26|x1_3_1:inst1|inst8~12 {} move8:inst14|move1:inst26|inst {} } { 0.000ns 2.173ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { CPZZ inst72 inst72~clkctrl move8:inst14|move1:inst26|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.684 ns" { CPZZ {} CPZZ~combout {} inst72 {} inst72~clkctrl {} move8:inst14|move1:inst26|inst {} } { 0.000ns 0.000ns 1.801ns 1.118ns 0.889ns } { 0.000ns 1.004ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.714 ns" { CPZZ inst72 inst72~clkctrl move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.714 ns" { CPZZ {} CPZZ~combout {} inst72 {} inst72~clkctrl {} move8:inst14|move1:inst27|inst {} } { 0.000ns 0.000ns 1.801ns 1.118ns 0.919ns } { 0.000ns 1.004ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "EN0 " "Info: No valid register-to-register data paths exist for clock \"EN0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "EN2 " "Info: No valid register-to-register data paths exist for clock \"EN2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "EN1 " "Info: No valid register-to-register data paths exist for clock \"EN1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPBB " "Info: No valid register-to-register data paths exist for clock \"CPBB\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPAA " "Info: No valid register-to-register data paths exist for clock \"CPAA\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "P 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"P\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "R_8E:inst21\|inst6 inst17 P 956 ps " "Info: Found hold time violation between source  pin or register \"R_8E:inst21\|inst6\" and destination pin or register \"inst17\" for clock \"P\" (Hold time is 956 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.732 ns + Largest " "Info: + Largest clock skew is 3.732 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P destination 7.593 ns + Longest register " "Info: + Longest clock path from clock \"P\" to destination register is 7.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns P 1 CLK PIN_132 14 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 14; CLK Node = 'P'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1352 -264 -96 1368 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.010 ns) + CELL(0.499 ns) 4.659 ns inst50 2 COMB LCCOMB_X24_Y9_N28 1 " "Info: 2: + IC(3.010 ns) + CELL(0.499 ns) = 4.659 ns; Loc. = LCCOMB_X24_Y9_N28; Fanout = 1; COMB Node = 'inst50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.509 ns" { P inst50 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2656 2704 1080 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.666 ns) 7.593 ns inst17 3 REG LCFF_X24_Y9_N13 2 " "Info: 3: + IC(2.268 ns) + CELL(0.666 ns) = 7.593 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { inst50 inst17 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 30.49 % ) " "Info: Total cell delay = 2.315 ns ( 30.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.278 ns ( 69.51 % ) " "Info: Total interconnect delay = 5.278 ns ( 69.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.593 ns" { P inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.593 ns" { P {} P~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 3.010ns 2.268ns } { 0.000ns 1.150ns 0.499ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P source 3.861 ns - Shortest register " "Info: - Shortest clock path from clock \"P\" to source register is 3.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns P 1 CLK PIN_132 14 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 14; CLK Node = 'P'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1352 -264 -96 1368 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.202 ns) 2.868 ns inst49 2 COMB LCCOMB_X21_Y9_N12 8 " "Info: 2: + IC(1.516 ns) + CELL(0.202 ns) = 2.868 ns; Loc. = LCCOMB_X21_Y9_N12; Fanout = 8; COMB Node = 'inst49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { P inst49 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2608 2656 1080 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.666 ns) 3.861 ns R_8E:inst21\|inst6 3 REG LCFF_X21_Y9_N29 16 " "Info: 3: + IC(0.327 ns) + CELL(0.666 ns) = 3.861 ns; Loc. = LCFF_X21_Y9_N29; Fanout = 16; REG Node = 'R_8E:inst21\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 248 600 664 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 52.27 % ) " "Info: Total cell delay = 2.018 ns ( 52.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.843 ns ( 47.73 % ) " "Info: Total interconnect delay = 1.843 ns ( 47.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.861 ns" { P inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.861 ns" { P {} P~combout {} inst49 {} R_8E:inst21|inst6 {} } { 0.000ns 0.000ns 1.516ns 0.327ns } { 0.000ns 1.150ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.593 ns" { P inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.593 ns" { P {} P~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 3.010ns 2.268ns } { 0.000ns 1.150ns 0.499ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.861 ns" { P inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.861 ns" { P {} P~combout {} inst49 {} R_8E:inst21|inst6 {} } { 0.000ns 0.000ns 1.516ns 0.327ns } { 0.000ns 1.150ns 0.202ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 248 600 664 328 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.778 ns - Shortest register register " "Info: - Shortest register to register delay is 2.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R_8E:inst21\|inst6 1 REG LCFF_X21_Y9_N29 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N29; Fanout = 16; REG Node = 'R_8E:inst21\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_8E:inst21|inst6 } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 248 600 664 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.589 ns) 2.670 ns R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~38 2 COMB LCCOMB_X24_Y9_N12 2 " "Info: 2: + IC(2.081 ns) + CELL(0.589 ns) = 2.670 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 2; COMB Node = 'R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { R_8E:inst21|inst6 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 } "NODE_NAME" } } { "x1_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_4_1.bdf" { { 88 616 680 168 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.778 ns inst17 3 REG LCFF_X24_Y9_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.778 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.697 ns ( 25.09 % ) " "Info: Total cell delay = 0.697 ns ( 25.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.081 ns ( 74.91 % ) " "Info: Total interconnect delay = 2.081 ns ( 74.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { R_8E:inst21|inst6 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { R_8E:inst21|inst6 {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 {} inst17 {} } { 0.000ns 2.081ns 0.000ns } { 0.000ns 0.589ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.593 ns" { P inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.593 ns" { P {} P~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 3.010ns 2.268ns } { 0.000ns 1.150ns 0.499ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.861 ns" { P inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.861 ns" { P {} P~combout {} inst49 {} R_8E:inst21|inst6 {} } { 0.000ns 0.000ns 1.516ns 0.327ns } { 0.000ns 1.150ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { R_8E:inst21|inst6 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { R_8E:inst21|inst6 {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 {} inst17 {} } { 0.000ns 2.081ns 0.000ns } { 0.000ns 0.589ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "cp0 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"cp0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "R0-R4:inst30\|R_8E:inst2\|inst inst17 cp0 1.238 ns " "Info: Found hold time violation between source  pin or register \"R0-R4:inst30\|R_8E:inst2\|inst\" and destination pin or register \"inst17\" for clock \"cp0\" (Hold time is 1.238 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.022 ns + Largest " "Info: + Largest clock skew is 3.022 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp0 destination 8.579 ns + Longest register " "Info: + Longest clock path from clock \"cp0\" to destination register is 8.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns cp0 1 CLK PIN_94 10 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_94; Fanout = 10; CLK Node = 'cp0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp0 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2488 2504 1440 "cp0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.475 ns) + CELL(0.206 ns) 5.645 ns inst50 2 COMB LCCOMB_X24_Y9_N28 1 " "Info: 2: + IC(4.475 ns) + CELL(0.206 ns) = 5.645 ns; Loc. = LCCOMB_X24_Y9_N28; Fanout = 1; COMB Node = 'inst50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.681 ns" { cp0 inst50 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2656 2704 1080 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.666 ns) 8.579 ns inst17 3 REG LCFF_X24_Y9_N13 2 " "Info: 3: + IC(2.268 ns) + CELL(0.666 ns) = 8.579 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { inst50 inst17 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.836 ns ( 21.40 % ) " "Info: Total cell delay = 1.836 ns ( 21.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.743 ns ( 78.60 % ) " "Info: Total interconnect delay = 6.743 ns ( 78.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.579 ns" { cp0 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.579 ns" { cp0 {} cp0~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.475ns 2.268ns } { 0.000ns 0.964ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp0 source 5.557 ns - Shortest register " "Info: - Shortest clock path from clock \"cp0\" to source register is 5.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns cp0 1 CLK PIN_94 10 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_94; Fanout = 10; CLK Node = 'cp0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp0 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2488 2504 1440 "cp0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.559 ns) + CELL(0.370 ns) 3.893 ns R0-R4:inst30\|inst9 2 COMB LCCOMB_X21_Y9_N22 8 " "Info: 2: + IC(2.559 ns) + CELL(0.370 ns) = 3.893 ns; Loc. = LCCOMB_X21_Y9_N22; Fanout = 8; COMB Node = 'R0-R4:inst30\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { cp0 R0-R4:inst30|inst9 } "NODE_NAME" } } { "R0-R4.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 104 -232 -168 152 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.666 ns) 5.557 ns R0-R4:inst30\|R_8E:inst2\|inst 3 REG LCFF_X24_Y9_N11 2 " "Info: 3: + IC(0.998 ns) + CELL(0.666 ns) = 5.557 ns; Loc. = LCFF_X24_Y9_N11; Fanout = 2; REG Node = 'R0-R4:inst30\|R_8E:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { R0-R4:inst30|inst9 R0-R4:inst30|R_8E:inst2|inst } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 56 600 664 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 35.99 % ) " "Info: Total cell delay = 2.000 ns ( 35.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.557 ns ( 64.01 % ) " "Info: Total interconnect delay = 3.557 ns ( 64.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.557 ns" { cp0 R0-R4:inst30|inst9 R0-R4:inst30|R_8E:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.557 ns" { cp0 {} cp0~combout {} R0-R4:inst30|inst9 {} R0-R4:inst30|R_8E:inst2|inst {} } { 0.000ns 0.000ns 2.559ns 0.998ns } { 0.000ns 0.964ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.579 ns" { cp0 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.579 ns" { cp0 {} cp0~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.475ns 2.268ns } { 0.000ns 0.964ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.557 ns" { cp0 R0-R4:inst30|inst9 R0-R4:inst30|R_8E:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.557 ns" { cp0 {} cp0~combout {} R0-R4:inst30|inst9 {} R0-R4:inst30|R_8E:inst2|inst {} } { 0.000ns 0.000ns 2.559ns 0.998ns } { 0.000ns 0.964ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 56 600 664 136 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.786 ns - Shortest register register " "Info: - Shortest register to register delay is 1.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R0-R4:inst30\|R_8E:inst2\|inst 1 REG LCFF_X24_Y9_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y9_N11; Fanout = 2; REG Node = 'R0-R4:inst30\|R_8E:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0-R4:inst30|R_8E:inst2|inst } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 56 600 664 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.651 ns) 1.120 ns R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~37 2 COMB LCCOMB_X24_Y9_N30 1 " "Info: 2: + IC(0.469 ns) + CELL(0.651 ns) = 1.120 ns; Loc. = LCCOMB_X24_Y9_N30; Fanout = 1; COMB Node = 'R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { R0-R4:inst30|R_8E:inst2|inst R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~37 } "NODE_NAME" } } { "x1_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_4_1.bdf" { { 88 616 680 168 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.206 ns) 1.678 ns R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~38 3 COMB LCCOMB_X24_Y9_N12 2 " "Info: 3: + IC(0.352 ns) + CELL(0.206 ns) = 1.678 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 2; COMB Node = 'R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~37 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 } "NODE_NAME" } } { "x1_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_4_1.bdf" { { 88 616 680 168 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.786 ns inst17 4 REG LCFF_X24_Y9_N13 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.786 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.965 ns ( 54.03 % ) " "Info: Total cell delay = 0.965 ns ( 54.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.821 ns ( 45.97 % ) " "Info: Total interconnect delay = 0.821 ns ( 45.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { R0-R4:inst30|R_8E:inst2|inst R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~37 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.786 ns" { R0-R4:inst30|R_8E:inst2|inst {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~37 {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 {} inst17 {} } { 0.000ns 0.469ns 0.352ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.579 ns" { cp0 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.579 ns" { cp0 {} cp0~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.475ns 2.268ns } { 0.000ns 0.964ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.557 ns" { cp0 R0-R4:inst30|inst9 R0-R4:inst30|R_8E:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.557 ns" { cp0 {} cp0~combout {} R0-R4:inst30|inst9 {} R0-R4:inst30|R_8E:inst2|inst {} } { 0.000ns 0.000ns 2.559ns 0.998ns } { 0.000ns 0.964ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { R0-R4:inst30|R_8E:inst2|inst R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~37 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.786 ns" { R0-R4:inst30|R_8E:inst2|inst {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~37 {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 {} inst17 {} } { 0.000ns 0.469ns 0.352ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "cp2 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"cp2\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "R_8E:inst21\|inst6 inst17 cp2 739 ps " "Info: Found hold time violation between source  pin or register \"R_8E:inst21\|inst6\" and destination pin or register \"inst17\" for clock \"cp2\" (Hold time is 739 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.515 ns + Largest " "Info: + Largest clock skew is 3.515 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp2 destination 8.852 ns + Longest register " "Info: + Longest clock path from clock \"cp2\" to destination register is 8.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cp2 1 CLK PIN_96 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 7; CLK Node = 'cp2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp2 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2520 2536 1440 "cp2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.354 ns) + CELL(0.580 ns) 5.918 ns inst50 2 COMB LCCOMB_X24_Y9_N28 1 " "Info: 2: + IC(4.354 ns) + CELL(0.580 ns) = 5.918 ns; Loc. = LCCOMB_X24_Y9_N28; Fanout = 1; COMB Node = 'inst50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.934 ns" { cp2 inst50 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2656 2704 1080 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.666 ns) 8.852 ns inst17 3 REG LCFF_X24_Y9_N13 2 " "Info: 3: + IC(2.268 ns) + CELL(0.666 ns) = 8.852 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { inst50 inst17 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.230 ns ( 25.19 % ) " "Info: Total cell delay = 2.230 ns ( 25.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.622 ns ( 74.81 % ) " "Info: Total interconnect delay = 6.622 ns ( 74.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.852 ns" { cp2 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.852 ns" { cp2 {} cp2~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.354ns 2.268ns } { 0.000ns 0.984ns 0.580ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp2 source 5.337 ns - Shortest register " "Info: - Shortest clock path from clock \"cp2\" to source register is 5.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cp2 1 CLK PIN_96 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 7; CLK Node = 'cp2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp2 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2520 2536 1440 "cp2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.744 ns) + CELL(0.616 ns) 4.344 ns inst49 2 COMB LCCOMB_X21_Y9_N12 8 " "Info: 2: + IC(2.744 ns) + CELL(0.616 ns) = 4.344 ns; Loc. = LCCOMB_X21_Y9_N12; Fanout = 8; COMB Node = 'inst49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.360 ns" { cp2 inst49 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2608 2656 1080 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.666 ns) 5.337 ns R_8E:inst21\|inst6 3 REG LCFF_X21_Y9_N29 16 " "Info: 3: + IC(0.327 ns) + CELL(0.666 ns) = 5.337 ns; Loc. = LCFF_X21_Y9_N29; Fanout = 16; REG Node = 'R_8E:inst21\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 248 600 664 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.266 ns ( 42.46 % ) " "Info: Total cell delay = 2.266 ns ( 42.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.071 ns ( 57.54 % ) " "Info: Total interconnect delay = 3.071 ns ( 57.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.337 ns" { cp2 inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.337 ns" { cp2 {} cp2~combout {} inst49 {} R_8E:inst21|inst6 {} } { 0.000ns 0.000ns 2.744ns 0.327ns } { 0.000ns 0.984ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.852 ns" { cp2 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.852 ns" { cp2 {} cp2~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.354ns 2.268ns } { 0.000ns 0.984ns 0.580ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.337 ns" { cp2 inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.337 ns" { cp2 {} cp2~combout {} inst49 {} R_8E:inst21|inst6 {} } { 0.000ns 0.000ns 2.744ns 0.327ns } { 0.000ns 0.984ns 0.616ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 248 600 664 328 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.778 ns - Shortest register register " "Info: - Shortest register to register delay is 2.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R_8E:inst21\|inst6 1 REG LCFF_X21_Y9_N29 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N29; Fanout = 16; REG Node = 'R_8E:inst21\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_8E:inst21|inst6 } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 248 600 664 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.589 ns) 2.670 ns R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~38 2 COMB LCCOMB_X24_Y9_N12 2 " "Info: 2: + IC(2.081 ns) + CELL(0.589 ns) = 2.670 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 2; COMB Node = 'R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { R_8E:inst21|inst6 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 } "NODE_NAME" } } { "x1_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_4_1.bdf" { { 88 616 680 168 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.778 ns inst17 3 REG LCFF_X24_Y9_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.778 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.697 ns ( 25.09 % ) " "Info: Total cell delay = 0.697 ns ( 25.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.081 ns ( 74.91 % ) " "Info: Total interconnect delay = 2.081 ns ( 74.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { R_8E:inst21|inst6 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { R_8E:inst21|inst6 {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 {} inst17 {} } { 0.000ns 2.081ns 0.000ns } { 0.000ns 0.589ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.852 ns" { cp2 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.852 ns" { cp2 {} cp2~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.354ns 2.268ns } { 0.000ns 0.984ns 0.580ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.337 ns" { cp2 inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.337 ns" { cp2 {} cp2~combout {} inst49 {} R_8E:inst21|inst6 {} } { 0.000ns 0.000ns 2.744ns 0.327ns } { 0.000ns 0.984ns 0.616ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { R_8E:inst21|inst6 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { R_8E:inst21|inst6 {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 {} inst17 {} } { 0.000ns 2.081ns 0.000ns } { 0.000ns 0.589ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "cp1 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"cp1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "R_8E:inst21\|inst6 inst17 cp1 1.125 ns " "Info: Found hold time violation between source  pin or register \"R_8E:inst21\|inst6\" and destination pin or register \"inst17\" for clock \"cp1\" (Hold time is 1.125 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.901 ns + Largest " "Info: + Largest clock skew is 3.901 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp1 destination 8.950 ns + Longest register " "Info: + Longest clock path from clock \"cp1\" to destination register is 8.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cp1 1 CLK PIN_95 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 7; CLK Node = 'cp1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp1 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2504 2520 1440 "cp1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.662 ns) + CELL(0.370 ns) 6.016 ns inst50 2 COMB LCCOMB_X24_Y9_N28 1 " "Info: 2: + IC(4.662 ns) + CELL(0.370 ns) = 6.016 ns; Loc. = LCCOMB_X24_Y9_N28; Fanout = 1; COMB Node = 'inst50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.032 ns" { cp1 inst50 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2656 2704 1080 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.666 ns) 8.950 ns inst17 3 REG LCFF_X24_Y9_N13 2 " "Info: 3: + IC(2.268 ns) + CELL(0.666 ns) = 8.950 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { inst50 inst17 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.020 ns ( 22.57 % ) " "Info: Total cell delay = 2.020 ns ( 22.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.930 ns ( 77.43 % ) " "Info: Total interconnect delay = 6.930 ns ( 77.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.950 ns" { cp1 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.950 ns" { cp1 {} cp1~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.662ns 2.268ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp1 source 5.049 ns - Shortest register " "Info: - Shortest clock path from clock \"cp1\" to source register is 5.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cp1 1 CLK PIN_95 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 7; CLK Node = 'cp1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp1 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2504 2520 1440 "cp1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.702 ns) + CELL(0.370 ns) 4.056 ns inst49 2 COMB LCCOMB_X21_Y9_N12 8 " "Info: 2: + IC(2.702 ns) + CELL(0.370 ns) = 4.056 ns; Loc. = LCCOMB_X21_Y9_N12; Fanout = 8; COMB Node = 'inst49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { cp1 inst49 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2608 2656 1080 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.666 ns) 5.049 ns R_8E:inst21\|inst6 3 REG LCFF_X21_Y9_N29 16 " "Info: 3: + IC(0.327 ns) + CELL(0.666 ns) = 5.049 ns; Loc. = LCFF_X21_Y9_N29; Fanout = 16; REG Node = 'R_8E:inst21\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 248 600 664 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.020 ns ( 40.01 % ) " "Info: Total cell delay = 2.020 ns ( 40.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.029 ns ( 59.99 % ) " "Info: Total interconnect delay = 3.029 ns ( 59.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { cp1 inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { cp1 {} cp1~combout {} inst49 {} R_8E:inst21|inst6 {} } { 0.000ns 0.000ns 2.702ns 0.327ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.950 ns" { cp1 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.950 ns" { cp1 {} cp1~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.662ns 2.268ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { cp1 inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { cp1 {} cp1~combout {} inst49 {} R_8E:inst21|inst6 {} } { 0.000ns 0.000ns 2.702ns 0.327ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 248 600 664 328 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.778 ns - Shortest register register " "Info: - Shortest register to register delay is 2.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R_8E:inst21\|inst6 1 REG LCFF_X21_Y9_N29 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N29; Fanout = 16; REG Node = 'R_8E:inst21\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_8E:inst21|inst6 } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 248 600 664 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.589 ns) 2.670 ns R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~38 2 COMB LCCOMB_X24_Y9_N12 2 " "Info: 2: + IC(2.081 ns) + CELL(0.589 ns) = 2.670 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 2; COMB Node = 'R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { R_8E:inst21|inst6 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 } "NODE_NAME" } } { "x1_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_4_1.bdf" { { 88 616 680 168 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.778 ns inst17 3 REG LCFF_X24_Y9_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.778 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.697 ns ( 25.09 % ) " "Info: Total cell delay = 0.697 ns ( 25.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.081 ns ( 74.91 % ) " "Info: Total interconnect delay = 2.081 ns ( 74.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { R_8E:inst21|inst6 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { R_8E:inst21|inst6 {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 {} inst17 {} } { 0.000ns 2.081ns 0.000ns } { 0.000ns 0.589ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.950 ns" { cp1 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.950 ns" { cp1 {} cp1~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.662ns 2.268ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { cp1 inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { cp1 {} cp1~combout {} inst49 {} R_8E:inst21|inst6 {} } { 0.000ns 0.000ns 2.702ns 0.327ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { R_8E:inst21|inst6 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { R_8E:inst21|inst6 {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 {} inst17 {} } { 0.000ns 2.081ns 0.000ns } { 0.000ns 0.589ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "move8:inst14\|move1:inst27\|inst EN1 CPZZ 12.861 ns register " "Info: tsu for register \"move8:inst14\|move1:inst27\|inst\" (data pin = \"EN1\", clock pin = \"CPZZ\") is 12.861 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.615 ns + Longest pin register " "Info: + Longest pin to register delay is 18.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns EN1 1 CLK PIN_99 9 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 9; CLK Node = 'EN1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN1 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1712 1912 1928 1880 "EN1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.720 ns) + CELL(0.370 ns) 9.064 ns 38decoder:inst51\|inst7~57 2 COMB LCCOMB_X16_Y5_N28 13 " "Info: 2: + IC(7.720 ns) + CELL(0.370 ns) = 9.064 ns; Loc. = LCCOMB_X16_Y5_N28; Fanout = 13; COMB Node = '38decoder:inst51\|inst7~57'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.090 ns" { EN1 38decoder:inst51|inst7~57 } "NODE_NAME" } } { "38decoder.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/38decoder.bdf" { { 248 640 704 296 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.624 ns) 10.086 ns ALU:inst\|74181:inst\|47~46 3 COMB LCCOMB_X16_Y5_N4 3 " "Info: 3: + IC(0.398 ns) + CELL(0.624 ns) = 10.086 ns; Loc. = LCCOMB_X16_Y5_N4; Fanout = 3; COMB Node = 'ALU:inst\|74181:inst\|47~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { 38decoder:inst51|inst7~57 ALU:inst|74181:inst|47~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.370 ns) 10.842 ns ALU:inst\|74182:inst6\|23~101 4 COMB LCCOMB_X16_Y5_N6 2 " "Info: 4: + IC(0.386 ns) + CELL(0.370 ns) = 10.842 ns; Loc. = LCCOMB_X16_Y5_N6; Fanout = 2; COMB Node = 'ALU:inst\|74182:inst6\|23~101'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { ALU:inst|74181:inst|47~46 ALU:inst|74182:inst6|23~101 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 720 352 416 760 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 11.419 ns ALU:inst\|74182:inst6\|23~103 5 COMB LCCOMB_X16_Y5_N18 3 " "Info: 5: + IC(0.371 ns) + CELL(0.206 ns) = 11.419 ns; Loc. = LCCOMB_X16_Y5_N18; Fanout = 3; COMB Node = 'ALU:inst\|74182:inst6\|23~103'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { ALU:inst|74182:inst6|23~101 ALU:inst|74182:inst6|23~103 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 720 352 416 760 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.206 ns) 13.487 ns ALU:inst\|74181:inst3\|74~89 6 COMB LCCOMB_X22_Y9_N2 2 " "Info: 6: + IC(1.862 ns) + CELL(0.206 ns) = 13.487 ns; Loc. = LCCOMB_X22_Y9_N2; Fanout = 2; COMB Node = 'ALU:inst\|74181:inst3\|74~89'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { ALU:inst|74182:inst6|23~103 ALU:inst|74181:inst3|74~89 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 14.066 ns ALU:inst\|74181:inst3\|74~90 7 COMB LCCOMB_X22_Y9_N4 3 " "Info: 7: + IC(0.373 ns) + CELL(0.206 ns) = 14.066 ns; Loc. = LCCOMB_X22_Y9_N4; Fanout = 3; COMB Node = 'ALU:inst\|74181:inst3\|74~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU:inst|74181:inst3|74~89 ALU:inst|74181:inst3|74~90 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.206 ns) 15.679 ns ALU:inst\|74181:inst3\|77 8 COMB LCCOMB_X17_Y9_N22 3 " "Info: 8: + IC(1.407 ns) + CELL(0.206 ns) = 15.679 ns; Loc. = LCCOMB_X17_Y9_N22; Fanout = 3; COMB Node = 'ALU:inst\|74181:inst3\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { ALU:inst|74181:inst3|74~90 ALU:inst|74181:inst3|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.622 ns) + CELL(0.206 ns) 18.507 ns move8:inst14\|move1:inst27\|x1_3_1:inst1\|inst8~25 9 COMB LCCOMB_X26_Y4_N0 1 " "Info: 9: + IC(2.622 ns) + CELL(0.206 ns) = 18.507 ns; Loc. = LCCOMB_X26_Y4_N0; Fanout = 1; COMB Node = 'move8:inst14\|move1:inst27\|x1_3_1:inst1\|inst8~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { ALU:inst|74181:inst3|77 move8:inst14|move1:inst27|x1_3_1:inst1|inst8~25 } "NODE_NAME" } } { "x1_3_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_3_1.bdf" { { 152 736 800 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 18.615 ns move8:inst14\|move1:inst27\|inst 10 REG LCFF_X26_Y4_N1 10 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 18.615 ns; Loc. = LCFF_X26_Y4_N1; Fanout = 10; REG Node = 'move8:inst14\|move1:inst27\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { move8:inst14|move1:inst27|x1_3_1:inst1|inst8~25 move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "move1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move1.bdf" { { 72 424 488 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.476 ns ( 18.67 % ) " "Info: Total cell delay = 3.476 ns ( 18.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.139 ns ( 81.33 % ) " "Info: Total interconnect delay = 15.139 ns ( 81.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.615 ns" { EN1 38decoder:inst51|inst7~57 ALU:inst|74181:inst|47~46 ALU:inst|74182:inst6|23~101 ALU:inst|74182:inst6|23~103 ALU:inst|74181:inst3|74~89 ALU:inst|74181:inst3|74~90 ALU:inst|74181:inst3|77 move8:inst14|move1:inst27|x1_3_1:inst1|inst8~25 move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.615 ns" { EN1 {} EN1~combout {} 38decoder:inst51|inst7~57 {} ALU:inst|74181:inst|47~46 {} ALU:inst|74182:inst6|23~101 {} ALU:inst|74182:inst6|23~103 {} ALU:inst|74181:inst3|74~89 {} ALU:inst|74181:inst3|74~90 {} ALU:inst|74181:inst3|77 {} move8:inst14|move1:inst27|x1_3_1:inst1|inst8~25 {} move8:inst14|move1:inst27|inst {} } { 0.000ns 0.000ns 7.720ns 0.398ns 0.386ns 0.371ns 1.862ns 0.373ns 1.407ns 2.622ns 0.000ns } { 0.000ns 0.974ns 0.370ns 0.624ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "move1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move1.bdf" { { 72 424 488 152 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPZZ destination 5.714 ns - Shortest register " "Info: - Shortest clock path from clock \"CPZZ\" to destination register is 5.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CPZZ 1 CLK PIN_102 1 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 1; CLK Node = 'CPZZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPZZ } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1544 1544 1560 1725 "CPZZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.801 ns) + CELL(0.206 ns) 3.011 ns inst72 2 COMB LCCOMB_X33_Y7_N0 1 " "Info: 2: + IC(1.801 ns) + CELL(0.206 ns) = 3.011 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 1; COMB Node = 'inst72'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { CPZZ inst72 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1432 1520 1568 1496 "inst72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.000 ns) 4.129 ns inst72~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.118 ns) + CELL(0.000 ns) = 4.129 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst72~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { inst72 inst72~clkctrl } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1432 1520 1568 1496 "inst72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 5.714 ns move8:inst14\|move1:inst27\|inst 4 REG LCFF_X26_Y4_N1 10 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 5.714 ns; Loc. = LCFF_X26_Y4_N1; Fanout = 10; REG Node = 'move8:inst14\|move1:inst27\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst72~clkctrl move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "move1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move1.bdf" { { 72 424 488 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.876 ns ( 32.83 % ) " "Info: Total cell delay = 1.876 ns ( 32.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.838 ns ( 67.17 % ) " "Info: Total interconnect delay = 3.838 ns ( 67.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.714 ns" { CPZZ inst72 inst72~clkctrl move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.714 ns" { CPZZ {} CPZZ~combout {} inst72 {} inst72~clkctrl {} move8:inst14|move1:inst27|inst {} } { 0.000ns 0.000ns 1.801ns 1.118ns 0.919ns } { 0.000ns 1.004ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.615 ns" { EN1 38decoder:inst51|inst7~57 ALU:inst|74181:inst|47~46 ALU:inst|74182:inst6|23~101 ALU:inst|74182:inst6|23~103 ALU:inst|74181:inst3|74~89 ALU:inst|74181:inst3|74~90 ALU:inst|74181:inst3|77 move8:inst14|move1:inst27|x1_3_1:inst1|inst8~25 move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.615 ns" { EN1 {} EN1~combout {} 38decoder:inst51|inst7~57 {} ALU:inst|74181:inst|47~46 {} ALU:inst|74182:inst6|23~101 {} ALU:inst|74182:inst6|23~103 {} ALU:inst|74181:inst3|74~89 {} ALU:inst|74181:inst3|74~90 {} ALU:inst|74181:inst3|77 {} move8:inst14|move1:inst27|x1_3_1:inst1|inst8~25 {} move8:inst14|move1:inst27|inst {} } { 0.000ns 0.000ns 7.720ns 0.398ns 0.386ns 0.371ns 1.862ns 0.373ns 1.407ns 2.622ns 0.000ns } { 0.000ns 0.974ns 0.370ns 0.624ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.714 ns" { CPZZ inst72 inst72~clkctrl move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.714 ns" { CPZZ {} CPZZ~combout {} inst72 {} inst72~clkctrl {} move8:inst14|move1:inst27|inst {} } { 0.000ns 0.000ns 1.801ns 1.118ns 0.919ns } { 0.000ns 1.004ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "cp2 RA\[3\] R0-R4:inst30\|R_8E:inst1\|inst9 19.618 ns register " "Info: tco from clock \"cp2\" to destination pin \"RA\[3\]\" through register \"R0-R4:inst30\|R_8E:inst1\|inst9\" is 19.618 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp2 source 10.004 ns + Longest register " "Info: + Longest clock path from clock \"cp2\" to source register is 10.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cp2 1 CLK PIN_96 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 7; CLK Node = 'cp2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp2 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2520 2536 1440 "cp2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.744 ns) + CELL(0.616 ns) 4.344 ns inst49 2 COMB LCCOMB_X21_Y9_N12 8 " "Info: 2: + IC(2.744 ns) + CELL(0.616 ns) = 4.344 ns; Loc. = LCCOMB_X21_Y9_N12; Fanout = 8; COMB Node = 'inst49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.360 ns" { cp2 inst49 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2608 2656 1080 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.970 ns) 5.641 ns R_8E:inst21\|inst7 3 REG LCFF_X21_Y9_N19 20 " "Info: 3: + IC(0.327 ns) + CELL(0.970 ns) = 5.641 ns; Loc. = LCFF_X21_Y9_N19; Fanout = 20; REG Node = 'R_8E:inst21\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { inst49 R_8E:inst21|inst7 } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 432 600 664 512 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.616 ns) 6.716 ns R0-R4:inst30\|inst10 4 COMB LCCOMB_X21_Y9_N8 1 " "Info: 4: + IC(0.459 ns) + CELL(0.616 ns) = 6.716 ns; Loc. = LCCOMB_X21_Y9_N8; Fanout = 1; COMB Node = 'R0-R4:inst30\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { R_8E:inst21|inst7 R0-R4:inst30|inst10 } "NODE_NAME" } } { "R0-R4.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 152 -232 -168 200 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.000 ns) 8.469 ns R0-R4:inst30\|inst10~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(1.753 ns) + CELL(0.000 ns) = 8.469 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'R0-R4:inst30\|inst10~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { R0-R4:inst30|inst10 R0-R4:inst30|inst10~clkctrl } "NODE_NAME" } } { "R0-R4.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 152 -232 -168 200 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 10.004 ns R0-R4:inst30\|R_8E:inst1\|inst9 6 REG LCFF_X23_Y10_N17 2 " "Info: 6: + IC(0.869 ns) + CELL(0.666 ns) = 10.004 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'R0-R4:inst30\|R_8E:inst1\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { R0-R4:inst30|inst10~clkctrl R0-R4:inst30|R_8E:inst1|inst9 } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 616 600 664 696 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.852 ns ( 38.50 % ) " "Info: Total cell delay = 3.852 ns ( 38.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.152 ns ( 61.50 % ) " "Info: Total interconnect delay = 6.152 ns ( 61.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.004 ns" { cp2 inst49 R_8E:inst21|inst7 R0-R4:inst30|inst10 R0-R4:inst30|inst10~clkctrl R0-R4:inst30|R_8E:inst1|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.004 ns" { cp2 {} cp2~combout {} inst49 {} R_8E:inst21|inst7 {} R0-R4:inst30|inst10 {} R0-R4:inst30|inst10~clkctrl {} R0-R4:inst30|R_8E:inst1|inst9 {} } { 0.000ns 0.000ns 2.744ns 0.327ns 0.459ns 1.753ns 0.869ns } { 0.000ns 0.984ns 0.616ns 0.970ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 616 600 664 696 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.310 ns + Longest register pin " "Info: + Longest register to pin delay is 9.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R0-R4:inst30\|R_8E:inst1\|inst9 1 REG LCFF_X23_Y10_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'R0-R4:inst30\|R_8E:inst1\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0-R4:inst30|R_8E:inst1|inst9 } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 616 600 664 696 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns R0-R4:inst30\|x8_4_1:inst13\|x1_4_1:inst4\|inst4~37 2 COMB LCCOMB_X23_Y10_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X23_Y10_N16; Fanout = 1; COMB Node = 'R0-R4:inst30\|x8_4_1:inst13\|x1_4_1:inst4\|inst4~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { R0-R4:inst30|R_8E:inst1|inst9 R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~37 } "NODE_NAME" } } { "x1_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_4_1.bdf" { { 88 616 680 168 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.206 ns) 2.478 ns R0-R4:inst30\|x8_4_1:inst13\|x1_4_1:inst4\|inst4~38 3 COMB LCCOMB_X24_Y9_N0 2 " "Info: 3: + IC(1.879 ns) + CELL(0.206 ns) = 2.478 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 2; COMB Node = 'R0-R4:inst30\|x8_4_1:inst13\|x1_4_1:inst4\|inst4~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.085 ns" { R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~37 R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~38 } "NODE_NAME" } } { "x1_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_4_1.bdf" { { 88 616 680 168 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.726 ns) + CELL(3.106 ns) 9.310 ns RA\[3\] 4 PIN PIN_14 0 " "Info: 4: + IC(3.726 ns) + CELL(3.106 ns) = 9.310 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'RA\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.832 ns" { R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~38 RA[3] } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1328 760 936 1344 "RA\[7..0\]" "" } { 664 512 528 1304 "RA\[0\]" "" } { 664 528 544 1304 "RA\[1\]" "" } { 664 544 560 1304 "RA\[2\]" "" } { 664 560 576 1304 "RA\[3\]" "" } { 664 576 592 1304 "RA\[4\]" "" } { 664 592 608 1304 "RA\[5\]" "" } { 664 608 624 1304 "RA\[6\]" "" } { 664 624 640 1304 "RA\[7\]" "" } { 592 1344 1360 1304 "RA\[0\]" "" } { 592 1360 1376 1304 "RA\[1\]" "" } { 592 1376 1392 1304 "RA\[2\]" "" } { 592 1392 1408 1304 "RA\[3\]" "" } { 592 1408 1424 1304 "RA\[4\]" "" } { 592 1424 1440 1304 "RA\[5\]" "" } { 592 1440 1456 1304 "RA\[6\]" "" } { 592 1456 1472 1304 "RA\[7\]" "" } { 1288 696 1360 1304 "RA\[7..0\]" "" } { 1320 696 787 1336 "RA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.705 ns ( 39.80 % ) " "Info: Total cell delay = 3.705 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.605 ns ( 60.20 % ) " "Info: Total interconnect delay = 5.605 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.310 ns" { R0-R4:inst30|R_8E:inst1|inst9 R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~37 R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~38 RA[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.310 ns" { R0-R4:inst30|R_8E:inst1|inst9 {} R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~37 {} R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~38 {} RA[3] {} } { 0.000ns 0.000ns 1.879ns 3.726ns } { 0.000ns 0.393ns 0.206ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.004 ns" { cp2 inst49 R_8E:inst21|inst7 R0-R4:inst30|inst10 R0-R4:inst30|inst10~clkctrl R0-R4:inst30|R_8E:inst1|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.004 ns" { cp2 {} cp2~combout {} inst49 {} R_8E:inst21|inst7 {} R0-R4:inst30|inst10 {} R0-R4:inst30|inst10~clkctrl {} R0-R4:inst30|R_8E:inst1|inst9 {} } { 0.000ns 0.000ns 2.744ns 0.327ns 0.459ns 1.753ns 0.869ns } { 0.000ns 0.984ns 0.616ns 0.970ns 0.616ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.310 ns" { R0-R4:inst30|R_8E:inst1|inst9 R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~37 R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~38 RA[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.310 ns" { R0-R4:inst30|R_8E:inst1|inst9 {} R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~37 {} R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~38 {} RA[3] {} } { 0.000ns 0.000ns 1.879ns 3.726ns } { 0.000ns 0.393ns 0.206ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "EN1 MDR\[5\] 15.708 ns Longest " "Info: Longest tpd from source pin \"EN1\" to destination pin \"MDR\[5\]\" is 15.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns EN1 1 CLK PIN_99 9 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 9; CLK Node = 'EN1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN1 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1712 1912 1928 1880 "EN1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.718 ns) + CELL(0.497 ns) 9.189 ns 38decoder:inst51\|inst7~59 2 COMB LCCOMB_X16_Y5_N26 8 " "Info: 2: + IC(7.718 ns) + CELL(0.497 ns) = 9.189 ns; Loc. = LCCOMB_X16_Y5_N26; Fanout = 8; COMB Node = '38decoder:inst51\|inst7~59'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.215 ns" { EN1 38decoder:inst51|inst7~59 } "NODE_NAME" } } { "38decoder.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/38decoder.bdf" { { 248 640 704 296 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.151 ns) + CELL(3.368 ns) 15.708 ns MDR\[5\] 3 PIN PIN_199 0 " "Info: 3: + IC(3.151 ns) + CELL(3.368 ns) = 15.708 ns; Loc. = PIN_199; Fanout = 0; PIN Node = 'MDR\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.519 ns" { 38decoder:inst51|inst7~59 MDR[5] } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1280 2096 2272 1296 "MDR\[7..0\]" "" } { 984 2024 2040 1288 "MDR\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.839 ns ( 30.81 % ) " "Info: Total cell delay = 4.839 ns ( 30.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.869 ns ( 69.19 % ) " "Info: Total interconnect delay = 10.869 ns ( 69.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.708 ns" { EN1 38decoder:inst51|inst7~59 MDR[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.708 ns" { EN1 {} EN1~combout {} 38decoder:inst51|inst7~59 {} MDR[5] {} } { 0.000ns 0.000ns 7.718ns 3.151ns } { 0.000ns 0.974ns 0.497ns 3.368ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "eightAdd:inst20\|count_2:inst3\|inst11 EN1 cp1 2.251 ns register " "Info: th for register \"eightAdd:inst20\|count_2:inst3\|inst11\" (data pin = \"EN1\", clock pin = \"cp1\") is 2.251 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp1 destination 10.327 ns + Longest register " "Info: + Longest clock path from clock \"cp1\" to destination register is 10.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cp1 1 CLK PIN_95 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 7; CLK Node = 'cp1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp1 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2504 2520 1440 "cp1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(0.535 ns) 6.203 ns inst42 2 COMB LCCOMB_X24_Y9_N26 1 " "Info: 2: + IC(4.684 ns) + CELL(0.535 ns) = 6.203 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 1; COMB Node = 'inst42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.219 ns" { cp1 inst42 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(0.000 ns) 8.742 ns inst42~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.539 ns) + CELL(0.000 ns) = 8.742 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst42~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { inst42 inst42~clkctrl } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 10.327 ns eightAdd:inst20\|count_2:inst3\|inst11 4 REG LCFF_X26_Y4_N5 6 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 10.327 ns; Loc. = LCFF_X26_Y4_N5; Fanout = 6; REG Node = 'eightAdd:inst20\|count_2:inst3\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst42~clkctrl eightAdd:inst20|count_2:inst3|inst11 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -168 600 680 -104 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.185 ns ( 21.16 % ) " "Info: Total cell delay = 2.185 ns ( 21.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.142 ns ( 78.84 % ) " "Info: Total interconnect delay = 8.142 ns ( 78.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { cp1 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst3|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { cp1 {} cp1~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst3|inst11 {} } { 0.000ns 0.000ns 4.684ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.535ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -168 600 680 -104 "inst11" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.382 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns EN1 1 CLK PIN_99 9 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 9; CLK Node = 'EN1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN1 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1712 1912 1928 1880 "EN1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.181 ns) + CELL(0.499 ns) 7.654 ns 38decoder:inst51\|inst7~58 2 COMB LCCOMB_X26_Y4_N26 8 " "Info: 2: + IC(6.181 ns) + CELL(0.499 ns) = 7.654 ns; Loc. = LCCOMB_X26_Y4_N26; Fanout = 8; COMB Node = '38decoder:inst51\|inst7~58'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.680 ns" { EN1 38decoder:inst51|inst7~58 } "NODE_NAME" } } { "38decoder.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/38decoder.bdf" { { 248 640 704 296 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.206 ns) 8.274 ns eightAdd:inst20\|count_2:inst3\|x1_2_1:inst2\|inst5~46 3 COMB LCCOMB_X26_Y4_N4 1 " "Info: 3: + IC(0.414 ns) + CELL(0.206 ns) = 8.274 ns; Loc. = LCCOMB_X26_Y4_N4; Fanout = 1; COMB Node = 'eightAdd:inst20\|count_2:inst3\|x1_2_1:inst2\|inst5~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { 38decoder:inst51|inst7~58 eightAdd:inst20|count_2:inst3|x1_2_1:inst2|inst5~46 } "NODE_NAME" } } { "x1_2_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_2_1.bdf" { { 136 568 632 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.382 ns eightAdd:inst20\|count_2:inst3\|inst11 4 REG LCFF_X26_Y4_N5 6 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.382 ns; Loc. = LCFF_X26_Y4_N5; Fanout = 6; REG Node = 'eightAdd:inst20\|count_2:inst3\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { eightAdd:inst20|count_2:inst3|x1_2_1:inst2|inst5~46 eightAdd:inst20|count_2:inst3|inst11 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -168 600 680 -104 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.787 ns ( 21.32 % ) " "Info: Total cell delay = 1.787 ns ( 21.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.595 ns ( 78.68 % ) " "Info: Total interconnect delay = 6.595 ns ( 78.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.382 ns" { EN1 38decoder:inst51|inst7~58 eightAdd:inst20|count_2:inst3|x1_2_1:inst2|inst5~46 eightAdd:inst20|count_2:inst3|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.382 ns" { EN1 {} EN1~combout {} 38decoder:inst51|inst7~58 {} eightAdd:inst20|count_2:inst3|x1_2_1:inst2|inst5~46 {} eightAdd:inst20|count_2:inst3|inst11 {} } { 0.000ns 0.000ns 6.181ns 0.414ns 0.000ns } { 0.000ns 0.974ns 0.499ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { cp1 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst3|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { cp1 {} cp1~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst3|inst11 {} } { 0.000ns 0.000ns 4.684ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.535ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.382 ns" { EN1 38decoder:inst51|inst7~58 eightAdd:inst20|count_2:inst3|x1_2_1:inst2|inst5~46 eightAdd:inst20|count_2:inst3|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.382 ns" { EN1 {} EN1~combout {} 38decoder:inst51|inst7~58 {} eightAdd:inst20|count_2:inst3|x1_2_1:inst2|inst5~46 {} eightAdd:inst20|count_2:inst3|inst11 {} } { 0.000ns 0.000ns 6.181ns 0.414ns 0.000ns } { 0.000ns 0.974ns 0.499ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 21:23:03 2022 " "Info: Processing ended: Sat May 21 21:23:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 108 s " "Info: Quartus II Full Compilation was successful. 0 errors, 108 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
