
---------- Begin Simulation Statistics ----------
final_tick                               159734690000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    663                       # Simulator instruction rate (inst/s)
host_mem_usage                               36045560                       # Number of bytes of host memory used
host_op_rate                                      680                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                204606.60                       # Real time elapsed on the host
host_tick_rate                                 266239                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   135716178                       # Number of instructions simulated
sim_ops                                     139178108                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.054474                       # Number of seconds simulated
sim_ticks                                 54474180625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.683118                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  507294                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               613540                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4609                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             40231                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            645820                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              64965                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           74357                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9392                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1092085                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  175775                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6832                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     6989402                       # Number of instructions committed
system.cpu.committedOps                       7461232                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.467247                       # CPI: cycles per instruction
system.cpu.discardedOps                        103384                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4932950                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1087207                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           510063                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8928740                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.405310                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4405                       # number of quiesce instructions executed
system.cpu.numCycles                         17244580                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4405                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5501702     73.74%     73.74% # Class of committed instruction
system.cpu.op_class_0::IntMult                  18979      0.25%     73.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::MemRead                1185004     15.88%     89.87% # Class of committed instruction
system.cpu.op_class_0::MemWrite                755547     10.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7461232                       # Class of committed instruction
system.cpu.quiesceCycles                     69914109                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         8315840                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1459                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26830                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         53787                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1807709                       # Transaction distribution
system.membus.trans_dist::ReadResp            1832391                       # Transaction distribution
system.membus.trans_dist::WriteReq             689685                       # Transaction distribution
system.membus.trans_dist::WriteResp            689685                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5115                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21680                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2283                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2283                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          19689                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5001                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        58889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        58889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        74074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       113752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4902880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4902880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5075521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1260096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1260096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35652                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       787904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        98201                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       927389                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    156890884                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    156890884                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               159078369                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2527534                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000591                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024305                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2526040     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1494      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2527534                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5767844945                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            93661875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            56959420                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17822875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           92116896                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10692955402                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           99494250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1454592                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1454592                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3801730                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3801729                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        38340                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        33670                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        74074                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9850880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10035200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3769                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3769                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10512643                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        42174                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        52910                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        98201                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    157614080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    160563200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        60236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        60236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    167114397                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18001587625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             33.0                       # Network utilization (%)
system.acctest.local_bus.numRequests         11338553                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          709                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14884876756                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8167809000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3609196                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     18045980                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2706897                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3609196                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27971270                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3609196                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2706897                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6316093                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3609196                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     18045980                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6316093                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6316093                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     34287363                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        60236                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       207692                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1885                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149341                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2706897                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6316093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9022990                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2706897                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1105772                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3812669                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2706897                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9022990                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1105772                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12835659                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1803252                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1803244                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       648192                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       648192                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4833280                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1896                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4902880                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    154664960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        60236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    156890884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2886633                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2886633    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2886633                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6158603695                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9664373000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1770920441                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     36091961                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     36091961                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1843104363                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36091961                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     36147033                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     72238994                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1807012402                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     72238994                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     36091961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1915343357                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    221380608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     39321600                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    262471680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    125632512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    118292480                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    243924992                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     55345152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1228800                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     56629248                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     31408128                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3696640                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     35104768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     32482765                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4063954803                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    721839219                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4818276787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2306276305                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2171532984                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4477809289                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     32482765                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6370231108                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2893372203                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9296086076                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1260096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5632                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1265728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1260096                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1260096                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        19689                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           88                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        19777                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     23131986                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       103388                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       23235375                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     23131986                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     23131986                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     23131986                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       103388                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      23235375                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    115343360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        60364                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         460544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115867268                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       327360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     39321600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41811648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1802240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1810442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5115                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       614400                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             653307                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        55072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2117395043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1108121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8454354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2127012590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6009452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     36091961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    721839219                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3609196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            767549829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6009452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36147033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2839234262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3609196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1108121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8454354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2894562418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2415099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000375290000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2394                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2394                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3254520                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             693536                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1810448                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     653307                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1810448                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   653307                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1553                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            113052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            113142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            113045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            113063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            113046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            113141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            113039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            113032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            113020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            112995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           113057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           113083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           113023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           113048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           113051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           113057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             40847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             40814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             40853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            40826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            40820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40820                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59042464795                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9044470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            106525932295                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32640.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58890.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3148                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1686510                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  605630                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1810445                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               653307                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1584917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   63610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   63218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   63256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 106090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 101022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9478                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       170054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.632340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   835.429728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.671348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5499      3.23%      3.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4956      2.91%      6.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2767      1.63%      7.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2938      1.73%      9.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3461      2.04%     11.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2213      1.30%     12.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2328      1.37%     14.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2736      1.61%     15.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       143156     84.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       170054                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     755.562657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1548.541491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1803     75.31%     75.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.08%     75.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.08%     75.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     75.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.04%     75.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.13%     75.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     75.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.21%     75.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          140      5.85%     81.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.04%     81.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     81.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.08%     81.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.08%     82.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     82.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           32      1.34%     83.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            4      0.17%     83.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     83.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     83.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.08%     83.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           18      0.75%     84.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          202      8.44%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            2      0.08%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            2      0.08%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.04%     93.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            8      0.33%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           16      0.67%     94.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-4991            1      0.04%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           43      1.80%     96.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           50      2.09%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           45      1.88%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2394                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     272.892648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     52.338422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    434.274710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1694     70.76%     70.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            45      1.88%     72.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            23      0.96%     73.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.21%     73.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.38%     74.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.13%     74.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      0.33%     74.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.08%     74.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.13%     74.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.17%     75.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.08%     75.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     75.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.08%     75.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     75.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.04%     75.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     75.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.04%     75.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.04%     75.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     75.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.13%     75.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           15      0.63%     76.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          569     23.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2394                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              115769216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   99392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41811520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115867652                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41811648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2125.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       767.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2127.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    767.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   54474176625                       # Total gap between requests
system.mem_ctrls.avgGap                      22110.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    115244736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        60684                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       459776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       328704                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     39320128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 55071.961901583905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2115584570.116698265076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1113995.645345239202                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8440255.451754214242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6034124.721632745117                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 36091960.951822027564                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 721812197.060467481613                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3609196.095182202756                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1802240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5115                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       614400                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4577420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 106007499630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    226009480                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    287845765                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 168368509490                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  51778045935                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 904512851420                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4660379630                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     76290.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58819.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    237404.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40000.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32916619.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1685483.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1472188.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1517050.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         83911362.074996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         58566597.599995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3289918687.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       907930623.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     521481038.399883                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     904519283.474935                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     398358582.300042                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6164686175.100140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        113.167121                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20484686680                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2946930000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31042580945                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8810                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4405                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9920227.780931                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2279180.627116                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4405    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        81625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12420625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4405                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    116036086625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  43698603375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2183064                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2183064                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2183064                       # number of overall hits
system.cpu.icache.overall_hits::total         2183064                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        19689                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          19689                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        19689                       # number of overall misses
system.cpu.icache.overall_misses::total         19689                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    854586250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    854586250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    854586250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    854586250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2202753                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2202753                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2202753                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2202753                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008938                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008938                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008938                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008938                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43404.248565                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43404.248565                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43404.248565                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43404.248565                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        19689                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19689                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        19689                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19689                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    823885250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    823885250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    823885250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    823885250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008938                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008938                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008938                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008938                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41844.951496                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41844.951496                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41844.951496                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41844.951496                       # average overall mshr miss latency
system.cpu.icache.replacements                  19511                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2183064                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2183064                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        19689                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         19689                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    854586250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    854586250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2202753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2202753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008938                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008938                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43404.248565                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43404.248565                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        19689                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19689                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    823885250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    823885250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008938                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008938                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41844.951496                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41844.951496                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           451.377833                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9568930                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19511                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            490.437702                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   451.377833                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.881597                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.881597                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4425195                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4425195                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1893132                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1893132                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1893132                       # number of overall hits
system.cpu.dcache.overall_hits::total         1893132                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9502                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9502                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9502                       # number of overall misses
system.cpu.dcache.overall_misses::total          9502                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    700975125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    700975125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    700975125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    700975125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1902634                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1902634                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1902634                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1902634                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004994                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004994                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004994                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004994                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73771.324458                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73771.324458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73771.324458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73771.324458                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5115                       # number of writebacks
system.cpu.dcache.writebacks::total              5115                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2218                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2218                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7284                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7284                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7284                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7284                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45950                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45950                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    527519000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    527519000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    527519000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    527519000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     96980750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     96980750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003828                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003828                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003828                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003828                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72421.609006                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72421.609006                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72421.609006                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72421.609006                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2110.571273                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2110.571273                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7284                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1186442                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1186442                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5428                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5428                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    402926000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    402926000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1191870                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1191870                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74231.024318                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74231.024318                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          424                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          424                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5004                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5004                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4457                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4457                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    366448875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    366448875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     96980750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     96980750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004198                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004198                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73231.190048                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73231.190048                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21759.199013                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21759.199013                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       706690                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         706690                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4074                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4074                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    298049125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    298049125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       710764                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       710764                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005732                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005732                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73158.842661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73158.842661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1794                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1794                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2280                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2280                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        41493                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        41493                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    161070125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    161070125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003208                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003208                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70644.791667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70644.791667                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              599921                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7284                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.361477                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          328                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7617820                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7617820                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159734690000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               159736498125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    663                       # Simulator instruction rate (inst/s)
host_mem_usage                               36045560                       # Number of bytes of host memory used
host_op_rate                                      680                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                204608.11                       # Real time elapsed on the host
host_tick_rate                                 266246                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   135718141                       # Number of instructions simulated
sim_ops                                     139180532                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.054476                       # Number of seconds simulated
sim_ticks                                 54475988750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.675522                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  507402                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               613727                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4609                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             40250                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            645868                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              64965                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           74357                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9392                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1092377                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  175869                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6832                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     6991365                       # Number of instructions committed
system.cpu.committedOps                       7463656                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.466968                       # CPI: cycles per instruction
system.cpu.discardedOps                        103431                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4934145                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1087705                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           510258                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8929297                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.405356                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4405                       # number of quiesce instructions executed
system.cpu.numCycles                         17247473                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4405                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5503103     73.73%     73.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                  18979      0.25%     73.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.99% # Class of committed instruction
system.cpu.op_class_0::MemRead                1185565     15.88%     89.87% # Class of committed instruction
system.cpu.op_class_0::MemWrite                756008     10.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7463656                       # Class of committed instruction
system.cpu.quiesceCycles                     69914109                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         8318176                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1459                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         53797                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1807817                       # Transaction distribution
system.membus.trans_dist::ReadResp            1832512                       # Transaction distribution
system.membus.trans_dist::WriteReq             689685                       # Transaction distribution
system.membus.trans_dist::WriteResp            689685                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5118                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21682                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2283                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2283                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          19689                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5006                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        58889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        58889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        74074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       113767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4903104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4903104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5075760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1260096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1260096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35652                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       788416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        98201                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       927901                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    156898248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    156898248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               159086245                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2527647                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000591                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024305                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2526153     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1494      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2527647                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5767978945                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            93661875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            56959420                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17822875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           92144751                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10693578762                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           99494250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1454592                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1454592                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3801961                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3801961                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        38340                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        33670                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        74074                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9850880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10035200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10513106                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        42174                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        52910                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        98201                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    157614080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    160563200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    167121761                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18002396625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             33.0                       # Network utilization (%)
system.acctest.local_bus.numRequests         11339016                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          709                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14885568756                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8168041000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3609076                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     18045382                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2706807                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3609076                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27970341                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3609076                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2706807                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6315884                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3609076                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     18045382                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6315884                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6315884                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     34286225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       215056                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149572                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2706807                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6315884                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9022691                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2706807                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1240914                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3947721                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2706807                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9022691                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1240914                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12970412                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1803360                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1803360                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       648192                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       648192                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4833280                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4903104                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    154664960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    156898248                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2886741                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2886741    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2886741                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6158711695                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9664950000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1770861662                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     36090763                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     36090763                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1843043188                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36090763                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     36145833                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     72236596                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1806952425                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     72236596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     36090763                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1915279785                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    221380608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     39321600                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    262471680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    125632512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    118292480                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    243924992                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     55345152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1228800                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     56629248                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     31408128                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3696640                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     35104768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     32481687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4063819916                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    721815260                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4818116863                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2306199757                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2171460908                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4477660665                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     32481687                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6370019672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2893276168                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9295777527                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1260096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5632                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1265728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1260096                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1260096                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        19689                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           88                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        19777                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     23131219                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       103385                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       23234604                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     23131219                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     23131219                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     23131219                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       103385                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      23234604                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    115343360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         460864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115874824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       327552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     39321600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41811840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1802240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1810561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5118                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       614400                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             653310                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        55070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2117324764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1240914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8459947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2127080695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6012778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     36090763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    721815260                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3609076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            767527877                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6012778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36145833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2839140024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3609076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1240914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8459947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2894608572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2415099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000375290000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2394                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2394                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3254726                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             693536                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1810561                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     653310                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1810561                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   653310                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1553                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            113052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            113142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            113045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            113063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            113046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            113141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            113041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            113043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            113052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            113027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           113089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           113085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           113023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           113048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           113053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           113058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             40847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             40814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             40853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            40826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            40820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40820                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59045633380                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9045040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            106532093380                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32639.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58889.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3148                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1686614                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  605630                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1810557                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               653310                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1584998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   63631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   63222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   63260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 106090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 101022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9478                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       170061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.636348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   835.436727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.666896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5499      3.23%      3.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4956      2.91%      6.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2767      1.63%      7.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2938      1.73%      9.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3461      2.04%     11.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2213      1.30%     12.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2328      1.37%     14.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2736      1.61%     15.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       143163     84.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       170061                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     755.562657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1548.541491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1803     75.31%     75.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.08%     75.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.08%     75.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     75.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.04%     75.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.13%     75.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     75.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.21%     75.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          140      5.85%     81.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.04%     81.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     81.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.08%     81.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.08%     82.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     82.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           32      1.34%     83.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            4      0.17%     83.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     83.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     83.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.08%     83.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           18      0.75%     84.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          202      8.44%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            2      0.08%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            2      0.08%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.04%     93.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            8      0.33%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           16      0.67%     94.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-4991            1      0.04%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           43      1.80%     96.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           50      2.09%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           45      1.88%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2394                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     272.892648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     52.338422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    434.274710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1694     70.76%     70.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            45      1.88%     72.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            23      0.96%     73.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.21%     73.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.38%     74.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.13%     74.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      0.33%     74.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.08%     74.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.13%     74.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.17%     75.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.08%     75.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     75.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.08%     75.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     75.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.04%     75.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     75.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.04%     75.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.04%     75.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     75.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.13%     75.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           15      0.63%     76.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          569     23.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2394                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              115776512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   99392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41811520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115874824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41811840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2125.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       767.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2127.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    767.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   54475791250                       # Total gap between requests
system.mem_ctrls.avgGap                      22109.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    115244736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       460096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       328704                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     39320128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 55070.133995502743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2115514351.265446186066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1240913.686031995108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8445849.456931609660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6033924.441619244404                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 36090763.015292674303                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 721788239.226773023605                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3609076.301529267803                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1802240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7201                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5118                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       614400                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4577420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 106007499630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    231950420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    288065910                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 168368509490                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  51778045935                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 904512851420                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4660379630                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     76290.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58819.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    218821.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40003.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32897325.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1685483.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1472188.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1517050.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         83916296.324996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         58569008.399995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3290133300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       907930623.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     521481038.399883                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     904568173.987435                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     398358582.300042                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6164957023.162640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        113.168336                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20484686680                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2946930000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31044389070                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8810                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4405                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9920227.780931                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2279180.627116                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4405    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        81625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12420625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4405                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    116037894750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  43698603375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2183700                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2183700                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2183700                       # number of overall hits
system.cpu.icache.overall_hits::total         2183700                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        19689                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          19689                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        19689                       # number of overall misses
system.cpu.icache.overall_misses::total         19689                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    854586250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    854586250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    854586250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    854586250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2203389                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2203389                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2203389                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2203389                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008936                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008936                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008936                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008936                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43404.248565                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43404.248565                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43404.248565                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43404.248565                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        19689                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19689                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        19689                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19689                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    823885250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    823885250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    823885250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    823885250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008936                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008936                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008936                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008936                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41844.951496                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41844.951496                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41844.951496                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41844.951496                       # average overall mshr miss latency
system.cpu.icache.replacements                  19511                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2183700                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2183700                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        19689                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         19689                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    854586250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    854586250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2203389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2203389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008936                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008936                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43404.248565                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43404.248565                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        19689                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19689                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    823885250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    823885250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008936                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008936                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41844.951496                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41844.951496                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           451.377887                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35528541                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19964                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1779.630385                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   451.377887                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.881597                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.881597                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4426467                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4426467                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1894167                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1894167                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1894167                       # number of overall hits
system.cpu.dcache.overall_hits::total         1894167                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9507                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9507                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9507                       # number of overall misses
system.cpu.dcache.overall_misses::total          9507                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    701363875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    701363875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    701363875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    701363875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1903674                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1903674                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1903674                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1903674                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004994                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004994                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004994                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004994                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73773.416956                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73773.416956                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73773.416956                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73773.416956                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5118                       # number of writebacks
system.cpu.dcache.writebacks::total              5118                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2218                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2218                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7289                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7289                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7289                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7289                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45950                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45950                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    527900000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    527900000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    527900000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    527900000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     96980750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     96980750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003829                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003829                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003829                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003829                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72424.200851                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72424.200851                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72424.200851                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72424.200851                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2110.571273                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2110.571273                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7289                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1187016                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1187016                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    403314750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    403314750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1192449                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1192449                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74234.262838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74234.262838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          424                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          424                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4457                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4457                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    366829875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    366829875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     96980750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     96980750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73234.153524                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73234.153524                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21759.199013                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21759.199013                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       707151                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         707151                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4074                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4074                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    298049125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    298049125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       711225                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       711225                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005728                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005728                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73158.842661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73158.842661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1794                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1794                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2280                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2280                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        41493                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        41493                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    161070125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    161070125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70644.791667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70644.791667                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1905248                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7801                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            244.231252                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7621985                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7621985                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159736498125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
