// Seed: 2181756740
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input tri1 id_2
);
  assign id_1 = 1 && 1;
  supply1 id_4;
  assign id_1 = id_4;
  wire id_5;
  id_6(
      1, id_1, 1
  );
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    output wor id_2,
    output supply0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wor id_6,
    output tri0 id_7,
    output uwire id_8,
    input wand id_9,
    input tri1 void id_10,
    input supply0 id_11,
    input tri0 id_12,
    input wire id_13
);
  wire id_15;
  rnmos (
      .id_0(id_0),
      .id_1(id_0),
      .id_2(""),
      .id_3(1),
      .id_4(id_4),
      .id_5(id_13 * 1 == id_2),
      .id_6(id_1)
  );
  wire id_16;
  module_0(
      id_9, id_2, id_10
  );
endmodule
