

================================================================
== Vitis HLS Report for 'node5'
================================================================
* Date:           Tue Oct  1 18:16:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmtree_balanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.762 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4125|     4125|  13.736 us|  13.736 us|  4125|  4125|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop28_loop29_loop30  |     4123|     4123|        29|          1|          1|  4096|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      755|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   320|    29504|    17664|    -|
|Memory               |       16|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      261|    -|
|Register             |        -|     -|     7317|      704|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|   320|    36821|    19384|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|    10|        4|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     3|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U357  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U358  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U359  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U360  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U361  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U362  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U363  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U364  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U365  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U366  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U367  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U368  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U369  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U370  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U371  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U372  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U373  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U374  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U375  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U376  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U377  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U378  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U379  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U380  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U381  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U382  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U383  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U384  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U385  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U386  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U387  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U388  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U389  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U390  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U391  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U392  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U393  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U394  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U395  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U396  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U397  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U398  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U399  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U400  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U401  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U402  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U403  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U404  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U405  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U406  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U407  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U408  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U409  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U410  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U411  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U412  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U413  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U414  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U415  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U416  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U417  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U418  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U419  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U420  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U421   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U422   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U423   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U424   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U425   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U426   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U427   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U428   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U429   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U430   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U431   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U432   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U433   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U434   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U435   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U436   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U437   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U438   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U439   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U440   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U441   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U442   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U443   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U444   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U445   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U446   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U447   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U448   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U449   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U450   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U451   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U452   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U453   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U454   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U455   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U456   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U457   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U458   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U459   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U460   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U461   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U462   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U463   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U464   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U465   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U466   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U467   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U468   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U469   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U470   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U471   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U472   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U473   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U474   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U475   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U476   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U477   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U478   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U479   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U480   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U481   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U482   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U483   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U484   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0| 320|29504|17664|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v91_U     |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v91_1_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v91_2_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v91_3_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v91_4_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v91_5_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v91_6_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v91_7_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v91_8_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v91_9_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v91_10_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v91_11_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v91_12_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v91_13_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v91_14_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v91_15_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                          |       16|  0|   0|    0|  4096|  512|    16|       131072|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln269_1_fu_1648_p2              |         +|   0|  0|  20|          13|           1|
    |add_ln269_fu_1663_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln270_1_fu_1763_p2              |         +|   0|  0|  17|          10|           1|
    |add_ln270_fu_1719_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln271_fu_1757_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln278_fu_1846_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln282_fu_1860_p2                |         +|   0|  0|  15|           8|           8|
    |empty_fu_1819_p2                    |         +|   0|  0|  15|           8|           8|
    |and_ln269_fu_1701_p2                |       and|   0|  0|   2|           1|           1|
    |ap_condition_2804                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_3816                   |       and|   0|  0|   2|           1|           1|
    |cmp35_fu_1833_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp64_3_fu_1838_p2                  |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln269_fu_1642_p2               |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln270_fu_1669_p2               |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln271_fu_1695_p2               |      icmp|   0|  0|  13|           5|           6|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state29_pp0_stage0_iter28  |        or|   0|  0|   2|           1|           1|
    |or_ln269_fu_1683_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln270_1_fu_1731_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln270_fu_1725_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln269_1_fu_1707_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln269_fu_1675_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln270_1_fu_1745_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln270_2_fu_1769_p3           |    select|   0|  0|  10|           1|           1|
    |select_ln270_fu_1737_p3             |    select|   0|  0|   5|           1|           1|
    |v100_10_fu_2005_p3                  |    select|   0|  0|  32|           1|           1|
    |v100_11_fu_1998_p3                  |    select|   0|  0|  32|           1|           1|
    |v100_12_fu_1991_p3                  |    select|   0|  0|  32|           1|           1|
    |v100_13_fu_1984_p3                  |    select|   0|  0|  32|           1|           1|
    |v100_14_fu_1977_p3                  |    select|   0|  0|  32|           1|           1|
    |v100_15_fu_2082_p3                  |    select|   0|  0|  32|           1|           1|
    |v100_1_fu_2068_p3                   |    select|   0|  0|  32|           1|           1|
    |v100_2_fu_2061_p3                   |    select|   0|  0|  32|           1|           1|
    |v100_3_fu_2054_p3                   |    select|   0|  0|  32|           1|           1|
    |v100_4_fu_2047_p3                   |    select|   0|  0|  32|           1|           1|
    |v100_5_fu_2040_p3                   |    select|   0|  0|  32|           1|           1|
    |v100_6_fu_2033_p3                   |    select|   0|  0|  32|           1|           1|
    |v100_7_fu_2026_p3                   |    select|   0|  0|  32|           1|           1|
    |v100_8_fu_2019_p3                   |    select|   0|  0|  32|           1|           1|
    |v100_9_fu_2012_p3                   |    select|   0|  0|  32|           1|           1|
    |v100_fu_2075_p3                     |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln269_fu_1689_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 755|         130|         102|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten60_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_v92_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v93_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v94_load               |   9|          2|    5|         10|
    |indvar_flatten60_fu_172                 |   9|          2|   13|         26|
    |indvar_flatten_fu_164                   |   9|          2|   10|         20|
    |real_start                              |   9|          2|    1|          2|
    |v151_0_0_blk_n                          |   9|          2|    1|          2|
    |v151_0_1_blk_n                          |   9|          2|    1|          2|
    |v151_0_2_blk_n                          |   9|          2|    1|          2|
    |v151_0_3_blk_n                          |   9|          2|    1|          2|
    |v151_1_0_blk_n                          |   9|          2|    1|          2|
    |v151_1_1_blk_n                          |   9|          2|    1|          2|
    |v151_1_2_blk_n                          |   9|          2|    1|          2|
    |v151_1_3_blk_n                          |   9|          2|    1|          2|
    |v151_2_0_blk_n                          |   9|          2|    1|          2|
    |v151_2_1_blk_n                          |   9|          2|    1|          2|
    |v151_2_2_blk_n                          |   9|          2|    1|          2|
    |v151_2_3_blk_n                          |   9|          2|    1|          2|
    |v151_3_0_blk_n                          |   9|          2|    1|          2|
    |v151_3_1_blk_n                          |   9|          2|    1|          2|
    |v151_3_2_blk_n                          |   9|          2|    1|          2|
    |v151_3_3_blk_n                          |   9|          2|    1|          2|
    |v92_fu_168                              |   9|          2|    5|         10|
    |v93_fu_160                              |   9|          2|    5|         10|
    |v94_fu_156                              |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 261|         58|   95|        190|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln282_reg_2686                                |   8|   0|    8|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |cmp35_reg_2626                                    |   1|   0|    1|          0|
    |cmp64_3_reg_2646                                  |   1|   0|    1|          0|
    |icmp_ln269_reg_2560                               |   1|   0|    1|          0|
    |indvar_flatten60_fu_172                           |  13|   0|   13|          0|
    |indvar_flatten_fu_164                             |  10|   0|   10|          0|
    |or_ln270_reg_2576                                 |   1|   0|    1|          0|
    |p_cast_reg_2590                                   |   8|   0|   64|         56|
    |select_ln269_1_reg_2564                           |   5|   0|    5|          0|
    |select_ln270_reg_2580                             |   5|   0|    5|          0|
    |start_once_reg                                    |   1|   0|    1|          0|
    |tmp32_reg_3723                                    |  32|   0|   32|          0|
    |tmp33_reg_3728                                    |  32|   0|   32|          0|
    |tmp34_reg_3643                                    |  32|   0|   32|          0|
    |tmp35_reg_3733                                    |  32|   0|   32|          0|
    |tmp36_reg_3738                                    |  32|   0|   32|          0|
    |tmp37_reg_3648                                    |  32|   0|   32|          0|
    |tmp38_reg_3743                                    |  32|   0|   32|          0|
    |tmp39_reg_3748                                    |  32|   0|   32|          0|
    |tmp40_reg_3653                                    |  32|   0|   32|          0|
    |tmp41_reg_3753                                    |  32|   0|   32|          0|
    |tmp42_reg_3758                                    |  32|   0|   32|          0|
    |tmp43_reg_3658                                    |  32|   0|   32|          0|
    |tmp44_reg_3763                                    |  32|   0|   32|          0|
    |tmp45_reg_3768                                    |  32|   0|   32|          0|
    |tmp46_reg_3663                                    |  32|   0|   32|          0|
    |tmp47_reg_3773                                    |  32|   0|   32|          0|
    |tmp48_reg_3778                                    |  32|   0|   32|          0|
    |tmp49_reg_3668                                    |  32|   0|   32|          0|
    |tmp50_reg_3673                                    |  32|   0|   32|          0|
    |tmp51_reg_3788                                    |  32|   0|   32|          0|
    |tmp52_reg_3793                                    |  32|   0|   32|          0|
    |tmp53_reg_3678                                    |  32|   0|   32|          0|
    |tmp54_reg_3798                                    |  32|   0|   32|          0|
    |tmp55_reg_3803                                    |  32|   0|   32|          0|
    |tmp56_reg_3683                                    |  32|   0|   32|          0|
    |tmp57_reg_3808                                    |  32|   0|   32|          0|
    |tmp58_reg_3813                                    |  32|   0|   32|          0|
    |tmp59_reg_3688                                    |  32|   0|   32|          0|
    |tmp60_reg_3818                                    |  32|   0|   32|          0|
    |tmp61_reg_3823                                    |  32|   0|   32|          0|
    |tmp62_reg_3693                                    |  32|   0|   32|          0|
    |tmp63_reg_3828                                    |  32|   0|   32|          0|
    |tmp64_reg_3833                                    |  32|   0|   32|          0|
    |tmp65_reg_3698                                    |  32|   0|   32|          0|
    |tmp66_reg_3838                                    |  32|   0|   32|          0|
    |tmp67_reg_3843                                    |  32|   0|   32|          0|
    |tmp68_reg_3703                                    |  32|   0|   32|          0|
    |tmp69_reg_3848                                    |  32|   0|   32|          0|
    |tmp70_reg_3853                                    |  32|   0|   32|          0|
    |tmp71_reg_3708                                    |  32|   0|   32|          0|
    |tmp72_reg_3858                                    |  32|   0|   32|          0|
    |tmp73_reg_3863                                    |  32|   0|   32|          0|
    |tmp74_reg_3713                                    |  32|   0|   32|          0|
    |tmp75_reg_3868                                    |  32|   0|   32|          0|
    |tmp76_reg_3873                                    |  32|   0|   32|          0|
    |tmp77_reg_3718                                    |  32|   0|   32|          0|
    |tmp78_reg_3878                                    |  32|   0|   32|          0|
    |tmp_reg_3783                                      |  32|   0|   32|          0|
    |trunc_ln269_reg_2585                              |   4|   0|    4|          0|
    |trunc_ln270_reg_2570                              |   4|   0|    4|          0|
    |v100_10_reg_2891                                  |  32|   0|   32|          0|
    |v100_11_reg_2886                                  |  32|   0|   32|          0|
    |v100_12_reg_2881                                  |  32|   0|   32|          0|
    |v100_13_reg_2876                                  |  32|   0|   32|          0|
    |v100_14_reg_2871                                  |  32|   0|   32|          0|
    |v100_15_reg_2946                                  |  32|   0|   32|          0|
    |v100_1_reg_2936                                   |  32|   0|   32|          0|
    |v100_2_reg_2931                                   |  32|   0|   32|          0|
    |v100_3_reg_2926                                   |  32|   0|   32|          0|
    |v100_4_reg_2921                                   |  32|   0|   32|          0|
    |v100_5_reg_2916                                   |  32|   0|   32|          0|
    |v100_6_reg_2911                                   |  32|   0|   32|          0|
    |v100_7_reg_2906                                   |  32|   0|   32|          0|
    |v100_8_reg_2901                                   |  32|   0|   32|          0|
    |v100_9_reg_2896                                   |  32|   0|   32|          0|
    |v100_reg_2941                                     |  32|   0|   32|          0|
    |v101_10_reg_2961                                  |  32|   0|   32|          0|
    |v101_11_reg_2966                                  |  32|   0|   32|          0|
    |v101_12_reg_2971                                  |  32|   0|   32|          0|
    |v101_13_reg_2976                                  |  32|   0|   32|          0|
    |v101_14_reg_3453                                  |  32|   0|   32|          0|
    |v101_15_reg_2981                                  |  32|   0|   32|          0|
    |v101_16_reg_2986                                  |  32|   0|   32|          0|
    |v101_17_reg_2991                                  |  32|   0|   32|          0|
    |v101_18_reg_2996                                  |  32|   0|   32|          0|
    |v101_19_reg_3001                                  |  32|   0|   32|          0|
    |v101_1_reg_3408                                   |  32|   0|   32|          0|
    |v101_20_reg_3006                                  |  32|   0|   32|          0|
    |v101_21_reg_3011                                  |  32|   0|   32|          0|
    |v101_22_reg_3016                                  |  32|   0|   32|          0|
    |v101_23_reg_3021                                  |  32|   0|   32|          0|
    |v101_24_reg_3026                                  |  32|   0|   32|          0|
    |v101_25_reg_3458                                  |  32|   0|   32|          0|
    |v101_26_reg_3463                                  |  32|   0|   32|          0|
    |v101_27_reg_3468                                  |  32|   0|   32|          0|
    |v101_28_reg_3473                                  |  32|   0|   32|          0|
    |v101_29_reg_3478                                  |  32|   0|   32|          0|
    |v101_2_reg_3413                                   |  32|   0|   32|          0|
    |v101_30_reg_3483                                  |  32|   0|   32|          0|
    |v101_31_reg_3488                                  |  32|   0|   32|          0|
    |v101_32_reg_3493                                  |  32|   0|   32|          0|
    |v101_33_reg_3498                                  |  32|   0|   32|          0|
    |v101_34_reg_3503                                  |  32|   0|   32|          0|
    |v101_35_reg_3508                                  |  32|   0|   32|          0|
    |v101_36_reg_3513                                  |  32|   0|   32|          0|
    |v101_37_reg_3518                                  |  32|   0|   32|          0|
    |v101_38_reg_3523                                  |  32|   0|   32|          0|
    |v101_39_reg_3528                                  |  32|   0|   32|          0|
    |v101_3_reg_3418                                   |  32|   0|   32|          0|
    |v101_40_reg_3533                                  |  32|   0|   32|          0|
    |v101_41_reg_3538                                  |  32|   0|   32|          0|
    |v101_42_reg_3543                                  |  32|   0|   32|          0|
    |v101_43_reg_3548                                  |  32|   0|   32|          0|
    |v101_44_reg_3553                                  |  32|   0|   32|          0|
    |v101_45_reg_3558                                  |  32|   0|   32|          0|
    |v101_46_reg_3563                                  |  32|   0|   32|          0|
    |v101_47_reg_3568                                  |  32|   0|   32|          0|
    |v101_48_reg_3573                                  |  32|   0|   32|          0|
    |v101_49_reg_3578                                  |  32|   0|   32|          0|
    |v101_4_reg_3423                                   |  32|   0|   32|          0|
    |v101_50_reg_3583                                  |  32|   0|   32|          0|
    |v101_51_reg_3588                                  |  32|   0|   32|          0|
    |v101_52_reg_3593                                  |  32|   0|   32|          0|
    |v101_53_reg_3598                                  |  32|   0|   32|          0|
    |v101_54_reg_3603                                  |  32|   0|   32|          0|
    |v101_55_reg_3608                                  |  32|   0|   32|          0|
    |v101_56_reg_3613                                  |  32|   0|   32|          0|
    |v101_57_reg_3618                                  |  32|   0|   32|          0|
    |v101_58_reg_3623                                  |  32|   0|   32|          0|
    |v101_59_reg_3628                                  |  32|   0|   32|          0|
    |v101_5_reg_3428                                   |  32|   0|   32|          0|
    |v101_60_reg_3633                                  |  32|   0|   32|          0|
    |v101_61_reg_3638                                  |  32|   0|   32|          0|
    |v101_62_reg_2951                                  |  32|   0|   32|          0|
    |v101_63_reg_2956                                  |  32|   0|   32|          0|
    |v101_6_reg_3433                                   |  32|   0|   32|          0|
    |v101_7_reg_3438                                   |  32|   0|   32|          0|
    |v101_8_reg_3443                                   |  32|   0|   32|          0|
    |v101_9_reg_3448                                   |  32|   0|   32|          0|
    |v101_reg_3403                                     |  32|   0|   32|          0|
    |v102_10_reg_3943                                  |  32|   0|   32|          0|
    |v102_11_reg_3949                                  |  32|   0|   32|          0|
    |v102_12_reg_3955                                  |  32|   0|   32|          0|
    |v102_13_reg_3961                                  |  32|   0|   32|          0|
    |v102_14_reg_3967                                  |  32|   0|   32|          0|
    |v102_15_reg_3973                                  |  32|   0|   32|          0|
    |v102_1_reg_3889                                   |  32|   0|   32|          0|
    |v102_2_reg_3895                                   |  32|   0|   32|          0|
    |v102_3_reg_3901                                   |  32|   0|   32|          0|
    |v102_4_reg_3907                                   |  32|   0|   32|          0|
    |v102_5_reg_3913                                   |  32|   0|   32|          0|
    |v102_6_reg_3919                                   |  32|   0|   32|          0|
    |v102_7_reg_3925                                   |  32|   0|   32|          0|
    |v102_8_reg_3931                                   |  32|   0|   32|          0|
    |v102_9_reg_3937                                   |  32|   0|   32|          0|
    |v102_reg_3883                                     |  32|   0|   32|          0|
    |v142_0_0_load31_fu_236                            |  32|   0|   32|          0|
    |v142_0_1_load23_fu_220                            |  32|   0|   32|          0|
    |v142_0_2_load15_fu_204                            |  32|   0|   32|          0|
    |v142_0_3_load7_fu_188                             |  32|   0|   32|          0|
    |v142_1_0_load29_fu_232                            |  32|   0|   32|          0|
    |v142_1_1_load21_fu_216                            |  32|   0|   32|          0|
    |v142_1_2_load13_fu_200                            |  32|   0|   32|          0|
    |v142_1_3_load5_fu_184                             |  32|   0|   32|          0|
    |v142_2_0_load27_fu_228                            |  32|   0|   32|          0|
    |v142_2_1_load19_fu_212                            |  32|   0|   32|          0|
    |v142_2_2_load11_fu_196                            |  32|   0|   32|          0|
    |v142_2_3_load3_fu_180                             |  32|   0|   32|          0|
    |v142_3_0_load25_fu_224                            |  32|   0|   32|          0|
    |v142_3_1_load17_fu_208                            |  32|   0|   32|          0|
    |v142_3_2_load9_fu_192                             |  32|   0|   32|          0|
    |v142_3_3_load1_fu_176                             |  32|   0|   32|          0|
    |v143_0_0_load_reg_3151                            |  32|   0|   32|          0|
    |v143_0_1_load_reg_3156                            |  32|   0|   32|          0|
    |v143_0_2_load_reg_3161                            |  32|   0|   32|          0|
    |v143_0_3_load_reg_3166                            |  32|   0|   32|          0|
    |v143_1_0_load_reg_3171                            |  32|   0|   32|          0|
    |v143_1_1_load_reg_3176                            |  32|   0|   32|          0|
    |v143_1_2_load_reg_3181                            |  32|   0|   32|          0|
    |v143_1_3_load_reg_3186                            |  32|   0|   32|          0|
    |v143_2_0_load_reg_3191                            |  32|   0|   32|          0|
    |v143_2_1_load_reg_3196                            |  32|   0|   32|          0|
    |v143_2_2_load_reg_3201                            |  32|   0|   32|          0|
    |v143_2_3_load_reg_3206                            |  32|   0|   32|          0|
    |v143_3_0_load_reg_2691                            |  32|   0|   32|          0|
    |v143_3_1_load_reg_2696                            |  32|   0|   32|          0|
    |v143_3_2_load_reg_2701                            |  32|   0|   32|          0|
    |v143_3_3_load_reg_2706                            |  32|   0|   32|          0|
    |v91_10_addr_reg_2835                              |   8|   0|    8|          0|
    |v91_11_addr_reg_2841                              |   8|   0|    8|          0|
    |v91_12_addr_reg_2847                              |   8|   0|    8|          0|
    |v91_13_addr_reg_2853                              |   8|   0|    8|          0|
    |v91_14_addr_reg_2859                              |   8|   0|    8|          0|
    |v91_15_addr_reg_2865                              |   8|   0|    8|          0|
    |v91_1_addr_reg_2781                               |   8|   0|    8|          0|
    |v91_2_addr_reg_2787                               |   8|   0|    8|          0|
    |v91_3_addr_reg_2793                               |   8|   0|    8|          0|
    |v91_4_addr_reg_2799                               |   8|   0|    8|          0|
    |v91_5_addr_reg_2805                               |   8|   0|    8|          0|
    |v91_6_addr_reg_2811                               |   8|   0|    8|          0|
    |v91_7_addr_reg_2817                               |   8|   0|    8|          0|
    |v91_8_addr_reg_2823                               |   8|   0|    8|          0|
    |v91_9_addr_reg_2829                               |   8|   0|    8|          0|
    |v91_addr_reg_2775                                 |   8|   0|    8|          0|
    |v92_fu_168                                        |   5|   0|    5|          0|
    |v93_fu_160                                        |   5|   0|    5|          0|
    |v94_fu_156                                        |   5|   0|    5|          0|
    |zext_ln278_2_reg_2650                             |   8|   0|   64|         56|
    |add_ln282_reg_2686                                |  64|  32|    8|          0|
    |cmp35_reg_2626                                    |  64|  32|    1|          0|
    |cmp64_3_reg_2646                                  |  64|  32|    1|          0|
    |or_ln270_reg_2576                                 |  64|  32|    1|          0|
    |p_cast_reg_2590                                   |  64|  32|   64|         56|
    |v91_10_addr_reg_2835                              |  64|  32|    8|          0|
    |v91_11_addr_reg_2841                              |  64|  32|    8|          0|
    |v91_12_addr_reg_2847                              |  64|  32|    8|          0|
    |v91_13_addr_reg_2853                              |  64|  32|    8|          0|
    |v91_14_addr_reg_2859                              |  64|  32|    8|          0|
    |v91_15_addr_reg_2865                              |  64|  32|    8|          0|
    |v91_1_addr_reg_2781                               |  64|  32|    8|          0|
    |v91_2_addr_reg_2787                               |  64|  32|    8|          0|
    |v91_3_addr_reg_2793                               |  64|  32|    8|          0|
    |v91_4_addr_reg_2799                               |  64|  32|    8|          0|
    |v91_5_addr_reg_2805                               |  64|  32|    8|          0|
    |v91_6_addr_reg_2811                               |  64|  32|    8|          0|
    |v91_7_addr_reg_2817                               |  64|  32|    8|          0|
    |v91_8_addr_reg_2823                               |  64|  32|    8|          0|
    |v91_9_addr_reg_2829                               |  64|  32|    8|          0|
    |v91_addr_reg_2775                                 |  64|  32|    8|          0|
    |zext_ln278_2_reg_2650                             |  64|  32|   64|         56|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |7317| 704| 6288|        224|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node5|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node5|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node5|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node5|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|         node5|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|         node5|  return value|
|v151_0_0_din             |  out|   32|     ap_fifo|      v151_0_0|       pointer|
|v151_0_0_num_data_valid  |   in|    9|     ap_fifo|      v151_0_0|       pointer|
|v151_0_0_fifo_cap        |   in|    9|     ap_fifo|      v151_0_0|       pointer|
|v151_0_0_full_n          |   in|    1|     ap_fifo|      v151_0_0|       pointer|
|v151_0_0_write           |  out|    1|     ap_fifo|      v151_0_0|       pointer|
|v151_0_1_din             |  out|   32|     ap_fifo|      v151_0_1|       pointer|
|v151_0_1_num_data_valid  |   in|    9|     ap_fifo|      v151_0_1|       pointer|
|v151_0_1_fifo_cap        |   in|    9|     ap_fifo|      v151_0_1|       pointer|
|v151_0_1_full_n          |   in|    1|     ap_fifo|      v151_0_1|       pointer|
|v151_0_1_write           |  out|    1|     ap_fifo|      v151_0_1|       pointer|
|v151_0_2_din             |  out|   32|     ap_fifo|      v151_0_2|       pointer|
|v151_0_2_num_data_valid  |   in|    9|     ap_fifo|      v151_0_2|       pointer|
|v151_0_2_fifo_cap        |   in|    9|     ap_fifo|      v151_0_2|       pointer|
|v151_0_2_full_n          |   in|    1|     ap_fifo|      v151_0_2|       pointer|
|v151_0_2_write           |  out|    1|     ap_fifo|      v151_0_2|       pointer|
|v151_0_3_din             |  out|   32|     ap_fifo|      v151_0_3|       pointer|
|v151_0_3_num_data_valid  |   in|    9|     ap_fifo|      v151_0_3|       pointer|
|v151_0_3_fifo_cap        |   in|    9|     ap_fifo|      v151_0_3|       pointer|
|v151_0_3_full_n          |   in|    1|     ap_fifo|      v151_0_3|       pointer|
|v151_0_3_write           |  out|    1|     ap_fifo|      v151_0_3|       pointer|
|v151_1_0_din             |  out|   32|     ap_fifo|      v151_1_0|       pointer|
|v151_1_0_num_data_valid  |   in|    9|     ap_fifo|      v151_1_0|       pointer|
|v151_1_0_fifo_cap        |   in|    9|     ap_fifo|      v151_1_0|       pointer|
|v151_1_0_full_n          |   in|    1|     ap_fifo|      v151_1_0|       pointer|
|v151_1_0_write           |  out|    1|     ap_fifo|      v151_1_0|       pointer|
|v151_1_1_din             |  out|   32|     ap_fifo|      v151_1_1|       pointer|
|v151_1_1_num_data_valid  |   in|    9|     ap_fifo|      v151_1_1|       pointer|
|v151_1_1_fifo_cap        |   in|    9|     ap_fifo|      v151_1_1|       pointer|
|v151_1_1_full_n          |   in|    1|     ap_fifo|      v151_1_1|       pointer|
|v151_1_1_write           |  out|    1|     ap_fifo|      v151_1_1|       pointer|
|v151_1_2_din             |  out|   32|     ap_fifo|      v151_1_2|       pointer|
|v151_1_2_num_data_valid  |   in|    9|     ap_fifo|      v151_1_2|       pointer|
|v151_1_2_fifo_cap        |   in|    9|     ap_fifo|      v151_1_2|       pointer|
|v151_1_2_full_n          |   in|    1|     ap_fifo|      v151_1_2|       pointer|
|v151_1_2_write           |  out|    1|     ap_fifo|      v151_1_2|       pointer|
|v151_1_3_din             |  out|   32|     ap_fifo|      v151_1_3|       pointer|
|v151_1_3_num_data_valid  |   in|    9|     ap_fifo|      v151_1_3|       pointer|
|v151_1_3_fifo_cap        |   in|    9|     ap_fifo|      v151_1_3|       pointer|
|v151_1_3_full_n          |   in|    1|     ap_fifo|      v151_1_3|       pointer|
|v151_1_3_write           |  out|    1|     ap_fifo|      v151_1_3|       pointer|
|v151_2_0_din             |  out|   32|     ap_fifo|      v151_2_0|       pointer|
|v151_2_0_num_data_valid  |   in|    9|     ap_fifo|      v151_2_0|       pointer|
|v151_2_0_fifo_cap        |   in|    9|     ap_fifo|      v151_2_0|       pointer|
|v151_2_0_full_n          |   in|    1|     ap_fifo|      v151_2_0|       pointer|
|v151_2_0_write           |  out|    1|     ap_fifo|      v151_2_0|       pointer|
|v151_2_1_din             |  out|   32|     ap_fifo|      v151_2_1|       pointer|
|v151_2_1_num_data_valid  |   in|    9|     ap_fifo|      v151_2_1|       pointer|
|v151_2_1_fifo_cap        |   in|    9|     ap_fifo|      v151_2_1|       pointer|
|v151_2_1_full_n          |   in|    1|     ap_fifo|      v151_2_1|       pointer|
|v151_2_1_write           |  out|    1|     ap_fifo|      v151_2_1|       pointer|
|v151_2_2_din             |  out|   32|     ap_fifo|      v151_2_2|       pointer|
|v151_2_2_num_data_valid  |   in|    9|     ap_fifo|      v151_2_2|       pointer|
|v151_2_2_fifo_cap        |   in|    9|     ap_fifo|      v151_2_2|       pointer|
|v151_2_2_full_n          |   in|    1|     ap_fifo|      v151_2_2|       pointer|
|v151_2_2_write           |  out|    1|     ap_fifo|      v151_2_2|       pointer|
|v151_2_3_din             |  out|   32|     ap_fifo|      v151_2_3|       pointer|
|v151_2_3_num_data_valid  |   in|    9|     ap_fifo|      v151_2_3|       pointer|
|v151_2_3_fifo_cap        |   in|    9|     ap_fifo|      v151_2_3|       pointer|
|v151_2_3_full_n          |   in|    1|     ap_fifo|      v151_2_3|       pointer|
|v151_2_3_write           |  out|    1|     ap_fifo|      v151_2_3|       pointer|
|v151_3_0_din             |  out|   32|     ap_fifo|      v151_3_0|       pointer|
|v151_3_0_num_data_valid  |   in|    9|     ap_fifo|      v151_3_0|       pointer|
|v151_3_0_fifo_cap        |   in|    9|     ap_fifo|      v151_3_0|       pointer|
|v151_3_0_full_n          |   in|    1|     ap_fifo|      v151_3_0|       pointer|
|v151_3_0_write           |  out|    1|     ap_fifo|      v151_3_0|       pointer|
|v151_3_1_din             |  out|   32|     ap_fifo|      v151_3_1|       pointer|
|v151_3_1_num_data_valid  |   in|    9|     ap_fifo|      v151_3_1|       pointer|
|v151_3_1_fifo_cap        |   in|    9|     ap_fifo|      v151_3_1|       pointer|
|v151_3_1_full_n          |   in|    1|     ap_fifo|      v151_3_1|       pointer|
|v151_3_1_write           |  out|    1|     ap_fifo|      v151_3_1|       pointer|
|v151_3_2_din             |  out|   32|     ap_fifo|      v151_3_2|       pointer|
|v151_3_2_num_data_valid  |   in|    9|     ap_fifo|      v151_3_2|       pointer|
|v151_3_2_fifo_cap        |   in|    9|     ap_fifo|      v151_3_2|       pointer|
|v151_3_2_full_n          |   in|    1|     ap_fifo|      v151_3_2|       pointer|
|v151_3_2_write           |  out|    1|     ap_fifo|      v151_3_2|       pointer|
|v151_3_3_din             |  out|   32|     ap_fifo|      v151_3_3|       pointer|
|v151_3_3_num_data_valid  |   in|    9|     ap_fifo|      v151_3_3|       pointer|
|v151_3_3_fifo_cap        |   in|    9|     ap_fifo|      v151_3_3|       pointer|
|v151_3_3_full_n          |   in|    1|     ap_fifo|      v151_3_3|       pointer|
|v151_3_3_write           |  out|    1|     ap_fifo|      v151_3_3|       pointer|
|v143_0_0_address0        |  out|    8|   ap_memory|      v143_0_0|         array|
|v143_0_0_ce0             |  out|    1|   ap_memory|      v143_0_0|         array|
|v143_0_0_q0              |   in|   32|   ap_memory|      v143_0_0|         array|
|v143_0_1_address0        |  out|    8|   ap_memory|      v143_0_1|         array|
|v143_0_1_ce0             |  out|    1|   ap_memory|      v143_0_1|         array|
|v143_0_1_q0              |   in|   32|   ap_memory|      v143_0_1|         array|
|v143_0_2_address0        |  out|    8|   ap_memory|      v143_0_2|         array|
|v143_0_2_ce0             |  out|    1|   ap_memory|      v143_0_2|         array|
|v143_0_2_q0              |   in|   32|   ap_memory|      v143_0_2|         array|
|v143_0_3_address0        |  out|    8|   ap_memory|      v143_0_3|         array|
|v143_0_3_ce0             |  out|    1|   ap_memory|      v143_0_3|         array|
|v143_0_3_q0              |   in|   32|   ap_memory|      v143_0_3|         array|
|v143_1_0_address0        |  out|    8|   ap_memory|      v143_1_0|         array|
|v143_1_0_ce0             |  out|    1|   ap_memory|      v143_1_0|         array|
|v143_1_0_q0              |   in|   32|   ap_memory|      v143_1_0|         array|
|v143_1_1_address0        |  out|    8|   ap_memory|      v143_1_1|         array|
|v143_1_1_ce0             |  out|    1|   ap_memory|      v143_1_1|         array|
|v143_1_1_q0              |   in|   32|   ap_memory|      v143_1_1|         array|
|v143_1_2_address0        |  out|    8|   ap_memory|      v143_1_2|         array|
|v143_1_2_ce0             |  out|    1|   ap_memory|      v143_1_2|         array|
|v143_1_2_q0              |   in|   32|   ap_memory|      v143_1_2|         array|
|v143_1_3_address0        |  out|    8|   ap_memory|      v143_1_3|         array|
|v143_1_3_ce0             |  out|    1|   ap_memory|      v143_1_3|         array|
|v143_1_3_q0              |   in|   32|   ap_memory|      v143_1_3|         array|
|v143_2_0_address0        |  out|    8|   ap_memory|      v143_2_0|         array|
|v143_2_0_ce0             |  out|    1|   ap_memory|      v143_2_0|         array|
|v143_2_0_q0              |   in|   32|   ap_memory|      v143_2_0|         array|
|v143_2_1_address0        |  out|    8|   ap_memory|      v143_2_1|         array|
|v143_2_1_ce0             |  out|    1|   ap_memory|      v143_2_1|         array|
|v143_2_1_q0              |   in|   32|   ap_memory|      v143_2_1|         array|
|v143_2_2_address0        |  out|    8|   ap_memory|      v143_2_2|         array|
|v143_2_2_ce0             |  out|    1|   ap_memory|      v143_2_2|         array|
|v143_2_2_q0              |   in|   32|   ap_memory|      v143_2_2|         array|
|v143_2_3_address0        |  out|    8|   ap_memory|      v143_2_3|         array|
|v143_2_3_ce0             |  out|    1|   ap_memory|      v143_2_3|         array|
|v143_2_3_q0              |   in|   32|   ap_memory|      v143_2_3|         array|
|v143_3_0_address0        |  out|    8|   ap_memory|      v143_3_0|         array|
|v143_3_0_ce0             |  out|    1|   ap_memory|      v143_3_0|         array|
|v143_3_0_q0              |   in|   32|   ap_memory|      v143_3_0|         array|
|v143_3_1_address0        |  out|    8|   ap_memory|      v143_3_1|         array|
|v143_3_1_ce0             |  out|    1|   ap_memory|      v143_3_1|         array|
|v143_3_1_q0              |   in|   32|   ap_memory|      v143_3_1|         array|
|v143_3_2_address0        |  out|    8|   ap_memory|      v143_3_2|         array|
|v143_3_2_ce0             |  out|    1|   ap_memory|      v143_3_2|         array|
|v143_3_2_q0              |   in|   32|   ap_memory|      v143_3_2|         array|
|v143_3_3_address0        |  out|    8|   ap_memory|      v143_3_3|         array|
|v143_3_3_ce0             |  out|    1|   ap_memory|      v143_3_3|         array|
|v143_3_3_q0              |   in|   32|   ap_memory|      v143_3_3|         array|
|v142_0_0_address0        |  out|    8|   ap_memory|      v142_0_0|         array|
|v142_0_0_ce0             |  out|    1|   ap_memory|      v142_0_0|         array|
|v142_0_0_q0              |   in|   32|   ap_memory|      v142_0_0|         array|
|v142_0_1_address0        |  out|    8|   ap_memory|      v142_0_1|         array|
|v142_0_1_ce0             |  out|    1|   ap_memory|      v142_0_1|         array|
|v142_0_1_q0              |   in|   32|   ap_memory|      v142_0_1|         array|
|v142_0_2_address0        |  out|    8|   ap_memory|      v142_0_2|         array|
|v142_0_2_ce0             |  out|    1|   ap_memory|      v142_0_2|         array|
|v142_0_2_q0              |   in|   32|   ap_memory|      v142_0_2|         array|
|v142_0_3_address0        |  out|    8|   ap_memory|      v142_0_3|         array|
|v142_0_3_ce0             |  out|    1|   ap_memory|      v142_0_3|         array|
|v142_0_3_q0              |   in|   32|   ap_memory|      v142_0_3|         array|
|v142_1_0_address0        |  out|    8|   ap_memory|      v142_1_0|         array|
|v142_1_0_ce0             |  out|    1|   ap_memory|      v142_1_0|         array|
|v142_1_0_q0              |   in|   32|   ap_memory|      v142_1_0|         array|
|v142_1_1_address0        |  out|    8|   ap_memory|      v142_1_1|         array|
|v142_1_1_ce0             |  out|    1|   ap_memory|      v142_1_1|         array|
|v142_1_1_q0              |   in|   32|   ap_memory|      v142_1_1|         array|
|v142_1_2_address0        |  out|    8|   ap_memory|      v142_1_2|         array|
|v142_1_2_ce0             |  out|    1|   ap_memory|      v142_1_2|         array|
|v142_1_2_q0              |   in|   32|   ap_memory|      v142_1_2|         array|
|v142_1_3_address0        |  out|    8|   ap_memory|      v142_1_3|         array|
|v142_1_3_ce0             |  out|    1|   ap_memory|      v142_1_3|         array|
|v142_1_3_q0              |   in|   32|   ap_memory|      v142_1_3|         array|
|v142_2_0_address0        |  out|    8|   ap_memory|      v142_2_0|         array|
|v142_2_0_ce0             |  out|    1|   ap_memory|      v142_2_0|         array|
|v142_2_0_q0              |   in|   32|   ap_memory|      v142_2_0|         array|
|v142_2_1_address0        |  out|    8|   ap_memory|      v142_2_1|         array|
|v142_2_1_ce0             |  out|    1|   ap_memory|      v142_2_1|         array|
|v142_2_1_q0              |   in|   32|   ap_memory|      v142_2_1|         array|
|v142_2_2_address0        |  out|    8|   ap_memory|      v142_2_2|         array|
|v142_2_2_ce0             |  out|    1|   ap_memory|      v142_2_2|         array|
|v142_2_2_q0              |   in|   32|   ap_memory|      v142_2_2|         array|
|v142_2_3_address0        |  out|    8|   ap_memory|      v142_2_3|         array|
|v142_2_3_ce0             |  out|    1|   ap_memory|      v142_2_3|         array|
|v142_2_3_q0              |   in|   32|   ap_memory|      v142_2_3|         array|
|v142_3_0_address0        |  out|    8|   ap_memory|      v142_3_0|         array|
|v142_3_0_ce0             |  out|    1|   ap_memory|      v142_3_0|         array|
|v142_3_0_q0              |   in|   32|   ap_memory|      v142_3_0|         array|
|v142_3_1_address0        |  out|    8|   ap_memory|      v142_3_1|         array|
|v142_3_1_ce0             |  out|    1|   ap_memory|      v142_3_1|         array|
|v142_3_1_q0              |   in|   32|   ap_memory|      v142_3_1|         array|
|v142_3_2_address0        |  out|    8|   ap_memory|      v142_3_2|         array|
|v142_3_2_ce0             |  out|    1|   ap_memory|      v142_3_2|         array|
|v142_3_2_q0              |   in|   32|   ap_memory|      v142_3_2|         array|
|v142_3_3_address0        |  out|    8|   ap_memory|      v142_3_3|         array|
|v142_3_3_ce0             |  out|    1|   ap_memory|      v142_3_3|         array|
|v142_3_3_q0              |   in|   32|   ap_memory|      v142_3_3|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

