
****************************************
Report : qor
Design : cv32e40p_mult_opt
Version: T-2022.03-SP3
Date   : Fri Jun 13 15:32:24 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              62.00
  Critical Path Length:        368.16
  Critical Path Slack:      -35286.13
  Critical Path Clk Period:     35.00
  Total Negative Slack:   -1441933.00
  No. of Violating Paths:      588.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        628
  Leaf Cell Count:               6386
  Buf/Inv Cell Count:             444
  Buf Cell Count:                 148
  Inv Cell Count:                 296
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      5830
  Sequential Cell Count:          556
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    18056.422879
  Noncombinational Area:  3680.005239
  Buf/Inv Area:            711.603216
  Total Buffer Area:           334.45
  Total Inverter Area:         377.15
  Macro/Black Box Area:      0.000000
  Net Area:               6500.937936
  -----------------------------------
  Cell Area:             21736.428118
  Design Area:           28237.366055


  Design Rules
  -----------------------------------
  Total Number of Nets:          7870
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: bender.engr.ucr.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    3.93
  Logic Optimization:                  1.58
  Mapping Optimization:              833.04
  -----------------------------------------
  Overall Compile Time:              864.42
  Overall Compile Wall Clock Time:   872.86

  --------------------------------------------------------------------

  Design  WNS: 35286.13  TNS: 1441933.00  Number of Violating Paths: 588


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


