# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do questao_3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3 {C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/FSM_Control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:54 on Jan 03,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3" C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/FSM_Control.v 
# -- Compiling module FSM_Control
# 
# Top level modules:
# 	FSM_Control
# End time: 11:54:54 on Jan 03,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3 {C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/TB_FSM_Control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:54 on Jan 03,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3" C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/TB_FSM_Control.v 
# -- Compiling module TB_FSM_Control
# 
# Top level modules:
# 	TB_FSM_Control
# End time: 11:54:54 on Jan 03,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3 {C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/FSM_Control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:54 on Jan 03,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3" C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/FSM_Control.v 
# -- Compiling module FSM_Control
# 
# Top level modules:
# 	FSM_Control
# End time: 11:54:54 on Jan 03,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_FSM_Control
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_FSM_Control 
# Start time: 11:54:54 on Jan 03,2026
# Loading work.TB_FSM_Control
# Loading work.FSM_Control
# 
# do C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/simulation/modelsim/wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -divider {Estados FSM}
# add wave -noupdate /TB_FSM_Control/DUV/EstadoAtual
# add wave -noupdate /TB_FSM_Control/DUV/EstadoFuturo
# add wave -noupdate -divider Entradas
# add wave -noupdate /TB_FSM_Control/Clock
# add wave -noupdate /TB_FSM_Control/Reset
# add wave -noupdate /TB_FSM_Control/Start
# add wave -noupdate -divider Saídas
# add wave -noupdate /TB_FSM_Control/u
# add wave -noupdate /TB_FSM_Control/v
# add wave -noupdate /TB_FSM_Control/x
# add wave -noupdate /TB_FSM_Control/y
# add wave -noupdate /TB_FSM_Control/Read_Enable
# add wave -noupdate -radix hexadecimal /TB_FSM_Control/Address
# add wave -noupdate /TB_FSM_Control/Active_MAC
# add wave -noupdate /TB_FSM_Control/Ready
# add wave -noupdate -divider {Registradores aux}
# add wave -noupdate /TB_FSM_Control/DUV/U_Atual
# add wave -noupdate /TB_FSM_Control/DUV/V_Atual
# add wave -noupdate /TB_FSM_Control/DUV/X_Atual
# add wave -noupdate /TB_FSM_Control/DUV/Y_Atual
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 84
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {225160 ps}
run
# Time=0 | Reset=1 Start=0 | State=0 (u,v)=(0,0) | Read_Enable=0 Active_MAC=0 Address=000000 Ready=0
# Time=20000 | Reset=0 Start=0 | State=0 (u,v)=(0,0) | Read_Enable=0 Active_MAC=0 Address=000000 Ready=0
# Time=40000 | Reset=0 Start=1 | State=0 (u,v)=(0,0) | Read_Enable=0 Active_MAC=0 Address=000000 Ready=0
# Time=50000 | Reset=0 Start=1 | State=1 (u,v)=(0,0) | Read_Enable=1 Active_MAC=0 Address=000000 Ready=0
# Time=60000 | Reset=0 Start=0 | State=1 (u,v)=(0,0) | Read_Enable=1 Active_MAC=0 Address=000000 Ready=0
# Time=70000 | Reset=0 Start=0 | State=2 (u,v)=(0,0) | Read_Enable=0 Active_MAC=0 Address=000000 Ready=0
# Time=90000 | Reset=0 Start=0 | State=3 (u,v)=(0,0) | Read_Enable=0 Active_MAC=1 Address=000000 Ready=0
# Time=110000 | Reset=0 Start=0 | State=4 (u,v)=(0,1) | Read_Enable=0 Active_MAC=0 Address=000001 Ready=0
# Time=130000 | Reset=0 Start=0 | State=1 (u,v)=(0,1) | Read_Enable=1 Active_MAC=0 Address=000001 Ready=0
# Time=150000 | Reset=0 Start=0 | State=2 (u,v)=(0,1) | Read_Enable=0 Active_MAC=0 Address=000001 Ready=0
# Time=170000 | Reset=0 Start=0 | State=3 (u,v)=(0,1) | Read_Enable=0 Active_MAC=1 Address=000001 Ready=0
# Time=190000 | Reset=0 Start=0 | State=4 (u,v)=(0,2) | Read_Enable=0 Active_MAC=0 Address=000010 Ready=0
# Time=210000 | Reset=0 Start=0 | State=1 (u,v)=(0,2) | Read_Enable=1 Active_MAC=0 Address=000010 Ready=0
# Time=230000 | Reset=0 Start=0 | State=2 (u,v)=(0,2) | Read_Enable=0 Active_MAC=0 Address=000010 Ready=0
# Time=250000 | Reset=0 Start=0 | State=3 (u,v)=(0,2) | Read_Enable=0 Active_MAC=1 Address=000010 Ready=0
# Time=270000 | Reset=0 Start=0 | State=4 (u,v)=(0,3) | Read_Enable=0 Active_MAC=0 Address=000011 Ready=0
# Time=290000 | Reset=0 Start=0 | State=1 (u,v)=(0,3) | Read_Enable=1 Active_MAC=0 Address=000011 Ready=0
# Time=310000 | Reset=0 Start=0 | State=2 (u,v)=(0,3) | Read_Enable=0 Active_MAC=0 Address=000011 Ready=0
# Time=330000 | Reset=0 Start=0 | State=3 (u,v)=(0,3) | Read_Enable=0 Active_MAC=1 Address=000011 Ready=0
# Time=350000 | Reset=0 Start=0 | State=4 (u,v)=(0,4) | Read_Enable=0 Active_MAC=0 Address=000100 Ready=0
# Time=370000 | Reset=0 Start=0 | State=1 (u,v)=(0,4) | Read_Enable=1 Active_MAC=0 Address=000100 Ready=0
# Time=390000 | Reset=0 Start=0 | State=2 (u,v)=(0,4) | Read_Enable=0 Active_MAC=0 Address=000100 Ready=0
# Time=410000 | Reset=0 Start=0 | State=3 (u,v)=(0,4) | Read_Enable=0 Active_MAC=1 Address=000100 Ready=0
# Time=430000 | Reset=0 Start=0 | State=4 (u,v)=(0,5) | Read_Enable=0 Active_MAC=0 Address=000101 Ready=0
# Time=450000 | Reset=0 Start=0 | State=1 (u,v)=(0,5) | Read_Enable=1 Active_MAC=0 Address=000101 Ready=0
# Time=470000 | Reset=0 Start=0 | State=2 (u,v)=(0,5) | Read_Enable=0 Active_MAC=0 Address=000101 Ready=0
# Time=490000 | Reset=0 Start=0 | State=3 (u,v)=(0,5) | Read_Enable=0 Active_MAC=1 Address=000101 Ready=0
# Time=510000 | Reset=0 Start=0 | State=4 (u,v)=(0,6) | Read_Enable=0 Active_MAC=0 Address=000110 Ready=0
# Time=530000 | Reset=0 Start=0 | State=1 (u,v)=(0,6) | Read_Enable=1 Active_MAC=0 Address=000110 Ready=0
# Time=550000 | Reset=0 Start=0 | State=2 (u,v)=(0,6) | Read_Enable=0 Active_MAC=0 Address=000110 Ready=0
# Time=570000 | Reset=0 Start=0 | State=3 (u,v)=(0,6) | Read_Enable=0 Active_MAC=1 Address=000110 Ready=0
# Time=590000 | Reset=0 Start=0 | State=4 (u,v)=(0,7) | Read_Enable=0 Active_MAC=0 Address=000111 Ready=0
# Time=610000 | Reset=0 Start=0 | State=1 (u,v)=(0,7) | Read_Enable=1 Active_MAC=0 Address=000111 Ready=0
# Time=630000 | Reset=0 Start=0 | State=2 (u,v)=(0,7) | Read_Enable=0 Active_MAC=0 Address=000111 Ready=0
# Time=650000 | Reset=0 Start=0 | State=3 (u,v)=(0,7) | Read_Enable=0 Active_MAC=1 Address=000111 Ready=0
# Time=670000 | Reset=0 Start=0 | State=4 (u,v)=(1,0) | Read_Enable=0 Active_MAC=0 Address=001000 Ready=0
# Time=690000 | Reset=0 Start=0 | State=1 (u,v)=(1,0) | Read_Enable=1 Active_MAC=0 Address=001000 Ready=0
# Time=710000 | Reset=0 Start=0 | State=2 (u,v)=(1,0) | Read_Enable=0 Active_MAC=0 Address=001000 Ready=0
# Time=730000 | Reset=0 Start=0 | State=3 (u,v)=(1,0) | Read_Enable=0 Active_MAC=1 Address=001000 Ready=0
# Time=750000 | Reset=0 Start=0 | State=4 (u,v)=(1,1) | Read_Enable=0 Active_MAC=0 Address=001001 Ready=0
# Time=770000 | Reset=0 Start=0 | State=1 (u,v)=(1,1) | Read_Enable=1 Active_MAC=0 Address=001001 Ready=0
# Time=790000 | Reset=0 Start=0 | State=2 (u,v)=(1,1) | Read_Enable=0 Active_MAC=0 Address=001001 Ready=0
# Time=810000 | Reset=0 Start=0 | State=3 (u,v)=(1,1) | Read_Enable=0 Active_MAC=1 Address=001001 Ready=0
# Time=830000 | Reset=0 Start=0 | State=4 (u,v)=(1,2) | Read_Enable=0 Active_MAC=0 Address=001010 Ready=0
# Time=850000 | Reset=0 Start=0 | State=1 (u,v)=(1,2) | Read_Enable=1 Active_MAC=0 Address=001010 Ready=0
# Time=870000 | Reset=0 Start=0 | State=2 (u,v)=(1,2) | Read_Enable=0 Active_MAC=0 Address=001010 Ready=0
# Time=890000 | Reset=0 Start=0 | State=3 (u,v)=(1,2) | Read_Enable=0 Active_MAC=1 Address=001010 Ready=0
# Time=910000 | Reset=0 Start=0 | State=4 (u,v)=(1,3) | Read_Enable=0 Active_MAC=0 Address=001011 Ready=0
# Time=930000 | Reset=0 Start=0 | State=1 (u,v)=(1,3) | Read_Enable=1 Active_MAC=0 Address=001011 Ready=0
# Time=950000 | Reset=0 Start=0 | State=2 (u,v)=(1,3) | Read_Enable=0 Active_MAC=0 Address=001011 Ready=0
# Time=970000 | Reset=0 Start=0 | State=3 (u,v)=(1,3) | Read_Enable=0 Active_MAC=1 Address=001011 Ready=0
# Time=990000 | Reset=0 Start=0 | State=4 (u,v)=(1,4) | Read_Enable=0 Active_MAC=0 Address=001100 Ready=0
run
# Time=1010000 | Reset=0 Start=0 | State=1 (u,v)=(1,4) | Read_Enable=1 Active_MAC=0 Address=001100 Ready=0
# Time=1030000 | Reset=0 Start=0 | State=2 (u,v)=(1,4) | Read_Enable=0 Active_MAC=0 Address=001100 Ready=0
# Time=1050000 | Reset=0 Start=0 | State=3 (u,v)=(1,4) | Read_Enable=0 Active_MAC=1 Address=001100 Ready=0
# Time=1070000 | Reset=0 Start=0 | State=4 (u,v)=(1,5) | Read_Enable=0 Active_MAC=0 Address=001101 Ready=0
# Time=1090000 | Reset=0 Start=0 | State=1 (u,v)=(1,5) | Read_Enable=1 Active_MAC=0 Address=001101 Ready=0
# Time=1110000 | Reset=0 Start=0 | State=2 (u,v)=(1,5) | Read_Enable=0 Active_MAC=0 Address=001101 Ready=0
# Time=1130000 | Reset=0 Start=0 | State=3 (u,v)=(1,5) | Read_Enable=0 Active_MAC=1 Address=001101 Ready=0
# Time=1150000 | Reset=0 Start=0 | State=4 (u,v)=(1,6) | Read_Enable=0 Active_MAC=0 Address=001110 Ready=0
# Time=1170000 | Reset=0 Start=0 | State=1 (u,v)=(1,6) | Read_Enable=1 Active_MAC=0 Address=001110 Ready=0
# Time=1190000 | Reset=0 Start=0 | State=2 (u,v)=(1,6) | Read_Enable=0 Active_MAC=0 Address=001110 Ready=0
# Time=1210000 | Reset=0 Start=0 | State=3 (u,v)=(1,6) | Read_Enable=0 Active_MAC=1 Address=001110 Ready=0
# Time=1230000 | Reset=0 Start=0 | State=4 (u,v)=(1,7) | Read_Enable=0 Active_MAC=0 Address=001111 Ready=0
# Time=1250000 | Reset=0 Start=0 | State=1 (u,v)=(1,7) | Read_Enable=1 Active_MAC=0 Address=001111 Ready=0
# Time=1270000 | Reset=0 Start=0 | State=2 (u,v)=(1,7) | Read_Enable=0 Active_MAC=0 Address=001111 Ready=0
# Time=1290000 | Reset=0 Start=0 | State=3 (u,v)=(1,7) | Read_Enable=0 Active_MAC=1 Address=001111 Ready=0
# Time=1310000 | Reset=0 Start=0 | State=4 (u,v)=(2,0) | Read_Enable=0 Active_MAC=0 Address=010000 Ready=0
# Time=1330000 | Reset=0 Start=0 | State=1 (u,v)=(2,0) | Read_Enable=1 Active_MAC=0 Address=010000 Ready=0
# Time=1350000 | Reset=0 Start=0 | State=2 (u,v)=(2,0) | Read_Enable=0 Active_MAC=0 Address=010000 Ready=0
# Time=1370000 | Reset=0 Start=0 | State=3 (u,v)=(2,0) | Read_Enable=0 Active_MAC=1 Address=010000 Ready=0
# Time=1390000 | Reset=0 Start=0 | State=4 (u,v)=(2,1) | Read_Enable=0 Active_MAC=0 Address=010001 Ready=0
# Time=1410000 | Reset=0 Start=0 | State=1 (u,v)=(2,1) | Read_Enable=1 Active_MAC=0 Address=010001 Ready=0
# Time=1430000 | Reset=0 Start=0 | State=2 (u,v)=(2,1) | Read_Enable=0 Active_MAC=0 Address=010001 Ready=0
# Time=1450000 | Reset=0 Start=0 | State=3 (u,v)=(2,1) | Read_Enable=0 Active_MAC=1 Address=010001 Ready=0
# Time=1470000 | Reset=0 Start=0 | State=4 (u,v)=(2,2) | Read_Enable=0 Active_MAC=0 Address=010010 Ready=0
# Time=1490000 | Reset=0 Start=0 | State=1 (u,v)=(2,2) | Read_Enable=1 Active_MAC=0 Address=010010 Ready=0
# Time=1510000 | Reset=0 Start=0 | State=2 (u,v)=(2,2) | Read_Enable=0 Active_MAC=0 Address=010010 Ready=0
# Time=1530000 | Reset=0 Start=0 | State=3 (u,v)=(2,2) | Read_Enable=0 Active_MAC=1 Address=010010 Ready=0
# Time=1550000 | Reset=0 Start=0 | State=4 (u,v)=(2,3) | Read_Enable=0 Active_MAC=0 Address=010011 Ready=0
# Time=1570000 | Reset=0 Start=0 | State=1 (u,v)=(2,3) | Read_Enable=1 Active_MAC=0 Address=010011 Ready=0
# Time=1590000 | Reset=0 Start=0 | State=2 (u,v)=(2,3) | Read_Enable=0 Active_MAC=0 Address=010011 Ready=0
# Time=1610000 | Reset=0 Start=0 | State=3 (u,v)=(2,3) | Read_Enable=0 Active_MAC=1 Address=010011 Ready=0
# Time=1630000 | Reset=0 Start=0 | State=4 (u,v)=(2,4) | Read_Enable=0 Active_MAC=0 Address=010100 Ready=0
# Time=1650000 | Reset=0 Start=0 | State=1 (u,v)=(2,4) | Read_Enable=1 Active_MAC=0 Address=010100 Ready=0
# Time=1670000 | Reset=0 Start=0 | State=2 (u,v)=(2,4) | Read_Enable=0 Active_MAC=0 Address=010100 Ready=0
# Time=1690000 | Reset=0 Start=0 | State=3 (u,v)=(2,4) | Read_Enable=0 Active_MAC=1 Address=010100 Ready=0
# Time=1710000 | Reset=0 Start=0 | State=4 (u,v)=(2,5) | Read_Enable=0 Active_MAC=0 Address=010101 Ready=0
# Time=1730000 | Reset=0 Start=0 | State=1 (u,v)=(2,5) | Read_Enable=1 Active_MAC=0 Address=010101 Ready=0
# Time=1750000 | Reset=0 Start=0 | State=2 (u,v)=(2,5) | Read_Enable=0 Active_MAC=0 Address=010101 Ready=0
# Time=1770000 | Reset=0 Start=0 | State=3 (u,v)=(2,5) | Read_Enable=0 Active_MAC=1 Address=010101 Ready=0
# Time=1790000 | Reset=0 Start=0 | State=4 (u,v)=(2,6) | Read_Enable=0 Active_MAC=0 Address=010110 Ready=0
# Time=1810000 | Reset=0 Start=0 | State=1 (u,v)=(2,6) | Read_Enable=1 Active_MAC=0 Address=010110 Ready=0
# Time=1830000 | Reset=0 Start=0 | State=2 (u,v)=(2,6) | Read_Enable=0 Active_MAC=0 Address=010110 Ready=0
# Time=1850000 | Reset=0 Start=0 | State=3 (u,v)=(2,6) | Read_Enable=0 Active_MAC=1 Address=010110 Ready=0
# Time=1870000 | Reset=0 Start=0 | State=4 (u,v)=(2,7) | Read_Enable=0 Active_MAC=0 Address=010111 Ready=0
# Time=1890000 | Reset=0 Start=0 | State=1 (u,v)=(2,7) | Read_Enable=1 Active_MAC=0 Address=010111 Ready=0
# Time=1910000 | Reset=0 Start=0 | State=2 (u,v)=(2,7) | Read_Enable=0 Active_MAC=0 Address=010111 Ready=0
# Time=1930000 | Reset=0 Start=0 | State=3 (u,v)=(2,7) | Read_Enable=0 Active_MAC=1 Address=010111 Ready=0
# Time=1950000 | Reset=0 Start=0 | State=4 (u,v)=(3,0) | Read_Enable=0 Active_MAC=0 Address=011000 Ready=0
# Time=1970000 | Reset=0 Start=0 | State=1 (u,v)=(3,0) | Read_Enable=1 Active_MAC=0 Address=011000 Ready=0
# Time=1990000 | Reset=0 Start=0 | State=2 (u,v)=(3,0) | Read_Enable=0 Active_MAC=0 Address=011000 Ready=0
run
# Time=2010000 | Reset=0 Start=0 | State=3 (u,v)=(3,0) | Read_Enable=0 Active_MAC=1 Address=011000 Ready=0
# Time=2030000 | Reset=0 Start=0 | State=4 (u,v)=(3,1) | Read_Enable=0 Active_MAC=0 Address=011001 Ready=0
# Time=2050000 | Reset=0 Start=0 | State=1 (u,v)=(3,1) | Read_Enable=1 Active_MAC=0 Address=011001 Ready=0
# Time=2070000 | Reset=0 Start=0 | State=2 (u,v)=(3,1) | Read_Enable=0 Active_MAC=0 Address=011001 Ready=0
# Time=2090000 | Reset=0 Start=0 | State=3 (u,v)=(3,1) | Read_Enable=0 Active_MAC=1 Address=011001 Ready=0
# Time=2110000 | Reset=0 Start=0 | State=4 (u,v)=(3,2) | Read_Enable=0 Active_MAC=0 Address=011010 Ready=0
# Time=2130000 | Reset=0 Start=0 | State=1 (u,v)=(3,2) | Read_Enable=1 Active_MAC=0 Address=011010 Ready=0
# Time=2150000 | Reset=0 Start=0 | State=2 (u,v)=(3,2) | Read_Enable=0 Active_MAC=0 Address=011010 Ready=0
# Time=2170000 | Reset=0 Start=0 | State=3 (u,v)=(3,2) | Read_Enable=0 Active_MAC=1 Address=011010 Ready=0
# Time=2190000 | Reset=0 Start=0 | State=4 (u,v)=(3,3) | Read_Enable=0 Active_MAC=0 Address=011011 Ready=0
# Time=2210000 | Reset=0 Start=0 | State=1 (u,v)=(3,3) | Read_Enable=1 Active_MAC=0 Address=011011 Ready=0
# Time=2230000 | Reset=0 Start=0 | State=2 (u,v)=(3,3) | Read_Enable=0 Active_MAC=0 Address=011011 Ready=0
# Time=2250000 | Reset=0 Start=0 | State=3 (u,v)=(3,3) | Read_Enable=0 Active_MAC=1 Address=011011 Ready=0
# Time=2270000 | Reset=0 Start=0 | State=4 (u,v)=(3,4) | Read_Enable=0 Active_MAC=0 Address=011100 Ready=0
# Time=2290000 | Reset=0 Start=0 | State=1 (u,v)=(3,4) | Read_Enable=1 Active_MAC=0 Address=011100 Ready=0
# Time=2310000 | Reset=0 Start=0 | State=2 (u,v)=(3,4) | Read_Enable=0 Active_MAC=0 Address=011100 Ready=0
# Time=2330000 | Reset=0 Start=0 | State=3 (u,v)=(3,4) | Read_Enable=0 Active_MAC=1 Address=011100 Ready=0
# Time=2350000 | Reset=0 Start=0 | State=4 (u,v)=(3,5) | Read_Enable=0 Active_MAC=0 Address=011101 Ready=0
# Time=2370000 | Reset=0 Start=0 | State=1 (u,v)=(3,5) | Read_Enable=1 Active_MAC=0 Address=011101 Ready=0
# Time=2390000 | Reset=0 Start=0 | State=2 (u,v)=(3,5) | Read_Enable=0 Active_MAC=0 Address=011101 Ready=0
# Time=2410000 | Reset=0 Start=0 | State=3 (u,v)=(3,5) | Read_Enable=0 Active_MAC=1 Address=011101 Ready=0
# Time=2430000 | Reset=0 Start=0 | State=4 (u,v)=(3,6) | Read_Enable=0 Active_MAC=0 Address=011110 Ready=0
# Time=2450000 | Reset=0 Start=0 | State=1 (u,v)=(3,6) | Read_Enable=1 Active_MAC=0 Address=011110 Ready=0
# Time=2470000 | Reset=0 Start=0 | State=2 (u,v)=(3,6) | Read_Enable=0 Active_MAC=0 Address=011110 Ready=0
# Time=2490000 | Reset=0 Start=0 | State=3 (u,v)=(3,6) | Read_Enable=0 Active_MAC=1 Address=011110 Ready=0
# Time=2510000 | Reset=0 Start=0 | State=4 (u,v)=(3,7) | Read_Enable=0 Active_MAC=0 Address=011111 Ready=0
# Time=2530000 | Reset=0 Start=0 | State=1 (u,v)=(3,7) | Read_Enable=1 Active_MAC=0 Address=011111 Ready=0
# Time=2550000 | Reset=0 Start=0 | State=2 (u,v)=(3,7) | Read_Enable=0 Active_MAC=0 Address=011111 Ready=0
# Time=2570000 | Reset=0 Start=0 | State=3 (u,v)=(3,7) | Read_Enable=0 Active_MAC=1 Address=011111 Ready=0
# Time=2590000 | Reset=0 Start=0 | State=4 (u,v)=(4,0) | Read_Enable=0 Active_MAC=0 Address=100000 Ready=0
# Time=2610000 | Reset=0 Start=0 | State=1 (u,v)=(4,0) | Read_Enable=1 Active_MAC=0 Address=100000 Ready=0
# Time=2630000 | Reset=0 Start=0 | State=2 (u,v)=(4,0) | Read_Enable=0 Active_MAC=0 Address=100000 Ready=0
# Time=2650000 | Reset=0 Start=0 | State=3 (u,v)=(4,0) | Read_Enable=0 Active_MAC=1 Address=100000 Ready=0
# Time=2670000 | Reset=0 Start=0 | State=4 (u,v)=(4,1) | Read_Enable=0 Active_MAC=0 Address=100001 Ready=0
# Time=2690000 | Reset=0 Start=0 | State=1 (u,v)=(4,1) | Read_Enable=1 Active_MAC=0 Address=100001 Ready=0
# Time=2710000 | Reset=0 Start=0 | State=2 (u,v)=(4,1) | Read_Enable=0 Active_MAC=0 Address=100001 Ready=0
# Time=2730000 | Reset=0 Start=0 | State=3 (u,v)=(4,1) | Read_Enable=0 Active_MAC=1 Address=100001 Ready=0
# Time=2750000 | Reset=0 Start=0 | State=4 (u,v)=(4,2) | Read_Enable=0 Active_MAC=0 Address=100010 Ready=0
# Time=2770000 | Reset=0 Start=0 | State=1 (u,v)=(4,2) | Read_Enable=1 Active_MAC=0 Address=100010 Ready=0
# Time=2790000 | Reset=0 Start=0 | State=2 (u,v)=(4,2) | Read_Enable=0 Active_MAC=0 Address=100010 Ready=0
# Time=2810000 | Reset=0 Start=0 | State=3 (u,v)=(4,2) | Read_Enable=0 Active_MAC=1 Address=100010 Ready=0
# Time=2830000 | Reset=0 Start=0 | State=4 (u,v)=(4,3) | Read_Enable=0 Active_MAC=0 Address=100011 Ready=0
# Time=2850000 | Reset=0 Start=0 | State=1 (u,v)=(4,3) | Read_Enable=1 Active_MAC=0 Address=100011 Ready=0
# Time=2870000 | Reset=0 Start=0 | State=2 (u,v)=(4,3) | Read_Enable=0 Active_MAC=0 Address=100011 Ready=0
# Time=2890000 | Reset=0 Start=0 | State=3 (u,v)=(4,3) | Read_Enable=0 Active_MAC=1 Address=100011 Ready=0
# Time=2910000 | Reset=0 Start=0 | State=4 (u,v)=(4,4) | Read_Enable=0 Active_MAC=0 Address=100100 Ready=0
# Time=2930000 | Reset=0 Start=0 | State=1 (u,v)=(4,4) | Read_Enable=1 Active_MAC=0 Address=100100 Ready=0
# Time=2950000 | Reset=0 Start=0 | State=2 (u,v)=(4,4) | Read_Enable=0 Active_MAC=0 Address=100100 Ready=0
# Time=2970000 | Reset=0 Start=0 | State=3 (u,v)=(4,4) | Read_Enable=0 Active_MAC=1 Address=100100 Ready=0
# Time=2990000 | Reset=0 Start=0 | State=4 (u,v)=(4,5) | Read_Enable=0 Active_MAC=0 Address=100101 Ready=0
run
# Time=3010000 | Reset=0 Start=0 | State=1 (u,v)=(4,5) | Read_Enable=1 Active_MAC=0 Address=100101 Ready=0
# Time=3030000 | Reset=0 Start=0 | State=2 (u,v)=(4,5) | Read_Enable=0 Active_MAC=0 Address=100101 Ready=0
# Time=3050000 | Reset=0 Start=0 | State=3 (u,v)=(4,5) | Read_Enable=0 Active_MAC=1 Address=100101 Ready=0
# Time=3070000 | Reset=0 Start=0 | State=4 (u,v)=(4,6) | Read_Enable=0 Active_MAC=0 Address=100110 Ready=0
# Time=3090000 | Reset=0 Start=0 | State=1 (u,v)=(4,6) | Read_Enable=1 Active_MAC=0 Address=100110 Ready=0
# Time=3110000 | Reset=0 Start=0 | State=2 (u,v)=(4,6) | Read_Enable=0 Active_MAC=0 Address=100110 Ready=0
# Time=3130000 | Reset=0 Start=0 | State=3 (u,v)=(4,6) | Read_Enable=0 Active_MAC=1 Address=100110 Ready=0
# Time=3150000 | Reset=0 Start=0 | State=4 (u,v)=(4,7) | Read_Enable=0 Active_MAC=0 Address=100111 Ready=0
# Time=3170000 | Reset=0 Start=0 | State=1 (u,v)=(4,7) | Read_Enable=1 Active_MAC=0 Address=100111 Ready=0
# Time=3190000 | Reset=0 Start=0 | State=2 (u,v)=(4,7) | Read_Enable=0 Active_MAC=0 Address=100111 Ready=0
# Time=3210000 | Reset=0 Start=0 | State=3 (u,v)=(4,7) | Read_Enable=0 Active_MAC=1 Address=100111 Ready=0
# Time=3230000 | Reset=0 Start=0 | State=4 (u,v)=(5,0) | Read_Enable=0 Active_MAC=0 Address=101000 Ready=0
# Time=3250000 | Reset=0 Start=0 | State=1 (u,v)=(5,0) | Read_Enable=1 Active_MAC=0 Address=101000 Ready=0
# Time=3270000 | Reset=0 Start=0 | State=2 (u,v)=(5,0) | Read_Enable=0 Active_MAC=0 Address=101000 Ready=0
# Time=3290000 | Reset=0 Start=0 | State=3 (u,v)=(5,0) | Read_Enable=0 Active_MAC=1 Address=101000 Ready=0
# Time=3310000 | Reset=0 Start=0 | State=4 (u,v)=(5,1) | Read_Enable=0 Active_MAC=0 Address=101001 Ready=0
# Time=3330000 | Reset=0 Start=0 | State=1 (u,v)=(5,1) | Read_Enable=1 Active_MAC=0 Address=101001 Ready=0
# Time=3350000 | Reset=0 Start=0 | State=2 (u,v)=(5,1) | Read_Enable=0 Active_MAC=0 Address=101001 Ready=0
# Time=3370000 | Reset=0 Start=0 | State=3 (u,v)=(5,1) | Read_Enable=0 Active_MAC=1 Address=101001 Ready=0
# Time=3390000 | Reset=0 Start=0 | State=4 (u,v)=(5,2) | Read_Enable=0 Active_MAC=0 Address=101010 Ready=0
# Time=3410000 | Reset=0 Start=0 | State=1 (u,v)=(5,2) | Read_Enable=1 Active_MAC=0 Address=101010 Ready=0
# Time=3430000 | Reset=0 Start=0 | State=2 (u,v)=(5,2) | Read_Enable=0 Active_MAC=0 Address=101010 Ready=0
# Time=3450000 | Reset=0 Start=0 | State=3 (u,v)=(5,2) | Read_Enable=0 Active_MAC=1 Address=101010 Ready=0
# Time=3470000 | Reset=0 Start=0 | State=4 (u,v)=(5,3) | Read_Enable=0 Active_MAC=0 Address=101011 Ready=0
# Time=3490000 | Reset=0 Start=0 | State=1 (u,v)=(5,3) | Read_Enable=1 Active_MAC=0 Address=101011 Ready=0
# Time=3510000 | Reset=0 Start=0 | State=2 (u,v)=(5,3) | Read_Enable=0 Active_MAC=0 Address=101011 Ready=0
# Time=3530000 | Reset=0 Start=0 | State=3 (u,v)=(5,3) | Read_Enable=0 Active_MAC=1 Address=101011 Ready=0
# Time=3550000 | Reset=0 Start=0 | State=4 (u,v)=(5,4) | Read_Enable=0 Active_MAC=0 Address=101100 Ready=0
# Time=3570000 | Reset=0 Start=0 | State=1 (u,v)=(5,4) | Read_Enable=1 Active_MAC=0 Address=101100 Ready=0
# Time=3590000 | Reset=0 Start=0 | State=2 (u,v)=(5,4) | Read_Enable=0 Active_MAC=0 Address=101100 Ready=0
# Time=3610000 | Reset=0 Start=0 | State=3 (u,v)=(5,4) | Read_Enable=0 Active_MAC=1 Address=101100 Ready=0
# Time=3630000 | Reset=0 Start=0 | State=4 (u,v)=(5,5) | Read_Enable=0 Active_MAC=0 Address=101101 Ready=0
# Time=3650000 | Reset=0 Start=0 | State=1 (u,v)=(5,5) | Read_Enable=1 Active_MAC=0 Address=101101 Ready=0
# Time=3670000 | Reset=0 Start=0 | State=2 (u,v)=(5,5) | Read_Enable=0 Active_MAC=0 Address=101101 Ready=0
# Time=3690000 | Reset=0 Start=0 | State=3 (u,v)=(5,5) | Read_Enable=0 Active_MAC=1 Address=101101 Ready=0
# Time=3710000 | Reset=0 Start=0 | State=4 (u,v)=(5,6) | Read_Enable=0 Active_MAC=0 Address=101110 Ready=0
# Time=3730000 | Reset=0 Start=0 | State=1 (u,v)=(5,6) | Read_Enable=1 Active_MAC=0 Address=101110 Ready=0
# Time=3750000 | Reset=0 Start=0 | State=2 (u,v)=(5,6) | Read_Enable=0 Active_MAC=0 Address=101110 Ready=0
# Time=3770000 | Reset=0 Start=0 | State=3 (u,v)=(5,6) | Read_Enable=0 Active_MAC=1 Address=101110 Ready=0
# Time=3790000 | Reset=0 Start=0 | State=4 (u,v)=(5,7) | Read_Enable=0 Active_MAC=0 Address=101111 Ready=0
# Time=3810000 | Reset=0 Start=0 | State=1 (u,v)=(5,7) | Read_Enable=1 Active_MAC=0 Address=101111 Ready=0
# Time=3830000 | Reset=0 Start=0 | State=2 (u,v)=(5,7) | Read_Enable=0 Active_MAC=0 Address=101111 Ready=0
# Time=3850000 | Reset=0 Start=0 | State=3 (u,v)=(5,7) | Read_Enable=0 Active_MAC=1 Address=101111 Ready=0
# Time=3870000 | Reset=0 Start=0 | State=4 (u,v)=(6,0) | Read_Enable=0 Active_MAC=0 Address=110000 Ready=0
# Time=3890000 | Reset=0 Start=0 | State=1 (u,v)=(6,0) | Read_Enable=1 Active_MAC=0 Address=110000 Ready=0
# Time=3910000 | Reset=0 Start=0 | State=2 (u,v)=(6,0) | Read_Enable=0 Active_MAC=0 Address=110000 Ready=0
# Time=3930000 | Reset=0 Start=0 | State=3 (u,v)=(6,0) | Read_Enable=0 Active_MAC=1 Address=110000 Ready=0
# Time=3950000 | Reset=0 Start=0 | State=4 (u,v)=(6,1) | Read_Enable=0 Active_MAC=0 Address=110001 Ready=0
# Time=3970000 | Reset=0 Start=0 | State=1 (u,v)=(6,1) | Read_Enable=1 Active_MAC=0 Address=110001 Ready=0
# Time=3990000 | Reset=0 Start=0 | State=2 (u,v)=(6,1) | Read_Enable=0 Active_MAC=0 Address=110001 Ready=0
run
# Time=4010000 | Reset=0 Start=0 | State=3 (u,v)=(6,1) | Read_Enable=0 Active_MAC=1 Address=110001 Ready=0
# Time=4030000 | Reset=0 Start=0 | State=4 (u,v)=(6,2) | Read_Enable=0 Active_MAC=0 Address=110010 Ready=0
# Time=4050000 | Reset=0 Start=0 | State=1 (u,v)=(6,2) | Read_Enable=1 Active_MAC=0 Address=110010 Ready=0
# Time=4070000 | Reset=0 Start=0 | State=2 (u,v)=(6,2) | Read_Enable=0 Active_MAC=0 Address=110010 Ready=0
# Time=4090000 | Reset=0 Start=0 | State=3 (u,v)=(6,2) | Read_Enable=0 Active_MAC=1 Address=110010 Ready=0
# Time=4110000 | Reset=0 Start=0 | State=4 (u,v)=(6,3) | Read_Enable=0 Active_MAC=0 Address=110011 Ready=0
# Time=4130000 | Reset=0 Start=0 | State=1 (u,v)=(6,3) | Read_Enable=1 Active_MAC=0 Address=110011 Ready=0
# Time=4150000 | Reset=0 Start=0 | State=2 (u,v)=(6,3) | Read_Enable=0 Active_MAC=0 Address=110011 Ready=0
# Time=4170000 | Reset=0 Start=0 | State=3 (u,v)=(6,3) | Read_Enable=0 Active_MAC=1 Address=110011 Ready=0
# Time=4190000 | Reset=0 Start=0 | State=4 (u,v)=(6,4) | Read_Enable=0 Active_MAC=0 Address=110100 Ready=0
# Time=4210000 | Reset=0 Start=0 | State=1 (u,v)=(6,4) | Read_Enable=1 Active_MAC=0 Address=110100 Ready=0
# Time=4230000 | Reset=0 Start=0 | State=2 (u,v)=(6,4) | Read_Enable=0 Active_MAC=0 Address=110100 Ready=0
# Time=4250000 | Reset=0 Start=0 | State=3 (u,v)=(6,4) | Read_Enable=0 Active_MAC=1 Address=110100 Ready=0
# Time=4270000 | Reset=0 Start=0 | State=4 (u,v)=(6,5) | Read_Enable=0 Active_MAC=0 Address=110101 Ready=0
# Time=4290000 | Reset=0 Start=0 | State=1 (u,v)=(6,5) | Read_Enable=1 Active_MAC=0 Address=110101 Ready=0
# Time=4310000 | Reset=0 Start=0 | State=2 (u,v)=(6,5) | Read_Enable=0 Active_MAC=0 Address=110101 Ready=0
# Time=4330000 | Reset=0 Start=0 | State=3 (u,v)=(6,5) | Read_Enable=0 Active_MAC=1 Address=110101 Ready=0
# Time=4350000 | Reset=0 Start=0 | State=4 (u,v)=(6,6) | Read_Enable=0 Active_MAC=0 Address=110110 Ready=0
# Time=4370000 | Reset=0 Start=0 | State=1 (u,v)=(6,6) | Read_Enable=1 Active_MAC=0 Address=110110 Ready=0
# Time=4390000 | Reset=0 Start=0 | State=2 (u,v)=(6,6) | Read_Enable=0 Active_MAC=0 Address=110110 Ready=0
# Time=4410000 | Reset=0 Start=0 | State=3 (u,v)=(6,6) | Read_Enable=0 Active_MAC=1 Address=110110 Ready=0
# Time=4430000 | Reset=0 Start=0 | State=4 (u,v)=(6,7) | Read_Enable=0 Active_MAC=0 Address=110111 Ready=0
# Time=4450000 | Reset=0 Start=0 | State=1 (u,v)=(6,7) | Read_Enable=1 Active_MAC=0 Address=110111 Ready=0
# Time=4470000 | Reset=0 Start=0 | State=2 (u,v)=(6,7) | Read_Enable=0 Active_MAC=0 Address=110111 Ready=0
# Time=4490000 | Reset=0 Start=0 | State=3 (u,v)=(6,7) | Read_Enable=0 Active_MAC=1 Address=110111 Ready=0
# Time=4510000 | Reset=0 Start=0 | State=4 (u,v)=(7,0) | Read_Enable=0 Active_MAC=0 Address=111000 Ready=0
# Time=4530000 | Reset=0 Start=0 | State=1 (u,v)=(7,0) | Read_Enable=1 Active_MAC=0 Address=111000 Ready=0
# Time=4550000 | Reset=0 Start=0 | State=2 (u,v)=(7,0) | Read_Enable=0 Active_MAC=0 Address=111000 Ready=0
# Time=4570000 | Reset=0 Start=0 | State=3 (u,v)=(7,0) | Read_Enable=0 Active_MAC=1 Address=111000 Ready=0
# Time=4590000 | Reset=0 Start=0 | State=4 (u,v)=(7,1) | Read_Enable=0 Active_MAC=0 Address=111001 Ready=0
# Time=4610000 | Reset=0 Start=0 | State=1 (u,v)=(7,1) | Read_Enable=1 Active_MAC=0 Address=111001 Ready=0
# Time=4630000 | Reset=0 Start=0 | State=2 (u,v)=(7,1) | Read_Enable=0 Active_MAC=0 Address=111001 Ready=0
# Time=4650000 | Reset=0 Start=0 | State=3 (u,v)=(7,1) | Read_Enable=0 Active_MAC=1 Address=111001 Ready=0
# Time=4670000 | Reset=0 Start=0 | State=4 (u,v)=(7,2) | Read_Enable=0 Active_MAC=0 Address=111010 Ready=0
# Time=4690000 | Reset=0 Start=0 | State=1 (u,v)=(7,2) | Read_Enable=1 Active_MAC=0 Address=111010 Ready=0
# Time=4710000 | Reset=0 Start=0 | State=2 (u,v)=(7,2) | Read_Enable=0 Active_MAC=0 Address=111010 Ready=0
# Time=4730000 | Reset=0 Start=0 | State=3 (u,v)=(7,2) | Read_Enable=0 Active_MAC=1 Address=111010 Ready=0
# Time=4750000 | Reset=0 Start=0 | State=4 (u,v)=(7,3) | Read_Enable=0 Active_MAC=0 Address=111011 Ready=0
# Time=4770000 | Reset=0 Start=0 | State=1 (u,v)=(7,3) | Read_Enable=1 Active_MAC=0 Address=111011 Ready=0
# Time=4790000 | Reset=0 Start=0 | State=2 (u,v)=(7,3) | Read_Enable=0 Active_MAC=0 Address=111011 Ready=0
# Time=4810000 | Reset=0 Start=0 | State=3 (u,v)=(7,3) | Read_Enable=0 Active_MAC=1 Address=111011 Ready=0
# Time=4830000 | Reset=0 Start=0 | State=4 (u,v)=(7,4) | Read_Enable=0 Active_MAC=0 Address=111100 Ready=0
# Time=4850000 | Reset=0 Start=0 | State=1 (u,v)=(7,4) | Read_Enable=1 Active_MAC=0 Address=111100 Ready=0
# Time=4870000 | Reset=0 Start=0 | State=2 (u,v)=(7,4) | Read_Enable=0 Active_MAC=0 Address=111100 Ready=0
# Time=4890000 | Reset=0 Start=0 | State=3 (u,v)=(7,4) | Read_Enable=0 Active_MAC=1 Address=111100 Ready=0
# Time=4910000 | Reset=0 Start=0 | State=4 (u,v)=(7,5) | Read_Enable=0 Active_MAC=0 Address=111101 Ready=0
# Time=4930000 | Reset=0 Start=0 | State=1 (u,v)=(7,5) | Read_Enable=1 Active_MAC=0 Address=111101 Ready=0
# Time=4950000 | Reset=0 Start=0 | State=2 (u,v)=(7,5) | Read_Enable=0 Active_MAC=0 Address=111101 Ready=0
# Time=4970000 | Reset=0 Start=0 | State=3 (u,v)=(7,5) | Read_Enable=0 Active_MAC=1 Address=111101 Ready=0
# Time=4990000 | Reset=0 Start=0 | State=4 (u,v)=(7,6) | Read_Enable=0 Active_MAC=0 Address=111110 Ready=0
run
# Time=5010000 | Reset=0 Start=0 | State=1 (u,v)=(7,6) | Read_Enable=1 Active_MAC=0 Address=111110 Ready=0
# Time=5030000 | Reset=0 Start=0 | State=2 (u,v)=(7,6) | Read_Enable=0 Active_MAC=0 Address=111110 Ready=0
# Time=5050000 | Reset=0 Start=0 | State=3 (u,v)=(7,6) | Read_Enable=0 Active_MAC=1 Address=111110 Ready=0
# Time=5070000 | Reset=0 Start=0 | State=4 (u,v)=(7,7) | Read_Enable=0 Active_MAC=0 Address=111111 Ready=0
# Time=5090000 | Reset=0 Start=0 | State=1 (u,v)=(7,7) | Read_Enable=1 Active_MAC=0 Address=111111 Ready=0
# Time=5110000 | Reset=0 Start=0 | State=2 (u,v)=(7,7) | Read_Enable=0 Active_MAC=0 Address=111111 Ready=0
# Time=5130000 | Reset=0 Start=0 | State=3 (u,v)=(7,7) | Read_Enable=0 Active_MAC=1 Address=111111 Ready=0
# Time=5150000 | Reset=0 Start=0 | State=4 (u,v)=(0,0) | Read_Enable=0 Active_MAC=0 Address=000000 Ready=0
# Time=5170000 | Reset=0 Start=0 | State=5 (u,v)=(0,0) | Read_Enable=0 Active_MAC=0 Address=000000 Ready=1
# ** Note: $finish    : C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/TB_FSM_Control.v(48)
#    Time: 5190 ns  Iteration: 0  Instance: /TB_FSM_Control
# 1
# Break in Module TB_FSM_Control at C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/TB_FSM_Control.v line 48
# End time: 11:55:31 on Jan 03,2026, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
