Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Sat Sep 11 15:10:01 2021
| Host              : DESKTOP-5VIDJ10 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file inPlaceNTT_DIF_precomp_timing_summary_routed.rpt -pb inPlaceNTT_DIF_precomp_timing_summary_routed.pb -rpx inPlaceNTT_DIF_precomp_timing_summary_routed.rpx -warn_on_violation
| Design            : inPlaceNTT_DIF_precomp
| Device            : xcvu13p-flga2577
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 163 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.259     -253.007                    116                 1934        0.012        0.000                      0                 1934        2.225        0.000                       0                   584  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
clk             {0.000 2.500}        5.000           200.000         
virtual_io_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -4.259     -253.007                    116                 1934        0.012        0.000                      0                 1934        2.225        0.000                       0                   584  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          116  Failing Endpoints,  Worst Slack       -4.259ns,  Total Violation     -253.007ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.259ns  (required time - arrival time)
  Source:                 inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            twiddle_rsc_radr[1]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 2.295ns (40.588%)  route 3.360ns (59.412%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=1 OBUF=1)
  Output Delay:           1.170ns
  Clock Path Skew:        -2.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.522ns (routing 0.311ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.848    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.876 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         1.522     2.398    inPlaceNTT_DIF_precomp_core_inst/CLK
    SLICE_X121Y405       FDSE                                         r  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y405       FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.066     2.464 r  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[3]/Q
                         net (fo=14, routed)          0.174     2.638    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/STAGE_LOOP_lshift_psp_sva_reg[0][3]
    SLICE_X122Y405       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     2.727 f  inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/STAGE_LOOP_lshift_psp_sva[1]_i_1/O
                         net (fo=2, routed)           0.104     2.831    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/A[1]
    DSP48E2_X16Y162      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.155     2.986 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     2.986    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X16Y162      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.060     3.046 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.046    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X16Y162      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[1])
                                                      0.403     3.449 f  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_MULTIPLIER_INST/U[1]
                         net (fo=1, routed)           0.000     3.449    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_MULTIPLIER.U<1>
    DSP48E2_X16Y162      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[1]_U_DATA[1])
                                                      0.035     3.484 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_M_DATA_INST/U_DATA[1]
                         net (fo=1, routed)           0.000     3.484    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_M_DATA.U_DATA<1>
    DSP48E2_X16Y162      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[1]_ALU_OUT[1])
                                                      0.451     3.935 f  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     3.935    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_ALU.ALU_OUT<1>
    DSP48E2_X16Y162      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.089     4.024 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           3.082     7.106    twiddle_h_rsc_radr_OBUF[1]
    SLR Crossing[1->2]   
    P31                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.947     8.054 r  twiddle_rsc_radr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.054    twiddle_rsc_radr[1]
    P31                                                               r  twiddle_rsc_radr[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.170     3.795    
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                 -4.259    

Slack (VIOLATED) :        -4.223ns  (required time - arrival time)
  Source:                 inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            twiddle_rsc_radr[3]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 2.332ns (41.521%)  route 3.284ns (58.479%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=1 OBUF=1)
  Output Delay:           1.170ns
  Clock Path Skew:        -2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.526ns (routing 0.311ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.848    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.876 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         1.526     2.402    inPlaceNTT_DIF_precomp_core_inst/CLK
    SLICE_X122Y405       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y405       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.066     2.468 f  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/Q
                         net (fo=13, routed)          0.140     2.608    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/STAGE_LOOP_lshift_psp_sva_reg[0][0]
    SLICE_X121Y405       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.136     2.744 f  inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/STAGE_LOOP_lshift_psp_sva[3]_i_1/O
                         net (fo=2, routed)           0.098     2.842    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/A[3]
    DSP48E2_X16Y162      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[3]_A2_DATA[3])
                                                      0.155     2.997 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     2.997    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X16Y162      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.060     3.057 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     3.057    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X16Y162      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[3])
                                                      0.403     3.460 f  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_MULTIPLIER_INST/U[3]
                         net (fo=1, routed)           0.000     3.460    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_MULTIPLIER.U<3>
    DSP48E2_X16Y162      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[3]_U_DATA[3])
                                                      0.035     3.495 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_M_DATA_INST/U_DATA[3]
                         net (fo=1, routed)           0.000     3.495    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_M_DATA.U_DATA<3>
    DSP48E2_X16Y162      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[3]_ALU_OUT[3])
                                                      0.451     3.946 f  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     3.946    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_ALU.ALU_OUT<3>
    DSP48E2_X16Y162      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.089     4.035 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           3.046     7.081    twiddle_h_rsc_radr_OBUF[3]
    SLR Crossing[1->2]   
    P35                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.937     8.018 r  twiddle_rsc_radr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.018    twiddle_rsc_radr[3]
    P35                                                               r  twiddle_rsc_radr[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.170     3.795    
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                 -4.223    

Slack (VIOLATED) :        -4.218ns  (required time - arrival time)
  Source:                 inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            twiddle_rsc_radr[4]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 2.315ns (41.257%)  route 3.296ns (58.743%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=1 OBUF=1)
  Output Delay:           1.170ns
  Clock Path Skew:        -2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.526ns (routing 0.311ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.848    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.876 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         1.526     2.402    inPlaceNTT_DIF_precomp_core_inst/CLK
    SLICE_X122Y405       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y405       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.066     2.468 f  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/Q
                         net (fo=13, routed)          0.140     2.608    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/STAGE_LOOP_lshift_psp_sva_reg[0][0]
    SLICE_X121Y405       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.136     2.744 f  inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/STAGE_LOOP_lshift_psp_sva[3]_i_1/O
                         net (fo=2, routed)           0.098     2.842    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/A[3]
    DSP48E2_X16Y162      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[3]_A2_DATA[3])
                                                      0.155     2.997 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     2.997    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X16Y162      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.060     3.057 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     3.057    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X16Y162      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[4])
                                                      0.403     3.460 f  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     3.460    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_MULTIPLIER.U<4>
    DSP48E2_X16Y162      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.035     3.495 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     3.495    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_M_DATA.U_DATA<4>
    DSP48E2_X16Y162      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.451     3.946 f  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.946    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_ALU.ALU_OUT<4>
    DSP48E2_X16Y162      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.089     4.035 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           3.058     7.093    twiddle_h_rsc_radr_OBUF[4]
    SLR Crossing[1->2]   
    V32                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.920     8.013 r  twiddle_rsc_radr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.013    twiddle_rsc_radr[4]
    V32                                                               r  twiddle_rsc_radr[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.170     3.795    
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                 -4.218    

Slack (VIOLATED) :        -4.208ns  (required time - arrival time)
  Source:                 inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            twiddle_rsc_radr[7]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 2.313ns (41.304%)  route 3.287ns (58.696%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=1 OBUF=1)
  Output Delay:           1.170ns
  Clock Path Skew:        -2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.526ns (routing 0.311ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.848    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.876 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         1.526     2.402    inPlaceNTT_DIF_precomp_core_inst/CLK
    SLICE_X122Y405       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y405       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.066     2.468 f  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/Q
                         net (fo=13, routed)          0.140     2.608    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/STAGE_LOOP_lshift_psp_sva_reg[0][0]
    SLICE_X121Y405       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.136     2.744 f  inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/STAGE_LOOP_lshift_psp_sva[3]_i_1/O
                         net (fo=2, routed)           0.098     2.842    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/A[3]
    DSP48E2_X16Y162      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[3]_A2_DATA[3])
                                                      0.155     2.997 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     2.997    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X16Y162      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.060     3.057 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     3.057    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X16Y162      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[7])
                                                      0.403     3.460 f  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     3.460    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_MULTIPLIER.U<7>
    DSP48E2_X16Y162      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.035     3.495 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     3.495    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_M_DATA.U_DATA<7>
    DSP48E2_X16Y162      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.451     3.946 f  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.946    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_ALU.ALU_OUT<7>
    DSP48E2_X16Y162      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.089     4.035 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           3.049     7.084    twiddle_h_rsc_radr_OBUF[7]
    SLR Crossing[1->2]   
    V34                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.918     8.002 r  twiddle_rsc_radr_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.002    twiddle_rsc_radr[7]
    V34                                                               r  twiddle_rsc_radr[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.170     3.795    
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                 -4.208    

Slack (VIOLATED) :        -4.191ns  (required time - arrival time)
  Source:                 inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            twiddle_rsc_radr[6]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 2.315ns (41.469%)  route 3.268ns (58.531%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=1 OBUF=1)
  Output Delay:           1.170ns
  Clock Path Skew:        -2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.526ns (routing 0.311ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.848    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.876 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         1.526     2.402    inPlaceNTT_DIF_precomp_core_inst/CLK
    SLICE_X122Y405       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y405       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.066     2.468 f  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/Q
                         net (fo=13, routed)          0.140     2.608    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/STAGE_LOOP_lshift_psp_sva_reg[0][0]
    SLICE_X121Y405       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.136     2.744 f  inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/STAGE_LOOP_lshift_psp_sva[3]_i_1/O
                         net (fo=2, routed)           0.098     2.842    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/A[3]
    DSP48E2_X16Y162      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[3]_A2_DATA[3])
                                                      0.155     2.997 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     2.997    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X16Y162      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.060     3.057 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     3.057    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X16Y162      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[6])
                                                      0.403     3.460 f  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     3.460    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_MULTIPLIER.U<6>
    DSP48E2_X16Y162      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.035     3.495 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     3.495    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_M_DATA.U_DATA<6>
    DSP48E2_X16Y162      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.451     3.946 f  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     3.946    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_ALU.ALU_OUT<6>
    DSP48E2_X16Y162      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.089     4.035 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_OUTPUT_INST/P[6]
                         net (fo=2, routed)           3.030     7.065    twiddle_h_rsc_radr_OBUF[6]
    SLR Crossing[1->2]   
    V33                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.920     7.986 r  twiddle_rsc_radr_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.986    twiddle_rsc_radr[6]
    V33                                                               r  twiddle_rsc_radr[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.170     3.795    
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                 -4.191    

Slack (VIOLATED) :        -4.181ns  (required time - arrival time)
  Source:                 inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            twiddle_rsc_radr[9]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 2.318ns (41.596%)  route 3.255ns (58.404%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=1 OBUF=1)
  Output Delay:           1.170ns
  Clock Path Skew:        -2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.526ns (routing 0.311ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.848    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.876 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         1.526     2.402    inPlaceNTT_DIF_precomp_core_inst/CLK
    SLICE_X122Y405       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y405       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.066     2.468 f  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/Q
                         net (fo=13, routed)          0.140     2.608    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/STAGE_LOOP_lshift_psp_sva_reg[0][0]
    SLICE_X121Y405       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.136     2.744 f  inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/STAGE_LOOP_lshift_psp_sva[3]_i_1/O
                         net (fo=2, routed)           0.098     2.842    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/A[3]
    DSP48E2_X16Y162      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[3]_A2_DATA[3])
                                                      0.155     2.997 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     2.997    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X16Y162      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.060     3.057 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     3.057    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X16Y162      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[9])
                                                      0.403     3.460 f  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     3.460    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_MULTIPLIER.U<9>
    DSP48E2_X16Y162      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.035     3.495 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     3.495    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_M_DATA.U_DATA<9>
    DSP48E2_X16Y162      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.451     3.946 f  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     3.946    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_ALU.ALU_OUT<9>
    DSP48E2_X16Y162      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.089     4.035 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_OUTPUT_INST/P[9]
                         net (fo=2, routed)           3.017     7.052    twiddle_h_rsc_radr_OBUF[9]
    SLR Crossing[1->2]   
    U35                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.923     7.975 r  twiddle_rsc_radr_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.975    twiddle_rsc_radr[9]
    U35                                                               r  twiddle_rsc_radr[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.170     3.795    
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                 -4.181    

Slack (VIOLATED) :        -4.175ns  (required time - arrival time)
  Source:                 inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            twiddle_rsc_radr[8]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 2.317ns (41.611%)  route 3.251ns (58.389%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=1 OBUF=1)
  Output Delay:           1.170ns
  Clock Path Skew:        -2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.526ns (routing 0.311ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.848    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.876 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         1.526     2.402    inPlaceNTT_DIF_precomp_core_inst/CLK
    SLICE_X122Y405       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y405       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.066     2.468 f  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/Q
                         net (fo=13, routed)          0.140     2.608    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/STAGE_LOOP_lshift_psp_sva_reg[0][0]
    SLICE_X121Y405       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.136     2.744 f  inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/STAGE_LOOP_lshift_psp_sva[3]_i_1/O
                         net (fo=2, routed)           0.098     2.842    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/A[3]
    DSP48E2_X16Y162      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[3]_A2_DATA[3])
                                                      0.155     2.997 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     2.997    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X16Y162      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.060     3.057 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     3.057    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X16Y162      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[8])
                                                      0.403     3.460 f  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     3.460    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_MULTIPLIER.U<8>
    DSP48E2_X16Y162      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.035     3.495 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     3.495    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_M_DATA.U_DATA<8>
    DSP48E2_X16Y162      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.451     3.946 f  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     3.946    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_ALU.ALU_OUT<8>
    DSP48E2_X16Y162      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.089     4.035 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           3.013     7.048    twiddle_h_rsc_radr_OBUF[8]
    SLR Crossing[1->2]   
    U34                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.922     7.970 r  twiddle_rsc_radr_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.970    twiddle_rsc_radr[8]
    U34                                                               r  twiddle_rsc_radr[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.170     3.795    
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 -4.175    

Slack (VIOLATED) :        -4.173ns  (required time - arrival time)
  Source:                 inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            twiddle_rsc_radr[2]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 2.310ns (41.480%)  route 3.259ns (58.520%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=1 OBUF=1)
  Output Delay:           1.170ns
  Clock Path Skew:        -2.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.522ns (routing 0.311ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.848    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.876 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         1.522     2.398    inPlaceNTT_DIF_precomp_core_inst/CLK
    SLICE_X121Y405       FDSE                                         r  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y405       FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.066     2.464 r  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[3]/Q
                         net (fo=14, routed)          0.142     2.606    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/STAGE_LOOP_lshift_psp_sva_reg[0][3]
    SLICE_X122Y405       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.113     2.719 f  inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/STAGE_LOOP_lshift_psp_sva[2]_i_1/O
                         net (fo=2, routed)           0.115     2.834    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/A[2]
    DSP48E2_X16Y162      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.155     2.989 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.989    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X16Y162      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.060     3.049 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     3.049    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X16Y162      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[2])
                                                      0.403     3.452 f  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_MULTIPLIER_INST/U[2]
                         net (fo=1, routed)           0.000     3.452    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_MULTIPLIER.U<2>
    DSP48E2_X16Y162      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[2]_U_DATA[2])
                                                      0.035     3.487 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_M_DATA_INST/U_DATA[2]
                         net (fo=1, routed)           0.000     3.487    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_M_DATA.U_DATA<2>
    DSP48E2_X16Y162      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[2]_ALU_OUT[2])
                                                      0.451     3.938 f  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     3.938    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_ALU.ALU_OUT<2>
    DSP48E2_X16Y162      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.089     4.027 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           3.002     7.029    twiddle_h_rsc_radr_OBUF[2]
    SLR Crossing[1->2]   
    R35                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.938     7.967 r  twiddle_rsc_radr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.967    twiddle_rsc_radr[2]
    R35                                                               r  twiddle_rsc_radr[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.170     3.795    
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                 -4.173    

Slack (VIOLATED) :        -4.165ns  (required time - arrival time)
  Source:                 inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            twiddle_rsc_radr[0]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 2.289ns (41.203%)  route 3.267ns (58.797%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=1 OBUF=1)
  Output Delay:           1.170ns
  Clock Path Skew:        -2.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    2.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.527ns (routing 0.311ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.848    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.876 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         1.527     2.403    inPlaceNTT_DIF_precomp_core_inst/CLK
    SLICE_X122Y405       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y405       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.066     2.469 r  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[2]/Q
                         net (fo=14, routed)          0.121     2.590    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/STAGE_LOOP_lshift_psp_sva_reg[0][2]
    SLICE_X122Y405       LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     2.678 f  inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/STAGE_LOOP_lshift_psp_sva[0]_i_1/O
                         net (fo=2, routed)           0.110     2.788    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/A[0]
    DSP48E2_X16Y162      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.155     2.943 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     2.943    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X16Y162      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.060     3.003 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     3.003    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X16Y162      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_V[0])
                                                      0.404     3.407 f  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.407    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_MULTIPLIER.V<0>
    DSP48E2_X16Y162      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.034     3.441 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.441    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_M_DATA.V_DATA<0>
    DSP48E2_X16Y162      DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.439     3.880 f  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     3.880    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_ALU.ALU_OUT<0>
    DSP48E2_X16Y162      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.089     3.969 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           3.036     7.005    twiddle_h_rsc_radr_OBUF[0]
    SLR Crossing[1->2]   
    R31                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.954     7.960 r  twiddle_rsc_radr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.960    twiddle_rsc_radr[0]
    R31                                                               r  twiddle_rsc_radr[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.170     3.795    
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                 -4.165    

Slack (VIOLATED) :        -4.150ns  (required time - arrival time)
  Source:                 inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            twiddle_rsc_radr[5]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 2.318ns (41.817%)  route 3.225ns (58.183%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=1 OBUF=1)
  Output Delay:           1.170ns
  Clock Path Skew:        -2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.526ns (routing 0.311ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.848    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.876 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         1.526     2.402    inPlaceNTT_DIF_precomp_core_inst/CLK
    SLICE_X122Y405       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y405       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.066     2.468 f  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/Q
                         net (fo=13, routed)          0.140     2.608    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/STAGE_LOOP_lshift_psp_sva_reg[0][0]
    SLICE_X121Y405       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.136     2.744 f  inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/STAGE_LOOP_lshift_psp_sva[3]_i_1/O
                         net (fo=2, routed)           0.098     2.842    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/A[3]
    DSP48E2_X16Y162      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[3]_A2_DATA[3])
                                                      0.155     2.997 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     2.997    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X16Y162      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.060     3.057 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     3.057    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X16Y162      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[5])
                                                      0.403     3.460 f  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     3.460    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_MULTIPLIER.U<5>
    DSP48E2_X16Y162      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.035     3.495 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     3.495    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_M_DATA.U_DATA<5>
    DSP48E2_X16Y162      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.451     3.946 f  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     3.946    inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_ALU.ALU_OUT<5>
    DSP48E2_X16Y162      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.089     4.035 r  inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           2.987     7.022    twiddle_h_rsc_radr_OBUF[5]
    SLR Crossing[1->2]   
    U32                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.923     7.945 r  twiddle_rsc_radr_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.945    twiddle_rsc_radr[5]
    U32                                                               r  twiddle_rsc_radr[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.170     3.795    
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                 -4.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 twiddle_h_rsc_q[22]
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.293ns (30.864%)  route 0.656ns (69.136%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.510ns
  Clock Path Skew:        2.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.524ns (routing 0.311ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.510     1.510    
    AW18                                              0.000     1.510 r  twiddle_h_rsc_q[22] (IN)
                         net (fo=0)                   0.000     1.510    twiddle_h_rsc_q_IBUF[22]_inst/I
    AW18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.293     1.803 r  twiddle_h_rsc_q_IBUF[22]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.803    twiddle_h_rsc_q_IBUF[22]_inst/OUT
    AW18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.803 r  twiddle_h_rsc_q_IBUF[22]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.656     2.459    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[31]_0[22]
    SLICE_X119Y325       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.848    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.876 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         1.524     2.400    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/CLK
    SLICE_X119Y325       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[22]/C
                         clock pessimism              0.000     2.400    
    SLICE_X119Y325       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.447    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 twiddle_h_rsc_q[29]
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.271ns (28.124%)  route 0.692ns (71.876%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.510ns
  Clock Path Skew:        2.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.535ns (routing 0.311ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.510     1.510    
    AT18                                              0.000     1.510 r  twiddle_h_rsc_q[29] (IN)
                         net (fo=0)                   0.000     1.510    twiddle_h_rsc_q_IBUF[29]_inst/I
    AT18                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.271     1.781 r  twiddle_h_rsc_q_IBUF[29]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.781    twiddle_h_rsc_q_IBUF[29]_inst/OUT
    AT18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     1.781 r  twiddle_h_rsc_q_IBUF[29]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.692     2.473    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[31]_0[29]
    SLICE_X119Y315       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.848    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.876 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         1.535     2.411    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/CLK
    SLICE_X119Y315       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[29]/C
                         clock pessimism              0.000     2.411    
    SLICE_X119Y315       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.458    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 twiddle_h_rsc_q[15]
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.320ns (33.128%)  route 0.646ns (66.872%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.510ns
  Clock Path Skew:        2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.537ns (routing 0.311ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.510     1.510    
    BA15                                              0.000     1.510 r  twiddle_h_rsc_q[15] (IN)
                         net (fo=0)                   0.000     1.510    twiddle_h_rsc_q_IBUF[15]_inst/I
    BA15                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.320     1.830 r  twiddle_h_rsc_q_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.830    twiddle_h_rsc_q_IBUF[15]_inst/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     1.830 r  twiddle_h_rsc_q_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.646     2.476    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[31]_0[15]
    SLICE_X119Y322       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.848    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.876 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         1.537     2.413    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/CLK
    SLICE_X119Y322       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[15]/C
                         clock pessimism              0.000     2.413    
    SLICE_X119Y322       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.460    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 twiddle_h_rsc_q[6]
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.329ns (33.736%)  route 0.646ns (66.264%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.510ns
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.533ns (routing 0.311ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.510     1.510    
    BB17                                              0.000     1.510 r  twiddle_h_rsc_q[6] (IN)
                         net (fo=0)                   0.000     1.510    twiddle_h_rsc_q_IBUF[6]_inst/I
    BB17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.329     1.839 r  twiddle_h_rsc_q_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.839    twiddle_h_rsc_q_IBUF[6]_inst/OUT
    BB17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.839 r  twiddle_h_rsc_q_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.646     2.485    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[31]_0[6]
    SLICE_X119Y322       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.848    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.876 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         1.533     2.409    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/CLK
    SLICE_X119Y322       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[6]/C
                         clock pessimism              0.000     2.409    
    SLICE_X119Y322       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     2.456    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_asn_itm_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_asn_itm_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Net Delay (Source):      0.966ns (routing 0.190ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.209ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.214     0.214 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.214    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.214 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.370    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.387 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         0.966     1.353    inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/CLK
    SLICE_X121Y301       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_asn_itm_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y301       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.392 r  inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_asn_itm_1_reg[15]/Q
                         net (fo=1, routed)           0.130     1.522    inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_asn_itm_1[15]
    SLICE_X121Y297       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_asn_itm_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.399     0.399 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.399    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.399 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.590    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         1.093     1.702    inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/CLK
    SLICE_X121Y297       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_asn_itm_2_reg[15]/C
                         clock pessimism             -0.258     1.445    
    SLICE_X121Y297       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.491    inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_asn_itm_2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_mul_cmp_1_b_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/p_buf_sva_4_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Net Delay (Source):      0.970ns (routing 0.190ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.209ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.214     0.214 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.214    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.214 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.370    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.387 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         0.970     1.357    inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/CLK
    SLICE_X120Y291       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_mul_cmp_1_b_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y291       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.397 r  inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_mul_cmp_1_b_reg[16]/Q
                         net (fo=1, routed)           0.058     1.455    inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_mul_cmp_1_b[16]
    SLICE_X120Y292       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/p_buf_sva_4_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.399     0.399 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.399    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.399 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.590    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         1.089     1.698    inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/CLK
    SLICE_X120Y292       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/p_buf_sva_4_reg[16]/C
                         clock pessimism             -0.327     1.371    
    SLICE_X120Y292       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.418    inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/p_buf_sva_4_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 twiddle_h_rsc_q[21]
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.316ns (32.352%)  route 0.660ns (67.648%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.510ns
  Clock Path Skew:        2.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.524ns (routing 0.311ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.510     1.510    
    BA17                                              0.000     1.510 r  twiddle_h_rsc_q[21] (IN)
                         net (fo=0)                   0.000     1.510    twiddle_h_rsc_q_IBUF[21]_inst/I
    BA17                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.316     1.826 r  twiddle_h_rsc_q_IBUF[21]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.826    twiddle_h_rsc_q_IBUF[21]_inst/OUT
    BA17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     1.826 r  twiddle_h_rsc_q_IBUF[21]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.660     2.486    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[31]_0[21]
    SLICE_X119Y325       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.848    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.876 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         1.524     2.400    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/CLK
    SLICE_X119Y325       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[21]/C
                         clock pessimism              0.000     2.400    
    SLICE_X119Y325       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.446    inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst/inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_q_d_bfwt_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/p_buf_sva_1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/p_buf_sva_2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.040ns (35.714%)  route 0.072ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Net Delay (Source):      0.963ns (routing 0.190ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.209ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.214     0.214 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.214    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.214 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.370    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.387 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         0.963     1.350    inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/CLK
    SLICE_X120Y290       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/p_buf_sva_1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y290       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.390 r  inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/p_buf_sva_1_reg[13]/Q
                         net (fo=3, routed)           0.072     1.462    inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/Q[13]
    SLICE_X120Y292       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/p_buf_sva_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.399     0.399 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.399    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.399 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.590    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         1.093     1.702    inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/CLK
    SLICE_X120Y292       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/p_buf_sva_2_reg[13]/C
                         clock pessimism             -0.327     1.375    
    SLICE_X120Y292       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.422    inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/p_buf_sva_2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_asn_itm_1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_asn_itm_2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.038ns (29.687%)  route 0.090ns (70.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      0.966ns (routing 0.190ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.209ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.214     0.214 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.214    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.214 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.370    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.387 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         0.966     1.353    inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/CLK
    SLICE_X122Y301       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_asn_itm_1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y301       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.391 r  inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_asn_itm_1_reg[17]/Q
                         net (fo=1, routed)           0.090     1.481    inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_asn_itm_1[17]
    SLICE_X121Y300       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_asn_itm_2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.399     0.399 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.399    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.399 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.590    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         1.079     1.688    inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/CLK
    SLICE_X121Y300       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_asn_itm_2_reg[17]/C
                         clock pessimism             -0.295     1.394    
    SLICE_X121Y300       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.441    inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_asn_itm_2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_mul_cmp_1_b_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/p_buf_sva_4_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.041ns (39.048%)  route 0.064ns (60.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Net Delay (Source):      0.972ns (routing 0.190ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.209ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.214     0.214 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.214    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.214 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.370    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.387 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         0.972     1.359    inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/CLK
    SLICE_X121Y291       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_mul_cmp_1_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y291       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.400 r  inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_mul_cmp_1_b_reg[9]/Q
                         net (fo=1, routed)           0.064     1.464    inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_mul_cmp_1_b[9]
    SLICE_X121Y292       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/p_buf_sva_4_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AT17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.399     0.399 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.399    clk_IBUF_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.399 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.590    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=633, routed)         1.094     1.703    inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/CLK
    SLICE_X121Y292       FDRE                                         r  inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/p_buf_sva_4_reg[9]/C
                         clock pessimism             -0.327     1.376    
    SLICE_X121Y292       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.423    inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/p_buf_sva_4_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         5.000       3.878      BUFGCE_X0Y146   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X123Y349  inPlaceNTT_DIF_precomp_core_inst/COMP_LOOP_k_10_0_sva_9_0_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X122Y347  inPlaceNTT_DIF_precomp_core_inst/COMP_LOOP_k_10_0_sva_9_0_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X122Y347  inPlaceNTT_DIF_precomp_core_inst/COMP_LOOP_k_10_0_sva_9_0_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X122Y347  inPlaceNTT_DIF_precomp_core_inst/COMP_LOOP_k_10_0_sva_9_0_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X123Y348  inPlaceNTT_DIF_precomp_core_inst/COMP_LOOP_k_10_0_sva_9_0_reg[4]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X122Y347  inPlaceNTT_DIF_precomp_core_inst/COMP_LOOP_k_10_0_sva_9_0_reg[5]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X123Y347  inPlaceNTT_DIF_precomp_core_inst/COMP_LOOP_k_10_0_sva_9_0_reg[6]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X123Y355  inPlaceNTT_DIF_precomp_core_inst/COMP_LOOP_k_10_0_sva_9_0_reg[7]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X123Y355  inPlaceNTT_DIF_precomp_core_inst/COMP_LOOP_k_10_0_sva_9_0_reg[8]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X122Y287  inPlaceNTT_DIF_precomp_core_inst/p_sva_reg[15]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X122Y287  inPlaceNTT_DIF_precomp_core_inst/p_sva_reg[16]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X122Y287  inPlaceNTT_DIF_precomp_core_inst/p_sva_reg[17]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X122Y286  inPlaceNTT_DIF_precomp_core_inst/p_sva_reg[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X122Y287  inPlaceNTT_DIF_precomp_core_inst/p_sva_reg[20]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X122Y287  inPlaceNTT_DIF_precomp_core_inst/p_sva_reg[21]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X122Y287  inPlaceNTT_DIF_precomp_core_inst/p_sva_reg[2]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X122Y287  inPlaceNTT_DIF_precomp_core_inst/p_sva_reg[8]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X122Y287  inPlaceNTT_DIF_precomp_core_inst/p_sva_reg[9]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X121Y292  inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/p_buf_sva_1_reg[18]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X122Y347  inPlaceNTT_DIF_precomp_core_inst/COMP_LOOP_k_10_0_sva_9_0_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X122Y347  inPlaceNTT_DIF_precomp_core_inst/COMP_LOOP_k_10_0_sva_9_0_reg[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X122Y347  inPlaceNTT_DIF_precomp_core_inst/COMP_LOOP_k_10_0_sva_9_0_reg[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X123Y348  inPlaceNTT_DIF_precomp_core_inst/COMP_LOOP_k_10_0_sva_9_0_reg[4]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X122Y347  inPlaceNTT_DIF_precomp_core_inst/COMP_LOOP_k_10_0_sva_9_0_reg[5]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X123Y347  inPlaceNTT_DIF_precomp_core_inst/COMP_LOOP_k_10_0_sva_9_0_reg[6]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X123Y356  inPlaceNTT_DIF_precomp_core_inst/COMP_LOOP_k_10_0_sva_9_0_reg[9]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X122Y405  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X123Y348  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_lshift_psp_sva_reg[10]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X123Y348  inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_lshift_psp_sva_reg[9]/C



