{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492054867214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492054867220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 20:40:51 2017 " "Processing started: Wed Apr 12 20:40:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492054867220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1492054867220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EE371_Lab1 -c EE371_Lab1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off EE371_Lab1 -c EE371_Lab1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1492054867221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1492054869022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1492054869022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.v 4 4 " "Found 4 design units, including 4 entities, in source file de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.v" "" { Text "U:/EE-371-Lab1-4/Lab1/DE1_SoC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492054893274 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "DE1_SoC.v" "" { Text "U:/EE-371-Lab1-4/Lab1/DE1_SoC.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492054893274 ""} { "Info" "ISGN_ENTITY_NAME" "3 counterTestBench " "Found entity 3: counterTestBench" {  } { { "DE1_SoC.v" "" { Text "U:/EE-371-Lab1-4/Lab1/DE1_SoC.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492054893274 ""} { "Info" "ISGN_ENTITY_NAME" "4 Tester " "Found entity 4: Tester" {  } { { "DE1_SoC.v" "" { Text "U:/EE-371-Lab1-4/Lab1/DE1_SoC.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492054893274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1492054893274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ripplecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 rippleCounter " "Found entity 1: rippleCounter" {  } { { "rippleCounter.v" "" { Text "U:/EE-371-Lab1-4/Lab1/rippleCounter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492054893334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1492054893334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncrocounter.v 1 1 " "Found 1 design units, including 1 entities, in source file syncrocounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 synchrocounter " "Found entity 1: synchrocounter" {  } { { "syncrocounter.v" "" { Text "U:/EE-371-Lab1-4/Lab1/syncrocounter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492054893403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1492054893403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnsoncounter.v 1 1 " "Found 1 design units, including 1 entities, in source file johnsoncounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 johnsonCounter " "Found entity 1: johnsonCounter" {  } { { "johnsonCounter.v" "" { Text "U:/EE-371-Lab1-4/Lab1/johnsonCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492054893497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1492054893497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.v" "" { Text "U:/EE-371-Lab1-4/Lab1/DFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492054893827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1492054893827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schementrycounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schementrycounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SchemEntryCounter " "Found entity 1: SchemEntryCounter" {  } { { "SchemEntryCounter.bdf" "" { Schematic "U:/EE-371-Lab1-4/Lab1/SchemEntryCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492054893892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1492054893892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1492054893996 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE1_SoC.v(9) " "Output port \"HEX0\" at DE1_SoC.v(9) has no driver" {  } { { "DE1_SoC.v" "" { Text "U:/EE-371-Lab1-4/Lab1/DE1_SoC.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1492054894014 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE1_SoC.v(9) " "Output port \"HEX1\" at DE1_SoC.v(9) has no driver" {  } { { "DE1_SoC.v" "" { Text "U:/EE-371-Lab1-4/Lab1/DE1_SoC.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1492054894014 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE1_SoC.v(9) " "Output port \"HEX2\" at DE1_SoC.v(9) has no driver" {  } { { "DE1_SoC.v" "" { Text "U:/EE-371-Lab1-4/Lab1/DE1_SoC.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1492054894014 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE1_SoC.v(9) " "Output port \"HEX3\" at DE1_SoC.v(9) has no driver" {  } { { "DE1_SoC.v" "" { Text "U:/EE-371-Lab1-4/Lab1/DE1_SoC.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1492054894014 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE1_SoC.v(9) " "Output port \"HEX4\" at DE1_SoC.v(9) has no driver" {  } { { "DE1_SoC.v" "" { Text "U:/EE-371-Lab1-4/Lab1/DE1_SoC.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1492054894014 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE1_SoC.v(9) " "Output port \"HEX5\" at DE1_SoC.v(9) has no driver" {  } { { "DE1_SoC.v" "" { Text "U:/EE-371-Lab1-4/Lab1/DE1_SoC.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1492054894014 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC.v(10) " "Output port \"LEDR\" at DE1_SoC.v(10) has no driver" {  } { { "DE1_SoC.v" "" { Text "U:/EE-371-Lab1-4/Lab1/DE1_SoC.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1492054894015 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cdiv " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cdiv\"" {  } { { "DE1_SoC.v" "cdiv" { Text "U:/EE-371-Lab1-4/Lab1/DE1_SoC.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1492054894031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "840 " "Peak virtual memory: 840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492054894746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 20:41:34 2017 " "Processing ended: Wed Apr 12 20:41:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492054894746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492054894746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492054894746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1492054894746 ""}
