// Seed: 3971546664
module module_0 (
    output logic id_0,
    input id_1
);
  logic id_2;
  logic id_3, id_4, id_5, id_6, id_7, id_8;
  logic id_9;
  logic id_10;
  assign id_7 = id_6;
  logic id_11;
  type_16(
      1, id_2 - id_3
  );
endmodule
