#pragma once
// The opt-in fp8 prefill GEMM (2026-09-30, engine.prefill_fp8_gemm; NOT
// bitwise the dequantized bf16 chain — docs/qwen38_autoround_int4_plan.md
// §6.15): the block-FP8 dense stack's prefill-shaped products on the fp8
// tensor cores, the reference stack's blockwise recipe (per-token 1 x 128
// e4m3 activations, the checkpoint's 128 x 128 weight scales, fp32
// promotion per k group) in place of dequantizing each matrix to bf16 for
// the cuBLASLt GEMM.

#include <cuda_runtime.h>

#include <cstddef>
#include <cstdint>

namespace dgpp {

// The per-token 1 x 128 e4m3 activation quantizer: act [m][act_stride]
// bf16 -> q [m][k] e4m3 and scales [m][k / 128] f32 (row-major); scale =
// amax / 448 over each row's 128-wide group (1 for an all-zero group), code
// = e4m3(x / scale) rounded to nearest, saturating. k % 128 == 0; act
// 8-byte aligned with act_stride % 4 == 0.
void launch_fp8_quantize_rows(const uint16_t* act, size_t act_stride, int m, int k, uint8_t* q,
                              float* scales, cudaStream_t stream, bool b12x_min_scale = false);

// out[m][n] = A8 x W8^T: a [m][k] e4m3 with the quantizer's scales; w [n][k]
// e4m3 (the checkpoint's payload) with f32 scales
// [ceil(n / w_scale_block_rows)][k / 128] (the checkpoint's 128 x 128 grid,
// or a TP slice's re-blocked rows). Per 128-wide k group the e4m3 products
// accumulate in fp32 (mma m16n8k32), then acc += a_scale[row] *
// w_scale[col] * partial. k % 128 == 0; out_stride 0 = n. The bf16 output
// is the fp32 sum rounded once (bitwise bf16(the f32 launch)).
void launch_fp8_gemm_bf16(const uint8_t* a, const float* a_scales, const uint8_t* w,
                          const float* w_scales, int w_scale_block_rows, uint16_t* out, int m, int n,
                          int k, cudaStream_t stream, size_t out_stride = 0);
void launch_fp8_gemm_f32(const uint8_t* a, const float* a_scales, const uint8_t* w,
                         const float* w_scales, int w_scale_block_rows, float* out, int m, int n,
                         int k, cudaStream_t stream, size_t out_stride = 0);

// Test and microbenchmark oracle: always dispatch the retained 128 x 128
// implementation, bypassing compact A5B decode tiles.  This is deliberately
// internal to the kernel API; serving code must use the normal launchers.
void launch_fp8_gemm_bf16_wide_reference(const uint8_t* a, const float* a_scales, const uint8_t* w,
                                         const float* w_scales, int w_scale_block_rows, uint16_t* out, int m,
                                         int n, int k, cudaStream_t stream, size_t out_stride = 0);
void launch_fp8_gemm_f32_wide_reference(const uint8_t* a, const float* a_scales, const uint8_t* w,
                                        const float* w_scales, int w_scale_block_rows, float* out, int m, int n,
                                        int k, cudaStream_t stream, size_t out_stride = 0);

}  // namespace dgpp
