#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x555712a74880 .scope module, "mac_array" "mac_array" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 128 "out_s";
    .port_info 3 /INPUT 32 "in_w";
    .port_info 4 /INPUT 128 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 8 "valid";
    .port_info 7 /OUTPUT 8 "o_weight_zero_rows";
P_0x555712a744e0 .param/l "bw" 0 2 5, +C4<00000000000000000000000000000100>;
P_0x555712a74520 .param/l "channels_per_pe" 0 2 9, +C4<00000000000000000000000000000001>;
P_0x555712a74560 .param/l "col" 0 2 7, +C4<00000000000000000000000000001000>;
P_0x555712a745a0 .param/l "psum_bw" 0 2 6, +C4<00000000000000000000000000010000>;
P_0x555712a745e0 .param/l "row" 0 2 8, +C4<00000000000000000000000000001000>;
o0x7fd440a81ad8 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x555712b4cb40 .functor BUFZ 128, o0x7fd440a81ad8, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x555712ad6f40_0 .net *"_ivl_113", 127 0, L_0x555712b4cb40;  1 drivers
o0x7fd440a586d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555712ad7040_0 .net "clk", 0 0, o0x7fd440a586d8;  0 drivers
v0x555712ad7100_0 .net "gate_clk", 7 0, L_0x555712b3f050;  1 drivers
v0x555712ad71d0_0 .net "in_n", 127 0, o0x7fd440a81ad8;  0 drivers
o0x7fd440a81b08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555712ad72b0_0 .net "in_w", 31 0, o0x7fd440a81b08;  0 drivers
o0x7fd440a81b38 .functor BUFZ 2, C4<zz>; HiZ drive
v0x555712ad7390_0 .net "inst_w", 1 0, o0x7fd440a81b38;  0 drivers
v0x555712ad7470_0 .var "inst_w_temp", 15 0;
v0x555712ad7550_0 .net "o_weight_zero_rows", 7 0, L_0x555712b4bca0;  1 drivers
v0x555712ad7630_0 .net "out_s", 127 0, L_0x555712b4c5b0;  1 drivers
o0x7fd440a587c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555712ad7710_0 .net "reset", 0 0, o0x7fd440a587c8;  0 drivers
v0x555712ad77b0_0 .net "temp", 1151 0, L_0x555712b4c7c0;  1 drivers
v0x555712ad7890_0 .net "valid", 7 0, L_0x555712b4cc00;  1 drivers
v0x555712ad7970_0 .net "valid_temp", 63 0, L_0x555712b4bac0;  1 drivers
L_0x555712ad7b50 .part L_0x555712b4bca0, 0, 1;
L_0x555712af4160 .part L_0x555712b3f050, 0, 1;
L_0x555712af4200 .part o0x7fd440a81b08, 0, 4;
L_0x555712af42f0 .part L_0x555712b4c7c0, 0, 128;
L_0x555712af4390 .part v0x555712ad7470_0, 0, 2;
L_0x555712af4480 .part L_0x555712b4bca0, 1, 1;
L_0x555712b008c0 .part L_0x555712b3f050, 1, 1;
L_0x555712b009b0 .part o0x7fd440a81b08, 4, 4;
L_0x555712b00b40 .part L_0x555712b4c7c0, 128, 128;
L_0x555712b00c30 .part v0x555712ad7470_0, 2, 2;
L_0x555712b00dd0 .part L_0x555712b4bca0, 2, 1;
L_0x555712b0d050 .part L_0x555712b3f050, 2, 1;
L_0x555712b0d160 .part o0x7fd440a81b08, 8, 4;
L_0x555712b0d250 .part L_0x555712b4c7c0, 256, 128;
L_0x555712b0d370 .part v0x555712ad7470_0, 4, 2;
L_0x555712b0d460 .part L_0x555712b4bca0, 3, 1;
L_0x555712b19580 .part L_0x555712b3f050, 3, 1;
L_0x555712b19620 .part o0x7fd440a81b08, 12, 4;
L_0x555712b19760 .part L_0x555712b4c7c0, 384, 128;
L_0x555712b19800 .part v0x555712ad7470_0, 6, 2;
L_0x555712b196c0 .part L_0x555712b4bca0, 4, 1;
L_0x555712b25df0 .part L_0x555712b3f050, 4, 1;
L_0x555712b25f50 .part o0x7fd440a81b08, 16, 4;
L_0x555712b26040 .part L_0x555712b4c7c0, 512, 128;
L_0x555712b261b0 .part v0x555712ad7470_0, 8, 2;
L_0x555712b262a0 .part L_0x555712b4bca0, 5, 1;
L_0x555712b325a0 .part L_0x555712b3f050, 5, 1;
L_0x555712b32640 .part o0x7fd440a81b08, 20, 4;
L_0x555712b32820 .part L_0x555712b4c7c0, 640, 128;
L_0x555712b328c0 .part v0x555712ad7470_0, 10, 2;
L_0x555712b32ab0 .part L_0x555712b4bca0, 6, 1;
L_0x555712b3ebf0 .part L_0x555712b3f050, 6, 1;
L_0x555712b329b0 .part o0x7fd440a81b08, 24, 4;
L_0x555712b3eda0 .part L_0x555712b4c7c0, 768, 128;
L_0x555712b3ef60 .part v0x555712ad7470_0, 12, 2;
LS_0x555712b3f050_0_0 .concat8 [ 1 1 1 1], L_0x555712ad7cc0, L_0x555712af4670, L_0x555712b00ee0, L_0x555712b0d590;
LS_0x555712b3f050_0_4 .concat8 [ 1 1 1 1], L_0x555712b19a50, L_0x555712b264e0, L_0x555712b32c10, L_0x555712b3f4f0;
L_0x555712b3f050 .concat8 [ 4 4 0 0], LS_0x555712b3f050_0_0, LS_0x555712b3f050_0_4;
L_0x555712b3ee40 .part L_0x555712b4bca0, 7, 1;
L_0x555712b4ba20 .part L_0x555712b3f050, 7, 1;
L_0x555712b3f370 .part o0x7fd440a81b08, 28, 4;
L_0x555712b4bc00 .part L_0x555712b4c7c0, 896, 128;
LS_0x555712b4bac0_0_0 .concat8 [ 8 8 8 8], L_0x555712af2f50, L_0x555712aff440, L_0x555712b0bce0, L_0x555712b18480;
LS_0x555712b4bac0_0_4 .concat8 [ 8 8 8 8], L_0x555712b24a80, L_0x555712b31290, L_0x555712b3d880, L_0x555712b4a7f0;
L_0x555712b4bac0 .concat8 [ 32 32 0 0], LS_0x555712b4bac0_0_0, LS_0x555712b4bac0_0_4;
L_0x555712b4c020 .part v0x555712ad7470_0, 14, 2;
LS_0x555712b4bca0_0_0 .concat8 [ 1 1 1 1], L_0x555712af3fd0, L_0x555712b00730, L_0x555712b0cec0, L_0x555712b193f0;
LS_0x555712b4bca0_0_4 .concat8 [ 1 1 1 1], L_0x555712b25c60, L_0x555712b32410, L_0x555712b3ea60, L_0x555712b4b5b0;
L_0x555712b4bca0 .concat8 [ 4 4 0 0], LS_0x555712b4bca0_0_0, LS_0x555712b4bca0_0_4;
L_0x555712b4c5b0 .part L_0x555712b4c7c0, 1024, 128;
LS_0x555712b4c7c0_0_0 .concat8 [ 128 128 128 128], L_0x555712b4cb40, L_0x555712af22d0, L_0x555712afe7c0, L_0x555712b0b060;
LS_0x555712b4c7c0_0_4 .concat8 [ 128 128 128 128], L_0x555712b17800, L_0x555712b23e00, L_0x555712b30610, L_0x555712b3ccf0;
LS_0x555712b4c7c0_0_8 .concat8 [ 128 0 0 0], L_0x555712b49d50;
L_0x555712b4c7c0 .concat8 [ 512 512 128 0], LS_0x555712b4c7c0_0_0, LS_0x555712b4c7c0_0_4, LS_0x555712b4c7c0_0_8;
L_0x555712b4cc00 .part L_0x555712b4bac0, 56, 8;
S_0x555712a514c0 .scope generate, "row_num[1]" "row_num[1]" 2 31, 2 31 0, S_0x555712a74880;
 .timescale 0 0;
P_0x55571293df00 .param/l "i" 0 2 31, +C4<01>;
L_0x555712ad7c20 .functor NOT 1, L_0x555712ad7b50, C4<0>, C4<0>, C4<0>;
L_0x555712ad7cc0 .functor AND 1, L_0x555712ad7c20, o0x7fd440a586d8, C4<1>, C4<1>;
v0x5557129589a0_0 .net *"_ivl_0", 0 0, L_0x555712ad7b50;  1 drivers
v0x555712959280_0 .net *"_ivl_1", 0 0, L_0x555712ad7c20;  1 drivers
v0x555712956600_0 .net *"_ivl_3", 0 0, L_0x555712ad7cc0;  1 drivers
S_0x555712a51ff0 .scope module, "mac_row_instance" "mac_row" 2 33, 3 3 0, S_0x555712a514c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 128 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /INPUT 128 "in_n";
    .port_info 5 /OUTPUT 8 "valid";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /OUTPUT 1 "all_weight_zero";
P_0x555712a79c10 .param/l "bw" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x555712a79c50 .param/l "channels_per_pe" 0 3 8, +C4<00000000000000000000000000000001>;
P_0x555712a79c90 .param/l "col" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x555712a79cd0 .param/l "psum_bw" 0 3 6, +C4<00000000000000000000000000010000>;
L_0x555712af36c0 .functor BUFZ 4, L_0x555712af4200, C4<0000>, C4<0000>, C4<0000>;
L_0x555712af3be0 .functor BUFZ 2, L_0x555712af4390, C4<00>, C4<00>, C4<00>;
v0x5557129037e0_0 .net *"_ivl_136", 3 0, L_0x555712af36c0;  1 drivers
v0x555712907e90_0 .net *"_ivl_141", 1 0, L_0x555712af3be0;  1 drivers
v0x555712908770_0 .net *"_ivl_143", 0 0, L_0x555712af3ca0;  1 drivers
v0x555712905ba0_0 .net *"_ivl_145", 0 0, L_0x555712af3d90;  1 drivers
L_0x7fd4406d0498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712913ef0_0 .net/2u *"_ivl_146", 0 0, L_0x7fd4406d0498;  1 drivers
v0x5557129147d0_0 .net "all_weight_zero", 0 0, L_0x555712af3fd0;  1 drivers
v0x555712911c60_0 .net "gate_clk", 0 0, L_0x555712af4160;  1 drivers
v0x55571291fdd0_0 .net "in_n", 127 0, L_0x555712af42f0;  1 drivers
v0x55571291d260_0 .net "in_w", 3 0, L_0x555712af4200;  1 drivers
v0x55571292ab00_0 .net "inst_w", 1 0, L_0x555712af4390;  1 drivers
v0x55571292b3e0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712936110_0 .net "out_s", 127 0, L_0x555712af22d0;  1 drivers
v0x5557129369f0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712941940_0 .net "temp", 35 0, L_0x555712af2e30;  1 drivers
v0x555712942220_0 .net "temp_inst", 17 0, L_0x555712af3780;  1 drivers
v0x55571293f5a0_0 .net "valid", 7 0, L_0x555712af2f50;  1 drivers
v0x55571294d170_0 .net "weight_assigned", 7 0, L_0x555712af2c50;  1 drivers
v0x55571294add0_0 .net "weight_zero", 7 0, L_0x555712af2d40;  1 drivers
L_0x555712ae8f20 .part L_0x555712af2e30, 0, 4;
L_0x555712ae8fc0 .part L_0x555712af42f0, 0, 16;
L_0x555712ae9060 .part L_0x555712af3780, 0, 2;
L_0x555712ae9100 .part L_0x555712af3780, 3, 1;
L_0x555712aea390 .part L_0x555712af2e30, 4, 4;
L_0x555712aea480 .part L_0x555712af42f0, 16, 16;
L_0x555712aea5b0 .part L_0x555712af3780, 2, 2;
L_0x555712aea650 .part L_0x555712af3780, 5, 1;
L_0x555712aeb940 .part L_0x555712af2e30, 8, 4;
L_0x555712aeb9e0 .part L_0x555712af42f0, 32, 16;
L_0x555712aebae0 .part L_0x555712af3780, 4, 2;
L_0x555712aebb80 .part L_0x555712af3780, 7, 1;
L_0x555712aecdb0 .part L_0x555712af2e30, 12, 4;
L_0x555712aecee0 .part L_0x555712af42f0, 48, 16;
L_0x555712aed090 .part L_0x555712af3780, 6, 2;
L_0x555712aed130 .part L_0x555712af3780, 9, 1;
L_0x555712aee380 .part L_0x555712af2e30, 16, 4;
L_0x555712aee420 .part L_0x555712af42f0, 64, 16;
L_0x555712aee560 .part L_0x555712af3780, 8, 2;
L_0x555712aee600 .part L_0x555712af3780, 11, 1;
L_0x555712aef790 .part L_0x555712af2e30, 20, 4;
L_0x555712aef830 .part L_0x555712af42f0, 80, 16;
L_0x555712aef990 .part L_0x555712af3780, 10, 2;
L_0x555712aefa30 .part L_0x555712af3780, 13, 1;
L_0x555712af0d10 .part L_0x555712af2e30, 24, 4;
L_0x555712af0db0 .part L_0x555712af42f0, 96, 16;
L_0x555712af0f30 .part L_0x555712af3780, 12, 2;
L_0x555712af0fd0 .part L_0x555712af3780, 15, 1;
LS_0x555712af22d0_0_0 .concat8 [ 16 16 16 16], L_0x555712ae8dd0, L_0x555712aea240, L_0x555712aeb7f0, L_0x555712aecc60;
LS_0x555712af22d0_0_4 .concat8 [ 16 16 16 16], L_0x555712aee230, L_0x555712aef640, L_0x555712af0bc0, L_0x555712af2180;
L_0x555712af22d0 .concat8 [ 64 64 0 0], LS_0x555712af22d0_0_0, LS_0x555712af22d0_0_4;
L_0x555712af2640 .part L_0x555712af2e30, 28, 4;
L_0x555712af28f0 .part L_0x555712af42f0, 112, 16;
L_0x555712af2aa0 .part L_0x555712af3780, 14, 2;
LS_0x555712af2c50_0_0 .concat8 [ 1 1 1 1], v0x5557128524e0_0, v0x5557129a4db0_0, v0x5557129e2830_0, v0x5557129ff530_0;
LS_0x555712af2c50_0_4 .concat8 [ 1 1 1 1], v0x5557127d7c40_0, v0x55571281c980_0, v0x555712828d00_0, v0x5557128e45c0_0;
L_0x555712af2c50 .concat8 [ 4 4 0 0], LS_0x555712af2c50_0_0, LS_0x555712af2c50_0_4;
LS_0x555712af2d40_0_0 .concat8 [ 1 1 1 1], v0x555712844c80_0, v0x5557129a54c0_0, v0x555712a347a0_0, v0x5557129f3d00_0;
LS_0x555712af2d40_0_4 .concat8 [ 1 1 1 1], v0x5557127cc410_0, v0x555712811370_0, v0x555712826080_0, v0x5557128e1940_0;
L_0x555712af2d40 .concat8 [ 4 4 0 0], LS_0x555712af2d40_0_0, LS_0x555712af2d40_0_4;
LS_0x555712af2f50_0_0 .concat8 [ 1 1 1 1], L_0x555712ae9100, L_0x555712aea650, L_0x555712aebb80, L_0x555712aed130;
LS_0x555712af2f50_0_4 .concat8 [ 1 1 1 1], L_0x555712aee600, L_0x555712aefa30, L_0x555712af0fd0, L_0x555712af3270;
L_0x555712af2f50 .concat8 [ 4 4 0 0], LS_0x555712af2f50_0_0, LS_0x555712af2f50_0_4;
L_0x555712af3270 .part L_0x555712af3780, 17, 1;
LS_0x555712af2e30_0_0 .concat8 [ 4 4 4 4], L_0x555712af36c0, L_0x555712ae8e40, L_0x555712aea2b0, L_0x555712aeb860;
LS_0x555712af2e30_0_4 .concat8 [ 4 4 4 4], L_0x555712aeccd0, L_0x555712aee2a0, L_0x555712aef6b0, L_0x555712af0c30;
LS_0x555712af2e30_0_8 .concat8 [ 4 0 0 0], L_0x555712af21f0;
L_0x555712af2e30 .concat8 [ 16 16 4 0], LS_0x555712af2e30_0_0, LS_0x555712af2e30_0_4, LS_0x555712af2e30_0_8;
LS_0x555712af3780_0_0 .concat8 [ 2 2 2 2], L_0x555712af3be0, v0x555712875150_0, v0x55571295e8b0_0, v0x55571291b940_0;
LS_0x555712af3780_0_4 .concat8 [ 2 2 2 2], v0x555712a45c70_0, v0x55571282a730_0, v0x5557128639c0_0, v0x555712811ec0_0;
LS_0x555712af3780_0_8 .concat8 [ 2 0 0 0], v0x5557128cd780_0;
L_0x555712af3780 .concat8 [ 8 8 2 0], LS_0x555712af3780_0_0, LS_0x555712af3780_0_4, LS_0x555712af3780_0_8;
L_0x555712af3ca0 .reduce/and L_0x555712af2c50;
L_0x555712af3d90 .reduce/and L_0x555712af2d40;
L_0x555712af3fd0 .functor MUXZ 1, L_0x7fd4406d0498, L_0x555712af3d90, L_0x555712af3ca0, C4<>;
S_0x555712a5ccf0 .scope generate, "col_num[1]" "col_num[1]" 3 34, 3 34 0, S_0x555712a51ff0;
 .timescale 0 0;
P_0x5557128c7d60 .param/l "i" 0 3 34, +C4<01>;
v0x55571288b880_0 .net *"_ivl_3", 0 0, L_0x555712ae9100;  1 drivers
S_0x555712a5d820 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712a5ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712a20a80 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712a20ac0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712a20b00 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712ae8dd0 .functor BUFZ 16, L_0x555712ae8c20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712ae8e40 .functor BUFZ 4, v0x55571282dc20_0, C4<0000>, C4<0000>, C4<0000>;
v0x55571282dc20_0 .var "a_q", 3 0;
v0x55571282e330_0 .var "b_q", 3 0;
v0x5557128223f0_0 .var "c_q", 15 0;
v0x555712822b00_0 .net "gate_clk", 0 0, L_0x555712af4160;  alias, 1 drivers
v0x555712816de0_0 .net "in_n", 15 0, L_0x555712ae8fc0;  1 drivers
v0x5557128174f0_0 .net "in_w", 3 0, L_0x555712ae8f20;  1 drivers
v0x555712845390_0 .net "inst_e", 1 0, v0x555712875150_0;  1 drivers
v0x555712875150_0 .var "inst_q", 1 0;
v0x555712869430_0 .net "inst_w", 1 0, L_0x555712ae9060;  1 drivers
v0x555712869b40_0 .var "load_ready_q", 0 0;
v0x55571285de30_0 .net "mac_out", 15 0, L_0x555712ae8c20;  1 drivers
v0x55571285e540_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557128524e0_0 .var "o_weight_assigned", 0 0;
v0x555712844c80_0 .var "o_weight_zero", 0 0;
v0x555712874a40_0 .net "out_e", 3 0, L_0x555712ae8e40;  1 drivers
v0x5557128a28e0_0 .net "out_s", 15 0, L_0x555712ae8dd0;  1 drivers
v0x5557128a2ff0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557128970b0_0 .var "weight_assigned", 0 0;
E_0x5557125d7690 .event posedge, v0x55571285e540_0;
E_0x5557125d9ff0 .event posedge, v0x555712822b00_0;
S_0x555712a68520 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712a5d820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712a2cae0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712a2cb20 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712a2cb60 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712ae8c20 .functor BUFZ 16, L_0x555712ae8b80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5557127b8ac0_0 .net/s *"_ivl_3", 15 0, L_0x555712ae8a90;  1 drivers
v0x5557127b91d0_0 .net/s "a", 3 0, v0x55571282dc20_0;  1 drivers
v0x5557127ad4a0 .array "a_mul", 0 0;
v0x5557127ad4a0_0 .net/s v0x5557127ad4a0 0, 4 0, L_0x555712ae8380; 1 drivers
v0x5557127db840 .array "a_pad1", 0 0;
v0x5557127db840_0 .net/s v0x5557127db840 0, 4 0, L_0x555712ad7ed0; 1 drivers
v0x55571280bee0_0 .net/s "b", 3 0, v0x55571282e330_0;  1 drivers
v0x5557128001d0 .array "b1", 0 0;
v0x5557128001d0_0 .net/s v0x5557128001d0 0, 3 0, L_0x555712ad7da0; 1 drivers
v0x5557128008e0 .array "b_mul", 0 0;
v0x5557128008e0_0 .net/s v0x5557128008e0 0, 3 0, L_0x555712ae85f0; 1 drivers
v0x5557127f4ee0_0 .net/s "c", 15 0, v0x5557128223f0_0;  1 drivers
v0x5557127e6960_0 .net "in_weight_zero", 0 0, L_0x555712ae8150;  1 drivers
v0x5557127e7070_0 .net/s "out", 15 0, L_0x555712ae8c20;  alias, 1 drivers
v0x5557127db130_0 .net/s "product", 9 0, L_0x555712ae89a0;  1 drivers
v0x55571280b7d0 .array "product1", 0 0;
v0x55571280b7d0_0 .net/s v0x55571280b7d0 0, 8 0, L_0x555712ae8820; 1 drivers
v0x555712839450_0 .net/s "psum", 15 0, L_0x555712ae8b80;  1 drivers
L_0x555712ae89a0 .extend/s 10, L_0x555712ae8820;
L_0x555712ae8a90 .extend/s 16, L_0x555712ae89a0;
L_0x555712ae8b80 .arith/sum 16, L_0x555712ae8a90, v0x5557128223f0_0;
S_0x555712a69050 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712a68520;
 .timescale 0 0;
P_0x5557125e0140 .param/l "i" 0 5 30, +C4<00>;
L_0x555712ad7da0 .functor BUFZ 4, v0x55571282e330_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557127adbb0_0 .net/s *"_ivl_16", 8 0, L_0x555712ae86b0;  1 drivers
v0x5557127cf900_0 .net/s *"_ivl_19", 8 0, L_0x555712ae8780;  1 drivers
L_0x7fd4406d0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557127d0010_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d0018;  1 drivers
v0x5557127c40d0_0 .net/s *"_ivl_7", 31 0, L_0x555712ad80a0;  1 drivers
L_0x7fd4406d0060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557127c47e0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d0060;  1 drivers
L_0x555712ad7ed0 .concat [ 4 1 0 0], v0x55571282dc20_0, L_0x7fd4406d0018;
L_0x555712ad80a0 .extend/s 32, L_0x555712ad7da0;
L_0x555712ae8150 .cmp/ne 32, L_0x555712ad80a0, L_0x7fd4406d0060;
L_0x555712ae86b0 .extend/s 9, L_0x555712ae8380;
L_0x555712ae8780 .extend/s 9, L_0x555712ae85f0;
L_0x555712ae8820 .arith/mult 9, L_0x555712ae86b0, L_0x555712ae8780;
S_0x555712a73d50 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712a69050;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712a6cc30 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712ae8380 .functor AND 5, L_0x555712ad7ed0, L_0x555712ae82e0, C4<11111>, C4<11111>;
L_0x555712ae85f0 .functor AND 4, L_0x555712ad7da0, L_0x555712ae8440, C4<1111>, C4<1111>;
v0x5557127a25b0_0 .net *"_ivl_0", 4 0, L_0x555712ae82e0;  1 drivers
v0x5557127eb260_0 .net *"_ivl_4", 3 0, L_0x555712ae8440;  1 drivers
v0x555712a7b280_0 .net/s "a", 4 0, L_0x555712ad7ed0;  alias, 1 drivers
v0x555712a7b320_0 .net/s "a_out", 4 0, L_0x555712ae8380;  alias, 1 drivers
v0x555712a7b0a0_0 .net/s "b", 3 0, L_0x555712ad7da0;  alias, 1 drivers
v0x555712a7b3c0_0 .net/s "b_out", 3 0, L_0x555712ae85f0;  alias, 1 drivers
v0x555712a7b140_0 .net "mask", 0 0, L_0x555712ae8150;  alias, 1 drivers
LS_0x555712ae82e0_0_0 .concat [ 1 1 1 1], L_0x555712ae8150, L_0x555712ae8150, L_0x555712ae8150, L_0x555712ae8150;
LS_0x555712ae82e0_0_4 .concat [ 1 0 0 0], L_0x555712ae8150;
L_0x555712ae82e0 .concat [ 4 1 0 0], LS_0x555712ae82e0_0_0, LS_0x555712ae82e0_0_4;
L_0x555712ae8440 .concat [ 1 1 1 1], L_0x555712ae8150, L_0x555712ae8150, L_0x555712ae8150, L_0x555712ae8150;
S_0x555712a469e0 .scope generate, "col_num[2]" "col_num[2]" 3 34, 3 34 0, S_0x555712a51ff0;
 .timescale 0 0;
P_0x5557127e8f70 .param/l "i" 0 3 34, +C4<010>;
v0x5557129b05e0_0 .net *"_ivl_3", 0 0, L_0x555712aea650;  1 drivers
S_0x555712a23240 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712a469e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712a380e0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712a38120 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712a38160 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712aea240 .functor BUFZ 16, L_0x555712aea090, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712aea2b0 .functor BUFZ 4, v0x555712924cf0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712924cf0_0 .var "a_q", 3 0;
v0x555712925400_0 .var "b_q", 3 0;
v0x555712947140_0 .var "c_q", 15 0;
v0x555712983070_0 .net "gate_clk", 0 0, L_0x555712af4160;  alias, 1 drivers
v0x555712977a70_0 .net "in_n", 15 0, L_0x555712aea480;  1 drivers
v0x55571296ba10_0 .net "in_w", 3 0, L_0x555712aea390;  1 drivers
v0x55571295e1a0_0 .net "inst_e", 1 0, v0x55571295e8b0_0;  1 drivers
v0x55571295e8b0_0 .var "inst_q", 1 0;
v0x555712952970_0 .net "inst_w", 1 0, L_0x555712aea5b0;  1 drivers
v0x555712953080_0 .var "load_ready_q", 0 0;
v0x555712982960_0 .net "mac_out", 15 0, L_0x555712aea090;  1 drivers
v0x5557129b0cf0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557129a4db0_0 .var "o_weight_assigned", 0 0;
v0x5557129a54c0_0 .var "o_weight_zero", 0 0;
v0x555712999580_0 .net "out_e", 3 0, L_0x555712aea2b0;  1 drivers
v0x555712999c90_0 .net "out_s", 15 0, L_0x555712aea240;  1 drivers
v0x55571298df70_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x55571298e680_0 .var "weight_assigned", 0 0;
S_0x555712a23d70 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712a23240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712a436f0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712a43730 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712a43770 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712aea090 .functor BUFZ 16, L_0x555712ae9ff0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55571290dda0_0 .net/s *"_ivl_3", 15 0, L_0x555712ae9f00;  1 drivers
v0x555712900540_0 .net/s "a", 3 0, v0x555712924cf0_0;  1 drivers
v0x555712900c50 .array "a_mul", 0 0;
v0x555712900c50_0 .net/s v0x555712900c50 0, 4 0, L_0x555712ae9820; 1 drivers
v0x5557128f4d10 .array "a_pad1", 0 0;
v0x5557128f4d10_0 .net/s v0x5557128f4d10 0, 4 0, L_0x555712ae9330; 1 drivers
v0x5557128f5420_0 .net/s "b", 3 0, v0x555712925400_0;  1 drivers
v0x5557128e94e0 .array "b1", 0 0;
v0x5557128e94e0_0 .net/s v0x5557128e94e0 0, 3 0, L_0x555712ae9220; 1 drivers
v0x5557128e9bf0 .array "b_mul", 0 0;
v0x5557128e9bf0_0 .net/s v0x5557128e9bf0 0, 3 0, L_0x555712ae9a90; 1 drivers
v0x555712919e00_0 .net/s "c", 15 0, v0x555712947140_0;  1 drivers
v0x555712947850_0 .net "in_weight_zero", 0 0, L_0x555712ae9560;  1 drivers
v0x55571293b910_0 .net/s "out", 15 0, L_0x555712aea090;  alias, 1 drivers
v0x55571293c020_0 .net/s "product", 9 0, L_0x555712ae9e10;  1 drivers
v0x555712930300 .array "product1", 0 0;
v0x555712930300_0 .net/s v0x555712930300 0, 8 0, L_0x555712ae9c90; 1 drivers
v0x555712930a10_0 .net/s "psum", 15 0, L_0x555712ae9ff0;  1 drivers
L_0x555712ae9e10 .extend/s 10, L_0x555712ae9c90;
L_0x555712ae9f00 .extend/s 16, L_0x555712ae9e10;
L_0x555712ae9ff0 .arith/sum 16, L_0x555712ae9f00, v0x555712947140_0;
S_0x555712a2f2a0 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712a23d70;
 .timescale 0 0;
P_0x555712a1df20 .param/l "i" 0 5 30, +C4<00>;
L_0x555712ae9220 .functor BUFZ 4, v0x555712925400_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557128c7090_0 .net/s *"_ivl_16", 8 0, L_0x555712ae9b50;  1 drivers
v0x5557128c77a0_0 .net/s *"_ivl_19", 8 0, L_0x555712ae9bf0;  1 drivers
L_0x7fd4406d00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557128bba90_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d00a8;  1 drivers
v0x5557128bc1a0_0 .net/s *"_ivl_7", 31 0, L_0x555712ae94c0;  1 drivers
L_0x7fd4406d00f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557128ddcb0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d00f0;  1 drivers
L_0x555712ae9330 .concat [ 4 1 0 0], v0x555712924cf0_0, L_0x7fd4406d00a8;
L_0x555712ae94c0 .extend/s 32, L_0x555712ae9220;
L_0x555712ae9560 .cmp/ne 32, L_0x555712ae94c0, L_0x7fd4406d00f0;
L_0x555712ae9b50 .extend/s 9, L_0x555712ae9820;
L_0x555712ae9bf0 .extend/s 9, L_0x555712ae9a90;
L_0x555712ae9c90 .arith/mult 9, L_0x555712ae9b50, L_0x555712ae9bf0;
S_0x555712a2fdd0 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712a2f2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x5557129cba20 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712ae9820 .functor AND 5, L_0x555712ae9330, L_0x555712ae96f0, C4<11111>, C4<11111>;
L_0x555712ae9a90 .functor AND 4, L_0x555712ae9220, L_0x555712ae98e0, C4<1111>, C4<1111>;
v0x55571288bf90_0 .net *"_ivl_0", 4 0, L_0x555712ae96f0;  1 drivers
v0x555712880050_0 .net *"_ivl_4", 3 0, L_0x555712ae98e0;  1 drivers
v0x555712880760_0 .net/s "a", 4 0, L_0x555712ae9330;  alias, 1 drivers
v0x5557128b0140_0 .net/s "a_out", 4 0, L_0x555712ae9820;  alias, 1 drivers
v0x5557128de3c0_0 .net/s "b", 3 0, L_0x555712ae9220;  alias, 1 drivers
v0x5557128d26a0_0 .net/s "b_out", 3 0, L_0x555712ae9a90;  alias, 1 drivers
v0x5557128d2db0_0 .net "mask", 0 0, L_0x555712ae9560;  alias, 1 drivers
LS_0x555712ae96f0_0_0 .concat [ 1 1 1 1], L_0x555712ae9560, L_0x555712ae9560, L_0x555712ae9560, L_0x555712ae9560;
LS_0x555712ae96f0_0_4 .concat [ 1 0 0 0], L_0x555712ae9560;
L_0x555712ae96f0 .concat [ 4 1 0 0], LS_0x555712ae96f0_0_0, LS_0x555712ae96f0_0_4;
L_0x555712ae98e0 .concat [ 1 1 1 1], L_0x555712ae9560, L_0x555712ae9560, L_0x555712ae9560, L_0x555712ae9560;
S_0x555712a3a8a0 .scope generate, "col_num[3]" "col_num[3]" 3 34, 3 34 0, S_0x555712a51ff0;
 .timescale 0 0;
P_0x5557128eb790 .param/l "i" 0 3 34, +C4<011>;
v0x5557127af700_0 .net *"_ivl_3", 0 0, L_0x555712aebb80;  1 drivers
S_0x555712a3b3d0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712a3a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712a4ed00 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712a4ed40 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712a4ed80 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712aeb7f0 .functor BUFZ 16, L_0x555712aeb640, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712aeb860 .functor BUFZ 4, v0x555712a77000_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a77000_0 .var "a_q", 3 0;
v0x555712a77710_0 .var "b_q", 3 0;
v0x555712a6b7d0_0 .var "c_q", 15 0;
v0x555712a6bee0_0 .net "gate_clk", 0 0, L_0x555712af4160;  alias, 1 drivers
v0x555712a5ffa0_0 .net "in_n", 15 0, L_0x555712aeb9e0;  1 drivers
v0x555712a606b0_0 .net "in_w", 3 0, L_0x555712aeb940;  1 drivers
v0x555712a3fdb0_0 .net "inst_e", 1 0, v0x55571291b940_0;  1 drivers
v0x55571291b940_0 .var "inst_q", 1 0;
v0x555712926f50_0 .net "inst_w", 1 0, L_0x555712aebae0;  1 drivers
v0x5557129795b0_0 .var "load_ready_q", 0 0;
v0x555712984bc0_0 .net "mac_out", 15 0, L_0x555712aeb640;  1 drivers
v0x5557129d7220_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557129e2830_0 .var "o_weight_assigned", 0 0;
v0x555712a347a0_0 .var "o_weight_zero", 0 0;
v0x5557128bdce0_0 .net "out_e", 3 0, L_0x555712aeb860;  1 drivers
v0x555712a28000_0 .net "out_s", 15 0, L_0x555712aeb7f0;  1 drivers
v0x5557127a40f0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557128c92f0_0 .var "weight_assigned", 0 0;
S_0x555712a45eb0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712a3b3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712a5a530 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712a5a570 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712a5a5b0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712aeb640 .functor BUFZ 16, L_0x555712aeb5a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712a03130_0 .net/s *"_ivl_3", 15 0, L_0x555712aeb4b0;  1 drivers
v0x5557129f71f0_0 .net/s "a", 3 0, v0x555712a77000_0;  1 drivers
v0x5557129f7900 .array "a_mul", 0 0;
v0x5557129f7900_0 .net/s v0x5557129f7900 0, 4 0, L_0x555712aeadd0; 1 drivers
v0x555712a19a80 .array "a_pad1", 0 0;
v0x555712a19a80_0 .net/s v0x555712a19a80 0, 4 0, L_0x555712aea8e0; 1 drivers
v0x555712a54e80_0 .net/s "b", 3 0, v0x555712a77710_0;  1 drivers
v0x555712a49160 .array "b1", 0 0;
v0x555712a49160_0 .net/s v0x555712a49160 0, 3 0, L_0x555712aea7d0; 1 drivers
v0x555712a49870 .array "b_mul", 0 0;
v0x555712a49870_0 .net/s v0x555712a49870 0, 3 0, L_0x555712aeb040; 1 drivers
v0x555712a3db50_0 .net/s "c", 15 0, v0x555712a6b7d0_0;  1 drivers
v0x555712a3e260_0 .net "in_weight_zero", 0 0, L_0x555712aeab10;  1 drivers
v0x555712a32c60_0 .net/s "out", 15 0, L_0x555712aeb640;  alias, 1 drivers
v0x555712a26c00_0 .net/s "product", 9 0, L_0x555712aeb3c0;  1 drivers
v0x555712a54770 .array "product1", 0 0;
v0x555712a54770_0 .net/s v0x555712a54770 0, 8 0, L_0x555712aeb240; 1 drivers
v0x555712798780_0 .net/s "psum", 15 0, L_0x555712aeb5a0;  1 drivers
L_0x555712aeb3c0 .extend/s 10, L_0x555712aeb240;
L_0x555712aeb4b0 .extend/s 16, L_0x555712aeb3c0;
L_0x555712aeb5a0 .arith/sum 16, L_0x555712aeb4b0, v0x555712a6b7d0_0;
S_0x555712a17300 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712a45eb0;
 .timescale 0 0;
P_0x555712876be0 .param/l "i" 0 5 30, +C4<00>;
L_0x555712aea7d0 .functor BUFZ 4, v0x555712a77710_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557129ebbe0_0 .net/s *"_ivl_16", 8 0, L_0x555712aeb100;  1 drivers
v0x555712a1a190_0 .net/s *"_ivl_19", 8 0, L_0x555712aeb1a0;  1 drivers
L_0x7fd4406d0138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712a0e250_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d0138;  1 drivers
v0x555712a0e960_0 .net/s *"_ivl_7", 31 0, L_0x555712aeaa70;  1 drivers
L_0x7fd4406d0180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712a02a20_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d0180;  1 drivers
L_0x555712aea8e0 .concat [ 4 1 0 0], v0x555712a77000_0, L_0x7fd4406d0138;
L_0x555712aeaa70 .extend/s 32, L_0x555712aea7d0;
L_0x555712aeab10 .cmp/ne 32, L_0x555712aeaa70, L_0x7fd4406d0180;
L_0x555712aeb100 .extend/s 9, L_0x555712aeadd0;
L_0x555712aeb1a0 .extend/s 9, L_0x555712aeb040;
L_0x555712aeb240 .arith/mult 9, L_0x555712aeb100, L_0x555712aeb1a0;
S_0x5557129f3f40 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712a17300;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x55571288d300 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712aeadd0 .functor AND 5, L_0x555712aea8e0, L_0x555712aeaca0, C4<11111>, C4<11111>;
L_0x555712aeb040 .functor AND 4, L_0x555712aea7d0, L_0x555712aeae90, C4<1111>, C4<1111>;
v0x5557129ec2f0_0 .net *"_ivl_0", 4 0, L_0x555712aeaca0;  1 drivers
v0x5557129e05d0_0 .net *"_ivl_4", 3 0, L_0x555712aeae90;  1 drivers
v0x5557129e0ce0_0 .net/s "a", 4 0, L_0x555712aea8e0;  alias, 1 drivers
v0x5557129d56e0_0 .net/s "a_out", 4 0, L_0x555712aeadd0;  alias, 1 drivers
v0x5557129c9680_0 .net/s "b", 3 0, L_0x555712aea7d0;  alias, 1 drivers
v0x5557129bbe10_0 .net/s "b_out", 3 0, L_0x555712aeb040;  alias, 1 drivers
v0x5557129bc520_0 .net "mask", 0 0, L_0x555712aeab10;  alias, 1 drivers
LS_0x555712aeaca0_0_0 .concat [ 1 1 1 1], L_0x555712aeab10, L_0x555712aeab10, L_0x555712aeab10, L_0x555712aeab10;
LS_0x555712aeaca0_0_4 .concat [ 1 0 0 0], L_0x555712aeab10;
L_0x555712aeaca0 .concat [ 4 1 0 0], LS_0x555712aeaca0_0_0, LS_0x555712aeaca0_0_4;
L_0x555712aeae90 .concat [ 1 1 1 1], L_0x555712aeab10, L_0x555712aeab10, L_0x555712aeab10, L_0x555712aeab10;
S_0x5557129f4a70 .scope generate, "col_num[4]" "col_num[4]" 3 34, 3 34 0, S_0x555712a51ff0;
 .timescale 0 0;
P_0x555712a5fe00 .param/l "i" 0 3 34, +C4<0100>;
v0x5557129b8920_0 .net *"_ivl_3", 0 0, L_0x555712aed130;  1 drivers
S_0x5557129ff770 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x5557129f4a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712a65d60 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712a65da0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712a65de0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712aecc60 .functor BUFZ 16, L_0x555712aecab0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712aeccd0 .functor BUFZ 4, v0x555712a32550_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a32550_0 .var "a_q", 3 0;
v0x555712839b40_0 .var "b_q", 3 0;
v0x5557128977a0_0 .var "c_q", 15 0;
v0x555712a73b10_0 .net "gate_clk", 0 0, L_0x555712af4160;  alias, 1 drivers
v0x555712a682e0_0 .net "in_n", 15 0, L_0x555712aecee0;  1 drivers
v0x555712a5cab0_0 .net "in_w", 3 0, L_0x555712aecdb0;  1 drivers
v0x555712a51280_0 .net "inst_e", 1 0, v0x555712a45c70_0;  1 drivers
v0x555712a45c70_0 .var "inst_q", 1 0;
v0x555712a3a660_0 .net "inst_w", 1 0, L_0x555712aed090;  1 drivers
v0x555712a23000_0 .var "load_ready_q", 0 0;
v0x555712a16590_0 .net "mac_out", 15 0, L_0x555712aecab0;  1 drivers
v0x555712a0ad60_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557129ff530_0 .var "o_weight_assigned", 0 0;
v0x5557129f3d00_0 .var "o_weight_zero", 0 0;
v0x5557129e86f0_0 .net "out_e", 3 0, L_0x555712aeccd0;  1 drivers
v0x5557129dd0e0_0 .net "out_s", 15 0, L_0x555712aecc60;  1 drivers
v0x5557129d1ae0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557129c5a80_0 .var "weight_assigned", 0 0;
S_0x555712a002a0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x5557129ff770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712a14010 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712a14050 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712a14090 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712aecab0 .functor BUFZ 16, L_0x555712aeca10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712845970_0 .net/s *"_ivl_3", 15 0, L_0x555712aec920;  1 drivers
v0x5557128538e0_0 .net/s "a", 3 0, v0x555712a32550_0;  1 drivers
v0x5557128a35d0 .array "a_mul", 0 0;
v0x5557128a35d0_0 .net/s v0x5557128a35d0 0, 4 0, L_0x555712aec240; 1 drivers
v0x5557125c2db0 .array "a_pad1", 0 0;
v0x5557125c2db0_0 .net/s v0x5557125c2db0 0, 4 0, L_0x555712aebd50; 1 drivers
v0x555712901230_0 .net/s "b", 3 0, v0x555712839b40_0;  1 drivers
v0x55571290f1a0 .array "b1", 0 0;
v0x55571290f1a0_0 .net/s v0x55571290f1a0 0, 3 0, L_0x555712aebc90; 1 drivers
v0x55571295ee90 .array "b_mul", 0 0;
v0x55571295ee90_0 .net/s v0x55571295ee90 0, 3 0, L_0x555712aec4b0; 1 drivers
v0x55571296ce10_0 .net/s "c", 15 0, v0x5557128977a0_0;  1 drivers
v0x5557125e0720_0 .net "in_weight_zero", 0 0, L_0x555712aebf80;  1 drivers
v0x5557125e05a0_0 .net/s "out", 15 0, L_0x555712aecab0;  alias, 1 drivers
v0x5557125c67f0_0 .net/s "product", 9 0, L_0x555712aec830;  1 drivers
v0x555712977360 .array "product1", 0 0;
v0x555712977360_0 .net/s v0x555712977360 0, 8 0, L_0x555712aec6b0; 1 drivers
v0x5557129d4fd0_0 .net/s "psum", 15 0, L_0x555712aeca10;  1 drivers
L_0x555712aec830 .extend/s 10, L_0x555712aec6b0;
L_0x555712aec920 .extend/s 16, L_0x555712aec830;
L_0x555712aeca10 .arith/sum 16, L_0x555712aec920, v0x5557128977a0_0;
S_0x555712a0afa0 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712a002a0;
 .timescale 0 0;
P_0x555712a0e0b0 .param/l "i" 0 5 30, +C4<00>;
L_0x555712aebc90 .functor BUFZ 4, v0x555712839b40_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557128b1540_0 .net/s *"_ivl_16", 8 0, L_0x555712aec570;  1 drivers
v0x555712797820_0 .net/s *"_ivl_19", 8 0, L_0x555712aec610;  1 drivers
L_0x7fd4406d01c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557127e7650_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d01c8;  1 drivers
v0x5557127e9840_0 .net/s *"_ivl_7", 31 0, L_0x555712aebee0;  1 drivers
L_0x7fd4406d0210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557127f61d0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d0210;  1 drivers
L_0x555712aebd50 .concat [ 4 1 0 0], v0x555712a32550_0, L_0x7fd4406d01c8;
L_0x555712aebee0 .extend/s 32, L_0x555712aebc90;
L_0x555712aebf80 .cmp/ne 32, L_0x555712aebee0, L_0x7fd4406d0210;
L_0x555712aec570 .extend/s 9, L_0x555712aec240;
L_0x555712aec610 .extend/s 9, L_0x555712aec4b0;
L_0x555712aec6b0 .arith/mult 9, L_0x555712aec570, L_0x555712aec610;
S_0x555712a0bad0 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712a0afa0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712a03010 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712aec240 .functor AND 5, L_0x555712aebd50, L_0x555712aec110, C4<11111>, C4<11111>;
L_0x555712aec4b0 .functor AND 4, L_0x555712aebc90, L_0x555712aec300, C4<1111>, C4<1111>;
v0x5557129bcb00_0 .net *"_ivl_0", 4 0, L_0x555712aec110;  1 drivers
v0x5557129caa80_0 .net *"_ivl_4", 3 0, L_0x555712aec300;  1 drivers
v0x555712a1a770_0 .net/s "a", 4 0, L_0x555712aebd50;  alias, 1 drivers
v0x555712802420_0 .net/s "a_out", 4 0, L_0x555712aec240;  alias, 1 drivers
v0x55571280da30_0 .net/s "b", 3 0, L_0x555712aebc90;  alias, 1 drivers
v0x555712860080_0 .net/s "b_out", 3 0, L_0x555712aec4b0;  alias, 1 drivers
v0x55571286b690_0 .net "mask", 0 0, L_0x555712aebf80;  alias, 1 drivers
LS_0x555712aec110_0_0 .concat [ 1 1 1 1], L_0x555712aebf80, L_0x555712aebf80, L_0x555712aebf80, L_0x555712aebf80;
LS_0x555712aec110_0_4 .concat [ 1 0 0 0], L_0x555712aebf80;
L_0x555712aec110 .concat [ 4 1 0 0], LS_0x555712aec110_0_0, LS_0x555712aec110_0_4;
L_0x555712aec300 .concat [ 1 1 1 1], L_0x555712aebf80, L_0x555712aebf80, L_0x555712aebf80, L_0x555712aebf80;
S_0x555712a167d0 .scope generate, "col_num[5]" "col_num[5]" 3 34, 3 34 0, S_0x555712a51ff0;
 .timescale 0 0;
P_0x555712952f60 .param/l "i" 0 3 34, +C4<0101>;
v0x555712792410_0 .net *"_ivl_3", 0 0, L_0x555712aee600;  1 drivers
S_0x5557129e9460 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712a167d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x5557129c3500 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x5557129c3540 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x5557129c3580 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712aee230 .functor BUFZ 16, L_0x555712aee080, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712aee2a0 .functor BUFZ 4, v0x555712888390_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712888390_0 .var "a_q", 3 0;
v0x55571287cb60_0 .var "b_q", 3 0;
v0x555712871550_0 .var "c_q", 15 0;
v0x555712865f40_0 .net "gate_clk", 0 0, L_0x555712af4160;  alias, 1 drivers
v0x55571284e8e0_0 .net "in_n", 15 0, L_0x555712aee420;  1 drivers
v0x555712841790_0 .net "in_w", 3 0, L_0x555712aee380;  1 drivers
v0x555712835f60_0 .net "inst_e", 1 0, v0x55571282a730_0;  1 drivers
v0x55571282a730_0 .var "inst_q", 1 0;
v0x55571281ef00_0 .net "inst_w", 1 0, L_0x555712aee560;  1 drivers
v0x5557128082e0_0 .var "load_ready_q", 0 0;
v0x5557127fcce0_0 .net "mac_out", 15 0, L_0x555712aee080;  1 drivers
v0x5557127f12e0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557127d7c40_0 .var "o_weight_assigned", 0 0;
v0x5557127cc410_0 .var "o_weight_zero", 0 0;
v0x5557127c0be0_0 .net "out_e", 3 0, L_0x555712aee2a0;  1 drivers
v0x5557127b55d0_0 .net "out_s", 15 0, L_0x555712aee230;  1 drivers
v0x5557127a9fb0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x55571279e9b0_0 .var "weight_assigned", 0 0;
S_0x5557129c5cc0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x5557129e9460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x5557129cf560 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x5557129cf5a0 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x5557129cf5e0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712aee080 .functor BUFZ 16, L_0x555712aedfe0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712921800_0 .net/s *"_ivl_3", 15 0, L_0x555712aedef0;  1 drivers
v0x555712916200_0 .net/s "a", 3 0, v0x555712888390_0;  1 drivers
v0x55571290a1a0 .array "a_mul", 0 0;
v0x55571290a1a0_0 .net/s v0x55571290a1a0 0, 4 0, L_0x555712aed810; 1 drivers
v0x5557128fd050 .array "a_pad1", 0 0;
v0x5557128fd050_0 .net/s v0x5557128fd050 0, 4 0, L_0x555712aed370; 1 drivers
v0x5557128f1820_0 .net/s "b", 3 0, v0x55571287cb60_0;  1 drivers
v0x5557128e5ff0 .array "b1", 0 0;
v0x5557128e5ff0_0 .net/s v0x5557128e5ff0 0, 3 0, L_0x555712aebc20; 1 drivers
v0x5557128da7c0 .array "b_mul", 0 0;
v0x5557128da7c0_0 .net/s v0x5557128da7c0 0, 3 0, L_0x555712aeda80; 1 drivers
v0x5557128cf1b0_0 .net/s "c", 15 0, v0x555712871550_0;  1 drivers
v0x5557128c3ba0_0 .net "in_weight_zero", 0 0, L_0x555712aed550;  1 drivers
v0x5557128b85a0_0 .net/s "out", 15 0, L_0x555712aee080;  alias, 1 drivers
v0x5557128ac540_0 .net/s "product", 9 0, L_0x555712aede00;  1 drivers
v0x55571289f3f0 .array "product1", 0 0;
v0x55571289f3f0_0 .net/s v0x55571289f3f0 0, 8 0, L_0x555712aedc80; 1 drivers
v0x555712893bc0_0 .net/s "psum", 15 0, L_0x555712aedfe0;  1 drivers
L_0x555712aede00 .extend/s 10, L_0x555712aedc80;
L_0x555712aedef0 .extend/s 16, L_0x555712aede00;
L_0x555712aedfe0 .arith/sum 16, L_0x555712aedef0, v0x555712871550_0;
S_0x5557129c67f0 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x5557129c5cc0;
 .timescale 0 0;
P_0x5557128f4b70 .param/l "i" 0 5 30, +C4<00>;
L_0x555712aebc20 .functor BUFZ 4, v0x55571287cb60_0, C4<0000>, C4<0000>, C4<0000>;
v0x55571295acb0_0 .net/s *"_ivl_16", 8 0, L_0x555712aedb40;  1 drivers
v0x55571294f480_0 .net/s *"_ivl_19", 8 0, L_0x555712aedbe0;  1 drivers
L_0x7fd4406d0258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712943c50_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d0258;  1 drivers
v0x555712938420_0 .net/s *"_ivl_7", 31 0, L_0x555712aed4b0;  1 drivers
L_0x7fd4406d02a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571292ce10_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d02a0;  1 drivers
L_0x555712aed370 .concat [ 4 1 0 0], v0x555712888390_0, L_0x7fd4406d0258;
L_0x555712aed4b0 .extend/s 32, L_0x555712aebc20;
L_0x555712aed550 .cmp/ne 32, L_0x555712aed4b0, L_0x7fd4406d02a0;
L_0x555712aedb40 .extend/s 9, L_0x555712aed810;
L_0x555712aedbe0 .extend/s 9, L_0x555712aeda80;
L_0x555712aedc80 .arith/mult 9, L_0x555712aedb40, L_0x555712aedbe0;
S_0x5557129d1d20 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x5557129c67f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x5557128e9ad0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712aed810 .functor AND 5, L_0x555712aed370, L_0x555712aed6e0, C4<11111>, C4<11111>;
L_0x555712aeda80 .functor AND 4, L_0x555712aebc20, L_0x555712aed8d0, C4<1111>, C4<1111>;
v0x5557129ad0f0_0 .net *"_ivl_0", 4 0, L_0x555712aed6e0;  1 drivers
v0x5557129a18c0_0 .net *"_ivl_4", 3 0, L_0x555712aed8d0;  1 drivers
v0x555712996090_0 .net/s "a", 4 0, L_0x555712aed370;  alias, 1 drivers
v0x55571298aa80_0 .net/s "a_out", 4 0, L_0x555712aed810;  alias, 1 drivers
v0x55571297f470_0 .net/s "b", 3 0, L_0x555712aebc20;  alias, 1 drivers
v0x555712973e70_0 .net/s "b_out", 3 0, L_0x555712aeda80;  alias, 1 drivers
v0x555712967e10_0 .net "mask", 0 0, L_0x555712aed550;  alias, 1 drivers
LS_0x555712aed6e0_0_0 .concat [ 1 1 1 1], L_0x555712aed550, L_0x555712aed550, L_0x555712aed550, L_0x555712aed550;
LS_0x555712aed6e0_0_4 .concat [ 1 0 0 0], L_0x555712aed550;
L_0x555712aed6e0 .concat [ 4 1 0 0], LS_0x555712aed6e0_0_0, LS_0x555712aed6e0_0_4;
L_0x555712aed8d0 .concat [ 1 1 1 1], L_0x555712aed550, L_0x555712aed550, L_0x555712aed550, L_0x555712aed550;
S_0x5557129d2850 .scope generate, "col_num[6]" "col_num[6]" 3 34, 3 34 0, S_0x555712a51ff0;
 .timescale 0 0;
P_0x5557127dd3e0 .param/l "i" 0 3 34, +C4<0110>;
v0x5557127d56c0_0 .net *"_ivl_3", 0 0, L_0x555712aefa30;  1 drivers
S_0x5557129dd320 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x5557129d2850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x5557129dab60 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x5557129daba0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x5557129dabe0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712aef640 .functor BUFZ 16, L_0x555712aef490, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712aef6b0 .functor BUFZ 4, v0x5557128b6020_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557128b6020_0 .var "a_q", 3 0;
v0x5557128a9fc0_0 .var "b_q", 3 0;
v0x55571289ce70_0 .var "c_q", 15 0;
v0x555712891640_0 .net "gate_clk", 0 0, L_0x555712af4160;  alias, 1 drivers
v0x555712885e10_0 .net "in_n", 15 0, L_0x555712aef830;  1 drivers
v0x55571287a5e0_0 .net "in_w", 3 0, L_0x555712aef790;  1 drivers
v0x55571286efd0_0 .net "inst_e", 1 0, v0x5557128639c0_0;  1 drivers
v0x5557128639c0_0 .var "inst_q", 1 0;
v0x5557128583c0_0 .net "inst_w", 1 0, L_0x555712aef990;  1 drivers
v0x55571283f210_0 .var "load_ready_q", 0 0;
v0x5557128339e0_0 .net "mac_out", 15 0, L_0x555712aef490;  1 drivers
v0x5557128281b0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x55571281c980_0 .var "o_weight_assigned", 0 0;
v0x555712811370_0 .var "o_weight_zero", 0 0;
v0x555712805d60_0 .net "out_e", 3 0, L_0x555712aef6b0;  1 drivers
v0x5557127fa760_0 .net "out_s", 15 0, L_0x555712aef640;  1 drivers
v0x5557127eed60_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557127e0ef0_0 .var "weight_assigned", 0 0;
S_0x5557129dde50 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x5557129dd320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x5557129e6170 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x5557129e61b0 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x5557129e61f0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712aef490 .functor BUFZ 16, L_0x555712aef3f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55571294cf00_0 .net/s *"_ivl_3", 15 0, L_0x555712aef300;  1 drivers
v0x5557129416d0_0 .net/s "a", 3 0, v0x5557128b6020_0;  1 drivers
v0x555712935ea0 .array "a_mul", 0 0;
v0x555712935ea0_0 .net/s v0x555712935ea0 0, 4 0, L_0x555712aeec20; 1 drivers
v0x55571292a890 .array "a_pad1", 0 0;
v0x55571292a890_0 .net/s v0x55571292a890 0, 4 0, L_0x555712aee4c0; 1 drivers
v0x55571291f280_0 .net/s "b", 3 0, v0x5557128a9fc0_0;  1 drivers
v0x555712913c80 .array "b1", 0 0;
v0x555712913c80_0 .net/s v0x555712913c80 0, 3 0, L_0x555712aee750; 1 drivers
v0x555712907c20 .array "b_mul", 0 0;
v0x555712907c20_0 .net/s v0x555712907c20 0, 3 0, L_0x555712aeee90; 1 drivers
v0x5557128faad0_0 .net/s "c", 15 0, v0x55571289ce70_0;  1 drivers
v0x5557128ef2a0_0 .net "in_weight_zero", 0 0, L_0x555712aee9f0;  1 drivers
v0x5557128e3a70_0 .net/s "out", 15 0, L_0x555712aef490;  alias, 1 drivers
v0x5557128d8240_0 .net/s "product", 9 0, L_0x555712aef210;  1 drivers
v0x5557128ccc30 .array "product1", 0 0;
v0x5557128ccc30_0 .net/s v0x5557128ccc30 0, 8 0, L_0x555712aef090; 1 drivers
v0x5557128c1620_0 .net/s "psum", 15 0, L_0x555712aef3f0;  1 drivers
L_0x555712aef210 .extend/s 10, L_0x555712aef090;
L_0x555712aef300 .extend/s 16, L_0x555712aef210;
L_0x555712aef3f0 .arith/sum 16, L_0x555712aef300, v0x55571289ce70_0;
S_0x5557129e8930 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x5557129dde50;
 .timescale 0 0;
P_0x555712822250 .param/l "i" 0 5 30, +C4<00>;
L_0x555712aee750 .functor BUFZ 4, v0x5557128a9fc0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712988500_0 .net/s *"_ivl_16", 8 0, L_0x555712aeef50;  1 drivers
v0x55571297cef0_0 .net/s *"_ivl_19", 8 0, L_0x555712aeeff0;  1 drivers
L_0x7fd4406d02e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557129718f0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d02e8;  1 drivers
v0x555712965890_0 .net/s *"_ivl_7", 31 0, L_0x555712aee950;  1 drivers
L_0x7fd4406d0330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712958730_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d0330;  1 drivers
L_0x555712aee4c0 .concat [ 4 1 0 0], v0x5557128b6020_0, L_0x7fd4406d02e8;
L_0x555712aee950 .extend/s 32, L_0x555712aee750;
L_0x555712aee9f0 .cmp/ne 32, L_0x555712aee950, L_0x7fd4406d0330;
L_0x555712aeef50 .extend/s 9, L_0x555712aeec20;
L_0x555712aeeff0 .extend/s 9, L_0x555712aeee90;
L_0x555712aef090 .arith/mult 9, L_0x555712aeef50, L_0x555712aeeff0;
S_0x5557129b9690 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x5557129e8930;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x5557128173d0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712aeec20 .functor AND 5, L_0x555712aee4c0, L_0x555712aeeb80, C4<11111>, C4<11111>;
L_0x555712aeee90 .functor AND 4, L_0x555712aee750, L_0x555712aeece0, C4<1111>, C4<1111>;
v0x5557125c2c10_0 .net *"_ivl_0", 4 0, L_0x555712aeeb80;  1 drivers
v0x5557125e0400_0 .net *"_ivl_4", 3 0, L_0x555712aeece0;  1 drivers
v0x5557125d6130_0 .net/s "a", 4 0, L_0x555712aee4c0;  alias, 1 drivers
v0x5557129b63a0_0 .net/s "a_out", 4 0, L_0x555712aeec20;  alias, 1 drivers
v0x5557129aab70_0 .net/s "b", 3 0, L_0x555712aee750;  alias, 1 drivers
v0x55571299f340_0 .net/s "b_out", 3 0, L_0x555712aeee90;  alias, 1 drivers
v0x555712993b10_0 .net "mask", 0 0, L_0x555712aee9f0;  alias, 1 drivers
LS_0x555712aeeb80_0_0 .concat [ 1 1 1 1], L_0x555712aee9f0, L_0x555712aee9f0, L_0x555712aee9f0, L_0x555712aee9f0;
LS_0x555712aeeb80_0_4 .concat [ 1 0 0 0], L_0x555712aee9f0;
L_0x555712aeeb80 .concat [ 4 1 0 0], LS_0x555712aeeb80_0_0, LS_0x555712aeeb80_0_4;
L_0x555712aeece0 .concat [ 1 1 1 1], L_0x555712aee9f0, L_0x555712aee9f0, L_0x555712aee9f0, L_0x555712aee9f0;
S_0x5557129962d0 .scope generate, "col_num[7]" "col_num[7]" 3 34, 3 34 0, S_0x555712a51ff0;
 .timescale 0 0;
P_0x555712a5cef0 .param/l "i" 0 3 34, +C4<0111>;
v0x55571283d0e0_0 .net *"_ivl_3", 0 0, L_0x555712af0fd0;  1 drivers
S_0x555712996e00 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x5557129962d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x5557129f1780 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x5557129f17c0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x5557129f1800 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712af0bc0 .functor BUFZ 16, L_0x555712af0a10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712af0c30 .functor BUFZ 4, v0x5557127fa9d0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557127fa9d0_0 .var "a_q", 3 0;
v0x5557127fb2b0_0 .var "b_q", 3 0;
v0x5557127f8740_0 .var "c_q", 15 0;
v0x555712805fd0_0 .net "gate_clk", 0 0, L_0x555712af4160;  alias, 1 drivers
v0x5557128068b0_0 .net "in_n", 15 0, L_0x555712af0db0;  1 drivers
v0x555712803d40_0 .net "in_w", 3 0, L_0x555712af0d10;  1 drivers
v0x5557128115e0_0 .net "inst_e", 1 0, v0x555712811ec0_0;  1 drivers
v0x555712811ec0_0 .var "inst_q", 1 0;
v0x55571280f350_0 .net "inst_w", 1 0, L_0x555712af0f30;  1 drivers
v0x55571281d4d0_0 .var "load_ready_q", 0 0;
v0x55571281a960_0 .net "mac_out", 15 0, L_0x555712af0a10;  1 drivers
v0x555712828420_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712828d00_0 .var "o_weight_assigned", 0 0;
v0x555712826080_0 .var "o_weight_zero", 0 0;
v0x555712833c50_0 .net "out_e", 3 0, L_0x555712af0c30;  1 drivers
v0x555712834530_0 .net "out_s", 15 0, L_0x555712af0bc0;  1 drivers
v0x5557128318b0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x55571283fd60_0 .var "weight_assigned", 0 0;
S_0x5557129a1b00 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712996e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x5557129fcfb0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x5557129fcff0 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x5557129fd030 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712af0a10 .functor BUFZ 16, L_0x555712af0970, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5557127ca9e0_0 .net/s *"_ivl_3", 15 0, L_0x555712af0880;  1 drivers
v0x5557127c7d60_0 .net/s "a", 3 0, v0x5557127fa9d0_0;  1 drivers
v0x5557127d5930 .array "a_mul", 0 0;
v0x5557127d5930_0 .net/s v0x5557127d5930 0, 4 0, L_0x555712af01a0; 1 drivers
v0x5557127d6210 .array "a_pad1", 0 0;
v0x5557127d6210_0 .net/s v0x5557127d6210 0, 4 0, L_0x555712aefcb0; 1 drivers
v0x5557127d3590_0 .net/s "b", 3 0, v0x5557127fb2b0_0;  1 drivers
v0x5557127e1160 .array "b1", 0 0;
v0x5557127e1160_0 .net/s v0x5557127e1160 0, 3 0, L_0x555712aefba0; 1 drivers
v0x5557127e1a40 .array "b_mul", 0 0;
v0x5557127e1a40_0 .net/s v0x5557127e1a40 0, 3 0, L_0x555712af0410; 1 drivers
v0x5557127dedc0_0 .net/s "c", 15 0, v0x5557127f8740_0;  1 drivers
v0x5557127ea890_0 .net "in_weight_zero", 0 0, L_0x555712aefee0;  1 drivers
v0x5557127eaec0_0 .net/s "out", 15 0, L_0x555712af0a10;  alias, 1 drivers
v0x5557127eefd0_0 .net/s "product", 9 0, L_0x555712af0790;  1 drivers
v0x5557127ef8b0 .array "product1", 0 0;
v0x5557127ef8b0_0 .net/s v0x5557127ef8b0 0, 8 0, L_0x555712af0610; 1 drivers
v0x5557127ecdf0_0 .net/s "psum", 15 0, L_0x555712af0970;  1 drivers
L_0x555712af0790 .extend/s 10, L_0x555712af0610;
L_0x555712af0880 .extend/s 16, L_0x555712af0790;
L_0x555712af0970 .arith/sum 16, L_0x555712af0880, v0x5557127f8740_0;
S_0x5557129a2630 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x5557129a1b00;
 .timescale 0 0;
P_0x555712a04d90 .param/l "i" 0 5 30, +C4<00>;
L_0x555712aefba0 .functor BUFZ 4, v0x5557127fb2b0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557127b1030_0 .net/s *"_ivl_16", 8 0, L_0x555712af04d0;  1 drivers
v0x5557127be8d0_0 .net/s *"_ivl_19", 8 0, L_0x555712af0570;  1 drivers
L_0x7fd4406d0378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557127bf1b0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d0378;  1 drivers
v0x5557127bc640_0 .net/s *"_ivl_7", 31 0, L_0x555712aefe40;  1 drivers
L_0x7fd4406d03c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557127ca100_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d03c0;  1 drivers
L_0x555712aefcb0 .concat [ 4 1 0 0], v0x5557127fa9d0_0, L_0x7fd4406d0378;
L_0x555712aefe40 .extend/s 32, L_0x555712aefba0;
L_0x555712aefee0 .cmp/ne 32, L_0x555712aefe40, L_0x7fd4406d03c0;
L_0x555712af04d0 .extend/s 9, L_0x555712af01a0;
L_0x555712af0570 .extend/s 9, L_0x555712af0410;
L_0x555712af0610 .arith/mult 9, L_0x555712af04d0, L_0x555712af0570;
S_0x5557129ad330 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x5557129a2630;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x5557129f4140 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712af01a0 .functor AND 5, L_0x555712aefcb0, L_0x555712af0070, C4<11111>, C4<11111>;
L_0x555712af0410 .functor AND 4, L_0x555712aefba0, L_0x555712af0260, C4<1111>, C4<1111>;
v0x5557127c9e90_0 .net *"_ivl_0", 4 0, L_0x555712af0070;  1 drivers
v0x5557127be660_0 .net *"_ivl_4", 3 0, L_0x555712af0260;  1 drivers
v0x5557127b3050_0 .net/s "a", 4 0, L_0x555712aefcb0;  alias, 1 drivers
v0x5557127a7a30_0 .net/s "a_out", 4 0, L_0x555712af01a0;  alias, 1 drivers
v0x55571279c430_0 .net/s "b", 3 0, L_0x555712aefba0;  alias, 1 drivers
v0x55571278fe90_0 .net/s "b_out", 3 0, L_0x555712af0410;  alias, 1 drivers
v0x5557127b3ba0_0 .net "mask", 0 0, L_0x555712aefee0;  alias, 1 drivers
LS_0x555712af0070_0_0 .concat [ 1 1 1 1], L_0x555712aefee0, L_0x555712aefee0, L_0x555712aefee0, L_0x555712aefee0;
LS_0x555712af0070_0_4 .concat [ 1 0 0 0], L_0x555712aefee0;
L_0x555712af0070 .concat [ 4 1 0 0], LS_0x555712af0070_0_0, LS_0x555712af0070_0_4;
L_0x555712af0260 .concat [ 1 1 1 1], L_0x555712aefee0, L_0x555712aefee0, L_0x555712aefee0, L_0x555712aefee0;
S_0x5557129ade60 .scope generate, "col_num[8]" "col_num[8]" 3 34, 3 34 0, S_0x555712a51ff0;
 .timescale 0 0;
P_0x5557127fb380 .param/l "i" 0 3 34, +C4<01000>;
v0x5557128f89a0_0 .net *"_ivl_3", 0 0, L_0x555712af3270;  1 drivers
S_0x5557129b8b60 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x5557129ade60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712a087e0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712a08820 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712a08860 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712af2180 .functor BUFZ 16, L_0x555712af1fd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712af21f0 .functor BUFZ 4, v0x5557128b6290_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557128b6290_0 .var "a_q", 3 0;
v0x5557128b6b70_0 .var "b_q", 3 0;
v0x5557128b4000_0 .var "c_q", 15 0;
v0x5557128c1890_0 .net "gate_clk", 0 0, L_0x555712af4160;  alias, 1 drivers
v0x5557128c2170_0 .net "in_n", 15 0, L_0x555712af28f0;  1 drivers
v0x5557128bf600_0 .net "in_w", 3 0, L_0x555712af2640;  1 drivers
v0x5557128ccea0_0 .net "inst_e", 1 0, v0x5557128cd780_0;  1 drivers
v0x5557128cd780_0 .var "inst_q", 1 0;
v0x5557128cac10_0 .net "inst_w", 1 0, L_0x555712af2aa0;  1 drivers
v0x5557128d8d90_0 .var "load_ready_q", 0 0;
v0x5557128d6220_0 .net "mac_out", 15 0, L_0x555712af1fd0;  1 drivers
v0x5557128e3ce0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557128e45c0_0 .var "o_weight_assigned", 0 0;
v0x5557128e1940_0 .var "o_weight_zero", 0 0;
v0x5557128ef510_0 .net "out_e", 3 0, L_0x555712af21f0;  1 drivers
v0x5557128efdf0_0 .net "out_s", 15 0, L_0x555712af2180;  1 drivers
v0x5557128ed170_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557128fb620_0 .var "weight_assigned", 0 0;
S_0x55571298b7f0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x5557129b8b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x55571284ceb0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x55571284cef0 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x55571284cf30 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712af1fd0 .functor BUFZ 16, L_0x555712af1f30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5557128785c0_0 .net/s *"_ivl_3", 15 0, L_0x555712af1e40;  1 drivers
v0x555712886080_0 .net/s "a", 3 0, v0x5557128b6290_0;  1 drivers
v0x555712886960 .array "a_mul", 0 0;
v0x555712886960_0 .net/s v0x555712886960 0, 4 0, L_0x555712af1760; 1 drivers
v0x555712883ce0 .array "a_pad1", 0 0;
v0x555712883ce0_0 .net/s v0x555712883ce0 0, 4 0, L_0x555712af1270; 1 drivers
v0x5557128918b0_0 .net/s "b", 3 0, v0x5557128b6b70_0;  1 drivers
v0x555712892190 .array "b1", 0 0;
v0x555712892190_0 .net/s v0x555712892190 0, 3 0, L_0x555712af1160; 1 drivers
v0x55571288f510 .array "b_mul", 0 0;
v0x55571288f510_0 .net/s v0x55571288f510 0, 3 0, L_0x555712af19d0; 1 drivers
v0x55571289d0e0_0 .net/s "c", 15 0, v0x5557128b4000_0;  1 drivers
v0x55571289d9c0_0 .net "in_weight_zero", 0 0, L_0x555712af14a0;  1 drivers
v0x55571289ad40_0 .net/s "out", 15 0, L_0x555712af1fd0;  alias, 1 drivers
v0x5557128aa230_0 .net/s "product", 9 0, L_0x555712af1d50;  1 drivers
v0x5557128aab10 .array "product1", 0 0;
v0x5557128aab10_0 .net/s v0x5557128aab10 0, 8 0, L_0x555712af1bd0; 1 drivers
v0x5557128a7f40_0 .net/s "psum", 15 0, L_0x555712af1f30;  1 drivers
L_0x555712af1d50 .extend/s 10, L_0x555712af1bd0;
L_0x555712af1e40 .extend/s 16, L_0x555712af1d50;
L_0x555712af1f30 .arith/sum 16, L_0x555712af1e40, v0x5557128b4000_0;
S_0x555712968050 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x55571298b7f0;
 .timescale 0 0;
P_0x5557129a1d00 .param/l "i" 0 5 30, +C4<00>;
L_0x555712af1160 .functor BUFZ 4, v0x5557128b6b70_0, C4<0000>, C4<0000>, C4<0000>;
v0x55571286f240_0 .net/s *"_ivl_16", 8 0, L_0x555712af1a90;  1 drivers
v0x55571286fb20_0 .net/s *"_ivl_19", 8 0, L_0x555712af1b30;  1 drivers
L_0x7fd4406d0408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571286cfb0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d0408;  1 drivers
v0x55571287a850_0 .net/s *"_ivl_7", 31 0, L_0x555712af1400;  1 drivers
L_0x7fd4406d0450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571287b130_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d0450;  1 drivers
L_0x555712af1270 .concat [ 4 1 0 0], v0x5557128b6290_0, L_0x7fd4406d0408;
L_0x555712af1400 .extend/s 32, L_0x555712af1160;
L_0x555712af14a0 .cmp/ne 32, L_0x555712af1400, L_0x7fd4406d0450;
L_0x555712af1a90 .extend/s 9, L_0x555712af1760;
L_0x555712af1b30 .extend/s 9, L_0x555712af19d0;
L_0x555712af1bd0 .arith/mult 9, L_0x555712af1a90, L_0x555712af1b30;
S_0x555712968b80 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712968050;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x5557129901d0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712af1760 .functor AND 5, L_0x555712af1270, L_0x555712af1630, C4<11111>, C4<11111>;
L_0x555712af19d0 .functor AND 4, L_0x555712af1160, L_0x555712af1820, C4<1111>, C4<1111>;
v0x55571284a2e0_0 .net *"_ivl_0", 4 0, L_0x555712af1630;  1 drivers
v0x555712858630_0 .net *"_ivl_4", 3 0, L_0x555712af1820;  1 drivers
v0x555712858f10_0 .net/s "a", 4 0, L_0x555712af1270;  alias, 1 drivers
v0x5557128563a0_0 .net/s "a_out", 4 0, L_0x555712af1760;  alias, 1 drivers
v0x555712863c30_0 .net/s "b", 3 0, L_0x555712af1160;  alias, 1 drivers
v0x555712864510_0 .net/s "b_out", 3 0, L_0x555712af19d0;  alias, 1 drivers
v0x5557128619a0_0 .net "mask", 0 0, L_0x555712af14a0;  alias, 1 drivers
LS_0x555712af1630_0_0 .concat [ 1 1 1 1], L_0x555712af14a0, L_0x555712af14a0, L_0x555712af14a0, L_0x555712af14a0;
LS_0x555712af1630_0_4 .concat [ 1 0 0 0], L_0x555712af14a0;
L_0x555712af1630 .concat [ 4 1 0 0], LS_0x555712af1630_0_0, LS_0x555712af1630_0_4;
L_0x555712af1820 .concat [ 1 1 1 1], L_0x555712af14a0, L_0x555712af14a0, L_0x555712af14a0, L_0x555712af14a0;
S_0x5557129740b0 .scope generate, "row_num[2]" "row_num[2]" 2 31, 2 31 0, S_0x555712a74880;
 .timescale 0 0;
P_0x555712883db0 .param/l "i" 0 2 31, +C4<010>;
L_0x555712af45b0 .functor NOT 1, L_0x555712af4480, C4<0>, C4<0>, C4<0>;
L_0x555712af4670 .functor AND 1, L_0x555712af45b0, o0x7fd440a586d8, C4<1>, C4<1>;
v0x5557129ef230_0 .net *"_ivl_0", 0 0, L_0x555712af4480;  1 drivers
v0x5557129f12f0_0 .net *"_ivl_1", 0 0, L_0x555712af45b0;  1 drivers
v0x5557129f0ac0_0 .net *"_ivl_3", 0 0, L_0x555712af4670;  1 drivers
S_0x555712974be0 .scope module, "mac_row_instance" "mac_row" 2 33, 3 3 0, S_0x5557129740b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 128 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /INPUT 128 "in_n";
    .port_info 5 /OUTPUT 8 "valid";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /OUTPUT 1 "all_weight_zero";
P_0x555712965b00 .param/l "bw" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x555712965b40 .param/l "channels_per_pe" 0 3 8, +C4<00000000000000000000000000000001>;
P_0x555712965b80 .param/l "col" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x555712965bc0 .param/l "psum_bw" 0 3 6, +C4<00000000000000000000000000010000>;
L_0x555712affdc0 .functor BUFZ 4, L_0x555712b009b0, C4<0000>, C4<0000>, C4<0000>;
L_0x555712b00340 .functor BUFZ 2, L_0x555712b00c30, C4<00>, C4<00>, C4<00>;
v0x555712a0f710_0 .net *"_ivl_136", 3 0, L_0x555712affdc0;  1 drivers
v0x5557129f86b0_0 .net *"_ivl_141", 1 0, L_0x555712b00340;  1 drivers
v0x555712a16170_0 .net *"_ivl_143", 0 0, L_0x555712b00400;  1 drivers
v0x555712a119b0_0 .net *"_ivl_145", 0 0, L_0x555712b004f0;  1 drivers
L_0x7fd4406d0960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712a11a70_0 .net/2u *"_ivl_146", 0 0, L_0x7fd4406d0960;  1 drivers
v0x555712a13b80_0 .net "all_weight_zero", 0 0, L_0x555712b00730;  1 drivers
v0x555712a13c40_0 .net "gate_clk", 0 0, L_0x555712b008c0;  1 drivers
v0x555712a0a940_0 .net "in_n", 127 0, L_0x555712b00b40;  1 drivers
v0x555712a06180_0 .net "in_w", 3 0, L_0x555712b009b0;  1 drivers
v0x555712a08350_0 .net "inst_w", 1 0, L_0x555712b00c30;  1 drivers
v0x555712a07b20_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712a07bc0_0 .net "out_s", 127 0, L_0x555712afe7c0;  1 drivers
v0x5557129ff110_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557129ff1b0_0 .net "temp", 35 0, L_0x555712aff320;  1 drivers
v0x5557129fa950_0 .net "temp_inst", 17 0, L_0x555712affe80;  1 drivers
v0x5557129fcb20_0 .net "valid", 7 0, L_0x555712aff440;  1 drivers
v0x5557129fc2f0_0 .net "weight_assigned", 7 0, L_0x555712aff140;  1 drivers
v0x5557129fc390_0 .net "weight_zero", 7 0, L_0x555712aff230;  1 drivers
L_0x555712af5700 .part L_0x555712aff320, 0, 4;
L_0x555712af57a0 .part L_0x555712b00b40, 0, 16;
L_0x555712af5840 .part L_0x555712affe80, 0, 2;
L_0x555712af58e0 .part L_0x555712affe80, 3, 1;
L_0x555712af6ab0 .part L_0x555712aff320, 4, 4;
L_0x555712af6ba0 .part L_0x555712b00b40, 16, 16;
L_0x555712af6cd0 .part L_0x555712affe80, 2, 2;
L_0x555712af6d70 .part L_0x555712affe80, 5, 1;
L_0x555712af7f80 .part L_0x555712aff320, 8, 4;
L_0x555712af8020 .part L_0x555712b00b40, 32, 16;
L_0x555712af8120 .part L_0x555712affe80, 4, 2;
L_0x555712af81c0 .part L_0x555712affe80, 7, 1;
L_0x555712af93f0 .part L_0x555712aff320, 12, 4;
L_0x555712af9520 .part L_0x555712b00b40, 48, 16;
L_0x555712af96d0 .part L_0x555712affe80, 6, 2;
L_0x555712af9770 .part L_0x555712affe80, 9, 1;
L_0x555712afa980 .part L_0x555712aff320, 16, 4;
L_0x555712afaa20 .part L_0x555712b00b40, 64, 16;
L_0x555712afab60 .part L_0x555712affe80, 8, 2;
L_0x555712afac00 .part L_0x555712affe80, 11, 1;
L_0x555712afbd90 .part L_0x555712aff320, 20, 4;
L_0x555712afbe30 .part L_0x555712b00b40, 80, 16;
L_0x555712afbf90 .part L_0x555712affe80, 10, 2;
L_0x555712afc030 .part L_0x555712affe80, 13, 1;
L_0x555712afd310 .part L_0x555712aff320, 24, 4;
L_0x555712afd3b0 .part L_0x555712b00b40, 96, 16;
L_0x555712afd530 .part L_0x555712affe80, 12, 2;
L_0x555712afd5d0 .part L_0x555712affe80, 15, 1;
LS_0x555712afe7c0_0_0 .concat8 [ 16 16 16 16], L_0x555712af55b0, L_0x555712af6960, L_0x555712af7e30, L_0x555712af92a0;
LS_0x555712afe7c0_0_4 .concat8 [ 16 16 16 16], L_0x555712afa830, L_0x555712afbc40, L_0x555712afd1c0, L_0x555712afe670;
L_0x555712afe7c0 .concat8 [ 64 64 0 0], LS_0x555712afe7c0_0_0, LS_0x555712afe7c0_0_4;
L_0x555712afeb30 .part L_0x555712aff320, 28, 4;
L_0x555712afede0 .part L_0x555712b00b40, 112, 16;
L_0x555712afef90 .part L_0x555712affe80, 14, 2;
LS_0x555712aff140_0_0 .concat8 [ 1 1 1 1], v0x555712a08a50_0, v0x55571299ac90_0, v0x555712a2fad0_0, v0x55571298b4f0_0;
LS_0x555712aff140_0_4 .concat8 [ 1 1 1 1], v0x5557128e6a60_0, v0x555712842200_0, v0x5557127a8000_0, v0x555712a2bec0_0;
L_0x555712aff140 .concat8 [ 4 4 0 0], LS_0x555712aff140_0_0, LS_0x555712aff140_0_4;
LS_0x555712aff230_0_0 .concat8 [ 1 1 1 1], v0x555712a09330_0, v0x55571298f4d0_0, v0x555712a2f710_0, v0x55571298b130_0;
LS_0x555712aff230_0_4 .concat8 [ 1 1 1 1], v0x5557128e66a0_0, v0x555712841e40_0, v0x55571279f380_0, v0x555712928870_0;
L_0x555712aff230 .concat8 [ 4 4 0 0], LS_0x555712aff230_0_0, LS_0x555712aff230_0_4;
LS_0x555712aff440_0_0 .concat8 [ 1 1 1 1], L_0x555712af58e0, L_0x555712af6d70, L_0x555712af81c0, L_0x555712af9770;
LS_0x555712aff440_0_4 .concat8 [ 1 1 1 1], L_0x555712afac00, L_0x555712afc030, L_0x555712afd5d0, L_0x555712aff760;
L_0x555712aff440 .concat8 [ 4 4 0 0], LS_0x555712aff440_0_0, LS_0x555712aff440_0_4;
L_0x555712aff760 .part L_0x555712affe80, 17, 1;
LS_0x555712aff320_0_0 .concat8 [ 4 4 4 4], L_0x555712affdc0, L_0x555712af5620, L_0x555712af69d0, L_0x555712af7ea0;
LS_0x555712aff320_0_4 .concat8 [ 4 4 4 4], L_0x555712af9310, L_0x555712afa8a0, L_0x555712afbcb0, L_0x555712afd230;
LS_0x555712aff320_0_8 .concat8 [ 4 0 0 0], L_0x555712afe6e0;
L_0x555712aff320 .concat8 [ 16 16 4 0], LS_0x555712aff320_0_0, LS_0x555712aff320_0_4, LS_0x555712aff320_0_8;
LS_0x555712affe80_0_0 .concat8 [ 2 2 2 2], L_0x555712b00340, v0x5557129f22d0_0, v0x5557129ed140_0, v0x555712a43c20_0;
LS_0x555712affe80_0_4 .concat8 [ 2 2 2 2], v0x55571299f870_0, v0x5557128fb000_0, v0x55571284f2b0_0, v0x5557127b5c80_0;
LS_0x555712affe80_0_8 .concat8 [ 2 0 0 0], v0x555712a2a590_0;
L_0x555712affe80 .concat8 [ 8 8 2 0], LS_0x555712affe80_0_0, LS_0x555712affe80_0_4, LS_0x555712affe80_0_8;
L_0x555712b00400 .reduce/and L_0x555712aff140;
L_0x555712b004f0 .reduce/and L_0x555712aff230;
L_0x555712b00730 .functor MUXZ 1, L_0x7fd4406d0960, L_0x555712b004f0, L_0x555712b00400, C4<>;
S_0x55571297f6b0 .scope generate, "col_num[1]" "col_num[1]" 3 34, 3 34 0, S_0x555712974be0;
 .timescale 0 0;
P_0x55571288f5d0 .param/l "i" 0 3 34, +C4<01>;
v0x555712a215d0_0 .net *"_ivl_3", 0 0, L_0x555712af58e0;  1 drivers
S_0x5557129801e0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x55571297f6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712963810 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712963850 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712963890 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712af55b0 .functor BUFZ 16, L_0x555712af5400, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712af5620 .functor BUFZ 4, v0x5557129dadd0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557129dadd0_0 .var "a_q", 3 0;
v0x5557129db6b0_0 .var "b_q", 3 0;
v0x5557129d8b40_0 .var "c_q", 15 0;
v0x5557129e63e0_0 .net "gate_clk", 0 0, L_0x555712b008c0;  alias, 1 drivers
v0x5557129e6cc0_0 .net "in_n", 15 0, L_0x555712af57a0;  1 drivers
v0x5557129e4150_0 .net "in_w", 3 0, L_0x555712af5700;  1 drivers
v0x5557129f19f0_0 .net "inst_e", 1 0, v0x5557129f22d0_0;  1 drivers
v0x5557129f22d0_0 .var "inst_q", 1 0;
v0x5557129ef760_0 .net "inst_w", 1 0, L_0x555712af5840;  1 drivers
v0x5557129fd220_0 .var "load_ready_q", 0 0;
v0x5557129fdb00_0 .net "mac_out", 15 0, L_0x555712af5400;  1 drivers
v0x5557129fae80_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712a08a50_0 .var "o_weight_assigned", 0 0;
v0x555712a09330_0 .var "o_weight_zero", 0 0;
v0x555712a066b0_0 .net "out_e", 3 0, L_0x555712af5620;  1 drivers
v0x555712a14280_0 .net "out_s", 15 0, L_0x555712af55b0;  1 drivers
v0x555712a14b60_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712a20cf0_0 .var "weight_assigned", 0 0;
E_0x5557128763e0 .event posedge, v0x5557129e63e0_0;
S_0x55571298acc0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x5557129801e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712972440 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712972480 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x5557129724c0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712af5400 .functor BUFZ 16, L_0x555712af5360, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55571299d210_0 .net/s *"_ivl_3", 15 0, L_0x555712af5270;  1 drivers
v0x5557129aade0_0 .net/s "a", 3 0, v0x5557129dadd0_0;  1 drivers
v0x5557129ab6c0 .array "a_mul", 0 0;
v0x5557129ab6c0_0 .net/s v0x5557129ab6c0 0, 4 0, L_0x555712af4ca0; 1 drivers
v0x5557129a8a40 .array "a_pad1", 0 0;
v0x5557129a8a40_0 .net/s v0x5557129a8a40 0, 4 0, L_0x555712af4840; 1 drivers
v0x5557129b6610_0 .net/s "b", 3 0, v0x5557129db6b0_0;  1 drivers
v0x5557129b6ef0 .array "b1", 0 0;
v0x5557129b6ef0_0 .net/s v0x5557129b6ef0 0, 3 0, L_0x555712af4730; 1 drivers
v0x5557129b4270 .array "b_mul", 0 0;
v0x5557129b4270_0 .net/s v0x5557129b4270 0, 3 0, L_0x555712af4e00; 1 drivers
v0x5557129c3770_0 .net/s "c", 15 0, v0x5557129d8b40_0;  1 drivers
v0x5557129c4050_0 .net "in_weight_zero", 0 0, L_0x555712af4a70;  1 drivers
v0x5557129c1480_0 .net/s "out", 15 0, L_0x555712af5400;  alias, 1 drivers
v0x5557129cf7d0_0 .net/s "product", 9 0, L_0x555712af5180;  1 drivers
v0x5557129d00b0 .array "product1", 0 0;
v0x5557129d00b0_0 .net/s v0x5557129d00b0 0, 8 0, L_0x555712af5000; 1 drivers
v0x5557129cd540_0 .net/s "psum", 15 0, L_0x555712af5360;  1 drivers
L_0x555712af5180 .extend/s 10, L_0x555712af5000;
L_0x555712af5270 .extend/s 16, L_0x555712af5180;
L_0x555712af5360 .arith/sum 16, L_0x555712af5270, v0x5557129d8b40_0;
S_0x55571295ba20 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x55571298acc0;
 .timescale 0 0;
P_0x555712968250 .param/l "i" 0 5 30, +C4<00>;
L_0x555712af4730 .functor BUFZ 4, v0x5557129db6b0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712993d80_0 .net/s *"_ivl_16", 8 0, L_0x555712af4ec0;  1 drivers
v0x555712994660_0 .net/s *"_ivl_19", 8 0, L_0x555712af4f60;  1 drivers
L_0x7fd4406d04e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712991af0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d04e0;  1 drivers
v0x55571299f5b0_0 .net/s *"_ivl_7", 31 0, L_0x555712af49d0;  1 drivers
L_0x7fd4406d0528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571299fe90_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d0528;  1 drivers
L_0x555712af4840 .concat [ 4 1 0 0], v0x5557129dadd0_0, L_0x7fd4406d04e0;
L_0x555712af49d0 .extend/s 32, L_0x555712af4730;
L_0x555712af4a70 .cmp/ne 32, L_0x555712af49d0, L_0x7fd4406d0528;
L_0x555712af4ec0 .extend/s 9, L_0x555712af4ca0;
L_0x555712af4f60 .extend/s 9, L_0x555712af4e00;
L_0x555712af5000 .arith/mult 9, L_0x555712af4ec0, L_0x555712af4f60;
S_0x555712938660 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x55571295ba20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x55571294f8c0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712af4ca0 .functor AND 5, L_0x555712af4840, L_0x555712af4c00, C4<11111>, C4<11111>;
L_0x555712af4e00 .functor AND 4, L_0x555712af4730, L_0x555712af4d60, C4<1111>, C4<1111>;
v0x55571296f8d0_0 .net *"_ivl_0", 4 0, L_0x555712af4c00;  1 drivers
v0x55571297d160_0 .net *"_ivl_4", 3 0, L_0x555712af4d60;  1 drivers
v0x55571297da40_0 .net/s "a", 4 0, L_0x555712af4840;  alias, 1 drivers
v0x55571297aed0_0 .net/s "a_out", 4 0, L_0x555712af4ca0;  alias, 1 drivers
v0x555712988770_0 .net/s "b", 3 0, L_0x555712af4730;  alias, 1 drivers
v0x555712989050_0 .net/s "b_out", 3 0, L_0x555712af4e00;  alias, 1 drivers
v0x5557129864e0_0 .net "mask", 0 0, L_0x555712af4a70;  alias, 1 drivers
LS_0x555712af4c00_0_0 .concat [ 1 1 1 1], L_0x555712af4a70, L_0x555712af4a70, L_0x555712af4a70, L_0x555712af4a70;
LS_0x555712af4c00_0_4 .concat [ 1 0 0 0], L_0x555712af4a70;
L_0x555712af4c00 .concat [ 4 1 0 0], LS_0x555712af4c00_0_0, LS_0x555712af4c00_0_4;
L_0x555712af4d60 .concat [ 1 1 1 1], L_0x555712af4a70, L_0x555712af4a70, L_0x555712af4a70, L_0x555712af4a70;
S_0x555712939190 .scope generate, "col_num[2]" "col_num[2]" 3 34, 3 34 0, S_0x555712974be0;
 .timescale 0 0;
P_0x5557129a8b10 .param/l "i" 0 3 34, +C4<010>;
v0x555712931860_0 .net *"_ivl_3", 0 0, L_0x555712af6d70;  1 drivers
S_0x555712943e90 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712939190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712a1ebe0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712a1ec20 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712a1ec60 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712af6960 .functor BUFZ 16, L_0x555712af67b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712af69d0 .functor BUFZ 4, v0x555712a55de0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a55de0_0 .var "a_q", 3 0;
v0x555712a61610_0 .var "b_q", 3 0;
v0x555712a6ce40_0 .var "c_q", 15 0;
v0x555712a6ccb0_0 .net "gate_clk", 0 0, L_0x555712b008c0;  alias, 1 drivers
v0x555712a0f8c0_0 .net "in_n", 15 0, L_0x555712af6ba0;  1 drivers
v0x555712a0f960_0 .net "in_w", 3 0, L_0x555712af6ab0;  1 drivers
v0x5557129f8860_0 .net "inst_e", 1 0, v0x5557129ed140_0;  1 drivers
v0x5557129ed140_0 .var "inst_q", 1 0;
v0x5557129d6530_0 .net "inst_w", 1 0, L_0x555712af6cd0;  1 drivers
v0x555712a037b0_0 .var "load_ready_q", 0 0;
v0x5557129b1c50_0 .net "mac_out", 15 0, L_0x555712af67b0;  1 drivers
v0x55571299abf0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x55571299ac90_0 .var "o_weight_assigned", 0 0;
v0x55571298f4d0_0 .var "o_weight_zero", 0 0;
v0x5557129788c0_0 .net "out_e", 3 0, L_0x555712af69d0;  1 drivers
v0x5557129a5b40_0 .net "out_s", 15 0, L_0x555712af6960;  1 drivers
v0x555712953fe0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712954080_0 .var "weight_assigned", 0 0;
S_0x5557129449c0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712943e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712a2d630 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712a2d670 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712a2d6b0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712af67b0 .functor BUFZ 16, L_0x555712af6710, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712a5b080_0 .net/s *"_ivl_3", 15 0, L_0x555712af6620;  1 drivers
v0x555712a58400_0 .net/s "a", 3 0, v0x555712a55de0_0;  1 drivers
v0x555712a65fd0 .array "a_mul", 0 0;
v0x555712a65fd0_0 .net/s v0x555712a65fd0 0, 4 0, L_0x555712af5f40; 1 drivers
v0x555712a668b0 .array "a_pad1", 0 0;
v0x555712a668b0_0 .net/s v0x555712a668b0 0, 4 0, L_0x555712af5ae0; 1 drivers
v0x555712a63c30_0 .net/s "b", 3 0, v0x555712a61610_0;  1 drivers
v0x555712a71800 .array "b1", 0 0;
v0x555712a71800_0 .net/s v0x555712a71800 0, 3 0, L_0x555712af59d0; 1 drivers
v0x555712a720e0 .array "b_mul", 0 0;
v0x555712a720e0_0 .net/s v0x555712a720e0 0, 3 0, L_0x555712af61b0; 1 drivers
v0x555712a6f460_0 .net/s "c", 15 0, v0x555712a6ce40_0;  1 drivers
v0x555712a60d30_0 .net "in_weight_zero", 0 0, L_0x555712af5d10;  1 drivers
v0x555712a7af80_0 .net/s "out", 15 0, L_0x555712af67b0;  alias, 1 drivers
v0x555712a7a030_0 .net/s "product", 9 0, L_0x555712af6530;  1 drivers
v0x555712a33ab0 .array "product1", 0 0;
v0x555712a33ab0_0 .net/s v0x555712a33ab0 0, 8 0, L_0x555712af63b0; 1 drivers
v0x555712a27a90_0 .net/s "psum", 15 0, L_0x555712af6710;  1 drivers
L_0x555712af6530 .extend/s 10, L_0x555712af63b0;
L_0x555712af6620 .extend/s 16, L_0x555712af6530;
L_0x555712af6710 .arith/sum 16, L_0x555712af6620, v0x555712a6ce40_0;
S_0x55571294f6c0 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x5557129449c0;
 .timescale 0 0;
P_0x5557129fd2e0 .param/l "i" 0 5 30, +C4<00>;
L_0x555712af59d0 .functor BUFZ 4, v0x555712a61610_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a416d0_0 .net/s *"_ivl_16", 8 0, L_0x555712af6270;  1 drivers
v0x555712a4ef70_0 .net/s *"_ivl_19", 8 0, L_0x555712af6310;  1 drivers
L_0x7fd4406d0570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712a4f850_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d0570;  1 drivers
v0x555712a4cce0_0 .net/s *"_ivl_7", 31 0, L_0x555712af5c70;  1 drivers
L_0x7fd4406d05b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712a5a7a0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d05b8;  1 drivers
L_0x555712af5ae0 .concat [ 4 1 0 0], v0x555712a55de0_0, L_0x7fd4406d0570;
L_0x555712af5c70 .extend/s 32, L_0x555712af59d0;
L_0x555712af5d10 .cmp/ne 32, L_0x555712af5c70, L_0x7fd4406d05b8;
L_0x555712af6270 .extend/s 9, L_0x555712af5f40;
L_0x555712af6310 .extend/s 9, L_0x555712af61b0;
L_0x555712af63b0 .arith/mult 9, L_0x555712af6270, L_0x555712af6310;
S_0x5557129501f0 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x55571294f6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x5557128f7080 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712af5f40 .functor AND 5, L_0x555712af5ae0, L_0x555712af5ea0, C4<11111>, C4<11111>;
L_0x555712af61b0 .functor AND 4, L_0x555712af59d0, L_0x555712af6000, C4<1111>, C4<1111>;
v0x555712a2aac0_0 .net *"_ivl_0", 4 0, L_0x555712af5ea0;  1 drivers
v0x555712a33cf0_0 .net *"_ivl_4", 3 0, L_0x555712af6000;  1 drivers
v0x555712a38350_0 .net/s "a", 4 0, L_0x555712af5ae0;  alias, 1 drivers
v0x555712a38c30_0 .net/s "a_out", 4 0, L_0x555712af5f40;  alias, 1 drivers
v0x555712a360c0_0 .net/s "b", 3 0, L_0x555712af59d0;  alias, 1 drivers
v0x555712a43960_0 .net/s "b_out", 3 0, L_0x555712af61b0;  alias, 1 drivers
v0x555712a44240_0 .net "mask", 0 0, L_0x555712af5d10;  alias, 1 drivers
LS_0x555712af5ea0_0_0 .concat [ 1 1 1 1], L_0x555712af5d10, L_0x555712af5d10, L_0x555712af5d10, L_0x555712af5d10;
LS_0x555712af5ea0_0_4 .concat [ 1 0 0 0], L_0x555712af5d10;
L_0x555712af5ea0 .concat [ 4 1 0 0], LS_0x555712af5ea0_0_0, LS_0x555712af5ea0_0_4;
L_0x555712af6000 .concat [ 1 1 1 1], L_0x555712af5d10, L_0x555712af5d10, L_0x555712af5d10, L_0x555712af5d10;
S_0x55571295aef0 .scope generate, "col_num[3]" "col_num[3]" 3 34, 3 34 0, S_0x555712974be0;
 .timescale 0 0;
P_0x555712a66980 .param/l "i" 0 3 34, +C4<011>;
v0x5557129d6770_0 .net *"_ivl_3", 0 0, L_0x555712af81c0;  1 drivers
S_0x55571292db80 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x55571295aef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x55571291ac50 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x55571291ac90 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x55571291acd0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712af7e30 .functor BUFZ 16, L_0x555712af7c80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712af7ea0 .functor BUFZ 4, v0x555712a5aa60_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a5aa60_0 .var "a_q", 3 0;
v0x555712a51c50_0 .var "b_q", 3 0;
v0x555712a51930_0 .var "c_q", 15 0;
v0x555712a4f230_0 .net "gate_clk", 0 0, L_0x555712b008c0;  alias, 1 drivers
v0x555712a4f2d0_0 .net "in_n", 15 0, L_0x555712af8020;  1 drivers
v0x555712a46640_0 .net "in_w", 3 0, L_0x555712af7f80;  1 drivers
v0x555712a46320_0 .net "inst_e", 1 0, v0x555712a43c20_0;  1 drivers
v0x555712a43c20_0 .var "inst_q", 1 0;
v0x555712a3b030_0 .net "inst_w", 1 0, L_0x555712af8120;  1 drivers
v0x555712a3ad10_0 .var "load_ready_q", 0 0;
v0x555712a38610_0 .net "mac_out", 15 0, L_0x555712af7c80;  1 drivers
v0x555712a2fa30_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712a2fad0_0 .var "o_weight_assigned", 0 0;
v0x555712a2f710_0 .var "o_weight_zero", 0 0;
v0x555712a2d010_0 .net "out_e", 3 0, L_0x555712af7ea0;  1 drivers
v0x555712a239d0_0 .net "out_s", 15 0, L_0x555712af7e30;  1 drivers
v0x555712a236b0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712a23750_0 .var "weight_assigned", 0 0;
S_0x55571290a3e0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x55571292db80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x5557128f6380 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x5557128f63c0 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x5557128f6400 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712af7c80 .functor BUFZ 16, L_0x555712af7be0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55571283aac0_0 .net/s *"_ivl_3", 15 0, L_0x555712af7af0;  1 drivers
v0x55571282f100_0 .net/s "a", 3 0, v0x555712a5aa60_0;  1 drivers
v0x5557128238d0 .array "a_mul", 0 0;
v0x5557128238d0_0 .net/s v0x5557128238d0 0, 4 0, L_0x555712af7410; 1 drivers
v0x555712823a60 .array "a_pad1", 0 0;
v0x555712823a60_0 .net/s v0x555712823a60 0, 4 0, L_0x555712af6f20; 1 drivers
v0x555712818340_0 .net/s "b", 3 0, v0x555712a51c50_0;  1 drivers
v0x555712801730 .array "b1", 0 0;
v0x555712801730_0 .net/s v0x555712801730 0, 3 0, L_0x555712af6e60; 1 drivers
v0x55571282e9b0 .array "b_mul", 0 0;
v0x55571282e9b0_0 .net/s v0x55571282e9b0 0, 3 0, L_0x555712af7680; 1 drivers
v0x5557127dc7a0_0 .net/s "c", 15 0, v0x555712a51930_0;  1 drivers
v0x5557127d0f70_0 .net "in_weight_zero", 0 0, L_0x555712af7150;  1 drivers
v0x5557127c5740_0 .net/s "out", 15 0, L_0x555712af7c80;  alias, 1 drivers
v0x5557127ba020_0 .net/s "product", 9 0, L_0x555712af7a00;  1 drivers
v0x5557127a3400 .array "product1", 0 0;
v0x5557127a3400_0 .net/s v0x5557127a3400 0, 8 0, L_0x555712af7880; 1 drivers
v0x5557127d0690_0 .net/s "psum", 15 0, L_0x555712af7be0;  1 drivers
L_0x555712af7a00 .extend/s 10, L_0x555712af7880;
L_0x555712af7af0 .extend/s 16, L_0x555712af7a00;
L_0x555712af7be0 .arith/sum 16, L_0x555712af7af0, v0x555712a51930_0;
S_0x55571290af10 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x55571290a3e0;
 .timescale 0 0;
P_0x5557128e6430 .param/l "i" 0 5 30, +C4<00>;
L_0x555712af6e60 .functor BUFZ 4, v0x555712a51c50_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712881530_0 .net/s *"_ivl_16", 8 0, L_0x555712af7740;  1 drivers
v0x5557128816c0_0 .net/s *"_ivl_19", 8 0, L_0x555712af77e0;  1 drivers
L_0x7fd4406d0600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712875fa0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d0600;  1 drivers
v0x55571285f390_0 .net/s *"_ivl_7", 31 0, L_0x555712af70b0;  1 drivers
L_0x7fd4406d0648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571288c610_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d0648;  1 drivers
L_0x555712af6f20 .concat [ 4 1 0 0], v0x555712a5aa60_0, L_0x7fd4406d0600;
L_0x555712af70b0 .extend/s 32, L_0x555712af6e60;
L_0x555712af7150 .cmp/ne 32, L_0x555712af70b0, L_0x7fd4406d0648;
L_0x555712af7740 .extend/s 9, L_0x555712af7410;
L_0x555712af77e0 .extend/s 9, L_0x555712af7680;
L_0x555712af7880 .arith/mult 9, L_0x555712af7740, L_0x555712af77e0;
S_0x555712916440 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x55571290af10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x5557128d4900 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712af7410 .functor AND 5, L_0x555712af6f20, L_0x555712af72e0, C4<11111>, C4<11111>;
L_0x555712af7680 .functor AND 4, L_0x555712af6e60, L_0x555712af74d0, C4<1111>, C4<1111>;
v0x5557128df320_0 .net *"_ivl_0", 4 0, L_0x555712af72e0;  1 drivers
v0x5557128d3a70_0 .net *"_ivl_4", 3 0, L_0x555712af74d0;  1 drivers
v0x5557128d3c00_0 .net/s "a", 4 0, L_0x555712af6f20;  alias, 1 drivers
v0x5557128bcff0_0 .net/s "a_out", 4 0, L_0x555712af7410;  alias, 1 drivers
v0x5557128ea270_0 .net/s "b", 3 0, L_0x555712af6e60;  alias, 1 drivers
v0x555712898720_0 .net/s "b_out", 3 0, L_0x555712af7680;  alias, 1 drivers
v0x55571288cd60_0 .net "mask", 0 0, L_0x555712af7150;  alias, 1 drivers
LS_0x555712af72e0_0_0 .concat [ 1 1 1 1], L_0x555712af7150, L_0x555712af7150, L_0x555712af7150, L_0x555712af7150;
LS_0x555712af72e0_0_4 .concat [ 1 0 0 0], L_0x555712af7150;
L_0x555712af72e0 .concat [ 4 1 0 0], LS_0x555712af72e0_0_0, LS_0x555712af72e0_0_4;
L_0x555712af74d0 .concat [ 1 1 1 1], L_0x555712af7150, L_0x555712af7150, L_0x555712af7150, L_0x555712af7150;
S_0x555712916f70 .scope generate, "col_num[4]" "col_num[4]" 3 34, 3 34 0, S_0x555712974be0;
 .timescale 0 0;
P_0x555712881610 .param/l "i" 0 3 34, +C4<0100>;
v0x555712974840_0 .net *"_ivl_3", 0 0, L_0x555712af9770;  1 drivers
S_0x555712921a40 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712916f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712a16f60 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712a16fa0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712a16fe0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712af92a0 .functor BUFZ 16, L_0x555712af90f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712af9310 .functor BUFZ 4, v0x5557129b68d0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557129b68d0_0 .var "a_q", 3 0;
v0x5557129adac0_0 .var "b_q", 3 0;
v0x5557129ad7a0_0 .var "c_q", 15 0;
v0x5557129ab0a0_0 .net "gate_clk", 0 0, L_0x555712b008c0;  alias, 1 drivers
v0x5557129ab140_0 .net "in_n", 15 0, L_0x555712af9520;  1 drivers
v0x5557129a2290_0 .net "in_w", 3 0, L_0x555712af93f0;  1 drivers
v0x5557129a1f70_0 .net "inst_e", 1 0, v0x55571299f870_0;  1 drivers
v0x55571299f870_0 .var "inst_q", 1 0;
v0x555712996a60_0 .net "inst_w", 1 0, L_0x555712af96d0;  1 drivers
v0x555712996740_0 .var "load_ready_q", 0 0;
v0x555712994040_0 .net "mac_out", 15 0, L_0x555712af90f0;  1 drivers
v0x55571298b450_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x55571298b4f0_0 .var "o_weight_assigned", 0 0;
v0x55571298b130_0 .var "o_weight_zero", 0 0;
v0x555712988a30_0 .net "out_e", 3 0, L_0x555712af9310;  1 drivers
v0x55571297fe40_0 .net "out_s", 15 0, L_0x555712af92a0;  1 drivers
v0x55571297fb20_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x55571297fbc0_0 .var "weight_assigned", 0 0;
S_0x555712922570 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712921a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712a14540 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712a14580 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712a145c0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712af90f0 .functor BUFZ 16, L_0x555712af9050, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5557129e66a0_0 .net/s *"_ivl_3", 15 0, L_0x555712af8f60;  1 drivers
v0x5557129ddab0_0 .net/s "a", 3 0, v0x5557129b68d0_0;  1 drivers
v0x5557129dd790 .array "a_mul", 0 0;
v0x5557129dd790_0 .net/s v0x5557129dd790 0, 4 0, L_0x555712af8880; 1 drivers
v0x5557129db090 .array "a_pad1", 0 0;
v0x5557129db090_0 .net/s v0x5557129db090 0, 4 0, L_0x555712af8390; 1 drivers
v0x5557129d24b0_0 .net/s "b", 3 0, v0x5557129adac0_0;  1 drivers
v0x5557129d2190 .array "b1", 0 0;
v0x5557129d2190_0 .net/s v0x5557129d2190 0, 3 0, L_0x555712af82d0; 1 drivers
v0x5557129cfa90 .array "b_mul", 0 0;
v0x5557129cfa90_0 .net/s v0x5557129cfa90 0, 3 0, L_0x555712af8af0; 1 drivers
v0x5557129c6450_0 .net/s "c", 15 0, v0x5557129ad7a0_0;  1 drivers
v0x5557129c6130_0 .net "in_weight_zero", 0 0, L_0x555712af85c0;  1 drivers
v0x5557129c3a30_0 .net/s "out", 15 0, L_0x555712af90f0;  alias, 1 drivers
v0x555712978b00_0 .net/s "product", 9 0, L_0x555712af8e70;  1 drivers
v0x5557129b92f0 .array "product1", 0 0;
v0x5557129b92f0_0 .net/s v0x5557129b92f0 0, 8 0, L_0x555712af8cf0; 1 drivers
v0x5557129b8fd0_0 .net/s "psum", 15 0, L_0x555712af9050;  1 drivers
L_0x555712af8e70 .extend/s 10, L_0x555712af8cf0;
L_0x555712af8f60 .extend/s 16, L_0x555712af8e70;
L_0x555712af9050 .arith/sum 16, L_0x555712af8f60, v0x5557129ad7a0_0;
S_0x55571292d050 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712922570;
 .timescale 0 0;
P_0x555712a3b110 .param/l "i" 0 5 30, +C4<00>;
L_0x555712af82d0 .functor BUFZ 4, v0x5557129adac0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557129f46d0_0 .net/s *"_ivl_16", 8 0, L_0x555712af8bb0;  1 drivers
v0x5557129f43b0_0 .net/s *"_ivl_19", 8 0, L_0x555712af8c50;  1 drivers
L_0x7fd4406d0690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557129f1cb0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d0690;  1 drivers
v0x5557129e90c0_0 .net/s *"_ivl_7", 31 0, L_0x555712af8520;  1 drivers
L_0x7fd4406d06d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557129e8da0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d06d8;  1 drivers
L_0x555712af8390 .concat [ 4 1 0 0], v0x5557129b68d0_0, L_0x7fd4406d0690;
L_0x555712af8520 .extend/s 32, L_0x555712af82d0;
L_0x555712af85c0 .cmp/ne 32, L_0x555712af8520, L_0x7fd4406d06d8;
L_0x555712af8bb0 .extend/s 9, L_0x555712af8880;
L_0x555712af8c50 .extend/s 9, L_0x555712af8af0;
L_0x555712af8cf0 .arith/mult 9, L_0x555712af8bb0, L_0x555712af8c50;
S_0x5557128fddc0 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x55571292d050;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x5557128c3fe0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712af8880 .functor AND 5, L_0x555712af8390, L_0x555712af8750, C4<11111>, C4<11111>;
L_0x555712af8af0 .functor AND 4, L_0x555712af82d0, L_0x555712af8940, C4<1111>, C4<1111>;
v0x555712a0b730_0 .net *"_ivl_0", 4 0, L_0x555712af8750;  1 drivers
v0x555712a0b7d0_0 .net *"_ivl_4", 3 0, L_0x555712af8940;  1 drivers
v0x555712a0b410_0 .net/s "a", 4 0, L_0x555712af8390;  alias, 1 drivers
v0x555712a08d10_0 .net/s "a_out", 4 0, L_0x555712af8880;  alias, 1 drivers
v0x5557129fff00_0 .net/s "b", 3 0, L_0x555712af82d0;  alias, 1 drivers
v0x5557129ffbe0_0 .net/s "b_out", 3 0, L_0x555712af8af0;  alias, 1 drivers
v0x5557129fd4e0_0 .net "mask", 0 0, L_0x555712af85c0;  alias, 1 drivers
LS_0x555712af8750_0_0 .concat [ 1 1 1 1], L_0x555712af85c0, L_0x555712af85c0, L_0x555712af85c0, L_0x555712af85c0;
LS_0x555712af8750_0_4 .concat [ 1 0 0 0], L_0x555712af85c0;
L_0x555712af8750 .concat [ 4 1 0 0], LS_0x555712af8750_0_0, LS_0x555712af8750_0_4;
L_0x555712af8940 .concat [ 1 1 1 1], L_0x555712af85c0, L_0x555712af85c0, L_0x555712af85c0, L_0x555712af85c0;
S_0x5557128daa00 .scope generate, "col_num[5]" "col_num[5]" 3 34, 3 34 0, S_0x555712974be0;
 .timescale 0 0;
P_0x5557129f47b0 .param/l "i" 0 3 34, +C4<0101>;
v0x5557128cfb80_0 .net *"_ivl_3", 0 0, L_0x555712afac00;  1 drivers
S_0x5557128db530 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x5557128daa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712974520 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712974560 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x5557129745a0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712afa830 .functor BUFZ 16, L_0x555712afa680, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712afa8a0 .functor BUFZ 4, v0x55571290ab70_0, C4<0000>, C4<0000>, C4<0000>;
v0x55571290ab70_0 .var "a_q", 3 0;
v0x55571290a850_0 .var "b_q", 3 0;
v0x555712908150_0 .var "c_q", 15 0;
v0x5557128bd230_0 .net "gate_clk", 0 0, L_0x555712b008c0;  alias, 1 drivers
v0x5557128bd2d0_0 .net "in_n", 15 0, L_0x555712afaa20;  1 drivers
v0x5557128fda20_0 .net "in_w", 3 0, L_0x555712afa980;  1 drivers
v0x5557128fd700_0 .net "inst_e", 1 0, v0x5557128fb000_0;  1 drivers
v0x5557128fb000_0 .var "inst_q", 1 0;
v0x5557128f21f0_0 .net "inst_w", 1 0, L_0x555712afab60;  1 drivers
v0x5557128f1ed0_0 .var "load_ready_q", 0 0;
v0x5557128ef7d0_0 .net "mac_out", 15 0, L_0x555712afa680;  1 drivers
v0x5557128e69c0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557128e6a60_0 .var "o_weight_assigned", 0 0;
v0x5557128e66a0_0 .var "o_weight_zero", 0 0;
v0x5557128e3fa0_0 .net "out_e", 3 0, L_0x555712afa8a0;  1 drivers
v0x5557128db190_0 .net "out_s", 15 0, L_0x555712afa830;  1 drivers
v0x5557128dae70_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557128daf10_0 .var "weight_assigned", 0 0;
S_0x5557128e6230 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x5557128db530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x5557129687e0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712968820 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712968860 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712afa680 .functor BUFZ 16, L_0x555712afa5e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712938df0_0 .net/s *"_ivl_3", 15 0, L_0x555712afa4f0;  1 drivers
v0x555712938ad0_0 .net/s "a", 3 0, v0x55571290ab70_0;  1 drivers
v0x5557129363d0 .array "a_mul", 0 0;
v0x5557129363d0_0 .net/s v0x5557129363d0 0, 4 0, L_0x555712af9e10; 1 drivers
v0x555712936470 .array "a_pad1", 0 0;
v0x555712936470_0 .net/s v0x555712936470 0, 4 0, L_0x555712af99b0; 1 drivers
v0x55571292d7e0_0 .net/s "b", 3 0, v0x55571290a850_0;  1 drivers
v0x55571292d4c0 .array "b1", 0 0;
v0x55571292d4c0_0 .net/s v0x55571292d4c0 0, 3 0, L_0x555712af8260; 1 drivers
v0x55571292adc0 .array "b_mul", 0 0;
v0x55571292adc0_0 .net/s v0x55571292adc0 0, 3 0, L_0x555712afa080; 1 drivers
v0x5557129221d0_0 .net/s "c", 15 0, v0x555712908150_0;  1 drivers
v0x555712921eb0_0 .net "in_weight_zero", 0 0, L_0x555712af9be0;  1 drivers
v0x55571291f7b0_0 .net/s "out", 15 0, L_0x555712afa680;  alias, 1 drivers
v0x555712916bd0_0 .net/s "product", 9 0, L_0x555712afa400;  1 drivers
v0x5557129168b0 .array "product1", 0 0;
v0x5557129168b0_0 .net/s v0x5557129168b0 0, 8 0, L_0x555712afa280; 1 drivers
v0x5557129141b0_0 .net/s "psum", 15 0, L_0x555712afa5e0;  1 drivers
L_0x555712afa400 .extend/s 10, L_0x555712afa280;
L_0x555712afa4f0 .extend/s 16, L_0x555712afa400;
L_0x555712afa5e0 .arith/sum 16, L_0x555712afa4f0, v0x555712908150_0;
S_0x5557128e6d60 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x5557128e6230;
 .timescale 0 0;
P_0x555712899420 .param/l "i" 0 5 30, +C4<00>;
L_0x555712af8260 .functor BUFZ 4, v0x55571290a850_0, C4<0000>, C4<0000>, C4<0000>;
v0x55571294fb30_0 .net/s *"_ivl_16", 8 0, L_0x555712afa140;  1 drivers
v0x55571294d430_0 .net/s *"_ivl_19", 8 0, L_0x555712afa1e0;  1 drivers
L_0x7fd4406d0720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712944620_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d0720;  1 drivers
v0x555712944300_0 .net/s *"_ivl_7", 31 0, L_0x555712af9b40;  1 drivers
L_0x7fd4406d0768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712941c00_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d0768;  1 drivers
L_0x555712af99b0 .concat [ 4 1 0 0], v0x55571290ab70_0, L_0x7fd4406d0720;
L_0x555712af9b40 .extend/s 32, L_0x555712af8260;
L_0x555712af9be0 .cmp/ne 32, L_0x555712af9b40, L_0x7fd4406d0768;
L_0x555712afa140 .extend/s 9, L_0x555712af9e10;
L_0x555712afa1e0 .extend/s 9, L_0x555712afa080;
L_0x555712afa280 .arith/mult 9, L_0x555712afa140, L_0x555712afa1e0;
S_0x5557128f1a60 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x5557128e6d60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x5557128887d0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712af9e10 .functor AND 5, L_0x555712af99b0, L_0x555712af9d70, C4<11111>, C4<11111>;
L_0x555712afa080 .functor AND 4, L_0x555712af8260, L_0x555712af9ed0, C4<1111>, C4<1111>;
v0x5557129684c0_0 .net *"_ivl_0", 4 0, L_0x555712af9d70;  1 drivers
v0x555712965dc0_0 .net *"_ivl_4", 3 0, L_0x555712af9ed0;  1 drivers
v0x55571291ae90_0 .net/s "a", 4 0, L_0x555712af99b0;  alias, 1 drivers
v0x55571295b680_0 .net/s "a_out", 4 0, L_0x555712af9e10;  alias, 1 drivers
v0x55571295b360_0 .net/s "b", 3 0, L_0x555712af8260;  alias, 1 drivers
v0x555712958c60_0 .net/s "b_out", 3 0, L_0x555712afa080;  alias, 1 drivers
v0x55571294fe50_0 .net "mask", 0 0, L_0x555712af9be0;  alias, 1 drivers
LS_0x555712af9d70_0_0 .concat [ 1 1 1 1], L_0x555712af9be0, L_0x555712af9be0, L_0x555712af9be0, L_0x555712af9be0;
LS_0x555712af9d70_0_4 .concat [ 1 0 0 0], L_0x555712af9be0;
L_0x555712af9d70 .concat [ 4 1 0 0], LS_0x555712af9d70_0_0, LS_0x555712af9d70_0_4;
L_0x555712af9ed0 .concat [ 1 1 1 1], L_0x555712af9be0, L_0x555712af9be0, L_0x555712af9be0, L_0x555712af9be0;
S_0x5557128f2590 .scope generate, "col_num[6]" "col_num[6]" 3 34, 3 34 0, S_0x555712974be0;
 .timescale 0 0;
P_0x55571292d880 .param/l "i" 0 3 34, +C4<0110>;
v0x55571282b100_0 .net *"_ivl_3", 0 0, L_0x555712afc030;  1 drivers
S_0x5557128fd290 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x5557128f2590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x5557128cf860 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x5557128cf8a0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x5557128cf8e0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712afbc40 .functor BUFZ 16, L_0x555712afba90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712afbcb0 .functor BUFZ 4, v0x555712866910_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712866910_0 .var "a_q", 3 0;
v0x5557128665f0_0 .var "b_q", 3 0;
v0x555712863ef0_0 .var "c_q", 15 0;
v0x55571285b310_0 .net "gate_clk", 0 0, L_0x555712b008c0;  alias, 1 drivers
v0x55571285b3b0_0 .net "in_n", 15 0, L_0x555712afbe30;  1 drivers
v0x55571285aff0_0 .net "in_w", 3 0, L_0x555712afbd90;  1 drivers
v0x5557128588f0_0 .net "inst_e", 1 0, v0x55571284f2b0_0;  1 drivers
v0x55571284f2b0_0 .var "inst_q", 1 0;
v0x55571284ef90_0 .net "inst_w", 1 0, L_0x555712afbf90;  1 drivers
v0x55571284c890_0 .var "load_ready_q", 0 0;
v0x555712801970_0 .net "mac_out", 15 0, L_0x555712afba90;  1 drivers
v0x555712842160_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712842200_0 .var "o_weight_assigned", 0 0;
v0x555712841e40_0 .var "o_weight_zero", 0 0;
v0x55571283f740_0 .net "out_e", 3 0, L_0x555712afbcb0;  1 drivers
v0x555712836930_0 .net "out_s", 15 0, L_0x555712afbc40;  1 drivers
v0x555712836610_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557128366b0_0 .var "weight_assigned", 0 0;
S_0x5557128cff20 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x5557128fd290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x5557128c4570 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x5557128c45b0 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x5557128c45f0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712afba90 .functor BUFZ 16, L_0x555712afb9f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55571289d3a0_0 .net/s *"_ivl_3", 15 0, L_0x555712afb900;  1 drivers
v0x555712894590_0 .net/s "a", 3 0, v0x555712866910_0;  1 drivers
v0x555712894270 .array "a_mul", 0 0;
v0x555712894270_0 .net/s v0x555712894270 0, 4 0, L_0x555712afb220; 1 drivers
v0x555712891b70 .array "a_pad1", 0 0;
v0x555712891b70_0 .net/s v0x555712891b70 0, 4 0, L_0x555712afaac0; 1 drivers
v0x555712888d60_0 .net/s "b", 3 0, v0x5557128665f0_0;  1 drivers
v0x555712888a40 .array "b1", 0 0;
v0x555712888a40_0 .net/s v0x555712888a40 0, 3 0, L_0x555712afad50; 1 drivers
v0x555712886340 .array "b_mul", 0 0;
v0x555712886340_0 .net/s v0x555712886340 0, 3 0, L_0x555712afb490; 1 drivers
v0x55571287d530_0 .net/s "c", 15 0, v0x555712863ef0_0;  1 drivers
v0x55571287d210_0 .net "in_weight_zero", 0 0, L_0x555712afaff0;  1 drivers
v0x55571287ab10_0 .net/s "out", 15 0, L_0x555712afba90;  alias, 1 drivers
v0x555712871f20_0 .net/s "product", 9 0, L_0x555712afb810;  1 drivers
v0x555712871c00 .array "product1", 0 0;
v0x555712871c00_0 .net/s v0x555712871c00 0, 8 0, L_0x555712afb690; 1 drivers
v0x55571286f500_0 .net/s "psum", 15 0, L_0x555712afb9f0;  1 drivers
L_0x555712afb810 .extend/s 10, L_0x555712afb690;
L_0x555712afb900 .extend/s 16, L_0x555712afb810;
L_0x555712afb9f0 .arith/sum 16, L_0x555712afb900, v0x555712863ef0_0;
S_0x5557128ac780 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x5557128cff20;
 .timescale 0 0;
P_0x5557128fdb00 .param/l "i" 0 5 30, +C4<00>;
L_0x555712afad50 .functor BUFZ 4, v0x5557128665f0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557128acbf0_0 .net/s *"_ivl_16", 8 0, L_0x555712afb550;  1 drivers
v0x5557128aa4f0_0 .net/s *"_ivl_19", 8 0, L_0x555712afb5f0;  1 drivers
L_0x7fd4406d07b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571285f5d0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d07b0;  1 drivers
v0x55571289fdc0_0 .net/s *"_ivl_7", 31 0, L_0x555712afaf50;  1 drivers
L_0x7fd4406d07f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571289faa0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d07f8;  1 drivers
L_0x555712afaac0 .concat [ 4 1 0 0], v0x555712866910_0, L_0x7fd4406d07b0;
L_0x555712afaf50 .extend/s 32, L_0x555712afad50;
L_0x555712afaff0 .cmp/ne 32, L_0x555712afaf50, L_0x7fd4406d07f8;
L_0x555712afb550 .extend/s 9, L_0x555712afb220;
L_0x555712afb5f0 .extend/s 9, L_0x555712afb490;
L_0x555712afb690 .arith/mult 9, L_0x555712afb550, L_0x555712afb5f0;
S_0x5557128ad2b0 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x5557128ac780;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x5557128f22d0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712afb220 .functor AND 5, L_0x555712afaac0, L_0x555712afb180, C4<11111>, C4<11111>;
L_0x555712afb490 .functor AND 4, L_0x555712afad50, L_0x555712afb2e0, C4<1111>, C4<1111>;
v0x5557128c4250_0 .net *"_ivl_0", 4 0, L_0x555712afb180;  1 drivers
v0x5557128c42f0_0 .net *"_ivl_4", 3 0, L_0x555712afb2e0;  1 drivers
v0x5557128c1b50_0 .net/s "a", 4 0, L_0x555712afaac0;  alias, 1 drivers
v0x5557128b8f70_0 .net/s "a_out", 4 0, L_0x555712afb220;  alias, 1 drivers
v0x5557128b8c50_0 .net/s "b", 3 0, L_0x555712afad50;  alias, 1 drivers
v0x5557128b6550_0 .net/s "b_out", 3 0, L_0x555712afb490;  alias, 1 drivers
v0x5557128acf10_0 .net "mask", 0 0, L_0x555712afaff0;  alias, 1 drivers
LS_0x555712afb180_0_0 .concat [ 1 1 1 1], L_0x555712afaff0, L_0x555712afaff0, L_0x555712afaff0, L_0x555712afaff0;
LS_0x555712afb180_0_4 .concat [ 1 0 0 0], L_0x555712afaff0;
L_0x555712afb180 .concat [ 4 1 0 0], LS_0x555712afb180_0_0, LS_0x555712afb180_0_4;
L_0x555712afb2e0 .concat [ 1 1 1 1], L_0x555712afaff0, L_0x555712afaff0, L_0x555712afaff0, L_0x555712afaff0;
S_0x5557128b87e0 .scope generate, "col_num[7]" "col_num[7]" 3 34, 3 34 0, S_0x555712974be0;
 .timescale 0 0;
P_0x55571282b200 .param/l "i" 0 3 34, +C4<0111>;
v0x555712a4a6a0_0 .net *"_ivl_3", 0 0, L_0x555712afd5d0;  1 drivers
S_0x5557128b9310 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x5557128b87e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x55571282ade0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x55571282ae20 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x55571282ae60 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712afd1c0 .functor BUFZ 16, L_0x555712afd010, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712afd230 .functor BUFZ 4, v0x5557127ccac0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557127ccac0_0 .var "a_q", 3 0;
v0x5557127ca3c0_0 .var "b_q", 3 0;
v0x5557127c15b0_0 .var "c_q", 15 0;
v0x5557127c1290_0 .net "gate_clk", 0 0, L_0x555712b008c0;  alias, 1 drivers
v0x5557127c1330_0 .net "in_n", 15 0, L_0x555712afd3b0;  1 drivers
v0x5557127beb90_0 .net "in_w", 3 0, L_0x555712afd310;  1 drivers
v0x5557127b5fa0_0 .net "inst_e", 1 0, v0x5557127b5c80_0;  1 drivers
v0x5557127b5c80_0 .var "inst_q", 1 0;
v0x5557127b3580_0 .net "inst_w", 1 0, L_0x555712afd530;  1 drivers
v0x5557127aa980_0 .var "load_ready_q", 0 0;
v0x5557127aa660_0 .net "mac_out", 15 0, L_0x555712afd010;  1 drivers
v0x5557127a7f60_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557127a8000_0 .var "o_weight_assigned", 0 0;
v0x55571279f380_0 .var "o_weight_zero", 0 0;
v0x55571279f060_0 .net "out_e", 3 0, L_0x555712afd230;  1 drivers
v0x55571279c960_0 .net "out_s", 15 0, L_0x555712afd1c0;  1 drivers
v0x555712792de0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712792e80_0 .var "weight_assigned", 0 0;
S_0x5557128c3de0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x5557128b9310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x55571281f8d0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x55571281f910 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x55571281f950 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712afd010 .functor BUFZ 16, L_0x555712afcf70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5557127f1cb0_0 .net/s *"_ivl_3", 15 0, L_0x555712afce80;  1 drivers
v0x5557127f1990_0 .net/s "a", 3 0, v0x5557127ccac0_0;  1 drivers
v0x5557127ef290 .array "a_mul", 0 0;
v0x5557127ef290_0 .net/s v0x5557127ef290 0, 4 0, L_0x555712afc7a0; 1 drivers
v0x5557127ef330 .array "a_pad1", 0 0;
v0x5557127ef330_0 .net/s v0x5557127ef330 0, 4 0, L_0x555712afc2b0; 1 drivers
v0x5557127a3640_0 .net/s "b", 3 0, v0x5557127ca3c0_0;  1 drivers
v0x5557127e3e40 .array "b1", 0 0;
v0x5557127e3e40_0 .net/s v0x5557127e3e40 0, 3 0, L_0x555712afc1a0; 1 drivers
v0x5557127e3b20 .array "b_mul", 0 0;
v0x5557127e3b20_0 .net/s v0x5557127e3b20 0, 3 0, L_0x555712afca10; 1 drivers
v0x5557127e3bc0_0 .net/s "c", 15 0, v0x5557127c15b0_0;  1 drivers
v0x5557127e1420_0 .net "in_weight_zero", 0 0, L_0x555712afc4e0;  1 drivers
v0x5557127d8610_0 .net/s "out", 15 0, L_0x555712afd010;  alias, 1 drivers
v0x5557127d82f0_0 .net/s "product", 9 0, L_0x555712afcd90;  1 drivers
v0x5557127d5bf0 .array "product1", 0 0;
v0x5557127d5bf0_0 .net/s v0x5557127d5bf0 0, 8 0, L_0x555712afcc10; 1 drivers
v0x5557127ccde0_0 .net/s "psum", 15 0, L_0x555712afcf70;  1 drivers
L_0x555712afcd90 .extend/s 10, L_0x555712afcc10;
L_0x555712afce80 .extend/s 16, L_0x555712afcd90;
L_0x555712afcf70 .arith/sum 16, L_0x555712afce80, v0x5557127c15b0_0;
S_0x5557128c4910 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x5557128c3de0;
 .timescale 0 0;
P_0x55571283f820 .param/l "i" 0 5 30, +C4<00>;
L_0x555712afc1a0 .functor BUFZ 4, v0x5557127ca3c0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712808990_0 .net/s *"_ivl_16", 8 0, L_0x555712afcad0;  1 drivers
v0x555712806290_0 .net/s *"_ivl_19", 8 0, L_0x555712afcb70;  1 drivers
L_0x7fd4406d0840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557127fd6b0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d0840;  1 drivers
v0x5557127fd390_0 .net/s *"_ivl_7", 31 0, L_0x555712afc440;  1 drivers
L_0x7fd4406d0888 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557127fac90_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d0888;  1 drivers
L_0x555712afc2b0 .concat [ 4 1 0 0], v0x5557127ccac0_0, L_0x7fd4406d0840;
L_0x555712afc440 .extend/s 32, L_0x555712afc1a0;
L_0x555712afc4e0 .cmp/ne 32, L_0x555712afc440, L_0x7fd4406d0888;
L_0x555712afcad0 .extend/s 9, L_0x555712afc7a0;
L_0x555712afcb70 .extend/s 9, L_0x555712afca10;
L_0x555712afcc10 .arith/mult 9, L_0x555712afcad0, L_0x555712afcb70;
S_0x5557128cf3f0 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x5557128c4910;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712871990 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712afc7a0 .functor AND 5, L_0x555712afc2b0, L_0x555712afc670, C4<11111>, C4<11111>;
L_0x555712afca10 .functor AND 4, L_0x555712afc1a0, L_0x555712afc860, C4<1111>, C4<1111>;
v0x55571281f5b0_0 .net *"_ivl_0", 4 0, L_0x555712afc670;  1 drivers
v0x55571281f650_0 .net *"_ivl_4", 3 0, L_0x555712afc860;  1 drivers
v0x55571281ceb0_0 .net/s "a", 4 0, L_0x555712afc2b0;  alias, 1 drivers
v0x5557128142c0_0 .net/s "a_out", 4 0, L_0x555712afc7a0;  alias, 1 drivers
v0x555712813fa0_0 .net/s "b", 3 0, L_0x555712afc1a0;  alias, 1 drivers
v0x5557128118a0_0 .net/s "b_out", 3 0, L_0x555712afca10;  alias, 1 drivers
v0x555712808cb0_0 .net "mask", 0 0, L_0x555712afc4e0;  alias, 1 drivers
LS_0x555712afc670_0_0 .concat [ 1 1 1 1], L_0x555712afc4e0, L_0x555712afc4e0, L_0x555712afc4e0, L_0x555712afc4e0;
LS_0x555712afc670_0_4 .concat [ 1 0 0 0], L_0x555712afc4e0;
L_0x555712afc670 .concat [ 4 1 0 0], LS_0x555712afc670_0_0, LS_0x555712afc670_0_4;
L_0x555712afc860 .concat [ 1 1 1 1], L_0x555712afc4e0, L_0x555712afc4e0, L_0x555712afc4e0, L_0x555712afc4e0;
S_0x5557128a0160 .scope generate, "col_num[8]" "col_num[8]" 3 34, 3 34 0, S_0x555712974be0;
 .timescale 0 0;
P_0x5557127f1a70 .param/l "i" 0 3 34, +C4<01000>;
v0x555712933e80_0 .net *"_ivl_3", 0 0, L_0x555712aff760;  1 drivers
S_0x55571287cda0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x5557128a0160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712a4a510 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712a4a550 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712a4a590 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712afe670 .functor BUFZ 16, L_0x555712afe4c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712afe6e0 .functor BUFZ 4, v0x555712a3a240_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a3a240_0 .var "a_q", 3 0;
v0x555712a35b90_0 .var "b_q", 3 0;
v0x555712a37c50_0 .var "c_q", 15 0;
v0x555712a37420_0 .net "gate_clk", 0 0, L_0x555712b008c0;  alias, 1 drivers
v0x555712a374c0_0 .net "in_n", 15 0, L_0x555712afede0;  1 drivers
v0x555712a2ec40_0 .net "in_w", 3 0, L_0x555712afeb30;  1 drivers
v0x555712a2ed00_0 .net "inst_e", 1 0, v0x555712a2a590_0;  1 drivers
v0x555712a2a590_0 .var "inst_q", 1 0;
v0x555712a2a650_0 .net "inst_w", 1 0, L_0x555712afef90;  1 drivers
v0x555712a2c650_0 .var "load_ready_q", 0 0;
v0x555712a2c6f0_0 .net "mac_out", 15 0, L_0x555712afe4c0;  1 drivers
v0x555712a2be20_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712a2bec0_0 .var "o_weight_assigned", 0 0;
v0x555712928870_0 .var "o_weight_zero", 0 0;
v0x555712a22be0_0 .net "out_e", 3 0, L_0x555712afe6e0;  1 drivers
v0x555712a1e6b0_0 .net "out_s", 15 0, L_0x555712afe670;  1 drivers
v0x555712a20690_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712a20730_0 .var "weight_assigned", 0 0;
S_0x55571287d8d0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x55571287cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712a6ef30 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712a6ef70 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712a6efb0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712afe4c0 .functor BUFZ 16, L_0x555712afe420, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712a50e60_0 .net/s *"_ivl_3", 15 0, L_0x555712afe330;  1 drivers
v0x555712a4c7b0_0 .net/s "a", 3 0, v0x555712a3a240_0;  1 drivers
v0x555712a4e870 .array "a_mul", 0 0;
v0x555712a4e870_0 .net/s v0x555712a4e870 0, 4 0, L_0x555712afdd60; 1 drivers
v0x555712a4e910 .array "a_pad1", 0 0;
v0x555712a4e910_0 .net/s v0x555712a4e910 0, 4 0, L_0x555712afd870; 1 drivers
v0x555712a4e040_0 .net/s "b", 3 0, v0x555712a35b90_0;  1 drivers
v0x555712a45850 .array "b1", 0 0;
v0x555712a45850_0 .net/s v0x555712a45850 0, 3 0, L_0x555712afd760; 1 drivers
v0x555712a45910 .array "b_mul", 0 0;
v0x555712a45910_0 .net/s v0x555712a45910 0, 3 0, L_0x555712afdec0; 1 drivers
v0x555712a411a0_0 .net/s "c", 15 0, v0x555712a37c50_0;  1 drivers
v0x555712a41260_0 .net "in_weight_zero", 0 0, L_0x555712afdaa0;  1 drivers
v0x555712a43260_0 .net/s "out", 15 0, L_0x555712afe4c0;  alias, 1 drivers
v0x555712a43320_0 .net/s "product", 9 0, L_0x555712afe240;  1 drivers
v0x555712a42a30 .array "product1", 0 0;
v0x555712a42a30_0 .net/s v0x555712a42a30 0, 8 0, L_0x555712afe0c0; 1 drivers
v0x555712a42af0_0 .net/s "psum", 15 0, L_0x555712afe420;  1 drivers
L_0x555712afe240 .extend/s 10, L_0x555712afe0c0;
L_0x555712afe330 .extend/s 16, L_0x555712afe240;
L_0x555712afe420 .arith/sum 16, L_0x555712afe330, v0x555712a37c50_0;
S_0x5557128885d0 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x55571287d8d0;
 .timescale 0 0;
P_0x555712841bd0 .param/l "i" 0 5 30, +C4<00>;
L_0x555712afd760 .functor BUFZ 4, v0x555712a35b90_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a5c690_0 .net/s *"_ivl_16", 8 0, L_0x555712afdf80;  1 drivers
v0x555712a57ed0_0 .net/s *"_ivl_19", 8 0, L_0x555712afe020;  1 drivers
L_0x7fd4406d08d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712a5a0a0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d08d0;  1 drivers
v0x555712a5a160_0 .net/s *"_ivl_7", 31 0, L_0x555712afda00;  1 drivers
L_0x7fd4406d0918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712a59870_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d0918;  1 drivers
L_0x555712afd870 .concat [ 4 1 0 0], v0x555712a3a240_0, L_0x7fd4406d08d0;
L_0x555712afda00 .extend/s 32, L_0x555712afd760;
L_0x555712afdaa0 .cmp/ne 32, L_0x555712afda00, L_0x7fd4406d0918;
L_0x555712afdf80 .extend/s 9, L_0x555712afdd60;
L_0x555712afe020 .extend/s 9, L_0x555712afdec0;
L_0x555712afe0c0 .arith/mult 9, L_0x555712afdf80, L_0x555712afe020;
S_0x555712889100 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x5557128885d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x55571282ff90 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712afdd60 .functor AND 5, L_0x555712afd870, L_0x555712afdc30, C4<11111>, C4<11111>;
L_0x555712afdec0 .functor AND 4, L_0x555712afd760, L_0x555712afde20, C4<1111>, C4<1111>;
v0x555712a71100_0 .net *"_ivl_0", 4 0, L_0x555712afdc30;  1 drivers
v0x555712a708d0_0 .net *"_ivl_4", 3 0, L_0x555712afde20;  1 drivers
v0x555712a67ec0_0 .net/s "a", 4 0, L_0x555712afd870;  alias, 1 drivers
v0x555712a67f80_0 .net/s "a_out", 4 0, L_0x555712afdd60;  alias, 1 drivers
v0x555712a63700_0 .net/s "b", 3 0, L_0x555712afd760;  alias, 1 drivers
v0x555712a658d0_0 .net/s "b_out", 3 0, L_0x555712afdec0;  alias, 1 drivers
v0x555712a650a0_0 .net "mask", 0 0, L_0x555712afdaa0;  alias, 1 drivers
LS_0x555712afdc30_0_0 .concat [ 1 1 1 1], L_0x555712afdaa0, L_0x555712afdaa0, L_0x555712afdaa0, L_0x555712afdaa0;
LS_0x555712afdc30_0_4 .concat [ 1 0 0 0], L_0x555712afdaa0;
L_0x555712afdc30 .concat [ 4 1 0 0], LS_0x555712afdc30_0_0, LS_0x555712afdc30_0_4;
L_0x555712afde20 .concat [ 1 1 1 1], L_0x555712afdaa0, L_0x555712afdaa0, L_0x555712afdaa0, L_0x555712afdaa0;
S_0x555712893e00 .scope generate, "row_num[3]" "row_num[3]" 2 31, 2 31 0, S_0x555712a74880;
 .timescale 0 0;
P_0x5557129f0bd0 .param/l "i" 0 2 31, +C4<011>;
L_0x555712b00e70 .functor NOT 1, L_0x555712b00dd0, C4<0>, C4<0>, C4<0>;
L_0x555712b00ee0 .functor AND 1, L_0x555712b00e70, o0x7fd440a586d8, C4<1>, C4<1>;
v0x5557127b1750_0 .net *"_ivl_0", 0 0, L_0x555712b00dd0;  1 drivers
v0x5557127a6130_0 .net *"_ivl_1", 0 0, L_0x555712b00e70;  1 drivers
v0x5557127a6210_0 .net *"_ivl_3", 0 0, L_0x555712b00ee0;  1 drivers
S_0x555712894930 .scope module, "mac_row_instance" "mac_row" 2 33, 3 3 0, S_0x555712893e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 128 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /INPUT 128 "in_n";
    .port_info 5 /OUTPUT 8 "valid";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /OUTPUT 1 "all_weight_zero";
P_0x5557129e82d0 .param/l "bw" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x5557129e8310 .param/l "channels_per_pe" 0 3 8, +C4<00000000000000000000000000000001>;
P_0x5557129e8350 .param/l "col" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x5557129e8390 .param/l "psum_bw" 0 3 6, +C4<00000000000000000000000000010000>;
L_0x555712b0c660 .functor BUFZ 4, L_0x555712b0d160, C4<0000>, C4<0000>, C4<0000>;
L_0x555712b0c300 .functor BUFZ 2, L_0x555712b0d370, C4<00>, C4<00>, C4<00>;
v0x55571283d800_0 .net *"_ivl_136", 3 0, L_0x555712b0c660;  1 drivers
v0x555712831fd0_0 .net *"_ivl_141", 1 0, L_0x555712b0c300;  1 drivers
v0x5557128320b0_0 .net *"_ivl_143", 0 0, L_0x555712b0cbe0;  1 drivers
v0x5557128267a0_0 .net *"_ivl_145", 0 0, L_0x555712b0cc80;  1 drivers
L_0x7fd4406d0e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712826860_0 .net/2u *"_ivl_146", 0 0, L_0x7fd4406d0e28;  1 drivers
v0x55571281b080_0 .net "all_weight_zero", 0 0, L_0x555712b0cec0;  1 drivers
v0x55571281b140_0 .net "gate_clk", 0 0, L_0x555712b0d050;  1 drivers
v0x555712804460_0 .net "in_n", 127 0, L_0x555712b0d250;  1 drivers
v0x555712804520_0 .net "in_w", 3 0, L_0x555712b0d160;  1 drivers
v0x5557127f8e60_0 .net "inst_w", 1 0, L_0x555712b0d370;  1 drivers
v0x5557127f8f40_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557127ed510_0 .net "out_s", 127 0, L_0x555712b0b060;  1 drivers
v0x5557127ed5f0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557127df4e0_0 .net "temp", 35 0, L_0x555712b0bbc0;  1 drivers
v0x5557127df5c0_0 .net "temp_inst", 17 0, L_0x555712b0c720;  1 drivers
v0x5557127d3cb0_0 .net "valid", 7 0, L_0x555712b0bce0;  1 drivers
v0x5557127d3d90_0 .net "weight_assigned", 7 0, L_0x555712b0b9e0;  1 drivers
v0x5557127bcd60_0 .net "weight_zero", 7 0, L_0x555712b0bad0;  1 drivers
L_0x555712b01f70 .part L_0x555712b0bbc0, 0, 4;
L_0x555712b02010 .part L_0x555712b0d250, 0, 16;
L_0x555712b020b0 .part L_0x555712b0c720, 0, 2;
L_0x555712b02150 .part L_0x555712b0c720, 3, 1;
L_0x555712b03210 .part L_0x555712b0bbc0, 4, 4;
L_0x555712b03300 .part L_0x555712b0d250, 16, 16;
L_0x555712b03430 .part L_0x555712b0c720, 2, 2;
L_0x555712b034d0 .part L_0x555712b0c720, 5, 1;
L_0x555712b04770 .part L_0x555712b0bbc0, 8, 4;
L_0x555712b04810 .part L_0x555712b0d250, 32, 16;
L_0x555712b04910 .part L_0x555712b0c720, 4, 2;
L_0x555712b049b0 .part L_0x555712b0c720, 7, 1;
L_0x555712b05c20 .part L_0x555712b0bbc0, 12, 4;
L_0x555712b05d50 .part L_0x555712b0d250, 48, 16;
L_0x555712b05f00 .part L_0x555712b0c720, 6, 2;
L_0x555712b05fa0 .part L_0x555712b0c720, 9, 1;
L_0x555712b071b0 .part L_0x555712b0bbc0, 16, 4;
L_0x555712b07250 .part L_0x555712b0d250, 64, 16;
L_0x555712b07390 .part L_0x555712b0c720, 8, 2;
L_0x555712b07430 .part L_0x555712b0c720, 11, 1;
L_0x555712b085c0 .part L_0x555712b0bbc0, 20, 4;
L_0x555712b08660 .part L_0x555712b0d250, 80, 16;
L_0x555712b087c0 .part L_0x555712b0c720, 10, 2;
L_0x555712b08860 .part L_0x555712b0c720, 13, 1;
L_0x555712b09aa0 .part L_0x555712b0bbc0, 24, 4;
L_0x555712b09b40 .part L_0x555712b0d250, 96, 16;
L_0x555712b09cc0 .part L_0x555712b0c720, 12, 2;
L_0x555712b09d60 .part L_0x555712b0c720, 15, 1;
LS_0x555712b0b060_0_0 .concat8 [ 16 16 16 16], L_0x555712b01e20, L_0x555712b030c0, L_0x555712b04620, L_0x555712b05ad0;
LS_0x555712b0b060_0_4 .concat8 [ 16 16 16 16], L_0x555712b07060, L_0x555712b08470, L_0x555712b09950, L_0x555712b0af10;
L_0x555712b0b060 .concat8 [ 64 64 0 0], LS_0x555712b0b060_0_0, LS_0x555712b0b060_0_4;
L_0x555712b0b3d0 .part L_0x555712b0bbc0, 28, 4;
L_0x555712b0b680 .part L_0x555712b0d250, 112, 16;
L_0x555712b0b830 .part L_0x555712b0c720, 14, 2;
LS_0x555712b0b9e0_0_0 .concat8 [ 1 1 1 1], v0x55571298a700_0, v0x555712921480_0, v0x5557128c0a00_0, v0x555712855f10_0;
LS_0x555712b0b9e0_0_4 .concat8 [ 1 1 1 1], v0x5557127f0f60_0, v0x5557129c9fe0_0, v0x5557129cdc60_0, v0x5557128844a0_0;
L_0x555712b0b9e0 .concat8 [ 4 4 0 0], LS_0x555712b0b9e0_0_0, LS_0x555712b0b9e0_0_4;
LS_0x555712b0bad0_0_0 .concat8 [ 1 1 1 1], v0x555712985fb0_0, v0x55571291cd30_0, v0x5557128b8180_0, v0x555712857f30_0;
LS_0x555712b0bad0_0_4 .concat8 [ 1 1 1 1], v0x5557127ec8c0_0, v0x55571296c2d0_0, v0x5557129cdd00_0, v0x555712878ce0_0;
L_0x555712b0bad0 .concat8 [ 4 4 0 0], LS_0x555712b0bad0_0_0, LS_0x555712b0bad0_0_4;
LS_0x555712b0bce0_0_0 .concat8 [ 1 1 1 1], L_0x555712b02150, L_0x555712b034d0, L_0x555712b049b0, L_0x555712b05fa0;
LS_0x555712b0bce0_0_4 .concat8 [ 1 1 1 1], L_0x555712b07430, L_0x555712b08860, L_0x555712b09d60, L_0x555712b0c000;
L_0x555712b0bce0 .concat8 [ 4 4 0 0], LS_0x555712b0bce0_0_0, LS_0x555712b0bce0_0_4;
L_0x555712b0c000 .part L_0x555712b0c720, 17, 1;
LS_0x555712b0bbc0_0_0 .concat8 [ 4 4 4 4], L_0x555712b0c660, L_0x555712b01e90, L_0x555712b03130, L_0x555712b04690;
LS_0x555712b0bbc0_0_4 .concat8 [ 4 4 4 4], L_0x555712b05b40, L_0x555712b070d0, L_0x555712b084e0, L_0x555712b099c0;
LS_0x555712b0bbc0_0_8 .concat8 [ 4 0 0 0], L_0x555712b0af80;
L_0x555712b0bbc0 .concat8 [ 16 16 4 0], LS_0x555712b0bbc0_0_0, LS_0x555712b0bbc0_0_4, LS_0x555712b0bbc0_0_8;
LS_0x555712b0c720_0_0 .concat8 [ 2 2 2 2], L_0x555712b0c300, v0x5557129915c0_0, v0x555712928340_0, v0x5557128c3780_0;
LS_0x555712b0c720_0_4 .concat8 [ 2 2 2 2], v0x555712862d00_0, v0x5557127f8210_0, v0x555712791ff0_0, v0x5557129eff60_0;
LS_0x555712b0c720_0_8 .concat8 [ 2 0 0 0], v0x55571289b460_0;
L_0x555712b0c720 .concat8 [ 8 8 2 0], LS_0x555712b0c720_0_0, LS_0x555712b0c720_0_4, LS_0x555712b0c720_0_8;
L_0x555712b0cbe0 .reduce/and L_0x555712b0b9e0;
L_0x555712b0cc80 .reduce/and L_0x555712b0bad0;
L_0x555712b0cec0 .functor MUXZ 1, L_0x7fd4406d0e28, L_0x555712b0cc80, L_0x555712b0cbe0, C4<>;
S_0x55571289f630 .scope generate, "col_num[1]" "col_num[1]" 3 34, 3 34 0, S_0x555712894930;
 .timescale 0 0;
P_0x5557127c6440 .param/l "i" 0 3 34, +C4<01>;
v0x55571297a9a0_0 .net *"_ivl_3", 0 0, L_0x555712b02150;  1 drivers
S_0x5557128722c0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x55571289f630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x5557129e5ce0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x5557129e5d20 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x5557129e5d60 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b01e20 .functor BUFZ 16, L_0x555712b01c70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b01e90 .functor BUFZ 4, v0x5557129a9eb0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557129a9eb0_0 .var "a_q", 3 0;
v0x5557129a14a0_0 .var "b_q", 3 0;
v0x55571299cce0_0 .var "c_q", 15 0;
v0x55571299eeb0_0 .net "gate_clk", 0 0, L_0x555712b0d050;  alias, 1 drivers
v0x55571299ef50_0 .net "in_n", 15 0, L_0x555712b02010;  1 drivers
v0x55571299e680_0 .net "in_w", 3 0, L_0x555712b01f70;  1 drivers
v0x555712995c70_0 .net "inst_e", 1 0, v0x5557129915c0_0;  1 drivers
v0x5557129915c0_0 .var "inst_q", 1 0;
v0x555712993680_0 .net "inst_w", 1 0, L_0x555712b020b0;  1 drivers
v0x555712992e50_0 .var "load_ready_q", 0 0;
v0x555712992f10_0 .net "mac_out", 15 0, L_0x555712b01c70;  1 drivers
v0x55571298a660_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x55571298a700_0 .var "o_weight_assigned", 0 0;
v0x555712985fb0_0 .var "o_weight_zero", 0 0;
v0x555712986050_0 .net "out_e", 3 0, L_0x555712b01e90;  1 drivers
v0x555712988070_0 .net "out_s", 15 0, L_0x555712b01e20;  1 drivers
v0x555712987840_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557129878e0_0 .var "weight_assigned", 0 0;
E_0x5557129664c0 .event posedge, v0x55571299eeb0_0;
S_0x55571284eb20 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x5557128722c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x5557129dccc0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x5557129dcd00 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x5557129dcd40 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b01c70 .functor BUFZ 16, L_0x555712b01bd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5557129b1aa0_0 .net/s *"_ivl_3", 15 0, L_0x555712b01ae0;  1 drivers
v0x55571299aa40_0 .net/s "a", 3 0, v0x5557129a9eb0_0;  1 drivers
v0x5557129b8500 .array "a_mul", 0 0;
v0x5557129b8500_0 .net/s v0x5557129b8500 0, 4 0, L_0x555712b01510; 1 drivers
v0x5557129b3d40 .array "a_pad1", 0 0;
v0x5557129b3d40_0 .net/s v0x5557129b3d40 0, 4 0, L_0x555712b010b0; 1 drivers
v0x5557129b5f10_0 .net/s "b", 3 0, v0x5557129a14a0_0;  1 drivers
v0x5557129b5fd0 .array "b1", 0 0;
v0x5557129b5fd0_0 .net/s v0x5557129b5fd0 0, 3 0, L_0x555712b00fa0; 1 drivers
v0x5557129b56e0 .array "b_mul", 0 0;
v0x5557129b56e0_0 .net/s v0x5557129b56e0 0, 3 0, L_0x555712b01670; 1 drivers
v0x5557129accd0_0 .net/s "c", 15 0, v0x55571299cce0_0;  1 drivers
v0x5557129acd90_0 .net "in_weight_zero", 0 0, L_0x555712b012e0;  1 drivers
v0x5557129a8510_0 .net/s "out", 15 0, L_0x555712b01c70;  alias, 1 drivers
v0x5557129a85b0_0 .net/s "product", 9 0, L_0x555712b019f0;  1 drivers
v0x5557129aa6e0 .array "product1", 0 0;
v0x5557129aa6e0_0 .net/s v0x5557129aa6e0 0, 8 0, L_0x555712b01870; 1 drivers
v0x5557129aa7a0_0 .net/s "psum", 15 0, L_0x555712b01bd0;  1 drivers
L_0x555712b019f0 .extend/s 10, L_0x555712b01870;
L_0x555712b01ae0 .extend/s 16, L_0x555712b019f0;
L_0x555712b01bd0 .arith/sum 16, L_0x555712b01ae0, v0x55571299cce0_0;
S_0x55571284f650 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x55571284eb20;
 .timescale 0 0;
P_0x5557125de380 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b00fa0 .functor BUFZ 4, v0x5557129a14a0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557129c5660_0 .net/s *"_ivl_16", 8 0, L_0x555712b01730;  1 drivers
v0x5557129c0f50_0 .net/s *"_ivl_19", 8 0, L_0x555712b017d0;  1 drivers
L_0x7fd4406d09a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557129c3070_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d09a8;  1 drivers
v0x5557129c3130_0 .net/s *"_ivl_7", 31 0, L_0x555712b01240;  1 drivers
L_0x7fd4406d09f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557129c28f0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d09f0;  1 drivers
L_0x555712b010b0 .concat [ 4 1 0 0], v0x5557129a9eb0_0, L_0x7fd4406d09a8;
L_0x555712b01240 .extend/s 32, L_0x555712b00fa0;
L_0x555712b012e0 .cmp/ne 32, L_0x555712b01240, L_0x7fd4406d09f0;
L_0x555712b01730 .extend/s 9, L_0x555712b01510;
L_0x555712b017d0 .extend/s 9, L_0x555712b01670;
L_0x555712b01870 .arith/mult 9, L_0x555712b01730, L_0x555712b017d0;
S_0x55571285ab80 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x55571284f650;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x5557125cb8d0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b01510 .functor AND 5, L_0x555712b010b0, L_0x555712b01470, C4<11111>, C4<11111>;
L_0x555712b01670 .functor AND 4, L_0x555712b00fa0, L_0x555712b015d0, C4<1111>, C4<1111>;
v0x5557129d8610_0 .net *"_ivl_0", 4 0, L_0x555712b01470;  1 drivers
v0x5557129da6d0_0 .net *"_ivl_4", 3 0, L_0x555712b015d0;  1 drivers
v0x5557129d9ea0_0 .net/s "a", 4 0, L_0x555712b010b0;  alias, 1 drivers
v0x5557129d16c0_0 .net/s "a_out", 4 0, L_0x555712b01510;  alias, 1 drivers
v0x5557129cd010_0 .net/s "b", 3 0, L_0x555712b00fa0;  alias, 1 drivers
v0x5557129cf0d0_0 .net/s "b_out", 3 0, L_0x555712b01670;  alias, 1 drivers
v0x5557129ce8a0_0 .net "mask", 0 0, L_0x555712b012e0;  alias, 1 drivers
LS_0x555712b01470_0_0 .concat [ 1 1 1 1], L_0x555712b012e0, L_0x555712b012e0, L_0x555712b012e0, L_0x555712b012e0;
LS_0x555712b01470_0_4 .concat [ 1 0 0 0], L_0x555712b012e0;
L_0x555712b01470 .concat [ 4 1 0 0], LS_0x555712b01470_0_0, LS_0x555712b01470_0_4;
L_0x555712b015d0 .concat [ 1 1 1 1], L_0x555712b012e0, L_0x555712b012e0, L_0x555712b012e0, L_0x555712b012e0;
S_0x55571285b6b0 .scope generate, "col_num[2]" "col_num[2]" 3 34, 3 34 0, S_0x555712894930;
 .timescale 0 0;
P_0x5557125cd700 .param/l "i" 0 3 34, +C4<010>;
v0x555712911730_0 .net *"_ivl_3", 0 0, L_0x555712b034d0;  1 drivers
S_0x555712866180 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x55571285b6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x55571297ca60 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x55571297caa0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x55571297cae0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b030c0 .functor BUFZ 16, L_0x555712b02f10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b03130 .functor BUFZ 4, v0x555712940a10_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712940a10_0 .var "a_q", 3 0;
v0x555712938000_0 .var "b_q", 3 0;
v0x555712933950_0 .var "c_q", 15 0;
v0x555712935a10_0 .net "gate_clk", 0 0, L_0x555712b0d050;  alias, 1 drivers
v0x5557129351e0_0 .net "in_n", 15 0, L_0x555712b03300;  1 drivers
v0x555712935280_0 .net "in_w", 3 0, L_0x555712b03210;  1 drivers
v0x55571292c9f0_0 .net "inst_e", 1 0, v0x555712928340_0;  1 drivers
v0x555712928340_0 .var "inst_q", 1 0;
v0x55571292a400_0 .net "inst_w", 1 0, L_0x555712b03430;  1 drivers
v0x555712929bd0_0 .var "load_ready_q", 0 0;
v0x555712929c90_0 .net "mac_out", 15 0, L_0x555712b02f10;  1 drivers
v0x5557129213e0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712921480_0 .var "o_weight_assigned", 0 0;
v0x55571291cd30_0 .var "o_weight_zero", 0 0;
v0x55571291cdd0_0 .net "out_e", 3 0, L_0x555712b03130;  1 drivers
v0x55571291edf0_0 .net "out_s", 15 0, L_0x555712b030c0;  1 drivers
v0x55571291e5c0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x55571291e660_0 .var "weight_assigned", 0 0;
S_0x555712866cb0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712866180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712973a50 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712973a90 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712973ad0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b02f10 .functor BUFZ 16, L_0x555712b02e70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5557129582a0_0 .net/s *"_ivl_3", 15 0, L_0x555712b02d80;  1 drivers
v0x555712957a70_0 .net/s "a", 3 0, v0x555712940a10_0;  1 drivers
v0x55571294f060 .array "a_mul", 0 0;
v0x55571294f060_0 .net/s v0x55571294f060 0, 4 0, L_0x555712b027b0; 1 drivers
v0x55571294a8a0 .array "a_pad1", 0 0;
v0x55571294a8a0_0 .net/s v0x55571294a8a0 0, 4 0, L_0x555712b02350; 1 drivers
v0x55571294ca70_0 .net/s "b", 3 0, v0x555712938000_0;  1 drivers
v0x55571294cb30 .array "b1", 0 0;
v0x55571294cb30_0 .net/s v0x55571294cb30 0, 3 0, L_0x555712b02240; 1 drivers
v0x55571294c240 .array "b_mul", 0 0;
v0x55571294c240_0 .net/s v0x55571294c240 0, 3 0, L_0x555712b02910; 1 drivers
v0x555712943830_0 .net/s "c", 15 0, v0x555712933950_0;  1 drivers
v0x5557129438f0_0 .net "in_weight_zero", 0 0, L_0x555712b02580;  1 drivers
v0x55571293f070_0 .net/s "out", 15 0, L_0x555712b02f10;  alias, 1 drivers
v0x55571293f110_0 .net/s "product", 9 0, L_0x555712b02c90;  1 drivers
v0x555712941240 .array "product1", 0 0;
v0x555712941240_0 .net/s v0x555712941240 0, 8 0, L_0x555712b02b10; 1 drivers
v0x555712941300_0 .net/s "psum", 15 0, L_0x555712b02e70;  1 drivers
L_0x555712b02c90 .extend/s 10, L_0x555712b02b10;
L_0x555712b02d80 .extend/s 16, L_0x555712b02c90;
L_0x555712b02e70 .arith/sum 16, L_0x555712b02d80, v0x555712933950_0;
S_0x555712871790 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712866cb0;
 .timescale 0 0;
P_0x5557125c3260 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b02240 .functor BUFZ 4, v0x555712938000_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712953e30_0 .net/s *"_ivl_16", 8 0, L_0x555712b029d0;  1 drivers
v0x55571293cdd0_0 .net/s *"_ivl_19", 8 0, L_0x555712b02a70;  1 drivers
L_0x7fd4406d0a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571295a890_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d0a38;  1 drivers
v0x55571295a950_0 .net/s *"_ivl_7", 31 0, L_0x555712b024e0;  1 drivers
L_0x7fd4406d0a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557129560d0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d0a80;  1 drivers
L_0x555712b02350 .concat [ 4 1 0 0], v0x555712940a10_0, L_0x7fd4406d0a38;
L_0x555712b024e0 .extend/s 32, L_0x555712b02240;
L_0x555712b02580 .cmp/ne 32, L_0x555712b024e0, L_0x7fd4406d0a80;
L_0x555712b029d0 .extend/s 9, L_0x555712b027b0;
L_0x555712b02a70 .extend/s 9, L_0x555712b02910;
L_0x555712b02b10 .arith/mult 9, L_0x555712b029d0, L_0x555712b02a70;
S_0x555712842500 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712871790;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x5557125c42c0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b027b0 .functor AND 5, L_0x555712b02350, L_0x555712b02710, C4<11111>, C4<11111>;
L_0x555712b02910 .functor AND 4, L_0x555712b02240, L_0x555712b02870, C4<1111>, C4<1111>;
v0x55571296f3a0_0 .net *"_ivl_0", 4 0, L_0x555712b02710;  1 drivers
v0x555712971460_0 .net *"_ivl_4", 3 0, L_0x555712b02870;  1 drivers
v0x555712970c30_0 .net/s "a", 4 0, L_0x555712b02350;  alias, 1 drivers
v0x5557129679f0_0 .net/s "a_out", 4 0, L_0x555712b027b0;  alias, 1 drivers
v0x5557129632e0_0 .net/s "b", 3 0, L_0x555712b02240;  alias, 1 drivers
v0x555712965400_0 .net/s "b_out", 3 0, L_0x555712b02910;  alias, 1 drivers
v0x555712964c80_0 .net "mask", 0 0, L_0x555712b02580;  alias, 1 drivers
LS_0x555712b02710_0_0 .concat [ 1 1 1 1], L_0x555712b02580, L_0x555712b02580, L_0x555712b02580, L_0x555712b02580;
LS_0x555712b02710_0_4 .concat [ 1 0 0 0], L_0x555712b02580;
L_0x555712b02710 .concat [ 4 1 0 0], LS_0x555712b02710_0_0, LS_0x555712b02710_0_4;
L_0x555712b02870 .concat [ 1 1 1 1], L_0x555712b02580, L_0x555712b02580, L_0x555712b02580, L_0x555712b02580;
S_0x55571281f140 .scope generate, "col_num[3]" "col_num[3]" 3 34, 3 34 0, S_0x555712894930;
 .timescale 0 0;
P_0x5557125c3be0 .param/l "i" 0 3 34, +C4<011>;
v0x5557128ac120_0 .net *"_ivl_3", 0 0, L_0x555712b049b0;  1 drivers
S_0x55571281fc70 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x55571281f140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x5557129137f0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712913830 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712913870 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b04620 .functor BUFZ 16, L_0x555712b04470, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b04690 .functor BUFZ 4, v0x5557128d7580_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557128d7580_0 .var "a_q", 3 0;
v0x5557128ced90_0 .var "b_q", 3 0;
v0x5557128ca6e0_0 .var "c_q", 15 0;
v0x5557128cc7a0_0 .net "gate_clk", 0 0, L_0x555712b0d050;  alias, 1 drivers
v0x5557128cc840_0 .net "in_n", 15 0, L_0x555712b04810;  1 drivers
v0x5557128cbf70_0 .net "in_w", 3 0, L_0x555712b04770;  1 drivers
v0x5557128cc030_0 .net "inst_e", 1 0, v0x5557128c3780_0;  1 drivers
v0x5557128c3780_0 .var "inst_q", 1 0;
v0x5557128bf0d0_0 .net "inst_w", 1 0, L_0x555712b04910;  1 drivers
v0x5557128c1190_0 .var "load_ready_q", 0 0;
v0x5557128c1250_0 .net "mac_out", 15 0, L_0x555712b04470;  1 drivers
v0x5557128c0960_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557128c0a00_0 .var "o_weight_assigned", 0 0;
v0x5557128b8180_0 .var "o_weight_zero", 0 0;
v0x5557128b8220_0 .net "out_e", 3 0, L_0x555712b04690;  1 drivers
v0x5557128b3ad0_0 .net "out_s", 15 0, L_0x555712b04620;  1 drivers
v0x5557128b5b90_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557128b5c30_0 .var "weight_assigned", 0 0;
S_0x55571282a970 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x55571281fc70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712909d80 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712909dc0 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712909e00 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b04470 .functor BUFZ 16, L_0x555712b043d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5557128eee10_0 .net/s *"_ivl_3", 15 0, L_0x555712b042e0;  1 drivers
v0x5557128ee5e0_0 .net/s "a", 3 0, v0x5557128d7580_0;  1 drivers
v0x5557128e5bd0 .array "a_mul", 0 0;
v0x5557128e5bd0_0 .net/s v0x5557128e5bd0 0, 4 0, L_0x555712b03c00; 1 drivers
v0x5557128e1410 .array "a_pad1", 0 0;
v0x5557128e1410_0 .net/s v0x5557128e1410 0, 4 0, L_0x555712b03710; 1 drivers
v0x5557128e35e0_0 .net/s "b", 3 0, v0x5557128ced90_0;  1 drivers
v0x5557128e36a0 .array "b1", 0 0;
v0x5557128e36a0_0 .net/s v0x5557128e36a0 0, 3 0, L_0x555712b03650; 1 drivers
v0x5557128e2db0 .array "b_mul", 0 0;
v0x5557128e2db0_0 .net/s v0x5557128e2db0 0, 3 0, L_0x555712b03e70; 1 drivers
v0x5557128da3a0_0 .net/s "c", 15 0, v0x5557128ca6e0_0;  1 drivers
v0x5557128da460_0 .net "in_weight_zero", 0 0, L_0x555712b03940;  1 drivers
v0x5557128d5cf0_0 .net/s "out", 15 0, L_0x555712b04470;  alias, 1 drivers
v0x5557128d5d90_0 .net/s "product", 9 0, L_0x555712b041f0;  1 drivers
v0x5557128d7db0 .array "product1", 0 0;
v0x5557128d7db0_0 .net/s v0x5557128d7db0 0, 8 0, L_0x555712b04070; 1 drivers
v0x5557128d7e70_0 .net/s "psum", 15 0, L_0x555712b043d0;  1 drivers
L_0x555712b041f0 .extend/s 10, L_0x555712b04070;
L_0x555712b042e0 .extend/s 16, L_0x555712b041f0;
L_0x555712b043d0 .arith/sum 16, L_0x555712b042e0, v0x5557128ca6e0_0;
S_0x55571282b4a0 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x55571282a970;
 .timescale 0 0;
P_0x5557125e1840 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b03650 .functor BUFZ 4, v0x5557128ced90_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557128fa640_0 .net/s *"_ivl_16", 8 0, L_0x555712b03f30;  1 drivers
v0x5557128f9e10_0 .net/s *"_ivl_19", 8 0, L_0x555712b03fd0;  1 drivers
L_0x7fd4406d0ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557128f1400_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d0ac8;  1 drivers
v0x5557128f14c0_0 .net/s *"_ivl_7", 31 0, L_0x555712b038a0;  1 drivers
L_0x7fd4406d0b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557128ecc40_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d0b10;  1 drivers
L_0x555712b03710 .concat [ 4 1 0 0], v0x5557128d7580_0, L_0x7fd4406d0ac8;
L_0x555712b038a0 .extend/s 32, L_0x555712b03650;
L_0x555712b03940 .cmp/ne 32, L_0x555712b038a0, L_0x7fd4406d0b10;
L_0x555712b03f30 .extend/s 9, L_0x555712b03c00;
L_0x555712b03fd0 .extend/s 9, L_0x555712b03e70;
L_0x555712b04070 .arith/mult 9, L_0x555712b03f30, L_0x555712b03fd0;
S_0x5557128361a0 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x55571282b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x5557125e1080 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b03c00 .functor AND 5, L_0x555712b03710, L_0x555712b03ad0, C4<11111>, C4<11111>;
L_0x555712b03e70 .functor AND 4, L_0x555712b03650, L_0x555712b03cc0, C4<1111>, C4<1111>;
v0x555712905670_0 .net *"_ivl_0", 4 0, L_0x555712b03ad0;  1 drivers
v0x555712907790_0 .net *"_ivl_4", 3 0, L_0x555712b03cc0;  1 drivers
v0x555712907010_0 .net/s "a", 4 0, L_0x555712b03710;  alias, 1 drivers
v0x5557128f61d0_0 .net/s "a_out", 4 0, L_0x555712b03c00;  alias, 1 drivers
v0x5557128df170_0 .net/s "b", 3 0, L_0x555712b03650;  alias, 1 drivers
v0x5557128fcc30_0 .net/s "b_out", 3 0, L_0x555712b03e70;  alias, 1 drivers
v0x5557128f8470_0 .net "mask", 0 0, L_0x555712b03940;  alias, 1 drivers
LS_0x555712b03ad0_0_0 .concat [ 1 1 1 1], L_0x555712b03940, L_0x555712b03940, L_0x555712b03940, L_0x555712b03940;
LS_0x555712b03ad0_0_4 .concat [ 1 0 0 0], L_0x555712b03940;
L_0x555712b03ad0 .concat [ 4 1 0 0], LS_0x555712b03ad0_0_0, LS_0x555712b03ad0_0_4;
L_0x555712b03cc0 .concat [ 1 1 1 1], L_0x555712b03940, L_0x555712b03940, L_0x555712b03940, L_0x555712b03940;
S_0x555712836cd0 .scope generate, "col_num[4]" "col_num[4]" 3 34, 3 34 0, S_0x555712894930;
 .timescale 0 0;
P_0x5557125d6b40 .param/l "i" 0 3 34, +C4<0100>;
v0x55571284bed0_0 .net *"_ivl_3", 0 0, L_0x555712b05fa0;  1 drivers
S_0x5557128419d0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712836cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x5557128a7a10 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x5557128a7a50 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x5557128a7a90 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b05ad0 .functor BUFZ 16, L_0x555712b05920, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b05b40 .functor BUFZ 4, v0x55571286eb40_0, C4<0000>, C4<0000>, C4<0000>;
v0x55571286eb40_0 .var "a_q", 3 0;
v0x55571286e310_0 .var "b_q", 3 0;
v0x555712865b20_0 .var "c_q", 15 0;
v0x555712861470_0 .net "gate_clk", 0 0, L_0x555712b0d050;  alias, 1 drivers
v0x555712861510_0 .net "in_n", 15 0, L_0x555712b05d50;  1 drivers
v0x555712863530_0 .net "in_w", 3 0, L_0x555712b05c20;  1 drivers
v0x5557128635f0_0 .net "inst_e", 1 0, v0x555712862d00_0;  1 drivers
v0x555712862d00_0 .var "inst_q", 1 0;
v0x555712862dc0_0 .net "inst_w", 1 0, L_0x555712b05f00;  1 drivers
v0x55571285a520_0 .var "load_ready_q", 0 0;
v0x55571285a5e0_0 .net "mac_out", 15 0, L_0x555712b05920;  1 drivers
v0x555712855e70_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712855f10_0 .var "o_weight_assigned", 0 0;
v0x555712857f30_0 .var "o_weight_zero", 0 0;
v0x555712857fd0_0 .net "out_e", 3 0, L_0x555712b05b40;  1 drivers
v0x555712857700_0 .net "out_s", 15 0, L_0x555712b05ad0;  1 drivers
v0x55571284e4c0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x55571284e560_0 .var "weight_assigned", 0 0;
S_0x555712814660 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x5557128419d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x5557128a93b0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x5557128a93f0 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x5557128a9430 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b05920 .functor BUFZ 16, L_0x555712b05880, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5557128837b0_0 .net/s *"_ivl_3", 15 0, L_0x555712b05790;  1 drivers
v0x555712885980_0 .net/s "a", 3 0, v0x55571286eb40_0;  1 drivers
v0x555712885150 .array "a_mul", 0 0;
v0x555712885150_0 .net/s v0x555712885150 0, 4 0, L_0x555712b050b0; 1 drivers
v0x5557128851f0 .array "a_pad1", 0 0;
v0x5557128851f0_0 .net/s v0x5557128851f0 0, 4 0, L_0x555712b04b80; 1 drivers
v0x55571287c740_0 .net/s "b", 3 0, v0x55571286e310_0;  1 drivers
v0x555712878090 .array "b1", 0 0;
v0x555712878090_0 .net/s v0x555712878090 0, 3 0, L_0x555712b04ac0; 1 drivers
v0x555712878150 .array "b_mul", 0 0;
v0x555712878150_0 .net/s v0x555712878150 0, 3 0, L_0x555712b05320; 1 drivers
v0x55571287a150_0 .net/s "c", 15 0, v0x555712865b20_0;  1 drivers
v0x55571287a210_0 .net "in_weight_zero", 0 0, L_0x555712b04db0;  1 drivers
v0x555712879920_0 .net/s "out", 15 0, L_0x555712b05920;  alias, 1 drivers
v0x5557128799c0_0 .net/s "product", 9 0, L_0x555712b056a0;  1 drivers
v0x555712871130 .array "product1", 0 0;
v0x555712871130_0 .net/s v0x555712871130 0, 8 0, L_0x555712b05520; 1 drivers
v0x55571286ca80_0 .net/s "psum", 15 0, L_0x555712b05880;  1 drivers
L_0x555712b056a0 .extend/s 10, L_0x555712b05520;
L_0x555712b05790 .extend/s 16, L_0x555712b056a0;
L_0x555712b05880 .arith/sum 16, L_0x555712b05790, v0x555712865b20_0;
S_0x5557127f1520 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712814660;
 .timescale 0 0;
P_0x5557125d9230 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b04ac0 .functor BUFZ 4, v0x55571286e310_0, C4<0000>, C4<0000>, C4<0000>;
v0x55571288efe0_0 .net/s *"_ivl_16", 8 0, L_0x555712b053e0;  1 drivers
v0x5557128911b0_0 .net/s *"_ivl_19", 8 0, L_0x555712b05480;  1 drivers
L_0x7fd4406d0b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712890980_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d0b58;  1 drivers
v0x555712890a40_0 .net/s *"_ivl_7", 31 0, L_0x555712b04d10;  1 drivers
L_0x7fd4406d0ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712887f70_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d0ba0;  1 drivers
L_0x555712b04b80 .concat [ 4 1 0 0], v0x55571286eb40_0, L_0x7fd4406d0b58;
L_0x555712b04d10 .extend/s 32, L_0x555712b04ac0;
L_0x555712b04db0 .cmp/ne 32, L_0x555712b04d10, L_0x7fd4406d0ba0;
L_0x555712b053e0 .extend/s 9, L_0x555712b050b0;
L_0x555712b05480 .extend/s 9, L_0x555712b05320;
L_0x555712b05520 .arith/mult 9, L_0x555712b053e0, L_0x555712b05480;
S_0x5557127f2050 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x5557127f1520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x55571280f3f0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b050b0 .functor AND 5, L_0x555712b04b80, L_0x555712b04f40, C4<11111>, C4<11111>;
L_0x555712b05320 .functor AND 4, L_0x555712b04ac0, L_0x555712b05170, C4<1111>, C4<1111>;
v0x55571288ced0_0 .net *"_ivl_0", 4 0, L_0x555712b04f40;  1 drivers
v0x55571289efd0_0 .net *"_ivl_4", 3 0, L_0x555712b05170;  1 drivers
v0x55571289a810_0 .net/s "a", 4 0, L_0x555712b04b80;  alias, 1 drivers
v0x55571289a8d0_0 .net/s "a_out", 4 0, L_0x555712b050b0;  alias, 1 drivers
v0x55571289c9e0_0 .net/s "b", 3 0, L_0x555712b04ac0;  alias, 1 drivers
v0x55571289c1b0_0 .net/s "b_out", 3 0, L_0x555712b05320;  alias, 1 drivers
v0x5557128937a0_0 .net "mask", 0 0, L_0x555712b04db0;  alias, 1 drivers
LS_0x555712b04f40_0_0 .concat [ 1 1 1 1], L_0x555712b04db0, L_0x555712b04db0, L_0x555712b04db0, L_0x555712b04db0;
LS_0x555712b04f40_0_4 .concat [ 1 0 0 0], L_0x555712b04db0;
L_0x555712b04f40 .concat [ 4 1 0 0], LS_0x555712b04f40_0_0, LS_0x555712b04f40_0_4;
L_0x555712b05170 .concat [ 1 1 1 1], L_0x555712b04db0, L_0x555712b04db0, L_0x555712b04db0, L_0x555712b04db0;
S_0x5557127fcf20 .scope generate, "col_num[5]" "col_num[5]" 3 34, 3 34 0, S_0x555712894930;
 .timescale 0 0;
P_0x5557128e3d80 .param/l "i" 0 3 34, +C4<0101>;
v0x5557127e3050_0 .net *"_ivl_3", 0 0, L_0x555712b07430;  1 drivers
S_0x5557127fda50 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x5557127fcf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x55571284b750 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x55571284b790 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x55571284b7d0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b07060 .functor BUFZ 16, L_0x555712b06eb0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b070d0 .functor BUFZ 4, v0x555712807ec0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712807ec0_0 .var "a_q", 3 0;
v0x555712803810_0 .var "b_q", 3 0;
v0x5557128058d0_0 .var "c_q", 15 0;
v0x5557128050a0_0 .net "gate_clk", 0 0, L_0x555712b0d050;  alias, 1 drivers
v0x555712805140_0 .net "in_n", 15 0, L_0x555712b07250;  1 drivers
v0x5557127fc8c0_0 .net "in_w", 3 0, L_0x555712b071b0;  1 drivers
v0x5557127fc980_0 .net "inst_e", 1 0, v0x5557127f8210_0;  1 drivers
v0x5557127f8210_0 .var "inst_q", 1 0;
v0x5557127fa2d0_0 .net "inst_w", 1 0, L_0x555712b07390;  1 drivers
v0x5557127f9aa0_0 .var "load_ready_q", 0 0;
v0x5557127f9b60_0 .net "mac_out", 15 0, L_0x555712b06eb0;  1 drivers
v0x5557127f0ec0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557127f0f60_0 .var "o_weight_assigned", 0 0;
v0x5557127ec8c0_0 .var "o_weight_zero", 0 0;
v0x5557127ec960_0 .net "out_e", 3 0, L_0x555712b070d0;  1 drivers
v0x5557127ee8d0_0 .net "out_s", 15 0, L_0x555712b07060;  1 drivers
v0x5557127ee990_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557127c55b0_0 .var "weight_assigned", 0 0;
S_0x555712808520 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x5557127fda50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712841370 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x5557128413b0 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x5557128413f0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b06eb0 .functor BUFZ 16, L_0x555712b06e10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5557128274f0_0 .net/s *"_ivl_3", 15 0, L_0x555712b06d20;  1 drivers
v0x55571281eae0_0 .net/s "a", 3 0, v0x555712807ec0_0;  1 drivers
v0x55571281a430 .array "a_mul", 0 0;
v0x55571281a430_0 .net/s v0x55571281a430 0, 4 0, L_0x555712b06640; 1 drivers
v0x55571281a4d0 .array "a_pad1", 0 0;
v0x55571281a4d0_0 .net/s v0x55571281a4d0 0, 4 0, L_0x555712b061e0; 1 drivers
v0x55571281c4f0_0 .net/s "b", 3 0, v0x555712803810_0;  1 drivers
v0x55571281bcc0 .array "b1", 0 0;
v0x55571281bcc0_0 .net/s v0x55571281bcc0 0, 3 0, L_0x555712b04a50; 1 drivers
v0x55571281bd80 .array "b_mul", 0 0;
v0x55571281bd80_0 .net/s v0x55571281bd80 0, 3 0, L_0x555712b068b0; 1 drivers
v0x5557128134d0_0 .net/s "c", 15 0, v0x5557128058d0_0;  1 drivers
v0x555712813590_0 .net "in_weight_zero", 0 0, L_0x555712b06410;  1 drivers
v0x55571280ee20_0 .net/s "out", 15 0, L_0x555712b06eb0;  alias, 1 drivers
v0x55571280eee0_0 .net/s "product", 9 0, L_0x555712b06c30;  1 drivers
v0x555712810ee0 .array "product1", 0 0;
v0x555712810ee0_0 .net/s v0x555712810ee0 0, 8 0, L_0x555712b06ab0; 1 drivers
v0x5557128106b0_0 .net/s "psum", 15 0, L_0x555712b06e10;  1 drivers
L_0x555712b06c30 .extend/s 10, L_0x555712b06ab0;
L_0x555712b06d20 .extend/s 16, L_0x555712b06c30;
L_0x555712b06e10 .arith/sum 16, L_0x555712b06d20, v0x5557128058d0_0;
S_0x555712809050 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712808520;
 .timescale 0 0;
P_0x555712a08af0 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b04a50 .functor BUFZ 4, v0x555712803810_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712832d20_0 .net/s *"_ivl_16", 8 0, L_0x555712b06970;  1 drivers
v0x55571282a310_0 .net/s *"_ivl_19", 8 0, L_0x555712b06a10;  1 drivers
L_0x7fd4406d0be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712825b50_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d0be8;  1 drivers
v0x555712825c10_0 .net/s *"_ivl_7", 31 0, L_0x555712b06370;  1 drivers
L_0x7fd4406d0c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712827d20_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d0c30;  1 drivers
L_0x555712b061e0 .concat [ 4 1 0 0], v0x555712807ec0_0, L_0x7fd4406d0be8;
L_0x555712b06370 .extend/s 32, L_0x555712b04a50;
L_0x555712b06410 .cmp/ne 32, L_0x555712b06370, L_0x7fd4406d0c30;
L_0x555712b06970 .extend/s 9, L_0x555712b06640;
L_0x555712b06a10 .extend/s 9, L_0x555712b068b0;
L_0x555712b06ab0 .arith/mult 9, L_0x555712b06970, L_0x555712b06a10;
S_0x555712813b30 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712809050;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x5557129f8920 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b06640 .functor AND 5, L_0x555712b061e0, L_0x555712b065a0, C4<11111>, C4<11111>;
L_0x555712b068b0 .functor AND 4, L_0x555712b04a50, L_0x555712b06700, C4<1111>, C4<1111>;
v0x55571283cbb0_0 .net *"_ivl_0", 4 0, L_0x555712b065a0;  1 drivers
v0x55571283ed80_0 .net *"_ivl_4", 3 0, L_0x555712b06700;  1 drivers
v0x55571283e550_0 .net/s "a", 4 0, L_0x555712b061e0;  alias, 1 drivers
v0x55571283e610_0 .net/s "a_out", 4 0, L_0x555712b06640;  alias, 1 drivers
v0x555712835b40_0 .net/s "b", 3 0, L_0x555712b04a50;  alias, 1 drivers
v0x555712831380_0 .net/s "b_out", 3 0, L_0x555712b068b0;  alias, 1 drivers
v0x555712833550_0 .net "mask", 0 0, L_0x555712b06410;  alias, 1 drivers
LS_0x555712b065a0_0_0 .concat [ 1 1 1 1], L_0x555712b06410, L_0x555712b06410, L_0x555712b06410, L_0x555712b06410;
LS_0x555712b065a0_0_4 .concat [ 1 0 0 0], L_0x555712b06410;
L_0x555712b065a0 .concat [ 4 1 0 0], LS_0x555712b065a0_0_0, LS_0x555712b065a0_0_4;
L_0x555712b06700 .concat [ 1 1 1 1], L_0x555712b06410, L_0x555712b06410, L_0x555712b06410, L_0x555712b06410;
S_0x5557127e41e0 .scope generate, "col_num[6]" "col_num[6]" 3 34, 3 34 0, S_0x555712894930;
 .timescale 0 0;
P_0x55571281c590 .param/l "i" 0 3 34, +C4<0110>;
v0x5557127f5690_0 .net *"_ivl_3", 0 0, L_0x555712b08860;  1 drivers
S_0x5557127c0e20 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x5557127e41e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x5557127de890 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x5557127de8d0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x5557127de910 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b08470 .functor BUFZ 16, L_0x555712b082c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b084e0 .functor BUFZ 4, v0x5557127a6d70_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557127a6d70_0 .var "a_q", 3 0;
v0x55571279e590_0 .var "b_q", 3 0;
v0x555712799ee0_0 .var "c_q", 15 0;
v0x55571279bfa0_0 .net "gate_clk", 0 0, L_0x555712b0d050;  alias, 1 drivers
v0x55571279c040_0 .net "in_n", 15 0, L_0x555712b08660;  1 drivers
v0x55571279b770_0 .net "in_w", 3 0, L_0x555712b085c0;  1 drivers
v0x55571279b830_0 .net "inst_e", 1 0, v0x555712791ff0_0;  1 drivers
v0x555712791ff0_0 .var "inst_q", 1 0;
v0x55571278d8e0_0 .net "inst_w", 1 0, L_0x555712b087c0;  1 drivers
v0x555712a274c0_0 .var "load_ready_q", 0 0;
v0x555712a27580_0 .net "mac_out", 15 0, L_0x555712b082c0;  1 drivers
v0x5557129c9f40_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557129c9fe0_0 .var "o_weight_assigned", 0 0;
v0x55571296c2d0_0 .var "o_weight_zero", 0 0;
v0x55571296c370_0 .net "out_e", 3 0, L_0x555712b084e0;  1 drivers
v0x55571290e660_0 .net "out_s", 15 0, L_0x555712b08470;  1 drivers
v0x55571290e720_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712852da0_0 .var "weight_assigned", 0 0;
S_0x5557127c1950 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x5557127c0e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x5557127e0230 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x5557127e0270 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x5557127e02b0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b082c0 .functor BUFZ 16, L_0x555712b08220, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5557127be1d0_0 .net/s *"_ivl_3", 15 0, L_0x555712b08130;  1 drivers
v0x5557127bd9a0_0 .net/s "a", 3 0, v0x5557127a6d70_0;  1 drivers
v0x5557127b51b0 .array "a_mul", 0 0;
v0x5557127b51b0_0 .net/s v0x5557127b51b0 0, 4 0, L_0x555712b07a50; 1 drivers
v0x5557127b5250 .array "a_pad1", 0 0;
v0x5557127b5250_0 .net/s v0x5557127b5250 0, 4 0, L_0x555712b072f0; 1 drivers
v0x5557127b0b00_0 .net/s "b", 3 0, v0x55571279e590_0;  1 drivers
v0x5557127b2bc0 .array "b1", 0 0;
v0x5557127b2bc0_0 .net/s v0x5557127b2bc0 0, 3 0, L_0x555712b07580; 1 drivers
v0x5557127b2c80 .array "b_mul", 0 0;
v0x5557127b2c80_0 .net/s v0x5557127b2c80 0, 3 0, L_0x555712b07cc0; 1 drivers
v0x5557127b2390_0 .net/s "c", 15 0, v0x555712799ee0_0;  1 drivers
v0x5557127b2450_0 .net "in_weight_zero", 0 0, L_0x555712b07820;  1 drivers
v0x5557127a9b90_0 .net/s "out", 15 0, L_0x555712b082c0;  alias, 1 drivers
v0x5557127a9c50_0 .net/s "product", 9 0, L_0x555712b08040;  1 drivers
v0x5557127a54e0 .array "product1", 0 0;
v0x5557127a54e0_0 .net/s v0x5557127a54e0 0, 8 0, L_0x555712b07ec0; 1 drivers
v0x5557127a75a0_0 .net/s "psum", 15 0, L_0x555712b08220;  1 drivers
L_0x555712b08040 .extend/s 10, L_0x555712b07ec0;
L_0x555712b08130 .extend/s 16, L_0x555712b08040;
L_0x555712b08220 .arith/sum 16, L_0x555712b08130, v0x555712799ee0_0;
S_0x5557127cc650 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x5557127c1950;
 .timescale 0 0;
P_0x5557129dd860 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b07580 .functor BUFZ 4, v0x55571279e590_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557127c9a00_0 .net/s *"_ivl_16", 8 0, L_0x555712b07d80;  1 drivers
v0x5557127c91d0_0 .net/s *"_ivl_19", 8 0, L_0x555712b07e20;  1 drivers
L_0x7fd4406d0c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557127c07c0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d0c78;  1 drivers
v0x5557127c0880_0 .net/s *"_ivl_7", 31 0, L_0x555712b07780;  1 drivers
L_0x7fd4406d0cc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557127bc110_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d0cc0;  1 drivers
L_0x555712b072f0 .concat [ 4 1 0 0], v0x5557127a6d70_0, L_0x7fd4406d0c78;
L_0x555712b07780 .extend/s 32, L_0x555712b07580;
L_0x555712b07820 .cmp/ne 32, L_0x555712b07780, L_0x7fd4406d0cc0;
L_0x555712b07d80 .extend/s 9, L_0x555712b07a50;
L_0x555712b07e20 .extend/s 9, L_0x555712b07cc0;
L_0x555712b07ec0 .arith/mult 9, L_0x555712b07d80, L_0x555712b07e20;
S_0x5557127cd180 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x5557127cc650;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x5557129adb90 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b07a50 .functor AND 5, L_0x555712b072f0, L_0x555712b079b0, C4<11111>, C4<11111>;
L_0x555712b07cc0 .functor AND 4, L_0x555712b07580, L_0x555712b07b10, C4<1111>, C4<1111>;
v0x5557127d7820_0 .net *"_ivl_0", 4 0, L_0x555712b079b0;  1 drivers
v0x5557127d3060_0 .net *"_ivl_4", 3 0, L_0x555712b07b10;  1 drivers
v0x5557127d5230_0 .net/s "a", 4 0, L_0x555712b072f0;  alias, 1 drivers
v0x5557127d52f0_0 .net/s "a_out", 4 0, L_0x555712b07a50;  alias, 1 drivers
v0x5557127d4a00_0 .net/s "b", 3 0, L_0x555712b07580;  alias, 1 drivers
v0x5557127cbff0_0 .net/s "b_out", 3 0, L_0x555712b07cc0;  alias, 1 drivers
v0x5557127c7830_0 .net "mask", 0 0, L_0x555712b07820;  alias, 1 drivers
LS_0x555712b079b0_0_0 .concat [ 1 1 1 1], L_0x555712b07820, L_0x555712b07820, L_0x555712b07820, L_0x555712b07820;
LS_0x555712b079b0_0_4 .concat [ 1 0 0 0], L_0x555712b07820;
L_0x555712b079b0 .concat [ 4 1 0 0], LS_0x555712b079b0_0_0, LS_0x555712b079b0_0_4;
L_0x555712b07b10 .concat [ 1 1 1 1], L_0x555712b07820, L_0x555712b07820, L_0x555712b07820, L_0x555712b07820;
S_0x5557127d7e80 .scope generate, "col_num[7]" "col_num[7]" 3 34, 3 34 0, S_0x555712894930;
 .timescale 0 0;
P_0x5557127f5790 .param/l "i" 0 3 34, +C4<0111>;
v0x55571299d930_0 .net *"_ivl_3", 0 0, L_0x555712b09d60;  1 drivers
S_0x5557127d89b0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x5557127d7e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x5557127968d0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712796910 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712796950 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b09950 .functor BUFZ 16, L_0x555712b097a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b099c0 .functor BUFZ 4, v0x555712a12600_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a12600_0 .var "a_q", 3 0;
v0x555712a126c0_0 .var "b_q", 3 0;
v0x555712a06dd0_0 .var "c_q", 15 0;
v0x555712a06ea0_0 .net "gate_clk", 0 0, L_0x555712b0d050;  alias, 1 drivers
v0x5557129fb5a0_0 .net "in_n", 15 0, L_0x555712b09b40;  1 drivers
v0x5557129fb640_0 .net "in_w", 3 0, L_0x555712b09aa0;  1 drivers
v0x5557129efe80_0 .net "inst_e", 1 0, v0x5557129eff60_0;  1 drivers
v0x5557129eff60_0 .var "inst_q", 1 0;
v0x5557129e4870_0 .net "inst_w", 1 0, L_0x555712b09cc0;  1 drivers
v0x5557129e4950_0 .var "load_ready_q", 0 0;
v0x5557129d9260_0 .net "mac_out", 15 0, L_0x555712b097a0;  1 drivers
v0x5557129d9320_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557129cdc60_0 .var "o_weight_assigned", 0 0;
v0x5557129cdd00_0 .var "o_weight_zero", 0 0;
v0x5557129c1ba0_0 .net "out_e", 3 0, L_0x555712b099c0;  1 drivers
v0x5557129c1c80_0 .net "out_s", 15 0, L_0x555712b09950;  1 drivers
v0x5557129b4990_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557129b4a30_0 .var "weight_assigned", 0 0;
S_0x5557127e36b0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x5557127d89b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x5557129316d0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712931710 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712931750 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b097a0 .functor BUFZ 16, L_0x555712b09700, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712a64350_0 .net/s *"_ivl_3", 15 0, L_0x555712b09610;  1 drivers
v0x555712a58b20_0 .net/s "a", 3 0, v0x555712a12600_0;  1 drivers
v0x555712a58c00 .array "a_mul", 0 0;
v0x555712a58c00_0 .net/s v0x555712a58c00 0, 4 0, L_0x555712b09010; 1 drivers
v0x555712a4d400 .array "a_pad1", 0 0;
v0x555712a4d400_0 .net/s v0x555712a4d400 0, 4 0, L_0x555712b08ae0; 1 drivers
v0x555712a4d4d0_0 .net/s "b", 3 0, v0x555712a126c0_0;  1 drivers
v0x555712a41df0 .array "b1", 0 0;
v0x555712a41df0_0 .net/s v0x555712a41df0 0, 3 0, L_0x555712b089d0; 1 drivers
v0x555712a41eb0 .array "b_mul", 0 0;
v0x555712a41eb0_0 .net/s v0x555712a41eb0 0, 3 0, L_0x555712b09230; 1 drivers
v0x555712a367e0_0 .net/s "c", 15 0, v0x555712a06dd0_0;  1 drivers
v0x555712a36880_0 .net "in_weight_zero", 0 0, L_0x555712b08d10;  1 drivers
v0x555712a2b1e0_0 .net/s "out", 15 0, L_0x555712b097a0;  alias, 1 drivers
v0x555712a2b280_0 .net/s "product", 9 0, L_0x555712b09520;  1 drivers
v0x555712a1f260 .array "product1", 0 0;
v0x555712a1f260_0 .net/s v0x555712a1f260 0, 8 0, L_0x555712b093e0; 1 drivers
v0x555712a1f320_0 .net/s "psum", 15 0, L_0x555712b09700;  1 drivers
L_0x555712b09520 .extend/s 10, L_0x555712b093e0;
L_0x555712b09610 .extend/s 16, L_0x555712b09520;
L_0x555712b09700 .arith/sum 16, L_0x555712b09610, v0x555712a06dd0_0;
S_0x5557127b6340 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x5557127e36b0;
 .timescale 0 0;
P_0x555712a3a320 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b089d0 .functor BUFZ 4, v0x555712a126c0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a61460_0 .net/s *"_ivl_16", 8 0, L_0x555712b092a0;  1 drivers
v0x555712a79e20_0 .net/s *"_ivl_19", 8 0, L_0x555712b09340;  1 drivers
L_0x7fd4406d0d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712a79f00_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d0d08;  1 drivers
v0x555712a6fb80_0 .net/s *"_ivl_7", 31 0, L_0x555712b08c70;  1 drivers
L_0x7fd4406d0d50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712a6fc60_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d0d50;  1 drivers
L_0x555712b08ae0 .concat [ 4 1 0 0], v0x555712a12600_0, L_0x7fd4406d0d08;
L_0x555712b08c70 .extend/s 32, L_0x555712b089d0;
L_0x555712b08d10 .cmp/ne 32, L_0x555712b08c70, L_0x7fd4406d0d50;
L_0x555712b092a0 .extend/s 9, L_0x555712b09010;
L_0x555712b09340 .extend/s 9, L_0x555712b09230;
L_0x555712b093e0 .arith/mult 9, L_0x555712b092a0, L_0x555712b09340;
S_0x555712792650 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x5557127b6340;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712a1e790 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b09010 .functor AND 5, L_0x555712b08ae0, L_0x555712b08ea0, C4<11111>, C4<11111>;
L_0x555712b09230 .functor AND 4, L_0x555712b089d0, L_0x555712b09080, C4<1111>, C4<1111>;
v0x5557129ecfb0_0 .net *"_ivl_0", 4 0, L_0x555712b08ea0;  1 drivers
v0x5557127d0de0_0 .net *"_ivl_4", 3 0, L_0x555712b09080;  1 drivers
v0x55571298f340_0 .net/s "a", 4 0, L_0x555712b08ae0;  alias, 1 drivers
v0x55571298f400_0 .net/s "a_out", 4 0, L_0x555712b09010;  alias, 1 drivers
v0x555712875e10_0 .net/s "b", 3 0, L_0x555712b089d0;  alias, 1 drivers
v0x5557128181b0_0 .net/s "b_out", 3 0, L_0x555712b09230;  alias, 1 drivers
v0x5557127b9e90_0 .net "mask", 0 0, L_0x555712b08d10;  alias, 1 drivers
LS_0x555712b08ea0_0_0 .concat [ 1 1 1 1], L_0x555712b08d10, L_0x555712b08d10, L_0x555712b08d10, L_0x555712b08d10;
LS_0x555712b08ea0_0_4 .concat [ 1 0 0 0], L_0x555712b08d10;
L_0x555712b08ea0 .concat [ 4 1 0 0], LS_0x555712b08ea0_0_0, LS_0x555712b08ea0_0_4;
L_0x555712b09080 .concat [ 1 1 1 1], L_0x555712b08d10, L_0x555712b08d10, L_0x555712b08d10, L_0x555712b08d10;
S_0x555712793180 .scope generate, "col_num[8]" "col_num[8]" 3 34, 3 34 0, S_0x555712894930;
 .timescale 0 0;
P_0x55571299da30 .param/l "i" 0 3 34, +C4<01000>;
v0x55571284aa00_0 .net *"_ivl_3", 0 0, L_0x555712b0c000;  1 drivers
S_0x55571279ebf0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712793180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712992210 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712992250 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712992290 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b0af10 .functor BUFZ 16, L_0x555712b0ad60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b0af80 .functor BUFZ 4, v0x5557128cb330_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557128cb330_0 .var "a_q", 3 0;
v0x5557128cb410_0 .var "b_q", 3 0;
v0x5557128bfd20_0 .var "c_q", 15 0;
v0x5557128b4720_0 .net "gate_clk", 0 0, L_0x555712b0d050;  alias, 1 drivers
v0x5557128b47c0_0 .net "in_n", 15 0, L_0x555712b0b680;  1 drivers
v0x5557128a8660_0 .net "in_w", 3 0, L_0x555712b0b3d0;  1 drivers
v0x5557128a8740_0 .net "inst_e", 1 0, v0x55571289b460_0;  1 drivers
v0x55571289b460_0 .var "inst_q", 1 0;
v0x55571289b540_0 .net "inst_w", 1 0, L_0x555712b0b830;  1 drivers
v0x55571288fc30_0 .var "load_ready_q", 0 0;
v0x55571288fcf0_0 .net "mac_out", 15 0, L_0x555712b0ad60;  1 drivers
v0x555712884400_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557128844a0_0 .var "o_weight_assigned", 0 0;
v0x555712878ce0_0 .var "o_weight_zero", 0 0;
v0x555712878da0_0 .net "out_e", 3 0, L_0x555712b0af80;  1 drivers
v0x55571286d6d0_0 .net "out_s", 15 0, L_0x555712b0af10;  1 drivers
v0x55571286d790_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712856ac0_0 .var "weight_assigned", 0 0;
S_0x55571279f720 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x55571279ebf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x55571297b5f0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x55571297b630 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x55571297b670 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b0ad60 .functor BUFZ 16, L_0x555712b0acc0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55571291d980_0 .net/s *"_ivl_3", 15 0, L_0x555712b0abd0;  1 drivers
v0x555712912380_0 .net/s "a", 3 0, v0x5557128cb330_0;  1 drivers
v0x555712912460 .array "a_mul", 0 0;
v0x555712912460_0 .net/s v0x555712912460 0, 4 0, L_0x555712b0a4f0; 1 drivers
v0x5557129062c0 .array "a_pad1", 0 0;
v0x5557129062c0_0 .net/s v0x5557129062c0 0, 4 0, L_0x555712b0a000; 1 drivers
v0x555712906390_0 .net/s "b", 3 0, v0x5557128cb410_0;  1 drivers
v0x5557128f90c0 .array "b1", 0 0;
v0x5557128f90c0_0 .net/s v0x5557128f90c0 0, 3 0, L_0x555712b09ef0; 1 drivers
v0x5557128f9180 .array "b_mul", 0 0;
v0x5557128f9180_0 .net/s v0x5557128f9180 0, 3 0, L_0x555712b0a760; 1 drivers
v0x5557128ed890_0 .net/s "c", 15 0, v0x5557128bfd20_0;  1 drivers
v0x5557128ed950_0 .net "in_weight_zero", 0 0, L_0x555712b0a230;  1 drivers
v0x5557128e2060_0 .net/s "out", 15 0, L_0x555712b0ad60;  alias, 1 drivers
v0x5557128e2120_0 .net/s "product", 9 0, L_0x555712b0aae0;  1 drivers
v0x5557128d6940 .array "product1", 0 0;
v0x5557128d6940_0 .net/s v0x5557128d6940 0, 8 0, L_0x555712b0a960; 1 drivers
v0x5557128d6a20_0 .net/s "psum", 15 0, L_0x555712b0acc0;  1 drivers
L_0x555712b0aae0 .extend/s 10, L_0x555712b0a960;
L_0x555712b0abd0 .extend/s 16, L_0x555712b0aae0;
L_0x555712b0acc0 .arith/sum 16, L_0x555712b0abd0, v0x5557128bfd20_0;
S_0x5557127aa1f0 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x55571279f720;
 .timescale 0 0;
P_0x555712971540 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b09ef0 .functor BUFZ 4, v0x5557128cb410_0, C4<0000>, C4<0000>, C4<0000>;
v0x55571293fcc0_0 .net/s *"_ivl_16", 8 0, L_0x555712b0a820;  1 drivers
v0x5557129345a0_0 .net/s *"_ivl_19", 8 0, L_0x555712b0a8c0;  1 drivers
L_0x7fd4406d0d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712934680_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d0d98;  1 drivers
v0x555712928f90_0 .net/s *"_ivl_7", 31 0, L_0x555712b0a190;  1 drivers
L_0x7fd4406d0de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712929050_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d0de0;  1 drivers
L_0x555712b0a000 .concat [ 4 1 0 0], v0x5557128cb330_0, L_0x7fd4406d0d98;
L_0x555712b0a190 .extend/s 32, L_0x555712b09ef0;
L_0x555712b0a230 .cmp/ne 32, L_0x555712b0a190, L_0x7fd4406d0de0;
L_0x555712b0a820 .extend/s 9, L_0x555712b0a4f0;
L_0x555712b0a8c0 .extend/s 9, L_0x555712b0a760;
L_0x555712b0a960 .arith/mult 9, L_0x555712b0a820, L_0x555712b0a8c0;
S_0x5557127aad20 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x5557127aa1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712953f10 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b0a4f0 .functor AND 5, L_0x555712b0a000, L_0x555712b0a3c0, C4<11111>, C4<11111>;
L_0x555712b0a760 .functor AND 4, L_0x555712b09ef0, L_0x555712b0a5b0, C4<1111>, C4<1111>;
v0x55571296fff0_0 .net *"_ivl_0", 4 0, L_0x555712b0a3c0;  1 drivers
v0x555712963f30_0 .net *"_ivl_4", 3 0, L_0x555712b0a5b0;  1 drivers
v0x555712964010_0 .net/s "a", 4 0, L_0x555712b0a000;  alias, 1 drivers
v0x555712956d20_0 .net/s "a_out", 4 0, L_0x555712b0a4f0;  alias, 1 drivers
v0x555712956de0_0 .net/s "b", 3 0, L_0x555712b09ef0;  alias, 1 drivers
v0x55571294b4f0_0 .net/s "b_out", 3 0, L_0x555712b0a760;  alias, 1 drivers
v0x55571294b5d0_0 .net "mask", 0 0, L_0x555712b0a230;  alias, 1 drivers
LS_0x555712b0a3c0_0_0 .concat [ 1 1 1 1], L_0x555712b0a230, L_0x555712b0a230, L_0x555712b0a230, L_0x555712b0a230;
LS_0x555712b0a3c0_0_4 .concat [ 1 0 0 0], L_0x555712b0a230;
L_0x555712b0a3c0 .concat [ 4 1 0 0], LS_0x555712b0a3c0_0_0, LS_0x555712b0a3c0_0_4;
L_0x555712b0a5b0 .concat [ 1 1 1 1], L_0x555712b0a230, L_0x555712b0a230, L_0x555712b0a230, L_0x555712b0a230;
S_0x5557127b5810 .scope generate, "row_num[4]" "row_num[4]" 2 31, 2 31 0, S_0x555712a74880;
 .timescale 0 0;
P_0x5557128c3860 .param/l "i" 0 2 31, +C4<0100>;
L_0x555712b0d0f0 .functor NOT 1, L_0x555712b0d460, C4<0>, C4<0>, C4<0>;
L_0x555712b0d590 .functor AND 1, L_0x555712b0d0f0, o0x7fd440a586d8, C4<1>, C4<1>;
v0x5557127eadc0_0 .net *"_ivl_0", 0 0, L_0x555712b0d460;  1 drivers
v0x555712a78020_0 .net *"_ivl_1", 0 0, L_0x555712b0d0f0;  1 drivers
v0x555712a78100_0 .net *"_ivl_3", 0 0, L_0x555712b0d590;  1 drivers
S_0x555712a6c740 .scope module, "mac_row_instance" "mac_row" 2 33, 3 3 0, S_0x5557127b5810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 128 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /INPUT 128 "in_n";
    .port_info 5 /OUTPUT 8 "valid";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /OUTPUT 1 "all_weight_zero";
P_0x55571279ab30 .param/l "bw" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x55571279ab70 .param/l "channels_per_pe" 0 3 8, +C4<00000000000000000000000000000001>;
P_0x55571279abb0 .param/l "col" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x55571279abf0 .param/l "psum_bw" 0 3 6, +C4<00000000000000000000000000010000>;
L_0x555712b18bf0 .functor BUFZ 4, L_0x555712b19620, C4<0000>, C4<0000>, C4<0000>;
L_0x555712b18890 .functor BUFZ 2, L_0x555712b19800, C4<00>, C4<00>, C4<00>;
v0x555712a6c900_0 .net *"_ivl_136", 3 0, L_0x555712b18bf0;  1 drivers
v0x555712a6c9e0_0 .net *"_ivl_141", 1 0, L_0x555712b18890;  1 drivers
v0x555712a4a180_0 .net *"_ivl_143", 0 0, L_0x555712b19110;  1 drivers
v0x555712a4a220_0 .net *"_ivl_145", 0 0, L_0x555712b191b0;  1 drivers
L_0x7fd4406d12f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712a4a2e0_0 .net/2u *"_ivl_146", 0 0, L_0x7fd4406d12f0;  1 drivers
v0x555712a558a0_0 .net "all_weight_zero", 0 0, L_0x555712b193f0;  1 drivers
v0x555712a55960_0 .net "gate_clk", 0 0, L_0x555712b19580;  1 drivers
v0x555712a611e0_0 .net "in_n", 127 0, L_0x555712b19760;  1 drivers
v0x555712a55a00_0 .net "in_w", 3 0, L_0x555712b19620;  1 drivers
v0x555712848460_0 .net "inst_w", 1 0, L_0x555712b19800;  1 drivers
v0x555712848540_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557128485e0_0 .net "out_s", 127 0, L_0x555712b17800;  1 drivers
v0x5557128a60c0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557128a6160_0 .net "temp", 35 0, L_0x555712b18360;  1 drivers
v0x5557128a6220_0 .net "temp_inst", 17 0, L_0x555712b18cb0;  1 drivers
v0x5557127eac40_0 .net "valid", 7 0, L_0x555712b18480;  1 drivers
v0x5557127ead20_0 .net "weight_assigned", 7 0, L_0x555712b18180;  1 drivers
v0x555712a7a9e0_0 .net "weight_zero", 7 0, L_0x555712b18270;  1 drivers
L_0x555712b0e620 .part L_0x555712b18360, 0, 4;
L_0x555712b0e6c0 .part L_0x555712b19760, 0, 16;
L_0x555712b0e760 .part L_0x555712b18cb0, 0, 2;
L_0x555712b0e800 .part L_0x555712b18cb0, 3, 1;
L_0x555712b0f950 .part L_0x555712b18360, 4, 4;
L_0x555712b0fa40 .part L_0x555712b19760, 16, 16;
L_0x555712b0fb70 .part L_0x555712b18cb0, 2, 2;
L_0x555712b0fc10 .part L_0x555712b18cb0, 5, 1;
L_0x555712b10eb0 .part L_0x555712b18360, 8, 4;
L_0x555712b10f50 .part L_0x555712b19760, 32, 16;
L_0x555712b11050 .part L_0x555712b18cb0, 4, 2;
L_0x555712b110f0 .part L_0x555712b18cb0, 7, 1;
L_0x555712b12320 .part L_0x555712b18360, 12, 4;
L_0x555712b12450 .part L_0x555712b19760, 48, 16;
L_0x555712b12600 .part L_0x555712b18cb0, 6, 2;
L_0x555712b126a0 .part L_0x555712b18cb0, 9, 1;
L_0x555712b138b0 .part L_0x555712b18360, 16, 4;
L_0x555712b13950 .part L_0x555712b19760, 64, 16;
L_0x555712b13a90 .part L_0x555712b18cb0, 8, 2;
L_0x555712b13b30 .part L_0x555712b18cb0, 11, 1;
L_0x555712b14cc0 .part L_0x555712b18360, 20, 4;
L_0x555712b14d60 .part L_0x555712b19760, 80, 16;
L_0x555712b14ec0 .part L_0x555712b18cb0, 10, 2;
L_0x555712b14f60 .part L_0x555712b18cb0, 13, 1;
L_0x555712b16240 .part L_0x555712b18360, 24, 4;
L_0x555712b162e0 .part L_0x555712b19760, 96, 16;
L_0x555712b16460 .part L_0x555712b18cb0, 12, 2;
L_0x555712b16500 .part L_0x555712b18cb0, 15, 1;
LS_0x555712b17800_0_0 .concat8 [ 16 16 16 16], L_0x555712b0e4d0, L_0x555712b0f800, L_0x555712b10d60, L_0x555712b121d0;
LS_0x555712b17800_0_4 .concat8 [ 16 16 16 16], L_0x555712b13760, L_0x555712b14b70, L_0x555712b160f0, L_0x555712b176b0;
L_0x555712b17800 .concat8 [ 64 64 0 0], LS_0x555712b17800_0_0, LS_0x555712b17800_0_4;
L_0x555712b17b70 .part L_0x555712b18360, 28, 4;
L_0x555712b17e20 .part L_0x555712b19760, 112, 16;
L_0x555712b17fd0 .part L_0x555712b18cb0, 14, 2;
LS_0x555712b18180_0_0 .concat8 [ 1 1 1 1], v0x555712881060_0, v0x5557129264e0_0, v0x5557129beae0_0, v0x5557129200c0_0;
LS_0x555712b18180_0_4 .concat8 [ 1 1 1 1], v0x5557127a8910_0, v0x555712920660_0, v0x5557127a8e10_0, v0x5557129ecc00_0;
L_0x555712b18180 .concat8 [ 4 4 0 0], LS_0x555712b18180_0_0, LS_0x555712b18180_0_4;
LS_0x555712b18270_0_0 .concat8 [ 1 1 1 1], v0x5557128758a0_0, v0x5557129541d0_0, v0x5557129beb80_0, v0x555712920160_0;
LS_0x555712b18270_0_4 .concat8 [ 1 1 1 1], v0x55571279d270_0, v0x555712920700_0, v0x5557127a8eb0_0, v0x5557129ecca0_0;
L_0x555712b18270 .concat8 [ 4 4 0 0], LS_0x555712b18270_0_0, LS_0x555712b18270_0_4;
LS_0x555712b18480_0_0 .concat8 [ 1 1 1 1], L_0x555712b0e800, L_0x555712b0fc10, L_0x555712b110f0, L_0x555712b126a0;
LS_0x555712b18480_0_4 .concat8 [ 1 1 1 1], L_0x555712b13b30, L_0x555712b14f60, L_0x555712b16500, L_0x555712b187a0;
L_0x555712b18480 .concat8 [ 4 4 0 0], LS_0x555712b18480_0_0, LS_0x555712b18480_0_4;
L_0x555712b187a0 .part L_0x555712b18cb0, 17, 1;
LS_0x555712b18360_0_0 .concat8 [ 4 4 4 4], L_0x555712b18bf0, L_0x555712b0e540, L_0x555712b0f870, L_0x555712b10dd0;
LS_0x555712b18360_0_4 .concat8 [ 4 4 4 4], L_0x555712b12240, L_0x555712b137d0, L_0x555712b14be0, L_0x555712b16160;
LS_0x555712b18360_0_8 .concat8 [ 4 0 0 0], L_0x555712b17720;
L_0x555712b18360 .concat8 [ 16 16 4 0], LS_0x555712b18360_0_0, LS_0x555712b18360_0_4, LS_0x555712b18360_0_8;
LS_0x555712b18cb0_0_0 .concat8 [ 2 2 2 2], L_0x555712b18890, v0x555712898020_0, v0x55571293d170_0, v0x5557127dca70_0;
LS_0x555712b18cb0_0_4 .concat8 [ 2 2 2 2], v0x5557129425d0_0, v0x5557127bf4a0_0, v0x555712942b90_0, v0x5557127cb350_0;
LS_0x555712b18cb0_0_8 .concat8 [ 2 0 0 0], v0x5557129a5ee0_0;
L_0x555712b18cb0 .concat8 [ 8 8 2 0], LS_0x555712b18cb0_0_0, LS_0x555712b18cb0_0_4, LS_0x555712b18cb0_0_8;
L_0x555712b19110 .reduce/and L_0x555712b18180;
L_0x555712b191b0 .reduce/and L_0x555712b18270;
L_0x555712b193f0 .functor MUXZ 1, L_0x7fd4406d12f0, L_0x555712b191b0, L_0x555712b19110, C4<>;
S_0x555712a03990 .scope generate, "col_num[1]" "col_num[1]" 3 34, 3 34 0, S_0x555712a6c740;
 .timescale 0 0;
P_0x555712885a60 .param/l "i" 0 3 34, +C4<01>;
v0x55571282eb90_0 .net *"_ivl_3", 0 0, L_0x555712b0e800;  1 drivers
S_0x555712a0f1c0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712a03990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x5557129eca40 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x5557129eca80 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x5557129ecac0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b0e4d0 .functor BUFZ 16, L_0x555712b0e320, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b0e540 .functor BUFZ 4, v0x5557128dec20_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557128dec20_0 .var "a_q", 3 0;
v0x5557128d3500_0 .var "b_q", 3 0;
v0x5557128d35d0_0 .var "c_q", 15 0;
v0x5557128c7ef0_0 .net "gate_clk", 0 0, L_0x555712b19580;  alias, 1 drivers
v0x5557128c7f90_0 .net "in_n", 15 0, L_0x555712b0e6c0;  1 drivers
v0x5557128bc8f0_0 .net "in_w", 3 0, L_0x555712b0e620;  1 drivers
v0x5557128bc9b0_0 .net "inst_e", 1 0, v0x555712898020_0;  1 drivers
v0x555712898020_0 .var "inst_q", 1 0;
v0x555712898100_0 .net "inst_w", 1 0, L_0x555712b0e760;  1 drivers
v0x55571288c7f0_0 .var "load_ready_q", 0 0;
v0x55571288c8b0_0 .net "mac_out", 15 0, L_0x555712b0e320;  1 drivers
v0x555712880fc0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712881060_0 .var "o_weight_assigned", 0 0;
v0x5557128758a0_0 .var "o_weight_zero", 0 0;
v0x555712875960_0 .net "out_e", 3 0, L_0x555712b0e540;  1 drivers
v0x55571286a290_0 .net "out_s", 15 0, L_0x555712b0e4d0;  1 drivers
v0x55571286a370_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x55571283a3c0_0 .var "weight_assigned", 0 0;
E_0x5557129dcde0 .event posedge, v0x5557128c7ef0_0;
S_0x555712a333b0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712a0f1c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x5557129d5e30 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x5557129d5e70 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x5557129d5eb0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b0e320 .functor BUFZ 16, L_0x555712b0e280, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5557129480b0_0 .net/s *"_ivl_3", 15 0, L_0x555712b0e190;  1 drivers
v0x55571293c880_0 .net/s "a", 3 0, v0x5557128dec20_0;  1 drivers
v0x55571293c960 .array "a_mul", 0 0;
v0x55571293c960_0 .net/s v0x55571293c960 0, 4 0, L_0x555712b0dbc0; 1 drivers
v0x555712931160 .array "a_pad1", 0 0;
v0x555712931160_0 .net/s v0x555712931160 0, 4 0, L_0x555712b0d760; 1 drivers
v0x555712931230_0 .net/s "b", 3 0, v0x5557128d3500_0;  1 drivers
v0x555712925b50 .array "b1", 0 0;
v0x555712925b50_0 .net/s v0x555712925b50 0, 3 0, L_0x555712b0d650; 1 drivers
v0x555712925c10 .array "b_mul", 0 0;
v0x555712925c10_0 .net/s v0x555712925c10 0, 3 0, L_0x555712b0dd20; 1 drivers
v0x55571291a550_0 .net/s "c", 15 0, v0x5557128d35d0_0;  1 drivers
v0x55571291a610_0 .net "in_weight_zero", 0 0, L_0x555712b0d990;  1 drivers
v0x5557128f5c80_0 .net/s "out", 15 0, L_0x555712b0e320;  alias, 1 drivers
v0x5557128f5d40_0 .net/s "product", 9 0, L_0x555712b0e0a0;  1 drivers
v0x5557128ea450 .array "product1", 0 0;
v0x5557128ea450_0 .net/s v0x5557128ea450 0, 8 0, L_0x555712b0df20; 1 drivers
v0x5557128ea530_0 .net/s "psum", 15 0, L_0x555712b0e280;  1 drivers
L_0x555712b0e0a0 .extend/s 10, L_0x555712b0df20;
L_0x555712b0e190 .extend/s 16, L_0x555712b0e0a0;
L_0x555712b0e280 .arith/sum 16, L_0x555712b0e190, v0x5557128d35d0_0;
S_0x555712a3e9b0 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712a333b0;
 .timescale 0 0;
P_0x5557127f82f0 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b0d650 .functor BUFZ 4, v0x5557128d3500_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557129837c0_0 .net/s *"_ivl_16", 8 0, L_0x555712b0dde0;  1 drivers
v0x5557129781c0_0 .net/s *"_ivl_19", 8 0, L_0x555712b0de80;  1 drivers
L_0x7fd4406d0e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557129782a0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d0e70;  1 drivers
v0x5557129538e0_0 .net/s *"_ivl_7", 31 0, L_0x555712b0d8f0;  1 drivers
L_0x7fd4406d0eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557129539c0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d0eb8;  1 drivers
L_0x555712b0d760 .concat [ 4 1 0 0], v0x5557128dec20_0, L_0x7fd4406d0e70;
L_0x555712b0d8f0 .extend/s 32, L_0x555712b0d650;
L_0x555712b0d990 .cmp/ne 32, L_0x555712b0d8f0, L_0x7fd4406d0eb8;
L_0x555712b0dde0 .extend/s 9, L_0x555712b0dbc0;
L_0x555712b0de80 .extend/s 9, L_0x555712b0dd20;
L_0x555712b0df20 .arith/mult 9, L_0x555712b0dde0, L_0x555712b0de80;
S_0x555712a49fc0 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712a3e9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x5557127cc0d0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b0dbc0 .functor AND 5, L_0x555712b0d760, L_0x555712b0db20, C4<11111>, C4<11111>;
L_0x555712b0dd20 .functor AND 4, L_0x555712b0d650, L_0x555712b0dc80, C4<1111>, C4<1111>;
v0x5557129b1550_0 .net *"_ivl_0", 4 0, L_0x555712b0db20;  1 drivers
v0x5557129a5d20_0 .net *"_ivl_4", 3 0, L_0x555712b0dc80;  1 drivers
v0x5557129a5e00_0 .net/s "a", 4 0, L_0x555712b0d760;  alias, 1 drivers
v0x55571299a4f0_0 .net/s "a_out", 4 0, L_0x555712b0dbc0;  alias, 1 drivers
v0x55571299a5d0_0 .net/s "b", 3 0, L_0x555712b0d650;  alias, 1 drivers
v0x55571298edd0_0 .net/s "b_out", 3 0, L_0x555712b0dd20;  alias, 1 drivers
v0x55571298eeb0_0 .net "mask", 0 0, L_0x555712b0d990;  alias, 1 drivers
LS_0x555712b0db20_0_0 .concat [ 1 1 1 1], L_0x555712b0d990, L_0x555712b0d990, L_0x555712b0d990, L_0x555712b0d990;
LS_0x555712b0db20_0_4 .concat [ 1 0 0 0], L_0x555712b0d990;
L_0x555712b0db20 .concat [ 4 1 0 0], LS_0x555712b0db20_0_0, LS_0x555712b0db20_0_4;
L_0x555712b0dc80 .concat [ 1 1 1 1], L_0x555712b0d990, L_0x555712b0d990, L_0x555712b0d990, L_0x555712b0d990;
S_0x555712a556e0 .scope generate, "col_num[2]" "col_num[2]" 3 34, 3 34 0, S_0x555712a6c740;
 .timescale 0 0;
P_0x55571282ecd0 .param/l "i" 0 3 34, +C4<010>;
v0x5557128d3df0_0 .net *"_ivl_3", 0 0, L_0x555712b0fc10;  1 drivers
S_0x555712a60f10 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712a556e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712823360 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x5557128233a0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x5557128233e0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b0f800 .functor BUFZ 16, L_0x555712b0f650, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b0f870 .functor BUFZ 4, v0x5557129840b0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557129840b0_0 .var "a_q", 3 0;
v0x5557129b1e40_0 .var "b_q", 3 0;
v0x5557129b1f10_0 .var "c_q", 15 0;
v0x555712983ec0_0 .net "gate_clk", 0 0, L_0x555712b19580;  alias, 1 drivers
v0x555712983f60_0 .net "in_n", 15 0, L_0x555712b0fa40;  1 drivers
v0x5557129489a0_0 .net "in_w", 3 0, L_0x555712b0f950;  1 drivers
v0x555712948a80_0 .net "inst_e", 1 0, v0x55571293d170_0;  1 drivers
v0x55571293d170_0 .var "inst_q", 1 0;
v0x55571293d250_0 .net "inst_w", 1 0, L_0x555712b0fb70;  1 drivers
v0x555712931a50_0 .var "load_ready_q", 0 0;
v0x555712931af0_0 .net "mac_out", 15 0, L_0x555712b0f650;  1 drivers
v0x555712926440_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557129264e0_0 .var "o_weight_assigned", 0 0;
v0x5557129541d0_0 .var "o_weight_zero", 0 0;
v0x555712954290_0 .net "out_e", 3 0, L_0x555712b0f870;  1 drivers
v0x555712926250_0 .net "out_s", 15 0, L_0x555712b0f800;  1 drivers
v0x555712926330_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557128df510_0 .var "weight_assigned", 0 0;
S_0x55571280c630 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712a60f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712a4a8b0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712a4a8f0 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712a4a930 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b0f650 .functor BUFZ 16, L_0x555712b0f5b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5557129ed330_0 .net/s *"_ivl_3", 15 0, L_0x555712b0f4c0;  1 drivers
v0x5557129ed430_0 .net/s "a", 3 0, v0x5557129840b0_0;  1 drivers
v0x5557129e1d20 .array "a_mul", 0 0;
v0x5557129e1d20_0 .net/s v0x5557129e1d20 0, 4 0, L_0x555712b0eef0; 1 drivers
v0x5557129e1dc0 .array "a_pad1", 0 0;
v0x5557129e1dc0_0 .net/s v0x5557129e1dc0 0, 4 0, L_0x555712b0ea00; 1 drivers
v0x555712a0fab0_0 .net/s "b", 3 0, v0x5557129b1e40_0;  1 drivers
v0x555712a0fb70 .array "b1", 0 0;
v0x555712a0fb70_0 .net/s v0x555712a0fb70 0, 3 0, L_0x555712b0e8f0; 1 drivers
v0x5557129e1b30 .array "b_mul", 0 0;
v0x5557129e1b30_0 .net/s v0x5557129e1b30 0, 3 0, L_0x555712b0f050; 1 drivers
v0x5557129e1c00_0 .net/s "c", 15 0, v0x5557129b1f10_0;  1 drivers
v0x5557129a6610_0 .net "in_weight_zero", 0 0, L_0x555712b0ec30;  1 drivers
v0x5557129a6700_0 .net/s "out", 15 0, L_0x555712b0f650;  alias, 1 drivers
v0x55571299ade0_0 .net/s "product", 9 0, L_0x555712b0f3d0;  1 drivers
v0x55571299aea0 .array "product1", 0 0;
v0x55571299aea0_0 .net/s v0x55571299aea0 0, 8 0, L_0x555712b0f250; 1 drivers
v0x55571298f6c0_0 .net/s "psum", 15 0, L_0x555712b0f5b0;  1 drivers
L_0x555712b0f3d0 .extend/s 10, L_0x555712b0f250;
L_0x555712b0f4c0 .extend/s 16, L_0x555712b0f3d0;
L_0x555712b0f5b0 .arith/sum 16, L_0x555712b0f4c0, v0x5557129b1f10_0;
S_0x5557127a2d00 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x55571280c630;
 .timescale 0 0;
P_0x55571287abd0 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b0e8f0 .functor BUFZ 4, v0x5557129b1e40_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a3f0b0_0 .net/s *"_ivl_16", 8 0, L_0x555712b0f110;  1 drivers
v0x555712a3f1b0_0 .net/s *"_ivl_19", 8 0, L_0x555712b0f1b0;  1 drivers
L_0x7fd4406d0f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712a04280_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d0f00;  1 drivers
v0x5557129f8a50_0 .net/s *"_ivl_7", 31 0, L_0x555712b0eb90;  1 drivers
L_0x7fd4406d0f48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557129f8b30_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d0f48;  1 drivers
L_0x555712b0ea00 .concat [ 4 1 0 0], v0x5557129840b0_0, L_0x7fd4406d0f00;
L_0x555712b0eb90 .extend/s 32, L_0x555712b0e8f0;
L_0x555712b0ec30 .cmp/ne 32, L_0x555712b0eb90, L_0x7fd4406d0f48;
L_0x555712b0f110 .extend/s 9, L_0x555712b0eef0;
L_0x555712b0f1b0 .extend/s 9, L_0x555712b0f050;
L_0x555712b0f250 .arith/mult 9, L_0x555712b0f110, L_0x555712b0f1b0;
S_0x5557127ae300 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x5557127a2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712841f00 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b0eef0 .functor AND 5, L_0x555712b0ea00, L_0x555712b0edc0, C4<11111>, C4<11111>;
L_0x555712b0f050 .functor AND 4, L_0x555712b0e8f0, L_0x555712b0efb0, C4<1111>, C4<1111>;
v0x555712a55fd0_0 .net *"_ivl_0", 4 0, L_0x555712b0edc0;  1 drivers
v0x555712a560b0_0 .net *"_ivl_4", 3 0, L_0x555712b0efb0;  1 drivers
v0x555712a61800_0 .net/s "a", 4 0, L_0x555712b0ea00;  alias, 1 drivers
v0x555712a618d0_0 .net/s "a_out", 4 0, L_0x555712b0eef0;  alias, 1 drivers
v0x555712a3f2a0_0 .net/s "b", 3 0, L_0x555712b0e8f0;  alias, 1 drivers
v0x555712a6d030_0 .net/s "b_out", 3 0, L_0x555712b0f050;  alias, 1 drivers
v0x555712a6d110_0 .net "mask", 0 0, L_0x555712b0ec30;  alias, 1 drivers
LS_0x555712b0edc0_0_0 .concat [ 1 1 1 1], L_0x555712b0ec30, L_0x555712b0ec30, L_0x555712b0ec30, L_0x555712b0ec30;
LS_0x555712b0edc0_0_4 .concat [ 1 0 0 0], L_0x555712b0ec30;
L_0x555712b0edc0 .concat [ 4 1 0 0], LS_0x555712b0edc0_0_0, LS_0x555712b0edc0_0_4;
L_0x555712b0efb0 .concat [ 1 1 1 1], L_0x555712b0ec30, L_0x555712b0ec30, L_0x555712b0ec30, L_0x555712b0ec30;
S_0x5557127b9920 .scope generate, "col_num[3]" "col_num[3]" 3 34, 3 34 0, S_0x555712a6c740;
 .timescale 0 0;
P_0x5557128d3f40 .param/l "i" 0 3 34, +C4<011>;
v0x555712a66ba0_0 .net *"_ivl_3", 0 0, L_0x555712b110f0;  1 drivers
S_0x5557127c5040 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x5557127b9920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x5557128c87e0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x5557128c8820 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x5557128c8860 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b10d60 .functor BUFZ 16, L_0x555712b10bb0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b10dd0 .functor BUFZ 4, v0x5557127c5930_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557127c5930_0 .var "a_q", 3 0;
v0x5557127c5a10_0 .var "b_q", 3 0;
v0x5557127ba210_0 .var "c_q", 15 0;
v0x5557127ba310_0 .net "gate_clk", 0 0, L_0x555712b19580;  alias, 1 drivers
v0x5557127aebf0_0 .net "in_n", 15 0, L_0x555712b10f50;  1 drivers
v0x5557127aece0_0 .net "in_w", 3 0, L_0x555712b10eb0;  1 drivers
v0x5557127dc990_0 .net "inst_e", 1 0, v0x5557127dca70_0;  1 drivers
v0x5557127dca70_0 .var "inst_q", 1 0;
v0x5557127aea00_0 .net "inst_w", 1 0, L_0x555712b11050;  1 drivers
v0x5557127aeae0_0 .var "load_ready_q", 0 0;
v0x555712a1c750_0 .net "mac_out", 15 0, L_0x555712b10bb0;  1 drivers
v0x555712a1c810_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557129beae0_0 .var "o_weight_assigned", 0 0;
v0x5557129beb80_0 .var "o_weight_zero", 0 0;
v0x555712960e70_0 .net "out_e", 3 0, L_0x555712b10dd0;  1 drivers
v0x555712960f50_0 .net "out_s", 15 0, L_0x555712b10d60;  1 drivers
v0x555712903210_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557129032b0_0 .var "weight_assigned", 0 0;
S_0x5557127d0870 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x5557127c5040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x5557128c85f0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x5557128c8630 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x5557128c8670 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b10bb0 .functor BUFZ 16, L_0x555712b10b10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55571282f560_0 .net/s *"_ivl_3", 15 0, L_0x555712b10a20;  1 drivers
v0x555712823c50_0 .net/s "a", 3 0, v0x5557127c5930_0;  1 drivers
v0x555712823d30 .array "a_mul", 0 0;
v0x555712823d30_0 .net/s v0x555712823d30 0, 4 0, L_0x555712b10340; 1 drivers
v0x555712818530 .array "a_pad1", 0 0;
v0x555712818530_0 .net/s v0x555712818530 0, 4 0, L_0x555712b0fe50; 1 drivers
v0x555712818600_0 .net/s "b", 3 0, v0x5557127c5a10_0;  1 drivers
v0x55571280cf20 .array "b1", 0 0;
v0x55571280cf20_0 .net/s v0x55571280cf20 0, 3 0, L_0x555712b0fd90; 1 drivers
v0x55571280cfc0 .array "b_mul", 0 0;
v0x55571280cfc0_0 .net/s v0x55571280cfc0 0, 3 0, L_0x555712b105b0; 1 drivers
v0x55571283acb0_0 .net/s "c", 15 0, v0x5557127ba210_0;  1 drivers
v0x55571283ad70_0 .net "in_weight_zero", 0 0, L_0x555712b10080;  1 drivers
v0x55571280cd30_0 .net/s "out", 15 0, L_0x555712b10bb0;  alias, 1 drivers
v0x55571280cdd0_0 .net/s "product", 9 0, L_0x555712b10930;  1 drivers
v0x5557127d1160 .array "product1", 0 0;
v0x5557127d1160_0 .net/s v0x5557127d1160 0, 8 0, L_0x555712b107b0; 1 drivers
v0x5557127d1220_0 .net/s "psum", 15 0, L_0x555712b10b10;  1 drivers
L_0x555712b10930 .extend/s 10, L_0x555712b107b0;
L_0x555712b10a20 .extend/s 16, L_0x555712b10930;
L_0x555712b10b10 .arith/sum 16, L_0x555712b10a20, v0x5557127ba210_0;
S_0x5557127dc0a0 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x5557127d0870;
 .timescale 0 0;
P_0x5557128e2e80 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b0fd90 .functor BUFZ 4, v0x5557127c5a10_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712898910_0 .net/s *"_ivl_16", 8 0, L_0x555712b10670;  1 drivers
v0x555712898a10_0 .net/s *"_ivl_19", 8 0, L_0x555712b10710;  1 drivers
L_0x7fd4406d0f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571286a990_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d0f90;  1 drivers
v0x55571286aa80_0 .net/s *"_ivl_7", 31 0, L_0x555712b0ffe0;  1 drivers
L_0x7fd4406d0fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571282f480_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d0fd8;  1 drivers
L_0x555712b0fe50 .concat [ 4 1 0 0], v0x5557127c5930_0, L_0x7fd4406d0f90;
L_0x555712b0ffe0 .extend/s 32, L_0x555712b0fd90;
L_0x555712b10080 .cmp/ne 32, L_0x555712b0ffe0, L_0x7fd4406d0fd8;
L_0x555712b10670 .extend/s 9, L_0x555712b10340;
L_0x555712b10710 .extend/s 9, L_0x555712b105b0;
L_0x555712b107b0 .arith/mult 9, L_0x555712b10670, L_0x555712b10710;
S_0x555712801030 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x5557127dc0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x55571286e3e0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b10340 .functor AND 5, L_0x555712b0fe50, L_0x555712b10210, C4<11111>, C4<11111>;
L_0x555712b105b0 .functor AND 4, L_0x555712b0fd90, L_0x555712b10400, C4<1111>, C4<1111>;
v0x55571288d0e0_0 .net *"_ivl_0", 4 0, L_0x555712b10210;  1 drivers
v0x55571288d1e0_0 .net *"_ivl_4", 3 0, L_0x555712b10400;  1 drivers
v0x5557128818b0_0 .net/s "a", 4 0, L_0x555712b0fe50;  alias, 1 drivers
v0x5557128819a0_0 .net/s "a_out", 4 0, L_0x555712b10340;  alias, 1 drivers
v0x555712876190_0 .net/s "b", 3 0, L_0x555712b0fd90;  alias, 1 drivers
v0x55571286ab80_0 .net/s "b_out", 3 0, L_0x555712b105b0;  alias, 1 drivers
v0x55571286ac60_0 .net "mask", 0 0, L_0x555712b10080;  alias, 1 drivers
LS_0x555712b10210_0_0 .concat [ 1 1 1 1], L_0x555712b10080, L_0x555712b10080, L_0x555712b10080, L_0x555712b10080;
LS_0x555712b10210_0_4 .concat [ 1 0 0 0], L_0x555712b10080;
L_0x555712b10210 .concat [ 4 1 0 0], LS_0x555712b10210_0_0, LS_0x555712b10210_0_4;
L_0x555712b10400 .concat [ 1 1 1 1], L_0x555712b10080, L_0x555712b10080, L_0x555712b10080, L_0x555712b10080;
S_0x555712a5b370 .scope generate, "col_num[4]" "col_num[4]" 3 34, 3 34 0, S_0x555712a6c740;
 .timescale 0 0;
P_0x5557129481d0 .param/l "i" 0 3 34, +C4<0100>;
v0x5557128f0120_0 .net *"_ivl_3", 0 0, L_0x555712b126a0;  1 drivers
S_0x555712a4fb40 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712a5b370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712a44530 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712a44570 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712a445b0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b121d0 .functor BUFZ 16, L_0x555712b12020, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b12240 .functor BUFZ 4, v0x5557129667c0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557129667c0_0 .var "a_q", 3 0;
v0x555712961810_0 .var "b_q", 3 0;
v0x555712959570_0 .var "c_q", 15 0;
v0x555712959670_0 .net "gate_clk", 0 0, L_0x555712b19580;  alias, 1 drivers
v0x55571294dd40_0 .net "in_n", 15 0, L_0x555712b12450;  1 drivers
v0x55571294de30_0 .net "in_w", 3 0, L_0x555712b12320;  1 drivers
v0x555712942510_0 .net "inst_e", 1 0, v0x5557129425d0_0;  1 drivers
v0x5557129425d0_0 .var "inst_q", 1 0;
v0x555712936ce0_0 .net "inst_w", 1 0, L_0x555712b12600;  1 drivers
v0x555712936dc0_0 .var "load_ready_q", 0 0;
v0x55571292b6d0_0 .net "mac_out", 15 0, L_0x555712b12020;  1 drivers
v0x55571292b790_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557129200c0_0 .var "o_weight_assigned", 0 0;
v0x555712920160_0 .var "o_weight_zero", 0 0;
v0x555712914ac0_0 .net "out_e", 3 0, L_0x555712b12240;  1 drivers
v0x555712914ba0_0 .net "out_s", 15 0, L_0x555712b121d0;  1 drivers
v0x555712908a60_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712908b00_0 .var "weight_assigned", 0 0;
S_0x555712a2d920 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712a4fb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712a218c0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712a21900 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712a21940 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b12020 .functor BUFZ 16, L_0x555712b11f80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5557129b7250_0 .net/s *"_ivl_3", 15 0, L_0x555712b11e90;  1 drivers
v0x5557129ab9b0_0 .net/s "a", 3 0, v0x5557129667c0_0;  1 drivers
v0x5557129aba90 .array "a_mul", 0 0;
v0x5557129aba90_0 .net/s v0x5557129aba90 0, 4 0, L_0x555712b117b0; 1 drivers
v0x5557129a0180 .array "a_pad1", 0 0;
v0x5557129a0180_0 .net/s v0x5557129a0180 0, 4 0, L_0x555712b112c0; 1 drivers
v0x5557129a0220_0 .net/s "b", 3 0, v0x555712961810_0;  1 drivers
v0x555712994950 .array "b1", 0 0;
v0x555712994950_0 .net/s v0x555712994950 0, 3 0, L_0x555712b11200; 1 drivers
v0x555712994a10 .array "b_mul", 0 0;
v0x555712994a10_0 .net/s v0x555712994a10 0, 3 0, L_0x555712b11a20; 1 drivers
v0x555712989340_0 .net/s "c", 15 0, v0x555712959570_0;  1 drivers
v0x555712989400_0 .net "in_weight_zero", 0 0, L_0x555712b114f0;  1 drivers
v0x55571297dd60_0 .net/s "out", 15 0, L_0x555712b12020;  alias, 1 drivers
v0x55571297de00_0 .net/s "product", 9 0, L_0x555712b11da0;  1 drivers
v0x555712972750 .array "product1", 0 0;
v0x555712972750_0 .net/s v0x555712972750 0, 8 0, L_0x555712b11c20; 1 drivers
v0x555712972830_0 .net/s "psum", 15 0, L_0x555712b11f80;  1 drivers
L_0x555712b11da0 .extend/s 10, L_0x555712b11c20;
L_0x555712b11e90 .extend/s 16, L_0x555712b11da0;
L_0x555712b11f80 .arith/sum 16, L_0x555712b11e90, v0x555712959570_0;
S_0x555712a1d080 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712a2d920;
 .timescale 0 0;
P_0x555712a66ca0 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b11200 .functor BUFZ 4, v0x555712961810_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557129d0440_0 .net/s *"_ivl_16", 8 0, L_0x555712b11ae0;  1 drivers
v0x5557129c4340_0 .net/s *"_ivl_19", 8 0, L_0x555712b11b80;  1 drivers
L_0x7fd4406d1020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557129c4420_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1020;  1 drivers
v0x5557129bf410_0 .net/s *"_ivl_7", 31 0, L_0x555712b11450;  1 drivers
L_0x7fd4406d1068 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557129bf4f0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d1068;  1 drivers
L_0x555712b112c0 .concat [ 4 1 0 0], v0x5557129667c0_0, L_0x7fd4406d1020;
L_0x555712b11450 .extend/s 32, L_0x555712b11200;
L_0x555712b114f0 .cmp/ne 32, L_0x555712b11450, L_0x7fd4406d1068;
L_0x555712b11ae0 .extend/s 9, L_0x555712b117b0;
L_0x555712b11b80 .extend/s 9, L_0x555712b11a20;
L_0x555712b11c20 .arith/mult 9, L_0x555712b11ae0, L_0x555712b11b80;
S_0x555712a09620 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712a1d080;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712a14ec0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b117b0 .functor AND 5, L_0x555712b112c0, L_0x555712b11680, C4<11111>, C4<11111>;
L_0x555712b11a20 .functor AND 4, L_0x555712b11200, L_0x555712b11870, C4<1111>, C4<1111>;
v0x5557129fddf0_0 .net *"_ivl_0", 4 0, L_0x555712b11680;  1 drivers
v0x5557129fdef0_0 .net *"_ivl_4", 3 0, L_0x555712b11870;  1 drivers
v0x5557129f25e0_0 .net/s "a", 4 0, L_0x555712b112c0;  alias, 1 drivers
v0x5557129e6fb0_0 .net/s "a_out", 4 0, L_0x555712b117b0;  alias, 1 drivers
v0x5557129e7090_0 .net/s "b", 3 0, L_0x555712b11200;  alias, 1 drivers
v0x5557129db9a0_0 .net/s "b_out", 3 0, L_0x555712b11a20;  alias, 1 drivers
v0x5557129dba80_0 .net "mask", 0 0, L_0x555712b114f0;  alias, 1 drivers
LS_0x555712b11680_0_0 .concat [ 1 1 1 1], L_0x555712b114f0, L_0x555712b114f0, L_0x555712b114f0, L_0x555712b114f0;
LS_0x555712b11680_0_4 .concat [ 1 0 0 0], L_0x555712b114f0;
L_0x555712b11680 .concat [ 4 1 0 0], LS_0x555712b11680_0_0, LS_0x555712b11680_0_4;
L_0x555712b11870 .concat [ 1 1 1 1], L_0x555712b114f0, L_0x555712b114f0, L_0x555712b114f0, L_0x555712b114f0;
S_0x5557128e48b0 .scope generate, "col_num[5]" "col_num[5]" 3 34, 3 34 0, S_0x555712a6c740;
 .timescale 0 0;
P_0x5557128d90d0 .param/l "i" 0 3 34, +C4<0101>;
v0x55571283a9b0_0 .net *"_ivl_3", 0 0, L_0x555712b13b30;  1 drivers
S_0x5557128cda70 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x5557128e48b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x5557128c2460 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x5557128c24a0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x5557128c24e0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b13760 .functor BUFZ 16, L_0x555712b135b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b137d0 .functor BUFZ 4, v0x5557127e9a20_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557127e9a20_0 .var "a_q", 3 0;
v0x5557127e1d30_0 .var "b_q", 3 0;
v0x5557127e1e00_0 .var "c_q", 15 0;
v0x5557127d6500_0 .net "gate_clk", 0 0, L_0x555712b19580;  alias, 1 drivers
v0x5557127d65a0_0 .net "in_n", 15 0, L_0x555712b13950;  1 drivers
v0x5557127cacd0_0 .net "in_w", 3 0, L_0x555712b138b0;  1 drivers
v0x5557127cadb0_0 .net "inst_e", 1 0, v0x5557127bf4a0_0;  1 drivers
v0x5557127bf4a0_0 .var "inst_q", 1 0;
v0x5557127bf580_0 .net "inst_w", 1 0, L_0x555712b13a90;  1 drivers
v0x5557127b3e90_0 .var "load_ready_q", 0 0;
v0x5557127b3f50_0 .net "mac_out", 15 0, L_0x555712b135b0;  1 drivers
v0x5557127a8870_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557127a8910_0 .var "o_weight_assigned", 0 0;
v0x55571279d270_0 .var "o_weight_zero", 0 0;
v0x55571279d310_0 .net "out_e", 3 0, L_0x555712b137d0;  1 drivers
v0x555712790cd0_0 .net "out_s", 15 0, L_0x555712b13760;  1 drivers
v0x555712790d90_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712898620_0 .var "weight_assigned", 0 0;
S_0x5557128aae00 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x5557128cda70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x5557128a5600 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x5557128a5640 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x5557128a5680 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b135b0 .functor BUFZ 16, L_0x555712b13510, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712834820_0 .net/s *"_ivl_3", 15 0, L_0x555712b13420;  1 drivers
v0x555712834920_0 .net/s "a", 3 0, v0x5557127e9a20_0;  1 drivers
v0x555712829010 .array "a_mul", 0 0;
v0x555712829010_0 .net/s v0x555712829010 0, 4 0, L_0x555712b12d40; 1 drivers
v0x5557128290d0 .array "a_pad1", 0 0;
v0x5557128290d0_0 .net/s v0x5557128290d0 0, 4 0, L_0x555712b128e0; 1 drivers
v0x55571281d7f0_0 .net/s "b", 3 0, v0x5557127e1d30_0;  1 drivers
v0x5557128121b0 .array "b1", 0 0;
v0x5557128121b0_0 .net/s v0x5557128121b0 0, 3 0, L_0x555712b11190; 1 drivers
v0x555712812270 .array "b_mul", 0 0;
v0x555712812270_0 .net/s v0x555712812270 0, 3 0, L_0x555712b12fb0; 1 drivers
v0x555712806ba0_0 .net/s "c", 15 0, v0x5557127e1e00_0;  1 drivers
v0x555712806c60_0 .net "in_weight_zero", 0 0, L_0x555712b12b10;  1 drivers
v0x5557127fb5a0_0 .net/s "out", 15 0, L_0x555712b135b0;  alias, 1 drivers
v0x5557127fb640_0 .net/s "product", 9 0, L_0x555712b13330;  1 drivers
v0x5557127efba0 .array "product1", 0 0;
v0x5557127efba0_0 .net/s v0x5557127efba0 0, 8 0, L_0x555712b131b0; 1 drivers
v0x5557127efc60_0 .net/s "psum", 15 0, L_0x555712b13510;  1 drivers
L_0x555712b13330 .extend/s 10, L_0x555712b131b0;
L_0x555712b13420 .extend/s 16, L_0x555712b13330;
L_0x555712b13510 .arith/sum 16, L_0x555712b13420, v0x5557127e1e00_0;
S_0x55571289dcb0 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x5557128aae00;
 .timescale 0 0;
P_0x555712892510 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b11190 .functor BUFZ 4, v0x5557127e1d30_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712847950_0 .net/s *"_ivl_16", 8 0, L_0x555712b13070;  1 drivers
v0x555712847a50_0 .net/s *"_ivl_19", 8 0, L_0x555712b13110;  1 drivers
L_0x7fd4406d10b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557128482c0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d10b0;  1 drivers
v0x555712848380_0 .net/s *"_ivl_7", 31 0, L_0x555712b12a70;  1 drivers
L_0x7fd4406d10f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712840090_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d10f8;  1 drivers
L_0x555712b128e0 .concat [ 4 1 0 0], v0x5557127e9a20_0, L_0x7fd4406d10b0;
L_0x555712b12a70 .extend/s 32, L_0x555712b11190;
L_0x555712b12b10 .cmp/ne 32, L_0x555712b12a70, L_0x7fd4406d10f8;
L_0x555712b13070 .extend/s 9, L_0x555712b12d40;
L_0x555712b13110 .extend/s 9, L_0x555712b12fb0;
L_0x555712b131b0 .arith/mult 9, L_0x555712b13070, L_0x555712b13110;
S_0x555712886c50 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x55571289dcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x55571287b470 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b12d40 .functor AND 5, L_0x555712b128e0, L_0x555712b12ca0, C4<11111>, C4<11111>;
L_0x555712b12fb0 .functor AND 4, L_0x555712b11190, L_0x555712b12e00, C4<1111>, C4<1111>;
v0x55571286fe10_0 .net *"_ivl_0", 4 0, L_0x555712b12ca0;  1 drivers
v0x55571286ff10_0 .net *"_ivl_4", 3 0, L_0x555712b12e00;  1 drivers
v0x555712864800_0 .net/s "a", 4 0, L_0x555712b128e0;  alias, 1 drivers
v0x5557128648f0_0 .net/s "a_out", 4 0, L_0x555712b12d40;  alias, 1 drivers
v0x555712859200_0 .net/s "b", 3 0, L_0x555712b11190;  alias, 1 drivers
v0x55571284d1a0_0 .net/s "b_out", 3 0, L_0x555712b12fb0;  alias, 1 drivers
v0x55571284d280_0 .net "mask", 0 0, L_0x555712b12b10;  alias, 1 drivers
LS_0x555712b12ca0_0_0 .concat [ 1 1 1 1], L_0x555712b12b10, L_0x555712b12b10, L_0x555712b12b10, L_0x555712b12b10;
LS_0x555712b12ca0_0_4 .concat [ 1 0 0 0], L_0x555712b12b10;
L_0x555712b12ca0 .concat [ 4 1 0 0], LS_0x555712b12ca0_0_0, LS_0x555712b12ca0_0_4;
L_0x555712b12e00 .concat [ 1 1 1 1], L_0x555712b12b10, L_0x555712b12b10, L_0x555712b12b10, L_0x555712b12b10;
S_0x555712a72970 .scope generate, "col_num[6]" "col_num[6]" 3 34, 3 34 0, S_0x555712a6c740;
 .timescale 0 0;
P_0x55571281d890 .param/l "i" 0 3 34, +C4<0110>;
v0x5557128fbeb0_0 .net *"_ivl_3", 0 0, L_0x555712b14f60;  1 drivers
S_0x555712a67140 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712a72970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712a5b910 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712a5b950 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712a5b990 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b14b70 .functor BUFZ 16, L_0x555712b149c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b14be0 .functor BUFZ 4, v0x555712966c70_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712966c70_0 .var "a_q", 3 0;
v0x555712966d80_0 .var "b_q", 3 0;
v0x555712959b10_0 .var "c_q", 15 0;
v0x555712959be0_0 .net "gate_clk", 0 0, L_0x555712b19580;  alias, 1 drivers
v0x55571294e2e0_0 .net "in_n", 15 0, L_0x555712b14d60;  1 drivers
v0x55571294e380_0 .net "in_w", 3 0, L_0x555712b14cc0;  1 drivers
v0x555712942ab0_0 .net "inst_e", 1 0, v0x555712942b90_0;  1 drivers
v0x555712942b90_0 .var "inst_q", 1 0;
v0x555712937280_0 .net "inst_w", 1 0, L_0x555712b14ec0;  1 drivers
v0x555712937360_0 .var "load_ready_q", 0 0;
v0x55571292bc70_0 .net "mac_out", 15 0, L_0x555712b149c0;  1 drivers
v0x55571292bd30_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712920660_0 .var "o_weight_assigned", 0 0;
v0x555712920700_0 .var "o_weight_zero", 0 0;
v0x555712915060_0 .net "out_e", 3 0, L_0x555712b14be0;  1 drivers
v0x555712915140_0 .net "out_s", 15 0, L_0x555712b14b70;  1 drivers
v0x555712909000_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557125df930_0 .var "weight_assigned", 0 0;
S_0x555712a44ad0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712a67140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712a394c0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712a39500 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712a39540 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b149c0 .functor BUFZ 16, L_0x555712b14920, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5557129b7780_0 .net/s *"_ivl_3", 15 0, L_0x555712b14830;  1 drivers
v0x5557129b7880_0 .net/s "a", 3 0, v0x555712966c70_0;  1 drivers
v0x5557129abf70 .array "a_mul", 0 0;
v0x5557129abf70_0 .net/s v0x5557129abf70 0, 4 0, L_0x555712b14150; 1 drivers
v0x5557129ac030 .array "a_pad1", 0 0;
v0x5557129ac030_0 .net/s v0x5557129ac030 0, 4 0, L_0x555712b139f0; 1 drivers
v0x5557129a0720_0 .net/s "b", 3 0, v0x555712966d80_0;  1 drivers
v0x5557129a0810 .array "b1", 0 0;
v0x5557129a0810_0 .net/s v0x5557129a0810 0, 3 0, L_0x555712b13c80; 1 drivers
v0x555712994ef0 .array "b_mul", 0 0;
v0x555712994ef0_0 .net/s v0x555712994ef0 0, 3 0, L_0x555712b143c0; 1 drivers
v0x555712994fc0_0 .net/s "c", 15 0, v0x555712959b10_0;  1 drivers
v0x5557129898e0_0 .net "in_weight_zero", 0 0, L_0x555712b13f20;  1 drivers
v0x5557129899d0_0 .net/s "out", 15 0, L_0x555712b149c0;  alias, 1 drivers
v0x55571297e2d0_0 .net/s "product", 9 0, L_0x555712b14740;  1 drivers
v0x55571297e3b0 .array "product1", 0 0;
v0x55571297e3b0_0 .net/s v0x55571297e3b0 0, 8 0, L_0x555712b145c0; 1 drivers
v0x555712972cd0_0 .net/s "psum", 15 0, L_0x555712b14920;  1 drivers
L_0x555712b14740 .extend/s 10, L_0x555712b145c0;
L_0x555712b14830 .extend/s 16, L_0x555712b14740;
L_0x555712b14920 .arith/sum 16, L_0x555712b14830, v0x555712959b10_0;
S_0x555712a21e60 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712a44ad0;
 .timescale 0 0;
P_0x555712a2dfc0 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b13c80 .functor BUFZ 4, v0x555712966d80_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557129dbfe0_0 .net/s *"_ivl_16", 8 0, L_0x555712b14480;  1 drivers
v0x5557129d0940_0 .net/s *"_ivl_19", 8 0, L_0x555712b14520;  1 drivers
L_0x7fd4406d1140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557129d0a20_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1140;  1 drivers
v0x5557129c48e0_0 .net/s *"_ivl_7", 31 0, L_0x555712b13e80;  1 drivers
L_0x7fd4406d1188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557129c49c0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d1188;  1 drivers
L_0x555712b139f0 .concat [ 4 1 0 0], v0x555712966c70_0, L_0x7fd4406d1140;
L_0x555712b13e80 .extend/s 32, L_0x555712b13c80;
L_0x555712b13f20 .cmp/ne 32, L_0x555712b13e80, L_0x7fd4406d1188;
L_0x555712b14480 .extend/s 9, L_0x555712b14150;
L_0x555712b14520 .extend/s 9, L_0x555712b143c0;
L_0x555712b145c0 .arith/mult 9, L_0x555712b14480, L_0x555712b14520;
S_0x555712a153f0 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712a21e60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712a09c10 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b14150 .functor AND 5, L_0x555712b139f0, L_0x555712b140b0, C4<11111>, C4<11111>;
L_0x555712b143c0 .functor AND 4, L_0x555712b13c80, L_0x555712b14210, C4<1111>, C4<1111>;
v0x555712a09ce0_0 .net *"_ivl_0", 4 0, L_0x555712b140b0;  1 drivers
v0x5557129fe390_0 .net *"_ivl_4", 3 0, L_0x555712b14210;  1 drivers
v0x5557129fe450_0 .net/s "a", 4 0, L_0x555712b139f0;  alias, 1 drivers
v0x5557129f2b60_0 .net/s "a_out", 4 0, L_0x555712b14150;  alias, 1 drivers
v0x5557129f2c20_0 .net/s "b", 3 0, L_0x555712b13c80;  alias, 1 drivers
v0x5557129e7570_0 .net/s "b_out", 3 0, L_0x555712b143c0;  alias, 1 drivers
v0x5557129e7650_0 .net "mask", 0 0, L_0x555712b13f20;  alias, 1 drivers
LS_0x555712b140b0_0_0 .concat [ 1 1 1 1], L_0x555712b13f20, L_0x555712b13f20, L_0x555712b13f20, L_0x555712b13f20;
LS_0x555712b140b0_0_4 .concat [ 1 0 0 0], L_0x555712b13f20;
L_0x555712b140b0 .concat [ 4 1 0 0], LS_0x555712b140b0_0_0, LS_0x555712b140b0_0_4;
L_0x555712b14210 .concat [ 1 1 1 1], L_0x555712b13f20, L_0x555712b13f20, L_0x555712b13f20, L_0x555712b13f20;
S_0x5557128f0680 .scope generate, "col_num[7]" "col_num[7]" 3 34, 3 34 0, S_0x555712a6c740;
 .timescale 0 0;
P_0x555712972e30 .param/l "i" 0 3 34, +C4<0111>;
v0x555712846520_0 .net *"_ivl_3", 0 0, L_0x555712b16500;  1 drivers
S_0x5557128e4e50 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x5557128f0680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x5557128fbfb0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x5557128fbff0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x5557128fc030 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b160f0 .functor BUFZ 16, L_0x555712b15f40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b16160 .functor BUFZ 4, v0x5557127f0140_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557127f0140_0 .var "a_q", 3 0;
v0x5557127f0220_0 .var "b_q", 3 0;
v0x5557127e22d0_0 .var "c_q", 15 0;
v0x5557127e23a0_0 .net "gate_clk", 0 0, L_0x555712b19580;  alias, 1 drivers
v0x5557127d6aa0_0 .net "in_n", 15 0, L_0x555712b162e0;  1 drivers
v0x5557127d6b60_0 .net "in_w", 3 0, L_0x555712b16240;  1 drivers
v0x5557127cb270_0 .net "inst_e", 1 0, v0x5557127cb350_0;  1 drivers
v0x5557127cb350_0 .var "inst_q", 1 0;
v0x5557127bfa40_0 .net "inst_w", 1 0, L_0x555712b16460;  1 drivers
v0x5557127bfb20_0 .var "load_ready_q", 0 0;
v0x5557127b4430_0 .net "mac_out", 15 0, L_0x555712b15f40;  1 drivers
v0x5557127b44f0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557127a8e10_0 .var "o_weight_assigned", 0 0;
v0x5557127a8eb0_0 .var "o_weight_zero", 0 0;
v0x55571279d810_0 .net "out_e", 3 0, L_0x555712b16160;  1 drivers
v0x55571279d8f0_0 .net "out_s", 15 0, L_0x555712b160f0;  1 drivers
v0x555712791270_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712903b40_0 .var "weight_assigned", 0 0;
S_0x5557128c2a00 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x5557128e4e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x5557128d9720 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x5557128d9760 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x5557128d97a0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b15f40 .functor BUFZ 16, L_0x555712b15ea0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712840720_0 .net/s *"_ivl_3", 15 0, L_0x555712b15db0;  1 drivers
v0x555712834dc0_0 .net/s "a", 3 0, v0x5557127f0140_0;  1 drivers
v0x555712834ec0 .array "a_mul", 0 0;
v0x555712834ec0_0 .net/s v0x555712834ec0 0, 4 0, L_0x555712b156d0; 1 drivers
v0x555712829590 .array "a_pad1", 0 0;
v0x555712829590_0 .net/s v0x555712829590 0, 4 0, L_0x555712b151e0; 1 drivers
v0x555712829630_0 .net/s "b", 3 0, v0x5557127f0220_0;  1 drivers
v0x55571281dd60 .array "b1", 0 0;
v0x55571281dd60_0 .net/s v0x55571281dd60 0, 3 0, L_0x555712b150d0; 1 drivers
v0x55571281de20 .array "b_mul", 0 0;
v0x55571281de20_0 .net/s v0x55571281de20 0, 3 0, L_0x555712b15940; 1 drivers
v0x555712812750_0 .net/s "c", 15 0, v0x5557127e22d0_0;  1 drivers
v0x555712812810_0 .net "in_weight_zero", 0 0, L_0x555712b15410;  1 drivers
v0x555712807140_0 .net/s "out", 15 0, L_0x555712b15f40;  alias, 1 drivers
v0x555712807200_0 .net/s "product", 9 0, L_0x555712b15cc0;  1 drivers
v0x5557127fbb40 .array "product1", 0 0;
v0x5557127fbb40_0 .net/s v0x5557127fbb40 0, 8 0, L_0x555712b15b40; 1 drivers
v0x5557127fbc20_0 .net/s "psum", 15 0, L_0x555712b15ea0;  1 drivers
L_0x555712b15cc0 .extend/s 10, L_0x555712b15b40;
L_0x555712b15db0 .extend/s 16, L_0x555712b15cc0;
L_0x555712b15ea0 .arith/sum 16, L_0x555712b15db0, v0x5557127e22d0_0;
S_0x5557128ab3a0 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x5557128c2a00;
 .timescale 0 0;
P_0x55571289e2a0 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b150d0 .functor BUFZ 4, v0x5557127f0220_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557128597a0_0 .net/s *"_ivl_16", 8 0, L_0x555712b15a00;  1 drivers
v0x5557128598a0_0 .net/s *"_ivl_19", 8 0, L_0x555712b15aa0;  1 drivers
L_0x7fd4406d11d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571284d740_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d11d0;  1 drivers
v0x55571284d800_0 .net/s *"_ivl_7", 31 0, L_0x555712b15370;  1 drivers
L_0x7fd4406d1218 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557128405f0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d1218;  1 drivers
L_0x555712b151e0 .concat [ 4 1 0 0], v0x5557127f0140_0, L_0x7fd4406d11d0;
L_0x555712b15370 .extend/s 32, L_0x555712b150d0;
L_0x555712b15410 .cmp/ne 32, L_0x555712b15370, L_0x7fd4406d1218;
L_0x555712b15a00 .extend/s 9, L_0x555712b156d0;
L_0x555712b15aa0 .extend/s 9, L_0x555712b15940;
L_0x555712b15b40 .arith/mult 9, L_0x555712b15a00, L_0x555712b15aa0;
S_0x555712892a20 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x5557128ab3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x55571289e3b0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b156d0 .functor AND 5, L_0x555712b151e0, L_0x555712b155a0, C4<11111>, C4<11111>;
L_0x555712b15940 .functor AND 4, L_0x555712b150d0, L_0x555712b15790, C4<1111>, C4<1111>;
v0x555712887270_0 .net *"_ivl_0", 4 0, L_0x555712b155a0;  1 drivers
v0x55571287b9c0_0 .net *"_ivl_4", 3 0, L_0x555712b15790;  1 drivers
v0x55571287baa0_0 .net/s "a", 4 0, L_0x555712b151e0;  alias, 1 drivers
v0x5557128703b0_0 .net/s "a_out", 4 0, L_0x555712b156d0;  alias, 1 drivers
v0x555712870470_0 .net/s "b", 3 0, L_0x555712b150d0;  alias, 1 drivers
v0x555712864da0_0 .net/s "b_out", 3 0, L_0x555712b15940;  alias, 1 drivers
v0x555712864e80_0 .net "mask", 0 0, L_0x555712b15410;  alias, 1 drivers
LS_0x555712b155a0_0_0 .concat [ 1 1 1 1], L_0x555712b15410, L_0x555712b15410, L_0x555712b15410, L_0x555712b15410;
LS_0x555712b155a0_0_4 .concat [ 1 0 0 0], L_0x555712b15410;
L_0x555712b155a0 .concat [ 4 1 0 0], LS_0x555712b155a0_0_0, LS_0x555712b155a0_0_4;
L_0x555712b15790 .concat [ 1 1 1 1], L_0x555712b15410, L_0x555712b15410, L_0x555712b15410, L_0x555712b15410;
S_0x5557127b9ae0 .scope generate, "col_num[8]" "col_num[8]" 3 34, 3 34 0, S_0x555712a6c740;
 .timescale 0 0;
P_0x5557128128d0 .param/l "i" 0 3 34, +C4<01000>;
v0x5557129f8480_0 .net *"_ivl_3", 0 0, L_0x555712b187a0;  1 drivers
S_0x5557127c5200 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x5557127b9ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712846600 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712846640 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712846680 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b176b0 .functor BUFZ 16, L_0x555712b17500, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b17720 .functor BUFZ 4, v0x555712948400_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712948400_0 .var "a_q", 3 0;
v0x5557129b1710_0 .var "b_q", 3 0;
v0x5557129b17e0_0 .var "c_q", 15 0;
v0x55571298ef90_0 .net "gate_clk", 0 0, L_0x555712b19580;  alias, 1 drivers
v0x55571298f030_0 .net "in_n", 15 0, L_0x555712b17e20;  1 drivers
v0x55571299a6b0_0 .net "in_w", 3 0, L_0x555712b17b70;  1 drivers
v0x55571299a790_0 .net "inst_e", 1 0, v0x5557129a5ee0_0;  1 drivers
v0x5557129a5ee0_0 .var "inst_q", 1 0;
v0x5557129a5fc0_0 .net "inst_w", 1 0, L_0x555712b17fd0;  1 drivers
v0x555712a0f380_0 .var "load_ready_q", 0 0;
v0x555712a0f440_0 .net "mac_out", 15 0, L_0x555712b17500;  1 drivers
v0x555712a0f500_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557129ecc00_0 .var "o_weight_assigned", 0 0;
v0x5557129ecca0_0 .var "o_weight_zero", 0 0;
v0x5557129ecd40_0 .net "out_e", 3 0, L_0x555712b17720;  1 drivers
v0x5557129f8320_0 .net "out_s", 15 0, L_0x555712b176b0;  1 drivers
v0x5557129f83e0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712a03c60_0 .var "weight_assigned", 0 0;
S_0x55571283a580 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x5557127c5200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x5557127d0b40 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x5557127d0b80 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x5557127d0bc0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b17500 .functor BUFZ 16, L_0x555712b17460, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5557128dede0_0 .net/s *"_ivl_3", 15 0, L_0x555712b17370;  1 drivers
v0x5557128deee0_0 .net/s "a", 3 0, v0x555712948400_0;  1 drivers
v0x5557128ea610 .array "a_mul", 0 0;
v0x5557128ea610_0 .net/s v0x5557128ea610 0, 4 0, L_0x555712b16c90; 1 drivers
v0x5557128ea6b0 .array "a_pad1", 0 0;
v0x5557128ea6b0_0 .net/s v0x5557128ea6b0 0, 4 0, L_0x555712b167a0; 1 drivers
v0x5557128ea750_0 .net/s "b", 3 0, v0x5557129b1710_0;  1 drivers
v0x555712953aa0 .array "b1", 0 0;
v0x555712953aa0_0 .net/s v0x555712953aa0 0, 3 0, L_0x555712b16690; 1 drivers
v0x555712953b40 .array "b_mul", 0 0;
v0x555712953b40_0 .net/s v0x555712953b40 0, 3 0, L_0x555712b16f00; 1 drivers
v0x555712953c10_0 .net/s "c", 15 0, v0x5557129b17e0_0;  1 drivers
v0x555712931320_0 .net "in_weight_zero", 0 0, L_0x555712b169d0;  1 drivers
v0x555712931410_0 .net/s "out", 15 0, L_0x555712b17500;  alias, 1 drivers
v0x55571293ca40_0 .net/s "product", 9 0, L_0x555712b17280;  1 drivers
v0x55571293cb20 .array "product1", 0 0;
v0x55571293cb20_0 .net/s v0x55571293cb20 0, 8 0, L_0x555712b17100; 1 drivers
v0x555712948270_0 .net/s "psum", 15 0, L_0x555712b17460;  1 drivers
L_0x555712b17280 .extend/s 10, L_0x555712b17100;
L_0x555712b17370 .extend/s 16, L_0x555712b17280;
L_0x555712b17460 .arith/sum 16, L_0x555712b17370, v0x5557129b17e0_0;
S_0x555712817e70 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x55571283a580;
 .timescale 0 0;
P_0x555712823570 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b16690 .functor BUFZ 4, v0x5557129b1710_0, C4<0000>, C4<0000>, C4<0000>;
v0x55571288cb10_0 .net/s *"_ivl_16", 8 0, L_0x555712b16fc0;  1 drivers
v0x5557128f5e40_0 .net/s *"_ivl_19", 8 0, L_0x555712b17060;  1 drivers
L_0x7fd4406d1260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557128f5f40_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1260;  1 drivers
v0x5557128d36c0_0 .net/s *"_ivl_7", 31 0, L_0x555712b16930;  1 drivers
L_0x7fd4406d12a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557128d37a0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d12a8;  1 drivers
L_0x555712b167a0 .concat [ 4 1 0 0], v0x555712948400_0, L_0x7fd4406d1260;
L_0x555712b16930 .extend/s 32, L_0x555712b16690;
L_0x555712b169d0 .cmp/ne 32, L_0x555712b16930, L_0x7fd4406d12a8;
L_0x555712b16fc0 .extend/s 9, L_0x555712b16c90;
L_0x555712b17060 .extend/s 9, L_0x555712b16f00;
L_0x555712b17100 .arith/mult 9, L_0x555712b16fc0, L_0x555712b17060;
S_0x55571282ed50 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712817e70;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x55571282ef30 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b16c90 .functor AND 5, L_0x555712b167a0, L_0x555712b16b60, C4<11111>, C4<11111>;
L_0x555712b16f00 .functor AND 4, L_0x555712b16690, L_0x555712b16d50, C4<1111>, C4<1111>;
v0x5557128981e0_0 .net *"_ivl_0", 4 0, L_0x555712b16b60;  1 drivers
v0x5557128982e0_0 .net *"_ivl_4", 3 0, L_0x555712b16d50;  1 drivers
v0x555712875a60_0 .net/s "a", 4 0, L_0x555712b167a0;  alias, 1 drivers
v0x555712875b50_0 .net/s "a_out", 4 0, L_0x555712b16c90;  alias, 1 drivers
v0x555712881180_0 .net/s "b", 3 0, L_0x555712b16690;  alias, 1 drivers
v0x5557128812b0_0 .net/s "b_out", 3 0, L_0x555712b16f00;  alias, 1 drivers
v0x55571288c9b0_0 .net "mask", 0 0, L_0x555712b169d0;  alias, 1 drivers
LS_0x555712b16b60_0_0 .concat [ 1 1 1 1], L_0x555712b169d0, L_0x555712b169d0, L_0x555712b169d0, L_0x555712b169d0;
LS_0x555712b16b60_0_4 .concat [ 1 0 0 0], L_0x555712b169d0;
L_0x555712b16b60 .concat [ 4 1 0 0], LS_0x555712b16b60_0_0, LS_0x555712b16b60_0_4;
L_0x555712b16d50 .concat [ 1 1 1 1], L_0x555712b169d0, L_0x555712b169d0, L_0x555712b169d0, L_0x555712b169d0;
S_0x555712a1d260 .scope generate, "row_num[5]" "row_num[5]" 2 31, 2 31 0, S_0x555712a74880;
 .timescale 0 0;
P_0x555712a1d460 .param/l "i" 0 2 31, +C4<0101>;
L_0x555712b199e0 .functor NOT 1, L_0x555712b196c0, C4<0>, C4<0>, C4<0>;
L_0x555712b19a50 .functor AND 1, L_0x555712b199e0, o0x7fd440a586d8, C4<1>, C4<1>;
v0x55571296c6c0_0 .net *"_ivl_0", 0 0, L_0x555712b196c0;  1 drivers
v0x55571296c7c0_0 .net *"_ivl_1", 0 0, L_0x555712b199e0;  1 drivers
v0x55571296c8a0_0 .net *"_ivl_3", 0 0, L_0x555712b19a50;  1 drivers
S_0x555712a1aaa0 .scope module, "mac_row_instance" "mac_row" 2 33, 3 3 0, S_0x555712a1d260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 128 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /INPUT 128 "in_n";
    .port_info 5 /OUTPUT 8 "valid";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /OUTPUT 1 "all_weight_zero";
P_0x5557129bf5f0 .param/l "bw" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x5557129bf630 .param/l "channels_per_pe" 0 3 8, +C4<00000000000000000000000000000001>;
P_0x5557129bf670 .param/l "col" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x5557129bf6b0 .param/l "psum_bw" 0 3 6, +C4<00000000000000000000000000010000>;
L_0x555712b25400 .functor BUFZ 4, L_0x555712b25f50, C4<0000>, C4<0000>, C4<0000>;
L_0x555712b250a0 .functor BUFZ 2, L_0x555712b261b0, C4<00>, C4<00>, C4<00>;
v0x5557127c5eb0_0 .net *"_ivl_136", 3 0, L_0x555712b25400;  1 drivers
v0x5557127c5fb0_0 .net *"_ivl_141", 1 0, L_0x555712b250a0;  1 drivers
v0x5557127ba590_0 .net *"_ivl_143", 0 0, L_0x555712b25980;  1 drivers
v0x5557127ba660_0 .net *"_ivl_145", 0 0, L_0x555712b25a20;  1 drivers
L_0x7fd4406d17b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557127ba720_0 .net/2u *"_ivl_146", 0 0, L_0x7fd4406d17b8;  1 drivers
v0x5557127ba800_0 .net "all_weight_zero", 0 0, L_0x555712b25c60;  1 drivers
v0x5557127ba8c0_0 .net "gate_clk", 0 0, L_0x555712b25df0;  1 drivers
v0x5557127af080_0 .net "in_n", 127 0, L_0x555712b26040;  1 drivers
v0x5557127af160_0 .net "in_w", 3 0, L_0x555712b25f50;  1 drivers
v0x5557127af240_0 .net "inst_w", 1 0, L_0x555712b261b0;  1 drivers
v0x555712798130_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557127981d0_0 .net "out_s", 127 0, L_0x555712b23e00;  1 drivers
v0x5557127982b0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712798350_0 .net "temp", 35 0, L_0x555712b24960;  1 drivers
v0x555712798430_0 .net "temp_inst", 17 0, L_0x555712b254c0;  1 drivers
v0x5557127dcd10_0 .net "valid", 7 0, L_0x555712b24a80;  1 drivers
v0x5557127dcdd0_0 .net "weight_assigned", 7 0, L_0x555712b24780;  1 drivers
v0x5557127dcfc0_0 .net "weight_zero", 7 0, L_0x555712b24870;  1 drivers
L_0x555712b1ab20 .part L_0x555712b24960, 0, 4;
L_0x555712b1abc0 .part L_0x555712b26040, 0, 16;
L_0x555712b1ac60 .part L_0x555712b254c0, 0, 2;
L_0x555712b1ad00 .part L_0x555712b254c0, 3, 1;
L_0x555712b1be90 .part L_0x555712b24960, 4, 4;
L_0x555712b1bf80 .part L_0x555712b26040, 16, 16;
L_0x555712b1c0b0 .part L_0x555712b254c0, 2, 2;
L_0x555712b1c150 .part L_0x555712b254c0, 5, 1;
L_0x555712b1d3f0 .part L_0x555712b24960, 8, 4;
L_0x555712b1d490 .part L_0x555712b26040, 32, 16;
L_0x555712b1d590 .part L_0x555712b254c0, 4, 2;
L_0x555712b1d630 .part L_0x555712b254c0, 7, 1;
L_0x555712b1e860 .part L_0x555712b24960, 12, 4;
L_0x555712b1e990 .part L_0x555712b26040, 48, 16;
L_0x555712b1eb40 .part L_0x555712b254c0, 6, 2;
L_0x555712b1ebe0 .part L_0x555712b254c0, 9, 1;
L_0x555712b1fe30 .part L_0x555712b24960, 16, 4;
L_0x555712b1fed0 .part L_0x555712b26040, 64, 16;
L_0x555712b20010 .part L_0x555712b254c0, 8, 2;
L_0x555712b200b0 .part L_0x555712b254c0, 11, 1;
L_0x555712b21240 .part L_0x555712b24960, 20, 4;
L_0x555712b212e0 .part L_0x555712b26040, 80, 16;
L_0x555712b21440 .part L_0x555712b254c0, 10, 2;
L_0x555712b214e0 .part L_0x555712b254c0, 13, 1;
L_0x555712b22800 .part L_0x555712b24960, 24, 4;
L_0x555712b228a0 .part L_0x555712b26040, 96, 16;
L_0x555712b22a20 .part L_0x555712b254c0, 12, 2;
L_0x555712b22ac0 .part L_0x555712b254c0, 15, 1;
LS_0x555712b23e00_0_0 .concat8 [ 16 16 16 16], L_0x555712b1a9d0, L_0x555712b1bd40, L_0x555712b1d2a0, L_0x555712b1e710;
LS_0x555712b23e00_0_4 .concat8 [ 16 16 16 16], L_0x555712b1fce0, L_0x555712b210f0, L_0x555712b226b0, L_0x555712b23cb0;
L_0x555712b23e00 .concat8 [ 64 64 0 0], LS_0x555712b23e00_0_0, LS_0x555712b23e00_0_4;
L_0x555712b24170 .part L_0x555712b24960, 28, 4;
L_0x555712b24420 .part L_0x555712b26040, 112, 16;
L_0x555712b245d0 .part L_0x555712b254c0, 14, 2;
LS_0x555712b24780_0_0 .concat8 [ 1 1 1 1], v0x555712a50790_0, v0x55571294e990_0, v0x555712840be0_0, v0x555712801350_0;
LS_0x555712b24780_0_4 .concat8 [ 1 1 1 1], v0x555712979120_0, v0x5557129cb4f0_0, v0x5557128dfab0_0, v0x55571283b190_0;
L_0x555712b24780 .concat8 [ 4 4 0 0], LS_0x555712b24780_0_0, LS_0x555712b24780_0_4;
LS_0x555712b24870_0_0 .concat8 [ 1 1 1 1], v0x555712a50830_0, v0x55571294ea30_0, v0x555712840c80_0, v0x5557128013f0_0;
LS_0x555712b24870_0_4 .concat8 [ 1 1 1 1], v0x55571291b1c0_0, v0x5557129cb590_0, v0x5557128dfb50_0, v0x55571283b230_0;
L_0x555712b24870 .concat8 [ 4 4 0 0], LS_0x555712b24870_0_0, LS_0x555712b24870_0_4;
LS_0x555712b24a80_0_0 .concat8 [ 1 1 1 1], L_0x555712b1ad00, L_0x555712b1c150, L_0x555712b1d630, L_0x555712b1ebe0;
LS_0x555712b24a80_0_4 .concat8 [ 1 1 1 1], L_0x555712b200b0, L_0x555712b214e0, L_0x555712b22ac0, L_0x555712b24da0;
L_0x555712b24a80 .concat8 [ 4 4 0 0], LS_0x555712b24a80_0_0, LS_0x555712b24a80_0_4;
L_0x555712b24da0 .part L_0x555712b254c0, 17, 1;
LS_0x555712b24960_0_0 .concat8 [ 4 4 4 4], L_0x555712b25400, L_0x555712b1aa40, L_0x555712b1bdb0, L_0x555712b1d310;
LS_0x555712b24960_0_4 .concat8 [ 4 4 4 4], L_0x555712b1e780, L_0x555712b1fd50, L_0x555712b21160, L_0x555712b22720;
LS_0x555712b24960_0_8 .concat8 [ 4 0 0 0], L_0x555712b23d20;
L_0x555712b24960 .concat8 [ 16 16 4 0], LS_0x555712b24960_0_0, LS_0x555712b24960_0_4, LS_0x555712b24960_0_8;
LS_0x555712b254c0_0_0 .concat8 [ 2 2 2 2], L_0x555712b250a0, v0x555712a5be60_0, v0x55571295a060_0, v0x555712859dd0_0;
LS_0x555712b254c0_0_4 .concat8 [ 2 2 2 2], v0x5557127ae500_0, v0x5557129d6c60_0, v0x5557129e2180_0, v0x5557128eb320_0;
LS_0x555712b254c0_0_8 .concat8 [ 2 0 0 0], v0x5557127f6650_0;
L_0x555712b254c0 .concat8 [ 8 8 2 0], LS_0x555712b254c0_0_0, LS_0x555712b254c0_0_4, LS_0x555712b254c0_0_8;
L_0x555712b25980 .reduce/and L_0x555712b24780;
L_0x555712b25a20 .reduce/and L_0x555712b24870;
L_0x555712b25c60 .functor MUXZ 1, L_0x7fd4406d17b8, L_0x555712b25a20, L_0x555712b25980, C4<>;
S_0x5557129bce30 .scope generate, "col_num[1]" "col_num[1]" 3 34, 3 34 0, S_0x555712a1aaa0;
 .timescale 0 0;
P_0x5557129bd030 .param/l "i" 0 3 34, +C4<01>;
v0x555712a2e410_0 .net *"_ivl_3", 0 0, L_0x555712b1ad00;  1 drivers
S_0x555712961980 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x5557129bce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x55571295f1c0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x55571295f200 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x55571295f240 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b1a9d0 .functor BUFZ 16, L_0x555712b1a820, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b1aa40 .functor BUFZ 4, v0x5557127976c0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557127976c0_0 .var "a_q", 3 0;
v0x555712a72ec0_0 .var "b_q", 3 0;
v0x555712a72f60_0 .var "c_q", 15 0;
v0x555712a73060_0 .net "gate_clk", 0 0, L_0x555712b25df0;  alias, 1 drivers
v0x555712a67690_0 .net "in_n", 15 0, L_0x555712b1abc0;  1 drivers
v0x555712a67750_0 .net "in_w", 3 0, L_0x555712b1ab20;  1 drivers
v0x555712a67830_0 .net "inst_e", 1 0, v0x555712a5be60_0;  1 drivers
v0x555712a5be60_0 .var "inst_q", 1 0;
v0x555712a5bf40_0 .net "inst_w", 1 0, L_0x555712b1ac60;  1 drivers
v0x555712a5c020_0 .var "load_ready_q", 0 0;
v0x555712a50630_0 .net "mac_out", 15 0, L_0x555712b1a820;  1 drivers
v0x555712a506f0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712a50790_0 .var "o_weight_assigned", 0 0;
v0x555712a50830_0 .var "o_weight_zero", 0 0;
v0x555712a45020_0 .net "out_e", 3 0, L_0x555712b1aa40;  1 drivers
v0x555712a45100_0 .net "out_s", 15 0, L_0x555712b1a9d0;  1 drivers
v0x555712a451e0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712a39b20_0 .var "weight_assigned", 0 0;
E_0x5557129d5f80 .event posedge, v0x555712a73060_0;
S_0x555712901560 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712961980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712903eb0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712903ef0 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712903f30 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b1a820 .functor BUFZ 16, L_0x555712b1a780, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55571290eeb0_0 .net/s *"_ivl_3", 15 0, L_0x555712b1a690;  1 drivers
v0x55571290efb0_0 .net/s "a", 3 0, v0x5557127976c0_0;  1 drivers
v0x55571290f090 .array "a_mul", 0 0;
v0x55571290f090_0 .net/s v0x55571290f090 0, 4 0, L_0x555712b1a0c0; 1 drivers
v0x5557128b1250 .array "a_pad1", 0 0;
v0x5557128b1250_0 .net/s v0x5557128b1250 0, 4 0, L_0x555712b19bd0; 1 drivers
v0x5557128b12f0_0 .net/s "b", 3 0, v0x555712a72ec0_0;  1 drivers
v0x5557128b13e0 .array "b1", 0 0;
v0x5557128b13e0_0 .net/s v0x5557128b13e0 0, 3 0, L_0x555712b19ac0; 1 drivers
v0x5557128535f0 .array "b_mul", 0 0;
v0x5557128535f0_0 .net/s v0x5557128535f0 0, 3 0, L_0x555712b1a220; 1 drivers
v0x5557128536c0_0 .net/s "c", 15 0, v0x555712a72f60_0;  1 drivers
v0x555712853780_0 .net "in_weight_zero", 0 0, L_0x555712b19e00;  1 drivers
v0x5557127f5ee0_0 .net/s "out", 15 0, L_0x555712b1a820;  alias, 1 drivers
v0x5557127f5f80_0 .net/s "product", 9 0, L_0x555712b1a5a0;  1 drivers
v0x5557127f6060 .array "product1", 0 0;
v0x5557127f6060_0 .net/s v0x5557127f6060 0, 8 0, L_0x555712b1a420; 1 drivers
v0x555712797530_0 .net/s "psum", 15 0, L_0x555712b1a780;  1 drivers
L_0x555712b1a5a0 .extend/s 10, L_0x555712b1a420;
L_0x555712b1a690 .extend/s 16, L_0x555712b1a5a0;
L_0x555712b1a780 .arith/sum 16, L_0x555712b1a690, v0x555712a72f60_0;
S_0x5557128a3900 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712901560;
 .timescale 0 0;
P_0x5557128a3ad0 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b19ac0 .functor BUFZ 4, v0x555712a72ec0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557129ca790_0 .net/s *"_ivl_16", 8 0, L_0x555712b1a2e0;  1 drivers
v0x5557129ca890_0 .net/s *"_ivl_19", 8 0, L_0x555712b1a380;  1 drivers
L_0x7fd4406d1338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557129ca970_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1338;  1 drivers
v0x55571296cb20_0 .net/s *"_ivl_7", 31 0, L_0x555712b19d60;  1 drivers
L_0x7fd4406d1380 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571296cc00_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d1380;  1 drivers
L_0x555712b19bd0 .concat [ 4 1 0 0], v0x5557127976c0_0, L_0x7fd4406d1338;
L_0x555712b19d60 .extend/s 32, L_0x555712b19ac0;
L_0x555712b19e00 .cmp/ne 32, L_0x555712b19d60, L_0x7fd4406d1380;
L_0x555712b1a2e0 .extend/s 9, L_0x555712b1a0c0;
L_0x555712b1a380 .extend/s 9, L_0x555712b1a220;
L_0x555712b1a420 .arith/mult 9, L_0x555712b1a2e0, L_0x555712b1a380;
S_0x555712845ca0 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x5557128a3900;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712845e80 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b1a0c0 .functor AND 5, L_0x555712b19bd0, L_0x555712b19f90, C4<11111>, C4<11111>;
L_0x555712b1a220 .functor AND 4, L_0x555712b19ac0, L_0x555712b1a180, C4<1111>, C4<1111>;
v0x555712961b60_0 .net *"_ivl_0", 4 0, L_0x555712b19f90;  1 drivers
v0x5557127e79a0_0 .net *"_ivl_4", 3 0, L_0x555712b1a180;  1 drivers
v0x5557127e7a80_0 .net/s "a", 4 0, L_0x555712b19bd0;  alias, 1 drivers
v0x555712a277d0_0 .net/s "a_out", 4 0, L_0x555712b1a0c0;  alias, 1 drivers
v0x555712a278b0_0 .net/s "b", 3 0, L_0x555712b19ac0;  alias, 1 drivers
v0x555712a27d10_0 .net/s "b_out", 3 0, L_0x555712b1a220;  alias, 1 drivers
v0x555712a27df0_0 .net "mask", 0 0, L_0x555712b19e00;  alias, 1 drivers
LS_0x555712b19f90_0_0 .concat [ 1 1 1 1], L_0x555712b19e00, L_0x555712b19e00, L_0x555712b19e00, L_0x555712b19e00;
LS_0x555712b19f90_0_4 .concat [ 1 0 0 0], L_0x555712b19e00;
L_0x555712b19f90 .concat [ 4 1 0 0], LS_0x555712b19f90_0_0, LS_0x555712b19f90_0_4;
L_0x555712b1a180 .concat [ 1 1 1 1], L_0x555712b19e00, L_0x555712b19e00, L_0x555712b19e00, L_0x555712b19e00;
S_0x555712a2e510 .scope generate, "col_num[2]" "col_num[2]" 3 34, 3 34 0, S_0x555712a1aaa0;
 .timescale 0 0;
P_0x555712853840 .param/l "i" 0 3 34, +C4<010>;
v0x55571292c1c0_0 .net *"_ivl_3", 0 0, L_0x555712b1c150;  1 drivers
S_0x555712a223b0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712a2e510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712a22590 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712a225d0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712a22610 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b1bd40 .functor BUFZ 16, L_0x555712b1bb90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b1bdb0 .functor BUFZ 4, v0x55571297e9b0_0, C4<0000>, C4<0000>, C4<0000>;
v0x55571297e9b0_0 .var "a_q", 3 0;
v0x555712973220_0 .var "b_q", 3 0;
v0x5557129732f0_0 .var "c_q", 15 0;
v0x5557129733f0_0 .net "gate_clk", 0 0, L_0x555712b25df0;  alias, 1 drivers
v0x5557129671c0_0 .net "in_n", 15 0, L_0x555712b1bf80;  1 drivers
v0x555712967260_0 .net "in_w", 3 0, L_0x555712b1be90;  1 drivers
v0x555712967320_0 .net "inst_e", 1 0, v0x55571295a060_0;  1 drivers
v0x55571295a060_0 .var "inst_q", 1 0;
v0x55571295a140_0 .net "inst_w", 1 0, L_0x555712b1c0b0;  1 drivers
v0x55571295a220_0 .var "load_ready_q", 0 0;
v0x55571294e830_0 .net "mac_out", 15 0, L_0x555712b1bb90;  1 drivers
v0x55571294e8f0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x55571294e990_0 .var "o_weight_assigned", 0 0;
v0x55571294ea30_0 .var "o_weight_zero", 0 0;
v0x555712943000_0 .net "out_e", 3 0, L_0x555712b1bdb0;  1 drivers
v0x5557129430e0_0 .net "out_s", 15 0, L_0x555712b1bd40;  1 drivers
v0x5557129431c0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557129378e0_0 .var "weight_assigned", 0 0;
S_0x555712a15a50 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712a223b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712a0a160 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712a0a1a0 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712a0a1e0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b1bb90 .functor BUFZ 16, L_0x555712b1baf0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5557129ac4a0_0 .net/s *"_ivl_3", 15 0, L_0x555712b1ba00;  1 drivers
v0x5557129ac5a0_0 .net/s "a", 3 0, v0x55571297e9b0_0;  1 drivers
v0x5557129ac680 .array "a_mul", 0 0;
v0x5557129ac680_0 .net/s v0x5557129ac680 0, 4 0, L_0x555712b1b430; 1 drivers
v0x5557129a0c70 .array "a_pad1", 0 0;
v0x5557129a0c70_0 .net/s v0x5557129a0c70 0, 4 0, L_0x555712b1af00; 1 drivers
v0x5557129a0d30_0 .net/s "b", 3 0, v0x555712973220_0;  1 drivers
v0x5557129a0e40 .array "b1", 0 0;
v0x5557129a0e40_0 .net/s v0x5557129a0e40 0, 3 0, L_0x555712b1adf0; 1 drivers
v0x555712995440 .array "b_mul", 0 0;
v0x555712995440_0 .net/s v0x555712995440 0, 3 0, L_0x555712b1b590; 1 drivers
v0x5557129954e0_0 .net/s "c", 15 0, v0x5557129732f0_0;  1 drivers
v0x5557129955a0_0 .net "in_weight_zero", 0 0, L_0x555712b1b130;  1 drivers
v0x555712989e30_0 .net/s "out", 15 0, L_0x555712b1bb90;  alias, 1 drivers
v0x555712989ef0_0 .net/s "product", 9 0, L_0x555712b1b910;  1 drivers
v0x555712989fd0 .array "product1", 0 0;
v0x555712989fd0_0 .net/s v0x555712989fd0 0, 8 0, L_0x555712b1b790; 1 drivers
v0x55571297e820_0 .net/s "psum", 15 0, L_0x555712b1baf0;  1 drivers
L_0x555712b1b910 .extend/s 10, L_0x555712b1b790;
L_0x555712b1ba00 .extend/s 16, L_0x555712b1b910;
L_0x555712b1baf0 .arith/sum 16, L_0x555712b1ba00, v0x5557129732f0_0;
S_0x5557129fe950 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712a15a50;
 .timescale 0 0;
P_0x5557129feb50 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b1adf0 .functor BUFZ 4, v0x555712973220_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557129c4e70_0 .net/s *"_ivl_16", 8 0, L_0x555712b1b650;  1 drivers
v0x5557129c4f70_0 .net/s *"_ivl_19", 8 0, L_0x555712b1b6f0;  1 drivers
L_0x7fd4406d13c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557129c5050_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d13c8;  1 drivers
v0x5557129b7cf0_0 .net/s *"_ivl_7", 31 0, L_0x555712b1b090;  1 drivers
L_0x7fd4406d1410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557129b7dd0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d1410;  1 drivers
L_0x555712b1af00 .concat [ 4 1 0 0], v0x55571297e9b0_0, L_0x7fd4406d13c8;
L_0x555712b1b090 .extend/s 32, L_0x555712b1adf0;
L_0x555712b1b130 .cmp/ne 32, L_0x555712b1b090, L_0x7fd4406d1410;
L_0x555712b1b650 .extend/s 9, L_0x555712b1b430;
L_0x555712b1b6f0 .extend/s 9, L_0x555712b1b590;
L_0x555712b1b790 .arith/mult 9, L_0x555712b1b650, L_0x555712b1b6f0;
S_0x5557129f3140 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x5557129fe950;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x5557129f3320 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b1b430 .functor AND 5, L_0x555712b1af00, L_0x555712b1b2c0, C4<11111>, C4<11111>;
L_0x555712b1b590 .functor AND 4, L_0x555712b1adf0, L_0x555712b1b4f0, C4<1111>, C4<1111>;
v0x5557129e7bd0_0 .net *"_ivl_0", 4 0, L_0x555712b1b2c0;  1 drivers
v0x5557129dc490_0 .net *"_ivl_4", 3 0, L_0x555712b1b4f0;  1 drivers
v0x5557129dc570_0 .net/s "a", 4 0, L_0x555712b1af00;  alias, 1 drivers
v0x5557129dc660_0 .net/s "a_out", 4 0, L_0x555712b1b430;  alias, 1 drivers
v0x5557129d0e90_0 .net/s "b", 3 0, L_0x555712b1adf0;  alias, 1 drivers
v0x5557129d0fc0_0 .net/s "b_out", 3 0, L_0x555712b1b590;  alias, 1 drivers
v0x5557129d10a0_0 .net "mask", 0 0, L_0x555712b1b130;  alias, 1 drivers
LS_0x555712b1b2c0_0_0 .concat [ 1 1 1 1], L_0x555712b1b130, L_0x555712b1b130, L_0x555712b1b130, L_0x555712b1b130;
LS_0x555712b1b2c0_0_4 .concat [ 1 0 0 0], L_0x555712b1b130;
L_0x555712b1b2c0 .concat [ 4 1 0 0], LS_0x555712b1b2c0_0_0, LS_0x555712b1b2c0_0_4;
L_0x555712b1b4f0 .concat [ 1 1 1 1], L_0x555712b1b130, L_0x555712b1b130, L_0x555712b1b130, L_0x555712b1b130;
S_0x55571292c2c0 .scope generate, "col_num[3]" "col_num[3]" 3 34, 3 34 0, S_0x555712a1aaa0;
 .timescale 0 0;
P_0x555712995690 .param/l "i" 0 3 34, +C4<011>;
v0x555712829d00_0 .net *"_ivl_3", 0 0, L_0x555712b1d630;  1 drivers
S_0x555712920bb0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x55571292c2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712920d90 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712920dd0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712920e10 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b1d2a0 .functor BUFZ 16, L_0x555712b1d0f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b1d310 .functor BUFZ 4, v0x555712870900_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712870900_0 .var "a_q", 3 0;
v0x5557128709e0_0 .var "b_q", 3 0;
v0x555712870ab0_0 .var "c_q", 15 0;
v0x5557128652f0_0 .net "gate_clk", 0 0, L_0x555712b25df0;  alias, 1 drivers
v0x555712865390_0 .net "in_n", 15 0, L_0x555712b1d490;  1 drivers
v0x5557128654a0_0 .net "in_w", 3 0, L_0x555712b1d3f0;  1 drivers
v0x555712859cf0_0 .net "inst_e", 1 0, v0x555712859dd0_0;  1 drivers
v0x555712859dd0_0 .var "inst_q", 1 0;
v0x555712859eb0_0 .net "inst_w", 1 0, L_0x555712b1d590;  1 drivers
v0x55571284dd60_0 .var "load_ready_q", 0 0;
v0x55571284de20_0 .net "mac_out", 15 0, L_0x555712b1d0f0;  1 drivers
v0x555712840b40_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712840be0_0 .var "o_weight_assigned", 0 0;
v0x555712840c80_0 .var "o_weight_zero", 0 0;
v0x555712840d40_0 .net "out_e", 3 0, L_0x555712b1d310;  1 drivers
v0x555712835310_0 .net "out_s", 15 0, L_0x555712b1d2a0;  1 drivers
v0x5557128353f0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712829ae0_0 .var "weight_assigned", 0 0;
S_0x555712909550 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712920bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712909730 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712909770 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x5557129097b0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b1d0f0 .functor BUFZ 16, L_0x555712b1d050, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5557128ab9d0_0 .net/s *"_ivl_3", 15 0, L_0x555712b1cf60;  1 drivers
v0x5557128abad0_0 .net/s "a", 3 0, v0x555712870900_0;  1 drivers
v0x55571289e7a0 .array "a_mul", 0 0;
v0x55571289e7a0_0 .net/s v0x55571289e7a0 0, 4 0, L_0x555712b1c880; 1 drivers
v0x55571289e870 .array "a_pad1", 0 0;
v0x55571289e870_0 .net/s v0x55571289e870 0, 4 0, L_0x555712b1c390; 1 drivers
v0x55571289e940_0 .net/s "b", 3 0, v0x5557128709e0_0;  1 drivers
v0x555712892f70 .array "b1", 0 0;
v0x555712892f70_0 .net/s v0x555712892f70 0, 3 0, L_0x555712b1c2d0; 1 drivers
v0x555712893030 .array "b_mul", 0 0;
v0x555712893030_0 .net/s v0x555712893030 0, 3 0, L_0x555712b1caf0; 1 drivers
v0x555712893100_0 .net/s "c", 15 0, v0x555712870ab0_0;  1 drivers
v0x555712887740_0 .net "in_weight_zero", 0 0, L_0x555712b1c5c0;  1 drivers
v0x555712887830_0 .net/s "out", 15 0, L_0x555712b1d0f0;  alias, 1 drivers
v0x5557128878f0_0 .net/s "product", 9 0, L_0x555712b1ce70;  1 drivers
v0x55571287bf10 .array "product1", 0 0;
v0x55571287bf10_0 .net/s v0x55571287bf10 0, 8 0, L_0x555712b1ccf0; 1 drivers
v0x55571287bff0_0 .net/s "psum", 15 0, L_0x555712b1d050;  1 drivers
L_0x555712b1ce70 .extend/s 10, L_0x555712b1ccf0;
L_0x555712b1cf60 .extend/s 16, L_0x555712b1ce70;
L_0x555712b1d050 .arith/sum 16, L_0x555712b1cf60, v0x555712870ab0_0;
S_0x5557128f0bd0 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712909550;
 .timescale 0 0;
P_0x5557128f0df0 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b1c2d0 .functor BUFZ 4, v0x5557128709e0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557128c30b0_0 .net/s *"_ivl_16", 8 0, L_0x555712b1cbb0;  1 drivers
v0x5557128b7950_0 .net/s *"_ivl_19", 8 0, L_0x555712b1cc50;  1 drivers
L_0x7fd4406d1458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557128b7a30_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1458;  1 drivers
v0x5557128b7af0_0 .net/s *"_ivl_7", 31 0, L_0x555712b1c520;  1 drivers
L_0x7fd4406d14a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557128ab8f0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d14a0;  1 drivers
L_0x555712b1c390 .concat [ 4 1 0 0], v0x555712870900_0, L_0x7fd4406d1458;
L_0x555712b1c520 .extend/s 32, L_0x555712b1c2d0;
L_0x555712b1c5c0 .cmp/ne 32, L_0x555712b1c520, L_0x7fd4406d14a0;
L_0x555712b1cbb0 .extend/s 9, L_0x555712b1c880;
L_0x555712b1cc50 .extend/s 9, L_0x555712b1caf0;
L_0x555712b1ccf0 .arith/mult 9, L_0x555712b1cbb0, L_0x555712b1cc50;
S_0x5557128e53a0 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x5557128f0bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x5557128e5580 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b1c880 .functor AND 5, L_0x555712b1c390, L_0x555712b1c750, C4<11111>, C4<11111>;
L_0x555712b1caf0 .functor AND 4, L_0x555712b1c2d0, L_0x555712b1c940, C4<1111>, C4<1111>;
v0x5557128fc620_0 .net *"_ivl_0", 4 0, L_0x555712b1c750;  1 drivers
v0x5557128d9bd0_0 .net *"_ivl_4", 3 0, L_0x555712b1c940;  1 drivers
v0x5557128d9cb0_0 .net/s "a", 4 0, L_0x555712b1c390;  alias, 1 drivers
v0x5557128ce560_0 .net/s "a_out", 4 0, L_0x555712b1c880;  alias, 1 drivers
v0x5557128ce640_0 .net/s "b", 3 0, L_0x555712b1c2d0;  alias, 1 drivers
v0x5557128ce770_0 .net/s "b_out", 3 0, L_0x555712b1caf0;  alias, 1 drivers
v0x5557128c2f50_0 .net "mask", 0 0, L_0x555712b1c5c0;  alias, 1 drivers
LS_0x555712b1c750_0_0 .concat [ 1 1 1 1], L_0x555712b1c5c0, L_0x555712b1c5c0, L_0x555712b1c5c0, L_0x555712b1c5c0;
LS_0x555712b1c750_0_4 .concat [ 1 0 0 0], L_0x555712b1c5c0;
L_0x555712b1c750 .concat [ 4 1 0 0], LS_0x555712b1c750_0_0, LS_0x555712b1c750_0_4;
L_0x555712b1c940 .concat [ 1 1 1 1], L_0x555712b1c5c0, L_0x555712b1c5c0, L_0x555712b1c5c0, L_0x555712b1c5c0;
S_0x55571281e2b0 .scope generate, "col_num[4]" "col_num[4]" 3 34, 3 34 0, S_0x555712a1aaa0;
 .timescale 0 0;
P_0x55571281e460 .param/l "i" 0 3 34, +C4<0100>;
v0x55571285f070_0 .net *"_ivl_3", 0 0, L_0x555712b1ebe0;  1 drivers
S_0x555712812ca0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x55571281e2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712812e80 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712812ec0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712812f00 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b1e710 .functor BUFZ 16, L_0x555712b1e560, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b1e780 .functor BUFZ 4, v0x555712948640_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712948640_0 .var "a_q", 3 0;
v0x555712948720_0 .var "b_q", 3 0;
v0x5557129487f0_0 .var "c_q", 15 0;
v0x5557128ea9c0_0 .net "gate_clk", 0 0, L_0x555712b25df0;  alias, 1 drivers
v0x5557128eaa60_0 .net "in_n", 15 0, L_0x555712b1e990;  1 drivers
v0x5557128eab00_0 .net "in_w", 3 0, L_0x555712b1e860;  1 drivers
v0x5557128eabe0_0 .net "inst_e", 1 0, v0x5557127ae500_0;  1 drivers
v0x5557127ae500_0 .var "inst_q", 1 0;
v0x5557127ae5e0_0 .net "inst_w", 1 0, L_0x555712b1eb40;  1 drivers
v0x5557127ae750_0 .var "load_ready_q", 0 0;
v0x5557128011f0_0 .net "mac_out", 15 0, L_0x555712b1e560;  1 drivers
v0x5557128012b0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712801350_0 .var "o_weight_assigned", 0 0;
v0x5557128013f0_0 .var "o_weight_zero", 0 0;
v0x5557128014b0_0 .net "out_e", 3 0, L_0x555712b1e780;  1 drivers
v0x55571280c830_0 .net "out_s", 15 0, L_0x555712b1e710;  1 drivers
v0x55571280c910_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x55571285ee50_0 .var "weight_assigned", 0 0;
S_0x5557128077a0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712812ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x5557127fc0e0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x5557127fc120 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x5557127fc160 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b1e560 .functor BUFZ 16, L_0x555712b1e4c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5557127a9570_0 .net/s *"_ivl_3", 15 0, L_0x555712b1e3d0;  1 drivers
v0x55571279ddc0_0 .net/s "a", 3 0, v0x555712948640_0;  1 drivers
v0x55571279dea0 .array "a_mul", 0 0;
v0x55571279dea0_0 .net/s v0x55571279dea0 0, 4 0, L_0x555712b1dcf0; 1 drivers
v0x55571279df70 .array "a_pad1", 0 0;
v0x55571279df70_0 .net/s v0x55571279df70 0, 4 0, L_0x555712b1d800; 1 drivers
v0x5557127917e0_0 .net/s "b", 3 0, v0x555712948720_0;  1 drivers
v0x5557127918f0 .array "b1", 0 0;
v0x5557127918f0_0 .net/s v0x5557127918f0 0, 3 0, L_0x555712b1d740; 1 drivers
v0x5557127919b0 .array "b_mul", 0 0;
v0x5557127919b0_0 .net/s v0x5557127919b0 0, 3 0, L_0x555712b1df60; 1 drivers
v0x555712a03f00_0 .net/s "c", 15 0, v0x5557129487f0_0;  1 drivers
v0x555712a03fc0_0 .net "in_weight_zero", 0 0, L_0x555712b1da30;  1 drivers
v0x555712a040b0_0 .net/s "out", 15 0, L_0x555712b1e560;  alias, 1 drivers
v0x5557129a6290_0 .net/s "product", 9 0, L_0x555712b1e2e0;  1 drivers
v0x5557129a6370 .array "product1", 0 0;
v0x5557129a6370_0 .net/s v0x5557129a6370 0, 8 0, L_0x555712b1e160; 1 drivers
v0x5557129a6450_0 .net/s "psum", 15 0, L_0x555712b1e4c0;  1 drivers
L_0x555712b1e2e0 .extend/s 10, L_0x555712b1e160;
L_0x555712b1e3d0 .extend/s 16, L_0x555712b1e2e0;
L_0x555712b1e4c0 .arith/sum 16, L_0x555712b1e3d0, v0x5557129487f0_0;
S_0x5557127f0730 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x5557128077a0;
 .timescale 0 0;
P_0x5557127e2820 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b1d740 .functor BUFZ 4, v0x555712948720_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557127b49a0_0 .net/s *"_ivl_16", 8 0, L_0x555712b1e020;  1 drivers
v0x5557127b4aa0_0 .net/s *"_ivl_19", 8 0, L_0x555712b1e0c0;  1 drivers
L_0x7fd4406d14e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557127b4b80_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d14e8;  1 drivers
v0x5557127a9360_0 .net/s *"_ivl_7", 31 0, L_0x555712b1d990;  1 drivers
L_0x7fd4406d1530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557127a9440_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d1530;  1 drivers
L_0x555712b1d800 .concat [ 4 1 0 0], v0x555712948640_0, L_0x7fd4406d14e8;
L_0x555712b1d990 .extend/s 32, L_0x555712b1d740;
L_0x555712b1da30 .cmp/ne 32, L_0x555712b1d990, L_0x7fd4406d1530;
L_0x555712b1e020 .extend/s 9, L_0x555712b1dcf0;
L_0x555712b1e0c0 .extend/s 9, L_0x555712b1df60;
L_0x555712b1e160 .arith/mult 9, L_0x555712b1e020, L_0x555712b1e0c0;
S_0x5557127e28e0 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x5557127f0730;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x5557127d6ff0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b1dcf0 .functor AND 5, L_0x555712b1d800, L_0x555712b1dbc0, C4<11111>, C4<11111>;
L_0x555712b1df60 .functor AND 4, L_0x555712b1d740, L_0x555712b1ddb0, C4<1111>, C4<1111>;
v0x5557127d7170_0 .net *"_ivl_0", 4 0, L_0x555712b1dbc0;  1 drivers
v0x5557127cb7c0_0 .net *"_ivl_4", 3 0, L_0x555712b1ddb0;  1 drivers
v0x5557127cb8a0_0 .net/s "a", 4 0, L_0x555712b1d800;  alias, 1 drivers
v0x5557127cb990_0 .net/s "a_out", 4 0, L_0x555712b1dcf0;  alias, 1 drivers
v0x5557127bff90_0 .net/s "b", 3 0, L_0x555712b1d740;  alias, 1 drivers
v0x5557127c00c0_0 .net/s "b_out", 3 0, L_0x555712b1df60;  alias, 1 drivers
v0x5557127c01a0_0 .net "mask", 0 0, L_0x555712b1da30;  alias, 1 drivers
LS_0x555712b1dbc0_0_0 .concat [ 1 1 1 1], L_0x555712b1da30, L_0x555712b1da30, L_0x555712b1da30, L_0x555712b1da30;
LS_0x555712b1dbc0_0_4 .concat [ 1 0 0 0], L_0x555712b1da30;
L_0x555712b1dbc0 .concat [ 4 1 0 0], LS_0x555712b1dbc0_0_0, LS_0x555712b1dbc0_0_4;
L_0x555712b1ddb0 .concat [ 1 1 1 1], L_0x555712b1da30, L_0x555712b1da30, L_0x555712b1da30, L_0x555712b1da30;
S_0x55571286a450 .scope generate, "col_num[5]" "col_num[5]" 3 34, 3 34 0, S_0x555712a1aaa0;
 .timescale 0 0;
P_0x55571286a650 .param/l "i" 0 3 34, +C4<0101>;
v0x55571285f900_0 .net *"_ivl_3", 0 0, L_0x555712b200b0;  1 drivers
S_0x5557128c80b0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x55571286a450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x5557128c8290 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x5557128c82d0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x5557128c8310 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b1fce0 .functor BUFZ 16, L_0x555712b1fb30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b1fd50 .functor BUFZ 4, v0x5557127ea730_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557127ea730_0 .var "a_q", 3 0;
v0x555712a34020_0 .var "b_q", 3 0;
v0x555712a340f0_0 .var "c_q", 15 0;
v0x555712a341f0_0 .net "gate_clk", 0 0, L_0x555712b25df0;  alias, 1 drivers
v0x555712a34320_0 .net "in_n", 15 0, L_0x555712b1fed0;  1 drivers
v0x5557129d6aa0_0 .net "in_w", 3 0, L_0x555712b1fe30;  1 drivers
v0x5557129d6b80_0 .net "inst_e", 1 0, v0x5557129d6c60_0;  1 drivers
v0x5557129d6c60_0 .var "inst_q", 1 0;
v0x5557129d6d40_0 .net "inst_w", 1 0, L_0x555712b20010;  1 drivers
v0x555712978f00_0 .var "load_ready_q", 0 0;
v0x555712978fc0_0 .net "mac_out", 15 0, L_0x555712b1fb30;  1 drivers
v0x555712979080_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712979120_0 .var "o_weight_assigned", 0 0;
v0x55571291b1c0_0 .var "o_weight_zero", 0 0;
v0x55571291b280_0 .net "out_e", 3 0, L_0x555712b1fd50;  1 drivers
v0x55571291b360_0 .net "out_s", 15 0, L_0x555712b1fce0;  1 drivers
v0x55571291b440_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557128bd670_0 .var "weight_assigned", 0 0;
S_0x555712903550 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x5557128c80b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x55571291a710 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x55571291a750 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x55571291a790 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b1fb30 .functor BUFZ 16, L_0x555712b1fa90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712a33600_0 .net/s *"_ivl_3", 15 0, L_0x555712b1f9a0;  1 drivers
v0x555712a33700_0 .net/s "a", 3 0, v0x5557127ea730_0;  1 drivers
v0x555712a337e0 .array "a_mul", 0 0;
v0x555712a337e0_0 .net/s v0x555712a337e0 0, 4 0, L_0x555712b1f2c0; 1 drivers
v0x555712a3eb70 .array "a_pad1", 0 0;
v0x555712a3eb70_0 .net/s v0x555712a3eb70 0, 4 0, L_0x555712b1ee20; 1 drivers
v0x555712a3ec40_0 .net/s "b", 3 0, v0x555712a34020_0;  1 drivers
v0x555712a3ed00 .array "b1", 0 0;
v0x555712a3ed00_0 .net/s v0x555712a3ed00 0, 3 0, L_0x555712b1d6d0; 1 drivers
v0x555712a3edc0 .array "b_mul", 0 0;
v0x555712a3edc0_0 .net/s v0x555712a3edc0 0, 3 0, L_0x555712b1f530; 1 drivers
v0x5557127a2ec0_0 .net/s "c", 15 0, v0x555712a340f0_0;  1 drivers
v0x5557127a2f80_0 .net "in_weight_zero", 0 0, L_0x555712b1f050;  1 drivers
v0x5557127a3070_0 .net/s "out", 15 0, L_0x555712b1fb30;  alias, 1 drivers
v0x5557127a3130_0 .net/s "product", 9 0, L_0x555712b1f8b0;  1 drivers
v0x5557127ea4c0 .array "product1", 0 0;
v0x5557127ea4c0_0 .net/s v0x5557127ea4c0 0, 8 0, L_0x555712b1f730; 1 drivers
v0x5557127ea5a0_0 .net/s "psum", 15 0, L_0x555712b1fa90;  1 drivers
L_0x555712b1f8b0 .extend/s 10, L_0x555712b1f730;
L_0x555712b1f9a0 .extend/s 16, L_0x555712b1f8b0;
L_0x555712b1fa90 .arith/sum 16, L_0x555712b1f9a0, v0x555712a340f0_0;
S_0x555712925d10 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712903550;
 .timescale 0 0;
P_0x555712925f30 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b1d6d0 .functor BUFZ 4, v0x555712a34020_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557129d6210_0 .net/s *"_ivl_16", 8 0, L_0x555712b1f5f0;  1 drivers
v0x5557129e15f0_0 .net/s *"_ivl_19", 8 0, L_0x555712b1f690;  1 drivers
L_0x7fd4406d1578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557129e16d0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1578;  1 drivers
v0x5557129e1790_0 .net/s *"_ivl_7", 31 0, L_0x555712b1efb0;  1 drivers
L_0x7fd4406d15c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557129e1870_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d15c0;  1 drivers
L_0x555712b1ee20 .concat [ 4 1 0 0], v0x5557127ea730_0, L_0x7fd4406d1578;
L_0x555712b1efb0 .extend/s 32, L_0x555712b1d6d0;
L_0x555712b1f050 .cmp/ne 32, L_0x555712b1efb0, L_0x7fd4406d15c0;
L_0x555712b1f5f0 .extend/s 9, L_0x555712b1f2c0;
L_0x555712b1f690 .extend/s 9, L_0x555712b1f530;
L_0x555712b1f730 .arith/mult 9, L_0x555712b1f5f0, L_0x555712b1f690;
S_0x555712978380 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712925d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712978560 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b1f2c0 .functor AND 5, L_0x555712b1ee20, L_0x555712b1f1e0, C4<11111>, C4<11111>;
L_0x555712b1f530 .functor AND 4, L_0x555712b1d6d0, L_0x555712b1f380, C4<1111>, C4<1111>;
v0x55571291a9b0_0 .net *"_ivl_0", 4 0, L_0x555712b1f1e0;  1 drivers
v0x555712983980_0 .net *"_ivl_4", 3 0, L_0x555712b1f380;  1 drivers
v0x555712983a40_0 .net/s "a", 4 0, L_0x555712b1ee20;  alias, 1 drivers
v0x555712983b30_0 .net/s "a_out", 4 0, L_0x555712b1f2c0;  alias, 1 drivers
v0x555712983c10_0 .net/s "b", 3 0, L_0x555712b1d6d0;  alias, 1 drivers
v0x5557129d5ff0_0 .net/s "b_out", 3 0, L_0x555712b1f530;  alias, 1 drivers
v0x5557129d60b0_0 .net "mask", 0 0, L_0x555712b1f050;  alias, 1 drivers
LS_0x555712b1f1e0_0_0 .concat [ 1 1 1 1], L_0x555712b1f050, L_0x555712b1f050, L_0x555712b1f050, L_0x555712b1f050;
LS_0x555712b1f1e0_0_4 .concat [ 1 0 0 0], L_0x555712b1f050;
L_0x555712b1f1e0 .concat [ 4 1 0 0], LS_0x555712b1f1e0_0_0, LS_0x555712b1f1e0_0_4;
L_0x555712b1f380 .concat [ 1 1 1 1], L_0x555712b1f050, L_0x555712b1f050, L_0x555712b1f050, L_0x555712b1f050;
S_0x55571285fa00 .scope generate, "col_num[6]" "col_num[6]" 3 34, 3 34 0, S_0x555712a1aaa0;
 .timescale 0 0;
P_0x555712a33880 .param/l "i" 0 3 34, +C4<0110>;
v0x5557129a6990_0 .net *"_ivl_3", 0 0, L_0x555712b214e0;  1 drivers
S_0x555712801ca0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x55571285fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712801e80 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712801ec0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712801f00 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b210f0 .functor BUFZ 16, L_0x555712b20f40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b21160 .functor BUFZ 4, v0x5557129f9040_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557129f9040_0 .var "a_q", 3 0;
v0x5557129ed6b0_0 .var "b_q", 3 0;
v0x5557129ed780_0 .var "c_q", 15 0;
v0x5557129ed880_0 .net "gate_clk", 0 0, L_0x555712b25df0;  alias, 1 drivers
v0x5557129ed920_0 .net "in_n", 15 0, L_0x555712b212e0;  1 drivers
v0x5557129ed9c0_0 .net "in_w", 3 0, L_0x555712b21240;  1 drivers
v0x5557129e20a0_0 .net "inst_e", 1 0, v0x5557129e2180_0;  1 drivers
v0x5557129e2180_0 .var "inst_q", 1 0;
v0x5557129e2260_0 .net "inst_w", 1 0, L_0x555712b21440;  1 drivers
v0x5557129e2340_0 .var "load_ready_q", 0 0;
v0x5557129cb390_0 .net "mac_out", 15 0, L_0x555712b20f40;  1 drivers
v0x5557129cb450_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557129cb4f0_0 .var "o_weight_assigned", 0 0;
v0x5557129cb590_0 .var "o_weight_zero", 0 0;
v0x5557129cb650_0 .net "out_e", 3 0, L_0x555712b21160;  1 drivers
v0x555712a0fe30_0 .net "out_s", 15 0, L_0x555712b210f0;  1 drivers
v0x555712a0ff10_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712a100c0_0 .var "weight_assigned", 0 0;
S_0x5557127a3a80 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712801ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x5557128bcab0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x5557128bcaf0 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x5557128bcb30 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b20f40 .functor BUFZ 16, L_0x555712b20ea0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712a28a40_0 .net/s *"_ivl_3", 15 0, L_0x555712b20db0;  1 drivers
v0x555712a28b40_0 .net/s "a", 3 0, v0x5557129f9040_0;  1 drivers
v0x555712a28c20 .array "a_mul", 0 0;
v0x555712a28c20_0 .net/s v0x555712a28c20 0, 4 0, L_0x555712b206d0; 1 drivers
v0x555712a6d3b0 .array "a_pad1", 0 0;
v0x555712a6d3b0_0 .net/s v0x555712a6d3b0 0, 4 0, L_0x555712b1ff70; 1 drivers
v0x555712a6d480_0 .net/s "b", 3 0, v0x5557129ed6b0_0;  1 drivers
v0x555712a6d5b0 .array "b1", 0 0;
v0x555712a6d5b0_0 .net/s v0x555712a6d5b0 0, 3 0, L_0x555712b20200; 1 drivers
v0x555712a6d670 .array "b_mul", 0 0;
v0x555712a6d670_0 .net/s v0x555712a6d670 0, 3 0, L_0x555712b20940; 1 drivers
v0x555712a04600_0 .net/s "c", 15 0, v0x5557129ed780_0;  1 drivers
v0x555712a046c0_0 .net "in_weight_zero", 0 0, L_0x555712b204a0;  1 drivers
v0x555712a047b0_0 .net/s "out", 15 0, L_0x555712b20f40;  alias, 1 drivers
v0x555712a04870_0 .net/s "product", 9 0, L_0x555712b20cc0;  1 drivers
v0x5557129f8dd0 .array "product1", 0 0;
v0x5557129f8dd0_0 .net/s v0x5557129f8dd0 0, 8 0, L_0x555712b20b40; 1 drivers
v0x5557129f8eb0_0 .net/s "psum", 15 0, L_0x555712b20ea0;  1 drivers
L_0x555712b20cc0 .extend/s 10, L_0x555712b20b40;
L_0x555712b20db0 .extend/s 16, L_0x555712b20cc0;
L_0x555712b20ea0 .arith/sum 16, L_0x555712b20db0, v0x5557129ed780_0;
S_0x555712a61b80 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x5557127a3a80;
 .timescale 0 0;
P_0x555712a61d80 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b20200 .functor BUFZ 4, v0x5557129ed6b0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a3f620_0 .net/s *"_ivl_16", 8 0, L_0x555712b20a00;  1 drivers
v0x555712a3f720_0 .net/s *"_ivl_19", 8 0, L_0x555712b20aa0;  1 drivers
L_0x7fd4406d1608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712a3f800_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1608;  1 drivers
v0x555712a3f8c0_0 .net/s *"_ivl_7", 31 0, L_0x555712b20400;  1 drivers
L_0x7fd4406d1650 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712a28910_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d1650;  1 drivers
L_0x555712b1ff70 .concat [ 4 1 0 0], v0x5557129f9040_0, L_0x7fd4406d1608;
L_0x555712b20400 .extend/s 32, L_0x555712b20200;
L_0x555712b204a0 .cmp/ne 32, L_0x555712b20400, L_0x7fd4406d1650;
L_0x555712b20a00 .extend/s 9, L_0x555712b206d0;
L_0x555712b20aa0 .extend/s 9, L_0x555712b20940;
L_0x555712b20b40 .arith/mult 9, L_0x555712b20a00, L_0x555712b20aa0;
S_0x555712a56350 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712a61b80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712a56530 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b206d0 .functor AND 5, L_0x555712b1ff70, L_0x555712b20630, C4<11111>, C4<11111>;
L_0x555712b20940 .functor AND 4, L_0x555712b20200, L_0x555712b20790, C4<1111>, C4<1111>;
v0x555712a56630_0 .net *"_ivl_0", 4 0, L_0x555712b20630;  1 drivers
v0x55571285fbf0_0 .net *"_ivl_4", 3 0, L_0x555712b20790;  1 drivers
v0x555712a61e60_0 .net/s "a", 4 0, L_0x555712b1ff70;  alias, 1 drivers
v0x5557128bcd30_0 .net/s "a_out", 4 0, L_0x555712b206d0;  alias, 1 drivers
v0x555712a4ac30_0 .net/s "b", 3 0, L_0x555712b20200;  alias, 1 drivers
v0x555712a4ad60_0 .net/s "b_out", 3 0, L_0x555712b20940;  alias, 1 drivers
v0x555712a4ae40_0 .net "mask", 0 0, L_0x555712b204a0;  alias, 1 drivers
LS_0x555712b20630_0_0 .concat [ 1 1 1 1], L_0x555712b204a0, L_0x555712b204a0, L_0x555712b204a0, L_0x555712b204a0;
LS_0x555712b20630_0_4 .concat [ 1 0 0 0], L_0x555712b204a0;
L_0x555712b20630 .concat [ 4 1 0 0], LS_0x555712b20630_0_0, LS_0x555712b20630_0_4;
L_0x555712b20790 .concat [ 1 1 1 1], L_0x555712b204a0, L_0x555712b204a0, L_0x555712b204a0, L_0x555712b204a0;
S_0x5557129a6a90 .scope generate, "col_num[7]" "col_num[7]" 3 34, 3 34 0, S_0x555712a1aaa0;
 .timescale 0 0;
P_0x5557129a6c40 .param/l "i" 0 3 34, +C4<0111>;
v0x5557128c8d80_0 .net *"_ivl_3", 0 0, L_0x555712b22ac0;  1 drivers
S_0x55571299b160 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x5557129a6a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x55571299b2f0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x55571299b330 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x55571299b370 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b226b0 .functor BUFZ 16, L_0x555712b22500, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b22720 .functor BUFZ 4, v0x555712954550_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712954550_0 .var "a_q", 3 0;
v0x555712954630_0 .var "b_q", 3 0;
v0x555712954700_0 .var "c_q", 15 0;
v0x555712954800_0 .net "gate_clk", 0 0, L_0x555712b25df0;  alias, 1 drivers
v0x5557128eb0c0_0 .net "in_n", 15 0, L_0x555712b228a0;  1 drivers
v0x5557128eb160_0 .net "in_w", 3 0, L_0x555712b22800;  1 drivers
v0x5557128eb240_0 .net "inst_e", 1 0, v0x5557128eb320_0;  1 drivers
v0x5557128eb320_0 .var "inst_q", 1 0;
v0x5557128eb400_0 .net "inst_w", 1 0, L_0x555712b22a20;  1 drivers
v0x5557128df890_0 .var "load_ready_q", 0 0;
v0x5557128df950_0 .net "mac_out", 15 0, L_0x555712b22500;  1 drivers
v0x5557128dfa10_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x5557128dfab0_0 .var "o_weight_assigned", 0 0;
v0x5557128dfb50_0 .var "o_weight_zero", 0 0;
v0x5557128d4170_0 .net "out_e", 3 0, L_0x555712b22720;  1 drivers
v0x5557128d4250_0 .net "out_s", 15 0, L_0x555712b226b0;  1 drivers
v0x5557128d4330_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557128c8b60_0 .var "weight_assigned", 0 0;
S_0x55571298fb50 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x55571299b160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x55571298fd50 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x55571298fd90 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x55571298fdd0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b22500 .functor BUFZ 16, L_0x555712b22460, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712931dd0_0 .net/s *"_ivl_3", 15 0, L_0x555712b22370;  1 drivers
v0x555712931ed0_0 .net/s "a", 3 0, v0x555712954550_0;  1 drivers
v0x555712931fb0 .array "a_mul", 0 0;
v0x555712931fb0_0 .net/s v0x555712931fb0 0, 4 0, L_0x555712b21c90; 1 drivers
v0x555712932050 .array "a_pad1", 0 0;
v0x555712932050_0 .net/s v0x555712932050 0, 4 0, L_0x555712b21760; 1 drivers
v0x5557129320f0_0 .net/s "b", 3 0, v0x555712954630_0;  1 drivers
v0x555712926810 .array "b1", 0 0;
v0x555712926810_0 .net/s v0x555712926810 0, 3 0, L_0x555712b21650; 1 drivers
v0x5557129268d0 .array "b_mul", 0 0;
v0x5557129268d0_0 .net/s v0x5557129268d0 0, 3 0, L_0x555712b21f00; 1 drivers
v0x5557129269a0_0 .net/s "c", 15 0, v0x555712954700_0;  1 drivers
v0x555712926a60_0 .net "in_weight_zero", 0 0, L_0x555712b21990;  1 drivers
v0x55571290fab0_0 .net/s "out", 15 0, L_0x555712b22500;  alias, 1 drivers
v0x55571290fb70_0 .net/s "product", 9 0, L_0x555712b22280;  1 drivers
v0x55571290fc50 .array "product1", 0 0;
v0x55571290fc50_0 .net/s v0x55571290fc50 0, 8 0, L_0x555712b22100; 1 drivers
v0x55571290fd30_0 .net/s "psum", 15 0, L_0x555712b22460;  1 drivers
L_0x555712b22280 .extend/s 10, L_0x555712b22100;
L_0x555712b22370 .extend/s 16, L_0x555712b22280;
L_0x555712b22460 .arith/sum 16, L_0x555712b22370, v0x555712954700_0;
S_0x555712984500 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x55571298fb50;
 .timescale 0 0;
P_0x555712984700 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b21650 .functor BUFZ 4, v0x555712954630_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712948ff0_0 .net/s *"_ivl_16", 8 0, L_0x555712b21fc0;  1 drivers
v0x55571293d4f0_0 .net/s *"_ivl_19", 8 0, L_0x555712b22060;  1 drivers
L_0x7fd4406d1698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571293d5d0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1698;  1 drivers
v0x55571293d690_0 .net/s *"_ivl_7", 31 0, L_0x555712b218f0;  1 drivers
L_0x7fd4406d16e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571293d770_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d16e0;  1 drivers
L_0x555712b21760 .concat [ 4 1 0 0], v0x555712954550_0, L_0x7fd4406d1698;
L_0x555712b218f0 .extend/s 32, L_0x555712b21650;
L_0x555712b21990 .cmp/ne 32, L_0x555712b218f0, L_0x7fd4406d16e0;
L_0x555712b21fc0 .extend/s 9, L_0x555712b21c90;
L_0x555712b22060 .extend/s 9, L_0x555712b21f00;
L_0x555712b22100 .arith/mult 9, L_0x555712b21fc0, L_0x555712b22060;
S_0x55571296d720 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712984500;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x55571296d900 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b21c90 .functor AND 5, L_0x555712b21760, L_0x555712b21b20, C4<11111>, C4<11111>;
L_0x555712b21f00 .functor AND 4, L_0x555712b21650, L_0x555712b21d50, C4<1111>, C4<1111>;
v0x55571296da50_0 .net *"_ivl_0", 4 0, L_0x555712b21b20;  1 drivers
v0x5557129b2220_0 .net *"_ivl_4", 3 0, L_0x555712b21d50;  1 drivers
v0x5557129b2300_0 .net/s "a", 4 0, L_0x555712b21760;  alias, 1 drivers
v0x5557129b23f0_0 .net/s "a_out", 4 0, L_0x555712b21c90;  alias, 1 drivers
v0x5557129b24d0_0 .net/s "b", 3 0, L_0x555712b21650;  alias, 1 drivers
v0x555712948db0_0 .net/s "b_out", 3 0, L_0x555712b21f00;  alias, 1 drivers
v0x555712948e90_0 .net "mask", 0 0, L_0x555712b21990;  alias, 1 drivers
LS_0x555712b21b20_0_0 .concat [ 1 1 1 1], L_0x555712b21990, L_0x555712b21990, L_0x555712b21990, L_0x555712b21990;
LS_0x555712b21b20_0_4 .concat [ 1 0 0 0], L_0x555712b21990;
L_0x555712b21b20 .concat [ 4 1 0 0], LS_0x555712b21b20_0_0, LS_0x555712b21b20_0_4;
L_0x555712b21d50 .concat [ 1 1 1 1], L_0x555712b21990, L_0x555712b21990, L_0x555712b21990, L_0x555712b21990;
S_0x5557128b1e50 .scope generate, "col_num[8]" "col_num[8]" 3 34, 3 34 0, S_0x555712a1aaa0;
 .timescale 0 0;
P_0x5557129548e0 .param/l "i" 0 3 34, +C4<01000>;
v0x5557127c5db0_0 .net *"_ivl_3", 0 0, L_0x555712b24da0;  1 drivers
S_0x5557128b2090 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x5557128b1e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x5557128f68f0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x5557128f6930 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x5557128f6970 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b23cb0 .functor BUFZ 16, L_0x555712b23b00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b23d20 .functor BUFZ 4, v0x555712818be0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712818be0_0 .var "a_q", 3 0;
v0x55571280d2a0_0 .var "b_q", 3 0;
v0x55571280d370_0 .var "c_q", 15 0;
v0x55571280d470_0 .net "gate_clk", 0 0, L_0x555712b25df0;  alias, 1 drivers
v0x55571280d510_0 .net "in_n", 15 0, L_0x555712b24420;  1 drivers
v0x55571280d5b0_0 .net "in_w", 3 0, L_0x555712b24170;  1 drivers
v0x5557127f6590_0 .net "inst_e", 1 0, v0x5557127f6650_0;  1 drivers
v0x5557127f6650_0 .var "inst_q", 1 0;
v0x5557127f6730_0 .net "inst_w", 1 0, L_0x555712b245d0;  1 drivers
v0x5557127f68a0_0 .var "load_ready_q", 0 0;
v0x55571283b030_0 .net "mac_out", 15 0, L_0x555712b23b00;  1 drivers
v0x55571283b0f0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x55571283b190_0 .var "o_weight_assigned", 0 0;
v0x55571283b230_0 .var "o_weight_zero", 0 0;
v0x55571283b2f0_0 .net "out_e", 3 0, L_0x555712b23d20;  1 drivers
v0x5557127d14e0_0 .net "out_s", 15 0, L_0x555712b23cb0;  1 drivers
v0x5557127d15c0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557127d1770_0 .var "weight_assigned", 0 0;
S_0x55571288d460 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x5557128b2090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x55571288d640 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x55571288d680 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x55571288d6c0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b23b00 .functor BUFZ 16, L_0x555712b23a60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712898f80_0 .net/s *"_ivl_3", 15 0, L_0x555712b23970;  1 drivers
v0x55571282f800_0 .net/s "a", 3 0, v0x555712818be0_0;  1 drivers
v0x55571282f8e0 .array "a_mul", 0 0;
v0x55571282f8e0_0 .net/s v0x55571282f8e0 0, 4 0, L_0x555712b23290; 1 drivers
v0x55571282f980 .array "a_pad1", 0 0;
v0x55571282f980_0 .net/s v0x55571282f980 0, 4 0, L_0x555712b22d60; 1 drivers
v0x55571282fa50_0 .net/s "b", 3 0, v0x55571280d2a0_0;  1 drivers
v0x555712823fd0 .array "b1", 0 0;
v0x555712823fd0_0 .net/s v0x555712823fd0 0, 3 0, L_0x555712b22c50; 1 drivers
v0x555712824090 .array "b_mul", 0 0;
v0x555712824090_0 .net/s v0x555712824090 0, 3 0, L_0x555712b23500; 1 drivers
v0x555712824160_0 .net/s "c", 15 0, v0x55571280d370_0;  1 drivers
v0x555712824220_0 .net "in_weight_zero", 0 0, L_0x555712b22f90;  1 drivers
v0x555712824310_0 .net/s "out", 15 0, L_0x555712b23b00;  alias, 1 drivers
v0x5557128188b0_0 .net/s "product", 9 0, L_0x555712b23880;  1 drivers
v0x555712818970 .array "product1", 0 0;
v0x555712818970_0 .net/s v0x555712818970 0, 8 0, L_0x555712b23700; 1 drivers
v0x555712818a50_0 .net/s "psum", 15 0, L_0x555712b23a60;  1 drivers
L_0x555712b23880 .extend/s 10, L_0x555712b23700;
L_0x555712b23970 .extend/s 16, L_0x555712b23880;
L_0x555712b23a60 .arith/sum 16, L_0x555712b23970, v0x55571280d370_0;
S_0x555712881c30 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x55571288d460;
 .timescale 0 0;
P_0x555712881e00 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b22c50 .functor BUFZ 4, v0x55571280d2a0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712854430_0 .net/s *"_ivl_16", 8 0, L_0x555712b235c0;  1 drivers
v0x555712854530_0 .net/s *"_ivl_19", 8 0, L_0x555712b23660;  1 drivers
L_0x7fd4406d1728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712898c90_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1728;  1 drivers
v0x555712898d70_0 .net/s *"_ivl_7", 31 0, L_0x555712b22ef0;  1 drivers
L_0x7fd4406d1770 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712898e50_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d1770;  1 drivers
L_0x555712b22d60 .concat [ 4 1 0 0], v0x555712818be0_0, L_0x7fd4406d1728;
L_0x555712b22ef0 .extend/s 32, L_0x555712b22c50;
L_0x555712b22f90 .cmp/ne 32, L_0x555712b22ef0, L_0x7fd4406d1770;
L_0x555712b235c0 .extend/s 9, L_0x555712b23290;
L_0x555712b23660 .extend/s 9, L_0x555712b23500;
L_0x555712b23700 .arith/mult 9, L_0x555712b235c0, L_0x555712b23660;
S_0x555712876510 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712881c30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x5557128766f0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b23290 .functor AND 5, L_0x555712b22d60, L_0x555712b23120, C4<11111>, C4<11111>;
L_0x555712b23500 .functor AND 4, L_0x555712b22c50, L_0x555712b23350, C4<1111>, C4<1111>;
v0x555712881ee0_0 .net *"_ivl_0", 4 0, L_0x555712b23120;  1 drivers
v0x55571286af00_0 .net *"_ivl_4", 3 0, L_0x555712b23350;  1 drivers
v0x55571286afe0_0 .net/s "a", 4 0, L_0x555712b22d60;  alias, 1 drivers
v0x55571286b0a0_0 .net/s "a_out", 4 0, L_0x555712b23290;  alias, 1 drivers
v0x55571286b180_0 .net/s "b", 3 0, L_0x555712b22c50;  alias, 1 drivers
v0x5557128541f0_0 .net/s "b_out", 3 0, L_0x555712b23500;  alias, 1 drivers
v0x5557128542d0_0 .net "mask", 0 0, L_0x555712b22f90;  alias, 1 drivers
LS_0x555712b23120_0_0 .concat [ 1 1 1 1], L_0x555712b22f90, L_0x555712b22f90, L_0x555712b22f90, L_0x555712b22f90;
LS_0x555712b23120_0_4 .concat [ 1 0 0 0], L_0x555712b22f90;
L_0x555712b23120 .concat [ 4 1 0 0], LS_0x555712b23120_0_0, LS_0x555712b23120_0_4;
L_0x555712b23350 .concat [ 1 1 1 1], L_0x555712b22f90, L_0x555712b22f90, L_0x555712b22f90, L_0x555712b22f90;
S_0x55571290e970 .scope generate, "row_num[6]" "row_num[6]" 2 31, 2 31 0, S_0x555712a74880;
 .timescale 0 0;
P_0x55571290eb20 .param/l "i" 0 2 31, +C4<0110>;
L_0x555712b26420 .functor NOT 1, L_0x555712b262a0, C4<0>, C4<0>, C4<0>;
L_0x555712b264e0 .functor AND 1, L_0x555712b26420, o0x7fd440a586d8, C4<1>, C4<1>;
v0x555712a94c00_0 .net *"_ivl_0", 0 0, L_0x555712b262a0;  1 drivers
v0x555712a94d00_0 .net *"_ivl_1", 0 0, L_0x555712b26420;  1 drivers
v0x555712a94de0_0 .net *"_ivl_3", 0 0, L_0x555712b264e0;  1 drivers
S_0x5557128b0d10 .scope module, "mac_row_instance" "mac_row" 2 33, 3 3 0, S_0x55571290e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 128 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /INPUT 128 "in_n";
    .port_info 5 /OUTPUT 8 "valid";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /OUTPUT 1 "all_weight_zero";
P_0x5557128b0ef0 .param/l "bw" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x5557128b0f30 .param/l "channels_per_pe" 0 3 8, +C4<00000000000000000000000000000001>;
P_0x5557128b0f70 .param/l "col" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x5557128b0fb0 .param/l "psum_bw" 0 3 6, +C4<00000000000000000000000000010000>;
L_0x555712b31c10 .functor BUFZ 4, L_0x555712b32640, C4<0000>, C4<0000>, C4<0000>;
L_0x555712b318b0 .functor BUFZ 2, L_0x555712b328c0, C4<00>, C4<00>, C4<00>;
v0x555712a939f0_0 .net *"_ivl_136", 3 0, L_0x555712b31c10;  1 drivers
v0x555712a93af0_0 .net *"_ivl_141", 1 0, L_0x555712b318b0;  1 drivers
v0x555712a93bd0_0 .net *"_ivl_143", 0 0, L_0x555712b32130;  1 drivers
v0x555712a93ca0_0 .net *"_ivl_145", 0 0, L_0x555712b321d0;  1 drivers
L_0x7fd4406d1c80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712a93d60_0 .net/2u *"_ivl_146", 0 0, L_0x7fd4406d1c80;  1 drivers
v0x555712a93e40_0 .net "all_weight_zero", 0 0, L_0x555712b32410;  1 drivers
v0x555712a93f00_0 .net "gate_clk", 0 0, L_0x555712b325a0;  1 drivers
v0x555712a940b0_0 .net "in_n", 127 0, L_0x555712b32820;  1 drivers
v0x555712a94190_0 .net "in_w", 3 0, L_0x555712b32640;  1 drivers
v0x555712a94270_0 .net "inst_w", 1 0, L_0x555712b328c0;  1 drivers
v0x555712a94350_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712a943f0_0 .net "out_s", 127 0, L_0x555712b30610;  1 drivers
v0x555712a944d0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712a94570_0 .net "temp", 35 0, L_0x555712b31170;  1 drivers
v0x555712a94650_0 .net "temp_inst", 17 0, L_0x555712b31cd0;  1 drivers
v0x555712a94730_0 .net "valid", 7 0, L_0x555712b31290;  1 drivers
v0x555712a94810_0 .net "weight_assigned", 7 0, L_0x555712b30f90;  1 drivers
v0x555712a94a00_0 .net "weight_zero", 7 0, L_0x555712b31080;  1 drivers
L_0x555712b275b0 .part L_0x555712b31170, 0, 4;
L_0x555712b27650 .part L_0x555712b32820, 0, 16;
L_0x555712b276f0 .part L_0x555712b31cd0, 0, 2;
L_0x555712b27790 .part L_0x555712b31cd0, 3, 1;
L_0x555712b28890 .part L_0x555712b31170, 4, 4;
L_0x555712b28980 .part L_0x555712b32820, 16, 16;
L_0x555712b28ab0 .part L_0x555712b31cd0, 2, 2;
L_0x555712b28b50 .part L_0x555712b31cd0, 5, 1;
L_0x555712b29df0 .part L_0x555712b31170, 8, 4;
L_0x555712b29e90 .part L_0x555712b32820, 32, 16;
L_0x555712b29f90 .part L_0x555712b31cd0, 4, 2;
L_0x555712b2a030 .part L_0x555712b31cd0, 7, 1;
L_0x555712b2b0d0 .part L_0x555712b31170, 12, 4;
L_0x555712b2b200 .part L_0x555712b32820, 48, 16;
L_0x555712b2b3b0 .part L_0x555712b31cd0, 6, 2;
L_0x555712b2b450 .part L_0x555712b31cd0, 9, 1;
L_0x555712b2c6a0 .part L_0x555712b31170, 16, 4;
L_0x555712b2c740 .part L_0x555712b32820, 64, 16;
L_0x555712b2c880 .part L_0x555712b31cd0, 8, 2;
L_0x555712b2c920 .part L_0x555712b31cd0, 11, 1;
L_0x555712b2daf0 .part L_0x555712b31170, 20, 4;
L_0x555712b2db90 .part L_0x555712b32820, 80, 16;
L_0x555712b2c9c0 .part L_0x555712b31cd0, 10, 2;
L_0x555712b2dcf0 .part L_0x555712b31cd0, 13, 1;
L_0x555712b2f010 .part L_0x555712b31170, 24, 4;
L_0x555712b2f0b0 .part L_0x555712b32820, 96, 16;
L_0x555712b2f230 .part L_0x555712b31cd0, 12, 2;
L_0x555712b2f2d0 .part L_0x555712b31cd0, 15, 1;
LS_0x555712b30610_0_0 .concat8 [ 16 16 16 16], L_0x555712b27460, L_0x555712b28740, L_0x555712b29ca0, L_0x555712b2af80;
LS_0x555712b30610_0_4 .concat8 [ 16 16 16 16], L_0x555712b2c550, L_0x555712b2d9a0, L_0x555712b2eec0, L_0x555712b304c0;
L_0x555712b30610 .concat8 [ 64 64 0 0], LS_0x555712b30610_0_0, LS_0x555712b30610_0_4;
L_0x555712b30980 .part L_0x555712b31170, 28, 4;
L_0x555712b30c30 .part L_0x555712b32820, 112, 16;
L_0x555712b30de0 .part L_0x555712b31cd0, 14, 2;
LS_0x555712b30f90_0_0 .concat8 [ 1 1 1 1], v0x555712847b80_0, v0x555712a7c240_0, v0x555712a7ffc0_0, v0x555712a83c70_0;
LS_0x555712b30f90_0_4 .concat8 [ 1 1 1 1], v0x555712a87a30_0, v0x555712a8b720_0, v0x555712a8f460_0, v0x555712a931a0_0;
L_0x555712b30f90 .concat8 [ 4 4 0 0], LS_0x555712b30f90_0_0, LS_0x555712b30f90_0_4;
LS_0x555712b31080_0_0 .concat8 [ 1 1 1 1], v0x555712847c20_0, v0x555712a7c2e0_0, v0x555712a80060_0, v0x555712a83d10_0;
LS_0x555712b31080_0_4 .concat8 [ 1 1 1 1], v0x555712a87ad0_0, v0x555712a8b7c0_0, v0x555712a8f500_0, v0x555712a93240_0;
L_0x555712b31080 .concat8 [ 4 4 0 0], LS_0x555712b31080_0_0, LS_0x555712b31080_0_4;
LS_0x555712b31290_0_0 .concat8 [ 1 1 1 1], L_0x555712b27790, L_0x555712b28b50, L_0x555712b2a030, L_0x555712b2b450;
LS_0x555712b31290_0_4 .concat8 [ 1 1 1 1], L_0x555712b2c920, L_0x555712b2dcf0, L_0x555712b2f2d0, L_0x555712b315b0;
L_0x555712b31290 .concat8 [ 4 4 0 0], LS_0x555712b31290_0_0, LS_0x555712b31290_0_4;
L_0x555712b315b0 .part L_0x555712b31cd0, 17, 1;
LS_0x555712b31170_0_0 .concat8 [ 4 4 4 4], L_0x555712b31c10, L_0x555712b274d0, L_0x555712b287b0, L_0x555712b29d10;
LS_0x555712b31170_0_4 .concat8 [ 4 4 4 4], L_0x555712b2aff0, L_0x555712b2c5c0, L_0x555712b2da10, L_0x555712b2ef30;
LS_0x555712b31170_0_8 .concat8 [ 4 0 0 0], L_0x555712b30530;
L_0x555712b31170 .concat8 [ 16 16 4 0], LS_0x555712b31170_0_0, LS_0x555712b31170_0_4, LS_0x555712b31170_0_8;
LS_0x555712b31cd0_0_0 .concat8 [ 2 2 2 2], L_0x555712b318b0, v0x5557128a58c0_0, v0x555712a7bdd0_0, v0x555712a7fb50_0;
LS_0x555712b31cd0_0_4 .concat8 [ 2 2 2 2], v0x555712a83800_0, v0x555712a875c0_0, v0x555712a8b2b0_0, v0x555712a8eff0_0;
LS_0x555712b31cd0_0_8 .concat8 [ 2 0 0 0], v0x555712a92d30_0;
L_0x555712b31cd0 .concat8 [ 8 8 2 0], LS_0x555712b31cd0_0_0, LS_0x555712b31cd0_0_4, LS_0x555712b31cd0_0_8;
L_0x555712b32130 .reduce/and L_0x555712b30f90;
L_0x555712b321d0 .reduce/and L_0x555712b31080;
L_0x555712b32410 .functor MUXZ 1, L_0x7fd4406d1c80, L_0x555712b321d0, L_0x555712b32130, C4<>;
S_0x555712853190 .scope generate, "col_num[1]" "col_num[1]" 3 34, 3 34 0, S_0x5557128b0d10;
 .timescale 0 0;
P_0x5557128533b0 .param/l "i" 0 3 34, +C4<01>;
v0x5557125d5970_0 .net *"_ivl_3", 0 0, L_0x555712b27790;  1 drivers
S_0x5557127f59a0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712853190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x5557127f5b80 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x5557127f5bc0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x5557127f5c00 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b27460 .functor BUFZ 16, L_0x555712b272b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b274d0 .functor BUFZ 4, v0x5557129610a0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557129610a0_0 .var "a_q", 3 0;
v0x555712961160_0 .var "b_q", 3 0;
v0x555712961230_0 .var "c_q", 15 0;
v0x555712961330_0 .net "gate_clk", 0 0, L_0x555712b325a0;  alias, 1 drivers
v0x5557129613d0_0 .net "in_n", 15 0, L_0x555712b27650;  1 drivers
v0x555712961490_0 .net "in_w", 3 0, L_0x555712b275b0;  1 drivers
v0x5557128a57e0_0 .net "inst_e", 1 0, v0x5557128a58c0_0;  1 drivers
v0x5557128a58c0_0 .var "inst_q", 1 0;
v0x5557128a59a0_0 .net "inst_w", 1 0, L_0x555712b276f0;  1 drivers
v0x5557128a5a80_0 .var "load_ready_q", 0 0;
v0x5557128a5b40_0 .net "mac_out", 15 0, L_0x555712b272b0;  1 drivers
v0x5557128a5c00_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712847b80_0 .var "o_weight_assigned", 0 0;
v0x555712847c20_0 .var "o_weight_zero", 0 0;
v0x555712847ce0_0 .net "out_e", 3 0, L_0x555712b274d0;  1 drivers
v0x555712847dc0_0 .net "out_s", 15 0, L_0x555712b27460;  1 drivers
v0x555712847ea0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x5557125d56f0_0 .var "weight_assigned", 0 0;
E_0x55571298a0b0 .event posedge, v0x555712961330_0;
S_0x555712797120 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x5557127f59a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712797320 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712797360 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x5557127973a0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b272b0 .functor BUFZ 16, L_0x555712b27210, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712a7a480_0 .net/s *"_ivl_3", 15 0, L_0x555712b27120;  1 drivers
v0x555712a7a580_0 .net/s "a", 3 0, v0x5557129610a0_0;  1 drivers
v0x555712a7a660 .array "a_mul", 0 0;
v0x555712a7a660_0 .net/s v0x555712a7a660 0, 4 0, L_0x555712b26b50; 1 drivers
v0x555712a1c980 .array "a_pad1", 0 0;
v0x555712a1c980_0 .net/s v0x555712a1c980 0, 4 0, L_0x555712b266b0; 1 drivers
v0x555712a1ca50_0 .net/s "b", 3 0, v0x555712961160_0;  1 drivers
v0x555712a1cb60 .array "b1", 0 0;
v0x555712a1cb60_0 .net/s v0x555712a1cb60 0, 3 0, L_0x555712b265a0; 1 drivers
v0x555712a1cc20 .array "b_mul", 0 0;
v0x555712a1cc20_0 .net/s v0x555712a1cc20 0, 3 0, L_0x555712b26cb0; 1 drivers
v0x555712a1ccf0_0 .net/s "c", 15 0, v0x555712961230_0;  1 drivers
v0x5557129bed10_0 .net "in_weight_zero", 0 0, L_0x555712b268e0;  1 drivers
v0x5557129bee00_0 .net/s "out", 15 0, L_0x555712b272b0;  alias, 1 drivers
v0x5557129beec0_0 .net/s "product", 9 0, L_0x555712b27030;  1 drivers
v0x5557129befa0 .array "product1", 0 0;
v0x5557129befa0_0 .net/s v0x5557129befa0 0, 8 0, L_0x555712b26eb0; 1 drivers
v0x5557129bf080_0 .net/s "psum", 15 0, L_0x555712b27210;  1 drivers
L_0x555712b27030 .extend/s 10, L_0x555712b26eb0;
L_0x555712b27120 .extend/s 16, L_0x555712b27030;
L_0x555712b27210 .arith/sum 16, L_0x555712b27120, v0x555712961230_0;
S_0x5557129ca420 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712797120;
 .timescale 0 0;
P_0x555712589cf0 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b265a0 .functor BUFZ 4, v0x555712961160_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557125dd3c0_0 .net/s *"_ivl_16", 8 0, L_0x555712b26d70;  1 drivers
v0x5557125dd4c0_0 .net/s *"_ivl_19", 8 0, L_0x555712b26e10;  1 drivers
L_0x7fd4406d1800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557125dd5a0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1800;  1 drivers
v0x555712a7a270_0 .net/s *"_ivl_7", 31 0, L_0x555712b26840;  1 drivers
L_0x7fd4406d1848 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712a7a350_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d1848;  1 drivers
L_0x555712b266b0 .concat [ 4 1 0 0], v0x5557129610a0_0, L_0x7fd4406d1800;
L_0x555712b26840 .extend/s 32, L_0x555712b265a0;
L_0x555712b268e0 .cmp/ne 32, L_0x555712b26840, L_0x7fd4406d1848;
L_0x555712b26d70 .extend/s 9, L_0x555712b26b50;
L_0x555712b26e10 .extend/s 9, L_0x555712b26cb0;
L_0x555712b26eb0 .arith/mult 9, L_0x555712b26d70, L_0x555712b26e10;
S_0x555712589dd0 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x5557129ca420;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712589fb0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b26b50 .functor AND 5, L_0x555712b266b0, L_0x555712b26a70, C4<11111>, C4<11111>;
L_0x555712b26cb0 .functor AND 4, L_0x555712b265a0, L_0x555712b26c10, C4<1111>, C4<1111>;
v0x55571258a100_0 .net *"_ivl_0", 4 0, L_0x555712b26a70;  1 drivers
v0x5557125ca860_0 .net *"_ivl_4", 3 0, L_0x555712b26c10;  1 drivers
v0x5557125ca940_0 .net/s "a", 4 0, L_0x555712b266b0;  alias, 1 drivers
v0x5557125caa30_0 .net/s "a_out", 4 0, L_0x555712b26b50;  alias, 1 drivers
v0x5557125cab10_0 .net/s "b", 3 0, L_0x555712b265a0;  alias, 1 drivers
v0x5557125dd180_0 .net/s "b_out", 3 0, L_0x555712b26cb0;  alias, 1 drivers
v0x5557125dd260_0 .net "mask", 0 0, L_0x555712b268e0;  alias, 1 drivers
LS_0x555712b26a70_0_0 .concat [ 1 1 1 1], L_0x555712b268e0, L_0x555712b268e0, L_0x555712b268e0, L_0x555712b268e0;
LS_0x555712b26a70_0_4 .concat [ 1 0 0 0], L_0x555712b268e0;
L_0x555712b26a70 .concat [ 4 1 0 0], LS_0x555712b26a70_0_0, LS_0x555712b26a70_0_4;
L_0x555712b26c10 .concat [ 1 1 1 1], L_0x555712b268e0, L_0x555712b268e0, L_0x555712b268e0, L_0x555712b268e0;
S_0x5557128a3ca0 .scope generate, "col_num[2]" "col_num[2]" 3 34, 3 34 0, S_0x5557128b0d10;
 .timescale 0 0;
P_0x5557128a3e70 .param/l "i" 0 3 34, +C4<010>;
v0x555712a7c930_0 .net *"_ivl_3", 0 0, L_0x555712b28b50;  1 drivers
S_0x5557128a3f30 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x5557128a3ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x5557128a4110 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x5557128a4150 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x5557128a4190 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b28740 .functor BUFZ 16, L_0x555712b28590, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b287b0 .functor BUFZ 4, v0x5557127e7f90_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557127e7f90_0 .var "a_q", 3 0;
v0x5557127e8070_0 .var "b_q", 3 0;
v0x5557127e8140_0 .var "c_q", 15 0;
v0x5557127e8240_0 .net "gate_clk", 0 0, L_0x555712b325a0;  alias, 1 drivers
v0x5557127e8310_0 .net "in_n", 15 0, L_0x555712b28980;  1 drivers
v0x555712a7bc30_0 .net "in_w", 3 0, L_0x555712b28890;  1 drivers
v0x555712a7bcf0_0 .net "inst_e", 1 0, v0x555712a7bdd0_0;  1 drivers
v0x555712a7bdd0_0 .var "inst_q", 1 0;
v0x555712a7beb0_0 .net "inst_w", 1 0, L_0x555712b28ab0;  1 drivers
v0x555712a7c020_0 .var "load_ready_q", 0 0;
v0x555712a7c0e0_0 .net "mac_out", 15 0, L_0x555712b28590;  1 drivers
v0x555712a7c1a0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712a7c240_0 .var "o_weight_assigned", 0 0;
v0x555712a7c2e0_0 .var "o_weight_zero", 0 0;
v0x555712a7c3a0_0 .net "out_e", 3 0, L_0x555712b287b0;  1 drivers
v0x555712a7c480_0 .net "out_s", 15 0, L_0x555712b28740;  1 drivers
v0x555712a7c560_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712a7c710_0 .var "weight_assigned", 0 0;
S_0x555712901a10 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x5557128a3f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712901c10 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712901c50 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712901c90 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b28590 .functor BUFZ 16, L_0x555712b284f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712a1b1f0_0 .net/s *"_ivl_3", 15 0, L_0x555712b28400;  1 drivers
v0x555712a1b2f0_0 .net/s "a", 3 0, v0x5557127e7f90_0;  1 drivers
v0x555712a1b3d0 .array "a_mul", 0 0;
v0x555712a1b3d0_0 .net/s v0x555712a1b3d0 0, 4 0, L_0x555712b27e30; 1 drivers
v0x555712a783c0 .array "a_pad1", 0 0;
v0x555712a783c0_0 .net/s v0x555712a783c0 0, 4 0, L_0x555712b27990; 1 drivers
v0x555712a78490_0 .net/s "b", 3 0, v0x5557127e8070_0;  1 drivers
v0x555712a785a0 .array "b1", 0 0;
v0x555712a785a0_0 .net/s v0x555712a785a0 0, 3 0, L_0x555712b27880; 1 drivers
v0x555712a78660 .array "b_mul", 0 0;
v0x555712a78660_0 .net/s v0x555712a78660 0, 3 0, L_0x555712b27f90; 1 drivers
v0x555712a78730_0 .net/s "c", 15 0, v0x5557127e8140_0;  1 drivers
v0x555712a787f0_0 .net "in_weight_zero", 0 0, L_0x555712b27bc0;  1 drivers
v0x555712a788e0_0 .net/s "out", 15 0, L_0x555712b28590;  alias, 1 drivers
v0x555712a789a0_0 .net/s "product", 9 0, L_0x555712b28310;  1 drivers
v0x5557127e7d20 .array "product1", 0 0;
v0x5557127e7d20_0 .net/s v0x5557127e7d20 0, 8 0, L_0x555712b28190; 1 drivers
v0x5557127e7e00_0 .net/s "psum", 15 0, L_0x555712b284f0;  1 drivers
L_0x555712b28310 .extend/s 10, L_0x555712b28190;
L_0x555712b28400 .extend/s 16, L_0x555712b28310;
L_0x555712b284f0 .arith/sum 16, L_0x555712b28400, v0x5557127e8140_0;
S_0x55571295f560 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712901a10;
 .timescale 0 0;
P_0x55571295f780 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b27880 .functor BUFZ 4, v0x5557127e8070_0, C4<0000>, C4<0000>, C4<0000>;
v0x5557129bd710_0 .net/s *"_ivl_16", 8 0, L_0x555712b28050;  1 drivers
v0x555712a1ae40_0 .net/s *"_ivl_19", 8 0, L_0x555712b280f0;  1 drivers
L_0x7fd4406d1890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712a1af20_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1890;  1 drivers
v0x555712a1afe0_0 .net/s *"_ivl_7", 31 0, L_0x555712b27b20;  1 drivers
L_0x7fd4406d18d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712a1b0c0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d18d8;  1 drivers
L_0x555712b27990 .concat [ 4 1 0 0], v0x5557127e7f90_0, L_0x7fd4406d1890;
L_0x555712b27b20 .extend/s 32, L_0x555712b27880;
L_0x555712b27bc0 .cmp/ne 32, L_0x555712b27b20, L_0x7fd4406d18d8;
L_0x555712b28050 .extend/s 9, L_0x555712b27e30;
L_0x555712b280f0 .extend/s 9, L_0x555712b27f90;
L_0x555712b28190 .arith/mult 9, L_0x555712b28050, L_0x555712b280f0;
S_0x55571295f860 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x55571295f560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x55571295fa40 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b27e30 .functor AND 5, L_0x555712b27990, L_0x555712b27d50, C4<11111>, C4<11111>;
L_0x555712b27f90 .functor AND 4, L_0x555712b27880, L_0x555712b27ef0, C4<1111>, C4<1111>;
v0x555712847f40_0 .net *"_ivl_0", 4 0, L_0x555712b27d50;  1 drivers
v0x555712901e60_0 .net *"_ivl_4", 3 0, L_0x555712b27ef0;  1 drivers
v0x5557129bd1d0_0 .net/s "a", 4 0, L_0x555712b27990;  alias, 1 drivers
v0x5557129bd2c0_0 .net/s "a_out", 4 0, L_0x555712b27e30;  alias, 1 drivers
v0x5557129bd3a0_0 .net/s "b", 3 0, L_0x555712b27880;  alias, 1 drivers
v0x5557129bd4d0_0 .net/s "b_out", 3 0, L_0x555712b27f90;  alias, 1 drivers
v0x5557129bd5b0_0 .net "mask", 0 0, L_0x555712b27bc0;  alias, 1 drivers
LS_0x555712b27d50_0_0 .concat [ 1 1 1 1], L_0x555712b27bc0, L_0x555712b27bc0, L_0x555712b27bc0, L_0x555712b27bc0;
LS_0x555712b27d50_0_4 .concat [ 1 0 0 0], L_0x555712b27bc0;
L_0x555712b27d50 .concat [ 4 1 0 0], LS_0x555712b27d50_0_0, LS_0x555712b27d50_0_4;
L_0x555712b27ef0 .concat [ 1 1 1 1], L_0x555712b27bc0, L_0x555712b27bc0, L_0x555712b27bc0, L_0x555712b27bc0;
S_0x555712a7ca30 .scope generate, "col_num[3]" "col_num[3]" 3 34, 3 34 0, S_0x5557128b0d10;
 .timescale 0 0;
P_0x555712a7cbe0 .param/l "i" 0 3 34, +C4<011>;
v0x555712a806b0_0 .net *"_ivl_3", 0 0, L_0x555712b2a030;  1 drivers
S_0x555712a7cca0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712a7ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712a7ce80 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712a7cec0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712a7cf00 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b29ca0 .functor BUFZ 16, L_0x555712b29af0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b29d10 .functor BUFZ 4, v0x555712a7f550_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a7f550_0 .var "a_q", 3 0;
v0x555712a7f630_0 .var "b_q", 3 0;
v0x555712a7f700_0 .var "c_q", 15 0;
v0x555712a7f800_0 .net "gate_clk", 0 0, L_0x555712b325a0;  alias, 1 drivers
v0x555712a7f8a0_0 .net "in_n", 15 0, L_0x555712b29e90;  1 drivers
v0x555712a7f990_0 .net "in_w", 3 0, L_0x555712b29df0;  1 drivers
v0x555712a7fa70_0 .net "inst_e", 1 0, v0x555712a7fb50_0;  1 drivers
v0x555712a7fb50_0 .var "inst_q", 1 0;
v0x555712a7fc30_0 .net "inst_w", 1 0, L_0x555712b29f90;  1 drivers
v0x555712a7fda0_0 .var "load_ready_q", 0 0;
v0x555712a7fe60_0 .net "mac_out", 15 0, L_0x555712b29af0;  1 drivers
v0x555712a7ff20_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712a7ffc0_0 .var "o_weight_assigned", 0 0;
v0x555712a80060_0 .var "o_weight_zero", 0 0;
v0x555712a80120_0 .net "out_e", 3 0, L_0x555712b29d10;  1 drivers
v0x555712a80200_0 .net "out_s", 15 0, L_0x555712b29ca0;  1 drivers
v0x555712a802e0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712a80490_0 .var "weight_assigned", 0 0;
S_0x555712a7d1e0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712a7cca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712a7d3e0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712a7d420 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712a7d460 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b29af0 .functor BUFZ 16, L_0x555712b29a50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712a7e970_0 .net/s *"_ivl_3", 15 0, L_0x555712b29960;  1 drivers
v0x555712a7ea70_0 .net/s "a", 3 0, v0x555712a7f550_0;  1 drivers
v0x555712a7eb50 .array "a_mul", 0 0;
v0x555712a7eb50_0 .net/s v0x555712a7eb50 0, 4 0, L_0x555712b29280; 1 drivers
v0x555712a7ec20 .array "a_pad1", 0 0;
v0x555712a7ec20_0 .net/s v0x555712a7ec20 0, 4 0, L_0x555712b28d90; 1 drivers
v0x555712a7ecf0_0 .net/s "b", 3 0, v0x555712a7f630_0;  1 drivers
v0x555712a7ee00 .array "b1", 0 0;
v0x555712a7ee00_0 .net/s v0x555712a7ee00 0, 3 0, L_0x555712b28cd0; 1 drivers
v0x555712a7eec0 .array "b_mul", 0 0;
v0x555712a7eec0_0 .net/s v0x555712a7eec0 0, 3 0, L_0x555712b294f0; 1 drivers
v0x555712a7ef90_0 .net/s "c", 15 0, v0x555712a7f700_0;  1 drivers
v0x555712a7f050_0 .net "in_weight_zero", 0 0, L_0x555712b28fc0;  1 drivers
v0x555712a7f140_0 .net/s "out", 15 0, L_0x555712b29af0;  alias, 1 drivers
v0x555712a7f200_0 .net/s "product", 9 0, L_0x555712b29870;  1 drivers
v0x555712a7f2e0 .array "product1", 0 0;
v0x555712a7f2e0_0 .net/s v0x555712a7f2e0 0, 8 0, L_0x555712b296f0; 1 drivers
v0x555712a7f3c0_0 .net/s "psum", 15 0, L_0x555712b29a50;  1 drivers
L_0x555712b29870 .extend/s 10, L_0x555712b296f0;
L_0x555712b29960 .extend/s 16, L_0x555712b29870;
L_0x555712b29a50 .arith/sum 16, L_0x555712b29960, v0x555712a7f700_0;
S_0x555712a7d6d0 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712a7d1e0;
 .timescale 0 0;
P_0x555712901f40 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b28cd0 .functor BUFZ 4, v0x555712a7f630_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a7e4c0_0 .net/s *"_ivl_16", 8 0, L_0x555712b295b0;  1 drivers
v0x555712a7e5c0_0 .net/s *"_ivl_19", 8 0, L_0x555712b29650;  1 drivers
L_0x7fd4406d1920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712a7e6a0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1920;  1 drivers
v0x555712a7e760_0 .net/s *"_ivl_7", 31 0, L_0x555712b28f20;  1 drivers
L_0x7fd4406d1968 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712a7e840_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d1968;  1 drivers
L_0x555712b28d90 .concat [ 4 1 0 0], v0x555712a7f550_0, L_0x7fd4406d1920;
L_0x555712b28f20 .extend/s 32, L_0x555712b28cd0;
L_0x555712b28fc0 .cmp/ne 32, L_0x555712b28f20, L_0x7fd4406d1968;
L_0x555712b295b0 .extend/s 9, L_0x555712b29280;
L_0x555712b29650 .extend/s 9, L_0x555712b294f0;
L_0x555712b296f0 .arith/mult 9, L_0x555712b295b0, L_0x555712b29650;
S_0x555712a7da50 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712a7d6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712a7dc50 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b29280 .functor AND 5, L_0x555712b28d90, L_0x555712b29150, C4<11111>, C4<11111>;
L_0x555712b294f0 .functor AND 4, L_0x555712b28cd0, L_0x555712b29340, C4<1111>, C4<1111>;
v0x555712a7dda0_0 .net *"_ivl_0", 4 0, L_0x555712b29150;  1 drivers
v0x555712a7dea0_0 .net *"_ivl_4", 3 0, L_0x555712b29340;  1 drivers
v0x555712a7df80_0 .net/s "a", 4 0, L_0x555712b28d90;  alias, 1 drivers
v0x555712a7e070_0 .net/s "a_out", 4 0, L_0x555712b29280;  alias, 1 drivers
v0x555712a7e150_0 .net/s "b", 3 0, L_0x555712b28cd0;  alias, 1 drivers
v0x555712a7e280_0 .net/s "b_out", 3 0, L_0x555712b294f0;  alias, 1 drivers
v0x555712a7e360_0 .net "mask", 0 0, L_0x555712b28fc0;  alias, 1 drivers
LS_0x555712b29150_0_0 .concat [ 1 1 1 1], L_0x555712b28fc0, L_0x555712b28fc0, L_0x555712b28fc0, L_0x555712b28fc0;
LS_0x555712b29150_0_4 .concat [ 1 0 0 0], L_0x555712b28fc0;
L_0x555712b29150 .concat [ 4 1 0 0], LS_0x555712b29150_0_0, LS_0x555712b29150_0_4;
L_0x555712b29340 .concat [ 1 1 1 1], L_0x555712b28fc0, L_0x555712b28fc0, L_0x555712b28fc0, L_0x555712b28fc0;
S_0x555712a807b0 .scope generate, "col_num[4]" "col_num[4]" 3 34, 3 34 0, S_0x5557128b0d10;
 .timescale 0 0;
P_0x555712a80960 .param/l "i" 0 3 34, +C4<0100>;
v0x555712a843c0_0 .net *"_ivl_3", 0 0, L_0x555712b2b450;  1 drivers
S_0x555712a80a40 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712a807b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712a80c20 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712a80c60 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712a80ca0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b2af80 .functor BUFZ 16, L_0x555712b2add0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b2aff0 .functor BUFZ 4, v0x555712a83250_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a83250_0 .var "a_q", 3 0;
v0x555712a83330_0 .var "b_q", 3 0;
v0x555712a83400_0 .var "c_q", 15 0;
v0x555712a83500_0 .net "gate_clk", 0 0, L_0x555712b325a0;  alias, 1 drivers
v0x555712a835a0_0 .net "in_n", 15 0, L_0x555712b2b200;  1 drivers
v0x555712a83640_0 .net "in_w", 3 0, L_0x555712b2b0d0;  1 drivers
v0x555712a83720_0 .net "inst_e", 1 0, v0x555712a83800_0;  1 drivers
v0x555712a83800_0 .var "inst_q", 1 0;
v0x555712a838e0_0 .net "inst_w", 1 0, L_0x555712b2b3b0;  1 drivers
v0x555712a83a50_0 .var "load_ready_q", 0 0;
v0x555712a83b10_0 .net "mac_out", 15 0, L_0x555712b2add0;  1 drivers
v0x555712a83bd0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712a83c70_0 .var "o_weight_assigned", 0 0;
v0x555712a83d10_0 .var "o_weight_zero", 0 0;
v0x555712a83dd0_0 .net "out_e", 3 0, L_0x555712b2aff0;  1 drivers
v0x555712a83eb0_0 .net "out_s", 15 0, L_0x555712b2af80;  1 drivers
v0x555712a83f90_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712a84140_0 .var "weight_assigned", 0 0;
S_0x555712a80f50 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712a80a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712a81150 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712a81190 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712a811d0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b2add0 .functor BUFZ 16, L_0x555712b2ad30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712a82670_0 .net/s *"_ivl_3", 15 0, L_0x555712b2ac40;  1 drivers
v0x555712a82770_0 .net/s "a", 3 0, v0x555712a83250_0;  1 drivers
v0x555712a82850 .array "a_mul", 0 0;
v0x555712a82850_0 .net/s v0x555712a82850 0, 4 0, L_0x555712b2a510; 1 drivers
v0x555712a82920 .array "a_pad1", 0 0;
v0x555712a82920_0 .net/s v0x555712a82920 0, 4 0, L_0x555712b2a1b0; 1 drivers
v0x555712a829f0_0 .net/s "b", 3 0, v0x555712a83330_0;  1 drivers
v0x555712a82b00 .array "b1", 0 0;
v0x555712a82b00_0 .net/s v0x555712a82b00 0, 3 0, L_0x555712b2a140; 1 drivers
v0x555712a82bc0 .array "b_mul", 0 0;
v0x555712a82bc0_0 .net/s v0x555712a82bc0 0, 3 0, L_0x555712b2a7d0; 1 drivers
v0x555712a82c90_0 .net/s "c", 15 0, v0x555712a83400_0;  1 drivers
v0x555712a82d50_0 .net "in_weight_zero", 0 0, L_0x555712b2a2f0;  1 drivers
v0x555712a82e40_0 .net/s "out", 15 0, L_0x555712b2add0;  alias, 1 drivers
v0x555712a82f00_0 .net/s "product", 9 0, L_0x555712b2ab50;  1 drivers
v0x555712a82fe0 .array "product1", 0 0;
v0x555712a82fe0_0 .net/s v0x555712a82fe0 0, 8 0, L_0x555712b2a9d0; 1 drivers
v0x555712a830c0_0 .net/s "psum", 15 0, L_0x555712b2ad30;  1 drivers
L_0x555712b2ab50 .extend/s 10, L_0x555712b2a9d0;
L_0x555712b2ac40 .extend/s 16, L_0x555712b2ab50;
L_0x555712b2ad30 .arith/sum 16, L_0x555712b2ac40, v0x555712a83400_0;
S_0x555712a81440 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712a80f50;
 .timescale 0 0;
P_0x555712a81660 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b2a140 .functor BUFZ 4, v0x555712a83330_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a821c0_0 .net/s *"_ivl_16", 8 0, L_0x555712b2a890;  1 drivers
v0x555712a822c0_0 .net/s *"_ivl_19", 8 0, L_0x555712b2a930;  1 drivers
L_0x7fd4406d19b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712a823a0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d19b0;  1 drivers
v0x555712a82460_0 .net/s *"_ivl_7", 31 0, L_0x555712b2a250;  1 drivers
L_0x7fd4406d19f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712a82540_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d19f8;  1 drivers
L_0x555712b2a1b0 .concat [ 4 1 0 0], v0x555712a83250_0, L_0x7fd4406d19b0;
L_0x555712b2a250 .extend/s 32, L_0x555712b2a140;
L_0x555712b2a2f0 .cmp/ne 32, L_0x555712b2a250, L_0x7fd4406d19f8;
L_0x555712b2a890 .extend/s 9, L_0x555712b2a510;
L_0x555712b2a930 .extend/s 9, L_0x555712b2a7d0;
L_0x555712b2a9d0 .arith/mult 9, L_0x555712b2a890, L_0x555712b2a930;
S_0x555712a81740 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712a81440;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712a81920 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b2a510 .functor AND 5, L_0x555712b2a1b0, L_0x555712b2a3e0, C4<11111>, C4<11111>;
L_0x555712b2a7d0 .functor AND 4, L_0x555712b2a140, L_0x555712b2a620, C4<1111>, C4<1111>;
v0x555712a81aa0_0 .net *"_ivl_0", 4 0, L_0x555712b2a3e0;  1 drivers
v0x555712a81ba0_0 .net *"_ivl_4", 3 0, L_0x555712b2a620;  1 drivers
v0x555712a81c80_0 .net/s "a", 4 0, L_0x555712b2a1b0;  alias, 1 drivers
v0x555712a81d70_0 .net/s "a_out", 4 0, L_0x555712b2a510;  alias, 1 drivers
v0x555712a81e50_0 .net/s "b", 3 0, L_0x555712b2a140;  alias, 1 drivers
v0x555712a81f80_0 .net/s "b_out", 3 0, L_0x555712b2a7d0;  alias, 1 drivers
v0x555712a82060_0 .net "mask", 0 0, L_0x555712b2a2f0;  alias, 1 drivers
LS_0x555712b2a3e0_0_0 .concat [ 1 1 1 1], L_0x555712b2a2f0, L_0x555712b2a2f0, L_0x555712b2a2f0, L_0x555712b2a2f0;
LS_0x555712b2a3e0_0_4 .concat [ 1 0 0 0], L_0x555712b2a2f0;
L_0x555712b2a3e0 .concat [ 4 1 0 0], LS_0x555712b2a3e0_0_0, LS_0x555712b2a3e0_0_4;
L_0x555712b2a620 .concat [ 1 1 1 1], L_0x555712b2a2f0, L_0x555712b2a2f0, L_0x555712b2a2f0, L_0x555712b2a2f0;
S_0x555712a844c0 .scope generate, "col_num[5]" "col_num[5]" 3 34, 3 34 0, S_0x5557128b0d10;
 .timescale 0 0;
P_0x555712a846c0 .param/l "i" 0 3 34, +C4<0101>;
v0x555712a88180_0 .net *"_ivl_3", 0 0, L_0x555712b2c920;  1 drivers
S_0x555712a847a0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712a844c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712a84980 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712a849c0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712a84a00 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b2c550 .functor BUFZ 16, L_0x555712b2c3a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b2c5c0 .functor BUFZ 4, v0x555712a86f80_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a86f80_0 .var "a_q", 3 0;
v0x555712a87060_0 .var "b_q", 3 0;
v0x555712a87130_0 .var "c_q", 15 0;
v0x555712a87230_0 .net "gate_clk", 0 0, L_0x555712b325a0;  alias, 1 drivers
v0x555712a87360_0 .net "in_n", 15 0, L_0x555712b2c740;  1 drivers
v0x555712a87400_0 .net "in_w", 3 0, L_0x555712b2c6a0;  1 drivers
v0x555712a874e0_0 .net "inst_e", 1 0, v0x555712a875c0_0;  1 drivers
v0x555712a875c0_0 .var "inst_q", 1 0;
v0x555712a876a0_0 .net "inst_w", 1 0, L_0x555712b2c880;  1 drivers
v0x555712a87810_0 .var "load_ready_q", 0 0;
v0x555712a878d0_0 .net "mac_out", 15 0, L_0x555712b2c3a0;  1 drivers
v0x555712a87990_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712a87a30_0 .var "o_weight_assigned", 0 0;
v0x555712a87ad0_0 .var "o_weight_zero", 0 0;
v0x555712a87b90_0 .net "out_e", 3 0, L_0x555712b2c5c0;  1 drivers
v0x555712a87c70_0 .net "out_s", 15 0, L_0x555712b2c550;  1 drivers
v0x555712a87d50_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712a87f00_0 .var "weight_assigned", 0 0;
S_0x555712a84cb0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712a847a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712a84eb0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712a84ef0 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712a84f30 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b2c3a0 .functor BUFZ 16, L_0x555712b2c300, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712a863a0_0 .net/s *"_ivl_3", 15 0, L_0x555712b2c210;  1 drivers
v0x555712a864a0_0 .net/s "a", 3 0, v0x555712a86f80_0;  1 drivers
v0x555712a86580 .array "a_mul", 0 0;
v0x555712a86580_0 .net/s v0x555712a86580 0, 4 0, L_0x555712b2bb30; 1 drivers
v0x555712a86650 .array "a_pad1", 0 0;
v0x555712a86650_0 .net/s v0x555712a86650 0, 4 0, L_0x555712b2b690; 1 drivers
v0x555712a86720_0 .net/s "b", 3 0, v0x555712a87060_0;  1 drivers
v0x555712a86830 .array "b1", 0 0;
v0x555712a86830_0 .net/s v0x555712a86830 0, 3 0, L_0x555712b2a0d0; 1 drivers
v0x555712a868f0 .array "b_mul", 0 0;
v0x555712a868f0_0 .net/s v0x555712a868f0 0, 3 0, L_0x555712b2bda0; 1 drivers
v0x555712a869c0_0 .net/s "c", 15 0, v0x555712a87130_0;  1 drivers
v0x555712a86a80_0 .net "in_weight_zero", 0 0, L_0x555712b2b8c0;  1 drivers
v0x555712a86b70_0 .net/s "out", 15 0, L_0x555712b2c3a0;  alias, 1 drivers
v0x555712a86c30_0 .net/s "product", 9 0, L_0x555712b2c120;  1 drivers
v0x555712a86d10 .array "product1", 0 0;
v0x555712a86d10_0 .net/s v0x555712a86d10 0, 8 0, L_0x555712b2bfa0; 1 drivers
v0x555712a86df0_0 .net/s "psum", 15 0, L_0x555712b2c300;  1 drivers
L_0x555712b2c120 .extend/s 10, L_0x555712b2bfa0;
L_0x555712b2c210 .extend/s 16, L_0x555712b2c120;
L_0x555712b2c300 .arith/sum 16, L_0x555712b2c210, v0x555712a87130_0;
S_0x555712a85170 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712a84cb0;
 .timescale 0 0;
P_0x555712a85390 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b2a0d0 .functor BUFZ 4, v0x555712a87060_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a85ef0_0 .net/s *"_ivl_16", 8 0, L_0x555712b2be60;  1 drivers
v0x555712a85ff0_0 .net/s *"_ivl_19", 8 0, L_0x555712b2bf00;  1 drivers
L_0x7fd4406d1a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712a860d0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1a40;  1 drivers
v0x555712a86190_0 .net/s *"_ivl_7", 31 0, L_0x555712b2b820;  1 drivers
L_0x7fd4406d1a88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712a86270_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d1a88;  1 drivers
L_0x555712b2b690 .concat [ 4 1 0 0], v0x555712a86f80_0, L_0x7fd4406d1a40;
L_0x555712b2b820 .extend/s 32, L_0x555712b2a0d0;
L_0x555712b2b8c0 .cmp/ne 32, L_0x555712b2b820, L_0x7fd4406d1a88;
L_0x555712b2be60 .extend/s 9, L_0x555712b2bb30;
L_0x555712b2bf00 .extend/s 9, L_0x555712b2bda0;
L_0x555712b2bfa0 .arith/mult 9, L_0x555712b2be60, L_0x555712b2bf00;
S_0x555712a85470 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712a85170;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712a85650 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b2bb30 .functor AND 5, L_0x555712b2b690, L_0x555712b2ba50, C4<11111>, C4<11111>;
L_0x555712b2bda0 .functor AND 4, L_0x555712b2a0d0, L_0x555712b2bbf0, C4<1111>, C4<1111>;
v0x555712a857d0_0 .net *"_ivl_0", 4 0, L_0x555712b2ba50;  1 drivers
v0x555712a858d0_0 .net *"_ivl_4", 3 0, L_0x555712b2bbf0;  1 drivers
v0x555712a859b0_0 .net/s "a", 4 0, L_0x555712b2b690;  alias, 1 drivers
v0x555712a85aa0_0 .net/s "a_out", 4 0, L_0x555712b2bb30;  alias, 1 drivers
v0x555712a85b80_0 .net/s "b", 3 0, L_0x555712b2a0d0;  alias, 1 drivers
v0x555712a85cb0_0 .net/s "b_out", 3 0, L_0x555712b2bda0;  alias, 1 drivers
v0x555712a85d90_0 .net "mask", 0 0, L_0x555712b2b8c0;  alias, 1 drivers
LS_0x555712b2ba50_0_0 .concat [ 1 1 1 1], L_0x555712b2b8c0, L_0x555712b2b8c0, L_0x555712b2b8c0, L_0x555712b2b8c0;
LS_0x555712b2ba50_0_4 .concat [ 1 0 0 0], L_0x555712b2b8c0;
L_0x555712b2ba50 .concat [ 4 1 0 0], LS_0x555712b2ba50_0_0, LS_0x555712b2ba50_0_4;
L_0x555712b2bbf0 .concat [ 1 1 1 1], L_0x555712b2b8c0, L_0x555712b2b8c0, L_0x555712b2b8c0, L_0x555712b2b8c0;
S_0x555712a88280 .scope generate, "col_num[6]" "col_num[6]" 3 34, 3 34 0, S_0x5557128b0d10;
 .timescale 0 0;
P_0x555712a867c0 .param/l "i" 0 3 34, +C4<0110>;
v0x555712a8be70_0 .net *"_ivl_3", 0 0, L_0x555712b2dcf0;  1 drivers
S_0x555712a884c0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712a88280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712a886a0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712a886e0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712a88720 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b2d9a0 .functor BUFZ 16, L_0x555712b2d7f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b2da10 .functor BUFZ 4, v0x555712a8ad00_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a8ad00_0 .var "a_q", 3 0;
v0x555712a8ade0_0 .var "b_q", 3 0;
v0x555712a8aeb0_0 .var "c_q", 15 0;
v0x555712a8afb0_0 .net "gate_clk", 0 0, L_0x555712b325a0;  alias, 1 drivers
v0x555712a8b050_0 .net "in_n", 15 0, L_0x555712b2db90;  1 drivers
v0x555712a8b0f0_0 .net "in_w", 3 0, L_0x555712b2daf0;  1 drivers
v0x555712a8b1d0_0 .net "inst_e", 1 0, v0x555712a8b2b0_0;  1 drivers
v0x555712a8b2b0_0 .var "inst_q", 1 0;
v0x555712a8b390_0 .net "inst_w", 1 0, L_0x555712b2c9c0;  1 drivers
v0x555712a8b500_0 .var "load_ready_q", 0 0;
v0x555712a8b5c0_0 .net "mac_out", 15 0, L_0x555712b2d7f0;  1 drivers
v0x555712a8b680_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712a8b720_0 .var "o_weight_assigned", 0 0;
v0x555712a8b7c0_0 .var "o_weight_zero", 0 0;
v0x555712a8b880_0 .net "out_e", 3 0, L_0x555712b2da10;  1 drivers
v0x555712a8b960_0 .net "out_s", 15 0, L_0x555712b2d9a0;  1 drivers
v0x555712a8ba40_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712a8bbf0_0 .var "weight_assigned", 0 0;
S_0x555712a88a00 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712a884c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712a88c00 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712a88c40 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712a88c80 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b2d7f0 .functor BUFZ 16, L_0x555712b2d750, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712a8a120_0 .net/s *"_ivl_3", 15 0, L_0x555712b2d660;  1 drivers
v0x555712a8a220_0 .net/s "a", 3 0, v0x555712a8ad00_0;  1 drivers
v0x555712a8a300 .array "a_mul", 0 0;
v0x555712a8a300_0 .net/s v0x555712a8a300 0, 4 0, L_0x555712b2cf80; 1 drivers
v0x555712a8a3d0 .array "a_pad1", 0 0;
v0x555712a8a3d0_0 .net/s v0x555712a8a3d0 0, 4 0, L_0x555712b2c7e0; 1 drivers
v0x555712a8a4a0_0 .net/s "b", 3 0, v0x555712a8ade0_0;  1 drivers
v0x555712a8a5b0 .array "b1", 0 0;
v0x555712a8a5b0_0 .net/s v0x555712a8a5b0 0, 3 0, L_0x555712b2ca70; 1 drivers
v0x555712a8a670 .array "b_mul", 0 0;
v0x555712a8a670_0 .net/s v0x555712a8a670 0, 3 0, L_0x555712b2d1f0; 1 drivers
v0x555712a8a740_0 .net/s "c", 15 0, v0x555712a8aeb0_0;  1 drivers
v0x555712a8a800_0 .net "in_weight_zero", 0 0, L_0x555712b2cd10;  1 drivers
v0x555712a8a8f0_0 .net/s "out", 15 0, L_0x555712b2d7f0;  alias, 1 drivers
v0x555712a8a9b0_0 .net/s "product", 9 0, L_0x555712b2d570;  1 drivers
v0x555712a8aa90 .array "product1", 0 0;
v0x555712a8aa90_0 .net/s v0x555712a8aa90 0, 8 0, L_0x555712b2d3f0; 1 drivers
v0x555712a8ab70_0 .net/s "psum", 15 0, L_0x555712b2d750;  1 drivers
L_0x555712b2d570 .extend/s 10, L_0x555712b2d3f0;
L_0x555712b2d660 .extend/s 16, L_0x555712b2d570;
L_0x555712b2d750 .arith/sum 16, L_0x555712b2d660, v0x555712a8aeb0_0;
S_0x555712a88ef0 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712a88a00;
 .timescale 0 0;
P_0x555712a89110 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b2ca70 .functor BUFZ 4, v0x555712a8ade0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a89c70_0 .net/s *"_ivl_16", 8 0, L_0x555712b2d2b0;  1 drivers
v0x555712a89d70_0 .net/s *"_ivl_19", 8 0, L_0x555712b2d350;  1 drivers
L_0x7fd4406d1ad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712a89e50_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1ad0;  1 drivers
v0x555712a89f10_0 .net/s *"_ivl_7", 31 0, L_0x555712b2cc70;  1 drivers
L_0x7fd4406d1b18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712a89ff0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d1b18;  1 drivers
L_0x555712b2c7e0 .concat [ 4 1 0 0], v0x555712a8ad00_0, L_0x7fd4406d1ad0;
L_0x555712b2cc70 .extend/s 32, L_0x555712b2ca70;
L_0x555712b2cd10 .cmp/ne 32, L_0x555712b2cc70, L_0x7fd4406d1b18;
L_0x555712b2d2b0 .extend/s 9, L_0x555712b2cf80;
L_0x555712b2d350 .extend/s 9, L_0x555712b2d1f0;
L_0x555712b2d3f0 .arith/mult 9, L_0x555712b2d2b0, L_0x555712b2d350;
S_0x555712a891f0 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712a88ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712a893d0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b2cf80 .functor AND 5, L_0x555712b2c7e0, L_0x555712b2cea0, C4<11111>, C4<11111>;
L_0x555712b2d1f0 .functor AND 4, L_0x555712b2ca70, L_0x555712b2d040, C4<1111>, C4<1111>;
v0x555712a89550_0 .net *"_ivl_0", 4 0, L_0x555712b2cea0;  1 drivers
v0x555712a89650_0 .net *"_ivl_4", 3 0, L_0x555712b2d040;  1 drivers
v0x555712a89730_0 .net/s "a", 4 0, L_0x555712b2c7e0;  alias, 1 drivers
v0x555712a89820_0 .net/s "a_out", 4 0, L_0x555712b2cf80;  alias, 1 drivers
v0x555712a89900_0 .net/s "b", 3 0, L_0x555712b2ca70;  alias, 1 drivers
v0x555712a89a30_0 .net/s "b_out", 3 0, L_0x555712b2d1f0;  alias, 1 drivers
v0x555712a89b10_0 .net "mask", 0 0, L_0x555712b2cd10;  alias, 1 drivers
LS_0x555712b2cea0_0_0 .concat [ 1 1 1 1], L_0x555712b2cd10, L_0x555712b2cd10, L_0x555712b2cd10, L_0x555712b2cd10;
LS_0x555712b2cea0_0_4 .concat [ 1 0 0 0], L_0x555712b2cd10;
L_0x555712b2cea0 .concat [ 4 1 0 0], LS_0x555712b2cea0_0_0, LS_0x555712b2cea0_0_4;
L_0x555712b2d040 .concat [ 1 1 1 1], L_0x555712b2cd10, L_0x555712b2cd10, L_0x555712b2cd10, L_0x555712b2cd10;
S_0x555712a8bf70 .scope generate, "col_num[7]" "col_num[7]" 3 34, 3 34 0, S_0x5557128b0d10;
 .timescale 0 0;
P_0x555712a8c120 .param/l "i" 0 3 34, +C4<0111>;
v0x555712a8fbb0_0 .net *"_ivl_3", 0 0, L_0x555712b2f2d0;  1 drivers
S_0x555712a8c200 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712a8bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712a8c3e0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712a8c420 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712a8c460 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b2eec0 .functor BUFZ 16, L_0x555712b2ed10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b2ef30 .functor BUFZ 4, v0x555712a8ea40_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a8ea40_0 .var "a_q", 3 0;
v0x555712a8eb20_0 .var "b_q", 3 0;
v0x555712a8ebf0_0 .var "c_q", 15 0;
v0x555712a8ecf0_0 .net "gate_clk", 0 0, L_0x555712b325a0;  alias, 1 drivers
v0x555712a8ed90_0 .net "in_n", 15 0, L_0x555712b2f0b0;  1 drivers
v0x555712a8ee30_0 .net "in_w", 3 0, L_0x555712b2f010;  1 drivers
v0x555712a8ef10_0 .net "inst_e", 1 0, v0x555712a8eff0_0;  1 drivers
v0x555712a8eff0_0 .var "inst_q", 1 0;
v0x555712a8f0d0_0 .net "inst_w", 1 0, L_0x555712b2f230;  1 drivers
v0x555712a8f240_0 .var "load_ready_q", 0 0;
v0x555712a8f300_0 .net "mac_out", 15 0, L_0x555712b2ed10;  1 drivers
v0x555712a8f3c0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712a8f460_0 .var "o_weight_assigned", 0 0;
v0x555712a8f500_0 .var "o_weight_zero", 0 0;
v0x555712a8f5c0_0 .net "out_e", 3 0, L_0x555712b2ef30;  1 drivers
v0x555712a8f6a0_0 .net "out_s", 15 0, L_0x555712b2eec0;  1 drivers
v0x555712a8f780_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712a8f930_0 .var "weight_assigned", 0 0;
S_0x555712a8c740 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712a8c200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712a8c940 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712a8c980 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712a8c9c0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b2ed10 .functor BUFZ 16, L_0x555712b2ec70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712a8de60_0 .net/s *"_ivl_3", 15 0, L_0x555712b2eb80;  1 drivers
v0x555712a8df60_0 .net/s "a", 3 0, v0x555712a8ea40_0;  1 drivers
v0x555712a8e040 .array "a_mul", 0 0;
v0x555712a8e040_0 .net/s v0x555712a8e040 0, 4 0, L_0x555712b2e4a0; 1 drivers
v0x555712a8e110 .array "a_pad1", 0 0;
v0x555712a8e110_0 .net/s v0x555712a8e110 0, 4 0, L_0x555712b2df70; 1 drivers
v0x555712a8e1e0_0 .net/s "b", 3 0, v0x555712a8eb20_0;  1 drivers
v0x555712a8e2f0 .array "b1", 0 0;
v0x555712a8e2f0_0 .net/s v0x555712a8e2f0 0, 3 0, L_0x555712b2de60; 1 drivers
v0x555712a8e3b0 .array "b_mul", 0 0;
v0x555712a8e3b0_0 .net/s v0x555712a8e3b0 0, 3 0, L_0x555712b2e710; 1 drivers
v0x555712a8e480_0 .net/s "c", 15 0, v0x555712a8ebf0_0;  1 drivers
v0x555712a8e540_0 .net "in_weight_zero", 0 0, L_0x555712b2e1a0;  1 drivers
v0x555712a8e630_0 .net/s "out", 15 0, L_0x555712b2ed10;  alias, 1 drivers
v0x555712a8e6f0_0 .net/s "product", 9 0, L_0x555712b2ea90;  1 drivers
v0x555712a8e7d0 .array "product1", 0 0;
v0x555712a8e7d0_0 .net/s v0x555712a8e7d0 0, 8 0, L_0x555712b2e910; 1 drivers
v0x555712a8e8b0_0 .net/s "psum", 15 0, L_0x555712b2ec70;  1 drivers
L_0x555712b2ea90 .extend/s 10, L_0x555712b2e910;
L_0x555712b2eb80 .extend/s 16, L_0x555712b2ea90;
L_0x555712b2ec70 .arith/sum 16, L_0x555712b2eb80, v0x555712a8ebf0_0;
S_0x555712a8cc30 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712a8c740;
 .timescale 0 0;
P_0x555712a8ce50 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b2de60 .functor BUFZ 4, v0x555712a8eb20_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a8d9b0_0 .net/s *"_ivl_16", 8 0, L_0x555712b2e7d0;  1 drivers
v0x555712a8dab0_0 .net/s *"_ivl_19", 8 0, L_0x555712b2e870;  1 drivers
L_0x7fd4406d1b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712a8db90_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1b60;  1 drivers
v0x555712a8dc50_0 .net/s *"_ivl_7", 31 0, L_0x555712b2e100;  1 drivers
L_0x7fd4406d1ba8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712a8dd30_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d1ba8;  1 drivers
L_0x555712b2df70 .concat [ 4 1 0 0], v0x555712a8ea40_0, L_0x7fd4406d1b60;
L_0x555712b2e100 .extend/s 32, L_0x555712b2de60;
L_0x555712b2e1a0 .cmp/ne 32, L_0x555712b2e100, L_0x7fd4406d1ba8;
L_0x555712b2e7d0 .extend/s 9, L_0x555712b2e4a0;
L_0x555712b2e870 .extend/s 9, L_0x555712b2e710;
L_0x555712b2e910 .arith/mult 9, L_0x555712b2e7d0, L_0x555712b2e870;
S_0x555712a8cf30 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712a8cc30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712a8d110 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b2e4a0 .functor AND 5, L_0x555712b2df70, L_0x555712b2e330, C4<11111>, C4<11111>;
L_0x555712b2e710 .functor AND 4, L_0x555712b2de60, L_0x555712b2e560, C4<1111>, C4<1111>;
v0x555712a8d290_0 .net *"_ivl_0", 4 0, L_0x555712b2e330;  1 drivers
v0x555712a8d390_0 .net *"_ivl_4", 3 0, L_0x555712b2e560;  1 drivers
v0x555712a8d470_0 .net/s "a", 4 0, L_0x555712b2df70;  alias, 1 drivers
v0x555712a8d560_0 .net/s "a_out", 4 0, L_0x555712b2e4a0;  alias, 1 drivers
v0x555712a8d640_0 .net/s "b", 3 0, L_0x555712b2de60;  alias, 1 drivers
v0x555712a8d770_0 .net/s "b_out", 3 0, L_0x555712b2e710;  alias, 1 drivers
v0x555712a8d850_0 .net "mask", 0 0, L_0x555712b2e1a0;  alias, 1 drivers
LS_0x555712b2e330_0_0 .concat [ 1 1 1 1], L_0x555712b2e1a0, L_0x555712b2e1a0, L_0x555712b2e1a0, L_0x555712b2e1a0;
LS_0x555712b2e330_0_4 .concat [ 1 0 0 0], L_0x555712b2e1a0;
L_0x555712b2e330 .concat [ 4 1 0 0], LS_0x555712b2e330_0_0, LS_0x555712b2e330_0_4;
L_0x555712b2e560 .concat [ 1 1 1 1], L_0x555712b2e1a0, L_0x555712b2e1a0, L_0x555712b2e1a0, L_0x555712b2e1a0;
S_0x555712a8fcb0 .scope generate, "col_num[8]" "col_num[8]" 3 34, 3 34 0, S_0x5557128b0d10;
 .timescale 0 0;
P_0x555712a8fe60 .param/l "i" 0 3 34, +C4<01000>;
v0x555712a938f0_0 .net *"_ivl_3", 0 0, L_0x555712b315b0;  1 drivers
S_0x555712a8ff40 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712a8fcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712a90120 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712a90160 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712a901a0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b304c0 .functor BUFZ 16, L_0x555712b30310, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b30530 .functor BUFZ 4, v0x555712a92780_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a92780_0 .var "a_q", 3 0;
v0x555712a92860_0 .var "b_q", 3 0;
v0x555712a92930_0 .var "c_q", 15 0;
v0x555712a92a30_0 .net "gate_clk", 0 0, L_0x555712b325a0;  alias, 1 drivers
v0x555712a92ad0_0 .net "in_n", 15 0, L_0x555712b30c30;  1 drivers
v0x555712a92b70_0 .net "in_w", 3 0, L_0x555712b30980;  1 drivers
v0x555712a92c50_0 .net "inst_e", 1 0, v0x555712a92d30_0;  1 drivers
v0x555712a92d30_0 .var "inst_q", 1 0;
v0x555712a92e10_0 .net "inst_w", 1 0, L_0x555712b30de0;  1 drivers
v0x555712a92f80_0 .var "load_ready_q", 0 0;
v0x555712a93040_0 .net "mac_out", 15 0, L_0x555712b30310;  1 drivers
v0x555712a93100_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712a931a0_0 .var "o_weight_assigned", 0 0;
v0x555712a93240_0 .var "o_weight_zero", 0 0;
v0x555712a93300_0 .net "out_e", 3 0, L_0x555712b30530;  1 drivers
v0x555712a933e0_0 .net "out_s", 15 0, L_0x555712b304c0;  1 drivers
v0x555712a934c0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712a93670_0 .var "weight_assigned", 0 0;
S_0x555712a90480 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712a8ff40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712a90680 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712a906c0 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712a90700 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b30310 .functor BUFZ 16, L_0x555712b30270, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712a91ba0_0 .net/s *"_ivl_3", 15 0, L_0x555712b30180;  1 drivers
v0x555712a91ca0_0 .net/s "a", 3 0, v0x555712a92780_0;  1 drivers
v0x555712a91d80 .array "a_mul", 0 0;
v0x555712a91d80_0 .net/s v0x555712a91d80 0, 4 0, L_0x555712b2faa0; 1 drivers
v0x555712a91e50 .array "a_pad1", 0 0;
v0x555712a91e50_0 .net/s v0x555712a91e50 0, 4 0, L_0x555712b2f570; 1 drivers
v0x555712a91f20_0 .net/s "b", 3 0, v0x555712a92860_0;  1 drivers
v0x555712a92030 .array "b1", 0 0;
v0x555712a92030_0 .net/s v0x555712a92030 0, 3 0, L_0x555712b2f460; 1 drivers
v0x555712a920f0 .array "b_mul", 0 0;
v0x555712a920f0_0 .net/s v0x555712a920f0 0, 3 0, L_0x555712b2fd10; 1 drivers
v0x555712a921c0_0 .net/s "c", 15 0, v0x555712a92930_0;  1 drivers
v0x555712a92280_0 .net "in_weight_zero", 0 0, L_0x555712b2f7a0;  1 drivers
v0x555712a92370_0 .net/s "out", 15 0, L_0x555712b30310;  alias, 1 drivers
v0x555712a92430_0 .net/s "product", 9 0, L_0x555712b30090;  1 drivers
v0x555712a92510 .array "product1", 0 0;
v0x555712a92510_0 .net/s v0x555712a92510 0, 8 0, L_0x555712b2ff10; 1 drivers
v0x555712a925f0_0 .net/s "psum", 15 0, L_0x555712b30270;  1 drivers
L_0x555712b30090 .extend/s 10, L_0x555712b2ff10;
L_0x555712b30180 .extend/s 16, L_0x555712b30090;
L_0x555712b30270 .arith/sum 16, L_0x555712b30180, v0x555712a92930_0;
S_0x555712a90970 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712a90480;
 .timescale 0 0;
P_0x555712a90b90 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b2f460 .functor BUFZ 4, v0x555712a92860_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a916f0_0 .net/s *"_ivl_16", 8 0, L_0x555712b2fdd0;  1 drivers
v0x555712a917f0_0 .net/s *"_ivl_19", 8 0, L_0x555712b2fe70;  1 drivers
L_0x7fd4406d1bf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712a918d0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1bf0;  1 drivers
v0x555712a91990_0 .net/s *"_ivl_7", 31 0, L_0x555712b2f700;  1 drivers
L_0x7fd4406d1c38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712a91a70_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d1c38;  1 drivers
L_0x555712b2f570 .concat [ 4 1 0 0], v0x555712a92780_0, L_0x7fd4406d1bf0;
L_0x555712b2f700 .extend/s 32, L_0x555712b2f460;
L_0x555712b2f7a0 .cmp/ne 32, L_0x555712b2f700, L_0x7fd4406d1c38;
L_0x555712b2fdd0 .extend/s 9, L_0x555712b2faa0;
L_0x555712b2fe70 .extend/s 9, L_0x555712b2fd10;
L_0x555712b2ff10 .arith/mult 9, L_0x555712b2fdd0, L_0x555712b2fe70;
S_0x555712a90c70 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712a90970;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712a90e50 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b2faa0 .functor AND 5, L_0x555712b2f570, L_0x555712b2f930, C4<11111>, C4<11111>;
L_0x555712b2fd10 .functor AND 4, L_0x555712b2f460, L_0x555712b2fb60, C4<1111>, C4<1111>;
v0x555712a90fd0_0 .net *"_ivl_0", 4 0, L_0x555712b2f930;  1 drivers
v0x555712a910d0_0 .net *"_ivl_4", 3 0, L_0x555712b2fb60;  1 drivers
v0x555712a911b0_0 .net/s "a", 4 0, L_0x555712b2f570;  alias, 1 drivers
v0x555712a912a0_0 .net/s "a_out", 4 0, L_0x555712b2faa0;  alias, 1 drivers
v0x555712a91380_0 .net/s "b", 3 0, L_0x555712b2f460;  alias, 1 drivers
v0x555712a914b0_0 .net/s "b_out", 3 0, L_0x555712b2fd10;  alias, 1 drivers
v0x555712a91590_0 .net "mask", 0 0, L_0x555712b2f7a0;  alias, 1 drivers
LS_0x555712b2f930_0_0 .concat [ 1 1 1 1], L_0x555712b2f7a0, L_0x555712b2f7a0, L_0x555712b2f7a0, L_0x555712b2f7a0;
LS_0x555712b2f930_0_4 .concat [ 1 0 0 0], L_0x555712b2f7a0;
L_0x555712b2f930 .concat [ 4 1 0 0], LS_0x555712b2f930_0_0, LS_0x555712b2f930_0_4;
L_0x555712b2fb60 .concat [ 1 1 1 1], L_0x555712b2f7a0, L_0x555712b2f7a0, L_0x555712b2f7a0, L_0x555712b2f7a0;
S_0x555712a94ea0 .scope generate, "row_num[7]" "row_num[7]" 2 31, 2 31 0, S_0x555712a74880;
 .timescale 0 0;
P_0x555712a95050 .param/l "i" 0 2 31, +C4<0111>;
L_0x555712b32b50 .functor NOT 1, L_0x555712b32ab0, C4<0>, C4<0>, C4<0>;
L_0x555712b32c10 .functor AND 1, L_0x555712b32b50, o0x7fd440a586d8, C4<1>, C4<1>;
v0x555712ab5440_0 .net *"_ivl_0", 0 0, L_0x555712b32ab0;  1 drivers
v0x555712ab5540_0 .net *"_ivl_1", 0 0, L_0x555712b32b50;  1 drivers
v0x555712ab5620_0 .net *"_ivl_3", 0 0, L_0x555712b32c10;  1 drivers
S_0x555712a95130 .scope module, "mac_row_instance" "mac_row" 2 33, 3 3 0, S_0x555712a94ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 128 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /INPUT 128 "in_n";
    .port_info 5 /OUTPUT 8 "valid";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /OUTPUT 1 "all_weight_zero";
P_0x555712a95310 .param/l "bw" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x555712a95350 .param/l "channels_per_pe" 0 3 8, +C4<00000000000000000000000000000001>;
P_0x555712a95390 .param/l "col" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x555712a953d0 .param/l "psum_bw" 0 3 6, +C4<00000000000000000000000000010000>;
L_0x555712b3e200 .functor BUFZ 4, L_0x555712b329b0, C4<0000>, C4<0000>, C4<0000>;
L_0x555712b3dea0 .functor BUFZ 2, L_0x555712b3ef60, C4<00>, C4<00>, C4<00>;
v0x555712ab4230_0 .net *"_ivl_136", 3 0, L_0x555712b3e200;  1 drivers
v0x555712ab4330_0 .net *"_ivl_141", 1 0, L_0x555712b3dea0;  1 drivers
v0x555712ab4410_0 .net *"_ivl_143", 0 0, L_0x555712b3e780;  1 drivers
v0x555712ab44e0_0 .net *"_ivl_145", 0 0, L_0x555712b3e820;  1 drivers
L_0x7fd4406d2148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712ab45a0_0 .net/2u *"_ivl_146", 0 0, L_0x7fd4406d2148;  1 drivers
v0x555712ab4680_0 .net "all_weight_zero", 0 0, L_0x555712b3ea60;  1 drivers
v0x555712ab4740_0 .net "gate_clk", 0 0, L_0x555712b3ebf0;  1 drivers
v0x555712ab48f0_0 .net "in_n", 127 0, L_0x555712b3eda0;  1 drivers
v0x555712ab49d0_0 .net "in_w", 3 0, L_0x555712b329b0;  1 drivers
v0x555712ab4ab0_0 .net "inst_w", 1 0, L_0x555712b3ef60;  1 drivers
v0x555712ab4b90_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712ab4c30_0 .net "out_s", 127 0, L_0x555712b3ccf0;  1 drivers
v0x555712ab4d10_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712ab4db0_0 .net "temp", 35 0, L_0x555712b3d760;  1 drivers
v0x555712ab4e90_0 .net "temp_inst", 17 0, L_0x555712b3e2c0;  1 drivers
v0x555712ab4f70_0 .net "valid", 7 0, L_0x555712b3d880;  1 drivers
v0x555712ab5050_0 .net "weight_assigned", 7 0, L_0x555712b3d5d0;  1 drivers
v0x555712ab5240_0 .net "weight_zero", 7 0, L_0x555712b3d670;  1 drivers
L_0x555712b33ce0 .part L_0x555712b3d760, 0, 4;
L_0x555712b33d80 .part L_0x555712b3eda0, 0, 16;
L_0x555712b33e20 .part L_0x555712b3e2c0, 0, 2;
L_0x555712b33ec0 .part L_0x555712b3e2c0, 3, 1;
L_0x555712b34fc0 .part L_0x555712b3d760, 4, 4;
L_0x555712b350b0 .part L_0x555712b3eda0, 16, 16;
L_0x555712b351e0 .part L_0x555712b3e2c0, 2, 2;
L_0x555712b35280 .part L_0x555712b3e2c0, 5, 1;
L_0x555712b36520 .part L_0x555712b3d760, 8, 4;
L_0x555712b365c0 .part L_0x555712b3eda0, 32, 16;
L_0x555712b366c0 .part L_0x555712b3e2c0, 4, 2;
L_0x555712b36760 .part L_0x555712b3e2c0, 7, 1;
L_0x555712b379d0 .part L_0x555712b3d760, 12, 4;
L_0x555712b37b00 .part L_0x555712b3eda0, 48, 16;
L_0x555712b37cb0 .part L_0x555712b3e2c0, 6, 2;
L_0x555712b37d50 .part L_0x555712b3e2c0, 9, 1;
L_0x555712b38fa0 .part L_0x555712b3d760, 16, 4;
L_0x555712b39040 .part L_0x555712b3eda0, 64, 16;
L_0x555712b39180 .part L_0x555712b3e2c0, 8, 2;
L_0x555712b39220 .part L_0x555712b3e2c0, 11, 1;
L_0x555712b3a3f0 .part L_0x555712b3d760, 20, 4;
L_0x555712b3a490 .part L_0x555712b3eda0, 80, 16;
L_0x555712b392c0 .part L_0x555712b3e2c0, 10, 2;
L_0x555712b3a5f0 .part L_0x555712b3e2c0, 13, 1;
L_0x555712b3b850 .part L_0x555712b3d760, 24, 4;
L_0x555712b3b8f0 .part L_0x555712b3eda0, 96, 16;
L_0x555712b3a690 .part L_0x555712b3e2c0, 12, 2;
L_0x555712b3ba70 .part L_0x555712b3e2c0, 15, 1;
LS_0x555712b3ccf0_0_0 .concat8 [ 16 16 16 16], L_0x555712b33b90, L_0x555712b34e70, L_0x555712b363d0, L_0x555712b37880;
LS_0x555712b3ccf0_0_4 .concat8 [ 16 16 16 16], L_0x555712b38e50, L_0x555712b3a2a0, L_0x555712b3b700, L_0x555712b3cba0;
L_0x555712b3ccf0 .concat8 [ 64 64 0 0], LS_0x555712b3ccf0_0_0, LS_0x555712b3ccf0_0_4;
L_0x555712b3d060 .part L_0x555712b3d760, 28, 4;
L_0x555712b3bb10 .part L_0x555712b3eda0, 112, 16;
L_0x555712b3d420 .part L_0x555712b3e2c0, 14, 2;
LS_0x555712b3d5d0_0_0 .concat8 [ 1 1 1 1], v0x555712a98c80_0, v0x555712a9c9d0_0, v0x555712aa0770_0, v0x555712aa4480_0;
LS_0x555712b3d5d0_0_4 .concat8 [ 1 1 1 1], v0x555712aa8270_0, v0x555712aabf60_0, v0x555712aafca0_0, v0x555712ab39e0_0;
L_0x555712b3d5d0 .concat8 [ 4 4 0 0], LS_0x555712b3d5d0_0_0, LS_0x555712b3d5d0_0_4;
LS_0x555712b3d670_0_0 .concat8 [ 1 1 1 1], v0x555712a98d20_0, v0x555712a9ca70_0, v0x555712aa0810_0, v0x555712aa4520_0;
LS_0x555712b3d670_0_4 .concat8 [ 1 1 1 1], v0x555712aa8310_0, v0x555712aac000_0, v0x555712aafd40_0, v0x555712ab3a80_0;
L_0x555712b3d670 .concat8 [ 4 4 0 0], LS_0x555712b3d670_0_0, LS_0x555712b3d670_0_4;
LS_0x555712b3d880_0_0 .concat8 [ 1 1 1 1], L_0x555712b33ec0, L_0x555712b35280, L_0x555712b36760, L_0x555712b37d50;
LS_0x555712b3d880_0_4 .concat8 [ 1 1 1 1], L_0x555712b39220, L_0x555712b3a5f0, L_0x555712b3ba70, L_0x555712b3dba0;
L_0x555712b3d880 .concat8 [ 4 4 0 0], LS_0x555712b3d880_0_0, LS_0x555712b3d880_0_4;
L_0x555712b3dba0 .part L_0x555712b3e2c0, 17, 1;
LS_0x555712b3d760_0_0 .concat8 [ 4 4 4 4], L_0x555712b3e200, L_0x555712b33c00, L_0x555712b34ee0, L_0x555712b36440;
LS_0x555712b3d760_0_4 .concat8 [ 4 4 4 4], L_0x555712b378f0, L_0x555712b38ec0, L_0x555712b3a310, L_0x555712b3b770;
LS_0x555712b3d760_0_8 .concat8 [ 4 0 0 0], L_0x555712b3cc10;
L_0x555712b3d760 .concat8 [ 16 16 4 0], LS_0x555712b3d760_0_0, LS_0x555712b3d760_0_4, LS_0x555712b3d760_0_8;
LS_0x555712b3e2c0_0_0 .concat8 [ 2 2 2 2], L_0x555712b3dea0, v0x555712a988a0_0, v0x555712a9c560_0, v0x555712aa0300_0;
LS_0x555712b3e2c0_0_4 .concat8 [ 2 2 2 2], v0x555712aa4010_0, v0x555712aa7e00_0, v0x555712aabaf0_0, v0x555712aaf830_0;
LS_0x555712b3e2c0_0_8 .concat8 [ 2 0 0 0], v0x555712ab3570_0;
L_0x555712b3e2c0 .concat8 [ 8 8 2 0], LS_0x555712b3e2c0_0_0, LS_0x555712b3e2c0_0_4, LS_0x555712b3e2c0_0_8;
L_0x555712b3e780 .reduce/and L_0x555712b3d5d0;
L_0x555712b3e820 .reduce/and L_0x555712b3d670;
L_0x555712b3ea60 .functor MUXZ 1, L_0x7fd4406d2148, L_0x555712b3e820, L_0x555712b3e780, C4<>;
S_0x555712a95750 .scope generate, "col_num[1]" "col_num[1]" 3 34, 3 34 0, S_0x555712a95130;
 .timescale 0 0;
P_0x555712a95970 .param/l "i" 0 3 34, +C4<01>;
v0x555712a993d0_0 .net *"_ivl_3", 0 0, L_0x555712b33ec0;  1 drivers
S_0x555712a95a50 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712a95750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712a95c30 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712a95c70 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712a95cb0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b33b90 .functor BUFZ 16, L_0x555712b339e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b33c00 .functor BUFZ 4, v0x555712a982d0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a982d0_0 .var "a_q", 3 0;
v0x555712a983b0_0 .var "b_q", 3 0;
v0x555712a98480_0 .var "c_q", 15 0;
v0x555712a98580_0 .net "gate_clk", 0 0, L_0x555712b3ebf0;  alias, 1 drivers
v0x555712a98620_0 .net "in_n", 15 0, L_0x555712b33d80;  1 drivers
v0x555712a986e0_0 .net "in_w", 3 0, L_0x555712b33ce0;  1 drivers
v0x555712a987c0_0 .net "inst_e", 1 0, v0x555712a988a0_0;  1 drivers
v0x555712a988a0_0 .var "inst_q", 1 0;
v0x555712a98980_0 .net "inst_w", 1 0, L_0x555712b33e20;  1 drivers
v0x555712a98a60_0 .var "load_ready_q", 0 0;
v0x555712a98b20_0 .net "mac_out", 15 0, L_0x555712b339e0;  1 drivers
v0x555712a98be0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712a98c80_0 .var "o_weight_assigned", 0 0;
v0x555712a98d20_0 .var "o_weight_zero", 0 0;
v0x555712a98de0_0 .net "out_e", 3 0, L_0x555712b33c00;  1 drivers
v0x555712a98ec0_0 .net "out_s", 15 0, L_0x555712b33b90;  1 drivers
v0x555712a98fa0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712a99150_0 .var "weight_assigned", 0 0;
E_0x555712a3f4f0 .event posedge, v0x555712a98580_0;
S_0x555712a95fd0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712a95a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712a961d0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712a96210 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712a96250 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b339e0 .functor BUFZ 16, L_0x555712b33940, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712a976f0_0 .net/s *"_ivl_3", 15 0, L_0x555712b33850;  1 drivers
v0x555712a977f0_0 .net/s "a", 3 0, v0x555712a982d0_0;  1 drivers
v0x555712a978d0 .array "a_mul", 0 0;
v0x555712a978d0_0 .net/s v0x555712a978d0 0, 4 0, L_0x555712b33280; 1 drivers
v0x555712a979a0 .array "a_pad1", 0 0;
v0x555712a979a0_0 .net/s v0x555712a979a0 0, 4 0, L_0x555712b32de0; 1 drivers
v0x555712a97a70_0 .net/s "b", 3 0, v0x555712a983b0_0;  1 drivers
v0x555712a97b80 .array "b1", 0 0;
v0x555712a97b80_0 .net/s v0x555712a97b80 0, 3 0, L_0x555712b32cd0; 1 drivers
v0x555712a97c40 .array "b_mul", 0 0;
v0x555712a97c40_0 .net/s v0x555712a97c40 0, 3 0, L_0x555712b333e0; 1 drivers
v0x555712a97d10_0 .net/s "c", 15 0, v0x555712a98480_0;  1 drivers
v0x555712a97dd0_0 .net "in_weight_zero", 0 0, L_0x555712b33010;  1 drivers
v0x555712a97ec0_0 .net/s "out", 15 0, L_0x555712b339e0;  alias, 1 drivers
v0x555712a97f80_0 .net/s "product", 9 0, L_0x555712b33760;  1 drivers
v0x555712a98060 .array "product1", 0 0;
v0x555712a98060_0 .net/s v0x555712a98060 0, 8 0, L_0x555712b335e0; 1 drivers
v0x555712a98140_0 .net/s "psum", 15 0, L_0x555712b33940;  1 drivers
L_0x555712b33760 .extend/s 10, L_0x555712b335e0;
L_0x555712b33850 .extend/s 16, L_0x555712b33760;
L_0x555712b33940 .arith/sum 16, L_0x555712b33850, v0x555712a98480_0;
S_0x555712a964c0 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712a95fd0;
 .timescale 0 0;
P_0x555712a966e0 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b32cd0 .functor BUFZ 4, v0x555712a983b0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a97240_0 .net/s *"_ivl_16", 8 0, L_0x555712b334a0;  1 drivers
v0x555712a97340_0 .net/s *"_ivl_19", 8 0, L_0x555712b33540;  1 drivers
L_0x7fd4406d1cc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712a97420_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1cc8;  1 drivers
v0x555712a974e0_0 .net/s *"_ivl_7", 31 0, L_0x555712b32f70;  1 drivers
L_0x7fd4406d1d10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712a975c0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d1d10;  1 drivers
L_0x555712b32de0 .concat [ 4 1 0 0], v0x555712a982d0_0, L_0x7fd4406d1cc8;
L_0x555712b32f70 .extend/s 32, L_0x555712b32cd0;
L_0x555712b33010 .cmp/ne 32, L_0x555712b32f70, L_0x7fd4406d1d10;
L_0x555712b334a0 .extend/s 9, L_0x555712b33280;
L_0x555712b33540 .extend/s 9, L_0x555712b333e0;
L_0x555712b335e0 .arith/mult 9, L_0x555712b334a0, L_0x555712b33540;
S_0x555712a967c0 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712a964c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712a969a0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b33280 .functor AND 5, L_0x555712b32de0, L_0x555712b331a0, C4<11111>, C4<11111>;
L_0x555712b333e0 .functor AND 4, L_0x555712b32cd0, L_0x555712b33340, C4<1111>, C4<1111>;
v0x555712a96b20_0 .net *"_ivl_0", 4 0, L_0x555712b331a0;  1 drivers
v0x555712a96c20_0 .net *"_ivl_4", 3 0, L_0x555712b33340;  1 drivers
v0x555712a96d00_0 .net/s "a", 4 0, L_0x555712b32de0;  alias, 1 drivers
v0x555712a96df0_0 .net/s "a_out", 4 0, L_0x555712b33280;  alias, 1 drivers
v0x555712a96ed0_0 .net/s "b", 3 0, L_0x555712b32cd0;  alias, 1 drivers
v0x555712a97000_0 .net/s "b_out", 3 0, L_0x555712b333e0;  alias, 1 drivers
v0x555712a970e0_0 .net "mask", 0 0, L_0x555712b33010;  alias, 1 drivers
LS_0x555712b331a0_0_0 .concat [ 1 1 1 1], L_0x555712b33010, L_0x555712b33010, L_0x555712b33010, L_0x555712b33010;
LS_0x555712b331a0_0_4 .concat [ 1 0 0 0], L_0x555712b33010;
L_0x555712b331a0 .concat [ 4 1 0 0], LS_0x555712b331a0_0_0, LS_0x555712b331a0_0_4;
L_0x555712b33340 .concat [ 1 1 1 1], L_0x555712b33010, L_0x555712b33010, L_0x555712b33010, L_0x555712b33010;
S_0x555712a994d0 .scope generate, "col_num[2]" "col_num[2]" 3 34, 3 34 0, S_0x555712a95130;
 .timescale 0 0;
P_0x555712a996a0 .param/l "i" 0 3 34, +C4<010>;
v0x555712a9d120_0 .net *"_ivl_3", 0 0, L_0x555712b35280;  1 drivers
S_0x555712a99760 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712a994d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712a99940 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712a99980 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712a999c0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b34e70 .functor BUFZ 16, L_0x555712b34cc0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b34ee0 .functor BUFZ 4, v0x555712a9bfa0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a9bfa0_0 .var "a_q", 3 0;
v0x555712a9c080_0 .var "b_q", 3 0;
v0x555712a9c150_0 .var "c_q", 15 0;
v0x555712a9c250_0 .net "gate_clk", 0 0, L_0x555712b3ebf0;  alias, 1 drivers
v0x555712a9c320_0 .net "in_n", 15 0, L_0x555712b350b0;  1 drivers
v0x555712a9c3c0_0 .net "in_w", 3 0, L_0x555712b34fc0;  1 drivers
v0x555712a9c480_0 .net "inst_e", 1 0, v0x555712a9c560_0;  1 drivers
v0x555712a9c560_0 .var "inst_q", 1 0;
v0x555712a9c640_0 .net "inst_w", 1 0, L_0x555712b351e0;  1 drivers
v0x555712a9c7b0_0 .var "load_ready_q", 0 0;
v0x555712a9c870_0 .net "mac_out", 15 0, L_0x555712b34cc0;  1 drivers
v0x555712a9c930_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712a9c9d0_0 .var "o_weight_assigned", 0 0;
v0x555712a9ca70_0 .var "o_weight_zero", 0 0;
v0x555712a9cb30_0 .net "out_e", 3 0, L_0x555712b34ee0;  1 drivers
v0x555712a9cc10_0 .net "out_s", 15 0, L_0x555712b34e70;  1 drivers
v0x555712a9ccf0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712a9cea0_0 .var "weight_assigned", 0 0;
S_0x555712a99ca0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712a99760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712a99ea0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712a99ee0 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712a99f20 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b34cc0 .functor BUFZ 16, L_0x555712b34c20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712a9b3c0_0 .net/s *"_ivl_3", 15 0, L_0x555712b34b30;  1 drivers
v0x555712a9b4c0_0 .net/s "a", 3 0, v0x555712a9bfa0_0;  1 drivers
v0x555712a9b5a0 .array "a_mul", 0 0;
v0x555712a9b5a0_0 .net/s v0x555712a9b5a0 0, 4 0, L_0x555712b34560; 1 drivers
v0x555712a9b670 .array "a_pad1", 0 0;
v0x555712a9b670_0 .net/s v0x555712a9b670 0, 4 0, L_0x555712b340c0; 1 drivers
v0x555712a9b740_0 .net/s "b", 3 0, v0x555712a9c080_0;  1 drivers
v0x555712a9b850 .array "b1", 0 0;
v0x555712a9b850_0 .net/s v0x555712a9b850 0, 3 0, L_0x555712b33fb0; 1 drivers
v0x555712a9b910 .array "b_mul", 0 0;
v0x555712a9b910_0 .net/s v0x555712a9b910 0, 3 0, L_0x555712b346c0; 1 drivers
v0x555712a9b9e0_0 .net/s "c", 15 0, v0x555712a9c150_0;  1 drivers
v0x555712a9baa0_0 .net "in_weight_zero", 0 0, L_0x555712b342f0;  1 drivers
v0x555712a9bb90_0 .net/s "out", 15 0, L_0x555712b34cc0;  alias, 1 drivers
v0x555712a9bc50_0 .net/s "product", 9 0, L_0x555712b34a40;  1 drivers
v0x555712a9bd30 .array "product1", 0 0;
v0x555712a9bd30_0 .net/s v0x555712a9bd30 0, 8 0, L_0x555712b348c0; 1 drivers
v0x555712a9be10_0 .net/s "psum", 15 0, L_0x555712b34c20;  1 drivers
L_0x555712b34a40 .extend/s 10, L_0x555712b348c0;
L_0x555712b34b30 .extend/s 16, L_0x555712b34a40;
L_0x555712b34c20 .arith/sum 16, L_0x555712b34b30, v0x555712a9c150_0;
S_0x555712a9a190 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712a99ca0;
 .timescale 0 0;
P_0x555712a9a3b0 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b33fb0 .functor BUFZ 4, v0x555712a9c080_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a9af10_0 .net/s *"_ivl_16", 8 0, L_0x555712b34780;  1 drivers
v0x555712a9b010_0 .net/s *"_ivl_19", 8 0, L_0x555712b34820;  1 drivers
L_0x7fd4406d1d58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712a9b0f0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1d58;  1 drivers
v0x555712a9b1b0_0 .net/s *"_ivl_7", 31 0, L_0x555712b34250;  1 drivers
L_0x7fd4406d1da0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712a9b290_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d1da0;  1 drivers
L_0x555712b340c0 .concat [ 4 1 0 0], v0x555712a9bfa0_0, L_0x7fd4406d1d58;
L_0x555712b34250 .extend/s 32, L_0x555712b33fb0;
L_0x555712b342f0 .cmp/ne 32, L_0x555712b34250, L_0x7fd4406d1da0;
L_0x555712b34780 .extend/s 9, L_0x555712b34560;
L_0x555712b34820 .extend/s 9, L_0x555712b346c0;
L_0x555712b348c0 .arith/mult 9, L_0x555712b34780, L_0x555712b34820;
S_0x555712a9a490 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712a9a190;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712a9a670 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b34560 .functor AND 5, L_0x555712b340c0, L_0x555712b34480, C4<11111>, C4<11111>;
L_0x555712b346c0 .functor AND 4, L_0x555712b33fb0, L_0x555712b34620, C4<1111>, C4<1111>;
v0x555712a9a7f0_0 .net *"_ivl_0", 4 0, L_0x555712b34480;  1 drivers
v0x555712a9a8f0_0 .net *"_ivl_4", 3 0, L_0x555712b34620;  1 drivers
v0x555712a9a9d0_0 .net/s "a", 4 0, L_0x555712b340c0;  alias, 1 drivers
v0x555712a9aac0_0 .net/s "a_out", 4 0, L_0x555712b34560;  alias, 1 drivers
v0x555712a9aba0_0 .net/s "b", 3 0, L_0x555712b33fb0;  alias, 1 drivers
v0x555712a9acd0_0 .net/s "b_out", 3 0, L_0x555712b346c0;  alias, 1 drivers
v0x555712a9adb0_0 .net "mask", 0 0, L_0x555712b342f0;  alias, 1 drivers
LS_0x555712b34480_0_0 .concat [ 1 1 1 1], L_0x555712b342f0, L_0x555712b342f0, L_0x555712b342f0, L_0x555712b342f0;
LS_0x555712b34480_0_4 .concat [ 1 0 0 0], L_0x555712b342f0;
L_0x555712b34480 .concat [ 4 1 0 0], LS_0x555712b34480_0_0, LS_0x555712b34480_0_4;
L_0x555712b34620 .concat [ 1 1 1 1], L_0x555712b342f0, L_0x555712b342f0, L_0x555712b342f0, L_0x555712b342f0;
S_0x555712a9d220 .scope generate, "col_num[3]" "col_num[3]" 3 34, 3 34 0, S_0x555712a95130;
 .timescale 0 0;
P_0x555712a9d400 .param/l "i" 0 3 34, +C4<011>;
v0x555712aa0ec0_0 .net *"_ivl_3", 0 0, L_0x555712b36760;  1 drivers
S_0x555712a9d4c0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712a9d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712a9d6a0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712a9d6e0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712a9d720 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b363d0 .functor BUFZ 16, L_0x555712b36220, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b36440 .functor BUFZ 4, v0x555712a9fd00_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a9fd00_0 .var "a_q", 3 0;
v0x555712a9fde0_0 .var "b_q", 3 0;
v0x555712a9feb0_0 .var "c_q", 15 0;
v0x555712a9ffb0_0 .net "gate_clk", 0 0, L_0x555712b3ebf0;  alias, 1 drivers
v0x555712aa0050_0 .net "in_n", 15 0, L_0x555712b365c0;  1 drivers
v0x555712aa0140_0 .net "in_w", 3 0, L_0x555712b36520;  1 drivers
v0x555712aa0220_0 .net "inst_e", 1 0, v0x555712aa0300_0;  1 drivers
v0x555712aa0300_0 .var "inst_q", 1 0;
v0x555712aa03e0_0 .net "inst_w", 1 0, L_0x555712b366c0;  1 drivers
v0x555712aa0550_0 .var "load_ready_q", 0 0;
v0x555712aa0610_0 .net "mac_out", 15 0, L_0x555712b36220;  1 drivers
v0x555712aa06d0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712aa0770_0 .var "o_weight_assigned", 0 0;
v0x555712aa0810_0 .var "o_weight_zero", 0 0;
v0x555712aa08d0_0 .net "out_e", 3 0, L_0x555712b36440;  1 drivers
v0x555712aa09b0_0 .net "out_s", 15 0, L_0x555712b363d0;  1 drivers
v0x555712aa0a90_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712aa0c40_0 .var "weight_assigned", 0 0;
S_0x555712a9da00 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712a9d4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712a9dc00 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712a9dc40 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712a9dc80 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b36220 .functor BUFZ 16, L_0x555712b36180, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712a9f120_0 .net/s *"_ivl_3", 15 0, L_0x555712b36090;  1 drivers
v0x555712a9f220_0 .net/s "a", 3 0, v0x555712a9fd00_0;  1 drivers
v0x555712a9f300 .array "a_mul", 0 0;
v0x555712a9f300_0 .net/s v0x555712a9f300 0, 4 0, L_0x555712b359b0; 1 drivers
v0x555712a9f3d0 .array "a_pad1", 0 0;
v0x555712a9f3d0_0 .net/s v0x555712a9f3d0 0, 4 0, L_0x555712b354c0; 1 drivers
v0x555712a9f4a0_0 .net/s "b", 3 0, v0x555712a9fde0_0;  1 drivers
v0x555712a9f5b0 .array "b1", 0 0;
v0x555712a9f5b0_0 .net/s v0x555712a9f5b0 0, 3 0, L_0x555712b35400; 1 drivers
v0x555712a9f670 .array "b_mul", 0 0;
v0x555712a9f670_0 .net/s v0x555712a9f670 0, 3 0, L_0x555712b35c20; 1 drivers
v0x555712a9f740_0 .net/s "c", 15 0, v0x555712a9feb0_0;  1 drivers
v0x555712a9f800_0 .net "in_weight_zero", 0 0, L_0x555712b356f0;  1 drivers
v0x555712a9f8f0_0 .net/s "out", 15 0, L_0x555712b36220;  alias, 1 drivers
v0x555712a9f9b0_0 .net/s "product", 9 0, L_0x555712b35fa0;  1 drivers
v0x555712a9fa90 .array "product1", 0 0;
v0x555712a9fa90_0 .net/s v0x555712a9fa90 0, 8 0, L_0x555712b35e20; 1 drivers
v0x555712a9fb70_0 .net/s "psum", 15 0, L_0x555712b36180;  1 drivers
L_0x555712b35fa0 .extend/s 10, L_0x555712b35e20;
L_0x555712b36090 .extend/s 16, L_0x555712b35fa0;
L_0x555712b36180 .arith/sum 16, L_0x555712b36090, v0x555712a9feb0_0;
S_0x555712a9def0 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712a9da00;
 .timescale 0 0;
P_0x555712a9e110 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b35400 .functor BUFZ 4, v0x555712a9fde0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712a9ec70_0 .net/s *"_ivl_16", 8 0, L_0x555712b35ce0;  1 drivers
v0x555712a9ed70_0 .net/s *"_ivl_19", 8 0, L_0x555712b35d80;  1 drivers
L_0x7fd4406d1de8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712a9ee50_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1de8;  1 drivers
v0x555712a9ef10_0 .net/s *"_ivl_7", 31 0, L_0x555712b35650;  1 drivers
L_0x7fd4406d1e30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712a9eff0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d1e30;  1 drivers
L_0x555712b354c0 .concat [ 4 1 0 0], v0x555712a9fd00_0, L_0x7fd4406d1de8;
L_0x555712b35650 .extend/s 32, L_0x555712b35400;
L_0x555712b356f0 .cmp/ne 32, L_0x555712b35650, L_0x7fd4406d1e30;
L_0x555712b35ce0 .extend/s 9, L_0x555712b359b0;
L_0x555712b35d80 .extend/s 9, L_0x555712b35c20;
L_0x555712b35e20 .arith/mult 9, L_0x555712b35ce0, L_0x555712b35d80;
S_0x555712a9e1f0 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712a9def0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712a9e3d0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b359b0 .functor AND 5, L_0x555712b354c0, L_0x555712b35880, C4<11111>, C4<11111>;
L_0x555712b35c20 .functor AND 4, L_0x555712b35400, L_0x555712b35a70, C4<1111>, C4<1111>;
v0x555712a9e550_0 .net *"_ivl_0", 4 0, L_0x555712b35880;  1 drivers
v0x555712a9e650_0 .net *"_ivl_4", 3 0, L_0x555712b35a70;  1 drivers
v0x555712a9e730_0 .net/s "a", 4 0, L_0x555712b354c0;  alias, 1 drivers
v0x555712a9e820_0 .net/s "a_out", 4 0, L_0x555712b359b0;  alias, 1 drivers
v0x555712a9e900_0 .net/s "b", 3 0, L_0x555712b35400;  alias, 1 drivers
v0x555712a9ea30_0 .net/s "b_out", 3 0, L_0x555712b35c20;  alias, 1 drivers
v0x555712a9eb10_0 .net "mask", 0 0, L_0x555712b356f0;  alias, 1 drivers
LS_0x555712b35880_0_0 .concat [ 1 1 1 1], L_0x555712b356f0, L_0x555712b356f0, L_0x555712b356f0, L_0x555712b356f0;
LS_0x555712b35880_0_4 .concat [ 1 0 0 0], L_0x555712b356f0;
L_0x555712b35880 .concat [ 4 1 0 0], LS_0x555712b35880_0_0, LS_0x555712b35880_0_4;
L_0x555712b35a70 .concat [ 1 1 1 1], L_0x555712b356f0, L_0x555712b356f0, L_0x555712b356f0, L_0x555712b356f0;
S_0x555712aa0fc0 .scope generate, "col_num[4]" "col_num[4]" 3 34, 3 34 0, S_0x555712a95130;
 .timescale 0 0;
P_0x555712aa1170 .param/l "i" 0 3 34, +C4<0100>;
v0x555712aa4bd0_0 .net *"_ivl_3", 0 0, L_0x555712b37d50;  1 drivers
S_0x555712aa1250 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712aa0fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712aa1430 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712aa1470 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712aa14b0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b37880 .functor BUFZ 16, L_0x555712b376d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b378f0 .functor BUFZ 4, v0x555712aa3a60_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712aa3a60_0 .var "a_q", 3 0;
v0x555712aa3b40_0 .var "b_q", 3 0;
v0x555712aa3c10_0 .var "c_q", 15 0;
v0x555712aa3d10_0 .net "gate_clk", 0 0, L_0x555712b3ebf0;  alias, 1 drivers
v0x555712aa3db0_0 .net "in_n", 15 0, L_0x555712b37b00;  1 drivers
v0x555712aa3e50_0 .net "in_w", 3 0, L_0x555712b379d0;  1 drivers
v0x555712aa3f30_0 .net "inst_e", 1 0, v0x555712aa4010_0;  1 drivers
v0x555712aa4010_0 .var "inst_q", 1 0;
v0x555712aa40f0_0 .net "inst_w", 1 0, L_0x555712b37cb0;  1 drivers
v0x555712aa4260_0 .var "load_ready_q", 0 0;
v0x555712aa4320_0 .net "mac_out", 15 0, L_0x555712b376d0;  1 drivers
v0x555712aa43e0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712aa4480_0 .var "o_weight_assigned", 0 0;
v0x555712aa4520_0 .var "o_weight_zero", 0 0;
v0x555712aa45e0_0 .net "out_e", 3 0, L_0x555712b378f0;  1 drivers
v0x555712aa46c0_0 .net "out_s", 15 0, L_0x555712b37880;  1 drivers
v0x555712aa47a0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712aa4950_0 .var "weight_assigned", 0 0;
S_0x555712aa1760 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712aa1250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712aa1960 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712aa19a0 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712aa19e0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b376d0 .functor BUFZ 16, L_0x555712b37630, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712aa2e80_0 .net/s *"_ivl_3", 15 0, L_0x555712b37540;  1 drivers
v0x555712aa2f80_0 .net/s "a", 3 0, v0x555712aa3a60_0;  1 drivers
v0x555712aa3060 .array "a_mul", 0 0;
v0x555712aa3060_0 .net/s v0x555712aa3060 0, 4 0, L_0x555712b36e60; 1 drivers
v0x555712aa3130 .array "a_pad1", 0 0;
v0x555712aa3130_0 .net/s v0x555712aa3130 0, 4 0, L_0x555712b36930; 1 drivers
v0x555712aa3200_0 .net/s "b", 3 0, v0x555712aa3b40_0;  1 drivers
v0x555712aa3310 .array "b1", 0 0;
v0x555712aa3310_0 .net/s v0x555712aa3310 0, 3 0, L_0x555712b36870; 1 drivers
v0x555712aa33d0 .array "b_mul", 0 0;
v0x555712aa33d0_0 .net/s v0x555712aa33d0 0, 3 0, L_0x555712b370d0; 1 drivers
v0x555712aa34a0_0 .net/s "c", 15 0, v0x555712aa3c10_0;  1 drivers
v0x555712aa3560_0 .net "in_weight_zero", 0 0, L_0x555712b36b60;  1 drivers
v0x555712aa3650_0 .net/s "out", 15 0, L_0x555712b376d0;  alias, 1 drivers
v0x555712aa3710_0 .net/s "product", 9 0, L_0x555712b37450;  1 drivers
v0x555712aa37f0 .array "product1", 0 0;
v0x555712aa37f0_0 .net/s v0x555712aa37f0 0, 8 0, L_0x555712b372d0; 1 drivers
v0x555712aa38d0_0 .net/s "psum", 15 0, L_0x555712b37630;  1 drivers
L_0x555712b37450 .extend/s 10, L_0x555712b372d0;
L_0x555712b37540 .extend/s 16, L_0x555712b37450;
L_0x555712b37630 .arith/sum 16, L_0x555712b37540, v0x555712aa3c10_0;
S_0x555712aa1c50 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712aa1760;
 .timescale 0 0;
P_0x555712aa1e70 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b36870 .functor BUFZ 4, v0x555712aa3b40_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712aa29d0_0 .net/s *"_ivl_16", 8 0, L_0x555712b37190;  1 drivers
v0x555712aa2ad0_0 .net/s *"_ivl_19", 8 0, L_0x555712b37230;  1 drivers
L_0x7fd4406d1e78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712aa2bb0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1e78;  1 drivers
v0x555712aa2c70_0 .net/s *"_ivl_7", 31 0, L_0x555712b36ac0;  1 drivers
L_0x7fd4406d1ec0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712aa2d50_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d1ec0;  1 drivers
L_0x555712b36930 .concat [ 4 1 0 0], v0x555712aa3a60_0, L_0x7fd4406d1e78;
L_0x555712b36ac0 .extend/s 32, L_0x555712b36870;
L_0x555712b36b60 .cmp/ne 32, L_0x555712b36ac0, L_0x7fd4406d1ec0;
L_0x555712b37190 .extend/s 9, L_0x555712b36e60;
L_0x555712b37230 .extend/s 9, L_0x555712b370d0;
L_0x555712b372d0 .arith/mult 9, L_0x555712b37190, L_0x555712b37230;
S_0x555712aa1f50 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712aa1c50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712aa2130 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b36e60 .functor AND 5, L_0x555712b36930, L_0x555712b36cf0, C4<11111>, C4<11111>;
L_0x555712b370d0 .functor AND 4, L_0x555712b36870, L_0x555712b36f20, C4<1111>, C4<1111>;
v0x555712aa22b0_0 .net *"_ivl_0", 4 0, L_0x555712b36cf0;  1 drivers
v0x555712aa23b0_0 .net *"_ivl_4", 3 0, L_0x555712b36f20;  1 drivers
v0x555712aa2490_0 .net/s "a", 4 0, L_0x555712b36930;  alias, 1 drivers
v0x555712aa2580_0 .net/s "a_out", 4 0, L_0x555712b36e60;  alias, 1 drivers
v0x555712aa2660_0 .net/s "b", 3 0, L_0x555712b36870;  alias, 1 drivers
v0x555712aa2790_0 .net/s "b_out", 3 0, L_0x555712b370d0;  alias, 1 drivers
v0x555712aa2870_0 .net "mask", 0 0, L_0x555712b36b60;  alias, 1 drivers
LS_0x555712b36cf0_0_0 .concat [ 1 1 1 1], L_0x555712b36b60, L_0x555712b36b60, L_0x555712b36b60, L_0x555712b36b60;
LS_0x555712b36cf0_0_4 .concat [ 1 0 0 0], L_0x555712b36b60;
L_0x555712b36cf0 .concat [ 4 1 0 0], LS_0x555712b36cf0_0_0, LS_0x555712b36cf0_0_4;
L_0x555712b36f20 .concat [ 1 1 1 1], L_0x555712b36b60, L_0x555712b36b60, L_0x555712b36b60, L_0x555712b36b60;
S_0x555712aa4cd0 .scope generate, "col_num[5]" "col_num[5]" 3 34, 3 34 0, S_0x555712a95130;
 .timescale 0 0;
P_0x555712aa4ed0 .param/l "i" 0 3 34, +C4<0101>;
v0x555712aa89c0_0 .net *"_ivl_3", 0 0, L_0x555712b39220;  1 drivers
S_0x555712aa4fb0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712aa4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712aa5190 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712aa51d0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712aa5210 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b38e50 .functor BUFZ 16, L_0x555712b38ca0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b38ec0 .functor BUFZ 4, v0x555712aa77c0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712aa77c0_0 .var "a_q", 3 0;
v0x555712aa78a0_0 .var "b_q", 3 0;
v0x555712aa7970_0 .var "c_q", 15 0;
v0x555712aa7a70_0 .net "gate_clk", 0 0, L_0x555712b3ebf0;  alias, 1 drivers
v0x555712aa7ba0_0 .net "in_n", 15 0, L_0x555712b39040;  1 drivers
v0x555712aa7c40_0 .net "in_w", 3 0, L_0x555712b38fa0;  1 drivers
v0x555712aa7d20_0 .net "inst_e", 1 0, v0x555712aa7e00_0;  1 drivers
v0x555712aa7e00_0 .var "inst_q", 1 0;
v0x555712aa7ee0_0 .net "inst_w", 1 0, L_0x555712b39180;  1 drivers
v0x555712aa8050_0 .var "load_ready_q", 0 0;
v0x555712aa8110_0 .net "mac_out", 15 0, L_0x555712b38ca0;  1 drivers
v0x555712aa81d0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712aa8270_0 .var "o_weight_assigned", 0 0;
v0x555712aa8310_0 .var "o_weight_zero", 0 0;
v0x555712aa83d0_0 .net "out_e", 3 0, L_0x555712b38ec0;  1 drivers
v0x555712aa84b0_0 .net "out_s", 15 0, L_0x555712b38e50;  1 drivers
v0x555712aa8590_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712aa8740_0 .var "weight_assigned", 0 0;
S_0x555712aa54c0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712aa4fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712aa56c0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712aa5700 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712aa5740 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b38ca0 .functor BUFZ 16, L_0x555712b38c00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712aa6be0_0 .net/s *"_ivl_3", 15 0, L_0x555712b38b10;  1 drivers
v0x555712aa6ce0_0 .net/s "a", 3 0, v0x555712aa77c0_0;  1 drivers
v0x555712aa6dc0 .array "a_mul", 0 0;
v0x555712aa6dc0_0 .net/s v0x555712aa6dc0 0, 4 0, L_0x555712b38430; 1 drivers
v0x555712aa6e90 .array "a_pad1", 0 0;
v0x555712aa6e90_0 .net/s v0x555712aa6e90 0, 4 0, L_0x555712b37f90; 1 drivers
v0x555712aa6f60_0 .net/s "b", 3 0, v0x555712aa78a0_0;  1 drivers
v0x555712aa7070 .array "b1", 0 0;
v0x555712aa7070_0 .net/s v0x555712aa7070 0, 3 0, L_0x555712b36800; 1 drivers
v0x555712aa7130 .array "b_mul", 0 0;
v0x555712aa7130_0 .net/s v0x555712aa7130 0, 3 0, L_0x555712b386a0; 1 drivers
v0x555712aa7200_0 .net/s "c", 15 0, v0x555712aa7970_0;  1 drivers
v0x555712aa72c0_0 .net "in_weight_zero", 0 0, L_0x555712b381c0;  1 drivers
v0x555712aa73b0_0 .net/s "out", 15 0, L_0x555712b38ca0;  alias, 1 drivers
v0x555712aa7470_0 .net/s "product", 9 0, L_0x555712b38a20;  1 drivers
v0x555712aa7550 .array "product1", 0 0;
v0x555712aa7550_0 .net/s v0x555712aa7550 0, 8 0, L_0x555712b388a0; 1 drivers
v0x555712aa7630_0 .net/s "psum", 15 0, L_0x555712b38c00;  1 drivers
L_0x555712b38a20 .extend/s 10, L_0x555712b388a0;
L_0x555712b38b10 .extend/s 16, L_0x555712b38a20;
L_0x555712b38c00 .arith/sum 16, L_0x555712b38b10, v0x555712aa7970_0;
S_0x555712aa59b0 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712aa54c0;
 .timescale 0 0;
P_0x555712aa5bd0 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b36800 .functor BUFZ 4, v0x555712aa78a0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712aa6730_0 .net/s *"_ivl_16", 8 0, L_0x555712b38760;  1 drivers
v0x555712aa6830_0 .net/s *"_ivl_19", 8 0, L_0x555712b38800;  1 drivers
L_0x7fd4406d1f08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712aa6910_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1f08;  1 drivers
v0x555712aa69d0_0 .net/s *"_ivl_7", 31 0, L_0x555712b38120;  1 drivers
L_0x7fd4406d1f50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712aa6ab0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d1f50;  1 drivers
L_0x555712b37f90 .concat [ 4 1 0 0], v0x555712aa77c0_0, L_0x7fd4406d1f08;
L_0x555712b38120 .extend/s 32, L_0x555712b36800;
L_0x555712b381c0 .cmp/ne 32, L_0x555712b38120, L_0x7fd4406d1f50;
L_0x555712b38760 .extend/s 9, L_0x555712b38430;
L_0x555712b38800 .extend/s 9, L_0x555712b386a0;
L_0x555712b388a0 .arith/mult 9, L_0x555712b38760, L_0x555712b38800;
S_0x555712aa5cb0 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712aa59b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712aa5e90 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b38430 .functor AND 5, L_0x555712b37f90, L_0x555712b38350, C4<11111>, C4<11111>;
L_0x555712b386a0 .functor AND 4, L_0x555712b36800, L_0x555712b384f0, C4<1111>, C4<1111>;
v0x555712aa6010_0 .net *"_ivl_0", 4 0, L_0x555712b38350;  1 drivers
v0x555712aa6110_0 .net *"_ivl_4", 3 0, L_0x555712b384f0;  1 drivers
v0x555712aa61f0_0 .net/s "a", 4 0, L_0x555712b37f90;  alias, 1 drivers
v0x555712aa62e0_0 .net/s "a_out", 4 0, L_0x555712b38430;  alias, 1 drivers
v0x555712aa63c0_0 .net/s "b", 3 0, L_0x555712b36800;  alias, 1 drivers
v0x555712aa64f0_0 .net/s "b_out", 3 0, L_0x555712b386a0;  alias, 1 drivers
v0x555712aa65d0_0 .net "mask", 0 0, L_0x555712b381c0;  alias, 1 drivers
LS_0x555712b38350_0_0 .concat [ 1 1 1 1], L_0x555712b381c0, L_0x555712b381c0, L_0x555712b381c0, L_0x555712b381c0;
LS_0x555712b38350_0_4 .concat [ 1 0 0 0], L_0x555712b381c0;
L_0x555712b38350 .concat [ 4 1 0 0], LS_0x555712b38350_0_0, LS_0x555712b38350_0_4;
L_0x555712b384f0 .concat [ 1 1 1 1], L_0x555712b381c0, L_0x555712b381c0, L_0x555712b381c0, L_0x555712b381c0;
S_0x555712aa8ac0 .scope generate, "col_num[6]" "col_num[6]" 3 34, 3 34 0, S_0x555712a95130;
 .timescale 0 0;
P_0x555712aa7000 .param/l "i" 0 3 34, +C4<0110>;
v0x555712aac6b0_0 .net *"_ivl_3", 0 0, L_0x555712b3a5f0;  1 drivers
S_0x555712aa8d00 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712aa8ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712aa8ee0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712aa8f20 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712aa8f60 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b3a2a0 .functor BUFZ 16, L_0x555712b3a0f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b3a310 .functor BUFZ 4, v0x555712aab540_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712aab540_0 .var "a_q", 3 0;
v0x555712aab620_0 .var "b_q", 3 0;
v0x555712aab6f0_0 .var "c_q", 15 0;
v0x555712aab7f0_0 .net "gate_clk", 0 0, L_0x555712b3ebf0;  alias, 1 drivers
v0x555712aab890_0 .net "in_n", 15 0, L_0x555712b3a490;  1 drivers
v0x555712aab930_0 .net "in_w", 3 0, L_0x555712b3a3f0;  1 drivers
v0x555712aaba10_0 .net "inst_e", 1 0, v0x555712aabaf0_0;  1 drivers
v0x555712aabaf0_0 .var "inst_q", 1 0;
v0x555712aabbd0_0 .net "inst_w", 1 0, L_0x555712b392c0;  1 drivers
v0x555712aabd40_0 .var "load_ready_q", 0 0;
v0x555712aabe00_0 .net "mac_out", 15 0, L_0x555712b3a0f0;  1 drivers
v0x555712aabec0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712aabf60_0 .var "o_weight_assigned", 0 0;
v0x555712aac000_0 .var "o_weight_zero", 0 0;
v0x555712aac0c0_0 .net "out_e", 3 0, L_0x555712b3a310;  1 drivers
v0x555712aac1a0_0 .net "out_s", 15 0, L_0x555712b3a2a0;  1 drivers
v0x555712aac280_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712aac430_0 .var "weight_assigned", 0 0;
S_0x555712aa9240 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712aa8d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712aa9440 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712aa9480 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712aa94c0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b3a0f0 .functor BUFZ 16, L_0x555712b3a050, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712aaa960_0 .net/s *"_ivl_3", 15 0, L_0x555712b39f60;  1 drivers
v0x555712aaaa60_0 .net/s "a", 3 0, v0x555712aab540_0;  1 drivers
v0x555712aaab40 .array "a_mul", 0 0;
v0x555712aaab40_0 .net/s v0x555712aaab40 0, 4 0, L_0x555712b39880; 1 drivers
v0x555712aaac10 .array "a_pad1", 0 0;
v0x555712aaac10_0 .net/s v0x555712aaac10 0, 4 0, L_0x555712b390e0; 1 drivers
v0x555712aaace0_0 .net/s "b", 3 0, v0x555712aab620_0;  1 drivers
v0x555712aaadf0 .array "b1", 0 0;
v0x555712aaadf0_0 .net/s v0x555712aaadf0 0, 3 0, L_0x555712b39370; 1 drivers
v0x555712aaaeb0 .array "b_mul", 0 0;
v0x555712aaaeb0_0 .net/s v0x555712aaaeb0 0, 3 0, L_0x555712b39af0; 1 drivers
v0x555712aaaf80_0 .net/s "c", 15 0, v0x555712aab6f0_0;  1 drivers
v0x555712aab040_0 .net "in_weight_zero", 0 0, L_0x555712b39610;  1 drivers
v0x555712aab130_0 .net/s "out", 15 0, L_0x555712b3a0f0;  alias, 1 drivers
v0x555712aab1f0_0 .net/s "product", 9 0, L_0x555712b39e70;  1 drivers
v0x555712aab2d0 .array "product1", 0 0;
v0x555712aab2d0_0 .net/s v0x555712aab2d0 0, 8 0, L_0x555712b39cf0; 1 drivers
v0x555712aab3b0_0 .net/s "psum", 15 0, L_0x555712b3a050;  1 drivers
L_0x555712b39e70 .extend/s 10, L_0x555712b39cf0;
L_0x555712b39f60 .extend/s 16, L_0x555712b39e70;
L_0x555712b3a050 .arith/sum 16, L_0x555712b39f60, v0x555712aab6f0_0;
S_0x555712aa9730 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712aa9240;
 .timescale 0 0;
P_0x555712aa9950 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b39370 .functor BUFZ 4, v0x555712aab620_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712aaa4b0_0 .net/s *"_ivl_16", 8 0, L_0x555712b39bb0;  1 drivers
v0x555712aaa5b0_0 .net/s *"_ivl_19", 8 0, L_0x555712b39c50;  1 drivers
L_0x7fd4406d1f98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712aaa690_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d1f98;  1 drivers
v0x555712aaa750_0 .net/s *"_ivl_7", 31 0, L_0x555712b39570;  1 drivers
L_0x7fd4406d1fe0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712aaa830_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d1fe0;  1 drivers
L_0x555712b390e0 .concat [ 4 1 0 0], v0x555712aab540_0, L_0x7fd4406d1f98;
L_0x555712b39570 .extend/s 32, L_0x555712b39370;
L_0x555712b39610 .cmp/ne 32, L_0x555712b39570, L_0x7fd4406d1fe0;
L_0x555712b39bb0 .extend/s 9, L_0x555712b39880;
L_0x555712b39c50 .extend/s 9, L_0x555712b39af0;
L_0x555712b39cf0 .arith/mult 9, L_0x555712b39bb0, L_0x555712b39c50;
S_0x555712aa9a30 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712aa9730;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712aa9c10 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b39880 .functor AND 5, L_0x555712b390e0, L_0x555712b397a0, C4<11111>, C4<11111>;
L_0x555712b39af0 .functor AND 4, L_0x555712b39370, L_0x555712b39940, C4<1111>, C4<1111>;
v0x555712aa9d90_0 .net *"_ivl_0", 4 0, L_0x555712b397a0;  1 drivers
v0x555712aa9e90_0 .net *"_ivl_4", 3 0, L_0x555712b39940;  1 drivers
v0x555712aa9f70_0 .net/s "a", 4 0, L_0x555712b390e0;  alias, 1 drivers
v0x555712aaa060_0 .net/s "a_out", 4 0, L_0x555712b39880;  alias, 1 drivers
v0x555712aaa140_0 .net/s "b", 3 0, L_0x555712b39370;  alias, 1 drivers
v0x555712aaa270_0 .net/s "b_out", 3 0, L_0x555712b39af0;  alias, 1 drivers
v0x555712aaa350_0 .net "mask", 0 0, L_0x555712b39610;  alias, 1 drivers
LS_0x555712b397a0_0_0 .concat [ 1 1 1 1], L_0x555712b39610, L_0x555712b39610, L_0x555712b39610, L_0x555712b39610;
LS_0x555712b397a0_0_4 .concat [ 1 0 0 0], L_0x555712b39610;
L_0x555712b397a0 .concat [ 4 1 0 0], LS_0x555712b397a0_0_0, LS_0x555712b397a0_0_4;
L_0x555712b39940 .concat [ 1 1 1 1], L_0x555712b39610, L_0x555712b39610, L_0x555712b39610, L_0x555712b39610;
S_0x555712aac7b0 .scope generate, "col_num[7]" "col_num[7]" 3 34, 3 34 0, S_0x555712a95130;
 .timescale 0 0;
P_0x555712aac960 .param/l "i" 0 3 34, +C4<0111>;
v0x555712ab03f0_0 .net *"_ivl_3", 0 0, L_0x555712b3ba70;  1 drivers
S_0x555712aaca40 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712aac7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712aacc20 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712aacc60 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712aacca0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b3b700 .functor BUFZ 16, L_0x555712b3b550, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b3b770 .functor BUFZ 4, v0x555712aaf280_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712aaf280_0 .var "a_q", 3 0;
v0x555712aaf360_0 .var "b_q", 3 0;
v0x555712aaf430_0 .var "c_q", 15 0;
v0x555712aaf530_0 .net "gate_clk", 0 0, L_0x555712b3ebf0;  alias, 1 drivers
v0x555712aaf5d0_0 .net "in_n", 15 0, L_0x555712b3b8f0;  1 drivers
v0x555712aaf670_0 .net "in_w", 3 0, L_0x555712b3b850;  1 drivers
v0x555712aaf750_0 .net "inst_e", 1 0, v0x555712aaf830_0;  1 drivers
v0x555712aaf830_0 .var "inst_q", 1 0;
v0x555712aaf910_0 .net "inst_w", 1 0, L_0x555712b3a690;  1 drivers
v0x555712aafa80_0 .var "load_ready_q", 0 0;
v0x555712aafb40_0 .net "mac_out", 15 0, L_0x555712b3b550;  1 drivers
v0x555712aafc00_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712aafca0_0 .var "o_weight_assigned", 0 0;
v0x555712aafd40_0 .var "o_weight_zero", 0 0;
v0x555712aafe00_0 .net "out_e", 3 0, L_0x555712b3b770;  1 drivers
v0x555712aafee0_0 .net "out_s", 15 0, L_0x555712b3b700;  1 drivers
v0x555712aaffc0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712ab0170_0 .var "weight_assigned", 0 0;
S_0x555712aacf80 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712aaca40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712aad180 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712aad1c0 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712aad200 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b3b550 .functor BUFZ 16, L_0x555712b3b4b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712aae6a0_0 .net/s *"_ivl_3", 15 0, L_0x555712b3b3c0;  1 drivers
v0x555712aae7a0_0 .net/s "a", 3 0, v0x555712aaf280_0;  1 drivers
v0x555712aae880 .array "a_mul", 0 0;
v0x555712aae880_0 .net/s v0x555712aae880 0, 4 0, L_0x555712b3ace0; 1 drivers
v0x555712aae950 .array "a_pad1", 0 0;
v0x555712aae950_0 .net/s v0x555712aae950 0, 4 0, L_0x555712b3a7b0; 1 drivers
v0x555712aaea20_0 .net/s "b", 3 0, v0x555712aaf360_0;  1 drivers
v0x555712aaeb30 .array "b1", 0 0;
v0x555712aaeb30_0 .net/s v0x555712aaeb30 0, 3 0, L_0x555712b3a530; 1 drivers
v0x555712aaebf0 .array "b_mul", 0 0;
v0x555712aaebf0_0 .net/s v0x555712aaebf0 0, 3 0, L_0x555712b3af50; 1 drivers
v0x555712aaecc0_0 .net/s "c", 15 0, v0x555712aaf430_0;  1 drivers
v0x555712aaed80_0 .net "in_weight_zero", 0 0, L_0x555712b3a9e0;  1 drivers
v0x555712aaee70_0 .net/s "out", 15 0, L_0x555712b3b550;  alias, 1 drivers
v0x555712aaef30_0 .net/s "product", 9 0, L_0x555712b3b2d0;  1 drivers
v0x555712aaf010 .array "product1", 0 0;
v0x555712aaf010_0 .net/s v0x555712aaf010 0, 8 0, L_0x555712b3b150; 1 drivers
v0x555712aaf0f0_0 .net/s "psum", 15 0, L_0x555712b3b4b0;  1 drivers
L_0x555712b3b2d0 .extend/s 10, L_0x555712b3b150;
L_0x555712b3b3c0 .extend/s 16, L_0x555712b3b2d0;
L_0x555712b3b4b0 .arith/sum 16, L_0x555712b3b3c0, v0x555712aaf430_0;
S_0x555712aad470 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712aacf80;
 .timescale 0 0;
P_0x555712aad690 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b3a530 .functor BUFZ 4, v0x555712aaf360_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712aae1f0_0 .net/s *"_ivl_16", 8 0, L_0x555712b3b010;  1 drivers
v0x555712aae2f0_0 .net/s *"_ivl_19", 8 0, L_0x555712b3b0b0;  1 drivers
L_0x7fd4406d2028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712aae3d0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d2028;  1 drivers
v0x555712aae490_0 .net/s *"_ivl_7", 31 0, L_0x555712b3a940;  1 drivers
L_0x7fd4406d2070 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712aae570_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d2070;  1 drivers
L_0x555712b3a7b0 .concat [ 4 1 0 0], v0x555712aaf280_0, L_0x7fd4406d2028;
L_0x555712b3a940 .extend/s 32, L_0x555712b3a530;
L_0x555712b3a9e0 .cmp/ne 32, L_0x555712b3a940, L_0x7fd4406d2070;
L_0x555712b3b010 .extend/s 9, L_0x555712b3ace0;
L_0x555712b3b0b0 .extend/s 9, L_0x555712b3af50;
L_0x555712b3b150 .arith/mult 9, L_0x555712b3b010, L_0x555712b3b0b0;
S_0x555712aad770 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712aad470;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712aad950 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b3ace0 .functor AND 5, L_0x555712b3a7b0, L_0x555712b3ab70, C4<11111>, C4<11111>;
L_0x555712b3af50 .functor AND 4, L_0x555712b3a530, L_0x555712b3ada0, C4<1111>, C4<1111>;
v0x555712aadad0_0 .net *"_ivl_0", 4 0, L_0x555712b3ab70;  1 drivers
v0x555712aadbd0_0 .net *"_ivl_4", 3 0, L_0x555712b3ada0;  1 drivers
v0x555712aadcb0_0 .net/s "a", 4 0, L_0x555712b3a7b0;  alias, 1 drivers
v0x555712aadda0_0 .net/s "a_out", 4 0, L_0x555712b3ace0;  alias, 1 drivers
v0x555712aade80_0 .net/s "b", 3 0, L_0x555712b3a530;  alias, 1 drivers
v0x555712aadfb0_0 .net/s "b_out", 3 0, L_0x555712b3af50;  alias, 1 drivers
v0x555712aae090_0 .net "mask", 0 0, L_0x555712b3a9e0;  alias, 1 drivers
LS_0x555712b3ab70_0_0 .concat [ 1 1 1 1], L_0x555712b3a9e0, L_0x555712b3a9e0, L_0x555712b3a9e0, L_0x555712b3a9e0;
LS_0x555712b3ab70_0_4 .concat [ 1 0 0 0], L_0x555712b3a9e0;
L_0x555712b3ab70 .concat [ 4 1 0 0], LS_0x555712b3ab70_0_0, LS_0x555712b3ab70_0_4;
L_0x555712b3ada0 .concat [ 1 1 1 1], L_0x555712b3a9e0, L_0x555712b3a9e0, L_0x555712b3a9e0, L_0x555712b3a9e0;
S_0x555712ab04f0 .scope generate, "col_num[8]" "col_num[8]" 3 34, 3 34 0, S_0x555712a95130;
 .timescale 0 0;
P_0x555712ab06a0 .param/l "i" 0 3 34, +C4<01000>;
v0x555712ab4130_0 .net *"_ivl_3", 0 0, L_0x555712b3dba0;  1 drivers
S_0x555712ab0780 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712ab04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712ab0960 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712ab09a0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712ab09e0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b3cba0 .functor BUFZ 16, L_0x555712b3c9f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b3cc10 .functor BUFZ 4, v0x555712ab2fc0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712ab2fc0_0 .var "a_q", 3 0;
v0x555712ab30a0_0 .var "b_q", 3 0;
v0x555712ab3170_0 .var "c_q", 15 0;
v0x555712ab3270_0 .net "gate_clk", 0 0, L_0x555712b3ebf0;  alias, 1 drivers
v0x555712ab3310_0 .net "in_n", 15 0, L_0x555712b3bb10;  1 drivers
v0x555712ab33b0_0 .net "in_w", 3 0, L_0x555712b3d060;  1 drivers
v0x555712ab3490_0 .net "inst_e", 1 0, v0x555712ab3570_0;  1 drivers
v0x555712ab3570_0 .var "inst_q", 1 0;
v0x555712ab3650_0 .net "inst_w", 1 0, L_0x555712b3d420;  1 drivers
v0x555712ab37c0_0 .var "load_ready_q", 0 0;
v0x555712ab3880_0 .net "mac_out", 15 0, L_0x555712b3c9f0;  1 drivers
v0x555712ab3940_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712ab39e0_0 .var "o_weight_assigned", 0 0;
v0x555712ab3a80_0 .var "o_weight_zero", 0 0;
v0x555712ab3b40_0 .net "out_e", 3 0, L_0x555712b3cc10;  1 drivers
v0x555712ab3c20_0 .net "out_s", 15 0, L_0x555712b3cba0;  1 drivers
v0x555712ab3d00_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712ab3eb0_0 .var "weight_assigned", 0 0;
S_0x555712ab0cc0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712ab0780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712ab0ec0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712ab0f00 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712ab0f40 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b3c9f0 .functor BUFZ 16, L_0x555712b3c950, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712ab23e0_0 .net/s *"_ivl_3", 15 0, L_0x555712b3c860;  1 drivers
v0x555712ab24e0_0 .net/s "a", 3 0, v0x555712ab2fc0_0;  1 drivers
v0x555712ab25c0 .array "a_mul", 0 0;
v0x555712ab25c0_0 .net/s v0x555712ab25c0 0, 4 0, L_0x555712b3c180; 1 drivers
v0x555712ab2690 .array "a_pad1", 0 0;
v0x555712ab2690_0 .net/s v0x555712ab2690 0, 4 0, L_0x555712b3bc50; 1 drivers
v0x555712ab2760_0 .net/s "b", 3 0, v0x555712ab30a0_0;  1 drivers
v0x555712ab2870 .array "b1", 0 0;
v0x555712ab2870_0 .net/s v0x555712ab2870 0, 3 0, L_0x555712b3b990; 1 drivers
v0x555712ab2930 .array "b_mul", 0 0;
v0x555712ab2930_0 .net/s v0x555712ab2930 0, 3 0, L_0x555712b3c3f0; 1 drivers
v0x555712ab2a00_0 .net/s "c", 15 0, v0x555712ab3170_0;  1 drivers
v0x555712ab2ac0_0 .net "in_weight_zero", 0 0, L_0x555712b3be80;  1 drivers
v0x555712ab2bb0_0 .net/s "out", 15 0, L_0x555712b3c9f0;  alias, 1 drivers
v0x555712ab2c70_0 .net/s "product", 9 0, L_0x555712b3c770;  1 drivers
v0x555712ab2d50 .array "product1", 0 0;
v0x555712ab2d50_0 .net/s v0x555712ab2d50 0, 8 0, L_0x555712b3c5f0; 1 drivers
v0x555712ab2e30_0 .net/s "psum", 15 0, L_0x555712b3c950;  1 drivers
L_0x555712b3c770 .extend/s 10, L_0x555712b3c5f0;
L_0x555712b3c860 .extend/s 16, L_0x555712b3c770;
L_0x555712b3c950 .arith/sum 16, L_0x555712b3c860, v0x555712ab3170_0;
S_0x555712ab11b0 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712ab0cc0;
 .timescale 0 0;
P_0x555712ab13d0 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b3b990 .functor BUFZ 4, v0x555712ab30a0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712ab1f30_0 .net/s *"_ivl_16", 8 0, L_0x555712b3c4b0;  1 drivers
v0x555712ab2030_0 .net/s *"_ivl_19", 8 0, L_0x555712b3c550;  1 drivers
L_0x7fd4406d20b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712ab2110_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d20b8;  1 drivers
v0x555712ab21d0_0 .net/s *"_ivl_7", 31 0, L_0x555712b3bde0;  1 drivers
L_0x7fd4406d2100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712ab22b0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d2100;  1 drivers
L_0x555712b3bc50 .concat [ 4 1 0 0], v0x555712ab2fc0_0, L_0x7fd4406d20b8;
L_0x555712b3bde0 .extend/s 32, L_0x555712b3b990;
L_0x555712b3be80 .cmp/ne 32, L_0x555712b3bde0, L_0x7fd4406d2100;
L_0x555712b3c4b0 .extend/s 9, L_0x555712b3c180;
L_0x555712b3c550 .extend/s 9, L_0x555712b3c3f0;
L_0x555712b3c5f0 .arith/mult 9, L_0x555712b3c4b0, L_0x555712b3c550;
S_0x555712ab14b0 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712ab11b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712ab1690 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b3c180 .functor AND 5, L_0x555712b3bc50, L_0x555712b3c010, C4<11111>, C4<11111>;
L_0x555712b3c3f0 .functor AND 4, L_0x555712b3b990, L_0x555712b3c240, C4<1111>, C4<1111>;
v0x555712ab1810_0 .net *"_ivl_0", 4 0, L_0x555712b3c010;  1 drivers
v0x555712ab1910_0 .net *"_ivl_4", 3 0, L_0x555712b3c240;  1 drivers
v0x555712ab19f0_0 .net/s "a", 4 0, L_0x555712b3bc50;  alias, 1 drivers
v0x555712ab1ae0_0 .net/s "a_out", 4 0, L_0x555712b3c180;  alias, 1 drivers
v0x555712ab1bc0_0 .net/s "b", 3 0, L_0x555712b3b990;  alias, 1 drivers
v0x555712ab1cf0_0 .net/s "b_out", 3 0, L_0x555712b3c3f0;  alias, 1 drivers
v0x555712ab1dd0_0 .net "mask", 0 0, L_0x555712b3be80;  alias, 1 drivers
LS_0x555712b3c010_0_0 .concat [ 1 1 1 1], L_0x555712b3be80, L_0x555712b3be80, L_0x555712b3be80, L_0x555712b3be80;
LS_0x555712b3c010_0_4 .concat [ 1 0 0 0], L_0x555712b3be80;
L_0x555712b3c010 .concat [ 4 1 0 0], LS_0x555712b3c010_0_0, LS_0x555712b3c010_0_4;
L_0x555712b3c240 .concat [ 1 1 1 1], L_0x555712b3be80, L_0x555712b3be80, L_0x555712b3be80, L_0x555712b3be80;
S_0x555712ab56e0 .scope generate, "row_num[8]" "row_num[8]" 2 31, 2 31 0, S_0x555712a74880;
 .timescale 0 0;
P_0x555712ab5890 .param/l "i" 0 2 31, +C4<01000>;
L_0x555712b3eee0 .functor NOT 1, L_0x555712b3ee40, C4<0>, C4<0>, C4<0>;
L_0x555712b3f4f0 .functor AND 1, L_0x555712b3eee0, o0x7fd440a586d8, C4<1>, C4<1>;
v0x555712ad6ca0_0 .net *"_ivl_0", 0 0, L_0x555712b3ee40;  1 drivers
v0x555712ad6da0_0 .net *"_ivl_1", 0 0, L_0x555712b3eee0;  1 drivers
v0x555712ad6e80_0 .net *"_ivl_3", 0 0, L_0x555712b3f4f0;  1 drivers
S_0x555712ab5970 .scope module, "mac_row_instance" "mac_row" 2 33, 3 3 0, S_0x555712ab56e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 128 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /INPUT 128 "in_n";
    .port_info 5 /OUTPUT 8 "valid";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /OUTPUT 1 "all_weight_zero";
P_0x555712ab5b50 .param/l "bw" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x555712ab5b90 .param/l "channels_per_pe" 0 3 8, +C4<00000000000000000000000000000001>;
P_0x555712ab5bd0 .param/l "col" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x555712ab5c10 .param/l "psum_bw" 0 3 6, +C4<00000000000000000000000000010000>;
L_0x555712b4b170 .functor BUFZ 4, L_0x555712b3f370, C4<0000>, C4<0000>, C4<0000>;
L_0x555712b4ae10 .functor BUFZ 2, L_0x555712b4c020, C4<00>, C4<00>, C4<00>;
v0x555712ad5a90_0 .net *"_ivl_136", 3 0, L_0x555712b4b170;  1 drivers
v0x555712ad5b90_0 .net *"_ivl_141", 1 0, L_0x555712b4ae10;  1 drivers
v0x555712ad5c70_0 .net *"_ivl_143", 0 0, L_0x555712b4b6f0;  1 drivers
v0x555712ad5d40_0 .net *"_ivl_145", 0 0, L_0x555712b4b790;  1 drivers
L_0x7fd4406d2610 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712ad5e00_0 .net/2u *"_ivl_146", 0 0, L_0x7fd4406d2610;  1 drivers
v0x555712ad5ee0_0 .net "all_weight_zero", 0 0, L_0x555712b4b5b0;  1 drivers
v0x555712ad5fa0_0 .net "gate_clk", 0 0, L_0x555712b4ba20;  1 drivers
v0x555712ad6150_0 .net "in_n", 127 0, L_0x555712b4bc00;  1 drivers
v0x555712ad6230_0 .net "in_w", 3 0, L_0x555712b3f370;  1 drivers
v0x555712ad6310_0 .net "inst_w", 1 0, L_0x555712b4c020;  1 drivers
v0x555712ad63f0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712ad6490_0 .net "out_s", 127 0, L_0x555712b49d50;  1 drivers
v0x555712ad6570_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712ad6610_0 .net "temp", 35 0, L_0x555712b4a6d0;  1 drivers
v0x555712ad66f0_0 .net "temp_inst", 17 0, L_0x555712b4b230;  1 drivers
v0x555712ad67d0_0 .net "valid", 7 0, L_0x555712b4a7f0;  1 drivers
v0x555712ad68b0_0 .net "weight_assigned", 7 0, L_0x555712b4a270;  1 drivers
v0x555712ad6aa0_0 .net "weight_zero", 7 0, L_0x555712b4a630;  1 drivers
L_0x555712b40610 .part L_0x555712b4a6d0, 0, 4;
L_0x555712b406b0 .part L_0x555712b4bc00, 0, 16;
L_0x555712b40750 .part L_0x555712b4b230, 0, 2;
L_0x555712b407f0 .part L_0x555712b4b230, 3, 1;
L_0x555712b41a00 .part L_0x555712b4a6d0, 4, 4;
L_0x555712b41af0 .part L_0x555712b4bc00, 16, 16;
L_0x555712b41c20 .part L_0x555712b4b230, 2, 2;
L_0x555712b41cc0 .part L_0x555712b4b230, 5, 1;
L_0x555712b42e40 .part L_0x555712b4a6d0, 8, 4;
L_0x555712b42ee0 .part L_0x555712b4bc00, 32, 16;
L_0x555712b42fe0 .part L_0x555712b4b230, 4, 2;
L_0x555712b43080 .part L_0x555712b4b230, 7, 1;
L_0x555712b442f0 .part L_0x555712b4a6d0, 12, 4;
L_0x555712b44420 .part L_0x555712b4bc00, 48, 16;
L_0x555712b44550 .part L_0x555712b4b230, 6, 2;
L_0x555712b445f0 .part L_0x555712b4b230, 9, 1;
L_0x555712b46000 .part L_0x555712b4a6d0, 16, 4;
L_0x555712b460a0 .part L_0x555712b4bc00, 64, 16;
L_0x555712b461e0 .part L_0x555712b4b230, 8, 2;
L_0x555712b46280 .part L_0x555712b4b230, 11, 1;
L_0x555712b47450 .part L_0x555712b4a6d0, 20, 4;
L_0x555712b474f0 .part L_0x555712b4bc00, 80, 16;
L_0x555712b46320 .part L_0x555712b4b230, 10, 2;
L_0x555712b47650 .part L_0x555712b4b230, 13, 1;
L_0x555712b488b0 .part L_0x555712b4a6d0, 24, 4;
L_0x555712b48950 .part L_0x555712b4bc00, 96, 16;
L_0x555712b476f0 .part L_0x555712b4b230, 12, 2;
L_0x555712b48ad0 .part L_0x555712b4b230, 15, 1;
LS_0x555712b49d50_0_0 .concat8 [ 16 16 16 16], L_0x555712b404c0, L_0x555712b418b0, L_0x555712b42cf0, L_0x555712b441a0;
LS_0x555712b49d50_0_4 .concat8 [ 16 16 16 16], L_0x555712b45eb0, L_0x555712b47300, L_0x555712b48760, L_0x555712b49c00;
L_0x555712b49d50 .concat8 [ 64 64 0 0], LS_0x555712b49d50_0_0, LS_0x555712b49d50_0_4;
L_0x555712b4a0c0 .part L_0x555712b4a6d0, 28, 4;
L_0x555712b48b70 .part L_0x555712b4bc00, 112, 16;
L_0x555712b4a480 .part L_0x555712b4b230, 14, 2;
LS_0x555712b4a270_0_0 .concat8 [ 1 1 1 1], v0x555712ab94c0_0, v0x555712abda20_0, v0x555712ac1fd0_0, v0x555712ac5ce0_0;
LS_0x555712b4a270_0_4 .concat8 [ 1 1 1 1], v0x555712ac9ad0_0, v0x555712acd7c0_0, v0x555712ad1500_0, v0x555712ad5240_0;
L_0x555712b4a270 .concat8 [ 4 4 0 0], LS_0x555712b4a270_0_0, LS_0x555712b4a270_0_4;
LS_0x555712b4a630_0_0 .concat8 [ 1 1 1 1], v0x555712ab9560_0, v0x555712abdac0_0, v0x555712ac2070_0, v0x555712ac5d80_0;
LS_0x555712b4a630_0_4 .concat8 [ 1 1 1 1], v0x555712ac9b70_0, v0x555712acd860_0, v0x555712ad15a0_0, v0x555712ad52e0_0;
L_0x555712b4a630 .concat8 [ 4 4 0 0], LS_0x555712b4a630_0_0, LS_0x555712b4a630_0_4;
LS_0x555712b4a7f0_0_0 .concat8 [ 1 1 1 1], L_0x555712b407f0, L_0x555712b41cc0, L_0x555712b43080, L_0x555712b445f0;
LS_0x555712b4a7f0_0_4 .concat8 [ 1 1 1 1], L_0x555712b46280, L_0x555712b47650, L_0x555712b48ad0, L_0x555712b4ab10;
L_0x555712b4a7f0 .concat8 [ 4 4 0 0], LS_0x555712b4a7f0_0_0, LS_0x555712b4a7f0_0_4;
L_0x555712b4ab10 .part L_0x555712b4b230, 17, 1;
LS_0x555712b4a6d0_0_0 .concat8 [ 4 4 4 4], L_0x555712b4b170, L_0x555712b40530, L_0x555712b41920, L_0x555712b42d60;
LS_0x555712b4a6d0_0_4 .concat8 [ 4 4 4 4], L_0x555712b44210, L_0x555712b45f20, L_0x555712b47370, L_0x555712b487d0;
LS_0x555712b4a6d0_0_8 .concat8 [ 4 0 0 0], L_0x555712b49c70;
L_0x555712b4a6d0 .concat8 [ 16 16 4 0], LS_0x555712b4a6d0_0_0, LS_0x555712b4a6d0_0_4, LS_0x555712b4a6d0_0_8;
LS_0x555712b4b230_0_0 .concat8 [ 2 2 2 2], L_0x555712b4ae10, v0x555712ab90e0_0, v0x555712abcda0_0, v0x555712ac1b60_0;
LS_0x555712b4b230_0_4 .concat8 [ 2 2 2 2], v0x555712ac5870_0, v0x555712ac9660_0, v0x555712acd350_0, v0x555712ad1090_0;
LS_0x555712b4b230_0_8 .concat8 [ 2 0 0 0], v0x555712ad4dd0_0;
L_0x555712b4b230 .concat8 [ 8 8 2 0], LS_0x555712b4b230_0_0, LS_0x555712b4b230_0_4, LS_0x555712b4b230_0_8;
L_0x555712b4b6f0 .reduce/and L_0x555712b4a270;
L_0x555712b4b790 .reduce/and L_0x555712b4a630;
L_0x555712b4b5b0 .functor MUXZ 1, L_0x7fd4406d2610, L_0x555712b4b790, L_0x555712b4b6f0, C4<>;
S_0x555712ab5f90 .scope generate, "col_num[1]" "col_num[1]" 3 34, 3 34 0, S_0x555712ab5970;
 .timescale 0 0;
P_0x555712ab61b0 .param/l "i" 0 3 34, +C4<01>;
v0x555712ab9c10_0 .net *"_ivl_3", 0 0, L_0x555712b407f0;  1 drivers
S_0x555712ab6290 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712ab5f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712ab6470 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712ab64b0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712ab64f0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b404c0 .functor BUFZ 16, L_0x555712b40310, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b40530 .functor BUFZ 4, v0x555712ab8b10_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712ab8b10_0 .var "a_q", 3 0;
v0x555712ab8bf0_0 .var "b_q", 3 0;
v0x555712ab8cc0_0 .var "c_q", 15 0;
v0x555712ab8dc0_0 .net "gate_clk", 0 0, L_0x555712b4ba20;  alias, 1 drivers
v0x555712ab8e60_0 .net "in_n", 15 0, L_0x555712b406b0;  1 drivers
v0x555712ab8f20_0 .net "in_w", 3 0, L_0x555712b40610;  1 drivers
v0x555712ab9000_0 .net "inst_e", 1 0, v0x555712ab90e0_0;  1 drivers
v0x555712ab90e0_0 .var "inst_q", 1 0;
v0x555712ab91c0_0 .net "inst_w", 1 0, L_0x555712b40750;  1 drivers
v0x555712ab92a0_0 .var "load_ready_q", 0 0;
v0x555712ab9360_0 .net "mac_out", 15 0, L_0x555712b40310;  1 drivers
v0x555712ab9420_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712ab94c0_0 .var "o_weight_assigned", 0 0;
v0x555712ab9560_0 .var "o_weight_zero", 0 0;
v0x555712ab9620_0 .net "out_e", 3 0, L_0x555712b40530;  1 drivers
v0x555712ab9700_0 .net "out_s", 15 0, L_0x555712b404c0;  1 drivers
v0x555712ab97e0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712ab9990_0 .var "weight_assigned", 0 0;
E_0x555712a10530 .event posedge, v0x555712ab8dc0_0;
S_0x555712ab6810 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712ab6290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712ab6a10 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712ab6a50 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712ab6a90 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b40310 .functor BUFZ 16, L_0x555712b40270, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712ab7f30_0 .net/s *"_ivl_3", 15 0, L_0x555712b40180;  1 drivers
v0x555712ab8030_0 .net/s "a", 3 0, v0x555712ab8b10_0;  1 drivers
v0x555712ab8110 .array "a_mul", 0 0;
v0x555712ab8110_0 .net/s v0x555712ab8110 0, 4 0, L_0x555712b3fbb0; 1 drivers
v0x555712ab81e0 .array "a_pad1", 0 0;
v0x555712ab81e0_0 .net/s v0x555712ab81e0 0, 4 0, L_0x555712b3f710; 1 drivers
v0x555712ab82b0_0 .net/s "b", 3 0, v0x555712ab8bf0_0;  1 drivers
v0x555712ab83c0 .array "b1", 0 0;
v0x555712ab83c0_0 .net/s v0x555712ab83c0 0, 3 0, L_0x555712b3f600; 1 drivers
v0x555712ab8480 .array "b_mul", 0 0;
v0x555712ab8480_0 .net/s v0x555712ab8480 0, 3 0, L_0x555712b3fd10; 1 drivers
v0x555712ab8550_0 .net/s "c", 15 0, v0x555712ab8cc0_0;  1 drivers
v0x555712ab8610_0 .net "in_weight_zero", 0 0, L_0x555712b3f940;  1 drivers
v0x555712ab8700_0 .net/s "out", 15 0, L_0x555712b40310;  alias, 1 drivers
v0x555712ab87c0_0 .net/s "product", 9 0, L_0x555712b40090;  1 drivers
v0x555712ab88a0 .array "product1", 0 0;
v0x555712ab88a0_0 .net/s v0x555712ab88a0 0, 8 0, L_0x555712b3ff10; 1 drivers
v0x555712ab8980_0 .net/s "psum", 15 0, L_0x555712b40270;  1 drivers
L_0x555712b40090 .extend/s 10, L_0x555712b3ff10;
L_0x555712b40180 .extend/s 16, L_0x555712b40090;
L_0x555712b40270 .arith/sum 16, L_0x555712b40180, v0x555712ab8cc0_0;
S_0x555712ab6d00 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712ab6810;
 .timescale 0 0;
P_0x555712ab6f20 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b3f600 .functor BUFZ 4, v0x555712ab8bf0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712ab7a80_0 .net/s *"_ivl_16", 8 0, L_0x555712b3fdd0;  1 drivers
v0x555712ab7b80_0 .net/s *"_ivl_19", 8 0, L_0x555712b3fe70;  1 drivers
L_0x7fd4406d2190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712ab7c60_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d2190;  1 drivers
v0x555712ab7d20_0 .net/s *"_ivl_7", 31 0, L_0x555712b3f8a0;  1 drivers
L_0x7fd4406d21d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712ab7e00_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d21d8;  1 drivers
L_0x555712b3f710 .concat [ 4 1 0 0], v0x555712ab8b10_0, L_0x7fd4406d2190;
L_0x555712b3f8a0 .extend/s 32, L_0x555712b3f600;
L_0x555712b3f940 .cmp/ne 32, L_0x555712b3f8a0, L_0x7fd4406d21d8;
L_0x555712b3fdd0 .extend/s 9, L_0x555712b3fbb0;
L_0x555712b3fe70 .extend/s 9, L_0x555712b3fd10;
L_0x555712b3ff10 .arith/mult 9, L_0x555712b3fdd0, L_0x555712b3fe70;
S_0x555712ab7000 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712ab6d00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712ab71e0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b3fbb0 .functor AND 5, L_0x555712b3f710, L_0x555712b3fad0, C4<11111>, C4<11111>;
L_0x555712b3fd10 .functor AND 4, L_0x555712b3f600, L_0x555712b3fc70, C4<1111>, C4<1111>;
v0x555712ab7360_0 .net *"_ivl_0", 4 0, L_0x555712b3fad0;  1 drivers
v0x555712ab7460_0 .net *"_ivl_4", 3 0, L_0x555712b3fc70;  1 drivers
v0x555712ab7540_0 .net/s "a", 4 0, L_0x555712b3f710;  alias, 1 drivers
v0x555712ab7630_0 .net/s "a_out", 4 0, L_0x555712b3fbb0;  alias, 1 drivers
v0x555712ab7710_0 .net/s "b", 3 0, L_0x555712b3f600;  alias, 1 drivers
v0x555712ab7840_0 .net/s "b_out", 3 0, L_0x555712b3fd10;  alias, 1 drivers
v0x555712ab7920_0 .net "mask", 0 0, L_0x555712b3f940;  alias, 1 drivers
LS_0x555712b3fad0_0_0 .concat [ 1 1 1 1], L_0x555712b3f940, L_0x555712b3f940, L_0x555712b3f940, L_0x555712b3f940;
LS_0x555712b3fad0_0_4 .concat [ 1 0 0 0], L_0x555712b3f940;
L_0x555712b3fad0 .concat [ 4 1 0 0], LS_0x555712b3fad0_0_0, LS_0x555712b3fad0_0_4;
L_0x555712b3fc70 .concat [ 1 1 1 1], L_0x555712b3f940, L_0x555712b3f940, L_0x555712b3f940, L_0x555712b3f940;
S_0x555712ab9d10 .scope generate, "col_num[2]" "col_num[2]" 3 34, 3 34 0, S_0x555712ab5970;
 .timescale 0 0;
P_0x555712ab9ee0 .param/l "i" 0 3 34, +C4<010>;
v0x555712abe980_0 .net *"_ivl_3", 0 0, L_0x555712b41cc0;  1 drivers
S_0x555712ab9fa0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712ab9d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712aba180 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712aba1c0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712aba200 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b418b0 .functor BUFZ 16, L_0x555712b41700, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b41920 .functor BUFZ 4, v0x555712abc7e0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712abc7e0_0 .var "a_q", 3 0;
v0x555712abc8c0_0 .var "b_q", 3 0;
v0x555712abc990_0 .var "c_q", 15 0;
v0x555712abca90_0 .net "gate_clk", 0 0, L_0x555712b4ba20;  alias, 1 drivers
v0x555712abcb60_0 .net "in_n", 15 0, L_0x555712b41af0;  1 drivers
v0x555712abcc00_0 .net "in_w", 3 0, L_0x555712b41a00;  1 drivers
v0x555712abccc0_0 .net "inst_e", 1 0, v0x555712abcda0_0;  1 drivers
v0x555712abcda0_0 .var "inst_q", 1 0;
v0x555712abce80_0 .net "inst_w", 1 0, L_0x555712b41c20;  1 drivers
v0x555712abcff0_0 .var "load_ready_q", 0 0;
v0x555712abd0b0_0 .net "mac_out", 15 0, L_0x555712b41700;  1 drivers
v0x555712abd170_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712abda20_0 .var "o_weight_assigned", 0 0;
v0x555712abdac0_0 .var "o_weight_zero", 0 0;
v0x555712abdb80_0 .net "out_e", 3 0, L_0x555712b41920;  1 drivers
v0x555712abdc60_0 .net "out_s", 15 0, L_0x555712b418b0;  1 drivers
v0x555712abdd40_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712abe700_0 .var "weight_assigned", 0 0;
S_0x555712aba4e0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712ab9fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712aba6e0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712aba720 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712aba760 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b41700 .functor BUFZ 16, L_0x555712b41660, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712abbc00_0 .net/s *"_ivl_3", 15 0, L_0x555712b41570;  1 drivers
v0x555712abbd00_0 .net/s "a", 3 0, v0x555712abc7e0_0;  1 drivers
v0x555712abbde0 .array "a_mul", 0 0;
v0x555712abbde0_0 .net/s v0x555712abbde0 0, 4 0, L_0x555712b40e90; 1 drivers
v0x555712abbeb0 .array "a_pad1", 0 0;
v0x555712abbeb0_0 .net/s v0x555712abbeb0 0, 4 0, L_0x555712b409f0; 1 drivers
v0x555712abbf80_0 .net/s "b", 3 0, v0x555712abc8c0_0;  1 drivers
v0x555712abc090 .array "b1", 0 0;
v0x555712abc090_0 .net/s v0x555712abc090 0, 3 0, L_0x555712b408e0; 1 drivers
v0x555712abc150 .array "b_mul", 0 0;
v0x555712abc150_0 .net/s v0x555712abc150 0, 3 0, L_0x555712b41100; 1 drivers
v0x555712abc220_0 .net/s "c", 15 0, v0x555712abc990_0;  1 drivers
v0x555712abc2e0_0 .net "in_weight_zero", 0 0, L_0x555712b40c20;  1 drivers
v0x555712abc3d0_0 .net/s "out", 15 0, L_0x555712b41700;  alias, 1 drivers
v0x555712abc490_0 .net/s "product", 9 0, L_0x555712b41480;  1 drivers
v0x555712abc570 .array "product1", 0 0;
v0x555712abc570_0 .net/s v0x555712abc570 0, 8 0, L_0x555712b41300; 1 drivers
v0x555712abc650_0 .net/s "psum", 15 0, L_0x555712b41660;  1 drivers
L_0x555712b41480 .extend/s 10, L_0x555712b41300;
L_0x555712b41570 .extend/s 16, L_0x555712b41480;
L_0x555712b41660 .arith/sum 16, L_0x555712b41570, v0x555712abc990_0;
S_0x555712aba9d0 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712aba4e0;
 .timescale 0 0;
P_0x555712ababf0 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b408e0 .functor BUFZ 4, v0x555712abc8c0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712abb750_0 .net/s *"_ivl_16", 8 0, L_0x555712b411c0;  1 drivers
v0x555712abb850_0 .net/s *"_ivl_19", 8 0, L_0x555712b41260;  1 drivers
L_0x7fd4406d2220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712abb930_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d2220;  1 drivers
v0x555712abb9f0_0 .net/s *"_ivl_7", 31 0, L_0x555712b40b80;  1 drivers
L_0x7fd4406d2268 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712abbad0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d2268;  1 drivers
L_0x555712b409f0 .concat [ 4 1 0 0], v0x555712abc7e0_0, L_0x7fd4406d2220;
L_0x555712b40b80 .extend/s 32, L_0x555712b408e0;
L_0x555712b40c20 .cmp/ne 32, L_0x555712b40b80, L_0x7fd4406d2268;
L_0x555712b411c0 .extend/s 9, L_0x555712b40e90;
L_0x555712b41260 .extend/s 9, L_0x555712b41100;
L_0x555712b41300 .arith/mult 9, L_0x555712b411c0, L_0x555712b41260;
S_0x555712abacd0 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712aba9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712abaeb0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b40e90 .functor AND 5, L_0x555712b409f0, L_0x555712b40db0, C4<11111>, C4<11111>;
L_0x555712b41100 .functor AND 4, L_0x555712b408e0, L_0x555712b40f50, C4<1111>, C4<1111>;
v0x555712abb030_0 .net *"_ivl_0", 4 0, L_0x555712b40db0;  1 drivers
v0x555712abb130_0 .net *"_ivl_4", 3 0, L_0x555712b40f50;  1 drivers
v0x555712abb210_0 .net/s "a", 4 0, L_0x555712b409f0;  alias, 1 drivers
v0x555712abb300_0 .net/s "a_out", 4 0, L_0x555712b40e90;  alias, 1 drivers
v0x555712abb3e0_0 .net/s "b", 3 0, L_0x555712b408e0;  alias, 1 drivers
v0x555712abb510_0 .net/s "b_out", 3 0, L_0x555712b41100;  alias, 1 drivers
v0x555712abb5f0_0 .net "mask", 0 0, L_0x555712b40c20;  alias, 1 drivers
LS_0x555712b40db0_0_0 .concat [ 1 1 1 1], L_0x555712b40c20, L_0x555712b40c20, L_0x555712b40c20, L_0x555712b40c20;
LS_0x555712b40db0_0_4 .concat [ 1 0 0 0], L_0x555712b40c20;
L_0x555712b40db0 .concat [ 4 1 0 0], LS_0x555712b40db0_0_0, LS_0x555712b40db0_0_4;
L_0x555712b40f50 .concat [ 1 1 1 1], L_0x555712b40c20, L_0x555712b40c20, L_0x555712b40c20, L_0x555712b40c20;
S_0x555712abea80 .scope generate, "col_num[3]" "col_num[3]" 3 34, 3 34 0, S_0x555712ab5970;
 .timescale 0 0;
P_0x555712abec60 .param/l "i" 0 3 34, +C4<011>;
v0x555712ac2720_0 .net *"_ivl_3", 0 0, L_0x555712b43080;  1 drivers
S_0x555712abed20 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712abea80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712abef00 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712abef40 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712abef80 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b42cf0 .functor BUFZ 16, L_0x555712b42b40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b42d60 .functor BUFZ 4, v0x555712ac1560_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712ac1560_0 .var "a_q", 3 0;
v0x555712ac1640_0 .var "b_q", 3 0;
v0x555712ac1710_0 .var "c_q", 15 0;
v0x555712ac1810_0 .net "gate_clk", 0 0, L_0x555712b4ba20;  alias, 1 drivers
v0x555712ac18b0_0 .net "in_n", 15 0, L_0x555712b42ee0;  1 drivers
v0x555712ac19a0_0 .net "in_w", 3 0, L_0x555712b42e40;  1 drivers
v0x555712ac1a80_0 .net "inst_e", 1 0, v0x555712ac1b60_0;  1 drivers
v0x555712ac1b60_0 .var "inst_q", 1 0;
v0x555712ac1c40_0 .net "inst_w", 1 0, L_0x555712b42fe0;  1 drivers
v0x555712ac1db0_0 .var "load_ready_q", 0 0;
v0x555712ac1e70_0 .net "mac_out", 15 0, L_0x555712b42b40;  1 drivers
v0x555712ac1f30_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712ac1fd0_0 .var "o_weight_assigned", 0 0;
v0x555712ac2070_0 .var "o_weight_zero", 0 0;
v0x555712ac2130_0 .net "out_e", 3 0, L_0x555712b42d60;  1 drivers
v0x555712ac2210_0 .net "out_s", 15 0, L_0x555712b42cf0;  1 drivers
v0x555712ac22f0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712ac24a0_0 .var "weight_assigned", 0 0;
S_0x555712abf260 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712abed20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712abf460 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712abf4a0 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712abf4e0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b42b40 .functor BUFZ 16, L_0x555712b42aa0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712ac0980_0 .net/s *"_ivl_3", 15 0, L_0x555712b429b0;  1 drivers
v0x555712ac0a80_0 .net/s "a", 3 0, v0x555712ac1560_0;  1 drivers
v0x555712ac0b60 .array "a_mul", 0 0;
v0x555712ac0b60_0 .net/s v0x555712ac0b60 0, 4 0, L_0x555712b422d0; 1 drivers
v0x555712ac0c30 .array "a_pad1", 0 0;
v0x555712ac0c30_0 .net/s v0x555712ac0c30 0, 4 0, L_0x555712b41e70; 1 drivers
v0x555712ac0d00_0 .net/s "b", 3 0, v0x555712ac1640_0;  1 drivers
v0x555712ac0e10 .array "b1", 0 0;
v0x555712ac0e10_0 .net/s v0x555712ac0e10 0, 3 0, L_0x555712b41db0; 1 drivers
v0x555712ac0ed0 .array "b_mul", 0 0;
v0x555712ac0ed0_0 .net/s v0x555712ac0ed0 0, 3 0, L_0x555712b42540; 1 drivers
v0x555712ac0fa0_0 .net/s "c", 15 0, v0x555712ac1710_0;  1 drivers
v0x555712ac1060_0 .net "in_weight_zero", 0 0, L_0x555712b420a0;  1 drivers
v0x555712ac1150_0 .net/s "out", 15 0, L_0x555712b42b40;  alias, 1 drivers
v0x555712ac1210_0 .net/s "product", 9 0, L_0x555712b428c0;  1 drivers
v0x555712ac12f0 .array "product1", 0 0;
v0x555712ac12f0_0 .net/s v0x555712ac12f0 0, 8 0, L_0x555712b42740; 1 drivers
v0x555712ac13d0_0 .net/s "psum", 15 0, L_0x555712b42aa0;  1 drivers
L_0x555712b428c0 .extend/s 10, L_0x555712b42740;
L_0x555712b429b0 .extend/s 16, L_0x555712b428c0;
L_0x555712b42aa0 .arith/sum 16, L_0x555712b429b0, v0x555712ac1710_0;
S_0x555712abf750 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712abf260;
 .timescale 0 0;
P_0x555712abf970 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b41db0 .functor BUFZ 4, v0x555712ac1640_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712ac04d0_0 .net/s *"_ivl_16", 8 0, L_0x555712b42600;  1 drivers
v0x555712ac05d0_0 .net/s *"_ivl_19", 8 0, L_0x555712b426a0;  1 drivers
L_0x7fd4406d22b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712ac06b0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d22b0;  1 drivers
v0x555712ac0770_0 .net/s *"_ivl_7", 31 0, L_0x555712b42000;  1 drivers
L_0x7fd4406d22f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712ac0850_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d22f8;  1 drivers
L_0x555712b41e70 .concat [ 4 1 0 0], v0x555712ac1560_0, L_0x7fd4406d22b0;
L_0x555712b42000 .extend/s 32, L_0x555712b41db0;
L_0x555712b420a0 .cmp/ne 32, L_0x555712b42000, L_0x7fd4406d22f8;
L_0x555712b42600 .extend/s 9, L_0x555712b422d0;
L_0x555712b426a0 .extend/s 9, L_0x555712b42540;
L_0x555712b42740 .arith/mult 9, L_0x555712b42600, L_0x555712b426a0;
S_0x555712abfa50 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712abf750;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712abfc30 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b422d0 .functor AND 5, L_0x555712b41e70, L_0x555712b42230, C4<11111>, C4<11111>;
L_0x555712b42540 .functor AND 4, L_0x555712b41db0, L_0x555712b42390, C4<1111>, C4<1111>;
v0x555712abfdb0_0 .net *"_ivl_0", 4 0, L_0x555712b42230;  1 drivers
v0x555712abfeb0_0 .net *"_ivl_4", 3 0, L_0x555712b42390;  1 drivers
v0x555712abff90_0 .net/s "a", 4 0, L_0x555712b41e70;  alias, 1 drivers
v0x555712ac0080_0 .net/s "a_out", 4 0, L_0x555712b422d0;  alias, 1 drivers
v0x555712ac0160_0 .net/s "b", 3 0, L_0x555712b41db0;  alias, 1 drivers
v0x555712ac0290_0 .net/s "b_out", 3 0, L_0x555712b42540;  alias, 1 drivers
v0x555712ac0370_0 .net "mask", 0 0, L_0x555712b420a0;  alias, 1 drivers
LS_0x555712b42230_0_0 .concat [ 1 1 1 1], L_0x555712b420a0, L_0x555712b420a0, L_0x555712b420a0, L_0x555712b420a0;
LS_0x555712b42230_0_4 .concat [ 1 0 0 0], L_0x555712b420a0;
L_0x555712b42230 .concat [ 4 1 0 0], LS_0x555712b42230_0_0, LS_0x555712b42230_0_4;
L_0x555712b42390 .concat [ 1 1 1 1], L_0x555712b420a0, L_0x555712b420a0, L_0x555712b420a0, L_0x555712b420a0;
S_0x555712ac2820 .scope generate, "col_num[4]" "col_num[4]" 3 34, 3 34 0, S_0x555712ab5970;
 .timescale 0 0;
P_0x555712ac29d0 .param/l "i" 0 3 34, +C4<0100>;
v0x555712ac6430_0 .net *"_ivl_3", 0 0, L_0x555712b445f0;  1 drivers
S_0x555712ac2ab0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712ac2820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712ac2c90 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712ac2cd0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712ac2d10 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b441a0 .functor BUFZ 16, L_0x555712b43ff0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b44210 .functor BUFZ 4, v0x555712ac52c0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712ac52c0_0 .var "a_q", 3 0;
v0x555712ac53a0_0 .var "b_q", 3 0;
v0x555712ac5470_0 .var "c_q", 15 0;
v0x555712ac5570_0 .net "gate_clk", 0 0, L_0x555712b4ba20;  alias, 1 drivers
v0x555712ac5610_0 .net "in_n", 15 0, L_0x555712b44420;  1 drivers
v0x555712ac56b0_0 .net "in_w", 3 0, L_0x555712b442f0;  1 drivers
v0x555712ac5790_0 .net "inst_e", 1 0, v0x555712ac5870_0;  1 drivers
v0x555712ac5870_0 .var "inst_q", 1 0;
v0x555712ac5950_0 .net "inst_w", 1 0, L_0x555712b44550;  1 drivers
v0x555712ac5ac0_0 .var "load_ready_q", 0 0;
v0x555712ac5b80_0 .net "mac_out", 15 0, L_0x555712b43ff0;  1 drivers
v0x555712ac5c40_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712ac5ce0_0 .var "o_weight_assigned", 0 0;
v0x555712ac5d80_0 .var "o_weight_zero", 0 0;
v0x555712ac5e40_0 .net "out_e", 3 0, L_0x555712b44210;  1 drivers
v0x555712ac5f20_0 .net "out_s", 15 0, L_0x555712b441a0;  1 drivers
v0x555712ac6000_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712ac61b0_0 .var "weight_assigned", 0 0;
S_0x555712ac2fc0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712ac2ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712ac31c0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712ac3200 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712ac3240 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b43ff0 .functor BUFZ 16, L_0x555712b43f50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712ac46e0_0 .net/s *"_ivl_3", 15 0, L_0x555712b43e60;  1 drivers
v0x555712ac47e0_0 .net/s "a", 3 0, v0x555712ac52c0_0;  1 drivers
v0x555712ac48c0 .array "a_mul", 0 0;
v0x555712ac48c0_0 .net/s v0x555712ac48c0 0, 4 0, L_0x555712b43780; 1 drivers
v0x555712ac4990 .array "a_pad1", 0 0;
v0x555712ac4990_0 .net/s v0x555712ac4990 0, 4 0, L_0x555712b43250; 1 drivers
v0x555712ac4a60_0 .net/s "b", 3 0, v0x555712ac53a0_0;  1 drivers
v0x555712ac4b70 .array "b1", 0 0;
v0x555712ac4b70_0 .net/s v0x555712ac4b70 0, 3 0, L_0x555712b43190; 1 drivers
v0x555712ac4c30 .array "b_mul", 0 0;
v0x555712ac4c30_0 .net/s v0x555712ac4c30 0, 3 0, L_0x555712b439f0; 1 drivers
v0x555712ac4d00_0 .net/s "c", 15 0, v0x555712ac5470_0;  1 drivers
v0x555712ac4dc0_0 .net "in_weight_zero", 0 0, L_0x555712b43480;  1 drivers
v0x555712ac4eb0_0 .net/s "out", 15 0, L_0x555712b43ff0;  alias, 1 drivers
v0x555712ac4f70_0 .net/s "product", 9 0, L_0x555712b43d70;  1 drivers
v0x555712ac5050 .array "product1", 0 0;
v0x555712ac5050_0 .net/s v0x555712ac5050 0, 8 0, L_0x555712b43bf0; 1 drivers
v0x555712ac5130_0 .net/s "psum", 15 0, L_0x555712b43f50;  1 drivers
L_0x555712b43d70 .extend/s 10, L_0x555712b43bf0;
L_0x555712b43e60 .extend/s 16, L_0x555712b43d70;
L_0x555712b43f50 .arith/sum 16, L_0x555712b43e60, v0x555712ac5470_0;
S_0x555712ac34b0 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712ac2fc0;
 .timescale 0 0;
P_0x555712ac36d0 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b43190 .functor BUFZ 4, v0x555712ac53a0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712ac4230_0 .net/s *"_ivl_16", 8 0, L_0x555712b43ab0;  1 drivers
v0x555712ac4330_0 .net/s *"_ivl_19", 8 0, L_0x555712b43b50;  1 drivers
L_0x7fd4406d2340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712ac4410_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d2340;  1 drivers
v0x555712ac44d0_0 .net/s *"_ivl_7", 31 0, L_0x555712b433e0;  1 drivers
L_0x7fd4406d2388 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712ac45b0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d2388;  1 drivers
L_0x555712b43250 .concat [ 4 1 0 0], v0x555712ac52c0_0, L_0x7fd4406d2340;
L_0x555712b433e0 .extend/s 32, L_0x555712b43190;
L_0x555712b43480 .cmp/ne 32, L_0x555712b433e0, L_0x7fd4406d2388;
L_0x555712b43ab0 .extend/s 9, L_0x555712b43780;
L_0x555712b43b50 .extend/s 9, L_0x555712b439f0;
L_0x555712b43bf0 .arith/mult 9, L_0x555712b43ab0, L_0x555712b43b50;
S_0x555712ac37b0 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712ac34b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712ac3990 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b43780 .functor AND 5, L_0x555712b43250, L_0x555712b43610, C4<11111>, C4<11111>;
L_0x555712b439f0 .functor AND 4, L_0x555712b43190, L_0x555712b43840, C4<1111>, C4<1111>;
v0x555712ac3b10_0 .net *"_ivl_0", 4 0, L_0x555712b43610;  1 drivers
v0x555712ac3c10_0 .net *"_ivl_4", 3 0, L_0x555712b43840;  1 drivers
v0x555712ac3cf0_0 .net/s "a", 4 0, L_0x555712b43250;  alias, 1 drivers
v0x555712ac3de0_0 .net/s "a_out", 4 0, L_0x555712b43780;  alias, 1 drivers
v0x555712ac3ec0_0 .net/s "b", 3 0, L_0x555712b43190;  alias, 1 drivers
v0x555712ac3ff0_0 .net/s "b_out", 3 0, L_0x555712b439f0;  alias, 1 drivers
v0x555712ac40d0_0 .net "mask", 0 0, L_0x555712b43480;  alias, 1 drivers
LS_0x555712b43610_0_0 .concat [ 1 1 1 1], L_0x555712b43480, L_0x555712b43480, L_0x555712b43480, L_0x555712b43480;
LS_0x555712b43610_0_4 .concat [ 1 0 0 0], L_0x555712b43480;
L_0x555712b43610 .concat [ 4 1 0 0], LS_0x555712b43610_0_0, LS_0x555712b43610_0_4;
L_0x555712b43840 .concat [ 1 1 1 1], L_0x555712b43480, L_0x555712b43480, L_0x555712b43480, L_0x555712b43480;
S_0x555712ac6530 .scope generate, "col_num[5]" "col_num[5]" 3 34, 3 34 0, S_0x555712ab5970;
 .timescale 0 0;
P_0x555712ac6730 .param/l "i" 0 3 34, +C4<0101>;
v0x555712aca220_0 .net *"_ivl_3", 0 0, L_0x555712b46280;  1 drivers
S_0x555712ac6810 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712ac6530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712ac69f0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712ac6a30 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712ac6a70 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b45eb0 .functor BUFZ 16, L_0x555712b45d00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b45f20 .functor BUFZ 4, v0x555712ac9020_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712ac9020_0 .var "a_q", 3 0;
v0x555712ac9100_0 .var "b_q", 3 0;
v0x555712ac91d0_0 .var "c_q", 15 0;
v0x555712ac92d0_0 .net "gate_clk", 0 0, L_0x555712b4ba20;  alias, 1 drivers
v0x555712ac9400_0 .net "in_n", 15 0, L_0x555712b460a0;  1 drivers
v0x555712ac94a0_0 .net "in_w", 3 0, L_0x555712b46000;  1 drivers
v0x555712ac9580_0 .net "inst_e", 1 0, v0x555712ac9660_0;  1 drivers
v0x555712ac9660_0 .var "inst_q", 1 0;
v0x555712ac9740_0 .net "inst_w", 1 0, L_0x555712b461e0;  1 drivers
v0x555712ac98b0_0 .var "load_ready_q", 0 0;
v0x555712ac9970_0 .net "mac_out", 15 0, L_0x555712b45d00;  1 drivers
v0x555712ac9a30_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712ac9ad0_0 .var "o_weight_assigned", 0 0;
v0x555712ac9b70_0 .var "o_weight_zero", 0 0;
v0x555712ac9c30_0 .net "out_e", 3 0, L_0x555712b45f20;  1 drivers
v0x555712ac9d10_0 .net "out_s", 15 0, L_0x555712b45eb0;  1 drivers
v0x555712ac9df0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712ac9fa0_0 .var "weight_assigned", 0 0;
S_0x555712ac6d20 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712ac6810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712ac6f20 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712ac6f60 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712ac6fa0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b45d00 .functor BUFZ 16, L_0x555712b45c60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712ac8440_0 .net/s *"_ivl_3", 15 0, L_0x555712b45b70;  1 drivers
v0x555712ac8540_0 .net/s "a", 3 0, v0x555712ac9020_0;  1 drivers
v0x555712ac8620 .array "a_mul", 0 0;
v0x555712ac8620_0 .net/s v0x555712ac8620 0, 4 0, L_0x555712b45490; 1 drivers
v0x555712ac86f0 .array "a_pad1", 0 0;
v0x555712ac86f0_0 .net/s v0x555712ac86f0 0, 4 0, L_0x555712b44830; 1 drivers
v0x555712ac87c0_0 .net/s "b", 3 0, v0x555712ac9100_0;  1 drivers
v0x555712ac88d0 .array "b1", 0 0;
v0x555712ac88d0_0 .net/s v0x555712ac88d0 0, 3 0, L_0x555712b43120; 1 drivers
v0x555712ac8990 .array "b_mul", 0 0;
v0x555712ac8990_0 .net/s v0x555712ac8990 0, 3 0, L_0x555712b45700; 1 drivers
v0x555712ac8a60_0 .net/s "c", 15 0, v0x555712ac91d0_0;  1 drivers
v0x555712ac8b20_0 .net "in_weight_zero", 0 0, L_0x555712b45270;  1 drivers
v0x555712ac8c10_0 .net/s "out", 15 0, L_0x555712b45d00;  alias, 1 drivers
v0x555712ac8cd0_0 .net/s "product", 9 0, L_0x555712b45a80;  1 drivers
v0x555712ac8db0 .array "product1", 0 0;
v0x555712ac8db0_0 .net/s v0x555712ac8db0 0, 8 0, L_0x555712b45900; 1 drivers
v0x555712ac8e90_0 .net/s "psum", 15 0, L_0x555712b45c60;  1 drivers
L_0x555712b45a80 .extend/s 10, L_0x555712b45900;
L_0x555712b45b70 .extend/s 16, L_0x555712b45a80;
L_0x555712b45c60 .arith/sum 16, L_0x555712b45b70, v0x555712ac91d0_0;
S_0x555712ac7210 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712ac6d20;
 .timescale 0 0;
P_0x555712ac7430 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b43120 .functor BUFZ 4, v0x555712ac9100_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712ac7f90_0 .net/s *"_ivl_16", 8 0, L_0x555712b457c0;  1 drivers
v0x555712ac8090_0 .net/s *"_ivl_19", 8 0, L_0x555712b45860;  1 drivers
L_0x7fd4406d23d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712ac8170_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d23d0;  1 drivers
v0x555712ac8230_0 .net/s *"_ivl_7", 31 0, L_0x555712b449c0;  1 drivers
L_0x7fd4406d2418 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712ac8310_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d2418;  1 drivers
L_0x555712b44830 .concat [ 4 1 0 0], v0x555712ac9020_0, L_0x7fd4406d23d0;
L_0x555712b449c0 .extend/s 32, L_0x555712b43120;
L_0x555712b45270 .cmp/ne 32, L_0x555712b449c0, L_0x7fd4406d2418;
L_0x555712b457c0 .extend/s 9, L_0x555712b45490;
L_0x555712b45860 .extend/s 9, L_0x555712b45700;
L_0x555712b45900 .arith/mult 9, L_0x555712b457c0, L_0x555712b45860;
S_0x555712ac7510 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712ac7210;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712ac76f0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b45490 .functor AND 5, L_0x555712b44830, L_0x555712b453b0, C4<11111>, C4<11111>;
L_0x555712b45700 .functor AND 4, L_0x555712b43120, L_0x555712b45550, C4<1111>, C4<1111>;
v0x555712ac7870_0 .net *"_ivl_0", 4 0, L_0x555712b453b0;  1 drivers
v0x555712ac7970_0 .net *"_ivl_4", 3 0, L_0x555712b45550;  1 drivers
v0x555712ac7a50_0 .net/s "a", 4 0, L_0x555712b44830;  alias, 1 drivers
v0x555712ac7b40_0 .net/s "a_out", 4 0, L_0x555712b45490;  alias, 1 drivers
v0x555712ac7c20_0 .net/s "b", 3 0, L_0x555712b43120;  alias, 1 drivers
v0x555712ac7d50_0 .net/s "b_out", 3 0, L_0x555712b45700;  alias, 1 drivers
v0x555712ac7e30_0 .net "mask", 0 0, L_0x555712b45270;  alias, 1 drivers
LS_0x555712b453b0_0_0 .concat [ 1 1 1 1], L_0x555712b45270, L_0x555712b45270, L_0x555712b45270, L_0x555712b45270;
LS_0x555712b453b0_0_4 .concat [ 1 0 0 0], L_0x555712b45270;
L_0x555712b453b0 .concat [ 4 1 0 0], LS_0x555712b453b0_0_0, LS_0x555712b453b0_0_4;
L_0x555712b45550 .concat [ 1 1 1 1], L_0x555712b45270, L_0x555712b45270, L_0x555712b45270, L_0x555712b45270;
S_0x555712aca320 .scope generate, "col_num[6]" "col_num[6]" 3 34, 3 34 0, S_0x555712ab5970;
 .timescale 0 0;
P_0x555712ac8860 .param/l "i" 0 3 34, +C4<0110>;
v0x555712acdf10_0 .net *"_ivl_3", 0 0, L_0x555712b47650;  1 drivers
S_0x555712aca560 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712aca320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712aca740 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712aca780 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712aca7c0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b47300 .functor BUFZ 16, L_0x555712b47150, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b47370 .functor BUFZ 4, v0x555712accda0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712accda0_0 .var "a_q", 3 0;
v0x555712acce80_0 .var "b_q", 3 0;
v0x555712accf50_0 .var "c_q", 15 0;
v0x555712acd050_0 .net "gate_clk", 0 0, L_0x555712b4ba20;  alias, 1 drivers
v0x555712acd0f0_0 .net "in_n", 15 0, L_0x555712b474f0;  1 drivers
v0x555712acd190_0 .net "in_w", 3 0, L_0x555712b47450;  1 drivers
v0x555712acd270_0 .net "inst_e", 1 0, v0x555712acd350_0;  1 drivers
v0x555712acd350_0 .var "inst_q", 1 0;
v0x555712acd430_0 .net "inst_w", 1 0, L_0x555712b46320;  1 drivers
v0x555712acd5a0_0 .var "load_ready_q", 0 0;
v0x555712acd660_0 .net "mac_out", 15 0, L_0x555712b47150;  1 drivers
v0x555712acd720_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712acd7c0_0 .var "o_weight_assigned", 0 0;
v0x555712acd860_0 .var "o_weight_zero", 0 0;
v0x555712acd920_0 .net "out_e", 3 0, L_0x555712b47370;  1 drivers
v0x555712acda00_0 .net "out_s", 15 0, L_0x555712b47300;  1 drivers
v0x555712acdae0_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712acdc90_0 .var "weight_assigned", 0 0;
S_0x555712acaaa0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712aca560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712acaca0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712acace0 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712acad20 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b47150 .functor BUFZ 16, L_0x555712b470b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712acc1c0_0 .net/s *"_ivl_3", 15 0, L_0x555712b46fc0;  1 drivers
v0x555712acc2c0_0 .net/s "a", 3 0, v0x555712accda0_0;  1 drivers
v0x555712acc3a0 .array "a_mul", 0 0;
v0x555712acc3a0_0 .net/s v0x555712acc3a0 0, 4 0, L_0x555712b468e0; 1 drivers
v0x555712acc470 .array "a_pad1", 0 0;
v0x555712acc470_0 .net/s v0x555712acc470 0, 4 0, L_0x555712b46140; 1 drivers
v0x555712acc540_0 .net/s "b", 3 0, v0x555712acce80_0;  1 drivers
v0x555712acc650 .array "b1", 0 0;
v0x555712acc650_0 .net/s v0x555712acc650 0, 3 0, L_0x555712b463d0; 1 drivers
v0x555712acc710 .array "b_mul", 0 0;
v0x555712acc710_0 .net/s v0x555712acc710 0, 3 0, L_0x555712b46b50; 1 drivers
v0x555712acc7e0_0 .net/s "c", 15 0, v0x555712accf50_0;  1 drivers
v0x555712acc8a0_0 .net "in_weight_zero", 0 0, L_0x555712b46670;  1 drivers
v0x555712acc990_0 .net/s "out", 15 0, L_0x555712b47150;  alias, 1 drivers
v0x555712acca50_0 .net/s "product", 9 0, L_0x555712b46ed0;  1 drivers
v0x555712accb30 .array "product1", 0 0;
v0x555712accb30_0 .net/s v0x555712accb30 0, 8 0, L_0x555712b46d50; 1 drivers
v0x555712accc10_0 .net/s "psum", 15 0, L_0x555712b470b0;  1 drivers
L_0x555712b46ed0 .extend/s 10, L_0x555712b46d50;
L_0x555712b46fc0 .extend/s 16, L_0x555712b46ed0;
L_0x555712b470b0 .arith/sum 16, L_0x555712b46fc0, v0x555712accf50_0;
S_0x555712acaf90 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712acaaa0;
 .timescale 0 0;
P_0x555712acb1b0 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b463d0 .functor BUFZ 4, v0x555712acce80_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712acbd10_0 .net/s *"_ivl_16", 8 0, L_0x555712b46c10;  1 drivers
v0x555712acbe10_0 .net/s *"_ivl_19", 8 0, L_0x555712b46cb0;  1 drivers
L_0x7fd4406d2460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712acbef0_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d2460;  1 drivers
v0x555712acbfb0_0 .net/s *"_ivl_7", 31 0, L_0x555712b465d0;  1 drivers
L_0x7fd4406d24a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712acc090_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d24a8;  1 drivers
L_0x555712b46140 .concat [ 4 1 0 0], v0x555712accda0_0, L_0x7fd4406d2460;
L_0x555712b465d0 .extend/s 32, L_0x555712b463d0;
L_0x555712b46670 .cmp/ne 32, L_0x555712b465d0, L_0x7fd4406d24a8;
L_0x555712b46c10 .extend/s 9, L_0x555712b468e0;
L_0x555712b46cb0 .extend/s 9, L_0x555712b46b50;
L_0x555712b46d50 .arith/mult 9, L_0x555712b46c10, L_0x555712b46cb0;
S_0x555712acb290 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712acaf90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712acb470 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b468e0 .functor AND 5, L_0x555712b46140, L_0x555712b46800, C4<11111>, C4<11111>;
L_0x555712b46b50 .functor AND 4, L_0x555712b463d0, L_0x555712b469a0, C4<1111>, C4<1111>;
v0x555712acb5f0_0 .net *"_ivl_0", 4 0, L_0x555712b46800;  1 drivers
v0x555712acb6f0_0 .net *"_ivl_4", 3 0, L_0x555712b469a0;  1 drivers
v0x555712acb7d0_0 .net/s "a", 4 0, L_0x555712b46140;  alias, 1 drivers
v0x555712acb8c0_0 .net/s "a_out", 4 0, L_0x555712b468e0;  alias, 1 drivers
v0x555712acb9a0_0 .net/s "b", 3 0, L_0x555712b463d0;  alias, 1 drivers
v0x555712acbad0_0 .net/s "b_out", 3 0, L_0x555712b46b50;  alias, 1 drivers
v0x555712acbbb0_0 .net "mask", 0 0, L_0x555712b46670;  alias, 1 drivers
LS_0x555712b46800_0_0 .concat [ 1 1 1 1], L_0x555712b46670, L_0x555712b46670, L_0x555712b46670, L_0x555712b46670;
LS_0x555712b46800_0_4 .concat [ 1 0 0 0], L_0x555712b46670;
L_0x555712b46800 .concat [ 4 1 0 0], LS_0x555712b46800_0_0, LS_0x555712b46800_0_4;
L_0x555712b469a0 .concat [ 1 1 1 1], L_0x555712b46670, L_0x555712b46670, L_0x555712b46670, L_0x555712b46670;
S_0x555712ace010 .scope generate, "col_num[7]" "col_num[7]" 3 34, 3 34 0, S_0x555712ab5970;
 .timescale 0 0;
P_0x555712ace1c0 .param/l "i" 0 3 34, +C4<0111>;
v0x555712ad1c50_0 .net *"_ivl_3", 0 0, L_0x555712b48ad0;  1 drivers
S_0x555712ace2a0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712ace010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712ace480 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712ace4c0 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712ace500 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b48760 .functor BUFZ 16, L_0x555712b485b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b487d0 .functor BUFZ 4, v0x555712ad0ae0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712ad0ae0_0 .var "a_q", 3 0;
v0x555712ad0bc0_0 .var "b_q", 3 0;
v0x555712ad0c90_0 .var "c_q", 15 0;
v0x555712ad0d90_0 .net "gate_clk", 0 0, L_0x555712b4ba20;  alias, 1 drivers
v0x555712ad0e30_0 .net "in_n", 15 0, L_0x555712b48950;  1 drivers
v0x555712ad0ed0_0 .net "in_w", 3 0, L_0x555712b488b0;  1 drivers
v0x555712ad0fb0_0 .net "inst_e", 1 0, v0x555712ad1090_0;  1 drivers
v0x555712ad1090_0 .var "inst_q", 1 0;
v0x555712ad1170_0 .net "inst_w", 1 0, L_0x555712b476f0;  1 drivers
v0x555712ad12e0_0 .var "load_ready_q", 0 0;
v0x555712ad13a0_0 .net "mac_out", 15 0, L_0x555712b485b0;  1 drivers
v0x555712ad1460_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712ad1500_0 .var "o_weight_assigned", 0 0;
v0x555712ad15a0_0 .var "o_weight_zero", 0 0;
v0x555712ad1660_0 .net "out_e", 3 0, L_0x555712b487d0;  1 drivers
v0x555712ad1740_0 .net "out_s", 15 0, L_0x555712b48760;  1 drivers
v0x555712ad1820_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712ad19d0_0 .var "weight_assigned", 0 0;
S_0x555712ace7e0 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712ace2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712ace9e0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712acea20 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712acea60 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b485b0 .functor BUFZ 16, L_0x555712b48510, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712acff00_0 .net/s *"_ivl_3", 15 0, L_0x555712b48420;  1 drivers
v0x555712ad0000_0 .net/s "a", 3 0, v0x555712ad0ae0_0;  1 drivers
v0x555712ad00e0 .array "a_mul", 0 0;
v0x555712ad00e0_0 .net/s v0x555712ad00e0 0, 4 0, L_0x555712b47d40; 1 drivers
v0x555712ad01b0 .array "a_pad1", 0 0;
v0x555712ad01b0_0 .net/s v0x555712ad01b0 0, 4 0, L_0x555712b47810; 1 drivers
v0x555712ad0280_0 .net/s "b", 3 0, v0x555712ad0bc0_0;  1 drivers
v0x555712ad0390 .array "b1", 0 0;
v0x555712ad0390_0 .net/s v0x555712ad0390 0, 3 0, L_0x555712b47590; 1 drivers
v0x555712ad0450 .array "b_mul", 0 0;
v0x555712ad0450_0 .net/s v0x555712ad0450 0, 3 0, L_0x555712b47fb0; 1 drivers
v0x555712ad0520_0 .net/s "c", 15 0, v0x555712ad0c90_0;  1 drivers
v0x555712ad05e0_0 .net "in_weight_zero", 0 0, L_0x555712b47a40;  1 drivers
v0x555712ad06d0_0 .net/s "out", 15 0, L_0x555712b485b0;  alias, 1 drivers
v0x555712ad0790_0 .net/s "product", 9 0, L_0x555712b48330;  1 drivers
v0x555712ad0870 .array "product1", 0 0;
v0x555712ad0870_0 .net/s v0x555712ad0870 0, 8 0, L_0x555712b481b0; 1 drivers
v0x555712ad0950_0 .net/s "psum", 15 0, L_0x555712b48510;  1 drivers
L_0x555712b48330 .extend/s 10, L_0x555712b481b0;
L_0x555712b48420 .extend/s 16, L_0x555712b48330;
L_0x555712b48510 .arith/sum 16, L_0x555712b48420, v0x555712ad0c90_0;
S_0x555712acecd0 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712ace7e0;
 .timescale 0 0;
P_0x555712aceef0 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b47590 .functor BUFZ 4, v0x555712ad0bc0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712acfa50_0 .net/s *"_ivl_16", 8 0, L_0x555712b48070;  1 drivers
v0x555712acfb50_0 .net/s *"_ivl_19", 8 0, L_0x555712b48110;  1 drivers
L_0x7fd4406d24f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712acfc30_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d24f0;  1 drivers
v0x555712acfcf0_0 .net/s *"_ivl_7", 31 0, L_0x555712b479a0;  1 drivers
L_0x7fd4406d2538 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712acfdd0_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d2538;  1 drivers
L_0x555712b47810 .concat [ 4 1 0 0], v0x555712ad0ae0_0, L_0x7fd4406d24f0;
L_0x555712b479a0 .extend/s 32, L_0x555712b47590;
L_0x555712b47a40 .cmp/ne 32, L_0x555712b479a0, L_0x7fd4406d2538;
L_0x555712b48070 .extend/s 9, L_0x555712b47d40;
L_0x555712b48110 .extend/s 9, L_0x555712b47fb0;
L_0x555712b481b0 .arith/mult 9, L_0x555712b48070, L_0x555712b48110;
S_0x555712acefd0 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712acecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712acf1b0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b47d40 .functor AND 5, L_0x555712b47810, L_0x555712b47bd0, C4<11111>, C4<11111>;
L_0x555712b47fb0 .functor AND 4, L_0x555712b47590, L_0x555712b47e00, C4<1111>, C4<1111>;
v0x555712acf330_0 .net *"_ivl_0", 4 0, L_0x555712b47bd0;  1 drivers
v0x555712acf430_0 .net *"_ivl_4", 3 0, L_0x555712b47e00;  1 drivers
v0x555712acf510_0 .net/s "a", 4 0, L_0x555712b47810;  alias, 1 drivers
v0x555712acf600_0 .net/s "a_out", 4 0, L_0x555712b47d40;  alias, 1 drivers
v0x555712acf6e0_0 .net/s "b", 3 0, L_0x555712b47590;  alias, 1 drivers
v0x555712acf810_0 .net/s "b_out", 3 0, L_0x555712b47fb0;  alias, 1 drivers
v0x555712acf8f0_0 .net "mask", 0 0, L_0x555712b47a40;  alias, 1 drivers
LS_0x555712b47bd0_0_0 .concat [ 1 1 1 1], L_0x555712b47a40, L_0x555712b47a40, L_0x555712b47a40, L_0x555712b47a40;
LS_0x555712b47bd0_0_4 .concat [ 1 0 0 0], L_0x555712b47a40;
L_0x555712b47bd0 .concat [ 4 1 0 0], LS_0x555712b47bd0_0_0, LS_0x555712b47bd0_0_4;
L_0x555712b47e00 .concat [ 1 1 1 1], L_0x555712b47a40, L_0x555712b47a40, L_0x555712b47a40, L_0x555712b47a40;
S_0x555712ad1d50 .scope generate, "col_num[8]" "col_num[8]" 3 34, 3 34 0, S_0x555712ab5970;
 .timescale 0 0;
P_0x555712ad1f00 .param/l "i" 0 3 34, +C4<01000>;
v0x555712ad5990_0 .net *"_ivl_3", 0 0, L_0x555712b4ab10;  1 drivers
S_0x555712ad1fe0 .scope module, "mac_tile_instance" "mac_tile" 3 35, 4 3 0, S_0x555712ad1d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gate_clk";
    .port_info 1 /INPUT 1 "no_gate_clk";
    .port_info 2 /OUTPUT 16 "out_s";
    .port_info 3 /INPUT 4 "in_w";
    .port_info 4 /OUTPUT 4 "out_e";
    .port_info 5 /INPUT 16 "in_n";
    .port_info 6 /INPUT 2 "inst_w";
    .port_info 7 /OUTPUT 2 "inst_e";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "o_weight_assigned";
    .port_info 10 /OUTPUT 1 "o_weight_zero";
P_0x555712ad21c0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555712ad2200 .param/l "channels_per_pe" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x555712ad2240 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x555712b49c00 .functor BUFZ 16, L_0x555712b49a50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555712b49c70 .functor BUFZ 4, v0x555712ad4820_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712ad4820_0 .var "a_q", 3 0;
v0x555712ad4900_0 .var "b_q", 3 0;
v0x555712ad49d0_0 .var "c_q", 15 0;
v0x555712ad4ad0_0 .net "gate_clk", 0 0, L_0x555712b4ba20;  alias, 1 drivers
v0x555712ad4b70_0 .net "in_n", 15 0, L_0x555712b48b70;  1 drivers
v0x555712ad4c10_0 .net "in_w", 3 0, L_0x555712b4a0c0;  1 drivers
v0x555712ad4cf0_0 .net "inst_e", 1 0, v0x555712ad4dd0_0;  1 drivers
v0x555712ad4dd0_0 .var "inst_q", 1 0;
v0x555712ad4eb0_0 .net "inst_w", 1 0, L_0x555712b4a480;  1 drivers
v0x555712ad5020_0 .var "load_ready_q", 0 0;
v0x555712ad50e0_0 .net "mac_out", 15 0, L_0x555712b49a50;  1 drivers
v0x555712ad51a0_0 .net "no_gate_clk", 0 0, o0x7fd440a586d8;  alias, 0 drivers
v0x555712ad5240_0 .var "o_weight_assigned", 0 0;
v0x555712ad52e0_0 .var "o_weight_zero", 0 0;
v0x555712ad53a0_0 .net "out_e", 3 0, L_0x555712b49c70;  1 drivers
v0x555712ad5480_0 .net "out_s", 15 0, L_0x555712b49c00;  1 drivers
v0x555712ad5560_0 .net "reset", 0 0, o0x7fd440a587c8;  alias, 0 drivers
v0x555712ad5710_0 .var "weight_assigned", 0 0;
S_0x555712ad2520 .scope module, "mac_instance" "mac" 4 30, 5 3 0, S_0x555712ad1fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x555712ad2720 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x555712ad2760 .param/l "channels_per_pe" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x555712ad27a0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x555712b49a50 .functor BUFZ 16, L_0x555712b499b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555712ad3c40_0 .net/s *"_ivl_3", 15 0, L_0x555712b498c0;  1 drivers
v0x555712ad3d40_0 .net/s "a", 3 0, v0x555712ad4820_0;  1 drivers
v0x555712ad3e20 .array "a_mul", 0 0;
v0x555712ad3e20_0 .net/s v0x555712ad3e20 0, 4 0, L_0x555712b491e0; 1 drivers
v0x555712ad3ef0 .array "a_pad1", 0 0;
v0x555712ad3ef0_0 .net/s v0x555712ad3ef0 0, 4 0, L_0x555712b48cb0; 1 drivers
v0x555712ad3fc0_0 .net/s "b", 3 0, v0x555712ad4900_0;  1 drivers
v0x555712ad40d0 .array "b1", 0 0;
v0x555712ad40d0_0 .net/s v0x555712ad40d0 0, 3 0, L_0x555712b489f0; 1 drivers
v0x555712ad4190 .array "b_mul", 0 0;
v0x555712ad4190_0 .net/s v0x555712ad4190 0, 3 0, L_0x555712b49450; 1 drivers
v0x555712ad4260_0 .net/s "c", 15 0, v0x555712ad49d0_0;  1 drivers
v0x555712ad4320_0 .net "in_weight_zero", 0 0, L_0x555712b48ee0;  1 drivers
v0x555712ad4410_0 .net/s "out", 15 0, L_0x555712b49a50;  alias, 1 drivers
v0x555712ad44d0_0 .net/s "product", 9 0, L_0x555712b497d0;  1 drivers
v0x555712ad45b0 .array "product1", 0 0;
v0x555712ad45b0_0 .net/s v0x555712ad45b0 0, 8 0, L_0x555712b49650; 1 drivers
v0x555712ad4690_0 .net/s "psum", 15 0, L_0x555712b499b0;  1 drivers
L_0x555712b497d0 .extend/s 10, L_0x555712b49650;
L_0x555712b498c0 .extend/s 16, L_0x555712b497d0;
L_0x555712b499b0 .arith/sum 16, L_0x555712b498c0, v0x555712ad49d0_0;
S_0x555712ad2a10 .scope generate, "mac_op[0]" "mac_op[0]" 5 30, 5 30 0, S_0x555712ad2520;
 .timescale 0 0;
P_0x555712ad2c30 .param/l "i" 0 5 30, +C4<00>;
L_0x555712b489f0 .functor BUFZ 4, v0x555712ad4900_0, C4<0000>, C4<0000>, C4<0000>;
v0x555712ad3790_0 .net/s *"_ivl_16", 8 0, L_0x555712b49510;  1 drivers
v0x555712ad3890_0 .net/s *"_ivl_19", 8 0, L_0x555712b495b0;  1 drivers
L_0x7fd4406d2580 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555712ad3970_0 .net/2u *"_ivl_2", 0 0, L_0x7fd4406d2580;  1 drivers
v0x555712ad3a30_0 .net/s *"_ivl_7", 31 0, L_0x555712b48e40;  1 drivers
L_0x7fd4406d25c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555712ad3b10_0 .net/2s *"_ivl_9", 31 0, L_0x7fd4406d25c8;  1 drivers
L_0x555712b48cb0 .concat [ 4 1 0 0], v0x555712ad4820_0, L_0x7fd4406d2580;
L_0x555712b48e40 .extend/s 32, L_0x555712b489f0;
L_0x555712b48ee0 .cmp/ne 32, L_0x555712b48e40, L_0x7fd4406d25c8;
L_0x555712b49510 .extend/s 9, L_0x555712b491e0;
L_0x555712b495b0 .extend/s 9, L_0x555712b49450;
L_0x555712b49650 .arith/mult 9, L_0x555712b49510, L_0x555712b495b0;
S_0x555712ad2d10 .scope module, "filter0" "toggle_filter" 5 35, 5 79 0, S_0x555712ad2a10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mask";
    .port_info 3 /OUTPUT 5 "a_out";
    .port_info 4 /OUTPUT 4 "b_out";
P_0x555712ad2ef0 .param/l "bw" 0 5 81, +C4<00000000000000000000000000000100>;
L_0x555712b491e0 .functor AND 5, L_0x555712b48cb0, L_0x555712b49070, C4<11111>, C4<11111>;
L_0x555712b49450 .functor AND 4, L_0x555712b489f0, L_0x555712b492a0, C4<1111>, C4<1111>;
v0x555712ad3070_0 .net *"_ivl_0", 4 0, L_0x555712b49070;  1 drivers
v0x555712ad3170_0 .net *"_ivl_4", 3 0, L_0x555712b492a0;  1 drivers
v0x555712ad3250_0 .net/s "a", 4 0, L_0x555712b48cb0;  alias, 1 drivers
v0x555712ad3340_0 .net/s "a_out", 4 0, L_0x555712b491e0;  alias, 1 drivers
v0x555712ad3420_0 .net/s "b", 3 0, L_0x555712b489f0;  alias, 1 drivers
v0x555712ad3550_0 .net/s "b_out", 3 0, L_0x555712b49450;  alias, 1 drivers
v0x555712ad3630_0 .net "mask", 0 0, L_0x555712b48ee0;  alias, 1 drivers
LS_0x555712b49070_0_0 .concat [ 1 1 1 1], L_0x555712b48ee0, L_0x555712b48ee0, L_0x555712b48ee0, L_0x555712b48ee0;
LS_0x555712b49070_0_4 .concat [ 1 0 0 0], L_0x555712b48ee0;
L_0x555712b49070 .concat [ 4 1 0 0], LS_0x555712b49070_0_0, LS_0x555712b49070_0_4;
L_0x555712b492a0 .concat [ 1 1 1 1], L_0x555712b48ee0, L_0x555712b48ee0, L_0x555712b48ee0, L_0x555712b48ee0;
    .scope S_0x555712a5d820;
T_0 ;
    %wait E_0x5557125d9ff0;
    %load/vec4 v0x5557128a2ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712875150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712869b40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571282dc20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571282e330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712844c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128970b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128524e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555712869430_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712875150_0, 4, 5;
    %load/vec4 v0x555712869430_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712869430_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.2, 9;
    %load/vec4 v0x5557128174f0_0;
    %assign/vec4 v0x55571282dc20_0, 0;
T_0.2 ;
    %load/vec4 v0x555712869430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712869b40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5557128174f0_0;
    %assign/vec4 v0x55571282e330_0, 0;
    %load/vec4 v0x5557128174f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712844c80_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712844c80_0, 0;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557128970b0_0, 0;
    %load/vec4 v0x5557128970b0_0;
    %assign/vec4 v0x5557128524e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712869b40_0, 0;
T_0.4 ;
    %load/vec4 v0x555712869b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x555712869430_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712875150_0, 4, 5;
T_0.8 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555712a5d820;
T_1 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x5557128a2ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5557128223f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5557128a2ff0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x555712816de0_0;
    %assign/vec4 v0x5557128223f0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555712a23240;
T_2 ;
    %wait E_0x5557125d9ff0;
    %load/vec4 v0x55571298df70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571295e8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712953080_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712924cf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712925400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129a54c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571298e680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129a4db0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555712952970_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571295e8b0_0, 4, 5;
    %load/vec4 v0x555712952970_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712952970_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.2, 9;
    %load/vec4 v0x55571296ba10_0;
    %assign/vec4 v0x555712924cf0_0, 0;
T_2.2 ;
    %load/vec4 v0x555712952970_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712953080_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55571296ba10_0;
    %assign/vec4 v0x555712925400_0, 0;
    %load/vec4 v0x55571296ba10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557129a54c0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129a54c0_0, 0;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571298e680_0, 0;
    %load/vec4 v0x55571298e680_0;
    %assign/vec4 v0x5557129a4db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712953080_0, 0;
T_2.4 ;
    %load/vec4 v0x555712953080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x555712952970_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571295e8b0_0, 4, 5;
T_2.8 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555712a23240;
T_3 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x55571298df70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712947140_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55571298df70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x555712977a70_0;
    %assign/vec4 v0x555712947140_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555712a3b3d0;
T_4 ;
    %wait E_0x5557125d9ff0;
    %load/vec4 v0x5557127a40f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571291b940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557129795b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a77000_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a77710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a347a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128c92f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129e2830_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555712926f50_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571291b940_0, 4, 5;
    %load/vec4 v0x555712926f50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712926f50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.2, 9;
    %load/vec4 v0x555712a606b0_0;
    %assign/vec4 v0x555712a77000_0, 0;
T_4.2 ;
    %load/vec4 v0x555712926f50_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5557129795b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x555712a606b0_0;
    %assign/vec4 v0x555712a77710_0, 0;
    %load/vec4 v0x555712a606b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a347a0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a347a0_0, 0;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557128c92f0_0, 0;
    %load/vec4 v0x5557128c92f0_0;
    %assign/vec4 v0x5557129e2830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129795b0_0, 0;
T_4.4 ;
    %load/vec4 v0x5557129795b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x555712926f50_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571291b940_0, 4, 5;
T_4.8 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555712a3b3d0;
T_5 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x5557127a40f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712a6b7d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5557127a40f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x555712a5ffa0_0;
    %assign/vec4 v0x555712a6b7d0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5557129ff770;
T_6 ;
    %wait E_0x5557125d9ff0;
    %load/vec4 v0x5557129d1ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712a45c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a23000_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a32550_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712839b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129f3d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129c5a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129ff530_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x555712a3a660_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a45c70_0, 4, 5;
    %load/vec4 v0x555712a3a660_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712a3a660_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.2, 9;
    %load/vec4 v0x555712a5cab0_0;
    %assign/vec4 v0x555712a32550_0, 0;
T_6.2 ;
    %load/vec4 v0x555712a3a660_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712a23000_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x555712a5cab0_0;
    %assign/vec4 v0x555712839b40_0, 0;
    %load/vec4 v0x555712a5cab0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557129f3d00_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129f3d00_0, 0;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557129c5a80_0, 0;
    %load/vec4 v0x5557129c5a80_0;
    %assign/vec4 v0x5557129ff530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a23000_0, 0;
T_6.4 ;
    %load/vec4 v0x555712a23000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x555712a3a660_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a45c70_0, 4, 5;
T_6.8 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5557129ff770;
T_7 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x5557129d1ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5557128977a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5557129d1ae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x555712a682e0_0;
    %assign/vec4 v0x5557128977a0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5557129e9460;
T_8 ;
    %wait E_0x5557125d9ff0;
    %load/vec4 v0x5557127a9fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571282a730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557128082e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712888390_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571287cb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557127cc410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571279e9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557127d7c40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55571281ef00_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571282a730_0, 4, 5;
    %load/vec4 v0x55571281ef00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x55571281ef00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.2, 9;
    %load/vec4 v0x555712841790_0;
    %assign/vec4 v0x555712888390_0, 0;
T_8.2 ;
    %load/vec4 v0x55571281ef00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5557128082e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x555712841790_0;
    %assign/vec4 v0x55571287cb60_0, 0;
    %load/vec4 v0x555712841790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557127cc410_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557127cc410_0, 0;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571279e9b0_0, 0;
    %load/vec4 v0x55571279e9b0_0;
    %assign/vec4 v0x5557127d7c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128082e0_0, 0;
T_8.4 ;
    %load/vec4 v0x5557128082e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0x55571281ef00_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571282a730_0, 4, 5;
T_8.8 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5557129e9460;
T_9 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x5557127a9fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712871550_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5557127a9fb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55571284e8e0_0;
    %assign/vec4 v0x555712871550_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5557129dd320;
T_10 ;
    %wait E_0x5557125d9ff0;
    %load/vec4 v0x5557127eed60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557128639c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571283f210_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557128b6020_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557128a9fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712811370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557127e0ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571281c980_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5557128583c0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557128639c0_0, 4, 5;
    %load/vec4 v0x5557128583c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5557128583c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.2, 9;
    %load/vec4 v0x55571287a5e0_0;
    %assign/vec4 v0x5557128b6020_0, 0;
T_10.2 ;
    %load/vec4 v0x5557128583c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55571283f210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x55571287a5e0_0;
    %assign/vec4 v0x5557128a9fc0_0, 0;
    %load/vec4 v0x55571287a5e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712811370_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712811370_0, 0;
T_10.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557127e0ef0_0, 0;
    %load/vec4 v0x5557127e0ef0_0;
    %assign/vec4 v0x55571281c980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571283f210_0, 0;
T_10.4 ;
    %load/vec4 v0x55571283f210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x5557128583c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557128639c0_0, 4, 5;
T_10.8 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5557129dd320;
T_11 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x5557127eed60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55571289ce70_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5557127eed60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x555712885e10_0;
    %assign/vec4 v0x55571289ce70_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x555712996e00;
T_12 ;
    %wait E_0x5557125d9ff0;
    %load/vec4 v0x5557128318b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712811ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571281d4d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557127fa9d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557127fb2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712826080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571283fd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712828d00_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55571280f350_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712811ec0_0, 4, 5;
    %load/vec4 v0x55571280f350_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x55571280f350_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.2, 9;
    %load/vec4 v0x555712803d40_0;
    %assign/vec4 v0x5557127fa9d0_0, 0;
T_12.2 ;
    %load/vec4 v0x55571280f350_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55571281d4d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x555712803d40_0;
    %assign/vec4 v0x5557127fb2b0_0, 0;
    %load/vec4 v0x555712803d40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712826080_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712826080_0, 0;
T_12.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571283fd60_0, 0;
    %load/vec4 v0x55571283fd60_0;
    %assign/vec4 v0x555712828d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571281d4d0_0, 0;
T_12.4 ;
    %load/vec4 v0x55571281d4d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %load/vec4 v0x55571280f350_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712811ec0_0, 4, 5;
T_12.8 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555712996e00;
T_13 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x5557128318b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5557127f8740_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5557128318b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5557128068b0_0;
    %assign/vec4 v0x5557127f8740_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5557129b8b60;
T_14 ;
    %wait E_0x5557125d9ff0;
    %load/vec4 v0x5557128ed170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557128cd780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557128d8d90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557128b6290_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557128b6b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128e1940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128fb620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128e45c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5557128cac10_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557128cd780_0, 4, 5;
    %load/vec4 v0x5557128cac10_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5557128cac10_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_14.2, 9;
    %load/vec4 v0x5557128bf600_0;
    %assign/vec4 v0x5557128b6290_0, 0;
T_14.2 ;
    %load/vec4 v0x5557128cac10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5557128d8d90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x5557128bf600_0;
    %assign/vec4 v0x5557128b6b70_0, 0;
    %load/vec4 v0x5557128bf600_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557128e1940_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128e1940_0, 0;
T_14.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557128fb620_0, 0;
    %load/vec4 v0x5557128fb620_0;
    %assign/vec4 v0x5557128e45c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128d8d90_0, 0;
T_14.4 ;
    %load/vec4 v0x5557128d8d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0x5557128cac10_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557128cd780_0, 4, 5;
T_14.8 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5557129b8b60;
T_15 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x5557128ed170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5557128b4000_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5557128ed170_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5557128c2170_0;
    %assign/vec4 v0x5557128b4000_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5557129801e0;
T_16 ;
    %wait E_0x5557128763e0;
    %load/vec4 v0x555712a14b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557129f22d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557129fd220_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557129dadd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557129db6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a09330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a20cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a08a50_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5557129ef760_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557129f22d0_0, 4, 5;
    %load/vec4 v0x5557129ef760_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5557129ef760_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_16.2, 9;
    %load/vec4 v0x5557129e4150_0;
    %assign/vec4 v0x5557129dadd0_0, 0;
T_16.2 ;
    %load/vec4 v0x5557129ef760_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5557129fd220_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x5557129e4150_0;
    %assign/vec4 v0x5557129db6b0_0, 0;
    %load/vec4 v0x5557129e4150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a09330_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a09330_0, 0;
T_16.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a20cf0_0, 0;
    %load/vec4 v0x555712a20cf0_0;
    %assign/vec4 v0x555712a08a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129fd220_0, 0;
T_16.4 ;
    %load/vec4 v0x5557129fd220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0x5557129ef760_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557129f22d0_0, 4, 5;
T_16.8 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5557129801e0;
T_17 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712a14b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5557129d8b40_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x555712a14b60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5557129e6cc0_0;
    %assign/vec4 v0x5557129d8b40_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x555712943e90;
T_18 ;
    %wait E_0x5557128763e0;
    %load/vec4 v0x555712953fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557129ed140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a037b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a55de0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a61610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571298f4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712954080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571299ac90_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5557129d6530_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557129ed140_0, 4, 5;
    %load/vec4 v0x5557129d6530_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5557129d6530_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_18.2, 9;
    %load/vec4 v0x555712a0f960_0;
    %assign/vec4 v0x555712a55de0_0, 0;
T_18.2 ;
    %load/vec4 v0x5557129d6530_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712a037b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x555712a0f960_0;
    %assign/vec4 v0x555712a61610_0, 0;
    %load/vec4 v0x555712a0f960_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571298f4d0_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571298f4d0_0, 0;
T_18.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712954080_0, 0;
    %load/vec4 v0x555712954080_0;
    %assign/vec4 v0x55571299ac90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a037b0_0, 0;
T_18.4 ;
    %load/vec4 v0x555712a037b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %load/vec4 v0x5557129d6530_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557129ed140_0, 4, 5;
T_18.8 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x555712943e90;
T_19 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712953fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712a6ce40_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x555712953fe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x555712a0f8c0_0;
    %assign/vec4 v0x555712a6ce40_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55571292db80;
T_20 ;
    %wait E_0x5557128763e0;
    %load/vec4 v0x555712a236b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712a43c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a3ad10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a5aa60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a51c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a2f710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a23750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a2fad0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x555712a3b030_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a43c20_0, 4, 5;
    %load/vec4 v0x555712a3b030_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712a3b030_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_20.2, 9;
    %load/vec4 v0x555712a46640_0;
    %assign/vec4 v0x555712a5aa60_0, 0;
T_20.2 ;
    %load/vec4 v0x555712a3b030_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712a3ad10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x555712a46640_0;
    %assign/vec4 v0x555712a51c50_0, 0;
    %load/vec4 v0x555712a46640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a2f710_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a2f710_0, 0;
T_20.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a23750_0, 0;
    %load/vec4 v0x555712a23750_0;
    %assign/vec4 v0x555712a2fad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a3ad10_0, 0;
T_20.4 ;
    %load/vec4 v0x555712a3ad10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %load/vec4 v0x555712a3b030_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a43c20_0, 4, 5;
T_20.8 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55571292db80;
T_21 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712a236b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712a51930_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x555712a236b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x555712a4f2d0_0;
    %assign/vec4 v0x555712a51930_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x555712921a40;
T_22 ;
    %wait E_0x5557128763e0;
    %load/vec4 v0x55571297fb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571299f870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712996740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557129b68d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557129adac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571298b130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571297fbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571298b4f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x555712996a60_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571299f870_0, 4, 5;
    %load/vec4 v0x555712996a60_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712996a60_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_22.2, 9;
    %load/vec4 v0x5557129a2290_0;
    %assign/vec4 v0x5557129b68d0_0, 0;
T_22.2 ;
    %load/vec4 v0x555712996a60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712996740_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x5557129a2290_0;
    %assign/vec4 v0x5557129adac0_0, 0;
    %load/vec4 v0x5557129a2290_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571298b130_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571298b130_0, 0;
T_22.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571297fbc0_0, 0;
    %load/vec4 v0x55571297fbc0_0;
    %assign/vec4 v0x55571298b4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712996740_0, 0;
T_22.4 ;
    %load/vec4 v0x555712996740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %load/vec4 v0x555712996a60_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571299f870_0, 4, 5;
T_22.8 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x555712921a40;
T_23 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x55571297fb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5557129ad7a0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55571297fb20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x5557129ab140_0;
    %assign/vec4 v0x5557129ad7a0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5557128db530;
T_24 ;
    %wait E_0x5557128763e0;
    %load/vec4 v0x5557128dae70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557128fb000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557128f1ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571290ab70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571290a850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128e66a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128daf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128e6a60_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5557128f21f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557128fb000_0, 4, 5;
    %load/vec4 v0x5557128f21f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5557128f21f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.2, 9;
    %load/vec4 v0x5557128fda20_0;
    %assign/vec4 v0x55571290ab70_0, 0;
T_24.2 ;
    %load/vec4 v0x5557128f21f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5557128f1ed0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x5557128fda20_0;
    %assign/vec4 v0x55571290a850_0, 0;
    %load/vec4 v0x5557128fda20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557128e66a0_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128e66a0_0, 0;
T_24.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557128daf10_0, 0;
    %load/vec4 v0x5557128daf10_0;
    %assign/vec4 v0x5557128e6a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128f1ed0_0, 0;
T_24.4 ;
    %load/vec4 v0x5557128f1ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %load/vec4 v0x5557128f21f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557128fb000_0, 4, 5;
T_24.8 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5557128db530;
T_25 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x5557128dae70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712908150_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5557128dae70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x5557128bd2d0_0;
    %assign/vec4 v0x555712908150_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5557128fd290;
T_26 ;
    %wait E_0x5557128763e0;
    %load/vec4 v0x555712836610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571284f2b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571284c890_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712866910_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557128665f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712841e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128366b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712842200_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55571284ef90_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571284f2b0_0, 4, 5;
    %load/vec4 v0x55571284ef90_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x55571284ef90_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_26.2, 9;
    %load/vec4 v0x55571285aff0_0;
    %assign/vec4 v0x555712866910_0, 0;
T_26.2 ;
    %load/vec4 v0x55571284ef90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55571284c890_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x55571285aff0_0;
    %assign/vec4 v0x5557128665f0_0, 0;
    %load/vec4 v0x55571285aff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712841e40_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712841e40_0, 0;
T_26.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557128366b0_0, 0;
    %load/vec4 v0x5557128366b0_0;
    %assign/vec4 v0x555712842200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571284c890_0, 0;
T_26.4 ;
    %load/vec4 v0x55571284c890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %load/vec4 v0x55571284ef90_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571284f2b0_0, 4, 5;
T_26.8 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5557128fd290;
T_27 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712836610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712863ef0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x555712836610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x55571285b3b0_0;
    %assign/vec4 v0x555712863ef0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5557128b9310;
T_28 ;
    %wait E_0x5557128763e0;
    %load/vec4 v0x555712792de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557127b5c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557127aa980_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557127ccac0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557127ca3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571279f380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712792e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557127a8000_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5557127b3580_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557127b5c80_0, 4, 5;
    %load/vec4 v0x5557127b3580_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5557127b3580_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_28.2, 9;
    %load/vec4 v0x5557127beb90_0;
    %assign/vec4 v0x5557127ccac0_0, 0;
T_28.2 ;
    %load/vec4 v0x5557127b3580_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5557127aa980_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0x5557127beb90_0;
    %assign/vec4 v0x5557127ca3c0_0, 0;
    %load/vec4 v0x5557127beb90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571279f380_0, 0;
    %jmp T_28.7;
T_28.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571279f380_0, 0;
T_28.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712792e80_0, 0;
    %load/vec4 v0x555712792e80_0;
    %assign/vec4 v0x5557127a8000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557127aa980_0, 0;
T_28.4 ;
    %load/vec4 v0x5557127aa980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %load/vec4 v0x5557127b3580_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557127b5c80_0, 4, 5;
T_28.8 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5557128b9310;
T_29 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712792de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5557127c15b0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x555712792de0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x5557127c1330_0;
    %assign/vec4 v0x5557127c15b0_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55571287cda0;
T_30 ;
    %wait E_0x5557128763e0;
    %load/vec4 v0x555712a20690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712a2a590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a2c650_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a3a240_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a35b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712928870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a20730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a2bec0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x555712a2a650_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a2a590_0, 4, 5;
    %load/vec4 v0x555712a2a650_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712a2a650_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_30.2, 9;
    %load/vec4 v0x555712a2ec40_0;
    %assign/vec4 v0x555712a3a240_0, 0;
T_30.2 ;
    %load/vec4 v0x555712a2a650_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712a2c650_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x555712a2ec40_0;
    %assign/vec4 v0x555712a35b90_0, 0;
    %load/vec4 v0x555712a2ec40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712928870_0, 0;
    %jmp T_30.7;
T_30.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712928870_0, 0;
T_30.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a20730_0, 0;
    %load/vec4 v0x555712a20730_0;
    %assign/vec4 v0x555712a2bec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a2c650_0, 0;
T_30.4 ;
    %load/vec4 v0x555712a2c650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.8, 8;
    %load/vec4 v0x555712a2a650_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a2a590_0, 4, 5;
T_30.8 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55571287cda0;
T_31 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712a20690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712a37c50_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x555712a20690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x555712a374c0_0;
    %assign/vec4 v0x555712a37c50_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5557128722c0;
T_32 ;
    %wait E_0x5557129664c0;
    %load/vec4 v0x555712987840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557129915c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712992e50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557129a9eb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557129a14a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712985fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129878e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571298a700_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x555712993680_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557129915c0_0, 4, 5;
    %load/vec4 v0x555712993680_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712993680_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_32.2, 9;
    %load/vec4 v0x55571299e680_0;
    %assign/vec4 v0x5557129a9eb0_0, 0;
T_32.2 ;
    %load/vec4 v0x555712993680_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712992e50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %load/vec4 v0x55571299e680_0;
    %assign/vec4 v0x5557129a14a0_0, 0;
    %load/vec4 v0x55571299e680_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712985fb0_0, 0;
    %jmp T_32.7;
T_32.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712985fb0_0, 0;
T_32.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557129878e0_0, 0;
    %load/vec4 v0x5557129878e0_0;
    %assign/vec4 v0x55571298a700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712992e50_0, 0;
T_32.4 ;
    %load/vec4 v0x555712992e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.8, 8;
    %load/vec4 v0x555712993680_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557129915c0_0, 4, 5;
T_32.8 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5557128722c0;
T_33 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712987840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55571299cce0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x555712987840_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x55571299ef50_0;
    %assign/vec4 v0x55571299cce0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x555712866180;
T_34 ;
    %wait E_0x5557129664c0;
    %load/vec4 v0x55571291e5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712928340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712929bd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712940a10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712938000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571291cd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571291e660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712921480_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x55571292a400_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712928340_0, 4, 5;
    %load/vec4 v0x55571292a400_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x55571292a400_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_34.2, 9;
    %load/vec4 v0x555712935280_0;
    %assign/vec4 v0x555712940a10_0, 0;
T_34.2 ;
    %load/vec4 v0x55571292a400_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712929bd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %load/vec4 v0x555712935280_0;
    %assign/vec4 v0x555712938000_0, 0;
    %load/vec4 v0x555712935280_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571291cd30_0, 0;
    %jmp T_34.7;
T_34.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571291cd30_0, 0;
T_34.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571291e660_0, 0;
    %load/vec4 v0x55571291e660_0;
    %assign/vec4 v0x555712921480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712929bd0_0, 0;
T_34.4 ;
    %load/vec4 v0x555712929bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.8, 8;
    %load/vec4 v0x55571292a400_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712928340_0, 4, 5;
T_34.8 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x555712866180;
T_35 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x55571291e5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712933950_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x55571291e5c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x5557129351e0_0;
    %assign/vec4 v0x555712933950_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55571281fc70;
T_36 ;
    %wait E_0x5557129664c0;
    %load/vec4 v0x5557128b5b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557128c3780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557128c1190_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557128d7580_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557128ced90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128b8180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128b5c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128c0a00_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x5557128bf0d0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557128c3780_0, 4, 5;
    %load/vec4 v0x5557128bf0d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5557128bf0d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_36.2, 9;
    %load/vec4 v0x5557128cbf70_0;
    %assign/vec4 v0x5557128d7580_0, 0;
T_36.2 ;
    %load/vec4 v0x5557128bf0d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5557128c1190_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %load/vec4 v0x5557128cbf70_0;
    %assign/vec4 v0x5557128ced90_0, 0;
    %load/vec4 v0x5557128cbf70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557128b8180_0, 0;
    %jmp T_36.7;
T_36.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128b8180_0, 0;
T_36.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557128b5c30_0, 0;
    %load/vec4 v0x5557128b5c30_0;
    %assign/vec4 v0x5557128c0a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128c1190_0, 0;
T_36.4 ;
    %load/vec4 v0x5557128c1190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.8, 8;
    %load/vec4 v0x5557128bf0d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557128c3780_0, 4, 5;
T_36.8 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55571281fc70;
T_37 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x5557128b5b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5557128ca6e0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x5557128b5b90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x5557128cc840_0;
    %assign/vec4 v0x5557128ca6e0_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5557128419d0;
T_38 ;
    %wait E_0x5557129664c0;
    %load/vec4 v0x55571284e4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712862d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571285a520_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571286eb40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571286e310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712857f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571284e560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712855f10_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x555712862dc0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712862d00_0, 4, 5;
    %load/vec4 v0x555712862dc0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712862dc0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_38.2, 9;
    %load/vec4 v0x555712863530_0;
    %assign/vec4 v0x55571286eb40_0, 0;
T_38.2 ;
    %load/vec4 v0x555712862dc0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55571285a520_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v0x555712863530_0;
    %assign/vec4 v0x55571286e310_0, 0;
    %load/vec4 v0x555712863530_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712857f30_0, 0;
    %jmp T_38.7;
T_38.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712857f30_0, 0;
T_38.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571284e560_0, 0;
    %load/vec4 v0x55571284e560_0;
    %assign/vec4 v0x555712855f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571285a520_0, 0;
T_38.4 ;
    %load/vec4 v0x55571285a520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.8, 8;
    %load/vec4 v0x555712862dc0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712862d00_0, 4, 5;
T_38.8 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5557128419d0;
T_39 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x55571284e4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712865b20_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x55571284e4c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x555712861510_0;
    %assign/vec4 v0x555712865b20_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5557127fda50;
T_40 ;
    %wait E_0x5557129664c0;
    %load/vec4 v0x5557127ee990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557127f8210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557127f9aa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712807ec0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712803810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557127ec8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557127c55b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557127f0f60_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x5557127fa2d0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557127f8210_0, 4, 5;
    %load/vec4 v0x5557127fa2d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5557127fa2d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_40.2, 9;
    %load/vec4 v0x5557127fc8c0_0;
    %assign/vec4 v0x555712807ec0_0, 0;
T_40.2 ;
    %load/vec4 v0x5557127fa2d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5557127f9aa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %load/vec4 v0x5557127fc8c0_0;
    %assign/vec4 v0x555712803810_0, 0;
    %load/vec4 v0x5557127fc8c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557127ec8c0_0, 0;
    %jmp T_40.7;
T_40.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557127ec8c0_0, 0;
T_40.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557127c55b0_0, 0;
    %load/vec4 v0x5557127c55b0_0;
    %assign/vec4 v0x5557127f0f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557127f9aa0_0, 0;
T_40.4 ;
    %load/vec4 v0x5557127f9aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.8, 8;
    %load/vec4 v0x5557127fa2d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557127f8210_0, 4, 5;
T_40.8 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5557127fda50;
T_41 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x5557127ee990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5557128058d0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x5557127ee990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x555712805140_0;
    %assign/vec4 v0x5557128058d0_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5557127c0e20;
T_42 ;
    %wait E_0x5557129664c0;
    %load/vec4 v0x55571290e720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712791ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a274c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557127a6d70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571279e590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571296c2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712852da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129c9fe0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x55571278d8e0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712791ff0_0, 4, 5;
    %load/vec4 v0x55571278d8e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x55571278d8e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_42.2, 9;
    %load/vec4 v0x55571279b770_0;
    %assign/vec4 v0x5557127a6d70_0, 0;
T_42.2 ;
    %load/vec4 v0x55571278d8e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712a274c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %load/vec4 v0x55571279b770_0;
    %assign/vec4 v0x55571279e590_0, 0;
    %load/vec4 v0x55571279b770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571296c2d0_0, 0;
    %jmp T_42.7;
T_42.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571296c2d0_0, 0;
T_42.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712852da0_0, 0;
    %load/vec4 v0x555712852da0_0;
    %assign/vec4 v0x5557129c9fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a274c0_0, 0;
T_42.4 ;
    %load/vec4 v0x555712a274c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.8, 8;
    %load/vec4 v0x55571278d8e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712791ff0_0, 4, 5;
T_42.8 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5557127c0e20;
T_43 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x55571290e720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712799ee0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x55571290e720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x55571279c040_0;
    %assign/vec4 v0x555712799ee0_0, 0;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5557127d89b0;
T_44 ;
    %wait E_0x5557129664c0;
    %load/vec4 v0x5557129b4990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557129eff60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557129e4950_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a12600_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a126c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129cdd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129b4a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129cdc60_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x5557129e4870_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557129eff60_0, 4, 5;
    %load/vec4 v0x5557129e4870_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5557129e4870_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_44.2, 9;
    %load/vec4 v0x5557129fb640_0;
    %assign/vec4 v0x555712a12600_0, 0;
T_44.2 ;
    %load/vec4 v0x5557129e4870_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5557129e4950_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0x5557129fb640_0;
    %assign/vec4 v0x555712a126c0_0, 0;
    %load/vec4 v0x5557129fb640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557129cdd00_0, 0;
    %jmp T_44.7;
T_44.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129cdd00_0, 0;
T_44.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557129b4a30_0, 0;
    %load/vec4 v0x5557129b4a30_0;
    %assign/vec4 v0x5557129cdc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129e4950_0, 0;
T_44.4 ;
    %load/vec4 v0x5557129e4950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.8, 8;
    %load/vec4 v0x5557129e4870_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557129eff60_0, 4, 5;
T_44.8 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5557127d89b0;
T_45 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x5557129b4990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712a06dd0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x5557129b4990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x5557129fb5a0_0;
    %assign/vec4 v0x555712a06dd0_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55571279ebf0;
T_46 ;
    %wait E_0x5557129664c0;
    %load/vec4 v0x55571286d790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571289b460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571288fc30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557128cb330_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557128cb410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712878ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712856ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128844a0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x55571289b540_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571289b460_0, 4, 5;
    %load/vec4 v0x55571289b540_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x55571289b540_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_46.2, 9;
    %load/vec4 v0x5557128a8660_0;
    %assign/vec4 v0x5557128cb330_0, 0;
T_46.2 ;
    %load/vec4 v0x55571289b540_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55571288fc30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %load/vec4 v0x5557128a8660_0;
    %assign/vec4 v0x5557128cb410_0, 0;
    %load/vec4 v0x5557128a8660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_46.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712878ce0_0, 0;
    %jmp T_46.7;
T_46.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712878ce0_0, 0;
T_46.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712856ac0_0, 0;
    %load/vec4 v0x555712856ac0_0;
    %assign/vec4 v0x5557128844a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571288fc30_0, 0;
T_46.4 ;
    %load/vec4 v0x55571288fc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.8, 8;
    %load/vec4 v0x55571289b540_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571289b460_0, 4, 5;
T_46.8 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x55571279ebf0;
T_47 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x55571286d790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5557128bfd20_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x55571286d790_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x5557128b47c0_0;
    %assign/vec4 v0x5557128bfd20_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x555712a0f1c0;
T_48 ;
    %wait E_0x5557129dcde0;
    %load/vec4 v0x55571286a370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712898020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571288c7f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557128dec20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557128d3500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128758a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571283a3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712881060_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x555712898100_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712898020_0, 4, 5;
    %load/vec4 v0x555712898100_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712898100_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_48.2, 9;
    %load/vec4 v0x5557128bc8f0_0;
    %assign/vec4 v0x5557128dec20_0, 0;
T_48.2 ;
    %load/vec4 v0x555712898100_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55571288c7f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %load/vec4 v0x5557128bc8f0_0;
    %assign/vec4 v0x5557128d3500_0, 0;
    %load/vec4 v0x5557128bc8f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_48.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557128758a0_0, 0;
    %jmp T_48.7;
T_48.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128758a0_0, 0;
T_48.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571283a3c0_0, 0;
    %load/vec4 v0x55571283a3c0_0;
    %assign/vec4 v0x555712881060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571288c7f0_0, 0;
T_48.4 ;
    %load/vec4 v0x55571288c7f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.8, 8;
    %load/vec4 v0x555712898100_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712898020_0, 4, 5;
T_48.8 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x555712a0f1c0;
T_49 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x55571286a370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5557128d35d0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x55571286a370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x5557128c7f90_0;
    %assign/vec4 v0x5557128d35d0_0, 0;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x555712a60f10;
T_50 ;
    %wait E_0x5557129dcde0;
    %load/vec4 v0x555712926330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571293d170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712931a50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557129840b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557129b1e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129541d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128df510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129264e0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x55571293d250_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571293d170_0, 4, 5;
    %load/vec4 v0x55571293d250_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x55571293d250_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_50.2, 9;
    %load/vec4 v0x5557129489a0_0;
    %assign/vec4 v0x5557129840b0_0, 0;
T_50.2 ;
    %load/vec4 v0x55571293d250_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712931a50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %load/vec4 v0x5557129489a0_0;
    %assign/vec4 v0x5557129b1e40_0, 0;
    %load/vec4 v0x5557129489a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557129541d0_0, 0;
    %jmp T_50.7;
T_50.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129541d0_0, 0;
T_50.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557128df510_0, 0;
    %load/vec4 v0x5557128df510_0;
    %assign/vec4 v0x5557129264e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712931a50_0, 0;
T_50.4 ;
    %load/vec4 v0x555712931a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.8, 8;
    %load/vec4 v0x55571293d250_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571293d170_0, 4, 5;
T_50.8 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x555712a60f10;
T_51 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712926330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5557129b1f10_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x555712926330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x555712983f60_0;
    %assign/vec4 v0x5557129b1f10_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x5557127c5040;
T_52 ;
    %wait E_0x5557129dcde0;
    %load/vec4 v0x555712903210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557127dca70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557127aeae0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557127c5930_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557127c5a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129beb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129032b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129beae0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x5557127aea00_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557127dca70_0, 4, 5;
    %load/vec4 v0x5557127aea00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5557127aea00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_52.2, 9;
    %load/vec4 v0x5557127aece0_0;
    %assign/vec4 v0x5557127c5930_0, 0;
T_52.2 ;
    %load/vec4 v0x5557127aea00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5557127aeae0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0x5557127aece0_0;
    %assign/vec4 v0x5557127c5a10_0, 0;
    %load/vec4 v0x5557127aece0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_52.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557129beb80_0, 0;
    %jmp T_52.7;
T_52.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129beb80_0, 0;
T_52.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557129032b0_0, 0;
    %load/vec4 v0x5557129032b0_0;
    %assign/vec4 v0x5557129beae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557127aeae0_0, 0;
T_52.4 ;
    %load/vec4 v0x5557127aeae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %load/vec4 v0x5557127aea00_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557127dca70_0, 4, 5;
T_52.8 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x5557127c5040;
T_53 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712903210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5557127ba210_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x555712903210_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x5557127aebf0_0;
    %assign/vec4 v0x5557127ba210_0, 0;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x555712a4fb40;
T_54 ;
    %wait E_0x5557129dcde0;
    %load/vec4 v0x555712908a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557129425d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712936dc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557129667c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712961810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712920160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712908b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129200c0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x555712936ce0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557129425d0_0, 4, 5;
    %load/vec4 v0x555712936ce0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712936ce0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_54.2, 9;
    %load/vec4 v0x55571294de30_0;
    %assign/vec4 v0x5557129667c0_0, 0;
T_54.2 ;
    %load/vec4 v0x555712936ce0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712936dc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %load/vec4 v0x55571294de30_0;
    %assign/vec4 v0x555712961810_0, 0;
    %load/vec4 v0x55571294de30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_54.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712920160_0, 0;
    %jmp T_54.7;
T_54.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712920160_0, 0;
T_54.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712908b00_0, 0;
    %load/vec4 v0x555712908b00_0;
    %assign/vec4 v0x5557129200c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712936dc0_0, 0;
T_54.4 ;
    %load/vec4 v0x555712936dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.8, 8;
    %load/vec4 v0x555712936ce0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557129425d0_0, 4, 5;
T_54.8 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x555712a4fb40;
T_55 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712908a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712959570_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x555712908a60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x55571294dd40_0;
    %assign/vec4 v0x555712959570_0, 0;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x5557128cda70;
T_56 ;
    %wait E_0x5557129dcde0;
    %load/vec4 v0x555712790d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557127bf4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557127b3e90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557127e9a20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557127e1d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571279d270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712898620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557127a8910_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x5557127bf580_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557127bf4a0_0, 4, 5;
    %load/vec4 v0x5557127bf580_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5557127bf580_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_56.2, 9;
    %load/vec4 v0x5557127cacd0_0;
    %assign/vec4 v0x5557127e9a20_0, 0;
T_56.2 ;
    %load/vec4 v0x5557127bf580_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5557127b3e90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.4, 8;
    %load/vec4 v0x5557127cacd0_0;
    %assign/vec4 v0x5557127e1d30_0, 0;
    %load/vec4 v0x5557127cacd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571279d270_0, 0;
    %jmp T_56.7;
T_56.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571279d270_0, 0;
T_56.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712898620_0, 0;
    %load/vec4 v0x555712898620_0;
    %assign/vec4 v0x5557127a8910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557127b3e90_0, 0;
T_56.4 ;
    %load/vec4 v0x5557127b3e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.8, 8;
    %load/vec4 v0x5557127bf580_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557127bf4a0_0, 4, 5;
T_56.8 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x5557128cda70;
T_57 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712790d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5557127e1e00_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x555712790d90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x5557127d65a0_0;
    %assign/vec4 v0x5557127e1e00_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x555712a67140;
T_58 ;
    %wait E_0x5557129dcde0;
    %load/vec4 v0x555712909000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712942b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712937360_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712966c70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712966d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712920700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557125df930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712920660_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x555712937280_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712942b90_0, 4, 5;
    %load/vec4 v0x555712937280_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712937280_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_58.2, 9;
    %load/vec4 v0x55571294e380_0;
    %assign/vec4 v0x555712966c70_0, 0;
T_58.2 ;
    %load/vec4 v0x555712937280_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712937360_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %load/vec4 v0x55571294e380_0;
    %assign/vec4 v0x555712966d80_0, 0;
    %load/vec4 v0x55571294e380_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_58.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712920700_0, 0;
    %jmp T_58.7;
T_58.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712920700_0, 0;
T_58.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557125df930_0, 0;
    %load/vec4 v0x5557125df930_0;
    %assign/vec4 v0x555712920660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712937360_0, 0;
T_58.4 ;
    %load/vec4 v0x555712937360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.8, 8;
    %load/vec4 v0x555712937280_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712942b90_0, 4, 5;
T_58.8 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x555712a67140;
T_59 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712909000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712959b10_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x555712909000_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x55571294e2e0_0;
    %assign/vec4 v0x555712959b10_0, 0;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x5557128e4e50;
T_60 ;
    %wait E_0x5557129dcde0;
    %load/vec4 v0x555712791270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557127cb350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557127bfb20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557127f0140_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557127f0220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557127a8eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712903b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557127a8e10_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x5557127bfa40_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557127cb350_0, 4, 5;
    %load/vec4 v0x5557127bfa40_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5557127bfa40_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_60.2, 9;
    %load/vec4 v0x5557127d6b60_0;
    %assign/vec4 v0x5557127f0140_0, 0;
T_60.2 ;
    %load/vec4 v0x5557127bfa40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5557127bfb20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %load/vec4 v0x5557127d6b60_0;
    %assign/vec4 v0x5557127f0220_0, 0;
    %load/vec4 v0x5557127d6b60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_60.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557127a8eb0_0, 0;
    %jmp T_60.7;
T_60.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557127a8eb0_0, 0;
T_60.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712903b40_0, 0;
    %load/vec4 v0x555712903b40_0;
    %assign/vec4 v0x5557127a8e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557127bfb20_0, 0;
T_60.4 ;
    %load/vec4 v0x5557127bfb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.8, 8;
    %load/vec4 v0x5557127bfa40_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557127cb350_0, 4, 5;
T_60.8 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x5557128e4e50;
T_61 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712791270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5557127e22d0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x555712791270_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x5557127d6aa0_0;
    %assign/vec4 v0x5557127e22d0_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x5557127c5200;
T_62 ;
    %wait E_0x5557129dcde0;
    %load/vec4 v0x5557129f83e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557129a5ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a0f380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712948400_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557129b1710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129ecca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a03c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129ecc00_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x5557129a5fc0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557129a5ee0_0, 4, 5;
    %load/vec4 v0x5557129a5fc0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5557129a5fc0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_62.2, 9;
    %load/vec4 v0x55571299a6b0_0;
    %assign/vec4 v0x555712948400_0, 0;
T_62.2 ;
    %load/vec4 v0x5557129a5fc0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712a0f380_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %load/vec4 v0x55571299a6b0_0;
    %assign/vec4 v0x5557129b1710_0, 0;
    %load/vec4 v0x55571299a6b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_62.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557129ecca0_0, 0;
    %jmp T_62.7;
T_62.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129ecca0_0, 0;
T_62.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a03c60_0, 0;
    %load/vec4 v0x555712a03c60_0;
    %assign/vec4 v0x5557129ecc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a0f380_0, 0;
T_62.4 ;
    %load/vec4 v0x555712a0f380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.8, 8;
    %load/vec4 v0x5557129a5fc0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557129a5ee0_0, 4, 5;
T_62.8 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x5557127c5200;
T_63 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x5557129f83e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5557129b17e0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x5557129f83e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x55571298f030_0;
    %assign/vec4 v0x5557129b17e0_0, 0;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x555712961980;
T_64 ;
    %wait E_0x5557129d5f80;
    %load/vec4 v0x555712a451e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712a5be60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a5c020_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557127976c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a72ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a50830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a39b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a50790_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x555712a5bf40_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a5be60_0, 4, 5;
    %load/vec4 v0x555712a5bf40_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712a5bf40_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_64.2, 9;
    %load/vec4 v0x555712a67750_0;
    %assign/vec4 v0x5557127976c0_0, 0;
T_64.2 ;
    %load/vec4 v0x555712a5bf40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712a5c020_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.4, 8;
    %load/vec4 v0x555712a67750_0;
    %assign/vec4 v0x555712a72ec0_0, 0;
    %load/vec4 v0x555712a67750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a50830_0, 0;
    %jmp T_64.7;
T_64.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a50830_0, 0;
T_64.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a39b20_0, 0;
    %load/vec4 v0x555712a39b20_0;
    %assign/vec4 v0x555712a50790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a5c020_0, 0;
T_64.4 ;
    %load/vec4 v0x555712a5c020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.8, 8;
    %load/vec4 v0x555712a5bf40_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a5be60_0, 4, 5;
T_64.8 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x555712961980;
T_65 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712a451e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712a72f60_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x555712a451e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v0x555712a67690_0;
    %assign/vec4 v0x555712a72f60_0, 0;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x555712a223b0;
T_66 ;
    %wait E_0x5557129d5f80;
    %load/vec4 v0x5557129431c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571295a060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571295a220_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571297e9b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712973220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571294ea30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129378e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571294e990_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x55571295a140_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571295a060_0, 4, 5;
    %load/vec4 v0x55571295a140_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x55571295a140_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_66.2, 9;
    %load/vec4 v0x555712967260_0;
    %assign/vec4 v0x55571297e9b0_0, 0;
T_66.2 ;
    %load/vec4 v0x55571295a140_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55571295a220_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.4, 8;
    %load/vec4 v0x555712967260_0;
    %assign/vec4 v0x555712973220_0, 0;
    %load/vec4 v0x555712967260_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_66.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571294ea30_0, 0;
    %jmp T_66.7;
T_66.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571294ea30_0, 0;
T_66.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557129378e0_0, 0;
    %load/vec4 v0x5557129378e0_0;
    %assign/vec4 v0x55571294e990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571295a220_0, 0;
T_66.4 ;
    %load/vec4 v0x55571295a220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.8, 8;
    %load/vec4 v0x55571295a140_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571295a060_0, 4, 5;
T_66.8 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x555712a223b0;
T_67 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x5557129431c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5557129732f0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x5557129431c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x5557129671c0_0;
    %assign/vec4 v0x5557129732f0_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x555712920bb0;
T_68 ;
    %wait E_0x5557129d5f80;
    %load/vec4 v0x5557128353f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712859dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571284dd60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712870900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557128709e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712840c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712829ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712840be0_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x555712859eb0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712859dd0_0, 4, 5;
    %load/vec4 v0x555712859eb0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712859eb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_68.2, 9;
    %load/vec4 v0x5557128654a0_0;
    %assign/vec4 v0x555712870900_0, 0;
T_68.2 ;
    %load/vec4 v0x555712859eb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55571284dd60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.4, 8;
    %load/vec4 v0x5557128654a0_0;
    %assign/vec4 v0x5557128709e0_0, 0;
    %load/vec4 v0x5557128654a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_68.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712840c80_0, 0;
    %jmp T_68.7;
T_68.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712840c80_0, 0;
T_68.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712829ae0_0, 0;
    %load/vec4 v0x555712829ae0_0;
    %assign/vec4 v0x555712840be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571284dd60_0, 0;
T_68.4 ;
    %load/vec4 v0x55571284dd60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.8, 8;
    %load/vec4 v0x555712859eb0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712859dd0_0, 4, 5;
T_68.8 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x555712920bb0;
T_69 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x5557128353f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712870ab0_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x5557128353f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x555712865390_0;
    %assign/vec4 v0x555712870ab0_0, 0;
T_69.2 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x555712812ca0;
T_70 ;
    %wait E_0x5557129d5f80;
    %load/vec4 v0x55571280c910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557127ae500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557127ae750_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712948640_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712948720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128013f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571285ee50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712801350_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x5557127ae5e0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557127ae500_0, 4, 5;
    %load/vec4 v0x5557127ae5e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5557127ae5e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_70.2, 9;
    %load/vec4 v0x5557128eab00_0;
    %assign/vec4 v0x555712948640_0, 0;
T_70.2 ;
    %load/vec4 v0x5557127ae5e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5557127ae750_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.4, 8;
    %load/vec4 v0x5557128eab00_0;
    %assign/vec4 v0x555712948720_0, 0;
    %load/vec4 v0x5557128eab00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_70.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557128013f0_0, 0;
    %jmp T_70.7;
T_70.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128013f0_0, 0;
T_70.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571285ee50_0, 0;
    %load/vec4 v0x55571285ee50_0;
    %assign/vec4 v0x555712801350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557127ae750_0, 0;
T_70.4 ;
    %load/vec4 v0x5557127ae750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.8, 8;
    %load/vec4 v0x5557127ae5e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557127ae500_0, 4, 5;
T_70.8 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x555712812ca0;
T_71 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x55571280c910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5557129487f0_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x55571280c910_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0x5557128eaa60_0;
    %assign/vec4 v0x5557129487f0_0, 0;
T_71.2 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x5557128c80b0;
T_72 ;
    %wait E_0x5557129d5f80;
    %load/vec4 v0x55571291b440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557129d6c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712978f00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557127ea730_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a34020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571291b1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128bd670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712979120_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x5557129d6d40_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557129d6c60_0, 4, 5;
    %load/vec4 v0x5557129d6d40_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5557129d6d40_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_72.2, 9;
    %load/vec4 v0x5557129d6aa0_0;
    %assign/vec4 v0x5557127ea730_0, 0;
T_72.2 ;
    %load/vec4 v0x5557129d6d40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712978f00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.4, 8;
    %load/vec4 v0x5557129d6aa0_0;
    %assign/vec4 v0x555712a34020_0, 0;
    %load/vec4 v0x5557129d6aa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_72.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571291b1c0_0, 0;
    %jmp T_72.7;
T_72.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571291b1c0_0, 0;
T_72.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557128bd670_0, 0;
    %load/vec4 v0x5557128bd670_0;
    %assign/vec4 v0x555712979120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712978f00_0, 0;
T_72.4 ;
    %load/vec4 v0x555712978f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.8, 8;
    %load/vec4 v0x5557129d6d40_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557129d6c60_0, 4, 5;
T_72.8 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x5557128c80b0;
T_73 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x55571291b440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712a340f0_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x55571291b440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x555712a34320_0;
    %assign/vec4 v0x555712a340f0_0, 0;
T_73.2 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x555712801ca0;
T_74 ;
    %wait E_0x5557129d5f80;
    %load/vec4 v0x555712a0ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557129e2180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557129e2340_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557129f9040_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557129ed6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129cb590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a100c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129cb4f0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x5557129e2260_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557129e2180_0, 4, 5;
    %load/vec4 v0x5557129e2260_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5557129e2260_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_74.2, 9;
    %load/vec4 v0x5557129ed9c0_0;
    %assign/vec4 v0x5557129f9040_0, 0;
T_74.2 ;
    %load/vec4 v0x5557129e2260_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5557129e2340_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.4, 8;
    %load/vec4 v0x5557129ed9c0_0;
    %assign/vec4 v0x5557129ed6b0_0, 0;
    %load/vec4 v0x5557129ed9c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_74.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557129cb590_0, 0;
    %jmp T_74.7;
T_74.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129cb590_0, 0;
T_74.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a100c0_0, 0;
    %load/vec4 v0x555712a100c0_0;
    %assign/vec4 v0x5557129cb4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557129e2340_0, 0;
T_74.4 ;
    %load/vec4 v0x5557129e2340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.8, 8;
    %load/vec4 v0x5557129e2260_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557129e2180_0, 4, 5;
T_74.8 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x555712801ca0;
T_75 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712a0ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5557129ed780_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x555712a0ff10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0x5557129ed920_0;
    %assign/vec4 v0x5557129ed780_0, 0;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x55571299b160;
T_76 ;
    %wait E_0x5557129d5f80;
    %load/vec4 v0x5557128d4330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557128eb320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557128df890_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712954550_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712954630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128dfb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128c8b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128dfab0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x5557128eb400_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557128eb320_0, 4, 5;
    %load/vec4 v0x5557128eb400_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5557128eb400_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_76.2, 9;
    %load/vec4 v0x5557128eb160_0;
    %assign/vec4 v0x555712954550_0, 0;
T_76.2 ;
    %load/vec4 v0x5557128eb400_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5557128df890_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.4, 8;
    %load/vec4 v0x5557128eb160_0;
    %assign/vec4 v0x555712954630_0, 0;
    %load/vec4 v0x5557128eb160_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_76.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557128dfb50_0, 0;
    %jmp T_76.7;
T_76.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128dfb50_0, 0;
T_76.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557128c8b60_0, 0;
    %load/vec4 v0x5557128c8b60_0;
    %assign/vec4 v0x5557128dfab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128df890_0, 0;
T_76.4 ;
    %load/vec4 v0x5557128df890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.8, 8;
    %load/vec4 v0x5557128eb400_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557128eb320_0, 4, 5;
T_76.8 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x55571299b160;
T_77 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x5557128d4330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712954700_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x5557128d4330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v0x5557128eb0c0_0;
    %assign/vec4 v0x555712954700_0, 0;
T_77.2 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x5557128b2090;
T_78 ;
    %wait E_0x5557129d5f80;
    %load/vec4 v0x5557127d15c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557127f6650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557127f68a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712818be0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571280d2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571283b230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557127d1770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571283b190_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x5557127f6730_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557127f6650_0, 4, 5;
    %load/vec4 v0x5557127f6730_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5557127f6730_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_78.2, 9;
    %load/vec4 v0x55571280d5b0_0;
    %assign/vec4 v0x555712818be0_0, 0;
T_78.2 ;
    %load/vec4 v0x5557127f6730_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5557127f68a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.4, 8;
    %load/vec4 v0x55571280d5b0_0;
    %assign/vec4 v0x55571280d2a0_0, 0;
    %load/vec4 v0x55571280d5b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_78.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571283b230_0, 0;
    %jmp T_78.7;
T_78.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571283b230_0, 0;
T_78.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557127d1770_0, 0;
    %load/vec4 v0x5557127d1770_0;
    %assign/vec4 v0x55571283b190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557127f68a0_0, 0;
T_78.4 ;
    %load/vec4 v0x5557127f68a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.8, 8;
    %load/vec4 v0x5557127f6730_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557127f6650_0, 4, 5;
T_78.8 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x5557128b2090;
T_79 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x5557127d15c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55571280d370_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x5557127d15c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x55571280d510_0;
    %assign/vec4 v0x55571280d370_0, 0;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x5557127f59a0;
T_80 ;
    %wait E_0x55571298a0b0;
    %load/vec4 v0x555712847ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557128a58c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557128a5a80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557129610a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712961160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712847c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557125d56f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712847b80_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x5557128a59a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557128a58c0_0, 4, 5;
    %load/vec4 v0x5557128a59a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5557128a59a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_80.2, 9;
    %load/vec4 v0x555712961490_0;
    %assign/vec4 v0x5557129610a0_0, 0;
T_80.2 ;
    %load/vec4 v0x5557128a59a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5557128a5a80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.4, 8;
    %load/vec4 v0x555712961490_0;
    %assign/vec4 v0x555712961160_0, 0;
    %load/vec4 v0x555712961490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_80.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712847c20_0, 0;
    %jmp T_80.7;
T_80.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712847c20_0, 0;
T_80.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557125d56f0_0, 0;
    %load/vec4 v0x5557125d56f0_0;
    %assign/vec4 v0x555712847b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557128a5a80_0, 0;
T_80.4 ;
    %load/vec4 v0x5557128a5a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.8, 8;
    %load/vec4 v0x5557128a59a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557128a58c0_0, 4, 5;
T_80.8 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x5557127f59a0;
T_81 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712847ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712961230_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x555712847ea0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0x5557129613d0_0;
    %assign/vec4 v0x555712961230_0, 0;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x5557128a3f30;
T_82 ;
    %wait E_0x55571298a0b0;
    %load/vec4 v0x555712a7c560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712a7bdd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a7c020_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557127e7f90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5557127e8070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a7c2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a7c710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a7c240_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x555712a7beb0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a7bdd0_0, 4, 5;
    %load/vec4 v0x555712a7beb0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712a7beb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_82.2, 9;
    %load/vec4 v0x555712a7bc30_0;
    %assign/vec4 v0x5557127e7f90_0, 0;
T_82.2 ;
    %load/vec4 v0x555712a7beb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712a7c020_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %load/vec4 v0x555712a7bc30_0;
    %assign/vec4 v0x5557127e8070_0, 0;
    %load/vec4 v0x555712a7bc30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a7c2e0_0, 0;
    %jmp T_82.7;
T_82.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a7c2e0_0, 0;
T_82.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a7c710_0, 0;
    %load/vec4 v0x555712a7c710_0;
    %assign/vec4 v0x555712a7c240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a7c020_0, 0;
T_82.4 ;
    %load/vec4 v0x555712a7c020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.8, 8;
    %load/vec4 v0x555712a7beb0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a7bdd0_0, 4, 5;
T_82.8 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x5557128a3f30;
T_83 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712a7c560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5557127e8140_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x555712a7c560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v0x5557127e8310_0;
    %assign/vec4 v0x5557127e8140_0, 0;
T_83.2 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x555712a7cca0;
T_84 ;
    %wait E_0x55571298a0b0;
    %load/vec4 v0x555712a802e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712a7fb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a7fda0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a7f550_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a7f630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a80060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a80490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a7ffc0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x555712a7fc30_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a7fb50_0, 4, 5;
    %load/vec4 v0x555712a7fc30_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712a7fc30_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_84.2, 9;
    %load/vec4 v0x555712a7f990_0;
    %assign/vec4 v0x555712a7f550_0, 0;
T_84.2 ;
    %load/vec4 v0x555712a7fc30_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712a7fda0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.4, 8;
    %load/vec4 v0x555712a7f990_0;
    %assign/vec4 v0x555712a7f630_0, 0;
    %load/vec4 v0x555712a7f990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_84.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a80060_0, 0;
    %jmp T_84.7;
T_84.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a80060_0, 0;
T_84.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a80490_0, 0;
    %load/vec4 v0x555712a80490_0;
    %assign/vec4 v0x555712a7ffc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a7fda0_0, 0;
T_84.4 ;
    %load/vec4 v0x555712a7fda0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.8, 8;
    %load/vec4 v0x555712a7fc30_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a7fb50_0, 4, 5;
T_84.8 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x555712a7cca0;
T_85 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712a802e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712a7f700_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x555712a802e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v0x555712a7f8a0_0;
    %assign/vec4 v0x555712a7f700_0, 0;
T_85.2 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x555712a80a40;
T_86 ;
    %wait E_0x55571298a0b0;
    %load/vec4 v0x555712a83f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712a83800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a83a50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a83250_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a83330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a83d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a84140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a83c70_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x555712a838e0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a83800_0, 4, 5;
    %load/vec4 v0x555712a838e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712a838e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_86.2, 9;
    %load/vec4 v0x555712a83640_0;
    %assign/vec4 v0x555712a83250_0, 0;
T_86.2 ;
    %load/vec4 v0x555712a838e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712a83a50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.4, 8;
    %load/vec4 v0x555712a83640_0;
    %assign/vec4 v0x555712a83330_0, 0;
    %load/vec4 v0x555712a83640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_86.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a83d10_0, 0;
    %jmp T_86.7;
T_86.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a83d10_0, 0;
T_86.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a84140_0, 0;
    %load/vec4 v0x555712a84140_0;
    %assign/vec4 v0x555712a83c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a83a50_0, 0;
T_86.4 ;
    %load/vec4 v0x555712a83a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.8, 8;
    %load/vec4 v0x555712a838e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a83800_0, 4, 5;
T_86.8 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x555712a80a40;
T_87 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712a83f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712a83400_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x555712a83f90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0x555712a835a0_0;
    %assign/vec4 v0x555712a83400_0, 0;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x555712a847a0;
T_88 ;
    %wait E_0x55571298a0b0;
    %load/vec4 v0x555712a87d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712a875c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a87810_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a86f80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a87060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a87ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a87f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a87a30_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x555712a876a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a875c0_0, 4, 5;
    %load/vec4 v0x555712a876a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712a876a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_88.2, 9;
    %load/vec4 v0x555712a87400_0;
    %assign/vec4 v0x555712a86f80_0, 0;
T_88.2 ;
    %load/vec4 v0x555712a876a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712a87810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.4, 8;
    %load/vec4 v0x555712a87400_0;
    %assign/vec4 v0x555712a87060_0, 0;
    %load/vec4 v0x555712a87400_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_88.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a87ad0_0, 0;
    %jmp T_88.7;
T_88.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a87ad0_0, 0;
T_88.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a87f00_0, 0;
    %load/vec4 v0x555712a87f00_0;
    %assign/vec4 v0x555712a87a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a87810_0, 0;
T_88.4 ;
    %load/vec4 v0x555712a87810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.8, 8;
    %load/vec4 v0x555712a876a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a875c0_0, 4, 5;
T_88.8 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x555712a847a0;
T_89 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712a87d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712a87130_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x555712a87d50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0x555712a87360_0;
    %assign/vec4 v0x555712a87130_0, 0;
T_89.2 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x555712a884c0;
T_90 ;
    %wait E_0x55571298a0b0;
    %load/vec4 v0x555712a8ba40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712a8b2b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a8b500_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a8ad00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a8ade0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a8b7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a8bbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a8b720_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x555712a8b390_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a8b2b0_0, 4, 5;
    %load/vec4 v0x555712a8b390_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712a8b390_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_90.2, 9;
    %load/vec4 v0x555712a8b0f0_0;
    %assign/vec4 v0x555712a8ad00_0, 0;
T_90.2 ;
    %load/vec4 v0x555712a8b390_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712a8b500_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.4, 8;
    %load/vec4 v0x555712a8b0f0_0;
    %assign/vec4 v0x555712a8ade0_0, 0;
    %load/vec4 v0x555712a8b0f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_90.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a8b7c0_0, 0;
    %jmp T_90.7;
T_90.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a8b7c0_0, 0;
T_90.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a8bbf0_0, 0;
    %load/vec4 v0x555712a8bbf0_0;
    %assign/vec4 v0x555712a8b720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a8b500_0, 0;
T_90.4 ;
    %load/vec4 v0x555712a8b500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.8, 8;
    %load/vec4 v0x555712a8b390_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a8b2b0_0, 4, 5;
T_90.8 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x555712a884c0;
T_91 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712a8ba40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712a8aeb0_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x555712a8ba40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0x555712a8b050_0;
    %assign/vec4 v0x555712a8aeb0_0, 0;
T_91.2 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x555712a8c200;
T_92 ;
    %wait E_0x55571298a0b0;
    %load/vec4 v0x555712a8f780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712a8eff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a8f240_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a8ea40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a8eb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a8f500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a8f930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a8f460_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x555712a8f0d0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a8eff0_0, 4, 5;
    %load/vec4 v0x555712a8f0d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712a8f0d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_92.2, 9;
    %load/vec4 v0x555712a8ee30_0;
    %assign/vec4 v0x555712a8ea40_0, 0;
T_92.2 ;
    %load/vec4 v0x555712a8f0d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712a8f240_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.4, 8;
    %load/vec4 v0x555712a8ee30_0;
    %assign/vec4 v0x555712a8eb20_0, 0;
    %load/vec4 v0x555712a8ee30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_92.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a8f500_0, 0;
    %jmp T_92.7;
T_92.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a8f500_0, 0;
T_92.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a8f930_0, 0;
    %load/vec4 v0x555712a8f930_0;
    %assign/vec4 v0x555712a8f460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a8f240_0, 0;
T_92.4 ;
    %load/vec4 v0x555712a8f240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.8, 8;
    %load/vec4 v0x555712a8f0d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a8eff0_0, 4, 5;
T_92.8 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x555712a8c200;
T_93 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712a8f780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712a8ebf0_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x555712a8f780_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %load/vec4 v0x555712a8ed90_0;
    %assign/vec4 v0x555712a8ebf0_0, 0;
T_93.2 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x555712a8ff40;
T_94 ;
    %wait E_0x55571298a0b0;
    %load/vec4 v0x555712a934c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712a92d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a92f80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a92780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a92860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a93240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a93670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a931a0_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x555712a92e10_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a92d30_0, 4, 5;
    %load/vec4 v0x555712a92e10_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712a92e10_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_94.2, 9;
    %load/vec4 v0x555712a92b70_0;
    %assign/vec4 v0x555712a92780_0, 0;
T_94.2 ;
    %load/vec4 v0x555712a92e10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712a92f80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %load/vec4 v0x555712a92b70_0;
    %assign/vec4 v0x555712a92860_0, 0;
    %load/vec4 v0x555712a92b70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_94.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a93240_0, 0;
    %jmp T_94.7;
T_94.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a93240_0, 0;
T_94.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a93670_0, 0;
    %load/vec4 v0x555712a93670_0;
    %assign/vec4 v0x555712a931a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a92f80_0, 0;
T_94.4 ;
    %load/vec4 v0x555712a92f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.8, 8;
    %load/vec4 v0x555712a92e10_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a92d30_0, 4, 5;
T_94.8 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x555712a8ff40;
T_95 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712a934c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712a92930_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x555712a934c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.2, 8;
    %load/vec4 v0x555712a92ad0_0;
    %assign/vec4 v0x555712a92930_0, 0;
T_95.2 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x555712a95a50;
T_96 ;
    %wait E_0x555712a3f4f0;
    %load/vec4 v0x555712a98fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712a988a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a98a60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a982d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a983b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a98d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a99150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a98c80_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x555712a98980_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a988a0_0, 4, 5;
    %load/vec4 v0x555712a98980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712a98980_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_96.2, 9;
    %load/vec4 v0x555712a986e0_0;
    %assign/vec4 v0x555712a982d0_0, 0;
T_96.2 ;
    %load/vec4 v0x555712a98980_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712a98a60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.4, 8;
    %load/vec4 v0x555712a986e0_0;
    %assign/vec4 v0x555712a983b0_0, 0;
    %load/vec4 v0x555712a986e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a98d20_0, 0;
    %jmp T_96.7;
T_96.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a98d20_0, 0;
T_96.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a99150_0, 0;
    %load/vec4 v0x555712a99150_0;
    %assign/vec4 v0x555712a98c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a98a60_0, 0;
T_96.4 ;
    %load/vec4 v0x555712a98a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.8, 8;
    %load/vec4 v0x555712a98980_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a988a0_0, 4, 5;
T_96.8 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x555712a95a50;
T_97 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712a98fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712a98480_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x555712a98fa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v0x555712a98620_0;
    %assign/vec4 v0x555712a98480_0, 0;
T_97.2 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x555712a99760;
T_98 ;
    %wait E_0x555712a3f4f0;
    %load/vec4 v0x555712a9ccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712a9c560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a9c7b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a9bfa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a9c080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a9ca70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a9cea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a9c9d0_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x555712a9c640_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a9c560_0, 4, 5;
    %load/vec4 v0x555712a9c640_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712a9c640_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_98.2, 9;
    %load/vec4 v0x555712a9c3c0_0;
    %assign/vec4 v0x555712a9bfa0_0, 0;
T_98.2 ;
    %load/vec4 v0x555712a9c640_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712a9c7b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.4, 8;
    %load/vec4 v0x555712a9c3c0_0;
    %assign/vec4 v0x555712a9c080_0, 0;
    %load/vec4 v0x555712a9c3c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_98.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a9ca70_0, 0;
    %jmp T_98.7;
T_98.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a9ca70_0, 0;
T_98.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712a9cea0_0, 0;
    %load/vec4 v0x555712a9cea0_0;
    %assign/vec4 v0x555712a9c9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712a9c7b0_0, 0;
T_98.4 ;
    %load/vec4 v0x555712a9c7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.8, 8;
    %load/vec4 v0x555712a9c640_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712a9c560_0, 4, 5;
T_98.8 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x555712a99760;
T_99 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712a9ccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712a9c150_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x555712a9ccf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %load/vec4 v0x555712a9c320_0;
    %assign/vec4 v0x555712a9c150_0, 0;
T_99.2 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x555712a9d4c0;
T_100 ;
    %wait E_0x555712a3f4f0;
    %load/vec4 v0x555712aa0a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712aa0300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712aa0550_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a9fd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712a9fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aa0810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aa0c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aa0770_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x555712aa03e0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712aa0300_0, 4, 5;
    %load/vec4 v0x555712aa03e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712aa03e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_100.2, 9;
    %load/vec4 v0x555712aa0140_0;
    %assign/vec4 v0x555712a9fd00_0, 0;
T_100.2 ;
    %load/vec4 v0x555712aa03e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712aa0550_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.4, 8;
    %load/vec4 v0x555712aa0140_0;
    %assign/vec4 v0x555712a9fde0_0, 0;
    %load/vec4 v0x555712aa0140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_100.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712aa0810_0, 0;
    %jmp T_100.7;
T_100.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aa0810_0, 0;
T_100.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712aa0c40_0, 0;
    %load/vec4 v0x555712aa0c40_0;
    %assign/vec4 v0x555712aa0770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aa0550_0, 0;
T_100.4 ;
    %load/vec4 v0x555712aa0550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.8, 8;
    %load/vec4 v0x555712aa03e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712aa0300_0, 4, 5;
T_100.8 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x555712a9d4c0;
T_101 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712aa0a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712a9feb0_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x555712aa0a90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.2, 8;
    %load/vec4 v0x555712aa0050_0;
    %assign/vec4 v0x555712a9feb0_0, 0;
T_101.2 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x555712aa1250;
T_102 ;
    %wait E_0x555712a3f4f0;
    %load/vec4 v0x555712aa47a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712aa4010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712aa4260_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712aa3a60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712aa3b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aa4520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aa4950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aa4480_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x555712aa40f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712aa4010_0, 4, 5;
    %load/vec4 v0x555712aa40f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712aa40f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_102.2, 9;
    %load/vec4 v0x555712aa3e50_0;
    %assign/vec4 v0x555712aa3a60_0, 0;
T_102.2 ;
    %load/vec4 v0x555712aa40f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712aa4260_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.4, 8;
    %load/vec4 v0x555712aa3e50_0;
    %assign/vec4 v0x555712aa3b40_0, 0;
    %load/vec4 v0x555712aa3e50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_102.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712aa4520_0, 0;
    %jmp T_102.7;
T_102.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aa4520_0, 0;
T_102.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712aa4950_0, 0;
    %load/vec4 v0x555712aa4950_0;
    %assign/vec4 v0x555712aa4480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aa4260_0, 0;
T_102.4 ;
    %load/vec4 v0x555712aa4260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.8, 8;
    %load/vec4 v0x555712aa40f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712aa4010_0, 4, 5;
T_102.8 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x555712aa1250;
T_103 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712aa47a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712aa3c10_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x555712aa47a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %load/vec4 v0x555712aa3db0_0;
    %assign/vec4 v0x555712aa3c10_0, 0;
T_103.2 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x555712aa4fb0;
T_104 ;
    %wait E_0x555712a3f4f0;
    %load/vec4 v0x555712aa8590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712aa7e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712aa8050_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712aa77c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712aa78a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aa8310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aa8740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aa8270_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x555712aa7ee0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712aa7e00_0, 4, 5;
    %load/vec4 v0x555712aa7ee0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712aa7ee0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_104.2, 9;
    %load/vec4 v0x555712aa7c40_0;
    %assign/vec4 v0x555712aa77c0_0, 0;
T_104.2 ;
    %load/vec4 v0x555712aa7ee0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712aa8050_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.4, 8;
    %load/vec4 v0x555712aa7c40_0;
    %assign/vec4 v0x555712aa78a0_0, 0;
    %load/vec4 v0x555712aa7c40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_104.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712aa8310_0, 0;
    %jmp T_104.7;
T_104.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aa8310_0, 0;
T_104.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712aa8740_0, 0;
    %load/vec4 v0x555712aa8740_0;
    %assign/vec4 v0x555712aa8270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aa8050_0, 0;
T_104.4 ;
    %load/vec4 v0x555712aa8050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.8, 8;
    %load/vec4 v0x555712aa7ee0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712aa7e00_0, 4, 5;
T_104.8 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x555712aa4fb0;
T_105 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712aa8590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712aa7970_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x555712aa8590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x555712aa7ba0_0;
    %assign/vec4 v0x555712aa7970_0, 0;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x555712aa8d00;
T_106 ;
    %wait E_0x555712a3f4f0;
    %load/vec4 v0x555712aac280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712aabaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712aabd40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712aab540_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712aab620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aac000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aac430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aabf60_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x555712aabbd0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712aabaf0_0, 4, 5;
    %load/vec4 v0x555712aabbd0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712aabbd0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_106.2, 9;
    %load/vec4 v0x555712aab930_0;
    %assign/vec4 v0x555712aab540_0, 0;
T_106.2 ;
    %load/vec4 v0x555712aabbd0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712aabd40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.4, 8;
    %load/vec4 v0x555712aab930_0;
    %assign/vec4 v0x555712aab620_0, 0;
    %load/vec4 v0x555712aab930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_106.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712aac000_0, 0;
    %jmp T_106.7;
T_106.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aac000_0, 0;
T_106.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712aac430_0, 0;
    %load/vec4 v0x555712aac430_0;
    %assign/vec4 v0x555712aabf60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aabd40_0, 0;
T_106.4 ;
    %load/vec4 v0x555712aabd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.8, 8;
    %load/vec4 v0x555712aabbd0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712aabaf0_0, 4, 5;
T_106.8 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x555712aa8d00;
T_107 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712aac280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712aab6f0_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x555712aac280_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v0x555712aab890_0;
    %assign/vec4 v0x555712aab6f0_0, 0;
T_107.2 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x555712aaca40;
T_108 ;
    %wait E_0x555712a3f4f0;
    %load/vec4 v0x555712aaffc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712aaf830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712aafa80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712aaf280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712aaf360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aafd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ab0170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aafca0_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x555712aaf910_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712aaf830_0, 4, 5;
    %load/vec4 v0x555712aaf910_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712aaf910_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_108.2, 9;
    %load/vec4 v0x555712aaf670_0;
    %assign/vec4 v0x555712aaf280_0, 0;
T_108.2 ;
    %load/vec4 v0x555712aaf910_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712aafa80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.4, 8;
    %load/vec4 v0x555712aaf670_0;
    %assign/vec4 v0x555712aaf360_0, 0;
    %load/vec4 v0x555712aaf670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_108.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712aafd40_0, 0;
    %jmp T_108.7;
T_108.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aafd40_0, 0;
T_108.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ab0170_0, 0;
    %load/vec4 v0x555712ab0170_0;
    %assign/vec4 v0x555712aafca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712aafa80_0, 0;
T_108.4 ;
    %load/vec4 v0x555712aafa80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.8, 8;
    %load/vec4 v0x555712aaf910_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712aaf830_0, 4, 5;
T_108.8 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x555712aaca40;
T_109 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712aaffc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712aaf430_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x555712aaffc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0x555712aaf5d0_0;
    %assign/vec4 v0x555712aaf430_0, 0;
T_109.2 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x555712ab0780;
T_110 ;
    %wait E_0x555712a3f4f0;
    %load/vec4 v0x555712ab3d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712ab3570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ab37c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712ab2fc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712ab30a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ab3a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ab3eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ab39e0_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x555712ab3650_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ab3570_0, 4, 5;
    %load/vec4 v0x555712ab3650_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712ab3650_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_110.2, 9;
    %load/vec4 v0x555712ab33b0_0;
    %assign/vec4 v0x555712ab2fc0_0, 0;
T_110.2 ;
    %load/vec4 v0x555712ab3650_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712ab37c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.4, 8;
    %load/vec4 v0x555712ab33b0_0;
    %assign/vec4 v0x555712ab30a0_0, 0;
    %load/vec4 v0x555712ab33b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_110.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ab3a80_0, 0;
    %jmp T_110.7;
T_110.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ab3a80_0, 0;
T_110.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ab3eb0_0, 0;
    %load/vec4 v0x555712ab3eb0_0;
    %assign/vec4 v0x555712ab39e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ab37c0_0, 0;
T_110.4 ;
    %load/vec4 v0x555712ab37c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.8, 8;
    %load/vec4 v0x555712ab3650_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ab3570_0, 4, 5;
T_110.8 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x555712ab0780;
T_111 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712ab3d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712ab3170_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x555712ab3d00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x555712ab3310_0;
    %assign/vec4 v0x555712ab3170_0, 0;
T_111.2 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x555712ab6290;
T_112 ;
    %wait E_0x555712a10530;
    %load/vec4 v0x555712ab97e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712ab90e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ab92a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712ab8b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712ab8bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ab9560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ab9990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ab94c0_0, 0;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x555712ab91c0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ab90e0_0, 4, 5;
    %load/vec4 v0x555712ab91c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712ab91c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_112.2, 9;
    %load/vec4 v0x555712ab8f20_0;
    %assign/vec4 v0x555712ab8b10_0, 0;
T_112.2 ;
    %load/vec4 v0x555712ab91c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712ab92a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.4, 8;
    %load/vec4 v0x555712ab8f20_0;
    %assign/vec4 v0x555712ab8bf0_0, 0;
    %load/vec4 v0x555712ab8f20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_112.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ab9560_0, 0;
    %jmp T_112.7;
T_112.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ab9560_0, 0;
T_112.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ab9990_0, 0;
    %load/vec4 v0x555712ab9990_0;
    %assign/vec4 v0x555712ab94c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ab92a0_0, 0;
T_112.4 ;
    %load/vec4 v0x555712ab92a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.8, 8;
    %load/vec4 v0x555712ab91c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ab90e0_0, 4, 5;
T_112.8 ;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x555712ab6290;
T_113 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712ab97e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712ab8cc0_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x555712ab97e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.2, 8;
    %load/vec4 v0x555712ab8e60_0;
    %assign/vec4 v0x555712ab8cc0_0, 0;
T_113.2 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x555712ab9fa0;
T_114 ;
    %wait E_0x555712a10530;
    %load/vec4 v0x555712abdd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712abcda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712abcff0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712abc7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712abc8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712abdac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712abe700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712abda20_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x555712abce80_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712abcda0_0, 4, 5;
    %load/vec4 v0x555712abce80_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712abce80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_114.2, 9;
    %load/vec4 v0x555712abcc00_0;
    %assign/vec4 v0x555712abc7e0_0, 0;
T_114.2 ;
    %load/vec4 v0x555712abce80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712abcff0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.4, 8;
    %load/vec4 v0x555712abcc00_0;
    %assign/vec4 v0x555712abc8c0_0, 0;
    %load/vec4 v0x555712abcc00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_114.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712abdac0_0, 0;
    %jmp T_114.7;
T_114.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712abdac0_0, 0;
T_114.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712abe700_0, 0;
    %load/vec4 v0x555712abe700_0;
    %assign/vec4 v0x555712abda20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712abcff0_0, 0;
T_114.4 ;
    %load/vec4 v0x555712abcff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.8, 8;
    %load/vec4 v0x555712abce80_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712abcda0_0, 4, 5;
T_114.8 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x555712ab9fa0;
T_115 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712abdd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712abc990_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x555712abdd40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0x555712abcb60_0;
    %assign/vec4 v0x555712abc990_0, 0;
T_115.2 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x555712abed20;
T_116 ;
    %wait E_0x555712a10530;
    %load/vec4 v0x555712ac22f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712ac1b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ac1db0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712ac1560_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712ac1640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ac2070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ac24a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ac1fd0_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x555712ac1c40_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ac1b60_0, 4, 5;
    %load/vec4 v0x555712ac1c40_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712ac1c40_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_116.2, 9;
    %load/vec4 v0x555712ac19a0_0;
    %assign/vec4 v0x555712ac1560_0, 0;
T_116.2 ;
    %load/vec4 v0x555712ac1c40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712ac1db0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.4, 8;
    %load/vec4 v0x555712ac19a0_0;
    %assign/vec4 v0x555712ac1640_0, 0;
    %load/vec4 v0x555712ac19a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_116.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ac2070_0, 0;
    %jmp T_116.7;
T_116.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ac2070_0, 0;
T_116.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ac24a0_0, 0;
    %load/vec4 v0x555712ac24a0_0;
    %assign/vec4 v0x555712ac1fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ac1db0_0, 0;
T_116.4 ;
    %load/vec4 v0x555712ac1db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.8, 8;
    %load/vec4 v0x555712ac1c40_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ac1b60_0, 4, 5;
T_116.8 ;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x555712abed20;
T_117 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712ac22f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712ac1710_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x555712ac22f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x555712ac18b0_0;
    %assign/vec4 v0x555712ac1710_0, 0;
T_117.2 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x555712ac2ab0;
T_118 ;
    %wait E_0x555712a10530;
    %load/vec4 v0x555712ac6000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712ac5870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ac5ac0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712ac52c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712ac53a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ac5d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ac61b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ac5ce0_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x555712ac5950_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ac5870_0, 4, 5;
    %load/vec4 v0x555712ac5950_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712ac5950_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_118.2, 9;
    %load/vec4 v0x555712ac56b0_0;
    %assign/vec4 v0x555712ac52c0_0, 0;
T_118.2 ;
    %load/vec4 v0x555712ac5950_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712ac5ac0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.4, 8;
    %load/vec4 v0x555712ac56b0_0;
    %assign/vec4 v0x555712ac53a0_0, 0;
    %load/vec4 v0x555712ac56b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_118.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ac5d80_0, 0;
    %jmp T_118.7;
T_118.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ac5d80_0, 0;
T_118.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ac61b0_0, 0;
    %load/vec4 v0x555712ac61b0_0;
    %assign/vec4 v0x555712ac5ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ac5ac0_0, 0;
T_118.4 ;
    %load/vec4 v0x555712ac5ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.8, 8;
    %load/vec4 v0x555712ac5950_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ac5870_0, 4, 5;
T_118.8 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x555712ac2ab0;
T_119 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712ac6000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712ac5470_0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v0x555712ac6000_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.2, 8;
    %load/vec4 v0x555712ac5610_0;
    %assign/vec4 v0x555712ac5470_0, 0;
T_119.2 ;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x555712ac6810;
T_120 ;
    %wait E_0x555712a10530;
    %load/vec4 v0x555712ac9df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712ac9660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ac98b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712ac9020_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712ac9100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ac9b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ac9fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ac9ad0_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x555712ac9740_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ac9660_0, 4, 5;
    %load/vec4 v0x555712ac9740_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712ac9740_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_120.2, 9;
    %load/vec4 v0x555712ac94a0_0;
    %assign/vec4 v0x555712ac9020_0, 0;
T_120.2 ;
    %load/vec4 v0x555712ac9740_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712ac98b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.4, 8;
    %load/vec4 v0x555712ac94a0_0;
    %assign/vec4 v0x555712ac9100_0, 0;
    %load/vec4 v0x555712ac94a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_120.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ac9b70_0, 0;
    %jmp T_120.7;
T_120.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ac9b70_0, 0;
T_120.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ac9fa0_0, 0;
    %load/vec4 v0x555712ac9fa0_0;
    %assign/vec4 v0x555712ac9ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ac98b0_0, 0;
T_120.4 ;
    %load/vec4 v0x555712ac98b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.8, 8;
    %load/vec4 v0x555712ac9740_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ac9660_0, 4, 5;
T_120.8 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x555712ac6810;
T_121 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712ac9df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712ac91d0_0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/vec4 v0x555712ac9df0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.2, 8;
    %load/vec4 v0x555712ac9400_0;
    %assign/vec4 v0x555712ac91d0_0, 0;
T_121.2 ;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x555712aca560;
T_122 ;
    %wait E_0x555712a10530;
    %load/vec4 v0x555712acdae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712acd350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712acd5a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712accda0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712acce80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712acd860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712acdc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712acd7c0_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x555712acd430_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712acd350_0, 4, 5;
    %load/vec4 v0x555712acd430_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712acd430_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_122.2, 9;
    %load/vec4 v0x555712acd190_0;
    %assign/vec4 v0x555712accda0_0, 0;
T_122.2 ;
    %load/vec4 v0x555712acd430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712acd5a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.4, 8;
    %load/vec4 v0x555712acd190_0;
    %assign/vec4 v0x555712acce80_0, 0;
    %load/vec4 v0x555712acd190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_122.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712acd860_0, 0;
    %jmp T_122.7;
T_122.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712acd860_0, 0;
T_122.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712acdc90_0, 0;
    %load/vec4 v0x555712acdc90_0;
    %assign/vec4 v0x555712acd7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712acd5a0_0, 0;
T_122.4 ;
    %load/vec4 v0x555712acd5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.8, 8;
    %load/vec4 v0x555712acd430_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712acd350_0, 4, 5;
T_122.8 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x555712aca560;
T_123 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712acdae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712accf50_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x555712acdae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.2, 8;
    %load/vec4 v0x555712acd0f0_0;
    %assign/vec4 v0x555712accf50_0, 0;
T_123.2 ;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x555712ace2a0;
T_124 ;
    %wait E_0x555712a10530;
    %load/vec4 v0x555712ad1820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712ad1090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ad12e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712ad0ae0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712ad0bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ad15a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ad19d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ad1500_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x555712ad1170_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ad1090_0, 4, 5;
    %load/vec4 v0x555712ad1170_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712ad1170_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_124.2, 9;
    %load/vec4 v0x555712ad0ed0_0;
    %assign/vec4 v0x555712ad0ae0_0, 0;
T_124.2 ;
    %load/vec4 v0x555712ad1170_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712ad12e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.4, 8;
    %load/vec4 v0x555712ad0ed0_0;
    %assign/vec4 v0x555712ad0bc0_0, 0;
    %load/vec4 v0x555712ad0ed0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_124.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ad15a0_0, 0;
    %jmp T_124.7;
T_124.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ad15a0_0, 0;
T_124.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ad19d0_0, 0;
    %load/vec4 v0x555712ad19d0_0;
    %assign/vec4 v0x555712ad1500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ad12e0_0, 0;
T_124.4 ;
    %load/vec4 v0x555712ad12e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.8, 8;
    %load/vec4 v0x555712ad1170_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ad1090_0, 4, 5;
T_124.8 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x555712ace2a0;
T_125 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712ad1820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712ad0c90_0, 0;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0x555712ad1820_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.2, 8;
    %load/vec4 v0x555712ad0e30_0;
    %assign/vec4 v0x555712ad0c90_0, 0;
T_125.2 ;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x555712ad1fe0;
T_126 ;
    %wait E_0x555712a10530;
    %load/vec4 v0x555712ad5560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555712ad4dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ad5020_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712ad4820_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555712ad4900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ad52e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ad5710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ad5240_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x555712ad4eb0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ad4dd0_0, 4, 5;
    %load/vec4 v0x555712ad4eb0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x555712ad4eb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_126.2, 9;
    %load/vec4 v0x555712ad4c10_0;
    %assign/vec4 v0x555712ad4820_0, 0;
T_126.2 ;
    %load/vec4 v0x555712ad4eb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555712ad5020_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.4, 8;
    %load/vec4 v0x555712ad4c10_0;
    %assign/vec4 v0x555712ad4900_0, 0;
    %load/vec4 v0x555712ad4c10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_126.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ad52e0_0, 0;
    %jmp T_126.7;
T_126.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ad52e0_0, 0;
T_126.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555712ad5710_0, 0;
    %load/vec4 v0x555712ad5710_0;
    %assign/vec4 v0x555712ad5240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555712ad5020_0, 0;
T_126.4 ;
    %load/vec4 v0x555712ad5020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.8, 8;
    %load/vec4 v0x555712ad4eb0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ad4dd0_0, 4, 5;
T_126.8 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x555712ad1fe0;
T_127 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712ad5560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555712ad49d0_0, 0;
    %jmp T_127.1;
T_127.0 ;
    %load/vec4 v0x555712ad5560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.2, 8;
    %load/vec4 v0x555712ad4b70_0;
    %assign/vec4 v0x555712ad49d0_0, 0;
T_127.2 ;
T_127.1 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0x555712a74880;
T_128 ;
    %wait E_0x5557125d7690;
    %load/vec4 v0x555712ad7390_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ad7470_0, 4, 5;
    %load/vec4 v0x555712ad7470_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ad7470_0, 4, 5;
    %load/vec4 v0x555712ad7470_0;
    %parti/s 2, 2, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ad7470_0, 4, 5;
    %load/vec4 v0x555712ad7470_0;
    %parti/s 2, 4, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ad7470_0, 4, 5;
    %load/vec4 v0x555712ad7470_0;
    %parti/s 2, 6, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ad7470_0, 4, 5;
    %load/vec4 v0x555712ad7470_0;
    %parti/s 2, 8, 5;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ad7470_0, 4, 5;
    %load/vec4 v0x555712ad7470_0;
    %parti/s 2, 10, 5;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ad7470_0, 4, 5;
    %load/vec4 v0x555712ad7470_0;
    %parti/s 2, 12, 5;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555712ad7470_0, 4, 5;
    %jmp T_128;
    .thread T_128;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "mac_array.v";
    "mac_row.v";
    "mac_tile.v";
    "mac.v";
