

Implementation tool: Xilinx Vivado v.2017.2
Project:             hipacc_project
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Sat Apr 14 19:38:31 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          466
LUT:            697
FF:            1563
DSP:             12
BRAM:             8
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.912
CP achieved post-implementation:    8.092
Timing met
