`timescale 1ns/100ps				//timescalse

module tb_dff_r_sync_async;			//declear module

reg tb_clk, tb_reset_n, tb_d;		//input clk,set,reset,D
wire tb_q_sync, tb_q_async;					//output module 2

_dff_r_sync_async test(.clk(tb_clk), .reset_n(tb_reset_n), .d(tb_d), .q_sync(tb_q_sync), .q_async(tb_q_async));	//insert module


always
begin
#7; tb_clk = 1;		//clk cycle
#7; tb_clk = 0;
end

always			
begin
#5; tb_reset_n = 0; 	//reset cycle
#5; tb_reset_n = 1; 
end

always	
begin	
#3; tb_set_n = 0;	 	//set cycle
#3; tb_set_n = 1;  
end

always	
begin
#2 tb_d = 0;			//D cycle
#2 tb_d = 1; 	
end


endmodule
