{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1493223747133 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "register_file EP4CE15F23C6 " "Automatically selected device EP4CE15F23C6 for design register_file" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1493223747508 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1493223747508 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1493223747570 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1493223747570 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1493223747733 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1493223747737 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C6 " "Device EP4CE40F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493223747849 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C6 " "Device EP4CE30F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493223747849 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C6 " "Device EP4CE55F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493223747849 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C6 " "Device EP4CE75F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493223747849 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1493223747849 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 2076 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493223747864 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 2078 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493223747864 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 2080 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493223747864 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 2082 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493223747864 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 2084 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493223747864 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1493223747864 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1493223747864 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "247 247 " "No exact pin location assignment(s) for 247 pins of 247 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1493223748431 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "77 " "TimeQuest Timing Analyzer is analyzing 77 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1493223748835 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "register_file.sdc " "Synopsys Design Constraints File file not found: 'register_file.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1493223748835 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1493223748835 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[0\]\[0\]~60  from: datad  to: combout " "Cell: N_rrf_valid_in\[0\]\[0\]~60  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[0\]\[0\]~61  from: datac  to: combout " "Cell: N_rrf_valid_in\[0\]\[0\]~61  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[0\]\[0\]~61  from: datad  to: combout " "Cell: N_rrf_valid_in\[0\]\[0\]~61  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[10\]\[0\]~43  from: datad  to: combout " "Cell: N_rrf_valid_in\[10\]\[0\]~43  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[10\]\[0\]~44  from: datac  to: combout " "Cell: N_rrf_valid_in\[10\]\[0\]~44  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[10\]\[0\]~44  from: datad  to: combout " "Cell: N_rrf_valid_in\[10\]\[0\]~44  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[12\]\[0\]~34  from: datad  to: combout " "Cell: N_rrf_valid_in\[12\]\[0\]~34  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[12\]\[0\]~35  from: datac  to: combout " "Cell: N_rrf_valid_in\[12\]\[0\]~35  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[12\]\[0\]~35  from: datad  to: combout " "Cell: N_rrf_valid_in\[12\]\[0\]~35  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[14\]\[0\]~145  from: datad  to: combout " "Cell: N_rrf_valid_in\[14\]\[0\]~145  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[14\]\[0\]~146  from: datac  to: combout " "Cell: N_rrf_valid_in\[14\]\[0\]~146  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[14\]\[0\]~146  from: datad  to: combout " "Cell: N_rrf_valid_in\[14\]\[0\]~146  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[16\]\[0\]~162  from: datad  to: combout " "Cell: N_rrf_valid_in\[16\]\[0\]~162  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[16\]\[0\]~163  from: datac  to: combout " "Cell: N_rrf_valid_in\[16\]\[0\]~163  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[16\]\[0\]~163  from: datad  to: combout " "Cell: N_rrf_valid_in\[16\]\[0\]~163  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[18\]\[0\]~179  from: datad  to: combout " "Cell: N_rrf_valid_in\[18\]\[0\]~179  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[18\]\[0\]~180  from: datac  to: combout " "Cell: N_rrf_valid_in\[18\]\[0\]~180  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[18\]\[0\]~180  from: datad  to: combout " "Cell: N_rrf_valid_in\[18\]\[0\]~180  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[20\]\[0\]~196  from: datad  to: combout " "Cell: N_rrf_valid_in\[20\]\[0\]~196  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[20\]\[0\]~197  from: datac  to: combout " "Cell: N_rrf_valid_in\[20\]\[0\]~197  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[20\]\[0\]~197  from: datad  to: combout " "Cell: N_rrf_valid_in\[20\]\[0\]~197  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[22\]\[0\]~213  from: datad  to: combout " "Cell: N_rrf_valid_in\[22\]\[0\]~213  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[22\]\[0\]~214  from: datac  to: combout " "Cell: N_rrf_valid_in\[22\]\[0\]~214  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[22\]\[0\]~214  from: datad  to: combout " "Cell: N_rrf_valid_in\[22\]\[0\]~214  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[24\]\[0\]~230  from: datad  to: combout " "Cell: N_rrf_valid_in\[24\]\[0\]~230  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[24\]\[0\]~231  from: datac  to: combout " "Cell: N_rrf_valid_in\[24\]\[0\]~231  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[24\]\[0\]~231  from: datad  to: combout " "Cell: N_rrf_valid_in\[24\]\[0\]~231  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[26\]\[0\]~247  from: datad  to: combout " "Cell: N_rrf_valid_in\[26\]\[0\]~247  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[26\]\[0\]~248  from: datac  to: combout " "Cell: N_rrf_valid_in\[26\]\[0\]~248  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[26\]\[0\]~248  from: datad  to: combout " "Cell: N_rrf_valid_in\[26\]\[0\]~248  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[28\]\[0\]~264  from: datad  to: combout " "Cell: N_rrf_valid_in\[28\]\[0\]~264  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[28\]\[0\]~265  from: datac  to: combout " "Cell: N_rrf_valid_in\[28\]\[0\]~265  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[28\]\[0\]~265  from: datad  to: combout " "Cell: N_rrf_valid_in\[28\]\[0\]~265  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[2\]\[0\]~77  from: datad  to: combout " "Cell: N_rrf_valid_in\[2\]\[0\]~77  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[2\]\[0\]~78  from: datac  to: combout " "Cell: N_rrf_valid_in\[2\]\[0\]~78  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[2\]\[0\]~78  from: datad  to: combout " "Cell: N_rrf_valid_in\[2\]\[0\]~78  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[30\]\[0\]~8  from: datad  to: combout " "Cell: N_rrf_valid_in\[30\]\[0\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[30\]\[0\]~9  from: datac  to: combout " "Cell: N_rrf_valid_in\[30\]\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[30\]\[0\]~9  from: datad  to: combout " "Cell: N_rrf_valid_in\[30\]\[0\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[4\]\[0\]~94  from: datad  to: combout " "Cell: N_rrf_valid_in\[4\]\[0\]~94  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[4\]\[0\]~95  from: datac  to: combout " "Cell: N_rrf_valid_in\[4\]\[0\]~95  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[4\]\[0\]~95  from: datad  to: combout " "Cell: N_rrf_valid_in\[4\]\[0\]~95  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[6\]\[0\]~128  from: datad  to: combout " "Cell: N_rrf_valid_in\[6\]\[0\]~128  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[6\]\[0\]~129  from: datac  to: combout " "Cell: N_rrf_valid_in\[6\]\[0\]~129  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[6\]\[0\]~129  from: datad  to: combout " "Cell: N_rrf_valid_in\[6\]\[0\]~129  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[8\]\[0\]~111  from: datad  to: combout " "Cell: N_rrf_valid_in\[8\]\[0\]~111  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[8\]\[0\]~112  from: datac  to: combout " "Cell: N_rrf_valid_in\[8\]\[0\]~112  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N_rrf_valid_in\[8\]\[0\]~112  from: datad  to: combout " "Cell: N_rrf_valid_in\[8\]\[0\]~112  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~158  from: datac  to: combout " "Cell: count~158  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~158  from: datad  to: combout " "Cell: count~158  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~25  from: datac  to: combout " "Cell: count~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~27  from: dataa  to: combout " "Cell: count~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~27  from: datab  to: combout " "Cell: count~27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~31  from: dataa  to: combout " "Cell: count~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~31  from: datab  to: combout " "Cell: count~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~34  from: datab  to: combout " "Cell: count~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~37  from: dataa  to: combout " "Cell: count~37  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~37  from: datab  to: combout " "Cell: count~37  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~38  from: datac  to: combout " "Cell: count~38  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~38  from: datad  to: combout " "Cell: count~38  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~43  from: dataa  to: combout " "Cell: count~43  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~43  from: datab  to: combout " "Cell: count~43  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~45  from: datac  to: combout " "Cell: count~45  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~45  from: datad  to: combout " "Cell: count~45  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~47  from: datac  to: combout " "Cell: count~47  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~47  from: datad  to: combout " "Cell: count~47  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~49  from: datac  to: combout " "Cell: count~49  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~49  from: datad  to: combout " "Cell: count~49  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~51  from: datac  to: combout " "Cell: count~51  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~51  from: datad  to: combout " "Cell: count~51  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~53  from: datac  to: combout " "Cell: count~53  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~53  from: datad  to: combout " "Cell: count~53  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~55  from: datac  to: combout " "Cell: count~55  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~55  from: datad  to: combout " "Cell: count~55  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~57  from: datac  to: combout " "Cell: count~57  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~57  from: datad  to: combout " "Cell: count~57  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~66  from: dataa  to: combout " "Cell: count~66  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~66  from: datab  to: combout " "Cell: count~66  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493223748847 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1493223748847 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1493223748855 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1493223748859 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1493223748859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N_rrf_valid_in\[0\]\[0\]~62  " "Automatically promoted node N_rrf_valid_in\[0\]\[0\]~62 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493223748955 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 1009 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493223748955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N_rrf_valid_in\[10\]\[0\]~45  " "Automatically promoted node N_rrf_valid_in\[10\]\[0\]~45 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493223748955 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 955 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493223748955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N_rrf_valid_in\[11\]\[0\]~53  " "Automatically promoted node N_rrf_valid_in\[11\]\[0\]~53 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493223748955 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 981 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493223748955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N_rrf_valid_in\[12\]\[0\]~36  " "Automatically promoted node N_rrf_valid_in\[12\]\[0\]~36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493223748955 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 928 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493223748955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N_rrf_valid_in\[13\]\[0\]~27  " "Automatically promoted node N_rrf_valid_in\[13\]\[0\]~27 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493223748955 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 901 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493223748955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N_rrf_valid_in\[14\]\[0\]~147  " "Automatically promoted node N_rrf_valid_in\[14\]\[0\]~147 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493223748955 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 1269 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493223748955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N_rrf_valid_in\[15\]\[0\]~155  " "Automatically promoted node N_rrf_valid_in\[15\]\[0\]~155 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493223748955 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 1289 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493223748955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N_rrf_valid_in\[16\]\[0\]~164  " "Automatically promoted node N_rrf_valid_in\[16\]\[0\]~164 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493223748955 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 1310 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493223748955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N_rrf_valid_in\[17\]\[0\]~172  " "Automatically promoted node N_rrf_valid_in\[17\]\[0\]~172 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493223748955 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 1329 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493223748955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N_rrf_valid_in\[18\]\[0\]~181  " "Automatically promoted node N_rrf_valid_in\[18\]\[0\]~181 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493223748955 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 1349 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493223748955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N_rrf_valid_in\[19\]\[0\]~189  " "Automatically promoted node N_rrf_valid_in\[19\]\[0\]~189 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493223748955 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 1368 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493223748955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N_rrf_valid_in\[1\]\[0\]~70  " "Automatically promoted node N_rrf_valid_in\[1\]\[0\]~70 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493223748955 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 1035 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493223748955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N_rrf_valid_in\[20\]\[0\]~198  " "Automatically promoted node N_rrf_valid_in\[20\]\[0\]~198 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493223748955 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 1388 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493223748955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N_rrf_valid_in\[21\]\[0\]~206  " "Automatically promoted node N_rrf_valid_in\[21\]\[0\]~206 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493223748959 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 1407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493223748959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N_rrf_valid_in\[22\]\[0\]~215  " "Automatically promoted node N_rrf_valid_in\[22\]\[0\]~215 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493223748959 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 1427 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493223748959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N_rrf_valid_in\[23\]\[0\]~223  " "Automatically promoted node N_rrf_valid_in\[23\]\[0\]~223 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493223748959 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 1446 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493223748959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N_rrf_valid_in\[24\]\[0\]~232  " "Automatically promoted node N_rrf_valid_in\[24\]\[0\]~232 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493223748959 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 1466 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493223748959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N_rrf_valid_in\[25\]\[0\]~240  " "Automatically promoted node N_rrf_valid_in\[25\]\[0\]~240 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493223748959 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 1485 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493223748959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N_rrf_valid_in\[26\]\[0\]~249  " "Automatically promoted node N_rrf_valid_in\[26\]\[0\]~249 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493223748959 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 1506 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493223748959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N_rrf_valid_in\[27\]\[0\]~257  " "Automatically promoted node N_rrf_valid_in\[27\]\[0\]~257 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493223748959 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 0 { 0 ""} 0 1525 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493223748959 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1493223749347 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493223749347 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493223749347 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493223749351 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493223749351 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1493223749356 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1493223749356 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1493223749356 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1493223749356 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1493223749356 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1493223749356 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "247 unused 2.5V 178 69 0 " "Number of I/O pins in group: 247 (unused VREF, 2.5V VCCIO, 178 input, 69 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1493223749364 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1493223749364 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1493223749364 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1493223749364 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 47 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1493223749364 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1493223749364 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1493223749364 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 45 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1493223749364 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1493223749364 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1493223749364 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1493223749364 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1493223749364 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1493223749364 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493223749796 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1493223749812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1493223751102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493223751863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1493223751887 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1493223764244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493223764244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1493223764881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 5.4% " "2e+03 ns of routing delay (approximately 5.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1493223768044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 12 { 0 ""} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1493223769482 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1493223769482 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1493223792627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1493223823346 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1493223823346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:58 " "Fitter routing operations ending: elapsed time is 00:00:58" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493223823350 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.96 " "Total time spent on timing analysis during the Fitter is 3.96 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1493223823614 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493223823633 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493223824100 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493223824100 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493223824894 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493223826068 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/output_files/register_file.fit.smsg " "Generated suppressed messages file C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/RF/output_files/register_file.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1493223826863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1136 " "Peak virtual memory: 1136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493223827824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 26 21:53:47 2017 " "Processing ended: Wed Apr 26 21:53:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493223827824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493223827824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493223827824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1493223827824 ""}
