============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  04:56:14 pm
  Module:                 carry_bypass8_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Instance           Module     Cell-Count  Cell-Area  Net-Area   Total-Area 
----------------------------------------------------------------------------------
carry_bypass8_32bits  NA                    378   2458.608  1893.622     4352.230 
  BPS1                bypass8                81    526.755   274.110      800.865 
    FA1               full_adder              6     48.797    15.228       64.025 
    FA2               full_adder_96          11     57.555    37.157       94.712 
    FA3               full_adder_95          11     57.555    37.157       94.712 
    FA4               full_adder_94           9     50.048    23.756       73.804 
    FA5               full_adder_93           7     45.043    16.969       62.012 
    FA6               full_adder_92           7     45.043    16.969       62.012 
    FA7               full_adder_91           8     48.797    22.016       70.813 
    FA8               full_adder_90           7     45.043    16.969       62.012 
  bypass_loop[1].BPS2 bypass8_7              83    528.006   285.858      813.864 
    FA1               full_adder_89           9     52.550    27.063       79.613 
    FA2               full_adder_88           8     48.797    22.016       70.813 
    FA3               full_adder_87           9     52.550    27.063       79.613 
    FA4               full_adder_86           8     48.797    22.016       70.813 
    FA5               full_adder_85           9     52.550    27.063       79.613 
    FA6               full_adder_84           9     52.550    27.063       79.613 
    FA7               full_adder_83           9     52.550    27.063       79.613 
    FA8               full_adder_82           8     48.797    22.016       70.813 
  bypass_loop[2].BPS2 bypass8_6              74    519.248   247.047      766.295 
    FA1               full_adder_81           9     52.550    27.063       79.613 
    FA2               full_adder_80           8     48.797    22.016       70.813 
    FA3               full_adder_79           9     52.550    27.063       79.613 
    FA4               full_adder_78           8     48.797    22.016       70.813 
    FA5               full_adder_77           7     51.299    18.622       69.921 
    FA6               full_adder_76           6     47.546    13.575       61.121 
    FA7               full_adder_75           6     47.546    13.575       61.121 
    FA8               full_adder_74           7     51.299    18.622       69.921 
  bypass_loop[3].BPS2 bypass8_5              67    591.818   216.677      808.495 
    FA1               full_adder_73           6     47.546    13.575       61.121 
    FA2               full_adder_72           6     47.546    13.575       61.121 
    FA3               full_adder_71           6     52.550    13.575       66.125 
    FA4               full_adder_70           6     63.811    13.575       77.386 
    FA5               full_adder_69           6     65.062    13.575       78.637 
    FA6               full_adder_68           6     65.062    13.575       78.637 
    FA7               full_adder_67           7     72.570    20.275       92.845 
    FA8               full_adder_66           9     56.304    25.410       81.714 
