---
layout: page
permalink: /background/
title: Background
description: 
nav: true
nav_order: 1
---

<h4><strong>Education</strong></h4>
<ul>
    <li> Undergraduate majoring in EE, National Taiwan University (Taiwan), Sep 2020 - June 2024 </li>
</ul>  

<h4><strong>Professional Experience</strong></h4>
<ul>
    <li> <strong>Research Assistant</strong>, Institute of Information Science, Academia sinica (Taiwan), Feb 2024 - Present</li>
    <li> <strong>Intern</strong>, IBM Research - Almaden (CA, USA), Jun 2023 - Sep 2023 </li>
</ul>

<h4><strong>Undergraduate Circuit Design Experience</strong></h4>
<ul>
    <li><strong> Contest </strong></li>
        <ul>
            <li>Second place among 157 teams in the largest nationwide integrated circuit design contest</li>
        </ul>
    <li><strong> Selected Courses </strong></li>
        <ul>
            <li><a href="https://nol.ntu.edu.tw/nol/coursesearch/print_table.php?course_id=943%20U0240&class=&dpt_code=K410&ser_no=83952&semester=111-1&lang=EN">Computer-aided VlSI System Design (Spring'23)</a>, <strong><u>A+</u></strong> </li>
                <ul>
                    <li>Implemented maximum likelihood demodulation in a MIMO receiver in Verilog, and utilized Synopsys and Cadence tools for synthesis, placement, and routing. </li>
                </ul>
            <li><a href="https://nol.ntu.edu.tw/nol/coursesearch/print_table.php?course_id=901%2040500&class=&dpt_code=P490&ser_no=26787&semester=111-1&lang=EN">Integrated Circuit Design (Fall'22)</a>, <strong><u>A+</u></strong> </li>
            <li><a href="https://nol.ntu.edu.tw/nol/coursesearch/print_table.php?course_id=921%20U9330&class=&dpt_code=9210&ser_no=83518&semester=111-1&lang=EN">Digital Signal Processing in VlSI Design (Fall'22)</a>, <strong><u>A+</u></strong> </li>
            <li><a href="https://nol.ntu.edu.tw/nol/coursesearch/print_table.php?course_id=901%2039500&class=&dpt_code=9010&ser_no=48557&semester=111-1&lang=EN">Digital Circuit Lab (Fall'22)</a>, <strong><u>A+</u></strong> </li>
                <ul>
                    <li>Implemented real-time acoustic imaging on the Altera Cyclone IV FPGA. (<a href="https://github.com/jerry1249756/DCLab">github repo</a>) </li>
                </ul>
            <li><a href="https://nol.ntu.edu.tw/nol/coursesearch/print_table.php?course_id=901%2043200&class=&dpt_code=9010&ser_no=60057&semester=110-2&lang=EN">Computer Architecture (Spring'22)</a>, <strong><u>A+</u></strong> </li>
        </ul>
</ul>

<h4><strong>Test/Certificate</strong></h4>
<ul>
    <li>TOEFL: <strong>107</strong> / 120 (R29, L30, S23, W25), Aug 2024</li>
    <li>GRE: <strong>322</strong> / 340 (V: 152 / 170; Q: 170 / 170; AW: 3.5 / 6), July 2024</li>
</ul>