read -sv run_verilog_mid/adder_32b_8_92_06d7dccd3781a327c2fc65f4b8728a83.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_92_06d7dccd3781a327c2fc65f4b8728a83_yosys.v
