Flattening unmatched subcell vcro_5elements in circuit tt_um_nurirfansyah_alits01 (0)(1 instance)

Cell tt_um_nurirfansyah_alits01 (0) disconnected node: clk
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ena
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: rst_n
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ua[3]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ua[4]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ua[5]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ua[6]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ua[7]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ui_in[1]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ui_in[2]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ui_in[3]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ui_in[4]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ui_in[5]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ui_in[6]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ui_in[7]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_in[0]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_in[1]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_in[2]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_in[3]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_in[4]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_in[5]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_in[6]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_in[7]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_oe[0]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_oe[1]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_oe[2]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_oe[3]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_oe[4]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_oe[5]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_oe[6]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_oe[7]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uo_out[1]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uo_out[2]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uo_out[3]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uo_out[4]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uo_out[5]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uo_out[6]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uo_out[7]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_out[0]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_out[1]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_out[2]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_out[3]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_out[4]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_out[5]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_out[6]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_out[7]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ui_in[0]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uo_out[0]
Flattening instances of delaycell_vcro in cell tt_um_nurirfansyah_alits01 (0) makes a better match
Making another compare attempt.

Cell tt_um_nurirfansyah_alits01 (0) disconnected node: clk
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ena
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: rst_n
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ua[3]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ua[4]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ua[5]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ua[6]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ua[7]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ui_in[1]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ui_in[2]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ui_in[3]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ui_in[4]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ui_in[5]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ui_in[6]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ui_in[7]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_in[0]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_in[1]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_in[2]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_in[3]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_in[4]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_in[5]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_in[6]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_in[7]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_oe[0]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_oe[1]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_oe[2]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_oe[3]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_oe[4]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_oe[5]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_oe[6]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_oe[7]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uo_out[1]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uo_out[2]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uo_out[3]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uo_out[4]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uo_out[5]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uo_out[6]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uo_out[7]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_out[0]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_out[1]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_out[2]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_out[3]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_out[4]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_out[5]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_out[6]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uio_out[7]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: ui_in[0]
Cell tt_um_nurirfansyah_alits01 (0) disconnected node: uo_out[0]
Subcircuit summary:
Circuit 1: tt_um_nurirfansyah_alits01      |Circuit 2: tt_um_nurirfansyah_alits01      
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (10)               |sky130_fd_pr__nfet_01v8 (10)               
sky130_fd_pr__pfet_01v8 (10)               |sky130_fd_pr__pfet_01v8 (10)               
Number of devices: 20                      |Number of devices: 20                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: tt_um_nurirfansyah_alits01      |Circuit 2: tt_um_nurirfansyah_alits01      
-------------------------------------------|-------------------------------------------
ua[2]                                      |ua[2]                                      
ua[1]                                      |ua[1]                                      
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
ua[0]                                      |ua[0]                                      
clk                                        |(no matching pin)                          
ena                                        |(no matching pin)                          
rst_n                                      |(no matching pin)                          
ua[3]                                      |(no matching pin)                          
ua[4]                                      |(no matching pin)                          
ua[5]                                      |(no matching pin)                          
ua[6]                                      |(no matching pin)                          
ua[7]                                      |(no matching pin)                          
ui_in[1]                                   |(no matching pin)                          
ui_in[2]                                   |(no matching pin)                          
ui_in[3]                                   |(no matching pin)                          
ui_in[4]                                   |(no matching pin)                          
ui_in[5]                                   |(no matching pin)                          
ui_in[6]                                   |(no matching pin)                          
ui_in[7]                                   |(no matching pin)                          
uio_in[0]                                  |(no matching pin)                          
uio_in[1]                                  |(no matching pin)                          
uio_in[2]                                  |(no matching pin)                          
uio_in[3]                                  |(no matching pin)                          
uio_in[4]                                  |(no matching pin)                          
uio_in[5]                                  |(no matching pin)                          
uio_in[6]                                  |(no matching pin)                          
uio_in[7]                                  |(no matching pin)                          
uio_oe[0]                                  |(no matching pin)                          
uio_oe[1]                                  |(no matching pin)                          
uio_oe[2]                                  |(no matching pin)                          
uio_oe[3]                                  |(no matching pin)                          
uio_oe[4]                                  |(no matching pin)                          
uio_oe[5]                                  |(no matching pin)                          
uio_oe[6]                                  |(no matching pin)                          
uio_oe[7]                                  |(no matching pin)                          
uo_out[1]                                  |(no matching pin)                          
uo_out[2]                                  |(no matching pin)                          
uo_out[3]                                  |(no matching pin)                          
uo_out[4]                                  |(no matching pin)                          
uo_out[5]                                  |(no matching pin)                          
uo_out[6]                                  |(no matching pin)                          
uo_out[7]                                  |(no matching pin)                          
uio_out[0]                                 |(no matching pin)                          
uio_out[1]                                 |(no matching pin)                          
uio_out[2]                                 |(no matching pin)                          
uio_out[3]                                 |(no matching pin)                          
uio_out[4]                                 |(no matching pin)                          
uio_out[5]                                 |(no matching pin)                          
uio_out[6]                                 |(no matching pin)                          
uio_out[7]                                 |(no matching pin)                          
ui_in[0]                                   |(no matching pin)                          
uo_out[0]                                  |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_nurirfansyah_alits01 and tt_um_nurirfansyah_alits01 are equivalent.

Final result: Circuits match uniquely.
Property errors were found.
