

================================================================
== Vitis HLS Report for 'uz_FOC_SpaceVector_Limitation_q_1'
================================================================
* Date:           Thu May 19 19:39:00 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        FOC_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       69| 0.300 us | 0.690 us |   30|   69|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 112
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 112 31 41 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 112 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 112 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 77 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 112 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%u_input_Volts_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %u_input_Volts_1" [foc/uz_space_vector_limitation.c:71]   --->   Operation 113 'read' 'u_input_Volts_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%u_input_Volts_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %u_input_Volts_0" [foc/uz_space_vector_limitation.c:71]   --->   Operation 114 'read' 'u_input_Volts_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [16/16] (3.21ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 115 'call' 'tmp' <Predicate = true> <Delay = 3.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 116 [16/16] (3.21ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 116 'call' 'tmp_2' <Predicate = true> <Delay = 3.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 117 [15/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 117 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 118 [15/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 118 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 119 [14/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 119 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 120 [14/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 120 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 121 [13/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 121 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 122 [13/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 122 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 123 [12/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 123 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 124 [12/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 124 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 125 [11/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 125 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 126 [11/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 126 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 127 [10/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 127 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 128 [10/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 128 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 129 [9/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 129 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 130 [9/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 130 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 131 [8/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 131 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 132 [8/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 132 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 133 [7/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 133 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 134 [7/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 134 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 135 [6/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 135 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 136 [6/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 136 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 137 [5/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 137 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 138 [5/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 138 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 139 [4/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 139 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 140 [4/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 140 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 141 [3/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 141 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 142 [3/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 142 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 143 [2/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 143 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 144 [2/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 144 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 4.09>
ST_16 : Operation 145 [1/16] (4.09ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 145 'call' 'tmp' <Predicate = true> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 146 [1/16] (4.09ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 146 'call' 'tmp_2' <Predicate = true> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 147 [4/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_2" [foc/uz_space_vector_limitation.c:72]   --->   Operation 147 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 148 [3/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_2" [foc/uz_space_vector_limitation.c:72]   --->   Operation 148 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 149 [2/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_2" [foc/uz_space_vector_limitation.c:72]   --->   Operation 149 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.05>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%V_dc_volts_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %V_dc_volts" [foc/uz_space_vector_limitation.c:71]   --->   Operation 150 'read' 'V_dc_volts_read' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 151 [9/9] (7.05ns)   --->   "%U_SV_max = fdiv i32 %V_dc_volts_read, i32" [foc/uz_space_vector_limitation.c:71]   --->   Operation 151 'fdiv' 'U_SV_max' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 152 [1/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_2" [foc/uz_space_vector_limitation.c:72]   --->   Operation 152 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.05>
ST_21 : Operation 153 [8/9] (7.05ns)   --->   "%U_SV_max = fdiv i32 %V_dc_volts_read, i32" [foc/uz_space_vector_limitation.c:71]   --->   Operation 153 'fdiv' 'U_SV_max' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 154 [8/8] (6.57ns)   --->   "%U_SV_abs = fsqrt i32 @llvm.sqrt.f32, i32 %add" [foc/uz_space_vector_limitation.c:72]   --->   Operation 154 'fsqrt' 'U_SV_abs' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.05>
ST_22 : Operation 155 [7/9] (7.05ns)   --->   "%U_SV_max = fdiv i32 %V_dc_volts_read, i32" [foc/uz_space_vector_limitation.c:71]   --->   Operation 155 'fdiv' 'U_SV_max' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 156 [7/8] (6.57ns)   --->   "%U_SV_abs = fsqrt i32 @llvm.sqrt.f32, i32 %add" [foc/uz_space_vector_limitation.c:72]   --->   Operation 156 'fsqrt' 'U_SV_abs' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.05>
ST_23 : Operation 157 [6/9] (7.05ns)   --->   "%U_SV_max = fdiv i32 %V_dc_volts_read, i32" [foc/uz_space_vector_limitation.c:71]   --->   Operation 157 'fdiv' 'U_SV_max' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 158 [6/8] (6.57ns)   --->   "%U_SV_abs = fsqrt i32 @llvm.sqrt.f32, i32 %add" [foc/uz_space_vector_limitation.c:72]   --->   Operation 158 'fsqrt' 'U_SV_abs' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.05>
ST_24 : Operation 159 [5/9] (7.05ns)   --->   "%U_SV_max = fdiv i32 %V_dc_volts_read, i32" [foc/uz_space_vector_limitation.c:71]   --->   Operation 159 'fdiv' 'U_SV_max' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 160 [5/8] (6.57ns)   --->   "%U_SV_abs = fsqrt i32 @llvm.sqrt.f32, i32 %add" [foc/uz_space_vector_limitation.c:72]   --->   Operation 160 'fsqrt' 'U_SV_abs' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.05>
ST_25 : Operation 161 [4/9] (7.05ns)   --->   "%U_SV_max = fdiv i32 %V_dc_volts_read, i32" [foc/uz_space_vector_limitation.c:71]   --->   Operation 161 'fdiv' 'U_SV_max' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 162 [4/8] (6.57ns)   --->   "%U_SV_abs = fsqrt i32 @llvm.sqrt.f32, i32 %add" [foc/uz_space_vector_limitation.c:72]   --->   Operation 162 'fsqrt' 'U_SV_abs' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.05>
ST_26 : Operation 163 [3/9] (7.05ns)   --->   "%U_SV_max = fdiv i32 %V_dc_volts_read, i32" [foc/uz_space_vector_limitation.c:71]   --->   Operation 163 'fdiv' 'U_SV_max' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 164 [3/8] (6.57ns)   --->   "%U_SV_abs = fsqrt i32 @llvm.sqrt.f32, i32 %add" [foc/uz_space_vector_limitation.c:72]   --->   Operation 164 'fsqrt' 'U_SV_abs' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.05>
ST_27 : Operation 165 [2/9] (7.05ns)   --->   "%U_SV_max = fdiv i32 %V_dc_volts_read, i32" [foc/uz_space_vector_limitation.c:71]   --->   Operation 165 'fdiv' 'U_SV_max' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 166 [2/8] (6.57ns)   --->   "%U_SV_abs = fsqrt i32 @llvm.sqrt.f32, i32 %add" [foc/uz_space_vector_limitation.c:72]   --->   Operation 166 'fsqrt' 'U_SV_abs' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.05>
ST_28 : Operation 167 [1/1] (0.00ns)   --->   "%i_actual_Ampere_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_actual_Ampere_1" [foc/uz_space_vector_limitation.c:71]   --->   Operation 167 'read' 'i_actual_Ampere_1_read' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 168 [1/1] (0.00ns)   --->   "%omega_el_rad_per_sec_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %omega_el_rad_per_sec" [foc/uz_space_vector_limitation.c:71]   --->   Operation 168 'read' 'omega_el_rad_per_sec_read' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 169 [1/9] (7.05ns)   --->   "%U_SV_max = fdiv i32 %V_dc_volts_read, i32" [foc/uz_space_vector_limitation.c:71]   --->   Operation 169 'fdiv' 'U_SV_max' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 170 [1/8] (6.57ns)   --->   "%U_SV_abs = fsqrt i32 @llvm.sqrt.f32, i32 %add" [foc/uz_space_vector_limitation.c:72]   --->   Operation 170 'fsqrt' 'U_SV_abs' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %omega_el_rad_per_sec_read" [foc/uz_signals.c:35]   --->   Operation 171 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32, i32" [foc/uz_signals.c:35]   --->   Operation 172 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %bitcast_ln35" [foc/uz_signals.c:35]   --->   Operation 173 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 174 [1/1] (0.84ns)   --->   "%icmp_ln35 = icmp_ne  i8 %tmp_35, i8" [foc/uz_signals.c:35]   --->   Operation 174 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 175 [1/1] (1.05ns)   --->   "%icmp_ln35_8 = icmp_eq  i23 %trunc_ln35, i23" [foc/uz_signals.c:35]   --->   Operation 175 'icmp' 'icmp_ln35_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 176 [1/1] (0.28ns)   --->   "%or_ln35 = or i1 %icmp_ln35_8, i1 %icmp_ln35" [foc/uz_signals.c:35]   --->   Operation 176 'or' 'or_ln35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 177 [2/2] (2.78ns)   --->   "%tmp_36 = fcmp_olt  i32 %omega_el_rad_per_sec_read, i32" [foc/uz_signals.c:35]   --->   Operation 177 'fcmp' 'tmp_36' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 178 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %omega_el_rad_per_sec_read, i32" [foc/uz_signals.c:35]   --->   Operation 178 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 179 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %omega_el_rad_per_sec_read, i32" [foc/uz_signals.c:35]   --->   Operation 179 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln35_4 = bitcast i32 %i_actual_Ampere_1_read" [foc/uz_signals.c:35]   --->   Operation 180 'bitcast' 'bitcast_ln35_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_4, i32, i32" [foc/uz_signals.c:35]   --->   Operation 181 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln35_5 = trunc i32 %bitcast_ln35_4" [foc/uz_signals.c:35]   --->   Operation 182 'trunc' 'trunc_ln35_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 183 [1/1] (0.84ns)   --->   "%icmp_ln35_9 = icmp_ne  i8 %tmp_38, i8" [foc/uz_signals.c:35]   --->   Operation 183 'icmp' 'icmp_ln35_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 184 [1/1] (1.05ns)   --->   "%icmp_ln35_10 = icmp_eq  i23 %trunc_ln35_5, i23" [foc/uz_signals.c:35]   --->   Operation 184 'icmp' 'icmp_ln35_10' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 185 [1/1] (0.28ns)   --->   "%or_ln35_4 = or i1 %icmp_ln35_10, i1 %icmp_ln35_9" [foc/uz_signals.c:35]   --->   Operation 185 'or' 'or_ln35_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 186 [2/2] (2.78ns)   --->   "%tmp_39 = fcmp_olt  i32 %i_actual_Ampere_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 186 'fcmp' 'tmp_39' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 187 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %i_actual_Ampere_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 187 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 188 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %i_actual_Ampere_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 188 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.01>
ST_29 : Operation 189 [1/2] (2.78ns)   --->   "%tmp_36 = fcmp_olt  i32 %omega_el_rad_per_sec_read, i32" [foc/uz_signals.c:35]   --->   Operation 189 'fcmp' 'tmp_36' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%and_ln35 = and i1 %or_ln35, i1 %tmp_36" [foc/uz_signals.c:35]   --->   Operation 190 'and' 'and_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%select_ln35 = select i1 %and_ln35, i32, i32" [foc/uz_signals.c:35]   --->   Operation 191 'select' 'select_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 192 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %omega_el_rad_per_sec_read, i32" [foc/uz_signals.c:35]   --->   Operation 192 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 193 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %omega_el_rad_per_sec_read, i32" [foc/uz_signals.c:35]   --->   Operation 193 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 194 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 195 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 196 'and' 'and_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%and_ln35_8 = and i1 %or_ln35, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 197 'and' 'and_ln35_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 198 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign = select i1 %and_ln35_8, i32 %select_ln35, i32" [foc/uz_signals.c:35]   --->   Operation 198 'select' 'sign' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 199 [1/2] (2.78ns)   --->   "%tmp_39 = fcmp_olt  i32 %i_actual_Ampere_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 199 'fcmp' 'tmp_39' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node sign_4)   --->   "%and_ln35_9 = and i1 %or_ln35_4, i1 %tmp_39" [foc/uz_signals.c:35]   --->   Operation 200 'and' 'and_ln35_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node sign_4)   --->   "%select_ln35_5 = select i1 %and_ln35_9, i32, i32" [foc/uz_signals.c:35]   --->   Operation 201 'select' 'select_ln35_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 202 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %i_actual_Ampere_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 202 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 203 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %i_actual_Ampere_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 203 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node sign_4)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 204 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node sign_4)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 205 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node sign_4)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 206 'and' 'and_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node sign_4)   --->   "%and_ln35_10 = and i1 %or_ln35_4, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 207 'and' 'and_ln35_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 208 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign_4 = select i1 %and_ln35_10, i32 %select_ln35_5, i32" [foc/uz_signals.c:35]   --->   Operation 208 'select' 'sign_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln73 = bitcast i32 %sign" [foc/uz_space_vector_limitation.c:73]   --->   Operation 209 'bitcast' 'bitcast_ln73' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln73, i32, i32" [foc/uz_space_vector_limitation.c:73]   --->   Operation 210 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i32 %bitcast_ln73" [foc/uz_space_vector_limitation.c:73]   --->   Operation 211 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln73_1 = bitcast i32 %sign_4" [foc/uz_space_vector_limitation.c:73]   --->   Operation 212 'bitcast' 'bitcast_ln73_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln73_1, i32, i32" [foc/uz_space_vector_limitation.c:73]   --->   Operation 213 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = trunc i32 %bitcast_ln73_1" [foc/uz_space_vector_limitation.c:73]   --->   Operation 214 'trunc' 'trunc_ln73_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 215 [1/1] (0.84ns)   --->   "%icmp_ln73 = icmp_ne  i8 %tmp_41, i8" [foc/uz_space_vector_limitation.c:73]   --->   Operation 215 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 216 [1/1] (1.05ns)   --->   "%icmp_ln73_1 = icmp_eq  i23 %trunc_ln73, i23" [foc/uz_space_vector_limitation.c:73]   --->   Operation 216 'icmp' 'icmp_ln73_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 217 [1/1] (0.84ns)   --->   "%icmp_ln73_2 = icmp_ne  i8 %tmp_42, i8" [foc/uz_space_vector_limitation.c:73]   --->   Operation 217 'icmp' 'icmp_ln73_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 218 [1/1] (1.05ns)   --->   "%icmp_ln73_3 = icmp_eq  i23 %trunc_ln73_1, i23" [foc/uz_space_vector_limitation.c:73]   --->   Operation 218 'icmp' 'icmp_ln73_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 219 [2/2] (2.78ns)   --->   "%tmp_43 = fcmp_oeq  i32 %sign, i32 %sign_4" [foc/uz_space_vector_limitation.c:73]   --->   Operation 219 'fcmp' 'tmp_43' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 220 [1/1] (0.00ns)   --->   "%bitcast_ln75 = bitcast i32 %U_SV_abs" [foc/uz_space_vector_limitation.c:75]   --->   Operation 220 'bitcast' 'bitcast_ln75' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln75, i32, i32" [foc/uz_space_vector_limitation.c:75]   --->   Operation 221 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i32 %bitcast_ln75" [foc/uz_space_vector_limitation.c:75]   --->   Operation 222 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 223 [1/1] (0.84ns)   --->   "%icmp_ln75 = icmp_ne  i8 %tmp_44, i8" [foc/uz_space_vector_limitation.c:75]   --->   Operation 223 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 224 [1/1] (1.05ns)   --->   "%icmp_ln75_1 = icmp_eq  i23 %trunc_ln75, i23" [foc/uz_space_vector_limitation.c:75]   --->   Operation 224 'icmp' 'icmp_ln75_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 225 [2/2] (2.78ns)   --->   "%tmp_46 = fcmp_ogt  i32 %U_SV_abs, i32 %U_SV_max" [foc/uz_space_vector_limitation.c:75]   --->   Operation 225 'fcmp' 'tmp_46' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.01>
ST_30 : Operation 226 [1/1] (0.00ns)   --->   "%p_read_1 = read i288 @_ssdm_op_Read.ap_auto.i288, i288 %p_read" [foc/uz_space_vector_limitation.c:71]   --->   Operation 226 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node if_omega_equal_q_current)   --->   "%or_ln73 = or i1 %icmp_ln73_1, i1 %icmp_ln73" [foc/uz_space_vector_limitation.c:73]   --->   Operation 227 'or' 'or_ln73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node if_omega_equal_q_current)   --->   "%or_ln73_1 = or i1 %icmp_ln73_3, i1 %icmp_ln73_2" [foc/uz_space_vector_limitation.c:73]   --->   Operation 228 'or' 'or_ln73_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node if_omega_equal_q_current)   --->   "%and_ln73 = and i1 %or_ln73, i1 %or_ln73_1" [foc/uz_space_vector_limitation.c:73]   --->   Operation 229 'and' 'and_ln73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 230 [1/2] (2.78ns)   --->   "%tmp_43 = fcmp_oeq  i32 %sign, i32 %sign_4" [foc/uz_space_vector_limitation.c:73]   --->   Operation 230 'fcmp' 'tmp_43' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 231 [1/1] (0.28ns) (out node of the LUT)   --->   "%if_omega_equal_q_current = and i1 %and_ln73, i1 %tmp_43" [foc/uz_space_vector_limitation.c:73]   --->   Operation 231 'and' 'if_omega_equal_q_current' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln75_1 = bitcast i32 %U_SV_max" [foc/uz_space_vector_limitation.c:75]   --->   Operation 232 'bitcast' 'bitcast_ln75_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln75_1, i32, i32" [foc/uz_space_vector_limitation.c:75]   --->   Operation 233 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln75_1 = trunc i32 %bitcast_ln75_1" [foc/uz_space_vector_limitation.c:75]   --->   Operation 234 'trunc' 'trunc_ln75_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln75_1)   --->   "%or_ln75 = or i1 %icmp_ln75_1, i1 %icmp_ln75" [foc/uz_space_vector_limitation.c:75]   --->   Operation 235 'or' 'or_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 236 [1/1] (0.84ns)   --->   "%icmp_ln75_2 = icmp_ne  i8 %tmp_45, i8" [foc/uz_space_vector_limitation.c:75]   --->   Operation 236 'icmp' 'icmp_ln75_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 237 [1/1] (1.05ns)   --->   "%icmp_ln75_3 = icmp_eq  i23 %trunc_ln75_1, i23" [foc/uz_space_vector_limitation.c:75]   --->   Operation 237 'icmp' 'icmp_ln75_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln75_1)   --->   "%or_ln75_1 = or i1 %icmp_ln75_3, i1 %icmp_ln75_2" [foc/uz_space_vector_limitation.c:75]   --->   Operation 238 'or' 'or_ln75_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln75_1)   --->   "%and_ln75 = and i1 %or_ln75, i1 %or_ln75_1" [foc/uz_space_vector_limitation.c:75]   --->   Operation 239 'and' 'and_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 240 [1/2] (2.78ns)   --->   "%tmp_46 = fcmp_ogt  i32 %U_SV_abs, i32 %U_SV_max" [foc/uz_space_vector_limitation.c:75]   --->   Operation 240 'fcmp' 'tmp_46' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 241 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln75_1 = and i1 %and_ln75, i1 %tmp_46" [foc/uz_space_vector_limitation.c:75]   --->   Operation 241 'and' 'and_ln75_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i240 @_ssdm_op_PartSelect.i240.i288.i32.i32, i288 %p_read_1, i32, i32" [foc/uz_space_vector_limitation.c:77]   --->   Operation 242 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i288 %p_read_1" [foc/uz_space_vector_limitation.c:77]   --->   Operation 243 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 244 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i240.i8.i40, i240 %tmp_5, i8, i40 %trunc_ln77" [foc/uz_space_vector_limitation.c:77]   --->   Operation 244 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 245 [1/1] (0.69ns)   --->   "%br_ln75 = br i1 %and_ln75_1, void %uz_limit_dq_prio_d_axis.exit, void" [foc/uz_space_vector_limitation.c:75]   --->   Operation 245 'br' 'br_ln75' <Predicate = true> <Delay = 0.69>
ST_30 : Operation 246 [1/1] (0.00ns)   --->   "%or_ln77 = or i288 %and_ln, i288" [foc/uz_space_vector_limitation.c:77]   --->   Operation 246 'or' 'or_ln77' <Predicate = (and_ln75_1)> <Delay = 0.00>
ST_30 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %if_omega_equal_q_current, void, void" [foc/uz_space_vector_limitation.c:78]   --->   Operation 247 'br' 'br_ln78' <Predicate = (and_ln75_1)> <Delay = 0.00>
ST_30 : Operation 248 [3/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %U_SV_max, i32" [foc/uz_space_vector_limitation.c:105]   --->   Operation 248 'fmul' 'mul_i1' <Predicate = (and_ln75_1 & !if_omega_equal_q_current)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 249 [3/3] (7.01ns)   --->   "%mul_i = fmul i32 %U_SV_max, i32" [foc/uz_space_vector_limitation.c:93]   --->   Operation 249 'fmul' 'mul_i' <Predicate = (and_ln75_1 & if_omega_equal_q_current)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.01>
ST_31 : Operation 250 [2/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %U_SV_max, i32" [foc/uz_space_vector_limitation.c:105]   --->   Operation 250 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.01>
ST_32 : Operation 251 [1/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %U_SV_max, i32" [foc/uz_space_vector_limitation.c:105]   --->   Operation 251 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.78>
ST_33 : Operation 252 [1/1] (0.00ns)   --->   "%p_Val2_1 = bitcast i32 %u_input_Volts_1_read" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:311]   --->   Operation 252 'bitcast' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 253 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i32 %p_Val2_1"   --->   Operation 253 'trunc' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln368_1 = zext i31 %p_Result_1"   --->   Operation 254 'zext' 'zext_ln368_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 255 [1/1] (0.00ns)   --->   "%bitcast_ln350_1 = bitcast i32 %zext_ln368_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:350]   --->   Operation 255 'bitcast' 'bitcast_ln350_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Val2_1, i32, i32" [foc/uz_space_vector_limitation.c:105]   --->   Operation 256 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i32 %p_Val2_1" [foc/uz_space_vector_limitation.c:105]   --->   Operation 257 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 258 [1/1] (0.00ns)   --->   "%bitcast_ln105 = bitcast i32 %mul_i1" [foc/uz_space_vector_limitation.c:105]   --->   Operation 258 'bitcast' 'bitcast_ln105' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln105, i32, i32" [foc/uz_space_vector_limitation.c:105]   --->   Operation 259 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = trunc i32 %bitcast_ln105" [foc/uz_space_vector_limitation.c:105]   --->   Operation 260 'trunc' 'trunc_ln105_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 261 [1/1] (0.84ns)   --->   "%icmp_ln105 = icmp_ne  i8 %tmp_53, i8" [foc/uz_space_vector_limitation.c:105]   --->   Operation 261 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 262 [1/1] (1.05ns)   --->   "%icmp_ln105_1 = icmp_eq  i23 %trunc_ln105, i23" [foc/uz_space_vector_limitation.c:105]   --->   Operation 262 'icmp' 'icmp_ln105_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 263 [1/1] (0.84ns)   --->   "%icmp_ln105_2 = icmp_ne  i8 %tmp_54, i8" [foc/uz_space_vector_limitation.c:105]   --->   Operation 263 'icmp' 'icmp_ln105_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 264 [1/1] (1.05ns)   --->   "%icmp_ln105_3 = icmp_eq  i23 %trunc_ln105_1, i23" [foc/uz_space_vector_limitation.c:105]   --->   Operation 264 'icmp' 'icmp_ln105_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 265 [2/2] (2.78ns)   --->   "%tmp_55 = fcmp_ogt  i32 %bitcast_ln350_1, i32 %mul_i1" [foc/uz_space_vector_limitation.c:105]   --->   Operation 265 'fcmp' 'tmp_55' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.76>
ST_34 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln105_1)   --->   "%or_ln105 = or i1 %icmp_ln105_1, i1 %icmp_ln105" [foc/uz_space_vector_limitation.c:105]   --->   Operation 266 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln105_1)   --->   "%or_ln105_1 = or i1 %icmp_ln105_3, i1 %icmp_ln105_2" [foc/uz_space_vector_limitation.c:105]   --->   Operation 267 'or' 'or_ln105_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln105_1)   --->   "%and_ln105 = and i1 %or_ln105, i1 %or_ln105_1" [foc/uz_space_vector_limitation.c:105]   --->   Operation 268 'and' 'and_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 269 [1/2] (2.78ns)   --->   "%tmp_55 = fcmp_ogt  i32 %bitcast_ln350_1, i32 %mul_i1" [foc/uz_space_vector_limitation.c:105]   --->   Operation 269 'fcmp' 'tmp_55' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 270 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln105_1 = and i1 %and_ln105, i1 %tmp_55" [foc/uz_space_vector_limitation.c:105]   --->   Operation 270 'and' 'and_ln105_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 271 [1/1] (0.69ns)   --->   "%br_ln105 = br i1 %and_ln105_1, void %uz_limit_dq_prio_d_axis.exit, void" [foc/uz_space_vector_limitation.c:105]   --->   Operation 271 'br' 'br_ln105' <Predicate = true> <Delay = 0.69>

State 35 <SV = 36> <Delay = 2.78>
ST_35 : Operation 272 [2/2] (2.78ns)   --->   "%tmp_58 = fcmp_olt  i32 %u_input_Volts_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 272 'fcmp' 'tmp_58' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 273 [2/2] (2.78ns)   --->   "%fcmp_ln106 = fcmp_uno  i32 %u_input_Volts_1_read, i32" [foc/uz_space_vector_limitation.c:106]   --->   Operation 273 'fcmp' 'fcmp_ln106' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 274 [2/2] (2.78ns)   --->   "%fcmp_ln106 = fcmp_oeq  i32 %u_input_Volts_1_read, i32" [foc/uz_space_vector_limitation.c:106]   --->   Operation 274 'fcmp' 'fcmp_ln106' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 37> <Delay = 3.23>
ST_36 : Operation 275 [1/2] (2.78ns)   --->   "%tmp_58 = fcmp_olt  i32 %u_input_Volts_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 275 'fcmp' 'tmp_58' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_1)   --->   "%select_ln106 = select i1 %tmp_58, i32, i32" [foc/uz_space_vector_limitation.c:106]   --->   Operation 276 'select' 'select_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 277 [1/2] (2.78ns)   --->   "%fcmp_ln106 = fcmp_uno  i32 %u_input_Volts_1_read, i32" [foc/uz_space_vector_limitation.c:106]   --->   Operation 277 'fcmp' 'fcmp_ln106' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 278 [1/2] (2.78ns)   --->   "%fcmp_ln106 = fcmp_oeq  i32 %u_input_Volts_1_read, i32" [foc/uz_space_vector_limitation.c:106]   --->   Operation 278 'fcmp' 'fcmp_ln106' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_1)   --->   "%xor_ln106 = xor i1 %fcmp_ln106, i1" [foc/uz_space_vector_limitation.c:106]   --->   Operation 279 'xor' 'xor_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_1)   --->   "%xor_ln106 = xor i1 %fcmp_ln106, i1" [foc/uz_space_vector_limitation.c:106]   --->   Operation 280 'xor' 'xor_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_1)   --->   "%and_ln106 = and i1 %xor_ln106, i1 %xor_ln106" [foc/uz_space_vector_limitation.c:106]   --->   Operation 281 'and' 'and_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 282 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln106_1 = select i1 %and_ln106, i32 %select_ln106, i32" [foc/uz_space_vector_limitation.c:106]   --->   Operation 282 'select' 'select_ln106_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 37 <SV = 38> <Delay = 7.01>
ST_37 : Operation 283 [3/3] (7.01ns)   --->   "%u_output_Volts_4 = fmul i32 %select_ln106_1, i32 %U_SV_max" [foc/uz_space_vector_limitation.c:106]   --->   Operation 283 'fmul' 'u_output_Volts_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 39> <Delay = 7.01>
ST_38 : Operation 284 [2/3] (7.01ns)   --->   "%u_output_Volts_4 = fmul i32 %select_ln106_1, i32 %U_SV_max" [foc/uz_space_vector_limitation.c:106]   --->   Operation 284 'fmul' 'u_output_Volts_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 40> <Delay = 7.01>
ST_39 : Operation 285 [1/3] (7.01ns)   --->   "%u_output_Volts_4 = fmul i32 %select_ln106_1, i32 %U_SV_max" [foc/uz_space_vector_limitation.c:106]   --->   Operation 285 'fmul' 'u_output_Volts_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 41> <Delay = 0.69>
ST_40 : Operation 286 [1/1] (0.69ns)   --->   "%br_ln108 = br void %uz_limit_dq_prio_d_axis.exit" [foc/uz_space_vector_limitation.c:108]   --->   Operation 286 'br' 'br_ln108' <Predicate = true> <Delay = 0.69>

State 41 <SV = 30> <Delay = 7.01>
ST_41 : Operation 287 [2/3] (7.01ns)   --->   "%mul_i = fmul i32 %U_SV_max, i32" [foc/uz_space_vector_limitation.c:93]   --->   Operation 287 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 31> <Delay = 7.01>
ST_42 : Operation 288 [1/3] (7.01ns)   --->   "%mul_i = fmul i32 %U_SV_max, i32" [foc/uz_space_vector_limitation.c:93]   --->   Operation 288 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 32> <Delay = 2.78>
ST_43 : Operation 289 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast i32 %u_input_Volts_0_read" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:311]   --->   Operation 289 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 290 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i32 %p_Val2_s"   --->   Operation 290 'trunc' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i31 %p_Result_s"   --->   Operation 291 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 292 [1/1] (0.00ns)   --->   "%bitcast_ln350 = bitcast i32 %zext_ln368" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:350]   --->   Operation 292 'bitcast' 'bitcast_ln350' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Val2_s, i32, i32" [foc/uz_space_vector_limitation.c:93]   --->   Operation 293 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i32 %p_Val2_s" [foc/uz_space_vector_limitation.c:93]   --->   Operation 294 'trunc' 'trunc_ln93' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 295 [1/1] (0.00ns)   --->   "%bitcast_ln93 = bitcast i32 %mul_i" [foc/uz_space_vector_limitation.c:93]   --->   Operation 295 'bitcast' 'bitcast_ln93' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln93, i32, i32" [foc/uz_space_vector_limitation.c:93]   --->   Operation 296 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = trunc i32 %bitcast_ln93" [foc/uz_space_vector_limitation.c:93]   --->   Operation 297 'trunc' 'trunc_ln93_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 298 [1/1] (0.84ns)   --->   "%icmp_ln93 = icmp_ne  i8 %tmp_47, i8" [foc/uz_space_vector_limitation.c:93]   --->   Operation 298 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 299 [1/1] (1.05ns)   --->   "%icmp_ln93_1 = icmp_eq  i23 %trunc_ln93, i23" [foc/uz_space_vector_limitation.c:93]   --->   Operation 299 'icmp' 'icmp_ln93_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 300 [1/1] (0.84ns)   --->   "%icmp_ln93_2 = icmp_ne  i8 %tmp_48, i8" [foc/uz_space_vector_limitation.c:93]   --->   Operation 300 'icmp' 'icmp_ln93_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 301 [1/1] (1.05ns)   --->   "%icmp_ln93_3 = icmp_eq  i23 %trunc_ln93_1, i23" [foc/uz_space_vector_limitation.c:93]   --->   Operation 301 'icmp' 'icmp_ln93_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 302 [2/2] (2.78ns)   --->   "%tmp_49 = fcmp_ogt  i32 %bitcast_ln350, i32 %mul_i" [foc/uz_space_vector_limitation.c:93]   --->   Operation 302 'fcmp' 'tmp_49' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 303 [2/2] (2.78ns)   --->   "%tmp_51 = fcmp_olt  i32 %u_input_Volts_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 303 'fcmp' 'tmp_51' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 304 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %u_input_Volts_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 304 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 305 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %u_input_Volts_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 305 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 33> <Delay = 3.35>
ST_44 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_1)   --->   "%or_ln93 = or i1 %icmp_ln93_1, i1 %icmp_ln93" [foc/uz_space_vector_limitation.c:93]   --->   Operation 306 'or' 'or_ln93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_1)   --->   "%or_ln93_1 = or i1 %icmp_ln93_3, i1 %icmp_ln93_2" [foc/uz_space_vector_limitation.c:93]   --->   Operation 307 'or' 'or_ln93_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_1)   --->   "%and_ln93 = and i1 %or_ln93, i1 %or_ln93_1" [foc/uz_space_vector_limitation.c:93]   --->   Operation 308 'and' 'and_ln93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 309 [1/2] (2.78ns)   --->   "%tmp_49 = fcmp_ogt  i32 %bitcast_ln350, i32 %mul_i" [foc/uz_space_vector_limitation.c:93]   --->   Operation 309 'fcmp' 'tmp_49' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 310 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln93_1 = and i1 %and_ln93, i1 %tmp_49" [foc/uz_space_vector_limitation.c:93]   --->   Operation 310 'and' 'and_ln93_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 311 [1/1] (0.00ns)   --->   "%bitcast_ln35_5 = bitcast i32 %u_input_Volts_1_read" [foc/uz_signals.c:35]   --->   Operation 311 'bitcast' 'bitcast_ln35_5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_5, i32, i32" [foc/uz_signals.c:35]   --->   Operation 312 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln35_6 = trunc i32 %bitcast_ln35_5" [foc/uz_signals.c:35]   --->   Operation 313 'trunc' 'trunc_ln35_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 314 [1/1] (0.84ns)   --->   "%icmp_ln35_11 = icmp_ne  i8 %tmp_50, i8" [foc/uz_signals.c:35]   --->   Operation 314 'icmp' 'icmp_ln35_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 315 [1/1] (1.05ns)   --->   "%icmp_ln35_12 = icmp_eq  i23 %trunc_ln35_6, i23" [foc/uz_signals.c:35]   --->   Operation 315 'icmp' 'icmp_ln35_12' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 316 [1/1] (0.28ns)   --->   "%or_ln35_5 = or i1 %icmp_ln35_12, i1 %icmp_ln35_11" [foc/uz_signals.c:35]   --->   Operation 316 'or' 'or_ln35_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 317 [1/2] (2.78ns)   --->   "%tmp_51 = fcmp_olt  i32 %u_input_Volts_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 317 'fcmp' 'tmp_51' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node sign_5)   --->   "%and_ln35_11 = and i1 %or_ln35_5, i1 %tmp_51" [foc/uz_signals.c:35]   --->   Operation 318 'and' 'and_ln35_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node sign_5)   --->   "%select_ln35_7 = select i1 %and_ln35_11, i32, i32" [foc/uz_signals.c:35]   --->   Operation 319 'select' 'select_ln35_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 320 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %u_input_Volts_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 320 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 321 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %u_input_Volts_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 321 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node sign_5)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 322 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node sign_5)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 323 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node sign_5)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 324 'and' 'and_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node sign_5)   --->   "%and_ln35_12 = and i1 %or_ln35_5, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 325 'and' 'and_ln35_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 326 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign_5 = select i1 %and_ln35_12, i32 %select_ln35_7, i32" [foc/uz_signals.c:35]   --->   Operation 326 'select' 'sign_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93_1, void, void" [foc/uz_space_vector_limitation.c:93]   --->   Operation 327 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 328 [2/2] (2.78ns)   --->   "%tmp_56 = fcmp_olt  i32 %u_input_Volts_0_read, i32" [foc/uz_signals.c:35]   --->   Operation 328 'fcmp' 'tmp_56' <Predicate = (and_ln93_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 329 [2/2] (2.78ns)   --->   "%fcmp_ln94 = fcmp_uno  i32 %u_input_Volts_0_read, i32" [foc/uz_space_vector_limitation.c:94]   --->   Operation 329 'fcmp' 'fcmp_ln94' <Predicate = (and_ln93_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 330 [2/2] (2.78ns)   --->   "%fcmp_ln94 = fcmp_oeq  i32 %u_input_Volts_0_read, i32" [foc/uz_space_vector_limitation.c:94]   --->   Operation 330 'fcmp' 'fcmp_ln94' <Predicate = (and_ln93_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 34> <Delay = 3.21>
ST_45 : Operation 331 [16/16] (3.21ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 331 'call' 'tmp_4' <Predicate = true> <Delay = 3.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 35> <Delay = 7.30>
ST_46 : Operation 332 [15/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 332 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 36> <Delay = 7.30>
ST_47 : Operation 333 [14/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 333 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 37> <Delay = 7.30>
ST_48 : Operation 334 [13/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 334 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 38> <Delay = 7.30>
ST_49 : Operation 335 [12/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 335 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 39> <Delay = 7.30>
ST_50 : Operation 336 [11/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 336 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 40> <Delay = 7.30>
ST_51 : Operation 337 [10/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 337 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 41> <Delay = 7.30>
ST_52 : Operation 338 [9/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 338 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 42> <Delay = 7.30>
ST_53 : Operation 339 [8/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 339 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 43> <Delay = 7.30>
ST_54 : Operation 340 [7/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 340 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 44> <Delay = 7.30>
ST_55 : Operation 341 [6/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 341 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 45> <Delay = 7.30>
ST_56 : Operation 342 [5/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 342 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 46> <Delay = 7.30>
ST_57 : Operation 343 [4/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 343 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 47> <Delay = 7.30>
ST_58 : Operation 344 [3/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 344 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 48> <Delay = 7.30>
ST_59 : Operation 345 [2/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 345 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 49> <Delay = 4.09>
ST_60 : Operation 346 [1/16] (4.09ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 346 'call' 'tmp_4' <Predicate = true> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 50> <Delay = 6.43>
ST_61 : Operation 347 [4/4] (6.43ns)   --->   "%sub14_i = fsub i32 %tmp_4, i32 %tmp" [foc/uz_space_vector_limitation.c:98]   --->   Operation 347 'fsub' 'sub14_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 51> <Delay = 6.43>
ST_62 : Operation 348 [3/4] (6.43ns)   --->   "%sub14_i = fsub i32 %tmp_4, i32 %tmp" [foc/uz_space_vector_limitation.c:98]   --->   Operation 348 'fsub' 'sub14_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 52> <Delay = 6.43>
ST_63 : Operation 349 [2/4] (6.43ns)   --->   "%sub14_i = fsub i32 %tmp_4, i32 %tmp" [foc/uz_space_vector_limitation.c:98]   --->   Operation 349 'fsub' 'sub14_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 53> <Delay = 6.43>
ST_64 : Operation 350 [1/4] (6.43ns)   --->   "%sub14_i = fsub i32 %tmp_4, i32 %tmp" [foc/uz_space_vector_limitation.c:98]   --->   Operation 350 'fsub' 'sub14_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 54> <Delay = 6.57>
ST_65 : Operation 351 [8/8] (6.57ns)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i" [foc/uz_space_vector_limitation.c:98]   --->   Operation 351 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 55> <Delay = 6.57>
ST_66 : Operation 352 [7/8] (6.57ns)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i" [foc/uz_space_vector_limitation.c:98]   --->   Operation 352 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 56> <Delay = 6.57>
ST_67 : Operation 353 [6/8] (6.57ns)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i" [foc/uz_space_vector_limitation.c:98]   --->   Operation 353 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 57> <Delay = 6.57>
ST_68 : Operation 354 [5/8] (6.57ns)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i" [foc/uz_space_vector_limitation.c:98]   --->   Operation 354 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 58> <Delay = 6.57>
ST_69 : Operation 355 [4/8] (6.57ns)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i" [foc/uz_space_vector_limitation.c:98]   --->   Operation 355 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 59> <Delay = 6.57>
ST_70 : Operation 356 [3/8] (6.57ns)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i" [foc/uz_space_vector_limitation.c:98]   --->   Operation 356 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 60> <Delay = 6.57>
ST_71 : Operation 357 [2/8] (6.57ns)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i" [foc/uz_space_vector_limitation.c:98]   --->   Operation 357 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 61> <Delay = 6.57>
ST_72 : Operation 358 [1/8] (6.57ns)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i" [foc/uz_space_vector_limitation.c:98]   --->   Operation 358 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 62> <Delay = 7.01>
ST_73 : Operation 359 [3/3] (7.01ns)   --->   "%u_output_Volts_3 = fmul i32 %sign_5, i32 %tmp_6" [foc/uz_space_vector_limitation.c:98]   --->   Operation 359 'fmul' 'u_output_Volts_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 63> <Delay = 7.01>
ST_74 : Operation 360 [2/3] (7.01ns)   --->   "%u_output_Volts_3 = fmul i32 %sign_5, i32 %tmp_6" [foc/uz_space_vector_limitation.c:98]   --->   Operation 360 'fmul' 'u_output_Volts_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 64> <Delay = 7.01>
ST_75 : Operation 361 [1/3] (7.01ns)   --->   "%u_output_Volts_3 = fmul i32 %sign_5, i32 %tmp_6" [foc/uz_space_vector_limitation.c:98]   --->   Operation 361 'fmul' 'u_output_Volts_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 65> <Delay = 0.69>
ST_76 : Operation 362 [1/1] (0.69ns)   --->   "%br_ln0 = br void %uz_limit_dq_prio_d_axis.exit"   --->   Operation 362 'br' 'br_ln0' <Predicate = true> <Delay = 0.69>

State 77 <SV = 34> <Delay = 3.23>
ST_77 : Operation 363 [1/2] (2.78ns)   --->   "%tmp_56 = fcmp_olt  i32 %u_input_Volts_0_read, i32" [foc/uz_signals.c:35]   --->   Operation 363 'fcmp' 'tmp_56' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln94_1)   --->   "%select_ln94 = select i1 %tmp_56, i32, i32" [foc/uz_space_vector_limitation.c:94]   --->   Operation 364 'select' 'select_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 365 [1/2] (2.78ns)   --->   "%fcmp_ln94 = fcmp_uno  i32 %u_input_Volts_0_read, i32" [foc/uz_space_vector_limitation.c:94]   --->   Operation 365 'fcmp' 'fcmp_ln94' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 366 [1/2] (2.78ns)   --->   "%fcmp_ln94 = fcmp_oeq  i32 %u_input_Volts_0_read, i32" [foc/uz_space_vector_limitation.c:94]   --->   Operation 366 'fcmp' 'fcmp_ln94' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node select_ln94_1)   --->   "%xor_ln94 = xor i1 %fcmp_ln94, i1" [foc/uz_space_vector_limitation.c:94]   --->   Operation 367 'xor' 'xor_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln94_1)   --->   "%xor_ln94 = xor i1 %fcmp_ln94, i1" [foc/uz_space_vector_limitation.c:94]   --->   Operation 368 'xor' 'xor_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln94_1)   --->   "%and_ln94 = and i1 %xor_ln94, i1 %xor_ln94" [foc/uz_space_vector_limitation.c:94]   --->   Operation 369 'and' 'and_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 370 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln94_1 = select i1 %and_ln94, i32 %select_ln94, i32" [foc/uz_space_vector_limitation.c:94]   --->   Operation 370 'select' 'select_ln94_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 78 <SV = 35> <Delay = 7.01>
ST_78 : Operation 371 [3/3] (7.01ns)   --->   "%u_output_Volts = fmul i32 %select_ln94_1, i32 %U_SV_max" [foc/uz_space_vector_limitation.c:94]   --->   Operation 371 'fmul' 'u_output_Volts' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 36> <Delay = 7.01>
ST_79 : Operation 372 [2/3] (7.01ns)   --->   "%u_output_Volts = fmul i32 %select_ln94_1, i32 %U_SV_max" [foc/uz_space_vector_limitation.c:94]   --->   Operation 372 'fmul' 'u_output_Volts' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 37> <Delay = 7.01>
ST_80 : Operation 373 [1/3] (7.01ns)   --->   "%u_output_Volts = fmul i32 %select_ln94_1, i32 %U_SV_max" [foc/uz_space_vector_limitation.c:94]   --->   Operation 373 'fmul' 'u_output_Volts' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 38> <Delay = 3.21>
ST_81 : Operation 374 [16/16] (3.21ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 374 'call' 'tmp_s' <Predicate = true> <Delay = 3.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 375 [16/16] (3.21ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 375 'call' 'tmp_1' <Predicate = true> <Delay = 3.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 39> <Delay = 7.30>
ST_82 : Operation 376 [15/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 376 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 377 [15/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 377 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 40> <Delay = 7.30>
ST_83 : Operation 378 [14/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 378 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 379 [14/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 379 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 41> <Delay = 7.30>
ST_84 : Operation 380 [13/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 380 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_84 : Operation 381 [13/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 381 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 42> <Delay = 7.30>
ST_85 : Operation 382 [12/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 382 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 383 [12/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 383 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 43> <Delay = 7.30>
ST_86 : Operation 384 [11/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 384 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_86 : Operation 385 [11/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 385 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 44> <Delay = 7.30>
ST_87 : Operation 386 [10/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 386 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_87 : Operation 387 [10/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 387 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 45> <Delay = 7.30>
ST_88 : Operation 388 [9/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 388 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 389 [9/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 389 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 46> <Delay = 7.30>
ST_89 : Operation 390 [8/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 390 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 391 [8/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 391 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 47> <Delay = 7.30>
ST_90 : Operation 392 [7/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 392 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 393 [7/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 393 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 48> <Delay = 7.30>
ST_91 : Operation 394 [6/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 394 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 395 [6/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 395 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 49> <Delay = 7.30>
ST_92 : Operation 396 [5/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 396 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_92 : Operation 397 [5/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 397 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 50> <Delay = 7.30>
ST_93 : Operation 398 [4/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 398 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_93 : Operation 399 [4/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 399 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 51> <Delay = 7.30>
ST_94 : Operation 400 [3/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 400 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 401 [3/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 401 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 95 <SV = 52> <Delay = 7.30>
ST_95 : Operation 402 [2/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 402 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_95 : Operation 403 [2/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 403 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 53> <Delay = 4.09>
ST_96 : Operation 404 [1/16] (4.09ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 404 'call' 'tmp_s' <Predicate = true> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_96 : Operation 405 [1/16] (4.09ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 405 'call' 'tmp_1' <Predicate = true> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 97 <SV = 54> <Delay = 6.43>
ST_97 : Operation 406 [4/4] (6.43ns)   --->   "%sub_i = fsub i32 %tmp_s, i32 %tmp_1" [foc/uz_space_vector_limitation.c:95]   --->   Operation 406 'fsub' 'sub_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 55> <Delay = 6.43>
ST_98 : Operation 407 [3/4] (6.43ns)   --->   "%sub_i = fsub i32 %tmp_s, i32 %tmp_1" [foc/uz_space_vector_limitation.c:95]   --->   Operation 407 'fsub' 'sub_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 56> <Delay = 6.43>
ST_99 : Operation 408 [2/4] (6.43ns)   --->   "%sub_i = fsub i32 %tmp_s, i32 %tmp_1" [foc/uz_space_vector_limitation.c:95]   --->   Operation 408 'fsub' 'sub_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 57> <Delay = 6.43>
ST_100 : Operation 409 [1/4] (6.43ns)   --->   "%sub_i = fsub i32 %tmp_s, i32 %tmp_1" [foc/uz_space_vector_limitation.c:95]   --->   Operation 409 'fsub' 'sub_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 58> <Delay = 6.57>
ST_101 : Operation 410 [8/8] (6.57ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i" [foc/uz_space_vector_limitation.c:95]   --->   Operation 410 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 59> <Delay = 6.57>
ST_102 : Operation 411 [7/8] (6.57ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i" [foc/uz_space_vector_limitation.c:95]   --->   Operation 411 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 60> <Delay = 6.57>
ST_103 : Operation 412 [6/8] (6.57ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i" [foc/uz_space_vector_limitation.c:95]   --->   Operation 412 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 61> <Delay = 6.57>
ST_104 : Operation 413 [5/8] (6.57ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i" [foc/uz_space_vector_limitation.c:95]   --->   Operation 413 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 62> <Delay = 6.57>
ST_105 : Operation 414 [4/8] (6.57ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i" [foc/uz_space_vector_limitation.c:95]   --->   Operation 414 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 63> <Delay = 6.57>
ST_106 : Operation 415 [3/8] (6.57ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i" [foc/uz_space_vector_limitation.c:95]   --->   Operation 415 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 64> <Delay = 6.57>
ST_107 : Operation 416 [2/8] (6.57ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i" [foc/uz_space_vector_limitation.c:95]   --->   Operation 416 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 65> <Delay = 6.57>
ST_108 : Operation 417 [1/8] (6.57ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i" [foc/uz_space_vector_limitation.c:95]   --->   Operation 417 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 109 <SV = 66> <Delay = 7.01>
ST_109 : Operation 418 [3/3] (7.01ns)   --->   "%u_output_Volts_2 = fmul i32 %sign_5, i32 %tmp_3" [foc/uz_space_vector_limitation.c:95]   --->   Operation 418 'fmul' 'u_output_Volts_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 67> <Delay = 7.01>
ST_110 : Operation 419 [2/3] (7.01ns)   --->   "%u_output_Volts_2 = fmul i32 %sign_5, i32 %tmp_3" [foc/uz_space_vector_limitation.c:95]   --->   Operation 419 'fmul' 'u_output_Volts_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 68> <Delay = 7.01>
ST_111 : Operation 420 [1/3] (7.01ns)   --->   "%u_output_Volts_2 = fmul i32 %sign_5, i32 %tmp_3" [foc/uz_space_vector_limitation.c:95]   --->   Operation 420 'fmul' 'u_output_Volts_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 69> <Delay = 0.69>
ST_112 : Operation 421 [1/1] (0.69ns)   --->   "%br_ln96 = br void %uz_limit_dq_prio_d_axis.exit" [foc/uz_space_vector_limitation.c:96]   --->   Operation 421 'br' 'br_ln96' <Predicate = (and_ln75_1 & if_omega_equal_q_current & and_ln93_1)> <Delay = 0.69>
ST_112 : Operation 422 [1/1] (0.00ns)   --->   "%self_0 = phi i288 %or_ln77, void, i288 %or_ln77, void, i288 %or_ln77, void, i288 %and_ln, void %bb, i288 %or_ln77, void" [foc/uz_space_vector_limitation.c:77]   --->   Operation 422 'phi' 'self_0' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 423 [1/1] (0.00ns)   --->   "%u_output_Volts_5 = phi i32 %u_output_Volts_2, void, i32 %u_output_Volts_3, void, i32 %u_output_Volts_4, void, i32 %u_input_Volts_1_read, void %bb, i32 %u_input_Volts_1_read, void"   --->   Operation 423 'phi' 'u_output_Volts_5' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 424 [1/1] (0.00ns)   --->   "%mrv = insertvalue i320, i32 %u_output_Volts_5" [foc/uz_space_vector_limitation.c:88]   --->   Operation 424 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 425 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i320 %mrv, i288 %self_0" [foc/uz_space_vector_limitation.c:88]   --->   Operation 425 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 426 [1/1] (0.00ns)   --->   "%ret_ln88 = ret i320 %mrv_1" [foc/uz_space_vector_limitation.c:88]   --->   Operation 426 'ret' 'ret_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.22ns
The critical path consists of the following:
	wire read on port 'u_input_Volts_0' (foc/uz_space_vector_limitation.c:71) [25]  (0 ns)
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (3.22 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 16>: 4.09ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (4.09 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add', foc/uz_space_vector_limitation.c:72) [30]  (6.44 ns)

 <State 18>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add', foc/uz_space_vector_limitation.c:72) [30]  (6.44 ns)

 <State 19>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add', foc/uz_space_vector_limitation.c:72) [30]  (6.44 ns)

 <State 20>: 7.06ns
The critical path consists of the following:
	wire read on port 'V_dc_volts' (foc/uz_space_vector_limitation.c:71) [23]  (0 ns)
	'fdiv' operation ('U_SV_max', foc/uz_space_vector_limitation.c:71) [27]  (7.06 ns)

 <State 21>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('U_SV_max', foc/uz_space_vector_limitation.c:71) [27]  (7.06 ns)

 <State 22>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('U_SV_max', foc/uz_space_vector_limitation.c:71) [27]  (7.06 ns)

 <State 23>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('U_SV_max', foc/uz_space_vector_limitation.c:71) [27]  (7.06 ns)

 <State 24>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('U_SV_max', foc/uz_space_vector_limitation.c:71) [27]  (7.06 ns)

 <State 25>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('U_SV_max', foc/uz_space_vector_limitation.c:71) [27]  (7.06 ns)

 <State 26>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('U_SV_max', foc/uz_space_vector_limitation.c:71) [27]  (7.06 ns)

 <State 27>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('U_SV_max', foc/uz_space_vector_limitation.c:71) [27]  (7.06 ns)

 <State 28>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('U_SV_max', foc/uz_space_vector_limitation.c:71) [27]  (7.06 ns)

 <State 29>: 6.01ns
The critical path consists of the following:
	'fcmp' operation ('tmp_36', foc/uz_signals.c:35) [38]  (2.78 ns)
	'and' operation ('and_ln35', foc/uz_signals.c:35) [39]  (0 ns)
	'select' operation ('select_ln35', foc/uz_signals.c:35) [40]  (0 ns)
	'select' operation ('sign', foc/uz_signals.c:35) [47]  (0.449 ns)
	'fcmp' operation ('tmp_43', foc/uz_space_vector_limitation.c:73) [77]  (2.78 ns)

 <State 30>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', foc/uz_space_vector_limitation.c:105) [106]  (7.02 ns)

 <State 31>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', foc/uz_space_vector_limitation.c:105) [106]  (7.02 ns)

 <State 32>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', foc/uz_space_vector_limitation.c:105) [106]  (7.02 ns)

 <State 33>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_55', foc/uz_space_vector_limitation.c:105) [119]  (2.78 ns)

 <State 34>: 3.76ns
The critical path consists of the following:
	'fcmp' operation ('tmp_55', foc/uz_space_vector_limitation.c:105) [119]  (2.78 ns)
	'and' operation ('and_ln105_1', foc/uz_space_vector_limitation.c:105) [120]  (0.287 ns)
	multiplexor before 'phi' operation ('self_0', foc/uz_space_vector_limitation.c:77) with incoming values : ('and_ln', foc/uz_space_vector_limitation.c:77) ('or_ln77', foc/uz_space_vector_limitation.c:77) [193]  (0.694 ns)

 <State 35>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_58', foc/uz_signals.c:35) [123]  (2.78 ns)

 <State 36>: 3.23ns
The critical path consists of the following:
	'fcmp' operation ('tmp_58', foc/uz_signals.c:35) [123]  (2.78 ns)
	'select' operation ('select_ln106', foc/uz_space_vector_limitation.c:106) [124]  (0 ns)
	'select' operation ('select_ln106_1', foc/uz_space_vector_limitation.c:106) [130]  (0.449 ns)

 <State 37>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:106) [131]  (7.02 ns)

 <State 38>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:106) [131]  (7.02 ns)

 <State 39>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:106) [131]  (7.02 ns)

 <State 40>: 0.694ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('self_0', foc/uz_space_vector_limitation.c:77) with incoming values : ('and_ln', foc/uz_space_vector_limitation.c:77) ('or_ln77', foc/uz_space_vector_limitation.c:77) [193]  (0.694 ns)

 <State 41>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i', foc/uz_space_vector_limitation.c:93) [138]  (7.02 ns)

 <State 42>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i', foc/uz_space_vector_limitation.c:93) [138]  (7.02 ns)

 <State 43>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_49', foc/uz_space_vector_limitation.c:93) [151]  (2.78 ns)

 <State 44>: 3.36ns
The critical path consists of the following:
	'fcmp' operation ('tmp_51', foc/uz_signals.c:35) [159]  (2.78 ns)
	'and' operation ('and_ln35_11', foc/uz_signals.c:35) [160]  (0 ns)
	'select' operation ('select_ln35_7', foc/uz_signals.c:35) [161]  (0 ns)
	'select' operation ('sign', foc/uz_signals.c:35) [168]  (0.449 ns)
	blocking operation 0.125 ns on control path)

 <State 45>: 3.22ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [171]  (3.22 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [171]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [171]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [171]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [171]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [171]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [171]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [171]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [171]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [171]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [171]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [171]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [171]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [171]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [171]  (7.3 ns)

 <State 60>: 4.09ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [171]  (4.09 ns)

 <State 61>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub14_i', foc/uz_space_vector_limitation.c:98) [172]  (6.44 ns)

 <State 62>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub14_i', foc/uz_space_vector_limitation.c:98) [172]  (6.44 ns)

 <State 63>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub14_i', foc/uz_space_vector_limitation.c:98) [172]  (6.44 ns)

 <State 64>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub14_i', foc/uz_space_vector_limitation.c:98) [172]  (6.44 ns)

 <State 65>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_6', foc/uz_space_vector_limitation.c:98) [173]  (6.58 ns)

 <State 66>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_6', foc/uz_space_vector_limitation.c:98) [173]  (6.58 ns)

 <State 67>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_6', foc/uz_space_vector_limitation.c:98) [173]  (6.58 ns)

 <State 68>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_6', foc/uz_space_vector_limitation.c:98) [173]  (6.58 ns)

 <State 69>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_6', foc/uz_space_vector_limitation.c:98) [173]  (6.58 ns)

 <State 70>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_6', foc/uz_space_vector_limitation.c:98) [173]  (6.58 ns)

 <State 71>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_6', foc/uz_space_vector_limitation.c:98) [173]  (6.58 ns)

 <State 72>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_6', foc/uz_space_vector_limitation.c:98) [173]  (6.58 ns)

 <State 73>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:98) [174]  (7.02 ns)

 <State 74>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:98) [174]  (7.02 ns)

 <State 75>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:98) [174]  (7.02 ns)

 <State 76>: 0.694ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('self_0', foc/uz_space_vector_limitation.c:77) with incoming values : ('and_ln', foc/uz_space_vector_limitation.c:77) ('or_ln77', foc/uz_space_vector_limitation.c:77) [193]  (0.694 ns)

 <State 77>: 3.23ns
The critical path consists of the following:
	'fcmp' operation ('tmp_56', foc/uz_signals.c:35) [177]  (2.78 ns)
	'select' operation ('select_ln94', foc/uz_space_vector_limitation.c:94) [178]  (0 ns)
	'select' operation ('select_ln94_1', foc/uz_space_vector_limitation.c:94) [184]  (0.449 ns)

 <State 78>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:94) [185]  (7.02 ns)

 <State 79>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:94) [185]  (7.02 ns)

 <State 80>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:94) [185]  (7.02 ns)

 <State 81>: 3.22ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [186]  (3.22 ns)

 <State 82>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [186]  (7.3 ns)

 <State 83>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [186]  (7.3 ns)

 <State 84>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [186]  (7.3 ns)

 <State 85>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [186]  (7.3 ns)

 <State 86>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [186]  (7.3 ns)

 <State 87>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [186]  (7.3 ns)

 <State 88>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [186]  (7.3 ns)

 <State 89>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [186]  (7.3 ns)

 <State 90>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [186]  (7.3 ns)

 <State 91>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [186]  (7.3 ns)

 <State 92>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [186]  (7.3 ns)

 <State 93>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [186]  (7.3 ns)

 <State 94>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [186]  (7.3 ns)

 <State 95>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [186]  (7.3 ns)

 <State 96>: 4.09ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [186]  (4.09 ns)

 <State 97>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub_i', foc/uz_space_vector_limitation.c:95) [188]  (6.44 ns)

 <State 98>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub_i', foc/uz_space_vector_limitation.c:95) [188]  (6.44 ns)

 <State 99>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub_i', foc/uz_space_vector_limitation.c:95) [188]  (6.44 ns)

 <State 100>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub_i', foc/uz_space_vector_limitation.c:95) [188]  (6.44 ns)

 <State 101>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', foc/uz_space_vector_limitation.c:95) [189]  (6.58 ns)

 <State 102>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', foc/uz_space_vector_limitation.c:95) [189]  (6.58 ns)

 <State 103>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', foc/uz_space_vector_limitation.c:95) [189]  (6.58 ns)

 <State 104>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', foc/uz_space_vector_limitation.c:95) [189]  (6.58 ns)

 <State 105>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', foc/uz_space_vector_limitation.c:95) [189]  (6.58 ns)

 <State 106>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', foc/uz_space_vector_limitation.c:95) [189]  (6.58 ns)

 <State 107>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', foc/uz_space_vector_limitation.c:95) [189]  (6.58 ns)

 <State 108>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', foc/uz_space_vector_limitation.c:95) [189]  (6.58 ns)

 <State 109>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:95) [190]  (7.02 ns)

 <State 110>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:95) [190]  (7.02 ns)

 <State 111>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:95) [190]  (7.02 ns)

 <State 112>: 0.694ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('self_0', foc/uz_space_vector_limitation.c:77) with incoming values : ('and_ln', foc/uz_space_vector_limitation.c:77) ('or_ln77', foc/uz_space_vector_limitation.c:77) [193]  (0.694 ns)
	'phi' operation ('self_0', foc/uz_space_vector_limitation.c:77) with incoming values : ('and_ln', foc/uz_space_vector_limitation.c:77) ('or_ln77', foc/uz_space_vector_limitation.c:77) [193]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
