// Seed: 3620857703
module module_0 (
    input uwire id_0,
    input wire id_1,
    output supply0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wor id_5,
    input supply1 id_6,
    output supply1 id_7,
    input supply1 id_8,
    input wire id_9,
    output uwire id_10,
    output wand id_11,
    input wand id_12,
    input uwire id_13,
    input tri0 id_14
);
  wire id_16;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    output supply0 id_2
);
  logic id_4;
  ;
  assign id_1 = -1;
  wire id_5;
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_14 = 0;
endmodule
