// Seed: 3943459326
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd86
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  input wire _id_1;
  logic [-1 : id_1] id_5;
  wire  [  "" : -1] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd69
);
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  logic _id_2;
  ;
  wire [1 : id_2] id_3;
  logic id_4;
  ;
endmodule
