{"vcs1":{"timestamp_begin":1684326770.350065606, "rt":1.31, "ut":0.44, "st":0.19}}
{"vcselab":{"timestamp_begin":1684326771.753343172, "rt":1.31, "ut":0.44, "st":0.18}}
{"link":{"timestamp_begin":1684326773.146692850, "rt":0.50, "ut":0.24, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684326769.706680058}
{"VCS_COMP_START_TIME": 1684326769.706680058}
{"VCS_COMP_END_TIME": 1684326775.193595502}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330792}}
{"stitch_vcselab": {"peak_mem": 211884}}
