============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 22 2019  04:00:37 pm
  Module:                 FME_PIPE_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

          Pin                      Type          Fanout  Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clock_name)            launch                                           0 R 
U_crtl
  estado_atual_reg[1]/CP                                         0             0 R 
  estado_atual_reg[1]/QN      HS65_LS_DFPRQNX18       1  12.6   35  +170     170 F 
  fopt310/A                                                           +0     171   
  fopt310/Z                   HS65_LS_IVX35           2  25.7   31   +34     205 R 
  g201/A                                                              +0     205   
  g201/Z                      HS65_LS_NAND2X57        1  33.7   30   +37     242 F 
  fopt/A                                                              +0     242   
  fopt/Z                      HS65_LS_CNIVX103       13  85.1   27   +30     272 R 
U_crtl/inp_source 
g1695/A                                                               +0     272   
g1695/Z                       HS65_LS_BFX213          4 126.3   24   +50     322 R 
g1694/A                                                               +1     323   
g1694/Z                       HS65_LS_IVX213          3 125.0   19   +24     347 F 
g1682/A                                                               +0     347   
g1682/Z                       HS65_LS_CNIVX34         8  49.7   40   +33     380 R 
g1739/B                                                               +0     380   
g1739/Z                       HS65_LS_NAND2X14        1  12.4   40   +45     425 F 
g1271/B                                                               +0     425   
g1271/Z                       HS65_LS_NAND2X29        5  36.4   43   +43     468 R 
U_inter/linha[1][2] 
  g750/A                                                              +0     468   
  g750/Z                      HS65_LS_BFX106         12  52.4   22   +57     525 R 
  addinc_PUs[7].U_F4_U_3_U_S0_add_18_16/A[2] 
    g337/A                                                            +0     525   
    g337/Z                    HS65_LS_AND2X18         3  19.8   42   +71     596 R 
    g315/A                                                            +0     596   
    g315/Z                    HS65_LS_OAI21X18        3  14.8   40   +51     647 F 
    g310/B                                                            +0     647   
    g310/Z                    HS65_LS_AOI21X12        1   7.3   49   +49     696 R 
    g301/B                                                            +0     697   
    g301/Z                    HS65_LS_NAND2X14        5  20.1   58   +60     756 F 
    g294/B                                                            +0     756   
    g294/Z                    HS65_LS_AOI12X6         1   6.1   67   +63     819 R 
    g291/B                                                            +0     819   
    g291/Z                    HS65_LSS_XNOR2X6        2  10.5   95  +106     925 R 
  addinc_PUs[7].U_F4_U_3_U_S0_add_18_16/Z[10] 
  PUs[7].U_F4_U_S20_add_41_16/B[10] 
    g200/B                                                            +0     925   
    g200/Z                    HS65_LS_NOR4ABX9        1   4.1   46  +115    1040 R 
    g196/B0                                                           +0    1040   
    g196/S0                   HS65_LS_HA1X4           1   3.8   39  +146    1186 F 
  PUs[7].U_F4_U_S20_add_41_16/Z[12] 
  PUs[7].U_F4_U_p10/input[12] 
    output_reg[12]/D     <<<  HS65_LS_DFPQX9                          +0    1186   
    output_reg[12]/CP         setup                              0  +104    1290 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)            capture                                       1390 R 
                              adjustments                           -100    1290   
-----------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_crtl/estado_atual_reg[1]/CP
End-point    : U_inter/PUs[7].U_F4_U_p10/output_reg[12]/D
