#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue May 15 15:11:45 2018
# Process ID: 16196
# Current directory: C:/Digitizer_ladeni/Digitizer.runs/bd_1ed2_mac_0_synth_1
# Command line: vivado.exe -log bd_1ed2_mac_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_1ed2_mac_0.tcl
# Log file: C:/Digitizer_ladeni/Digitizer.runs/bd_1ed2_mac_0_synth_1/bd_1ed2_mac_0.vds
# Journal file: C:/Digitizer_ladeni/Digitizer.runs/bd_1ed2_mac_0_synth_1\vivado.jou
#-----------------------------------------------------------
source bd_1ed2_mac_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 270.742 ; gain = 32.547
config_ip_cache: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 313.051 ; gain = 0.000
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 419.621 ; gain = 106.570
INFO: [Synth 8-638] synthesizing module 'bd_1ed2_mac_0' [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0.vhd:175]
INFO: [Synth 8-638] synthesizing module 'bd_1ed2_mac_0_support' [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0_support.vhd:172]
INFO: [Synth 8-638] synthesizing module 'bd_1ed2_mac_0_support_clocking' [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0_support_clocking.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'bd_1ed2_mac_0_support_clocking' (1#1) [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0_support_clocking.vhd:82]
INFO: [Synth 8-638] synthesizing module 'bd_1ed2_mac_0_support_resets' [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0_support_resets.vhd:77]
INFO: [Synth 8-638] synthesizing module 'bd_1ed2_mac_0_block_reset_sync' [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_1ed2_mac_0_block_reset_sync.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'bd_1ed2_mac_0_block_reset_sync' (2#1) [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_1ed2_mac_0_block_reset_sync.vhd:89]
INFO: [Synth 8-638] synthesizing module 'bd_1ed2_mac_0_block_sync_block' [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_1ed2_mac_0_block_sync_block.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'bd_1ed2_mac_0_block_sync_block' (3#1) [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_1ed2_mac_0_block_sync_block.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'bd_1ed2_mac_0_support_resets' (4#1) [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0_support_resets.vhd:77]
INFO: [Synth 8-638] synthesizing module 'bd_1ed2_mac_0_block' [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0_block.vhd:230]
INFO: [Synth 8-638] synthesizing module 'bd_1ed2_mac_0_clk_en_gen' [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0_clk_en_gen.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'bd_1ed2_mac_0_clk_en_gen' (5#1) [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0_clk_en_gen.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bd_1ed2_mac_0_rgmii_v2_0_if' [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_1ed2_mac_0_rgmii_v2_0_if.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'bd_1ed2_mac_0_rgmii_v2_0_if' (6#1) [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_1ed2_mac_0_rgmii_v2_0_if.vhd:121]
INFO: [Synth 8-638] synthesizing module 'bd_1ed2_mac_0_axi4_lite_ipif_wrapper' [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0_axi4_lite_ipif_wrapper.vhd:107]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (7#1) [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (8#1) [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (9#1) [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'bd_1ed2_mac_0_axi4_lite_ipif_wrapper' (10#1) [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0_axi4_lite_ipif_wrapper.vhd:107]
INFO: [Synth 8-638] synthesizing module 'bd_1ed2_mac_0_vector_decode' [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_1ed2_mac_0_vector_decode.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'bd_1ed2_mac_0_vector_decode' (11#1) [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_1ed2_mac_0_vector_decode.vhd:95]
INFO: [Synth 8-638] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4' (27#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized0' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized0' (27#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized1' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized1' (27#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized2' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized2' (27#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized3' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized3' (27#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:44541]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D' (43#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:44541]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized0' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:44541]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized0' (43#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:44541]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized1' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:44541]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized1' (44#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:44541]
INFO: [Synth 8-638] synthesizing module 'LUT3' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3' (45#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized0' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized0' (45#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized1' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized1' (45#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized2' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized2' (45#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (46#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-256] done synthesizing module 'bd_1ed2_mac_0_block' (50#1) [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0_block.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'bd_1ed2_mac_0_support' (51#1) [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0_support.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'bd_1ed2_mac_0' (52#1) [c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0.vhd:175]
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 518.945 ; gain = 205.895
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 518.945 ; gain = 205.895
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 870.344 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:18 ; elapsed = 00:01:33 . Memory (MB): peak = 870.344 ; gain = 557.293
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:18 ; elapsed = 00:01:33 . Memory (MB): peak = 870.344 ; gain = 557.293
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:33 . Memory (MB): peak = 870.344 ; gain = 557.293
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:29 ; elapsed = 00:01:44 . Memory (MB): peak = 870.344 ; gain = 557.293
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:16 . Memory (MB): peak = 870.344 ; gain = 557.293
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:23 ; elapsed = 00:02:43 . Memory (MB): peak = 870.344 ; gain = 557.293
Finished Timing Optimization : Time (s): cpu = 00:02:38 ; elapsed = 00:02:59 . Memory (MB): peak = 972.602 ; gain = 659.551
Finished Technology Mapping : Time (s): cpu = 00:02:44 ; elapsed = 00:03:05 . Memory (MB): peak = 972.602 ; gain = 659.551
Finished IO Insertion : Time (s): cpu = 00:02:48 ; elapsed = 00:03:09 . Memory (MB): peak = 972.602 ; gain = 659.551
Finished Renaming Generated Instances : Time (s): cpu = 00:02:48 ; elapsed = 00:03:09 . Memory (MB): peak = 972.602 ; gain = 659.551
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:50 ; elapsed = 00:03:11 . Memory (MB): peak = 972.602 ; gain = 659.551
Finished Renaming Generated Ports : Time (s): cpu = 00:02:50 ; elapsed = 00:03:11 . Memory (MB): peak = 972.602 ; gain = 659.551
Finished Handling Custom Attributes : Time (s): cpu = 00:02:50 ; elapsed = 00:03:11 . Memory (MB): peak = 972.602 ; gain = 659.551
Finished Renaming Generated Nets : Time (s): cpu = 00:02:50 ; elapsed = 00:03:12 . Memory (MB): peak = 972.602 ; gain = 659.551

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFGCE     |     2|
|2     |BUFIO      |     1|
|3     |BUFR       |     1|
|4     |CARRY4     |    33|
|5     |IDDR       |     5|
|6     |IDELAYCTRL |     1|
|7     |IDELAYE2   |     5|
|8     |LUT1       |    45|
|9     |LUT2       |   289|
|10    |LUT3       |   249|
|11    |LUT4       |   248|
|12    |LUT5       |   343|
|13    |LUT6       |   531|
|14    |MMCME2_ADV |     1|
|15    |MUXCY      |    70|
|16    |MUXF7      |     5|
|17    |MUXF8      |     2|
|18    |ODDR       |     6|
|19    |RAM64X1D   |   160|
|20    |SRL16E     |    27|
|21    |XORCY      |    70|
|22    |FDCE       |   108|
|23    |FDPE       |    30|
|24    |FDRE       |  2740|
|25    |FDSE       |   128|
|26    |IBUF       |     6|
|27    |OBUF       |     6|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:50 ; elapsed = 00:03:12 . Memory (MB): peak = 972.602 ; gain = 659.551
synth_design: Time (s): cpu = 00:02:59 ; elapsed = 00:03:21 . Memory (MB): peak = 972.602 ; gain = 659.551
