Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date              : Mon Jun  3 17:59:48 2024
| Host              : ubuntu-MS-7D30 running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -file vitis_design_wrapper_timing_summary_routed.rpt -pb vitis_design_wrapper_timing_summary_routed.pb -rpx vitis_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : vitis_design_wrapper
| Device            : xcvc1902-vsva2197
| Speed File        : -2MP  PRODUCTION 2.11 2022-11-23
| Design State      : Routed
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.001        0.000                      0                13057        0.036        0.000                      0                12973        0.000        0.000                       0                  6335  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)           Period(ns)      Frequency(MHz)
-----                        ------------           ----------      --------------
clk_pl_0                     {0.000 5.000}          10.000          100.000         
  clkfbout_primitive         {0.000 5.000}          10.000          100.000         
  clkout1_primitive          {0.000 4.800}          9.600           104.167         
  clkout3_primitive          {0.000 1.600}          3.200           312.500         
ddr4_dimm1_sma_clk_clk_p     {0.000 2.500}          5.000           200.000         
  bank1_clkout0              {0.000 0.625}          1.250           800.000         
    pll_clktoxphy[0]         {0.000 0.156}          0.312           3200.000        
    pll_clktoxphy[2]         {0.000 0.156}          0.312           3200.000        
  bank1_xpll0_fifo_rd_clk    {0.000 0.625}          1.250           800.000         
  mc_clk_xpll                {0.000 0.625}          1.250           800.000         
  pll_clk_xpll               {0.000 0.156}          0.312           3200.000        
lpddr4_sma_clk1_clk_p        {0.000 2.496}          4.992           200.321         
  bank1_clkout0_1            {0.000 0.512}          1.024           976.562         
    pll_clktoxphy[0]_1       {0.000 0.128}          0.256           3906.250        
    pll_clktoxphy[2]_1       {0.000 0.128}          0.256           3906.250        
  bank1_xpll0_fifo_rd_clk_1  {0.000 0.512}          1.024           976.562         
  mc_clk_xpll_1              {0.000 0.512}          1.024           976.562         
  pll_clk_xpll_1             {0.000 0.128}          0.256           3906.248        
lpddr4_sma_clk2_clk_p        {0.000 2.496}          4.992           200.321         
  bank1_clkout0_2            {0.000 0.512}          1.024           976.562         
    pll_clktoxphy[0]_2       {0.000 0.128}          0.256           3906.250        
    pll_clktoxphy[2]_2       {0.000 0.128}          0.256           3906.250        
  bank1_xpll0_fifo_rd_clk_2  {0.000 0.512}          1.024           976.562         
  mc_clk_xpll_2              {0.000 0.512}          1.024           976.562         
  pll_clk_xpll_2             {0.000 0.128}          0.256           3906.248        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                                                                                       4.609        0.000                       0                     2  
  clkfbout_primitive                                                                                                                                                           4.609        0.000                       0                     3  
  clkout1_primitive                5.653        0.000                      0                 4797        0.038        0.000                      0                 4797        3.371        0.000                       0                  2674  
  clkout3_primitive                0.001        0.000                      0                 8176        0.036        0.000                      0                 8176        0.600        0.000                       0                  3487  
ddr4_dimm1_sma_clk_clk_p                                                                                                                                                       2.109        0.000                       0                     1  
  bank1_clkout0                                                                                                                                                                0.000        0.000                       0                     3  
    pll_clktoxphy[0]                                                                                                                                                           0.054        0.000                       0                     9  
    pll_clktoxphy[2]                                                                                                                                                           0.054        0.000                       0                     7  
  bank1_xpll0_fifo_rd_clk                                                                                                                                                      0.000        0.000                       0                    24  
  mc_clk_xpll                                                                                                                                                                  0.000        0.000                       0                     1  
  pll_clk_xpll                                                                                                                                                                 0.054        0.000                       0                    10  
lpddr4_sma_clk1_clk_p                                                                                                                                                          2.105        0.000                       0                     1  
  bank1_clkout0_1                                                                                                                                                              0.007        0.000                       0                     3  
    pll_clktoxphy[0]_1                                                                                                                                                         0.002        0.000                       0                     9  
    pll_clktoxphy[2]_1                                                                                                                                                         0.002        0.000                       0                     9  
  bank1_xpll0_fifo_rd_clk_1                                                                                                                                                    0.007        0.000                       0                    25  
  mc_clk_xpll_1                                                                                                                                                                0.007        0.000                       0                     1  
  pll_clk_xpll_1                                                                                                                                                               0.002        0.000                       0                     9  
lpddr4_sma_clk2_clk_p                                                                                                                                                          2.105        0.000                       0                     1  
  bank1_clkout0_2                                                                                                                                                              0.007        0.000                       0                     3  
    pll_clktoxphy[0]_2                                                                                                                                                         0.002        0.000                       0                     9  
    pll_clktoxphy[2]_2                                                                                                                                                         0.002        0.000                       0                     9  
  bank1_xpll0_fifo_rd_clk_2                                                                                                                                                    0.007        0.000                       0                    25  
  mc_clk_xpll_2                                                                                                                                                                0.007        0.000                       0                     1  
  pll_clk_xpll_2                                                                                                                                                               0.002        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3_primitive  clkout1_primitive       27.840        0.000                      0                   36                                                                        
clkout1_primitive  clkout3_primitive        2.670        0.000                      0                   48                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0] }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFG_PS/I      n/a            0.934         10.000      9.066      BUFG_PS_X0Y6  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
Min Period        n/a     MMCME5/CLKIN1  n/a            0.934         10.000      9.066      MMCM_X4Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Max Period        n/a     MMCME5/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X4Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X4Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Fast    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X4Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    BUFG_PS/I      n/a            0.380         5.000       4.620      BUFG_PS_X0Y6  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
Low Pulse Width   Fast    BUFG_PS/I      n/a            0.380         5.000       4.620      BUFG_PS_X0Y6  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
High Pulse Width  Slow    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X4Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Fast    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X4Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Slow    BUFG_PS/I      n/a            0.380         5.000       4.620      BUFG_PS_X0Y6  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
High Pulse Width  Fast    BUFG_PS/I      n/a            0.380         5.000       4.620      BUFG_PS_X0Y6  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_primitive
  To Clock:  clkfbout_primitive

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_primitive
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBOUT }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I         n/a            0.934         10.000      9.066      BUFGCE_X4Y12  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
Min Period        n/a     MMCME5/CLKFBOUT  n/a            0.934         10.000      9.066      MMCM_X4Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBOUT
Min Period        n/a     MMCME5/CLKFBIN   n/a            0.934         10.000      9.066      MMCM_X4Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Max Period        n/a     MMCME5/CLKFBIN   n/a            100.000       10.000      90.000     MMCM_X4Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Low Pulse Width   Slow    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X4Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Low Pulse Width   Fast    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X4Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Low Pulse Width   Slow    BUFGCE/I         n/a            0.380         5.000       4.620      BUFGCE_X4Y12  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
Low Pulse Width   Fast    BUFGCE/I         n/a            0.380         5.000       4.620      BUFGCE_X4Y12  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
High Pulse Width  Slow    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X4Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
High Pulse Width  Fast    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X4Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
High Pulse Width  Slow    BUFGCE/I         n/a            0.380         5.000       4.620      BUFGCE_X4Y12  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
High Pulse Width  Fast    BUFGCE/I         n/a            0.380         5.000       4.620      BUFGCE_X4Y12  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive
  To Clock:  clkout1_primitive

Setup :            0  Failing Endpoints,  Worst Slack        5.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.371ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (clkout1_primitive rise@9.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.755ns (20.358%)  route 2.954ns (79.642%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.098 - 9.600 ) 
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.069ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.137ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.785ns, distribution 1.598ns)
  Clock Net Delay (Destination): 2.106ns (routing 0.673ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.025     1.128    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.697    -0.569 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435    -0.134    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078    -0.056 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        2.383     2.327    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X49Y30         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     2.417 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/Q
                         net (fo=3, routed)           0.333     2.750    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg_n_0_[2]
    SLICE_X49Y30         LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.141     2.891 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2/O
                         net (fo=2, routed)           0.405     3.296    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2_n_0
    SLICE_X46Y36         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.122     3.418 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2/O
                         net (fo=4, routed)           0.356     3.775    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2_n_0
    SLICE_X47Y34         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     3.899 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1/O
                         net (fo=8, routed)           0.482     4.381    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast
    SLICE_X43Y37         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.028     4.409 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2/O
                         net (fo=2, routed)           0.267     4.676    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2_n_0
    SLICE_X47Y36         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.127     4.803 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_3/O
                         net (fo=6, routed)           0.400     5.202    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_3_n_0
    SLICE_X48Y32         LUT5 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.123     5.325 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1/O
                         net (fo=32, routed)          0.710     6.036    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1_n_0
    SLICE_X44Y24         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      9.600     9.600 r  
    PS9_X0Y0             PS9                          0.000     9.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     9.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     9.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.891    10.546    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.993     8.553 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376     8.929    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.992 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        2.106    11.098    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X44Y24         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[40]/C
                         clock pessimism              0.750    11.848    
                         clock uncertainty           -0.069    11.779    
    SLICE_X44Y24         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.090    11.689    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[40]
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (clkout1_primitive rise@9.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.755ns (20.358%)  route 2.954ns (79.642%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.098 - 9.600 ) 
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.069ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.137ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.785ns, distribution 1.598ns)
  Clock Net Delay (Destination): 2.106ns (routing 0.673ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.025     1.128    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.697    -0.569 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435    -0.134    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078    -0.056 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        2.383     2.327    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X49Y30         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     2.417 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/Q
                         net (fo=3, routed)           0.333     2.750    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg_n_0_[2]
    SLICE_X49Y30         LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.141     2.891 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2/O
                         net (fo=2, routed)           0.405     3.296    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2_n_0
    SLICE_X46Y36         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.122     3.418 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2/O
                         net (fo=4, routed)           0.356     3.775    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2_n_0
    SLICE_X47Y34         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     3.899 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1/O
                         net (fo=8, routed)           0.482     4.381    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast
    SLICE_X43Y37         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.028     4.409 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2/O
                         net (fo=2, routed)           0.267     4.676    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2_n_0
    SLICE_X47Y36         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.127     4.803 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_3/O
                         net (fo=6, routed)           0.400     5.202    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_3_n_0
    SLICE_X48Y32         LUT5 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.123     5.325 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1/O
                         net (fo=32, routed)          0.710     6.036    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1_n_0
    SLICE_X44Y24         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      9.600     9.600 r  
    PS9_X0Y0             PS9                          0.000     9.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     9.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     9.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.891    10.546    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.993     8.553 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376     8.929    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.992 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        2.106    11.098    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X44Y24         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[41]/C
                         clock pessimism              0.750    11.848    
                         clock uncertainty           -0.069    11.779    
    SLICE_X44Y24         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.090    11.689    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[41]
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (clkout1_primitive rise@9.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.876ns (22.995%)  route 2.933ns (77.005%))
  Logic Levels:           8  (LUT2=3 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.070 - 9.600 ) 
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.069ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.137ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.785ns, distribution 1.598ns)
  Clock Net Delay (Destination): 2.078ns (routing 0.673ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.025     1.128    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.697    -0.569 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435    -0.134    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078    -0.056 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        2.383     2.327    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X49Y30         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     2.417 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/Q
                         net (fo=3, routed)           0.333     2.750    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg_n_0_[2]
    SLICE_X49Y30         LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.141     2.891 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2/O
                         net (fo=2, routed)           0.405     3.296    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2_n_0
    SLICE_X46Y36         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.122     3.418 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2/O
                         net (fo=4, routed)           0.356     3.775    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2_n_0
    SLICE_X47Y34         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     3.899 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1/O
                         net (fo=8, routed)           0.668     4.567    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast
    SLICE_X50Y36         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     4.617 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_r_state[1]_i_3/O
                         net (fo=4, routed)           0.300     4.917    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_r_state[1]_i_3_n_0
    SLICE_X49Y37         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.124     5.041 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[3]_i_5/O
                         net (fo=4, routed)           0.282     5.323    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[3]_i_5_n_0
    SLICE_X50Y36         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.073     5.396 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[2]_i_3/O
                         net (fo=1, routed)           0.161     5.557    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[2]_i_3_n_0
    SLICE_X51Y36         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.087     5.644 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[2]_i_2/O
                         net (fo=1, routed)           0.117     5.761    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[2]_i_2_n_0
    SLICE_X51Y36         LUT3 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.065     5.826 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[2]_i_1/O
                         net (fo=1, routed)           0.311     6.137    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[2]
    SLICE_X51Y36         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      9.600     9.600 r  
    PS9_X0Y0             PS9                          0.000     9.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     9.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     9.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.891    10.546    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.993     8.553 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376     8.929    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.992 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        2.078    11.070    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X51Y36         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer_reg[2]/C
                         clock pessimism              0.785    11.855    
                         clock uncertainty           -0.069    11.786    
    SLICE_X51Y36         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.006    11.792    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer_reg[2]
  -------------------------------------------------------------------
                         required time                         11.792    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[83]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (clkout1_primitive rise@9.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.766ns (20.698%)  route 2.935ns (79.302%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.093 - 9.600 ) 
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.069ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.137ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.785ns, distribution 1.598ns)
  Clock Net Delay (Destination): 2.101ns (routing 0.673ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.025     1.128    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.697    -0.569 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435    -0.134    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078    -0.056 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        2.383     2.327    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X49Y30         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     2.417 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/Q
                         net (fo=3, routed)           0.333     2.750    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg_n_0_[2]
    SLICE_X49Y30         LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.141     2.891 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2/O
                         net (fo=2, routed)           0.405     3.296    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2_n_0
    SLICE_X46Y36         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.122     3.418 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2/O
                         net (fo=4, routed)           0.356     3.775    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2_n_0
    SLICE_X47Y34         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     3.899 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1/O
                         net (fo=8, routed)           0.482     4.381    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast
    SLICE_X43Y37         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.028     4.409 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2/O
                         net (fo=2, routed)           0.267     4.676    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2_n_0
    SLICE_X47Y36         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.127     4.803 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_3/O
                         net (fo=6, routed)           0.400     5.202    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_3_n_0
    SLICE_X48Y32         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.134     5.336 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1/O
                         net (fo=32, routed)          0.692     6.028    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1_n_0
    SLICE_X46Y25         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[83]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      9.600     9.600 r  
    PS9_X0Y0             PS9                          0.000     9.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     9.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     9.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.891    10.546    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.993     8.553 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376     8.929    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.992 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        2.101    11.093    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X46Y25         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[83]/C
                         clock pessimism              0.750    11.843    
                         clock uncertainty           -0.069    11.774    
    SLICE_X46Y25         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.090    11.684    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[83]
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[68]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (clkout1_primitive rise@9.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.766ns (20.692%)  route 2.936ns (79.308%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.094 - 9.600 ) 
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.069ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.137ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.785ns, distribution 1.598ns)
  Clock Net Delay (Destination): 2.102ns (routing 0.673ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.025     1.128    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.697    -0.569 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435    -0.134    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078    -0.056 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        2.383     2.327    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X49Y30         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     2.417 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/Q
                         net (fo=3, routed)           0.333     2.750    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg_n_0_[2]
    SLICE_X49Y30         LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.141     2.891 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2/O
                         net (fo=2, routed)           0.405     3.296    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2_n_0
    SLICE_X46Y36         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.122     3.418 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2/O
                         net (fo=4, routed)           0.356     3.775    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2_n_0
    SLICE_X47Y34         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     3.899 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1/O
                         net (fo=8, routed)           0.482     4.381    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast
    SLICE_X43Y37         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.028     4.409 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2/O
                         net (fo=2, routed)           0.267     4.676    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2_n_0
    SLICE_X47Y36         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.127     4.803 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_3/O
                         net (fo=6, routed)           0.400     5.202    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_3_n_0
    SLICE_X48Y32         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.134     5.336 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1/O
                         net (fo=32, routed)          0.693     6.029    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1_n_0
    SLICE_X44Y25         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      9.600     9.600 r  
    PS9_X0Y0             PS9                          0.000     9.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     9.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     9.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.891    10.546    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.993     8.553 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376     8.929    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.992 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        2.102    11.094    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X44Y25         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[68]/C
                         clock pessimism              0.750    11.844    
                         clock uncertainty           -0.069    11.775    
    SLICE_X44Y25         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.089    11.686    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[68]
  -------------------------------------------------------------------
                         required time                         11.686    
                         arrival time                          -6.029    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (clkout1_primitive rise@9.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.766ns (20.692%)  route 2.936ns (79.308%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.094 - 9.600 ) 
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.069ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.137ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.785ns, distribution 1.598ns)
  Clock Net Delay (Destination): 2.102ns (routing 0.673ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.025     1.128    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.697    -0.569 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435    -0.134    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078    -0.056 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        2.383     2.327    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X49Y30         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     2.417 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/Q
                         net (fo=3, routed)           0.333     2.750    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg_n_0_[2]
    SLICE_X49Y30         LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.141     2.891 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2/O
                         net (fo=2, routed)           0.405     3.296    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2_n_0
    SLICE_X46Y36         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.122     3.418 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2/O
                         net (fo=4, routed)           0.356     3.775    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2_n_0
    SLICE_X47Y34         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     3.899 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1/O
                         net (fo=8, routed)           0.482     4.381    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast
    SLICE_X43Y37         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.028     4.409 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2/O
                         net (fo=2, routed)           0.267     4.676    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2_n_0
    SLICE_X47Y36         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.127     4.803 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_3/O
                         net (fo=6, routed)           0.400     5.202    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_3_n_0
    SLICE_X48Y32         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.134     5.336 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1/O
                         net (fo=32, routed)          0.693     6.029    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1_n_0
    SLICE_X44Y25         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      9.600     9.600 r  
    PS9_X0Y0             PS9                          0.000     9.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     9.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     9.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.891    10.546    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.993     8.553 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376     8.929    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.992 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        2.102    11.094    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X44Y25         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[69]/C
                         clock pessimism              0.750    11.844    
                         clock uncertainty           -0.069    11.775    
    SLICE_X44Y25         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.089    11.686    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[69]
  -------------------------------------------------------------------
                         required time                         11.686    
                         arrival time                          -6.029    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (clkout1_primitive rise@9.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.753ns (20.505%)  route 2.919ns (79.495%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.085 - 9.600 ) 
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.069ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.137ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.785ns, distribution 1.598ns)
  Clock Net Delay (Destination): 2.093ns (routing 0.673ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.025     1.128    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.697    -0.569 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435    -0.134    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078    -0.056 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        2.383     2.327    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X49Y30         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     2.417 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/Q
                         net (fo=3, routed)           0.333     2.750    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg_n_0_[2]
    SLICE_X49Y30         LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.141     2.891 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2/O
                         net (fo=2, routed)           0.405     3.296    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2_n_0
    SLICE_X46Y36         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.122     3.418 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2/O
                         net (fo=4, routed)           0.356     3.775    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2_n_0
    SLICE_X47Y34         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     3.899 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1/O
                         net (fo=8, routed)           0.482     4.381    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast
    SLICE_X43Y37         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.028     4.409 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2/O
                         net (fo=2, routed)           0.267     4.676    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2_n_0
    SLICE_X47Y36         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.127     4.803 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_3/O
                         net (fo=6, routed)           0.400     5.202    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_3_n_0
    SLICE_X48Y32         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.121     5.323 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1/O
                         net (fo=32, routed)          0.676     5.999    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0
    SLICE_X45Y25         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      9.600     9.600 r  
    PS9_X0Y0             PS9                          0.000     9.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     9.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     9.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.891    10.546    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.993     8.553 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376     8.929    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.992 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        2.093    11.085    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X45Y25         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[10]/C
                         clock pessimism              0.750    11.835    
                         clock uncertainty           -0.069    11.766    
    SLICE_X45Y25         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.090    11.676    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[10]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -5.999    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (clkout1_primitive rise@9.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.753ns (20.505%)  route 2.919ns (79.495%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.085 - 9.600 ) 
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.069ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.137ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.785ns, distribution 1.598ns)
  Clock Net Delay (Destination): 2.093ns (routing 0.673ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.025     1.128    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.697    -0.569 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435    -0.134    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078    -0.056 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        2.383     2.327    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X49Y30         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     2.417 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/Q
                         net (fo=3, routed)           0.333     2.750    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg_n_0_[2]
    SLICE_X49Y30         LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.141     2.891 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2/O
                         net (fo=2, routed)           0.405     3.296    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2_n_0
    SLICE_X46Y36         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.122     3.418 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2/O
                         net (fo=4, routed)           0.356     3.775    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2_n_0
    SLICE_X47Y34         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     3.899 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1/O
                         net (fo=8, routed)           0.482     4.381    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast
    SLICE_X43Y37         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.028     4.409 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2/O
                         net (fo=2, routed)           0.267     4.676    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2_n_0
    SLICE_X47Y36         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.127     4.803 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_3/O
                         net (fo=6, routed)           0.400     5.202    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_3_n_0
    SLICE_X48Y32         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.121     5.323 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1/O
                         net (fo=32, routed)          0.676     5.999    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0
    SLICE_X45Y25         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      9.600     9.600 r  
    PS9_X0Y0             PS9                          0.000     9.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     9.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     9.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.891    10.546    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.993     8.553 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376     8.929    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.992 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        2.093    11.085    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X45Y25         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[11]/C
                         clock pessimism              0.750    11.835    
                         clock uncertainty           -0.069    11.766    
    SLICE_X45Y25         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.090    11.676    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[11]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -5.999    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (clkout1_primitive rise@9.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.753ns (20.505%)  route 2.919ns (79.495%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.085 - 9.600 ) 
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.069ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.137ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.785ns, distribution 1.598ns)
  Clock Net Delay (Destination): 2.093ns (routing 0.673ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.025     1.128    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.697    -0.569 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435    -0.134    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078    -0.056 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        2.383     2.327    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X49Y30         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     2.417 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/Q
                         net (fo=3, routed)           0.333     2.750    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg_n_0_[2]
    SLICE_X49Y30         LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.141     2.891 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2/O
                         net (fo=2, routed)           0.405     3.296    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2_n_0
    SLICE_X46Y36         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.122     3.418 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2/O
                         net (fo=4, routed)           0.356     3.775    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2_n_0
    SLICE_X47Y34         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     3.899 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1/O
                         net (fo=8, routed)           0.482     4.381    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast
    SLICE_X43Y37         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.028     4.409 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2/O
                         net (fo=2, routed)           0.267     4.676    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2_n_0
    SLICE_X47Y36         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.127     4.803 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_3/O
                         net (fo=6, routed)           0.400     5.202    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_3_n_0
    SLICE_X48Y32         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.121     5.323 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1/O
                         net (fo=32, routed)          0.676     5.999    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0
    SLICE_X45Y25         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      9.600     9.600 r  
    PS9_X0Y0             PS9                          0.000     9.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     9.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     9.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.891    10.546    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.993     8.553 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376     8.929    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.992 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        2.093    11.085    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X45Y25         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[17]/C
                         clock pessimism              0.750    11.835    
                         clock uncertainty           -0.069    11.766    
    SLICE_X45Y25         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.090    11.676    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[17]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -5.999    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (clkout1_primitive rise@9.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.753ns (20.477%)  route 2.924ns (79.523%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.094 - 9.600 ) 
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.069ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.137ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.785ns, distribution 1.598ns)
  Clock Net Delay (Destination): 2.102ns (routing 0.673ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.025     1.128    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.697    -0.569 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435    -0.134    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078    -0.056 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        2.383     2.327    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X49Y30         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     2.417 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/Q
                         net (fo=3, routed)           0.333     2.750    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg_n_0_[2]
    SLICE_X49Y30         LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.141     2.891 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2/O
                         net (fo=2, routed)           0.405     3.296    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2_n_0
    SLICE_X46Y36         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.122     3.418 f  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2/O
                         net (fo=4, routed)           0.356     3.775    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2_n_0
    SLICE_X47Y34         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     3.899 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1/O
                         net (fo=8, routed)           0.482     4.381    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast
    SLICE_X43Y37         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.028     4.409 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2/O
                         net (fo=2, routed)           0.267     4.676    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2_n_0
    SLICE_X47Y36         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.127     4.803 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_3/O
                         net (fo=6, routed)           0.400     5.202    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_3_n_0
    SLICE_X48Y32         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.121     5.323 r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1/O
                         net (fo=32, routed)          0.681     6.004    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0
    SLICE_X44Y25         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      9.600     9.600 r  
    PS9_X0Y0             PS9                          0.000     9.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     9.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     9.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.891    10.546    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.993     8.553 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376     8.929    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.992 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        2.102    11.094    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X44Y25         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[4]/C
                         clock pessimism              0.750    11.844    
                         clock uncertainty           -0.069    11.775    
    SLICE_X44Y25         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.090    11.685    vitis_design_i/icn_ctrl_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  5.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vitis_design_i/icn_ctrl_5/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_5/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Net Delay (Source):      1.422ns (routing 0.459ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.554ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.444    -0.800 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249    -0.551    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.506 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        1.422     0.916    vitis_design_i/icn_ctrl_5/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X63Y28         SRL16E                                       r  vitis_design_i/icn_ctrl_5/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     1.030 r  vitis_design_i/icn_ctrl_5/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.016     1.046    vitis_design_i/icn_ctrl_5/inst/clk_map/psr_aclk/U0/EXT_LPF/Q
    SLICE_X63Y28         FDRE                                         r  vitis_design_i/icn_ctrl_5/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.729     0.809    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.163    -0.354 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318    -0.036    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.025 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        1.701     1.726    vitis_design_i/icn_ctrl_5/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X63Y28         FDRE                                         r  vitis_design_i/icn_ctrl_5/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0/C
                         clock pessimism             -0.753     0.973    
    SLICE_X63Y28         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     1.008    vitis_design_i/icn_ctrl_5/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Net Delay (Source):      1.423ns (routing 0.459ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.554ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.444    -0.800 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249    -0.551    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.506 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        1.423     0.917    vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X59Y34         SRL16E                                       r  vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     1.031 r  vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.016     1.047    vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0/EXT_LPF/Q
    SLICE_X59Y34         FDRE                                         r  vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.729     0.809    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.163    -0.354 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318    -0.036    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.025 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        1.705     1.730    vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X59Y34         FDRE                                         r  vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0/C
                         clock pessimism             -0.756     0.974    
    SLICE_X59Y34         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     1.009    vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Net Delay (Source):      1.419ns (routing 0.459ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.700ns (routing 0.554ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.444    -0.800 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249    -0.551    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.506 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        1.419     0.913    vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X59Y38         SRL16E                                       r  vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     1.027 r  vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.016     1.043    vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/Q
    SLICE_X59Y38         FDRE                                         r  vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.729     0.809    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.163    -0.354 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318    -0.036    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.025 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        1.700     1.725    vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X59Y38         FDRE                                         r  vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0/C
                         clock pessimism             -0.755     0.970    
    SLICE_X59Y38         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     1.005    vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vitis_design_i/icn_ctrl_4/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_4/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Net Delay (Source):      1.417ns (routing 0.459ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.554ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.444    -0.800 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249    -0.551    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.506 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        1.417     0.911    vitis_design_i/icn_ctrl_4/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X63Y32         SRL16E                                       r  vitis_design_i/icn_ctrl_4/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     1.025 r  vitis_design_i/icn_ctrl_4/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.016     1.041    vitis_design_i/icn_ctrl_4/inst/clk_map/psr_aclk/U0/EXT_LPF/Q
    SLICE_X63Y32         FDRE                                         r  vitis_design_i/icn_ctrl_4/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.729     0.809    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.163    -0.354 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318    -0.036    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.025 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        1.690     1.715    vitis_design_i/icn_ctrl_4/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X63Y32         FDRE                                         r  vitis_design_i/icn_ctrl_4/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0/C
                         clock pessimism             -0.747     0.968    
    SLICE_X63Y32         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     1.003    vitis_design_i/icn_ctrl_4/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vitis_design_i/psr_104mhz/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/psr_104mhz/U0/EXT_LPF/lpf_int_reg_bret/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Net Delay (Source):      1.434ns (routing 0.459ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.554ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.444    -0.800 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249    -0.551    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.506 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        1.434     0.928    vitis_design_i/psr_104mhz/U0/EXT_LPF/slowest_sync_clk
    SLICE_X59Y1          SRL16E                                       r  vitis_design_i/psr_104mhz/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     1.042 r  vitis_design_i/psr_104mhz/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.016     1.058    vitis_design_i/psr_104mhz/U0/EXT_LPF/Q
    SLICE_X59Y1          FDRE                                         r  vitis_design_i/psr_104mhz/U0/EXT_LPF/lpf_int_reg_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.729     0.809    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.163    -0.354 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318    -0.036    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.025 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        1.705     1.730    vitis_design_i/psr_104mhz/U0/EXT_LPF/slowest_sync_clk
    SLICE_X59Y1          FDRE                                         r  vitis_design_i/psr_104mhz/U0/EXT_LPF/lpf_int_reg_bret/C
                         clock pessimism             -0.745     0.985    
    SLICE_X59Y1          FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     1.020    vitis_design_i/psr_104mhz/U0/EXT_LPF/lpf_int_reg_bret
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.059ns (33.885%)  route 0.115ns (66.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Net Delay (Source):      1.464ns (routing 0.459ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.554ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.444    -0.800 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249    -0.551    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.506 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        1.464     0.958    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_aclk
    SLICE_X56Y23         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050     1.008 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state_reg[1]/Q
                         net (fo=6, routed)           0.098     1.106    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_normal_area.fifo_send_ready
    SLICE_X54Y23         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.009     1.115 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_2__0/O
                         net (fo=1, routed)           0.017     1.132    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_2__0_n_0
    SLICE_X54Y23         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.729     0.809    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.163    -0.354 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318    -0.036    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.025 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        1.722     1.747    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X54Y23         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                         clock pessimism             -0.695     1.052    
    SLICE_X54Y23         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     1.087    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m00_exit_pipeline/m00_exit/inst/aresetn_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.049ns (28.488%)  route 0.123ns (71.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Net Delay (Source):      1.462ns (routing 0.459ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.554ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.444    -0.800 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249    -0.551    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.506 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        1.462     0.956    vitis_design_i/icn_ctrl_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y23         FDCE                                         r  vitis_design_i/icn_ctrl_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     1.005 r  vitis_design_i/icn_ctrl_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/Q
                         net (fo=1, routed)           0.123     1.128    vitis_design_i/icn_ctrl_1/inst/m00_exit_pipeline/m00_exit/inst/aresetn_cdc
    SLICE_X55Y23         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m00_exit_pipeline/m00_exit/inst/aresetn_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.729     0.809    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.163    -0.354 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318    -0.036    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.025 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        1.716     1.741    vitis_design_i/icn_ctrl_1/inst/m00_exit_pipeline/m00_exit/inst/aclk
    SLICE_X55Y23         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m00_exit_pipeline/m00_exit/inst/aresetn_d_reg[0]/C
                         clock pessimism             -0.695     1.046    
    SLICE_X55Y23         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.035     1.081    vitis_design_i/icn_ctrl_1/inst/m00_exit_pipeline/m00_exit/inst/aresetn_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[16].EDGE_DETECT_GEN.intr_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[16].EDGE_DETECT_GEN.hw_intr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Net Delay (Source):      1.474ns (routing 0.459ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.554ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.444    -0.800 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249    -0.551    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.506 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        1.474     0.968    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X52Y8          FDRE                                         r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[16].EDGE_DETECT_GEN.intr_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.018 f  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[16].EDGE_DETECT_GEN.intr_d1_reg/Q
                         net (fo=1, routed)           0.091     1.109    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[16].EDGE_DETECT_GEN.intr_d1
    SLICE_X50Y8          LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.008     1.117 r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[16].EDGE_DETECT_GEN.hw_intr[16]_i_1/O
                         net (fo=1, routed)           0.024     1.141    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[16].EDGE_DETECT_GEN.hw_intr[16]_i_1_n_0
    SLICE_X50Y8          FDRE                                         r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[16].EDGE_DETECT_GEN.hw_intr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.729     0.809    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.163    -0.354 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318    -0.036    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.025 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        1.729     1.754    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X50Y8          FDRE                                         r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[16].EDGE_DETECT_GEN.hw_intr_reg[16]/C
                         clock pessimism             -0.695     1.059    
    SLICE_X50Y8          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     1.094    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[16].EDGE_DETECT_GEN.hw_intr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[2].sie_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/REG_GEN[2].ier_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.057ns (32.733%)  route 0.117ns (67.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Net Delay (Source):      1.473ns (routing 0.459ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.554ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.444    -0.800 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249    -0.551    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.506 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        1.473     0.967    vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X46Y12         FDRE                                         r  vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[2].sie_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.016 r  vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[2].sie_reg[2]/Q
                         net (fo=2, routed)           0.093     1.110    vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/p_0_in94_in
    SLICE_X48Y12         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.008     1.118 r  vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/REG_GEN[2].ier[2]_i_1/O
                         net (fo=1, routed)           0.024     1.142    vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/REG_GEN[2].ier[2]_i_1_n_0
    SLICE_X48Y12         FDRE                                         r  vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/REG_GEN[2].ier_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.729     0.809    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.163    -0.354 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318    -0.036    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.025 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        1.728     1.753    vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X48Y12         FDRE                                         r  vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/REG_GEN[2].ier_reg[2]/C
                         clock pessimism             -0.695     1.058    
    SLICE_X48Y12         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     1.093    vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/REG_GEN[2].ier_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 vitis_design_i/icn_ctrl_4/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_minimal_area.req_mask_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.059ns (33.617%)  route 0.117ns (66.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Net Delay (Source):      1.461ns (routing 0.459ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.554ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.444    -0.800 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249    -0.551    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.506 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        1.461     0.955    vitis_design_i/icn_ctrl_4/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X56Y29         FDRE                                         r  vitis_design_i/icn_ctrl_4/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.005 f  vitis_design_i/icn_ctrl_4/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rvalid_i_reg/Q
                         net (fo=4, routed)           0.100     1.105    vitis_design_i/icn_ctrl_1/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X54Y29         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.009     1.114 r  vitis_design_i/icn_ctrl_1/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_minimal_area.req_mask[0]_i_1/O
                         net (fo=1, routed)           0.017     1.131    vitis_design_i/icn_ctrl_1/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_minimal_area.req_mask[0]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_minimal_area.req_mask_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.729     0.809    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.163    -0.354 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318    -0.036    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X4Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.025 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2672, routed)        1.717     1.742    vitis_design_i/icn_ctrl_1/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X54Y29         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_minimal_area.req_mask_reg[0]/C
                         clock pessimism             -0.695     1.047    
    SLICE_X54Y29         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     1.082    vitis_design_i/icn_ctrl_1/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_minimal_area.req_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_primitive
Waveform(ns):       { 0.000 4.800 }
Period(ns):         9.600
Sources:            { vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS9/MAXIGP0ACLK  n/a            2.857         9.600       6.743      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         9.600       8.387      SLICE_X63Y32  vitis_design_i/icn_ctrl_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         9.600       8.387      SLICE_X63Y28  vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         9.600       8.387      SLICE_X59Y34  vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         9.600       8.387      SLICE_X59Y38  vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         9.600       8.387      SLICE_X63Y32  vitis_design_i/icn_ctrl_4/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         9.600       8.387      SLICE_X63Y28  vitis_design_i/icn_ctrl_5/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         9.600       8.387      SLICE_X59Y1   vitis_design_i/psr_104mhz/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     BUFGCE/I         n/a            0.934         9.600       8.666      BUFGCE_X4Y22  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/I
Min Period        n/a     MMCME5/CLKOUT0   n/a            0.934         9.600       8.666      MMCM_X4Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
Low Pulse Width   Slow    PS9/MAXIGP0ACLK  n/a            1.429         4.800       3.371      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Fast    PS9/MAXIGP0ACLK  n/a            1.429         4.800       3.371      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         4.800       4.194      SLICE_X63Y32  vitis_design_i/icn_ctrl_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         4.800       4.194      SLICE_X63Y32  vitis_design_i/icn_ctrl_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         4.800       4.194      SLICE_X63Y28  vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         4.800       4.194      SLICE_X63Y28  vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         4.800       4.194      SLICE_X59Y34  vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         4.800       4.194      SLICE_X59Y34  vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         4.800       4.194      SLICE_X59Y38  vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         4.800       4.194      SLICE_X59Y38  vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    PS9/MAXIGP0ACLK  n/a            1.429         4.800       3.371      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Fast    PS9/MAXIGP0ACLK  n/a            1.429         4.800       3.371      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         4.800       4.194      SLICE_X63Y32  vitis_design_i/icn_ctrl_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         4.800       4.194      SLICE_X63Y32  vitis_design_i/icn_ctrl_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         4.800       4.194      SLICE_X63Y28  vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         4.800       4.194      SLICE_X63Y28  vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         4.800       4.194      SLICE_X59Y34  vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         4.800       4.194      SLICE_X59Y34  vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         4.800       4.194      SLICE_X59Y38  vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         4.800       4.194      SLICE_X59Y38  vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3_primitive
  To Clock:  clkout3_primitive

Setup :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/mac_1/inst/add_reg_385_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clkout3_primitive rise@3.200ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 2.917ns (83.822%)  route 0.563ns (16.178%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)
  Clock Path Skew:        0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 4.816 - 3.200 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.056ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.111ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.664ns, distribution 1.366ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.580ns, distribution 1.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.025     1.128    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.697    -0.569 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.440    -0.129    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078    -0.051 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        2.030     1.979    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X94Y18         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y18         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     2.070 f  vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/Q
                         net (fo=1, routed)           0.253     2.323    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[1]
    DSP_X0Y9             DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[1]_B_DATA[1])
                                                      0.475     2.798 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[1]
                         net (fo=1, routed)           0.000     2.798    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<1>
    DSP_X0Y9             DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[1]_B_MAN_DATA[1])
                                                      0.076     2.874 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[1]
                         net (fo=1, routed)           0.000     2.874    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<1>
    DSP_X0Y9             DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[1]_U[36])
                                                      0.487     3.361 f  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[36]
                         net (fo=1, routed)           0.000     3.361    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<36>
    DSP_X0Y9             DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[36]_U_DATA[36])
                                                      0.096     3.457 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     3.457    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<36>
    DSP_X0Y9             DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[36]_FPM_INT[31])
                                                      0.741     4.198 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     4.198    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X0Y9             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     4.331 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     4.331    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X0Y9             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[0])
                                                      0.670     5.001 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[0]
                         net (fo=1, routed)           0.000     5.001    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<0>
    DSP_X0Y9             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[0]_FPA_OUT[0])
                                                      0.148     5.149 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[0]
                         net (fo=1, routed)           0.310     5.459    vitis_design_i/mac_1/inst/add_fu_170_p4[0]
    SLICE_X96Y17         FDRE                                         r  vitis_design_i/mac_1/inst/add_reg_385_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.891     4.146    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.993     2.153 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.381     2.534    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.597 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        2.219     4.816    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X96Y17         FDRE                                         r  vitis_design_i/mac_1/inst/add_reg_385_reg[0]/C
                         clock pessimism              0.692     5.508    
                         clock uncertainty           -0.056     5.452    
    SLICE_X96Y17         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.008     5.460    vitis_design_i/mac_1/inst/add_reg_385_reg[0]
  -------------------------------------------------------------------
                         required time                          5.460    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/mac_1/inst/add_reg_385_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clkout3_primitive rise@3.200ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 2.917ns (82.100%)  route 0.636ns (17.900%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 4.856 - 3.200 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.056ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.111ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.664ns, distribution 1.366ns)
  Clock Net Delay (Destination): 2.259ns (routing 0.580ns, distribution 1.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.025     1.128    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.697    -0.569 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.440    -0.129    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078    -0.051 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        2.030     1.979    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X94Y18         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y18         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     2.070 f  vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/Q
                         net (fo=1, routed)           0.253     2.323    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[1]
    DSP_X0Y9             DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[1]_B_DATA[1])
                                                      0.475     2.798 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[1]
                         net (fo=1, routed)           0.000     2.798    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<1>
    DSP_X0Y9             DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[1]_B_MAN_DATA[1])
                                                      0.076     2.874 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[1]
                         net (fo=1, routed)           0.000     2.874    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<1>
    DSP_X0Y9             DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[1]_U[36])
                                                      0.487     3.361 f  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[36]
                         net (fo=1, routed)           0.000     3.361    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<36>
    DSP_X0Y9             DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[36]_U_DATA[36])
                                                      0.096     3.457 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     3.457    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<36>
    DSP_X0Y9             DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[36]_FPM_INT[31])
                                                      0.741     4.198 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     4.198    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X0Y9             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     4.331 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     4.331    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X0Y9             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[12])
                                                      0.670     5.001 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[12]
                         net (fo=1, routed)           0.000     5.001    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<12>
    DSP_X0Y9             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[12]_FPA_OUT[12])
                                                      0.148     5.149 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[12]
                         net (fo=1, routed)           0.383     5.532    vitis_design_i/mac_1/inst/add_fu_170_p4[12]
    SLICE_X93Y19         FDRE                                         r  vitis_design_i/mac_1/inst/add_reg_385_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.891     4.146    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.993     2.153 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.381     2.534    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.597 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        2.259     4.856    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X93Y19         FDRE                                         r  vitis_design_i/mac_1/inst/add_reg_385_reg[12]/C
                         clock pessimism              0.728     5.584    
                         clock uncertainty           -0.056     5.528    
    SLICE_X93Y19         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.007     5.535    vitis_design_i/mac_1/inst/add_reg_385_reg[12]
  -------------------------------------------------------------------
                         required time                          5.535    
                         arrival time                          -5.532    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/mac_1/inst/add_reg_385_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clkout3_primitive rise@3.200ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 2.917ns (83.870%)  route 0.561ns (16.130%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 4.782 - 3.200 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.056ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.111ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.664ns, distribution 1.366ns)
  Clock Net Delay (Destination): 2.185ns (routing 0.580ns, distribution 1.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.025     1.128    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.697    -0.569 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.440    -0.129    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078    -0.051 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        2.030     1.979    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X94Y18         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y18         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     2.070 f  vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/Q
                         net (fo=1, routed)           0.253     2.323    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[1]
    DSP_X0Y9             DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[1]_B_DATA[1])
                                                      0.475     2.798 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[1]
                         net (fo=1, routed)           0.000     2.798    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<1>
    DSP_X0Y9             DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[1]_B_MAN_DATA[1])
                                                      0.076     2.874 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[1]
                         net (fo=1, routed)           0.000     2.874    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<1>
    DSP_X0Y9             DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[1]_U[36])
                                                      0.487     3.361 f  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[36]
                         net (fo=1, routed)           0.000     3.361    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<36>
    DSP_X0Y9             DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[36]_U_DATA[36])
                                                      0.096     3.457 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     3.457    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<36>
    DSP_X0Y9             DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[36]_FPM_INT[31])
                                                      0.741     4.198 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     4.198    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X0Y9             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     4.331 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     4.331    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X0Y9             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[1])
                                                      0.670     5.001 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[1]
                         net (fo=1, routed)           0.000     5.001    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<1>
    DSP_X0Y9             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[1]_FPA_OUT[1])
                                                      0.148     5.149 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[1]
                         net (fo=1, routed)           0.308     5.457    vitis_design_i/mac_1/inst/add_fu_170_p4[1]
    SLICE_X93Y17         FDRE                                         r  vitis_design_i/mac_1/inst/add_reg_385_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.891     4.146    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.993     2.153 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.381     2.534    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.597 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        2.185     4.782    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X93Y17         FDRE                                         r  vitis_design_i/mac_1/inst/add_reg_385_reg[1]/C
                         clock pessimism              0.728     5.510    
                         clock uncertainty           -0.056     5.454    
    SLICE_X93Y17         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.007     5.461    vitis_design_i/mac_1/inst/add_reg_385_reg[1]
  -------------------------------------------------------------------
                         required time                          5.461    
                         arrival time                          -5.457    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/mac_1/inst/add_reg_385_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clkout3_primitive rise@3.200ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 2.917ns (82.262%)  route 0.629ns (17.738%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 4.856 - 3.200 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.056ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.111ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.664ns, distribution 1.366ns)
  Clock Net Delay (Destination): 2.259ns (routing 0.580ns, distribution 1.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.025     1.128    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.697    -0.569 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.440    -0.129    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078    -0.051 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        2.030     1.979    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X94Y18         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y18         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     2.070 f  vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/Q
                         net (fo=1, routed)           0.253     2.323    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[1]
    DSP_X0Y9             DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[1]_B_DATA[1])
                                                      0.475     2.798 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[1]
                         net (fo=1, routed)           0.000     2.798    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<1>
    DSP_X0Y9             DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[1]_B_MAN_DATA[1])
                                                      0.076     2.874 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[1]
                         net (fo=1, routed)           0.000     2.874    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<1>
    DSP_X0Y9             DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[1]_U[36])
                                                      0.487     3.361 f  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[36]
                         net (fo=1, routed)           0.000     3.361    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<36>
    DSP_X0Y9             DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[36]_U_DATA[36])
                                                      0.096     3.457 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     3.457    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<36>
    DSP_X0Y9             DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[36]_FPM_INT[31])
                                                      0.741     4.198 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     4.198    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X0Y9             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     4.331 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     4.331    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X0Y9             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[14])
                                                      0.670     5.001 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[14]
                         net (fo=1, routed)           0.000     5.001    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<14>
    DSP_X0Y9             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[14]_FPA_OUT[14])
                                                      0.148     5.149 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[14]
                         net (fo=1, routed)           0.376     5.525    vitis_design_i/mac_1/inst/add_fu_170_p4[14]
    SLICE_X93Y19         FDRE                                         r  vitis_design_i/mac_1/inst/add_reg_385_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.891     4.146    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.993     2.153 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.381     2.534    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.597 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        2.259     4.856    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X93Y19         FDRE                                         r  vitis_design_i/mac_1/inst/add_reg_385_reg[14]/C
                         clock pessimism              0.728     5.584    
                         clock uncertainty           -0.056     5.528    
    SLICE_X93Y19         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.007     5.535    vitis_design_i/mac_1/inst/add_reg_385_reg[14]
  -------------------------------------------------------------------
                         required time                          5.535    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/mac_1/inst/add_reg_385_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clkout3_primitive rise@3.200ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 2.917ns (82.262%)  route 0.629ns (17.738%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 4.856 - 3.200 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.056ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.111ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.664ns, distribution 1.366ns)
  Clock Net Delay (Destination): 2.259ns (routing 0.580ns, distribution 1.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.025     1.128    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.697    -0.569 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.440    -0.129    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078    -0.051 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        2.030     1.979    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X94Y18         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y18         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     2.070 f  vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/Q
                         net (fo=1, routed)           0.253     2.323    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[1]
    DSP_X0Y9             DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[1]_B_DATA[1])
                                                      0.475     2.798 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[1]
                         net (fo=1, routed)           0.000     2.798    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<1>
    DSP_X0Y9             DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[1]_B_MAN_DATA[1])
                                                      0.076     2.874 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[1]
                         net (fo=1, routed)           0.000     2.874    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<1>
    DSP_X0Y9             DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[1]_U[36])
                                                      0.487     3.361 f  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[36]
                         net (fo=1, routed)           0.000     3.361    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<36>
    DSP_X0Y9             DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[36]_U_DATA[36])
                                                      0.096     3.457 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     3.457    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<36>
    DSP_X0Y9             DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[36]_FPM_INT[31])
                                                      0.741     4.198 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     4.198    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X0Y9             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     4.331 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     4.331    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X0Y9             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[16])
                                                      0.670     5.001 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[16]
                         net (fo=1, routed)           0.000     5.001    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<16>
    DSP_X0Y9             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[16]_FPA_OUT[16])
                                                      0.148     5.149 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[16]
                         net (fo=1, routed)           0.376     5.525    vitis_design_i/mac_1/inst/add_fu_170_p4[16]
    SLICE_X93Y19         FDRE                                         r  vitis_design_i/mac_1/inst/add_reg_385_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.891     4.146    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.993     2.153 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.381     2.534    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.597 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        2.259     4.856    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X93Y19         FDRE                                         r  vitis_design_i/mac_1/inst/add_reg_385_reg[16]/C
                         clock pessimism              0.728     5.584    
                         clock uncertainty           -0.056     5.528    
    SLICE_X93Y19         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.007     5.535    vitis_design_i/mac_1/inst/add_reg_385_reg[16]
  -------------------------------------------------------------------
                         required time                          5.535    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/mac_1/inst/add_reg_385_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clkout3_primitive rise@3.200ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 2.917ns (82.611%)  route 0.614ns (17.389%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)
  Clock Path Skew:        0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 4.840 - 3.200 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.056ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.111ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.664ns, distribution 1.366ns)
  Clock Net Delay (Destination): 2.243ns (routing 0.580ns, distribution 1.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.025     1.128    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.697    -0.569 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.440    -0.129    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078    -0.051 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        2.030     1.979    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X94Y18         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y18         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     2.070 f  vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/Q
                         net (fo=1, routed)           0.253     2.323    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[1]
    DSP_X0Y9             DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[1]_B_DATA[1])
                                                      0.475     2.798 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[1]
                         net (fo=1, routed)           0.000     2.798    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<1>
    DSP_X0Y9             DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[1]_B_MAN_DATA[1])
                                                      0.076     2.874 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[1]
                         net (fo=1, routed)           0.000     2.874    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<1>
    DSP_X0Y9             DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[1]_U[36])
                                                      0.487     3.361 f  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[36]
                         net (fo=1, routed)           0.000     3.361    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<36>
    DSP_X0Y9             DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[36]_U_DATA[36])
                                                      0.096     3.457 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     3.457    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<36>
    DSP_X0Y9             DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[36]_FPM_INT[31])
                                                      0.741     4.198 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     4.198    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X0Y9             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     4.331 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     4.331    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X0Y9             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[2])
                                                      0.670     5.001 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[2]
                         net (fo=1, routed)           0.000     5.001    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<2>
    DSP_X0Y9             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[2]_FPA_OUT[2])
                                                      0.148     5.149 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[2]
                         net (fo=1, routed)           0.361     5.510    vitis_design_i/mac_1/inst/add_fu_170_p4[2]
    SLICE_X94Y16         FDRE                                         r  vitis_design_i/mac_1/inst/add_reg_385_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.891     4.146    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.993     2.153 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.381     2.534    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.597 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        2.243     4.840    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X94Y16         FDRE                                         r  vitis_design_i/mac_1/inst/add_reg_385_reg[2]/C
                         clock pessimism              0.728     5.568    
                         clock uncertainty           -0.056     5.512    
    SLICE_X94Y16         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008     5.520    vitis_design_i/mac_1/inst/add_reg_385_reg[2]
  -------------------------------------------------------------------
                         required time                          5.520    
                         arrival time                          -5.510    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/mac_1/inst/add_reg_385_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clkout3_primitive rise@3.200ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 2.917ns (83.486%)  route 0.577ns (16.514%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)
  Clock Path Skew:        0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 4.855 - 3.200 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.056ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.111ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.664ns, distribution 1.366ns)
  Clock Net Delay (Destination): 2.258ns (routing 0.580ns, distribution 1.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.025     1.128    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.697    -0.569 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.440    -0.129    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078    -0.051 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        2.030     1.979    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X94Y18         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y18         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     2.070 f  vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/Q
                         net (fo=1, routed)           0.253     2.323    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[1]
    DSP_X0Y9             DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[1]_B_DATA[1])
                                                      0.475     2.798 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[1]
                         net (fo=1, routed)           0.000     2.798    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<1>
    DSP_X0Y9             DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[1]_B_MAN_DATA[1])
                                                      0.076     2.874 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[1]
                         net (fo=1, routed)           0.000     2.874    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<1>
    DSP_X0Y9             DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[1]_U[36])
                                                      0.487     3.361 f  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[36]
                         net (fo=1, routed)           0.000     3.361    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<36>
    DSP_X0Y9             DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[36]_U_DATA[36])
                                                      0.096     3.457 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     3.457    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<36>
    DSP_X0Y9             DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[36]_FPM_INT[31])
                                                      0.741     4.198 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     4.198    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X0Y9             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     4.331 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     4.331    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X0Y9             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[24])
                                                      0.670     5.001 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[24]
                         net (fo=1, routed)           0.000     5.001    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<24>
    DSP_X0Y9             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[24]_FPA_OUT[24])
                                                      0.148     5.149 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[24]
                         net (fo=1, routed)           0.324     5.473    vitis_design_i/mac_1/inst/add_fu_170_p4[24]
    SLICE_X97Y17         FDRE                                         r  vitis_design_i/mac_1/inst/add_reg_385_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.891     4.146    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.993     2.153 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.381     2.534    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.597 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        2.258     4.855    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X97Y17         FDRE                                         r  vitis_design_i/mac_1/inst/add_reg_385_reg[24]/C
                         clock pessimism              0.692     5.547    
                         clock uncertainty           -0.056     5.491    
    SLICE_X97Y17         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.006     5.497    vitis_design_i/mac_1/inst/add_reg_385_reg[24]
  -------------------------------------------------------------------
                         required time                          5.497    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/mac_1/inst/add_reg_385_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clkout3_primitive rise@3.200ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 2.917ns (83.129%)  route 0.592ns (16.871%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)
  Clock Path Skew:        0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 4.840 - 3.200 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.056ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.111ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.664ns, distribution 1.366ns)
  Clock Net Delay (Destination): 2.243ns (routing 0.580ns, distribution 1.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.025     1.128    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.697    -0.569 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.440    -0.129    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078    -0.051 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        2.030     1.979    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X94Y18         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y18         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     2.070 f  vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/Q
                         net (fo=1, routed)           0.253     2.323    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[1]
    DSP_X0Y9             DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[1]_B_DATA[1])
                                                      0.475     2.798 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[1]
                         net (fo=1, routed)           0.000     2.798    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<1>
    DSP_X0Y9             DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[1]_B_MAN_DATA[1])
                                                      0.076     2.874 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[1]
                         net (fo=1, routed)           0.000     2.874    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<1>
    DSP_X0Y9             DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[1]_U[36])
                                                      0.487     3.361 f  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[36]
                         net (fo=1, routed)           0.000     3.361    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<36>
    DSP_X0Y9             DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[36]_U_DATA[36])
                                                      0.096     3.457 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     3.457    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<36>
    DSP_X0Y9             DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[36]_FPM_INT[31])
                                                      0.741     4.198 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     4.198    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X0Y9             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     4.331 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     4.331    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X0Y9             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[18])
                                                      0.670     5.001 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[18]
                         net (fo=1, routed)           0.000     5.001    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<18>
    DSP_X0Y9             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[18]_FPA_OUT[18])
                                                      0.148     5.149 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[18]
                         net (fo=1, routed)           0.339     5.488    vitis_design_i/mac_1/inst/add_fu_170_p4[18]
    SLICE_X94Y16         FDRE                                         r  vitis_design_i/mac_1/inst/add_reg_385_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.891     4.146    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.993     2.153 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.381     2.534    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.597 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        2.243     4.840    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X94Y16         FDRE                                         r  vitis_design_i/mac_1/inst/add_reg_385_reg[18]/C
                         clock pessimism              0.728     5.568    
                         clock uncertainty           -0.056     5.512    
    SLICE_X94Y16         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     5.520    vitis_design_i/mac_1/inst/add_reg_385_reg[18]
  -------------------------------------------------------------------
                         required time                          5.520    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/mac_1/inst/add_reg_385_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clkout3_primitive rise@3.200ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 2.917ns (82.355%)  route 0.625ns (17.645%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)
  Clock Path Skew:        0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 4.915 - 3.200 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.056ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.111ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.664ns, distribution 1.366ns)
  Clock Net Delay (Destination): 2.318ns (routing 0.580ns, distribution 1.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.025     1.128    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.697    -0.569 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.440    -0.129    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078    -0.051 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        2.030     1.979    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X94Y18         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y18         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     2.070 f  vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/Q
                         net (fo=1, routed)           0.253     2.323    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[1]
    DSP_X0Y9             DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[1]_B_DATA[1])
                                                      0.475     2.798 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[1]
                         net (fo=1, routed)           0.000     2.798    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<1>
    DSP_X0Y9             DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[1]_B_MAN_DATA[1])
                                                      0.076     2.874 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[1]
                         net (fo=1, routed)           0.000     2.874    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<1>
    DSP_X0Y9             DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[1]_U[36])
                                                      0.487     3.361 f  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[36]
                         net (fo=1, routed)           0.000     3.361    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<36>
    DSP_X0Y9             DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[36]_U_DATA[36])
                                                      0.096     3.457 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     3.457    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<36>
    DSP_X0Y9             DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[36]_FPM_INT[31])
                                                      0.741     4.198 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     4.198    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X0Y9             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     4.331 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     4.331    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X0Y9             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[25])
                                                      0.670     5.001 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[25]
                         net (fo=1, routed)           0.000     5.001    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<25>
    DSP_X0Y9             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[25]_FPA_OUT[25])
                                                      0.148     5.149 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[25]
                         net (fo=1, routed)           0.372     5.521    vitis_design_i/mac_1/inst/add_fu_170_p4[25]
    SLICE_X97Y19         FDRE                                         r  vitis_design_i/mac_1/inst/add_reg_385_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.891     4.146    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.993     2.153 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.381     2.534    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.597 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        2.318     4.915    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X97Y19         FDRE                                         r  vitis_design_i/mac_1/inst/add_reg_385_reg[25]/C
                         clock pessimism              0.692     5.607    
                         clock uncertainty           -0.056     5.551    
    SLICE_X97Y19         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.007     5.558    vitis_design_i/mac_1/inst/add_reg_385_reg[25]
  -------------------------------------------------------------------
                         required time                          5.558    
                         arrival time                          -5.521    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/mac_1/inst/add_reg_385_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clkout3_primitive rise@3.200ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 2.917ns (82.401%)  route 0.623ns (17.599%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)
  Clock Path Skew:        0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 4.915 - 3.200 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.056ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.111ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.664ns, distribution 1.366ns)
  Clock Net Delay (Destination): 2.318ns (routing 0.580ns, distribution 1.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.025     1.128    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.697    -0.569 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.440    -0.129    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078    -0.051 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        2.030     1.979    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X94Y18         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y18         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     2.070 f  vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375_reg[1]/Q
                         net (fo=1, routed)           0.253     2.323    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[1]
    DSP_X0Y9             DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[1]_B_DATA[1])
                                                      0.475     2.798 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[1]
                         net (fo=1, routed)           0.000     2.798    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<1>
    DSP_X0Y9             DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[1]_B_MAN_DATA[1])
                                                      0.076     2.874 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[1]
                         net (fo=1, routed)           0.000     2.874    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<1>
    DSP_X0Y9             DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[1]_U[36])
                                                      0.487     3.361 f  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[36]
                         net (fo=1, routed)           0.000     3.361    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<36>
    DSP_X0Y9             DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[36]_U_DATA[36])
                                                      0.096     3.457 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     3.457    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<36>
    DSP_X0Y9             DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[36]_FPM_INT[31])
                                                      0.741     4.198 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     4.198    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X0Y9             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     4.331 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     4.331    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X0Y9             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[26])
                                                      0.670     5.001 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[26]
                         net (fo=1, routed)           0.000     5.001    vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<26>
    DSP_X0Y9             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[26]_FPA_OUT[26])
                                                      0.148     5.149 r  vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[26]
                         net (fo=1, routed)           0.370     5.519    vitis_design_i/mac_1/inst/add_fu_170_p4[26]
    SLICE_X97Y19         FDRE                                         r  vitis_design_i/mac_1/inst/add_reg_385_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.891     4.146    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.993     2.153 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.381     2.534    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.597 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        2.318     4.915    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X97Y19         FDRE                                         r  vitis_design_i/mac_1/inst/add_reg_385_reg[26]/C
                         clock pessimism              0.692     5.607    
                         clock uncertainty           -0.056     5.551    
    SLICE_X97Y19         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.007     5.558    vitis_design_i/mac_1/inst/add_reg_385_reg[26]
  -------------------------------------------------------------------
                         required time                          5.558    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  0.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[29]_srl23/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[29]__0/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3_primitive rise@0.000ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Net Delay (Source):      1.242ns (routing 0.399ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.474ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.444    -0.800 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.252    -0.548    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.503 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        1.242     0.739    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X69Y16         SRLC32E                                      r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[29]_srl23/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y16         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     0.850 r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[29]_srl23/Q
                         net (fo=1, routed)           0.017     0.867    vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[29]_srl23_n_0
    SLICE_X69Y16         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[29]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.729     0.809    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.163    -0.354 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.322    -0.032    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.029 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        1.483     1.512    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X69Y16         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[29]__0/C
                         clock pessimism             -0.715     0.796    
    SLICE_X69Y16         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     0.831    vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[29]__0
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[35]_srl23/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[35]__0/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3_primitive rise@0.000ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Net Delay (Source):      1.242ns (routing 0.399ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.474ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.444    -0.800 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.252    -0.548    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.503 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        1.242     0.739    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X69Y16         SRLC32E                                      r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[35]_srl23/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y16         SRLC32E (Prop_G6LUT_SLICEM_CLK_Q)
                                                      0.111     0.850 r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[35]_srl23/Q
                         net (fo=1, routed)           0.017     0.867    vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[35]_srl23_n_0
    SLICE_X69Y16         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[35]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.729     0.809    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.163    -0.354 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.322    -0.032    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.029 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        1.483     1.512    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X69Y16         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[35]__0/C
                         clock pessimism             -0.715     0.796    
    SLICE_X69Y16         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     0.831    vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[35]__0
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[54]_srl23/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[54]__0/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3_primitive rise@0.000ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Net Delay (Source):      1.236ns (routing 0.399ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.474ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.444    -0.800 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.252    -0.548    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.503 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        1.236     0.733    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X67Y24         SRLC32E                                      r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[54]_srl23/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y24         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     0.844 r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[54]_srl23/Q
                         net (fo=1, routed)           0.017     0.861    vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[54]_srl23_n_0
    SLICE_X67Y24         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[54]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.729     0.809    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.163    -0.354 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.322    -0.032    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.029 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        1.471     1.500    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X67Y24         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[54]__0/C
                         clock pessimism             -0.710     0.790    
    SLICE_X67Y24         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     0.825    vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[54]__0
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[58]_srl23/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[58]__0/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3_primitive rise@0.000ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Net Delay (Source):      1.236ns (routing 0.399ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.474ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.444    -0.800 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.252    -0.548    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.503 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        1.236     0.733    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X67Y24         SRLC32E                                      r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[58]_srl23/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y24         SRLC32E (Prop_G6LUT_SLICEM_CLK_Q)
                                                      0.111     0.844 r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[58]_srl23/Q
                         net (fo=1, routed)           0.017     0.861    vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[58]_srl23_n_0
    SLICE_X67Y24         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[58]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.729     0.809    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.163    -0.354 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.322    -0.032    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.029 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        1.471     1.500    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X67Y24         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[58]__0/C
                         clock pessimism             -0.710     0.790    
    SLICE_X67Y24         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     0.825    vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[58]__0
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[5]_srl23/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[5]__0/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3_primitive rise@0.000ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Net Delay (Source):      1.240ns (routing 0.399ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.474ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.444    -0.800 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.252    -0.548    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.503 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        1.240     0.737    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X69Y14         SRLC32E                                      r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[5]_srl23/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y14         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     0.848 r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[5]_srl23/Q
                         net (fo=1, routed)           0.017     0.865    vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[5]_srl23_n_0
    SLICE_X69Y14         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.729     0.809    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.163    -0.354 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.322    -0.032    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.029 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        1.477     1.506    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X69Y14         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[5]__0/C
                         clock pessimism             -0.712     0.794    
    SLICE_X69Y14         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     0.829    vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[5]__0
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[8]_srl23/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[8]__0/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3_primitive rise@0.000ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Net Delay (Source):      1.240ns (routing 0.399ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.474ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.444    -0.800 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.252    -0.548    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.503 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        1.240     0.737    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X69Y14         SRLC32E                                      r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[8]_srl23/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y14         SRLC32E (Prop_G6LUT_SLICEM_CLK_Q)
                                                      0.111     0.848 r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[8]_srl23/Q
                         net (fo=1, routed)           0.017     0.865    vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[8]_srl23_n_0
    SLICE_X69Y14         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.729     0.809    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.163    -0.354 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.322    -0.032    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.029 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        1.477     1.506    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X69Y14         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[8]__0/C
                         clock pessimism             -0.712     0.794    
    SLICE_X69Y14         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     0.829    vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[8]__0
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3_primitive rise@0.000ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.474ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Net Delay (Source):      1.216ns (routing 0.399ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.474ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.444    -0.800 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.252    -0.548    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.503 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        1.216     0.713    vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X87Y19         SRL16E                                       r  vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y19         SRL16E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     0.824 r  vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15/Q
                         net (fo=1, routed)           0.017     0.841    vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15_n_0
    SLICE_X87Y19         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.729     0.809    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.163    -0.354 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.322    -0.032    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.029 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        1.445     1.474    vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X87Y19         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[36]/C
                         clock pessimism             -0.704     0.770    
    SLICE_X87Y19         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     0.805    vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3_primitive rise@0.000ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Net Delay (Source):      1.221ns (routing 0.399ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.474ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.444    -0.800 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.252    -0.548    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.503 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        1.221     0.718    vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X81Y10         SRL16E                                       r  vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y10         SRL16E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     0.829 r  vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15/Q
                         net (fo=1, routed)           0.017     0.846    vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15_n_0
    SLICE_X81Y10         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.729     0.809    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.163    -0.354 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.322    -0.032    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.029 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        1.455     1.484    vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X81Y10         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[22]/C
                         clock pessimism             -0.709     0.775    
    SLICE_X81Y10         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     0.810    vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3_primitive rise@0.000ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Net Delay (Source):      1.221ns (routing 0.399ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.474ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.444    -0.800 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.252    -0.548    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.503 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        1.221     0.718    vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X81Y10         SRL16E                                       r  vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y10         SRL16E (Prop_G6LUT_SLICEM_CLK_Q)
                                                      0.111     0.829 r  vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15/Q
                         net (fo=1, routed)           0.017     0.846    vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15_n_0
    SLICE_X81Y10         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.729     0.809    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.163    -0.354 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.322    -0.032    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.029 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        1.455     1.484    vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X81Y10         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[24]/C
                         clock pessimism             -0.709     0.775    
    SLICE_X81Y10         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     0.810    vitis_design_i/mac_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[20]_srl23/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[20]__0/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3_primitive rise@0.000ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    0.740ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Net Delay (Source):      1.243ns (routing 0.399ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.474ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.444    -0.800 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.252    -0.548    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.503 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        1.243     0.740    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X69Y12         SRLC32E                                      r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[20]_srl23/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y12         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     0.851 r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[20]_srl23/Q
                         net (fo=1, routed)           0.017     0.868    vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[20]_srl23_n_0
    SLICE_X69Y12         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[20]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.729     0.809    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.163    -0.354 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.322    -0.032    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X4Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.029 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3485, routed)        1.485     1.514    vitis_design_i/mac_1/inst/ap_clk
    SLICE_X69Y12         FDRE                                         r  vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[20]__0/C
                         clock pessimism             -0.716     0.797    
    SLICE_X69Y12         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     0.832    vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[20]__0
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3_primitive
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     NOC_NMU512/CLK          n/a            2.000         3.200       1.200      NOC_NMU512_X0Y0  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Min Period        n/a     RAMB18E5_INT/CLKARDCLK  n/a            1.379         3.200       1.821      RAMB18_X2Y10     vitis_design_i/mac_1/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E5_INT/CLKBWRCLK  n/a            1.379         3.200       1.821      RAMB18_X2Y10     vitis_design_i/mac_1/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E5_INT/CLKARDCLK  n/a            1.379         3.200       1.821      RAMB18_X2Y11     vitis_design_i/mac_1/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E5_INT/CLKBWRCLK  n/a            1.379         3.200       1.821      RAMB18_X2Y11     vitis_design_i/mac_1/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     SRL16E/CLK              n/a            1.213         3.200       1.987      SLICE_X59Y26     vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRLC32E/CLK             n/a            1.213         3.200       1.987      SLICE_X77Y22     vitis_design_i/mac_1/inst/ap_enable_reg_pp0_iter21_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK
Min Period        n/a     SRLC32E/CLK             n/a            1.213         3.200       1.987      SLICE_X77Y22     vitis_design_i/mac_1/inst/ap_enable_reg_pp0_iter45_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK
Min Period        n/a     SRLC32E/CLK             n/a            1.213         3.200       1.987      SLICE_X69Y12     vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[0]_srl23/CLK
Min Period        n/a     SRLC32E/CLK             n/a            1.213         3.200       1.987      SLICE_X71Y11     vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[10]_srl23/CLK
Low Pulse Width   Slow    NOC_NMU512/CLK          n/a            1.000         1.600       0.600      NOC_NMU512_X0Y0  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Fast    NOC_NMU512/CLK          n/a            1.000         1.600       0.600      NOC_NMU512_X0Y0  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Slow    SRL16E/CLK              n/a            0.606         1.600       0.994      SLICE_X59Y26     vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK              n/a            0.606         1.600       0.994      SLICE_X59Y26     vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.606         1.600       0.994      SLICE_X77Y22     vitis_design_i/mac_1/inst/ap_enable_reg_pp0_iter21_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.606         1.600       0.994      SLICE_X77Y22     vitis_design_i/mac_1/inst/ap_enable_reg_pp0_iter21_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.606         1.600       0.994      SLICE_X77Y22     vitis_design_i/mac_1/inst/ap_enable_reg_pp0_iter45_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.606         1.600       0.994      SLICE_X77Y22     vitis_design_i/mac_1/inst/ap_enable_reg_pp0_iter45_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.606         1.600       0.994      SLICE_X69Y12     vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[0]_srl23/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.606         1.600       0.994      SLICE_X69Y12     vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[0]_srl23/CLK
High Pulse Width  Slow    NOC_NMU512/CLK          n/a            1.000         1.600       0.600      NOC_NMU512_X0Y0  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Fast    NOC_NMU512/CLK          n/a            1.000         1.600       0.600      NOC_NMU512_X0Y0  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Slow    SRL16E/CLK              n/a            0.606         1.600       0.994      SLICE_X59Y26     vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK              n/a            0.606         1.600       0.994      SLICE_X59Y26     vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.606         1.600       0.994      SLICE_X77Y22     vitis_design_i/mac_1/inst/ap_enable_reg_pp0_iter21_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.606         1.600       0.994      SLICE_X77Y22     vitis_design_i/mac_1/inst/ap_enable_reg_pp0_iter21_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.606         1.600       0.994      SLICE_X77Y22     vitis_design_i/mac_1/inst/ap_enable_reg_pp0_iter45_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.606         1.600       0.994      SLICE_X77Y22     vitis_design_i/mac_1/inst/ap_enable_reg_pp0_iter45_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.606         1.600       0.994      SLICE_X69Y12     vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[0]_srl23/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.606         1.600       0.994      SLICE_X69Y12     vitis_design_i/mac_1/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[0]_srl23/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr4_dimm1_sma_clk_clk_p
  To Clock:  ddr4_dimm1_sma_clk_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr4_dimm1_sma_clk_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr4_dimm1_sma_clk_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.250         5.000       3.750      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        5.000       5.000      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0
  To Clock:  bank1_clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.250         1.250       0.000      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]
  To Clock:  pll_clktoxphy[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X6Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X7Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X8Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]
  To Clock:  pll_clktoxphy[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X26Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X4Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk
  To Clock:  bank1_xpll0_fifo_rd_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.250         1.250       0.000      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X6Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X7Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X8Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X9Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll
  To Clock:  mc_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.250         1.250       0.000      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll
  To Clock:  pll_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X15Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X16Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X17Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X13Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X2Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  lpddr4_sma_clk1_clk_p
  To Clock:  lpddr4_sma_clk1_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lpddr4_sma_clk1_clk_p
Waveform(ns):       { 0.000 2.496 }
Period(ns):         4.992
Sources:            { lpddr4_sma_clk1_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.017         4.992       3.975      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        4.992       5.008      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0_1
  To Clock:  bank1_clkout0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0_1
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.024       0.007      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.017         1.024       0.007      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.024       0.007      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.024       8.976      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.024       8.976      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]_1
  To Clock:  pll_clktoxphy[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]_1
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X87Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X88Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X89Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]_1
  To Clock:  pll_clktoxphy[2]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]_1
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X105Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X106Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X107Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X22Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk_1
  To Clock:  bank1_xpll0_fifo_rd_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk_1
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.017         1.024       0.007      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X87Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X88Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X89Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll_1
  To Clock:  mc_clk_xpll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll_1
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.017         1.024       0.007      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll_1
  To Clock:  pll_clk_xpll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll_1
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X96Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X97Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X98Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  lpddr4_sma_clk2_clk_p
  To Clock:  lpddr4_sma_clk2_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lpddr4_sma_clk2_clk_p
Waveform(ns):       { 0.000 2.496 }
Period(ns):         4.992
Sources:            { lpddr4_sma_clk2_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.017         4.992       3.975      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        4.992       5.008      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0_2
  To Clock:  bank1_clkout0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0_2
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.024       0.007      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.017         1.024       0.007      XPLL_X8Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.024       0.007      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.024       8.976      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.024       8.976      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]_2
  To Clock:  pll_clktoxphy[0]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]_2
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X33Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X34Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X35Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]_2
  To Clock:  pll_clktoxphy[2]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]_2
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X51Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X52Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X53Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk_2
  To Clock:  bank1_xpll0_fifo_rd_clk_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk_2
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.017         1.024       0.007      XPLL_X8Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X33Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X34Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X35Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll_2
  To Clock:  mc_clk_xpll_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll_2
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.017         1.024       0.007      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll_2
  To Clock:  pll_clk_xpll_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll_2
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X42Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X43Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X44Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X8Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3_primitive
  To Clock:  clkout1_primitive

Setup :            0  Failing Endpoints,  Worst Slack       27.840ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.840ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.800ns  (MaxDelay Path 28.800ns)
  Data Path Delay:        0.967ns  (logic 0.091ns (9.411%)  route 0.876ns (90.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 28.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27                                      0.000     0.000 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/C
    SLICE_X60Y27         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     0.091 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/Q
                         net (fo=1, routed)           0.876     0.967    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[39]
    SLICE_X54Y21         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   28.800    28.800    
    SLICE_X54Y21         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.007    28.807    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]
  -------------------------------------------------------------------
                         required time                         28.807    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                 27.840    

Slack (MET) :             27.874ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.800ns  (MaxDelay Path 28.800ns)
  Data Path Delay:        0.933ns  (logic 0.092ns (9.861%)  route 0.841ns (90.139%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 28.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27                                      0.000     0.000 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/C
    SLICE_X60Y27         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/Q
                         net (fo=1, routed)           0.841     0.933    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[42]
    SLICE_X56Y22         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   28.800    28.800    
    SLICE_X56Y22         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007    28.807    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]
  -------------------------------------------------------------------
                         required time                         28.807    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                 27.874    

Slack (MET) :             27.900ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.800ns  (MaxDelay Path 28.800ns)
  Data Path Delay:        0.908ns  (logic 0.091ns (10.022%)  route 0.817ns (89.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 28.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26                                      0.000     0.000 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
    SLICE_X60Y26         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     0.091 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.817     0.908    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[28]
    SLICE_X56Y24         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   28.800    28.800    
    SLICE_X56Y24         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.008    28.808    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         28.808    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                 27.900    

Slack (MET) :             27.919ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.800ns  (MaxDelay Path 28.800ns)
  Data Path Delay:        0.889ns  (logic 0.091ns (10.236%)  route 0.798ns (89.764%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 28.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27                                      0.000     0.000 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/C
    SLICE_X60Y27         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     0.091 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/Q
                         net (fo=1, routed)           0.798     0.889    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[36]
    SLICE_X56Y24         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   28.800    28.800    
    SLICE_X56Y24         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008    28.808    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]
  -------------------------------------------------------------------
                         required time                         28.808    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                 27.919    

Slack (MET) :             27.957ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.800ns  (MaxDelay Path 28.800ns)
  Data Path Delay:        0.851ns  (logic 0.092ns (10.811%)  route 0.759ns (89.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 28.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27                                      0.000     0.000 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/C
    SLICE_X60Y27         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     0.092 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.759     0.851    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[32]
    SLICE_X56Y24         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   28.800    28.800    
    SLICE_X56Y24         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008    28.808    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         required time                         28.808    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                 27.957    

Slack (MET) :             27.971ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.800ns  (MaxDelay Path 28.800ns)
  Data Path Delay:        0.837ns  (logic 0.092ns (10.992%)  route 0.745ns (89.008%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 28.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27                                      0.000     0.000 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
    SLICE_X60Y27         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/Q
                         net (fo=1, routed)           0.745     0.837    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[48]
    SLICE_X56Y19         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   28.800    28.800    
    SLICE_X56Y19         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008    28.808    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]
  -------------------------------------------------------------------
                         required time                         28.808    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                 27.971    

Slack (MET) :             28.001ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.800ns  (MaxDelay Path 28.800ns)
  Data Path Delay:        0.807ns  (logic 0.090ns (11.152%)  route 0.717ns (88.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 28.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26                                      0.000     0.000 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/C
    SLICE_X60Y26         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     0.090 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/Q
                         net (fo=1, routed)           0.717     0.807    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[40]
    SLICE_X54Y21         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   28.800    28.800    
    SLICE_X54Y21         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.008    28.808    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]
  -------------------------------------------------------------------
                         required time                         28.808    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                 28.001    

Slack (MET) :             28.004ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.800ns  (MaxDelay Path 28.800ns)
  Data Path Delay:        0.804ns  (logic 0.092ns (11.443%)  route 0.712ns (88.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 28.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26                                      0.000     0.000 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
    SLICE_X60Y26         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/Q
                         net (fo=1, routed)           0.712     0.804    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[46]
    SLICE_X56Y19         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   28.800    28.800    
    SLICE_X56Y19         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.008    28.808    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]
  -------------------------------------------------------------------
                         required time                         28.808    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                 28.004    

Slack (MET) :             28.005ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.800ns  (MaxDelay Path 28.800ns)
  Data Path Delay:        0.803ns  (logic 0.091ns (11.333%)  route 0.712ns (88.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 28.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27                                      0.000     0.000 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
    SLICE_X60Y27         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     0.091 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/Q
                         net (fo=1, routed)           0.712     0.803    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[44]
    SLICE_X56Y27         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   28.800    28.800    
    SLICE_X56Y27         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.008    28.808    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]
  -------------------------------------------------------------------
                         required time                         28.808    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                 28.005    

Slack (MET) :             28.039ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.800ns  (MaxDelay Path 28.800ns)
  Data Path Delay:        0.767ns  (logic 0.091ns (11.864%)  route 0.676ns (88.136%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 28.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27                                      0.000     0.000 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
    SLICE_X60Y27         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.091     0.091 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/Q
                         net (fo=1, routed)           0.676     0.767    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[47]
    SLICE_X61Y27         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   28.800    28.800    
    SLICE_X61Y27         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.006    28.806    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]
  -------------------------------------------------------------------
                         required time                         28.806    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                 28.039    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive
  To Clock:  clkout3_primitive

Setup :            0  Failing Endpoints,  Worst Slack        2.670ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.670ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.537ns  (logic 0.092ns (17.132%)  route 0.445ns (82.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23                                      0.000     0.000 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[120]/C
    SLICE_X50Y23         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[120]/Q
                         net (fo=1, routed)           0.445     0.537    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[120]
    SLICE_X50Y28         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X50Y28         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007     3.207    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[120]
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  2.670    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.533ns  (logic 0.091ns (17.073%)  route 0.442ns (82.927%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23                                      0.000     0.000 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
    SLICE_X50Y23         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     0.091 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/Q
                         net (fo=1, routed)           0.442     0.533    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[119]
    SLICE_X50Y28         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X50Y28         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.008     3.208    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]
  -------------------------------------------------------------------
                         required time                          3.208    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.681ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.527ns  (logic 0.091ns (17.268%)  route 0.436ns (82.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23                                      0.000     0.000 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
    SLICE_X50Y23         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     0.091 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/Q
                         net (fo=1, routed)           0.436     0.527    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[121]
    SLICE_X50Y28         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X50Y28         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.008     3.208    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]
  -------------------------------------------------------------------
                         required time                          3.208    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  2.681    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.431ns  (logic 0.091ns (21.114%)  route 0.340ns (78.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23                                      0.000     0.000 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[117]/C
    SLICE_X48Y23         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     0.091 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[117]/Q
                         net (fo=1, routed)           0.340     0.431    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[117]
    SLICE_X50Y28         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X50Y28         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007     3.207    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[117]
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.425ns  (logic 0.092ns (21.647%)  route 0.333ns (78.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23                                      0.000     0.000 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[118]/C
    SLICE_X48Y23         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[118]/Q
                         net (fo=1, routed)           0.333     0.425    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[118]
    SLICE_X50Y28         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X50Y28         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008     3.208    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[118]
  -------------------------------------------------------------------
                         required time                          3.208    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.422ns  (logic 0.092ns (21.801%)  route 0.330ns (78.199%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26                                      0.000     0.000 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/C
    SLICE_X50Y26         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/Q
                         net (fo=1, routed)           0.330     0.422    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[122]
    SLICE_X52Y31         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X52Y31         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.007     3.207    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.418ns  (logic 0.092ns (22.010%)  route 0.326ns (77.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26                                      0.000     0.000 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
    SLICE_X50Y26         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     0.092 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/Q
                         net (fo=1, routed)           0.326     0.418    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[119]
    SLICE_X52Y31         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X52Y31         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.008     3.208    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]
  -------------------------------------------------------------------
                         required time                          3.208    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.417ns  (logic 0.092ns (22.062%)  route 0.325ns (77.938%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26                                      0.000     0.000 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[120]/C
    SLICE_X50Y26         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[120]/Q
                         net (fo=1, routed)           0.325     0.417    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[120]
    SLICE_X52Y31         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X52Y31         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007     3.207    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[120]
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.416ns  (logic 0.093ns (22.356%)  route 0.323ns (77.644%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23                                      0.000     0.000 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/C
    SLICE_X50Y23         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     0.093 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/Q
                         net (fo=1, routed)           0.323     0.416    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[122]
    SLICE_X50Y28         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X50Y28         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.007     3.207    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@4.800ns period=9.600ns})
  Destination:            vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clkout3_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.411ns  (logic 0.091ns (22.141%)  route 0.320ns (77.859%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26                                      0.000     0.000 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[117]/C
    SLICE_X50Y26         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     0.091 r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[117]/Q
                         net (fo=1, routed)           0.320     0.411    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[117]
    SLICE_X52Y31         FDRE                                         r  vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X52Y31         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007     3.207    vitis_design_i/icn_ctrl_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[117]
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  2.796    





