

================================================================
== Vitis HLS Report for 'reduce'
================================================================
* Date:           Sat May 14 14:36:16 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        SPMV_CSR
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.894 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    220|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    281|    -|
|Register         |        -|    -|     650|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     650|    501|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_412_p2         |         +|   0|  0|  11|           3|           1|
    |add_ln35_1_fu_366_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln35_fu_287_p2         |         +|   0|  0|  39|          32|           1|
    |level_out_value_fu_309_p2  |         +|   0|  0|  39|          32|          32|
    |out_data_value_fu_444_p2   |         +|   0|  0|  39|          32|          32|
    |ap_condition_140           |       and|   0|  0|   2|           1|           1|
    |ap_condition_152           |       and|   0|  0|   2|           1|           1|
    |ap_condition_385           |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_1_fu_422_p2      |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln18_fu_334_p2        |      icmp|   0|  0|  17|          31|           1|
    |ap_condition_132           |        or|   0|  0|   2|           1|           1|
    |ap_condition_187           |        or|   0|  0|   2|           1|           1|
    |shl_ln18_fu_402_p2         |       shl|   0|  0|   6|           1|           2|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 220|         201|         109|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                     Name                                     | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_level_out_017_31_phi_fu_110_p6                                     |  20|          4|   32|        128|
    |ap_phi_mux_level_out_value_1_phi_fu_76_p4                                     |  14|          3|   32|         96|
    |ap_phi_mux_out_data_0_35_phi_fu_219_p6                                        |  20|          4|   32|        128|
    |ap_phi_mux_reducer_circuit_adder_levels_buffer_value_1_0_loc_0_phi_fu_123_p4  |  14|          3|   32|         96|
    |ap_phi_mux_reducer_circuit_adder_levels_num_items_0_new_0_phi_fu_97_p6        |  14|          3|   32|         96|
    |ap_phi_mux_reducer_circuit_adder_levels_num_items_0_new_1_phi_fu_134_p4       |  14|          3|   32|         96|
    |ap_phi_mux_reducer_circuit_adder_levels_num_items_1_flag_1_phi_fu_191_p6      |  14|          3|    1|          3|
    |ap_phi_mux_reducer_circuit_adder_levels_num_items_1_flag_2_phi_fu_233_p4      |  14|          3|    1|          3|
    |ap_phi_mux_reducer_circuit_adder_levels_num_items_1_new_1_phi_fu_205_p6       |  14|          3|   32|         96|
    |ap_phi_mux_reducer_circuit_adder_levels_num_items_1_new_2_phi_fu_244_p4       |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_level_out_label_reg_84                                   |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_empty_reg_179                                            |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_level_out_118_32_reg_141                                 |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_out_data_value_1_reg_169                                 |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_flag_0_reg_156  |  14|          3|    1|          3|
    |ap_sig_allocacmp_out_data_label                                               |   9|          2|   32|         64|
    |ap_sig_allocacmp_reducer_circuit_adder_levels_buffer_value_0_1_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_reducer_circuit_adder_levels_num_items_0_load                |   9|          2|   32|         64|
    |ap_sig_allocacmp_reducer_circuit_adder_levels_num_items_1_load                |   9|          2|   32|         64|
    |ap_sig_allocacmp_reducer_circuit_adder_levels_valid_1_load                    |   9|          2|    1|          2|
    |level_out_value_1_reg_73                                                      |  14|          3|   32|         96|
    +------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                         | 281|         60|  548|       1579|
    +------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln35_reg_478                                                              |  32|   0|   32|          0|
    |ap_CS_fsm                                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_reg_179                                            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_level_out_118_32_reg_141                                 |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_level_out_label_reg_84                                   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_out_data_value_1_reg_169                                 |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_reducer_circuit_adder_levels_num_items_1_flag_0_reg_156  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_empty_reg_179                                            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_level_out_118_32_reg_141                                 |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_out_data_value_1_reg_169                                 |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_flag_0_reg_156  |   1|   0|    1|          0|
    |icmp_ln18_reg_499                                                             |   1|   0|    1|          0|
    |level_out_value_1_reg_73                                                      |  32|   0|   32|          0|
    |level_out_value_reg_484                                                       |  32|   0|   32|          0|
    |reducer_circuit_adder_levels_buffer_label_0_0                                 |  32|   0|   32|          0|
    |reducer_circuit_adder_levels_buffer_label_1_0                                 |  32|   0|   32|          0|
    |reducer_circuit_adder_levels_buffer_value_0_0                                 |  32|   0|   32|          0|
    |reducer_circuit_adder_levels_buffer_value_0_1                                 |  32|   0|   32|          0|
    |reducer_circuit_adder_levels_buffer_value_1_0                                 |  32|   0|   32|          0|
    |reducer_circuit_adder_levels_buffer_value_1_1                                 |  32|   0|   32|          0|
    |reducer_circuit_adder_levels_num_items_0                                      |  32|   0|   32|          0|
    |reducer_circuit_adder_levels_num_items_0_load_reg_466                         |  32|   0|   32|          0|
    |reducer_circuit_adder_levels_num_items_0_load_reg_466_pp0_iter1_reg           |  32|   0|   32|          0|
    |reducer_circuit_adder_levels_num_items_1                                      |  32|   0|   32|          0|
    |reducer_circuit_adder_levels_valid_0                                          |   1|   0|    1|          0|
    |reducer_circuit_adder_levels_valid_0_load_reg_503                             |   1|   0|    1|          0|
    |reducer_circuit_adder_levels_valid_1                                          |   1|   0|    1|          0|
    |trunc_ln34_1_reg_507                                                          |   1|   0|    1|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 650|   0|  650|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|                                     reduce|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|                                     reduce|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|                                     reduce|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|                                     reduce|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|                                     reduce|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|                                     reduce|  return value|
|out_r                                      |  out|   32|      ap_vld|                                      out_r|       pointer|
|out_r_ap_vld                               |  out|    1|      ap_vld|                                      out_r|       pointer|
|value_r                                    |   in|   32|     ap_none|                                    value_r|        scalar|
|label_r                                    |   in|   32|     ap_none|                                    label_r|        scalar|
|reducer_circuit_adder_levels_curr_level_1  |   in|    1|     ap_none|  reducer_circuit_adder_levels_curr_level_1|       pointer|
+-------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+

