[verilog]
include_paths = ["include", "tests/include", "src"]
defines = ["DEBUG"]

[option]
linter = true
