-- generated by newgenasym Tue Jul 12 19:05:38 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity cr2032_4_2 is
    port (    
	\+\:       INOUT  STD_LOGIC;    
	\-\:       INOUT  STD_LOGIC);
end cr2032_4_2;
