{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 17:53:41 2019 " "Info: Processing started: Fri Mar 01 17:53:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RV32IM -c RV32IM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RV32IM -c RV32IM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SEL\[1\] OUT\[4\] 24.565 ns Longest " "Info: Longest tpd from source pin \"SEL\[1\]\" to destination pin \"OUT\[4\]\" is 24.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns SEL\[1\] 1 PIN PIN_AD25 75 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_AD25; Fanout = 75; PIN Node = 'SEL\[1\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL[1] } "NODE_NAME" } } { "MUX32X1TEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1TEST.bdf" { { 576 104 272 592 "SEL\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.798 ns) + CELL(0.150 ns) 7.820 ns MUX32X1:inst\|Mux5~7 2 COMB LCCOMB_X53_Y33_N10 1 " "Info: 2: + IC(6.798 ns) + CELL(0.150 ns) = 7.820 ns; Loc. = LCCOMB_X53_Y33_N10; Fanout = 1; COMB Node = 'MUX32X1:inst\|Mux5~7'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "6.948 ns" { SEL[1] MUX32X1:inst|Mux5~7 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.194 ns) + CELL(0.150 ns) 11.164 ns MUX32X1:inst\|Mux5~8 3 COMB LCCOMB_X8_Y2_N16 1 " "Info: 3: + IC(3.194 ns) + CELL(0.150 ns) = 11.164 ns; Loc. = LCCOMB_X8_Y2_N16; Fanout = 1; COMB Node = 'MUX32X1:inst\|Mux5~8'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "3.344 ns" { MUX32X1:inst|Mux5~7 MUX32X1:inst|Mux5~8 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.780 ns) + CELL(0.271 ns) 16.215 ns MUX32X1:inst\|Mux5~9 4 COMB LCCOMB_X37_Y33_N10 1 " "Info: 4: + IC(4.780 ns) + CELL(0.271 ns) = 16.215 ns; Loc. = LCCOMB_X37_Y33_N10; Fanout = 1; COMB Node = 'MUX32X1:inst\|Mux5~9'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "5.051 ns" { MUX32X1:inst|Mux5~8 MUX32X1:inst|Mux5~9 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.467 ns) + CELL(0.420 ns) 21.102 ns MUX32X1:inst\|Mux5~20 5 COMB LCCOMB_X61_Y4_N20 1 " "Info: 5: + IC(4.467 ns) + CELL(0.420 ns) = 21.102 ns; Loc. = LCCOMB_X61_Y4_N20; Fanout = 1; COMB Node = 'MUX32X1:inst\|Mux5~20'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "4.887 ns" { MUX32X1:inst|Mux5~9 MUX32X1:inst|Mux5~20 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(2.808 ns) 24.565 ns OUT\[4\] 6 PIN PIN_AE22 0 " "Info: 6: + IC(0.655 ns) + CELL(2.808 ns) = 24.565 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'OUT\[4\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "3.463 ns" { MUX32X1:inst|Mux5~20 OUT[4] } "NODE_NAME" } } { "MUX32X1TEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1TEST.bdf" { { 64 512 688 80 "OUT\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.671 ns ( 19.01 % ) " "Info: Total cell delay = 4.671 ns ( 19.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.894 ns ( 80.99 % ) " "Info: Total interconnect delay = 19.894 ns ( 80.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "24.565 ns" { SEL[1] MUX32X1:inst|Mux5~7 MUX32X1:inst|Mux5~8 MUX32X1:inst|Mux5~9 MUX32X1:inst|Mux5~20 OUT[4] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "24.565 ns" { SEL[1] {} SEL[1]~combout {} MUX32X1:inst|Mux5~7 {} MUX32X1:inst|Mux5~8 {} MUX32X1:inst|Mux5~9 {} MUX32X1:inst|Mux5~20 {} OUT[4] {} } { 0.000ns 0.000ns 6.798ns 3.194ns 4.780ns 4.467ns 0.655ns } { 0.000ns 0.872ns 0.150ns 0.150ns 0.271ns 0.420ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 01 17:53:42 2019 " "Info: Processing ended: Fri Mar 01 17:53:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
