<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<HTML>
<HEAD>
   <TITLE>PCI Error Register 1 Bit Descriptions</TITLE>
   <!-- This file created by Carmen Wheatcroft - Workstation Doc Group-->
   <!-- Copyright (c) 1998 Digital Equipment Corporation-->
</HEAD>

<BODY TEXT="#000000" BGCOLOR="#FFFFFF">

<TABLE BORDER=1 >
<CAPTION><A NAME=""><STRONG>PCI Error Register 1 (PCI_ERR1)</STRONG></A></CAPTION>
<TR><TD COLSPAN=3>
Address: 87.4000.8840<BR>
The PCI_ERR1 register is used by the PYXIS to log PCI address &lt;31:0&gt; for the current DMA pertaining to an error condition logged in PCI_ERR0. This register is locked whenever the PYXIS detects an error. This register always captures DMA address&lt;31:0&gt;, even for a DMA DAC cycle. The most significant DMA address&lt;39:32&gt; can be obtained from the W_DAC register; DMA address&lt;63:40&gt; had to be 0 (zero) for the PYXIS to hit on the DAC cycle. 
<BR>
The register is unlocked when the error bits in the PYXIS_ERR CSR have all been cleared.  Contents of this register are unpredictable when not locked.<BR><BR>

The PCI_ERR1 register and some fields in PCI_ERR0 (WINDOW, DMA DAC, and DMA_CMD) hold information related to the following errors associated with the memory while the PYXIS is handling a DMA:

<UL>
<LI>Correctable ECC error (PYXIS_ERR&lt;0&gt;)
<LI>Uncorrectable ECC error (PYXIS_ERR&lt;l&gt;)
<LI>Access to nonexistent memory (PYXIS_ERR&lt;3&gt;)
<LI>Invalid Page Table entry (PYXIS_ERR&lt;9&gt;)
</UL>
</TD></TR>

<TR VALIGN=TOP><TD>DMA_ADDRESS<BR>&lt;31:0&gt;</TD><TD ALIGN=CENTER>&lt;31:0&gt;RO</TD>
<TD>Contains the DMA address &lt;31:0&gt;.</TD></TR>

</TABLE>

</BODY>
</HTML>
