// Seed: 2736345615
module module_0 (
    input id_0,
    input id_1,
    output logic id_2
    , id_4,
    output id_3
);
  logic id_5 = (id_1) || id_0 ? 1 : 1;
  assign id_5 = 1;
endmodule
