<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"Circuit testing" | Genetic Logic Lab</title><link>/tag/circuit-testing/</link><atom:link href="/tag/circuit-testing/index.xml" rel="self" type="application/rss+xml"/><description>"Circuit testing"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Wed, 01 Mar 2006 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"Circuit testing"</title><link>/tag/circuit-testing/</link></image><item><title>Verification of Timed Circuits with Failure-Directed Abstractions</title><link>/publication/verification-timed-circuits-haozheng-2006/</link><pubDate>Wed, 01 Mar 2006 00:00:00 +0000</pubDate><guid>/publication/verification-timed-circuits-haozheng-2006/</guid><description/></item><item><title>CMOS Analog MAP Decoder for (8,4) Hamming Code</title><link>/publication/cmos-analog-map-winstead-2004/</link><pubDate>Thu, 01 Jan 2004 00:00:00 +0000</pubDate><guid>/publication/cmos-analog-map-winstead-2004/</guid><description/></item><item><title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title><link>/publication/efficient-verification-hazardfreedom-nelson-2003/</link><pubDate>Sat, 01 Nov 2003 00:00:00 +0000</pubDate><guid>/publication/efficient-verification-hazardfreedom-nelson-2003/</guid><description/></item><item><title>Analog MAP Decoder for (8, 4) Hamming Code in Subthreshold CMOS</title><link>/publication/analog-map-decoder-winstead-2001-a/</link><pubDate>Fri, 01 Jun 2001 00:00:00 +0000</pubDate><guid>/publication/analog-map-decoder-winstead-2001-a/</guid><description/></item><item><title>Analog MAP Decoder for (8, 4) Hamming Code in Subthreshold CMOS</title><link>/publication/analog-map-decoder-winstead-2001/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/analog-map-decoder-winstead-2001/</guid><description/></item><item><title>An Asynchronous Instruction Length Decoder</title><link>/publication/asynchronous-instruction-length-stevens-2001/</link><pubDate>Thu, 01 Feb 2001 00:00:00 +0000</pubDate><guid>/publication/asynchronous-instruction-length-stevens-2001/</guid><description/></item><item><title>Timed Circuit Verification Using TEL Structures</title><link>/publication/timed-circuit-verification-belluomini-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/timed-circuit-verification-belluomini-2001/</guid><description/></item><item><title>RAPPID: An Asynchronous Instruction Length Decoder</title><link>/publication/rappid-asynchronous-instruction-rotem-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/rappid-asynchronous-instruction-rotem-1999/</guid><description/></item><item><title>Verification of Delayed-Reset Domino Circuits Using ATACS</title><link>/publication/verification-delayedreset-domino-belluomini-1999-a/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/verification-delayedreset-domino-belluomini-1999-a/</guid><description/></item><item><title>Verification of Delayed-Reset Domino Circuits Using ATACS</title><link>/publication/verification-delayedreset-domino-belluomini-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/verification-delayedreset-domino-belluomini-1999/</guid><description/></item><item><title>Verification of Delayed-Reset Domino Circuits Using ATACS</title><link>/publication/verification-delayedreset-domino-belluomini-1999-b/</link><pubDate>Mon, 01 Mar 1999 00:00:00 +0000</pubDate><guid>/publication/verification-delayedreset-domino-belluomini-1999-b/</guid><description/></item><item><title>Covering Conditions and Algorithms for the Synthesis of Speed-Independent Circuits</title><link>/publication/covering-conditions-algorithms-beerel-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>/publication/covering-conditions-algorithms-beerel-1998/</guid><description/></item></channel></rss>