#c0 constraints

set_property PACKAGE_PIN AG3      [get_ports "C0_LPDDR5X_bank700_701_dq[1]"] ;# Bank 700 VCCO -          - IO_L0P_H0O0P0_M0P0_700
set_property PACKAGE_PIN AF2      [get_ports "C0_LPDDR5X_bank700_701_dq[6]"] ;# Bank 700 VCCO -          - IO_L0N_H0O0P1_M0P1_700
set_property PACKAGE_PIN AE3      [get_ports "C0_LPDDR5X_bank700_701_rdqs_t[0]"] ;# Bank 700 VCCO -          - IO_L5P_XCC_H0O1P2_M0P10_700
set_property PACKAGE_PIN AE2      [get_ports "C0_LPDDR5X_bank700_701_rdqs_c[0]"] ;# Bank 700 VCCO -          - IO_L5N_XCC_H0O1P3_M0P11_700
set_property PACKAGE_PIN AG4      [get_ports "C0_LPDDR5X_bank700_701_dq[2]"] ;# Bank 700 VCCO -          - IO_L6P_H0O1P4_M0P12_700
set_property PACKAGE_PIN AH3      [get_ports "C0_LPDDR5X_bank700_701_dq[0]"] ;# Bank 700 VCCO -          - IO_L6N_H0O1P5_M0P13_700
set_property PACKAGE_PIN AF5      [get_ports "C0_LPDDR5X_bank700_701_ca[5]"] ;# Bank 700 VCCO -          - IO_L7P_H0O1P6_M0P14_700
set_property PACKAGE_PIN AF4      [get_ports "C0_LPDDR5X_bank700_701_ca[4]"] ;# Bank 700 VCCO -          - IO_L7N_H0O1P7_M0P15_700
set_property PACKAGE_PIN AE6      [get_ports "C0_LPDDR5X_bank700_701_dq[8]"] ;# Bank 700 VCCO -          - IO_L8P_H0O2P0_M0P16_700
set_property PACKAGE_PIN AE5      [get_ports "C0_LPDDR5X_bank700_701_dq[9]"] ;# Bank 700 VCCO -          - IO_L8N_H0O2P1_M0P17_700
set_property PACKAGE_PIN AH6      [get_ports "C0_LPDDR5X_bank700_701_wck_t[1]"] ;# Bank 700 VCCO -          - IO_L9P_XCC_H0O2P2_M0P18_700
set_property PACKAGE_PIN AH5      [get_ports "C0_LPDDR5X_bank700_701_wck_c[1]"] ;# Bank 700 VCCO -          - IO_L9N_XCC_H0O2P3_M0P19_700
set_property PACKAGE_PIN AC2      [get_ports "C0_LPDDR5X_bank700_701_wck_t[0]"] ;# Bank 700 VCCO -          - IO_L1P_XCC_H0O0P2_M0P2_700
set_property PACKAGE_PIN AF7      [get_ports "C0_LPDDR5X_bank700_701_dq[10]"] ;# Bank 700 VCCO -          - IO_L10P_H0O2P4_M0P20_700
set_property PACKAGE_PIN AG6      [get_ports "C0_LPDDR5X_bank700_701_dq[11]"] ;# Bank 700 VCCO -          - IO_L10N_H0O2P5_M0P21_700
set_property PACKAGE_PIN AD7      [get_ports "C0_LPDDR5X_bank700_701_dmi[1]"] ;# Bank 700 VCCO -          - IO_L11P_H0O2P6_M0P22_700
set_property PACKAGE_PIN AD6      [get_ports "C0_LPDDR5X_bank700_701_ca[3]"] ;# Bank 700 VCCO -          - IO_L11N_H0O2P7_M0P23_700
set_property PACKAGE_PIN AH8      [get_ports "C0_LPDDR5X_bank700_701_dq[14]"] ;# Bank 700 VCCO -          - IO_L12P_H0O3P0_M0P24_700
set_property PACKAGE_PIN AG7      [get_ports "C0_LPDDR5X_bank700_701_dq[15]"] ;# Bank 700 VCCO -          - IO_L12N_H0O3P1_M0P25_700
set_property PACKAGE_PIN AC8      [get_ports "C0_LPDDR5X_bank700_701_rdqs_t[1]"] ;# Bank 700 VCCO -          - IO_L13P_XCC_H0O3P2_M0P26_700
set_property PACKAGE_PIN AC7      [get_ports "C0_LPDDR5X_bank700_701_rdqs_c[1]"] ;# Bank 700 VCCO -          - IO_L13N_XCC_H0O3P3_M0P27_700
set_property PACKAGE_PIN AF10     [get_ports "C0_LPDDR5X_bank700_701_dq[13]"] ;# Bank 700 VCCO -          - IO_L14P_H0O3P4_M0P28_700
set_property PACKAGE_PIN AG10     [get_ports "C0_LPDDR5X_bank700_701_dq[12]"] ;# Bank 700 VCCO -          - IO_L14N_H0O3P5_M0P29_700
set_property PACKAGE_PIN AC1      [get_ports "C0_LPDDR5X_bank700_701_wck_c[0]"] ;# Bank 700 VCCO -          - IO_L1N_XCC_H0O0P3_M0P3_700
set_property PACKAGE_PIN AG9      [get_ports "C0_LPDDR5X_bank700_701_ca[2]"] ;# Bank 700 VCCO -          - IO_L15P_H0O3P6_M0P30_700
set_property PACKAGE_PIN AH9      [get_ports "C0_LPDDR5X_bank700_701_ca[1]"] ;# Bank 700 VCCO -          - IO_L15N_H0O3P7_M0P31_700
set_property PACKAGE_PIN AD1      [get_ports "C0_LPDDR5X_bank700_701_dq[7]"] ;# Bank 700 VCCO -          - IO_L2P_H0O0P4_M0P4_700
set_property PACKAGE_PIN AE1      [get_ports "C0_LPDDR5X_bank700_701_dq[3]"] ;# Bank 700 VCCO -          - IO_L2N_H0O0P5_M0P5_700
set_property PACKAGE_PIN AF1      [get_ports "C0_LPDDR5X_bank700_701_dmi[0]"] ;# Bank 700 VCCO -          - IO_L3P_GC_H0O0P6_M0P6_700
set_property PACKAGE_PIN AG1      [get_ports "C0_LPDDR5X_bank700_701_ca[6]"] ;# Bank 700 VCCO -          - IO_L3N_GC_H0O0P7_M0P7_700
set_property PACKAGE_PIN AD4      [get_ports "C0_LPDDR5X_bank700_701_dq[4]"] ;# Bank 700 VCCO -          - IO_L4P_H0O1P0_M0P8_700
set_property PACKAGE_PIN AD3      [get_ports "C0_LPDDR5X_bank700_701_dq[5]"] ;# Bank 700 VCCO -          - IO_L4N_H0O1P1_M0P9_700
set_property PACKAGE_PIN AL11     [get_ports "C0_LPDDR5X_bank700_701_dq[28]"] ;# Bank 701 VCCO -          - IO_L16P_H1O0P0_M0P32_701
set_property PACKAGE_PIN AM11     [get_ports "C0_LPDDR5X_bank700_701_dq[29]"] ;# Bank 701 VCCO -          - IO_L16N_H1O0P1_M0P33_701
set_property PACKAGE_PIN AM10     [get_ports "C0_LPDDR5X_bank700_701_rdqs_t[3]"] ;# Bank 701 VCCO -          - IO_L17P_XCC_H1O0P2_M0P34_701
set_property PACKAGE_PIN AL9      [get_ports "C0_LPDDR5X_bank700_701_rdqs_c[3]"] ;# Bank 701 VCCO -          - IO_L17N_XCC_H1O0P3_M0P35_701
set_property PACKAGE_PIN AJ10     [get_ports "C0_LPDDR5X_bank700_701_dq[24]"] ;# Bank 701 VCCO -          - IO_L18P_H1O0P4_M0P36_701
set_property PACKAGE_PIN AK10     [get_ports "C0_LPDDR5X_bank700_701_dq[25]"] ;# Bank 701 VCCO -          - IO_L18N_H1O0P5_M0P37_701
set_property PACKAGE_PIN AK9      [get_ports "C0_LPDDR5X_bank700_701_cs[0]"] ;# Bank 701 VCCO -          - IO_L19P_GC_H1O0P6_M0P38_701
set_property PACKAGE_PIN AL8      [get_ports "C0_LPDDR5X_bank700_701_cs[1]"] ;# Bank 701 VCCO -          - IO_L19N_GC_H1O0P7_M0P39_701
set_property PACKAGE_PIN AJ8      [get_ports "C0_LPDDR5X_bank700_701_dq[26]"] ;# Bank 701 VCCO -          - IO_L20P_H1O1P0_M0P40_701
set_property PACKAGE_PIN AJ7      [get_ports "C0_LPDDR5X_bank700_701_dq[27]"] ;# Bank 701 VCCO -          - IO_L20N_H1O1P1_M0P41_701
set_property PACKAGE_PIN AM8      [get_ports "C0_LPDDR5X_bank700_701_wck_t[3]"] ;# Bank 701 VCCO -          - IO_L21P_XCC_H1O1P2_M0P42_701
set_property PACKAGE_PIN AM7      [get_ports "C0_LPDDR5X_bank700_701_wck_c[3]"] ;# Bank 701 VCCO -          - IO_L21N_XCC_H1O1P3_M0P43_701
set_property PACKAGE_PIN AK7      [get_ports "C0_LPDDR5X_bank700_701_dq[31]"] ;# Bank 701 VCCO -          - IO_L22P_H1O1P4_M0P44_701
set_property PACKAGE_PIN AK6      [get_ports "C0_LPDDR5X_bank700_701_dq[30]"] ;# Bank 701 VCCO -          - IO_L22N_H1O1P5_M0P45_701
set_property PACKAGE_PIN AJ5      [get_ports "C0_LPDDR5X_bank700_701_dmi[3]"] ;# Bank 701 VCCO -          - IO_L23P_H1O1P6_M0P46_701
set_property PACKAGE_PIN AJ4      [get_ports "C0_LPDDR5X_bank700_701_reset_n[0]"] ;# Bank 701 VCCO -          - IO_L23N_H1O1P7_M0P47_701
set_property PACKAGE_PIN AM5      [get_ports "C0_LPDDR5X_bank700_701_dq[20]"] ;# Bank 701 VCCO -          - IO_L24P_H1O2P0_M0P48_701
set_property PACKAGE_PIN AM4      [get_ports "C0_LPDDR5X_bank700_701_dq[21]"] ;# Bank 701 VCCO -          - IO_L24N_H1O2P1_M0P49_701
set_property PACKAGE_PIN AL6      [get_ports "C0_LPDDR5X_bank700_701_rdqs_t[2]"] ;# Bank 701 VCCO -          - IO_L25P_XCC_H1O2P2_M0P50_701
set_property PACKAGE_PIN AL5      [get_ports "C0_LPDDR5X_bank700_701_rdqs_c[2]"] ;# Bank 701 VCCO -          - IO_L25N_XCC_H1O2P3_M0P51_701
set_property PACKAGE_PIN AH2      [get_ports "C0_LPDDR5X_bank700_701_dq[22]"] ;# Bank 701 VCCO -          - IO_L26P_H1O2P4_M0P52_701
set_property PACKAGE_PIN AH1      [get_ports "C0_LPDDR5X_bank700_701_dq[23]"] ;# Bank 701 VCCO -          - IO_L26N_H1O2P5_M0P53_701
set_property PACKAGE_PIN AJ2      [get_ports "C0_LPDDR5X_bank700_701_dmi[2]"] ;# Bank 701 VCCO -          - IO_L27P_H1O2P6_M0P54_701
set_property PACKAGE_PIN AJ1      [get_ports "C0_LPDDR5X_bank700_701_ca[0]"] ;# Bank 701 VCCO -          - IO_L27N_H1O2P7_M0P55_701
set_property PACKAGE_PIN AK1      [get_ports "C0_LPDDR5X_bank700_701_dq[16]"] ;# Bank 701 VCCO -          - IO_L28P_H1O3P0_M0P56_701
set_property PACKAGE_PIN AL1      [get_ports "C0_LPDDR5X_bank700_701_dq[19]"] ;# Bank 701 VCCO -          - IO_L28N_H1O3P1_M0P57_701
set_property PACKAGE_PIN AK4      [get_ports "C0_LPDDR5X_bank700_701_wck_t[2]"] ;# Bank 701 VCCO -          - IO_L29P_XCC_H1O3P2_M0P58_701
set_property PACKAGE_PIN AK3      [get_ports "C0_LPDDR5X_bank700_701_wck_c[2]"] ;# Bank 701 VCCO -          - IO_L29N_XCC_H1O3P3_M0P59_701
set_property PACKAGE_PIN AL3      [get_ports "C0_LPDDR5X_bank700_701_dq[18]"] ;# Bank 701 VCCO -          - IO_L30P_H1O3P4_M0P60_701
set_property PACKAGE_PIN AL2      [get_ports "C0_LPDDR5X_bank700_701_dq[17]"] ;# Bank 701 VCCO -          - IO_L30N_H1O3P5_M0P61_701
set_property PACKAGE_PIN AM2      [get_ports "C0_LPDDR5X_bank700_701_ck_t[0]"] ;# Bank 701 VCCO -          - IO_L31P_H1O3P6_M0P62_701
set_property PACKAGE_PIN AM1      [get_ports "C0_LPDDR5X_bank700_701_ck_c[0]"] ;# Bank 701 VCCO -          - IO_L31N_H1O3P7_M0P63_701
set_property PACKAGE_PIN AP3      [get_ports "C0_C1_LPDDR5X_sys_clk_clk_p"] ;# Bank 702 - IO_L3P_GC_H0O0P6_M0P70_702
set_property PACKAGE_PIN AP2      [get_ports "C0_C1_LPDDR5X_sys_clk_clk_n"] ;# Bank 702 - IO_L3N_GC_H0O0P7_M0P71_702

# set_property IOSTANDARD  LVDS12     [get_ports "*_LPDDR5X_sys_clk*"] ;
# set_property IOSTANDARD  LVCMOS10   [get_ports "*_LPDDR5X_bank700_701_reset_n*"] ;
# set_property IOSTANDARD  LVCMOS10   [get_ports "*_LPDDR5X_bank700_701_cs*"] ;
# set_property IOSTANDARD  LVSTL05_10 [get_ports "*_LPDDR5X_bank700_701_dq*"] ;
# set_property IOSTANDARD  LVSTL05_10 [get_ports "*_LPDDR5X_bank700_701_ca*"] ;
# set_property IOSTANDARD  LVSTL05_10 [get_ports "*_LPDDR5X_bank700_701_dmi*"] ;
# set_property IOSTANDARD  DIFF_LVSTL05_10 [get_ports "*_LPDDR5X_bank700_701_rdqs*"] ;
# set_property IOSTANDARD  DIFF_LVSTL05_10 [get_ports "*_LPDDR5X_bank700_701_wck*"] ;
# set_property IOSTANDARD  DIFF_LVSTL05_10 [get_ports "*_LPDDR5X_bank700_701_ck*"] ;


#c1 constraints

set_property PACKAGE_PIN AW13     [get_ports "C1_LPDDR5X_bank703_704_dq[15]"] ;# Bank 703 VCCO -          - IO_L16P_H1O0P0_M1P96_703
set_property PACKAGE_PIN AW12     [get_ports "C1_LPDDR5X_bank703_704_dq[8]"] ;# Bank 703 VCCO -          - IO_L16N_H1O0P1_M1P97_703
set_property PACKAGE_PIN AU12     [get_ports "C1_LPDDR5X_bank703_704_rdqs_t[1]"] ;# Bank 703 VCCO -          - IO_L17P_XCC_H1O0P2_M1P98_703
set_property PACKAGE_PIN AU11     [get_ports "C1_LPDDR5X_bank703_704_rdqs_c[1]"] ;# Bank 703 VCCO -          - IO_L17N_XCC_H1O0P3_M1P99_703
set_property PACKAGE_PIN AV11     [get_ports "C1_LPDDR5X_bank703_704_dq[14]"] ;# Bank 703 VCCO -          - IO_L18P_H1O0P4_M1P100_703
set_property PACKAGE_PIN AV10     [get_ports "C1_LPDDR5X_bank703_704_dq[10]"] ;# Bank 703 VCCO -          - IO_L18N_H1O0P5_M1P101_703
set_property PACKAGE_PIN AW10     [get_ports "C1_LPDDR5X_bank703_704_ca[2]"] ;# Bank 703 VCCO -          - IO_L19P_GC_H1O0P6_M1P102_703
set_property PACKAGE_PIN AW9      [get_ports "C1_LPDDR5X_bank703_704_ca[1]"] ;# Bank 703 VCCO -          - IO_L19N_GC_H1O0P7_M1P103_703
set_property PACKAGE_PIN AU9      [get_ports "C1_LPDDR5X_bank703_704_dq[13]"] ;# Bank 703 VCCO -          - IO_L20P_H1O1P0_M1P104_703
set_property PACKAGE_PIN AU8      [get_ports "C1_LPDDR5X_bank703_704_dq[12]"] ;# Bank 703 VCCO -          - IO_L20N_H1O1P1_M1P105_703
set_property PACKAGE_PIN AV8      [get_ports "C1_LPDDR5X_bank703_704_wck_t[1]"] ;# Bank 703 VCCO -          - IO_L21P_XCC_H1O1P2_M1P106_703
set_property PACKAGE_PIN AV7      [get_ports "C1_LPDDR5X_bank703_704_wck_c[1]"] ;# Bank 703 VCCO -          - IO_L21N_XCC_H1O1P3_M1P107_703
set_property PACKAGE_PIN AW7      [get_ports "C1_LPDDR5X_bank703_704_dq[9]"] ;# Bank 703 VCCO -          - IO_L22P_H1O1P4_M1P108_703
set_property PACKAGE_PIN AW6      [get_ports "C1_LPDDR5X_bank703_704_dq[11]"] ;# Bank 703 VCCO -          - IO_L22N_H1O1P5_M1P109_703
set_property PACKAGE_PIN AU6      [get_ports "C1_LPDDR5X_bank703_704_dmi[1]"] ;# Bank 703 VCCO -          - IO_L23P_H1O1P6_M1P110_703
set_property PACKAGE_PIN AU5      [get_ports "C1_LPDDR5X_bank703_704_ca[3]"] ;# Bank 703 VCCO -          - IO_L23N_H1O1P7_M1P111_703
set_property PACKAGE_PIN AY5      [get_ports "C1_LPDDR5X_bank703_704_dq[7]"] ;# Bank 703 VCCO -          - IO_L24P_H1O2P0_M1P112_703
set_property PACKAGE_PIN AW4      [get_ports "C1_LPDDR5X_bank703_704_dq[6]"] ;# Bank 703 VCCO -          - IO_L24N_H1O2P1_M1P113_703
set_property PACKAGE_PIN AV5      [get_ports "C1_LPDDR5X_bank703_704_rdqs_t[0]"] ;# Bank 703 VCCO -          - IO_L25P_XCC_H1O2P2_M1P114_703
set_property PACKAGE_PIN AV4      [get_ports "C1_LPDDR5X_bank703_704_rdqs_c[0]"] ;# Bank 703 VCCO -          - IO_L25N_XCC_H1O2P3_M1P115_703
set_property PACKAGE_PIN AW3      [get_ports "C1_LPDDR5X_bank703_704_dq[4]"] ;# Bank 703 VCCO -          - IO_L26P_H1O2P4_M1P116_703
set_property PACKAGE_PIN AY3      [get_ports "C1_LPDDR5X_bank703_704_dq[5]"] ;# Bank 703 VCCO -          - IO_L26N_H1O2P5_M1P117_703
set_property PACKAGE_PIN AU2      [get_ports "C1_LPDDR5X_bank703_704_ca[5]"] ;# Bank 703 VCCO -          - IO_L27P_H1O2P6_M1P118_703
set_property PACKAGE_PIN AV2      [get_ports "C1_LPDDR5X_bank703_704_ca[4]"] ;# Bank 703 VCCO -          - IO_L27N_H1O2P7_M1P119_703
set_property PACKAGE_PIN AT3      [get_ports "C1_LPDDR5X_bank703_704_dq[0]"] ;# Bank 703 VCCO -          - IO_L28P_H1O3P0_M1P120_703
set_property PACKAGE_PIN AU3      [get_ports "C1_LPDDR5X_bank703_704_dq[2]"] ;# Bank 703 VCCO -          - IO_L28N_H1O3P1_M1P121_703
set_property PACKAGE_PIN AY2      [get_ports "C1_LPDDR5X_bank703_704_wck_t[0]"] ;# Bank 703 VCCO -          - IO_L29P_XCC_H1O3P2_M1P122_703
set_property PACKAGE_PIN AY1      [get_ports "C1_LPDDR5X_bank703_704_wck_c[0]"] ;# Bank 703 VCCO -          - IO_L29N_XCC_H1O3P3_M1P123_703
set_property PACKAGE_PIN AV1      [get_ports "C1_LPDDR5X_bank703_704_dq[1]"] ;# Bank 703 VCCO -          - IO_L30P_H1O3P4_M1P124_703
set_property PACKAGE_PIN AW1      [get_ports "C1_LPDDR5X_bank703_704_dq[3]"] ;# Bank 703 VCCO -          - IO_L30N_H1O3P5_M1P125_703
set_property PACKAGE_PIN AT1      [get_ports "C1_LPDDR5X_bank703_704_dmi[0]"] ;# Bank 703 VCCO -          - IO_L31P_H1O3P6_M1P126_703
set_property PACKAGE_PIN AU1      [get_ports "C1_LPDDR5X_bank703_704_ca[6]"] ;# Bank 703 VCCO -          - IO_L31N_H1O3P7_M1P127_703
set_property PACKAGE_PIN BA1      [get_ports "C1_LPDDR5X_bank703_704_dq[19]"] ;# Bank 704 VCCO -          - IO_L0P_H0O0P0_M1P128_704
set_property PACKAGE_PIN BB1      [get_ports "C1_LPDDR5X_bank703_704_dq[17]"] ;# Bank 704 VCCO -          - IO_L0N_H0O0P1_M1P129_704
set_property PACKAGE_PIN BC6      [get_ports "C1_LPDDR5X_bank703_704_rdqs_t[2]"] ;# Bank 704 VCCO -          - IO_L5P_XCC_H0O1P2_M1P138_704
set_property PACKAGE_PIN BC5      [get_ports "C1_LPDDR5X_bank703_704_rdqs_c[2]"] ;# Bank 704 VCCO -          - IO_L5N_XCC_H0O1P3_M1P139_704
set_property PACKAGE_PIN BB7      [get_ports "C1_LPDDR5X_bank703_704_dq[21]"] ;# Bank 704 VCCO -          - IO_L6P_H0O1P4_M1P140_704
set_property PACKAGE_PIN BB6      [get_ports "C1_LPDDR5X_bank703_704_dq[20]"] ;# Bank 704 VCCO -          - IO_L6N_H0O1P5_M1P141_704
set_property PACKAGE_PIN BC9      [get_ports "C1_LPDDR5X_bank703_704_dmi[2]"] ;# Bank 704 VCCO -          - IO_L7P_H0O1P6_M1P142_704
set_property PACKAGE_PIN BC8      [get_ports "C1_LPDDR5X_bank703_704_reset_n[0]"] ;# Bank 704 VCCO -          - IO_L7N_H0O1P7_M1P143_704
set_property PACKAGE_PIN BA8      [get_ports "C1_LPDDR5X_bank703_704_dq[25]"] ;# Bank 704 VCCO -          - IO_L8P_H0O2P0_M1P144_704
set_property PACKAGE_PIN BA7      [get_ports "C1_LPDDR5X_bank703_704_dq[26]"] ;# Bank 704 VCCO -          - IO_L8N_H0O2P1_M1P145_704
set_property PACKAGE_PIN AY9      [get_ports "C1_LPDDR5X_bank703_704_wck_t[3]"] ;# Bank 704 VCCO -          - IO_L9P_XCC_H0O2P2_M1P146_704
set_property PACKAGE_PIN AY8      [get_ports "C1_LPDDR5X_bank703_704_wck_c[3]"] ;# Bank 704 VCCO -          - IO_L9N_XCC_H0O2P3_M1P147_704
set_property PACKAGE_PIN BC2      [get_ports "C1_LPDDR5X_bank703_704_wck_t[2]"] ;# Bank 704 VCCO -          - IO_L1P_XCC_H0O0P2_M1P130_704
set_property PACKAGE_PIN BB10     [get_ports "C1_LPDDR5X_bank703_704_dq[31]"] ;# Bank 704 VCCO -          - IO_L10P_H0O2P4_M1P148_704
set_property PACKAGE_PIN BB9      [get_ports "C1_LPDDR5X_bank703_704_dq[27]"] ;# Bank 704 VCCO -          - IO_L10N_H0O2P5_M1P149_704
set_property PACKAGE_PIN BA11     [get_ports "C1_LPDDR5X_bank703_704_dmi[3]"] ;# Bank 704 VCCO -          - IO_L11P_H0O2P6_M1P150_704
set_property PACKAGE_PIN BA10     [get_ports "C1_LPDDR5X_bank703_704_ca[0]"] ;# Bank 704 VCCO -          - IO_L11N_H0O2P7_M1P151_704
set_property PACKAGE_PIN AY12     [get_ports "C1_LPDDR5X_bank703_704_dq[28]"] ;# Bank 704 VCCO -          - IO_L12P_H0O3P0_M1P152_704
set_property PACKAGE_PIN AY11     [get_ports "C1_LPDDR5X_bank703_704_dq[24]"] ;# Bank 704 VCCO -          - IO_L12N_H0O3P1_M1P153_704
set_property PACKAGE_PIN BA13     [get_ports "C1_LPDDR5X_bank703_704_rdqs_t[3]"] ;# Bank 704 VCCO -          - IO_L13P_XCC_H0O3P2_M1P154_704
set_property PACKAGE_PIN BB13     [get_ports "C1_LPDDR5X_bank703_704_rdqs_c[3]"] ;# Bank 704 VCCO -          - IO_L13N_XCC_H0O3P3_M1P155_704
set_property PACKAGE_PIN BB12     [get_ports "C1_LPDDR5X_bank703_704_dq[29]"] ;# Bank 704 VCCO -          - IO_L14P_H0O3P4_M1P156_704
set_property PACKAGE_PIN BC11     [get_ports "C1_LPDDR5X_bank703_704_dq[30]"] ;# Bank 704 VCCO -          - IO_L14N_H0O3P5_M1P157_704
set_property PACKAGE_PIN BC1      [get_ports "C1_LPDDR5X_bank703_704_wck_c[2]"] ;# Bank 704 VCCO -          - IO_L1N_XCC_H0O0P3_M1P131_704
set_property PACKAGE_PIN AY14     [get_ports "C1_LPDDR5X_bank703_704_ck_t[0]"] ;# Bank 704 VCCO -          - IO_L15P_H0O3P6_M1P158_704
set_property PACKAGE_PIN BA14     [get_ports "C1_LPDDR5X_bank703_704_ck_c[0]"] ;# Bank 704 VCCO -          - IO_L15N_H0O3P7_M1P159_704
set_property PACKAGE_PIN BB3      [get_ports "C1_LPDDR5X_bank703_704_dq[16]"] ;# Bank 704 VCCO -          - IO_L2P_H0O0P4_M1P132_704
set_property PACKAGE_PIN BA2      [get_ports "C1_LPDDR5X_bank703_704_dq[18]"] ;# Bank 704 VCCO -          - IO_L2N_H0O0P5_M1P133_704
set_property PACKAGE_PIN AY6      [get_ports "C1_LPDDR5X_bank703_704_cs[0]"] ;# Bank 704 VCCO -          - IO_L3P_GC_H0O0P6_M1P134_704
set_property PACKAGE_PIN BA5      [get_ports "C1_LPDDR5X_bank703_704_cs[1]"] ;# Bank 704 VCCO -          - IO_L3N_GC_H0O0P7_M1P135_704
set_property PACKAGE_PIN BA4      [get_ports "C1_LPDDR5X_bank703_704_dq[23]"] ;# Bank 704 VCCO -          - IO_L4P_H0O1P0_M1P136_704
set_property PACKAGE_PIN BB4      [get_ports "C1_LPDDR5X_bank703_704_dq[22]"] ;# Bank 704 VCCO -          - IO_L4N_H0O1P1_M1P137_704
# set_property PACKAGE_PIN AP3      [get_ports "C0_C1_LPDDR5X_sys_clk_clk_p"] ;# Bank 702 - IO_L3P_GC_H0O0P6_M0P70_702
# set_property PACKAGE_PIN AP2      [get_ports "C0_C1_LPDDR5X_sys_clk_clk_n"] ;# Bank 702 - IO_L3N_GC_H0O0P7_M0P71_702

# set_property IOSTANDARD  LVDS12     [get_ports "*_LPDDR5X_sys_clk*"] ;
# set_property IOSTANDARD  LVCMOS10   [get_ports "*_LPDDR5X_bank703_704_reset_n*"] ;
# set_property IOSTANDARD  LVCMOS10   [get_ports "*_LPDDR5X_bank703_704_cs*"] ;
# set_property IOSTANDARD  LVSTL05_10 [get_ports "*_LPDDR5X_bank703_704_dq*"] ;
# set_property IOSTANDARD  LVSTL05_10 [get_ports "*_LPDDR5X_bank703_704_ca*"] ;
# set_property IOSTANDARD  LVSTL05_10 [get_ports "*_LPDDR5X_bank703_704_dmi*"] ;
# set_property IOSTANDARD  DIFF_LVSTL05_10 [get_ports "*_LPDDR5X_bank703_704_rdqs*"] ;
# set_property IOSTANDARD  DIFF_LVSTL05_10 [get_ports "*_LPDDR5X_bank703_704_wck*"] ;
# set_property IOSTANDARD  DIFF_LVSTL05_10 [get_ports "*_LPDDR5X_bank703_704_ck*"] ;


#c2 constraints

set_property PACKAGE_PIN BA22     [get_ports "C2_LPDDR5X_sys_clk_clk_p"];# Bank 707 VCCO - VADJ_FMC - IO_L19P_GC_H1O0P6_707
set_property PACKAGE_PIN BA23     [get_ports "C2_LPDDR5X_sys_clk_clk_n"];# Bank 707 VCCO - VADJ_FMC - IO_L19N_GC_H1O0P7_707

set_property PACKAGE_PIN BF25     [get_ports "C2_LPDDR5X_bank708_709_dq[28]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L0P_H0O0P0_708
set_property PACKAGE_PIN BF26     [get_ports "C2_LPDDR5X_bank708_709_dq[29]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L0N_H0O0P1_708
set_property PACKAGE_PIN BE25     [get_ports "C2_LPDDR5X_bank708_709_wck_t[3]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L5P_XCC_H0O1P2_708
set_property PACKAGE_PIN BF24     [get_ports "C2_LPDDR5X_bank708_709_wck_c[3]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L5N_XCC_H0O1P3_708
set_property PACKAGE_PIN BC26     [get_ports "C2_LPDDR5X_bank708_709_dq[26]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L6P_H0O1P4_708
set_property PACKAGE_PIN BD26     [get_ports "C2_LPDDR5X_bank708_709_dq[27]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L6N_H0O1P5_708
set_property PACKAGE_PIN BB28     [get_ports "C2_LPDDR5X_bank708_709_dmi[3]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L7P_H0O1P6_708
set_property PACKAGE_PIN BC27     [get_ports "C2_LPDDR5X_bank708_709_reset_n[0]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L7N_H0O1P7_708
set_property PACKAGE_PIN BA26     [get_ports "C2_LPDDR5X_bank708_709_dq[20]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L8P_H0O2P0_708
set_property PACKAGE_PIN BB27     [get_ports "C2_LPDDR5X_bank708_709_dq[21]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L8N_H0O2P1_708
set_property PACKAGE_PIN AW30     [get_ports "C2_LPDDR5X_bank708_709_rdqs_t[2]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L9P_XCC_H0O2P2_708
set_property PACKAGE_PIN AY30     [get_ports "C2_LPDDR5X_bank708_709_rdqs_c[2]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L9N_XCC_H0O2P3_708
set_property PACKAGE_PIN BE27     [get_ports "C2_LPDDR5X_bank708_709_rdqs_t[3]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L1P_XCC_H0O0P2_708
set_property PACKAGE_PIN AY29     [get_ports "C2_LPDDR5X_bank708_709_dq[22]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L10P_H0O2P4_708
set_property PACKAGE_PIN BA28     [get_ports "C2_LPDDR5X_bank708_709_dq[23]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L10N_H0O2P5_708
set_property PACKAGE_PIN AW27     [get_ports "C2_LPDDR5X_bank708_709_dmi[2]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L11P_H0O2P6_708
set_property PACKAGE_PIN AY27     [get_ports "C2_LPDDR5X_bank708_709_ca[0]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L11N_H0O2P7_708
set_property PACKAGE_PIN AU24     [get_ports "C2_LPDDR5X_bank708_709_dq[16]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L12P_H0O3P0_708
set_property PACKAGE_PIN AV25     [get_ports "C2_LPDDR5X_bank708_709_dq[17]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L12N_H0O3P1_708
set_property PACKAGE_PIN AY26     [get_ports "C2_LPDDR5X_bank708_709_wck_t[2]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L13P_XCC_H0O3P2_708
set_property PACKAGE_PIN BA25     [get_ports "C2_LPDDR5X_bank708_709_wck_c[2]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L13N_XCC_H0O3P3_708
set_property PACKAGE_PIN AT28     [get_ports "C2_LPDDR5X_bank708_709_dq[18]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L14P_H0O3P4_708
set_property PACKAGE_PIN AU27     [get_ports "C2_LPDDR5X_bank708_709_dq[19]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L14N_H0O3P5_708
set_property PACKAGE_PIN BF27     [get_ports "C2_LPDDR5X_bank708_709_rdqs_c[3]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L1N_XCC_H0O0P3_708
set_property PACKAGE_PIN AT24     [get_ports "C2_LPDDR5X_bank708_709_ck_t[0]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L15P_H0O3P6_708
set_property PACKAGE_PIN AT25     [get_ports "C2_LPDDR5X_bank708_709_ck_c[0]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L15N_H0O3P7_708
set_property PACKAGE_PIN BF28     [get_ports "C2_LPDDR5X_bank708_709_dq[30]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L2P_H0O0P4_708
set_property PACKAGE_PIN BF29     [get_ports "C2_LPDDR5X_bank708_709_dq[31]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L2N_H0O0P5_708
set_property PACKAGE_PIN BD28     [get_ports "C2_LPDDR5X_bank708_709_cs[0]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L3P_GC_H0O0P6_708
set_property PACKAGE_PIN BE28     [get_ports "C2_LPDDR5X_bank708_709_cs[1]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L3N_GC_H0O0P7_708
set_property PACKAGE_PIN BC29     [get_ports "C2_LPDDR5X_bank708_709_dq[24]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L4P_H0O1P0_708
set_property PACKAGE_PIN BD29     [get_ports "C2_LPDDR5X_bank708_709_dq[25]"] ;# Bank 708 VCCO - VCCO_7XX_LP5 - IO_L4N_H0O1P1_708
set_property PACKAGE_PIN AT31     [get_ports "C2_LPDDR5X_bank708_709_dq[0]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L16P_H1O0P0_709
set_property PACKAGE_PIN AU30     [get_ports "C2_LPDDR5X_bank708_709_dq[1]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L16N_H1O0P1_709
set_property PACKAGE_PIN AT33     [get_ports "C2_LPDDR5X_bank708_709_wck_t[0]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L17P_XCC_H1O0P2_709
set_property PACKAGE_PIN AT34     [get_ports "C2_LPDDR5X_bank708_709_wck_c[0]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L17N_XCC_H1O0P3_709
set_property PACKAGE_PIN AU33     [get_ports "C2_LPDDR5X_bank708_709_dq[2]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L18P_H1O0P4_709
set_property PACKAGE_PIN AV34     [get_ports "C2_LPDDR5X_bank708_709_dq[3]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L18N_H1O0P5_709
set_property PACKAGE_PIN BA31     [get_ports "C2_LPDDR5X_bank708_709_dmi[0]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L19P_GC_H1O0P6_709
set_property PACKAGE_PIN BA32     [get_ports "C2_LPDDR5X_bank708_709_ca[6]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L19N_GC_H1O0P7_709
set_property PACKAGE_PIN AY32     [get_ports "C2_LPDDR5X_bank708_709_dq[4]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L20P_H1O1P0_709
set_property PACKAGE_PIN AY33     [get_ports "C2_LPDDR5X_bank708_709_dq[5]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L20N_H1O1P1_709
set_property PACKAGE_PIN BC32     [get_ports "C2_LPDDR5X_bank708_709_rdqs_t[0]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L21P_XCC_H1O1P2_709
set_property PACKAGE_PIN BD32     [get_ports "C2_LPDDR5X_bank708_709_rdqs_c[0]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L21N_XCC_H1O1P3_709
set_property PACKAGE_PIN BA29     [get_ports "C2_LPDDR5X_bank708_709_dq[6]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L22P_H1O1P4_709
set_property PACKAGE_PIN BB30     [get_ports "C2_LPDDR5X_bank708_709_dq[7]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L22N_H1O1P5_709
set_property PACKAGE_PIN BB31     [get_ports "C2_LPDDR5X_bank708_709_ca[5]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L23P_H1O1P6_709
set_property PACKAGE_PIN BC30     [get_ports "C2_LPDDR5X_bank708_709_ca[4]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L23N_H1O1P7_709
set_property PACKAGE_PIN BB33     [get_ports "C2_LPDDR5X_bank708_709_dq[8]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L24P_H1O2P0_709
set_property PACKAGE_PIN BC33     [get_ports "C2_LPDDR5X_bank708_709_dq[9]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L24N_H1O2P1_709
set_property PACKAGE_PIN BE30     [get_ports "C2_LPDDR5X_bank708_709_wck_t[1]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L25P_XCC_H1O2P2_709
set_property PACKAGE_PIN BF30     [get_ports "C2_LPDDR5X_bank708_709_wck_c[1]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L25N_XCC_H1O2P3_709
set_property PACKAGE_PIN BD31     [get_ports "C2_LPDDR5X_bank708_709_dq[10]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L26P_H1O2P4_709
set_property PACKAGE_PIN BE31     [get_ports "C2_LPDDR5X_bank708_709_dq[11]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L26N_H1O2P5_709
set_property PACKAGE_PIN BF34     [get_ports "C2_LPDDR5X_bank708_709_dmi[1]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L27P_H1O2P6_709
set_property PACKAGE_PIN BF35     [get_ports "C2_LPDDR5X_bank708_709_ca[3]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L27N_H1O2P7_709
set_property PACKAGE_PIN BE33     [get_ports "C2_LPDDR5X_bank708_709_dq[12]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L28P_H1O3P0_709
set_property PACKAGE_PIN BF33     [get_ports "C2_LPDDR5X_bank708_709_dq[13]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L28N_H1O3P1_709
set_property PACKAGE_PIN BD34     [get_ports "C2_LPDDR5X_bank708_709_rdqs_t[1]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L29P_XCC_H1O3P2_709
set_property PACKAGE_PIN BE34     [get_ports "C2_LPDDR5X_bank708_709_rdqs_c[1]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L29N_XCC_H1O3P3_709
set_property PACKAGE_PIN BC35     [get_ports "C2_LPDDR5X_bank708_709_dq[14]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L30P_H1O3P4_709
set_property PACKAGE_PIN BD35     [get_ports "C2_LPDDR5X_bank708_709_dq[15]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L30N_H1O3P5_709
set_property PACKAGE_PIN BF31     [get_ports "C2_LPDDR5X_bank708_709_ca[2]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L31P_H1O3P6_709
set_property PACKAGE_PIN BF32     [get_ports "C2_LPDDR5X_bank708_709_ca[1]"] ;# Bank 709 VCCO - VCCO_7XX_LP5 - IO_L31N_H1O3P7_709


# set_property IOSTANDARD  LVDS12     [get_ports "*_LPDDR5X_sys_clk*"] ;
# set_property IOSTANDARD  LVCMOS10   [get_ports "*_LPDDR5X_bank708_709_reset_n*"] ;
# set_property IOSTANDARD  LVCMOS10   [get_ports "*_LPDDR5X_bank708_709_cs*"] ;
# set_property IOSTANDARD  LVSTL05_10 [get_ports "*_LPDDR5X_bank708_709_dq*"] ;
# set_property IOSTANDARD  LVSTL05_10 [get_ports "*_LPDDR5X_bank708_709_ca*"] ;
# set_property IOSTANDARD  LVSTL05_10 [get_ports "*_LPDDR5X_bank708_709_dmi*"] ;
# set_property IOSTANDARD  DIFF_LVSTL05_10 [get_ports "*_LPDDR5X_bank708_709_rdqs*"] ;
# set_property IOSTANDARD  DIFF_LVSTL05_10 [get_ports "*_LPDDR5X_bank708_709_wck*"] ;
# set_property IOSTANDARD  DIFF_LVSTL05_10 [get_ports "*_LPDDR5X_bank708_709_ck*"] ;

#c3 constraints 

set_property PACKAGE_PIN AV46     [get_ports "C3_C4_LPDDR5X_sys_clk_clk_p[0]"] ;# Bank 712 VCCO - VADJ_FMC - IO_L3P_GC_H0O0P6_M2P70_712
set_property PACKAGE_PIN AU46     [get_ports "C3_C4_LPDDR5X_sys_clk_clk_n[0]"] ;# Bank 712 VCCO - VADJ_FMC - IO_L3N_GC_H0O0P7_M2P71_712
set_property PACKAGE_PIN BF44     [get_ports "C3_LPDDR5X_bank710_711_dq[2]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L0P_H0O0P0_M2P0_710
set_property PACKAGE_PIN BE45     [get_ports "C3_LPDDR5X_bank710_711_dq[0]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L0N_H0O0P1_M2P1_710
set_property PACKAGE_PIN BF43     [get_ports "C3_LPDDR5X_bank710_711_rdqs_t[0]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L5P_XCC_H0O1P2_M2P10_710
set_property PACKAGE_PIN BE43     [get_ports "C3_LPDDR5X_bank710_711_rdqs_c[0]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L5N_XCC_H0O1P3_M2P11_710
set_property PACKAGE_PIN BD40     [get_ports "C3_LPDDR5X_bank710_711_dq[7]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L6P_H0O1P4_M2P12_710
set_property PACKAGE_PIN BD41     [get_ports "C3_LPDDR5X_bank710_711_dq[6]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L6N_H0O1P5_M2P13_710
set_property PACKAGE_PIN BF42     [get_ports "C3_LPDDR5X_bank710_711_ca[5]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L7P_H0O1P6_M2P14_710
set_property PACKAGE_PIN BE42     [get_ports "C3_LPDDR5X_bank710_711_ca[4]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L7N_H0O1P7_M2P15_710
set_property PACKAGE_PIN BF40     [get_ports "C3_LPDDR5X_bank710_711_dq[14]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L8P_H0O2P0_M2P16_710
set_property PACKAGE_PIN BF41     [get_ports "C3_LPDDR5X_bank710_711_dq[9]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L8N_H0O2P1_M2P17_710
set_property PACKAGE_PIN BE39     [get_ports "C3_LPDDR5X_bank710_711_wck_t[1]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L9P_XCC_H0O2P2_M2P18_710
set_property PACKAGE_PIN BE40     [get_ports "C3_LPDDR5X_bank710_711_wck_c[1]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L9N_XCC_H0O2P3_M2P19_710
set_property PACKAGE_PIN BD44     [get_ports "C3_LPDDR5X_bank710_711_wck_t[0]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L1P_XCC_H0O0P2_M2P2_710
set_property PACKAGE_PIN BD37     [get_ports "C3_LPDDR5X_bank710_711_dq[15]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L10P_H0O2P4_M2P20_710
set_property PACKAGE_PIN BD38     [get_ports "C3_LPDDR5X_bank710_711_dq[12]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L10N_H0O2P5_M2P21_710
set_property PACKAGE_PIN BF38     [get_ports "C3_LPDDR5X_bank710_711_dmi[1]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L11P_H0O2P6_M2P22_710
set_property PACKAGE_PIN BF39     [get_ports "C3_LPDDR5X_bank710_711_ca[3]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L11N_H0O2P7_M2P23_710
set_property PACKAGE_PIN BB37     [get_ports "C3_LPDDR5X_bank710_711_dq[11]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L12P_H0O3P0_M2P24_710
set_property PACKAGE_PIN BC38     [get_ports "C3_LPDDR5X_bank710_711_dq[13]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L12N_H0O3P1_M2P25_710
set_property PACKAGE_PIN BC36     [get_ports "C3_LPDDR5X_bank710_711_rdqs_t[1]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L13P_XCC_H0O3P2_M2P26_710
set_property PACKAGE_PIN BB36     [get_ports "C3_LPDDR5X_bank710_711_rdqs_c[1]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L13N_XCC_H0O3P3_M2P27_710
set_property PACKAGE_PIN BF36     [get_ports "C3_LPDDR5X_bank710_711_dq[10]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L14P_H0O3P4_M2P28_710
set_property PACKAGE_PIN BF37     [get_ports "C3_LPDDR5X_bank710_711_dq[8]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L14N_H0O3P5_M2P29_710
set_property PACKAGE_PIN BC45     [get_ports "C3_LPDDR5X_bank710_711_wck_c[0]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L1N_XCC_H0O0P3_M2P3_710
set_property PACKAGE_PIN BE36     [get_ports "C3_LPDDR5X_bank710_711_ca[2]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L15P_H0O3P6_M2P30_710
set_property PACKAGE_PIN BE37     [get_ports "C3_LPDDR5X_bank710_711_ca[1]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L15N_H0O3P7_M2P31_710
set_property PACKAGE_PIN BD46     [get_ports "C3_LPDDR5X_bank710_711_dq[3]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L2P_H0O0P4_M2P4_710
set_property PACKAGE_PIN BC46     [get_ports "C3_LPDDR5X_bank710_711_dq[1]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L2N_H0O0P5_M2P5_710
set_property PACKAGE_PIN BB45     [get_ports "C3_LPDDR5X_bank710_711_dmi[0]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L3P_GC_H0O0P6_M2P6_710
set_property PACKAGE_PIN BB46     [get_ports "C3_LPDDR5X_bank710_711_ca[6]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L3N_GC_H0O0P7_M2P7_710
set_property PACKAGE_PIN BD43     [get_ports "C3_LPDDR5X_bank710_711_dq[5]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L4P_H0O1P0_M2P8_710
set_property PACKAGE_PIN BC44     [get_ports "C3_LPDDR5X_bank710_711_dq[4]"] ;# Bank 710 VCCO - VCCO_7XX_LP5 - IO_L4N_H0O1P1_M2P9_710
set_property PACKAGE_PIN BB34     [get_ports "C3_LPDDR5X_bank710_711_dq[31]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L16P_H1O0P0_M2P32_711
set_property PACKAGE_PIN BA34     [get_ports "C3_LPDDR5X_bank710_711_dq[29]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L16N_H1O0P1_M2P33_711
set_property PACKAGE_PIN BA35     [get_ports "C3_LPDDR5X_bank710_711_rdqs_t[3]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L17P_XCC_H1O0P2_M2P34_711
set_property PACKAGE_PIN AY35     [get_ports "C3_LPDDR5X_bank710_711_rdqs_c[3]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L17N_XCC_H1O0P3_M2P35_711
set_property PACKAGE_PIN AY36     [get_ports "C3_LPDDR5X_bank710_711_dq[28]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L18P_H1O0P4_M2P36_711
set_property PACKAGE_PIN BA37     [get_ports "C3_LPDDR5X_bank710_711_dq[30]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L18N_H1O0P5_M2P37_711
set_property PACKAGE_PIN BA38     [get_ports "C3_LPDDR5X_bank710_711_cs[0]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L19P_GC_H1O0P6_M2P38_711
set_property PACKAGE_PIN AY38     [get_ports "C3_LPDDR5X_bank710_711_cs[1]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L19N_GC_H1O0P7_M2P39_711
set_property PACKAGE_PIN AY39     [get_ports "C3_LPDDR5X_bank710_711_dq[24]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L20P_H1O1P0_M2P40_711
set_property PACKAGE_PIN AW39     [get_ports "C3_LPDDR5X_bank710_711_dq[25]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L20N_H1O1P1_M2P41_711
set_property PACKAGE_PIN BC39     [get_ports "C3_LPDDR5X_bank710_711_wck_t[3]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L21P_XCC_H1O1P2_M2P42_711
set_property PACKAGE_PIN BB39     [get_ports "C3_LPDDR5X_bank710_711_wck_c[3]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L21N_XCC_H1O1P3_M2P43_711
set_property PACKAGE_PIN AW40     [get_ports "C3_LPDDR5X_bank710_711_dq[26]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L22P_H1O1P4_M2P44_711
set_property PACKAGE_PIN AY41     [get_ports "C3_LPDDR5X_bank710_711_dq[27]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L22N_H1O1P5_M2P45_711
set_property PACKAGE_PIN BB40     [get_ports "C3_LPDDR5X_bank710_711_dmi[3]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L23P_H1O1P6_M2P46_711
set_property PACKAGE_PIN BA40     [get_ports "C3_LPDDR5X_bank710_711_reset_n[0]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L23N_H1O1P7_M2P47_711
set_property PACKAGE_PIN BB42     [get_ports "C3_LPDDR5X_bank710_711_dq[20]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L24P_H1O2P0_M2P48_711
set_property PACKAGE_PIN BA43     [get_ports "C3_LPDDR5X_bank710_711_dq[21]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L24N_H1O2P1_M2P49_711
set_property PACKAGE_PIN BA41     [get_ports "C3_LPDDR5X_bank710_711_rdqs_t[2]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L25P_XCC_H1O2P2_M2P50_711
set_property PACKAGE_PIN AY42     [get_ports "C3_LPDDR5X_bank710_711_rdqs_c[2]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L25N_XCC_H1O2P3_M2P51_711
set_property PACKAGE_PIN AW42     [get_ports "C3_LPDDR5X_bank710_711_dq[22]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L26P_H1O2P4_M2P52_711
set_property PACKAGE_PIN AW43     [get_ports "C3_LPDDR5X_bank710_711_dq[19]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L26N_H1O2P5_M2P53_711
set_property PACKAGE_PIN AY45     [get_ports "C3_LPDDR5X_bank710_711_dmi[2]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L27P_H1O2P6_M2P54_711
set_property PACKAGE_PIN AW46     [get_ports "C3_LPDDR5X_bank710_711_ca[0]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L27N_H1O2P7_M2P55_711
set_property PACKAGE_PIN AY44     [get_ports "C3_LPDDR5X_bank710_711_dq[16]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L28P_H1O3P0_M2P56_711
set_property PACKAGE_PIN AW45     [get_ports "C3_LPDDR5X_bank710_711_dq[17]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L28N_H1O3P1_M2P57_711
set_property PACKAGE_PIN BB43     [get_ports "C3_LPDDR5X_bank710_711_wck_t[2]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L29P_XCC_H1O3P2_M2P58_711
set_property PACKAGE_PIN BA44     [get_ports "C3_LPDDR5X_bank710_711_wck_c[2]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L29N_XCC_H1O3P3_M2P59_711
set_property PACKAGE_PIN BA46     [get_ports "C3_LPDDR5X_bank710_711_dq[18]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L30P_H1O3P4_M2P60_711
set_property PACKAGE_PIN AY46     [get_ports "C3_LPDDR5X_bank710_711_dq[23]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L30N_H1O3P5_M2P61_711
set_property PACKAGE_PIN BC41     [get_ports "C3_LPDDR5X_bank710_711_ck_t[0]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L31P_H1O3P6_M2P62_711
set_property PACKAGE_PIN BC42     [get_ports "C3_LPDDR5X_bank710_711_ck_c[0]"] ;# Bank 711 VCCO - VCCO_7XX_LP5 - IO_L31N_H1O3P7_M2P63_711

# set_property IOSTANDARD  LVDS12     [get_ports "*_LPDDR5X_sys_clk*"] ;
# set_property IOSTANDARD  LVCMOS10   [get_ports "*_LPDDR5X_bank710_711_reset_n*"] ;
# set_property IOSTANDARD  LVCMOS10   [get_ports "*_LPDDR5X_bank710_711_cs*"] ;
# set_property IOSTANDARD  LVSTL05_10 [get_ports "*_LPDDR5X_bank710_711_dq*"] ;
# set_property IOSTANDARD  LVSTL05_10 [get_ports "*_LPDDR5X_bank710_711_ca*"] ;
# set_property IOSTANDARD  LVSTL05_10 [get_ports "*_LPDDR5X_bank710_711_dmi*"] ;
# set_property IOSTANDARD  DIFF_LVSTL05_10 [get_ports "*_LPDDR5X_bank710_711_rdqs*"] ;
# set_property IOSTANDARD  DIFF_LVSTL05_10 [get_ports "*_LPDDR5X_bank710_711_wck*"] ;
# set_property IOSTANDARD  DIFF_LVSTL05_10 [get_ports "*_LPDDR5X_bank710_711_ck*"] ;


#c4 constraints

# set_property PACKAGE_PIN AV46     [get_ports "C3_C4_LPDDR5X_sys_clk_clk_p[0]"] ;# Bank 712 VCCO - VADJ_FMC - IO_L3P_GC_H0O0P6_M2P70_712
# set_property PACKAGE_PIN AU46     [get_ports "C3_C4_LPDDR5X_sys_clk_clk_n[0]"] ;# Bank 712 VCCO - VADJ_FMC - IO_L3N_GC_H0O0P7_M2P71_712
set_property PACKAGE_PIN AK45     [get_ports "C4_LPDDR5X_bank714_715_dq[24]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L0P_H0O0P0_M3P128_714
set_property PACKAGE_PIN AK46     [get_ports "C4_LPDDR5X_bank714_715_dq[27]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L0N_H0O0P1_M3P129_714
set_property PACKAGE_PIN AK42     [get_ports "C4_LPDDR5X_bank714_715_wck_t[3]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L5P_XCC_H0O1P2_M3P138_714
set_property PACKAGE_PIN AK43     [get_ports "C4_LPDDR5X_bank714_715_wck_c[3]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L5N_XCC_H0O1P3_M3P139_714
set_property PACKAGE_PIN AG42     [get_ports "C4_LPDDR5X_bank714_715_dq[30]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L6P_H0O1P4_M3P140_714
set_property PACKAGE_PIN AG43     [get_ports "C4_LPDDR5X_bank714_715_dq[29]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L6N_H0O1P5_M3P141_714
set_property PACKAGE_PIN AH41     [get_ports "C4_LPDDR5X_bank714_715_dmi[3]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L7P_H0O1P6_M3P142_714
set_property PACKAGE_PIN AH42     [get_ports "C4_LPDDR5X_bank714_715_reset_n[0]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L7N_H0O1P7_M3P143_714
set_property PACKAGE_PIN AJ40     [get_ports "C4_LPDDR5X_bank714_715_dq[21]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L8P_H0O2P0_M3P144_714
set_property PACKAGE_PIN AJ41     [get_ports "C4_LPDDR5X_bank714_715_dq[20]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L8N_H0O2P1_M3P145_714
set_property PACKAGE_PIN AK39     [get_ports "C4_LPDDR5X_bank714_715_rdqs_t[2]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L9P_XCC_H0O2P2_M3P146_714
set_property PACKAGE_PIN AK40     [get_ports "C4_LPDDR5X_bank714_715_rdqs_c[2]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L9N_XCC_H0O2P3_M3P147_714
set_property PACKAGE_PIN AJ46     [get_ports "C4_LPDDR5X_bank714_715_rdqs_t[3]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L1P_XCC_H0O0P2_M3P130_714
set_property PACKAGE_PIN AG39     [get_ports "C4_LPDDR5X_bank714_715_dq[22]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L10P_H0O2P4_M3P148_714
set_property PACKAGE_PIN AG40     [get_ports "C4_LPDDR5X_bank714_715_dq[23]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L10N_H0O2P5_M3P149_714
set_property PACKAGE_PIN AH38     [get_ports "C4_LPDDR5X_bank714_715_dmi[2]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L11P_H0O2P6_M3P150_714
set_property PACKAGE_PIN AH39     [get_ports "C4_LPDDR5X_bank714_715_ca[0]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L11N_H0O2P7_M3P151_714
set_property PACKAGE_PIN AJ37     [get_ports "C4_LPDDR5X_bank714_715_dq[17]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L12P_H0O3P0_M3P152_714
set_property PACKAGE_PIN AJ38     [get_ports "C4_LPDDR5X_bank714_715_dq[19]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L12N_H0O3P1_M3P153_714
set_property PACKAGE_PIN AG37     [get_ports "C4_LPDDR5X_bank714_715_wck_t[2]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L13P_XCC_H0O3P2_M3P154_714
set_property PACKAGE_PIN AF37     [get_ports "C4_LPDDR5X_bank714_715_wck_c[2]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L13N_XCC_H0O3P3_M3P155_714
set_property PACKAGE_PIN AH36     [get_ports "C4_LPDDR5X_bank714_715_dq[18]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L14P_H0O3P4_M3P156_714
set_property PACKAGE_PIN AG36     [get_ports "C4_LPDDR5X_bank714_715_dq[16]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L14N_H0O3P5_M3P157_714
set_property PACKAGE_PIN AH46     [get_ports "C4_LPDDR5X_bank714_715_rdqs_c[3]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L1N_XCC_H0O0P3_M3P131_714
set_property PACKAGE_PIN AK36     [get_ports "C4_LPDDR5X_bank714_715_ck_t[0]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L15P_H0O3P6_M3P158_714
set_property PACKAGE_PIN AK37     [get_ports "C4_LPDDR5X_bank714_715_ck_c[0]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L15N_H0O3P7_M3P159_714
set_property PACKAGE_PIN AG45     [get_ports "C4_LPDDR5X_bank714_715_dq[28]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L2P_H0O0P4_M3P132_714
set_property PACKAGE_PIN AG46     [get_ports "C4_LPDDR5X_bank714_715_dq[31]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L2N_H0O0P5_M3P133_714
set_property PACKAGE_PIN AH44     [get_ports "C4_LPDDR5X_bank714_715_cs[0]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L3P_GC_H0O0P6_M3P134_714
set_property PACKAGE_PIN AH45     [get_ports "C4_LPDDR5X_bank714_715_cs[1]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L3N_GC_H0O0P7_M3P135_714
set_property PACKAGE_PIN AJ43     [get_ports "C4_LPDDR5X_bank714_715_dq[25]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L4P_H0O1P0_M3P136_714
set_property PACKAGE_PIN AJ44     [get_ports "C4_LPDDR5X_bank714_715_dq[26]"] ;# Bank 714 VCCO - VCCO_7XX_LP5 - IO_L4N_H0O1P1_M3P137_714
set_property PACKAGE_PIN AE36     [get_ports "C4_LPDDR5X_bank714_715_dq[7]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L16P_H1O0P0_M3P160_715
set_property PACKAGE_PIN AD36     [get_ports "C4_LPDDR5X_bank714_715_dq[6]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L16N_H1O0P1_M3P161_715
set_property PACKAGE_PIN AD37     [get_ports "C4_LPDDR5X_bank714_715_wck_t[0]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L17P_XCC_H1O0P2_M3P162_715
set_property PACKAGE_PIN AC37     [get_ports "C4_LPDDR5X_bank714_715_wck_c[0]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L17N_XCC_H1O0P3_M3P163_715
set_property PACKAGE_PIN AF38     [get_ports "C4_LPDDR5X_bank714_715_dq[2]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L18P_H1O0P4_M3P164_715
set_property PACKAGE_PIN AE38     [get_ports "C4_LPDDR5X_bank714_715_dq[1]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L18N_H1O0P5_M3P165_715
set_property PACKAGE_PIN AE39     [get_ports "C4_LPDDR5X_bank714_715_dmi[0]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L19P_GC_H1O0P6_M3P166_715
set_property PACKAGE_PIN AD39     [get_ports "C4_LPDDR5X_bank714_715_ca[6]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L19N_GC_H1O0P7_M3P167_715
set_property PACKAGE_PIN AC38     [get_ports "C4_LPDDR5X_bank714_715_dq[5]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L20P_H1O1P0_M3P168_715
set_property PACKAGE_PIN AB38     [get_ports "C4_LPDDR5X_bank714_715_dq[4]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L20N_H1O1P1_M3P169_715
set_property PACKAGE_PIN AD40     [get_ports "C4_LPDDR5X_bank714_715_rdqs_t[0]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L21P_XCC_H1O1P2_M3P170_715
set_property PACKAGE_PIN AC40     [get_ports "C4_LPDDR5X_bank714_715_rdqs_c[0]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L21N_XCC_H1O1P3_M3P171_715
set_property PACKAGE_PIN AF40     [get_ports "C4_LPDDR5X_bank714_715_dq[3]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L22P_H1O1P4_M3P172_715
set_property PACKAGE_PIN AF41     [get_ports "C4_LPDDR5X_bank714_715_dq[0]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L22N_H1O1P5_M3P173_715
set_property PACKAGE_PIN AE41     [get_ports "C4_LPDDR5X_bank714_715_ca[5]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L23P_H1O1P6_M3P174_715
set_property PACKAGE_PIN AE42     [get_ports "C4_LPDDR5X_bank714_715_ca[4]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L23N_H1O1P7_M3P175_715
set_property PACKAGE_PIN AC41     [get_ports "C4_LPDDR5X_bank714_715_dq[10]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L24P_H1O2P0_M3P176_715
set_property PACKAGE_PIN AB41     [get_ports "C4_LPDDR5X_bank714_715_dq[8]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L24N_H1O2P1_M3P177_715
set_property PACKAGE_PIN AF43     [get_ports "C4_LPDDR5X_bank714_715_wck_t[1]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L25P_XCC_H1O2P2_M3P178_715
set_property PACKAGE_PIN AF44     [get_ports "C4_LPDDR5X_bank714_715_wck_c[1]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L25N_XCC_H1O2P3_M3P179_715
set_property PACKAGE_PIN AD42     [get_ports "C4_LPDDR5X_bank714_715_dq[15]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L26P_H1O2P4_M3P180_715
set_property PACKAGE_PIN AD43     [get_ports "C4_LPDDR5X_bank714_715_dq[9]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L26N_H1O2P5_M3P181_715
set_property PACKAGE_PIN AC43     [get_ports "C4_LPDDR5X_bank714_715_dmi[1]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L27P_H1O2P6_M3P182_715
set_property PACKAGE_PIN AC44     [get_ports "C4_LPDDR5X_bank714_715_ca[3]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L27N_H1O2P7_M3P183_715
set_property PACKAGE_PIN AE44     [get_ports "C4_LPDDR5X_bank714_715_dq[14]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L28P_H1O3P0_M3P184_715
set_property PACKAGE_PIN AE45     [get_ports "C4_LPDDR5X_bank714_715_dq[12]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L28N_H1O3P1_M3P185_715
set_property PACKAGE_PIN AD45     [get_ports "C4_LPDDR5X_bank714_715_rdqs_t[1]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L29P_XCC_H1O3P2_M3P186_715
set_property PACKAGE_PIN AD46     [get_ports "C4_LPDDR5X_bank714_715_rdqs_c[1]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L29N_XCC_H1O3P3_M3P187_715
set_property PACKAGE_PIN AC46     [get_ports "C4_LPDDR5X_bank714_715_dq[13]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L30P_H1O3P4_M3P188_715
set_property PACKAGE_PIN AB46     [get_ports "C4_LPDDR5X_bank714_715_dq[11]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L30N_H1O3P5_M3P189_715
set_property PACKAGE_PIN AF46     [get_ports "C4_LPDDR5X_bank714_715_ca[2]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L31P_H1O3P6_M3P190_715
set_property PACKAGE_PIN AE46     [get_ports "C4_LPDDR5X_bank714_715_ca[1]"] ;# Bank 715 VCCO - VCCO_7XX_LP5 - IO_L31N_H1O3P7_M3P191_715

# set_property IOSTANDARD  LVDS12     [get_ports "*_LPDDR5X_sys_clk*"] ;
# set_property IOSTANDARD  LVCMOS10   [get_ports "*_LPDDR5X_bank714_715_reset_n*"] ;
# set_property IOSTANDARD  LVCMOS10   [get_ports "*_LPDDR5X_bank714_715_cs*"] ;
# set_property IOSTANDARD  LVSTL05_10 [get_ports "*_LPDDR5X_bank714_715_dq*"] ;
# set_property IOSTANDARD  LVSTL05_10 [get_ports "*_LPDDR5X_bank714_715_ca*"] ;
# set_property IOSTANDARD  LVSTL05_10 [get_ports "*_LPDDR5X_bank714_715_dmi*"] ;
# set_property IOSTANDARD  DIFF_LVSTL05_10 [get_ports "*_LPDDR5X_bank714_715_rdqs*"] ;
# set_property IOSTANDARD  DIFF_LVSTL05_10 [get_ports "*_LPDDR5X_bank714_715_wck*"] ;
# set_property IOSTANDARD  DIFF_LVSTL05_10 [get_ports "*_LPDDR5X_bank714_715_ck*"] ;

set_property CTLE_EQ CTLE_EQ_LEVEL7 [get_ports {C0_C1_LPDDR5X_sys_clk_clk_p C0_C1_LPDDR5X_sys_clk_clk_n}]
set_property IOSTANDARD LVDS12 [get_ports [list {C0_C1_LPDDR5X_sys_clk_clk_p}]]
set_property IOSTANDARD LVDS12 [get_ports [list {C0_C1_LPDDR5X_sys_clk_clk_n}]]
set_property PULLTYPE OFF [get_ports C0_C1_LPDDR5X_sys_clk_clk_p]

set_property CTLE_EQ CTLE_EQ_LEVEL7 [get_ports {C2_LPDDR5X_sys_clk_clk_p C2_LPDDR5X_sys_clk_clk_n}]
set_property IOSTANDARD LVDS12 [get_ports [list {C2_LPDDR5X_sys_clk_clk_p}]]
set_property IOSTANDARD LVDS12 [get_ports [list {C2_LPDDR5X_sys_clk_clk_n}]]
set_property PULLTYPE OFF [get_ports C2_LPDDR5X_sys_clk_clk_p]

set_property CTLE_EQ CTLE_EQ_LEVEL7 [get_ports {C3_C4_LPDDR5X_sys_clk_clk_p C3_C4_LPDDR5X_sys_clk_clk_n}]
set_property IOSTANDARD LVDS12 [get_ports [list {C3_C4_LPDDR5X_sys_clk_clk_p}]]
set_property IOSTANDARD LVDS12 [get_ports [list {C3_C4_LPDDR5X_sys_clk_clk_n}]]
set_property PULLTYPE OFF [get_ports C3_C4_LPDDR5X_sys_clk_clk_p]

##################PL constrs###################################################

#set_property PACKAGE_PIN BF10 [get_ports {gpio_led_tri_o[0]}]
#set_property PACKAGE_PIN BF18 [get_ports {gpio_led_tri_o[1]}]
#set_property PACKAGE_PIN BF15 [get_ports {gpio_led_tri_o[2]}]
#set_property PACKAGE_PIN BF16 [get_ports {gpio_led_tri_o[3]}]
#set_property IOSTANDARD LVCMOS12 [get_ports {gpio_led_tri_o[3]}]
#set_property IOSTANDARD LVCMOS12 [get_ports {gpio_led_tri_o[2]}]
#set_property IOSTANDARD LVCMOS12 [get_ports {gpio_led_tri_o[1]}]
#set_property IOSTANDARD LVCMOS12 [get_ports {gpio_led_tri_o[0]}]
#set_property IOSTANDARD LVCMOS12 [get_ports {gpio_pb_tri_i[1]}]
#set_property IOSTANDARD LVCMOS12 [get_ports {gpio_pb_tri_i[0]}]
#set_property PACKAGE_PIN BF9 [get_ports {gpio_pb_tri_i[0]}]
#set_property PACKAGE_PIN BE18 [get_ports {gpio_pb_tri_i[1]}]

