
---

## ğŸ§  Features

- ğŸ¢ Supports 4 floors: A, B, C, D
- ğŸ›ï¸ FSM-based design using `case` and `parameter` states
- â¬†ï¸â¬‡ï¸ Direction output (`dir`) to indicate up/down motion
- ğŸ§ª Testbench to simulate real-time floor requests
- ğŸ§¼ Clean, synthesizable RTL following industry best practices

---

## ğŸ§ª Testbench Overview (`tb/tb_elevator.v`)

This testbench verifies the functionality of the elevator FSM by simulating:

- **Clock Generator**: 10ns period (50 MHz)
- **Reset Pulse**: FSM resets to floor A
- **Floor Requests**: Inputs simulated in sequence â†’ `B â†’ D â†’ A â†’ C`
- **Monitoring**: `$monitor` used to track outputs in terminal
- **Simulation Delay**: Each request held for 200ns

ğŸ“¤ Run using ModelSim, Vivado, or Icarus Verilog with:

```bash
iverilog -o elevator_tb src/elevator.v tb/tb_elevator.v
vvp elevator_tb
