
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 2.05

==========================================================================
finish report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 2.95 fmax = 339.32

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.29 source latency shift_reg_debug[1]$_DFFE_PN0P_/CLK ^
  -0.29 target latency sda_internal$_DFFE_PN1P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out[6]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net61 (net)
                  0.05    0.00    0.72 ^ input19/A (sky130_fd_sc_hd__buf_2)
     1    0.00    0.03    0.09    0.81 ^ input19/X (sky130_fd_sc_hd__buf_2)
                                         net18 (net)
                  0.03    0.00    0.81 ^ place61/A (sky130_fd_sc_hd__buf_4)
    39    0.18    0.49    0.41    1.22 ^ place61/X (sky130_fd_sc_hd__buf_4)
                                         net60 (net)
                  0.49    0.01    1.23 ^ data_out[6]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.23   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.04    0.08    0.16    0.29 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.08    0.00    0.29 ^ data_out[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.29   clock reconvergence pessimism
                          0.45    0.74   library removal time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.23   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: scl_internal$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: scl_internal$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.04    0.08    0.16    0.29 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.29 ^ scl_internal$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
     2    0.01    0.03    0.37    0.66 v scl_internal$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_2)
                                         net38 (net)
                  0.03    0.00    0.66 v _359_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.04    0.05    0.71 ^ _359_/Y (sky130_fd_sc_hd__nand2_1)
                                         _130_ (net)
                  0.04    0.00    0.71 ^ _362_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.03    0.05    0.76 v _362_/Y (sky130_fd_sc_hd__nand2_1)
                                         _044_ (net)
                  0.03    0.00    0.76 v scl_internal$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_2)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.04    0.08    0.16    0.29 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.29 ^ scl_internal$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.00    0.29   clock reconvergence pessimism
                          0.00    0.29   library hold time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: divider_counter[5]$_DFF_PN1_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net61 (net)
                  0.05    0.00    0.72 ^ input19/A (sky130_fd_sc_hd__buf_2)
     1    0.00    0.03    0.09    0.81 ^ input19/X (sky130_fd_sc_hd__buf_2)
                                         net18 (net)
                  0.03    0.00    0.81 ^ place61/A (sky130_fd_sc_hd__buf_4)
    39    0.18    0.49    0.41    1.22 ^ place61/X (sky130_fd_sc_hd__buf_4)
                                         net60 (net)
                  0.49    0.02    1.24 ^ divider_counter[5]$_DFF_PN1_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  1.24   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.04    0.08    0.16    5.29 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    5.29 ^ divider_counter[5]$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.00    5.29   clock reconvergence pessimism
                          0.10    5.39   library recovery time
                                  5.39   data required time
-----------------------------------------------------------------------------
                                  5.39   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                  4.15   slack (MET)


Startpoint: state[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter_debug[2]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.07    0.16    0.28 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.29 ^ state[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
    26    0.09    0.80    0.86    1.15 ^ state[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net49 (net)
                  0.80    0.01    1.16 ^ _323_/C_N (sky130_fd_sc_hd__nor4bb_1)
     7    0.02    0.96    0.92    2.08 ^ _323_/Y (sky130_fd_sc_hd__nor4bb_1)
                                         _110_ (net)
                  0.96    0.00    2.08 ^ _324_/C (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.14    0.16    2.24 v _324_/Y (sky130_fd_sc_hd__nand3_1)
                                         _111_ (net)
                  0.14    0.00    2.24 v _328_/C (sky130_fd_sc_hd__nand4_1)
     7    0.03    0.33    0.32    2.56 ^ _328_/Y (sky130_fd_sc_hd__nand4_1)
                                         _115_ (net)
                  0.33    0.00    2.56 ^ _329_/C1 (sky130_fd_sc_hd__a221o_1)
     3    0.02    0.17    0.26    2.82 ^ _329_/X (sky130_fd_sc_hd__a221o_1)
                                         _116_ (net)
                  0.17    0.00    2.82 ^ _334_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.35    3.17 v _334_/X (sky130_fd_sc_hd__mux2_2)
                                         _030_ (net)
                  0.05    0.00    3.17 v bit_counter_debug[2]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_2)
                                  3.17   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.04    0.08    0.16    5.29 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.08    0.00    5.29 ^ bit_counter_debug[2]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.00    5.29   clock reconvergence pessimism
                         -0.07    5.23   library setup time
                                  5.23   data required time
-----------------------------------------------------------------------------
                                  5.23   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  2.05   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: divider_counter[5]$_DFF_PN1_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net61 (net)
                  0.05    0.00    0.72 ^ input19/A (sky130_fd_sc_hd__buf_2)
     1    0.00    0.03    0.09    0.81 ^ input19/X (sky130_fd_sc_hd__buf_2)
                                         net18 (net)
                  0.03    0.00    0.81 ^ place61/A (sky130_fd_sc_hd__buf_4)
    39    0.18    0.49    0.41    1.22 ^ place61/X (sky130_fd_sc_hd__buf_4)
                                         net60 (net)
                  0.49    0.02    1.24 ^ divider_counter[5]$_DFF_PN1_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  1.24   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.04    0.08    0.16    5.29 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    5.29 ^ divider_counter[5]$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.00    5.29   clock reconvergence pessimism
                          0.10    5.39   library recovery time
                                  5.39   data required time
-----------------------------------------------------------------------------
                                  5.39   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                  4.15   slack (MET)


Startpoint: state[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter_debug[2]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.07    0.16    0.28 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.29 ^ state[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
    26    0.09    0.80    0.86    1.15 ^ state[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net49 (net)
                  0.80    0.01    1.16 ^ _323_/C_N (sky130_fd_sc_hd__nor4bb_1)
     7    0.02    0.96    0.92    2.08 ^ _323_/Y (sky130_fd_sc_hd__nor4bb_1)
                                         _110_ (net)
                  0.96    0.00    2.08 ^ _324_/C (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.14    0.16    2.24 v _324_/Y (sky130_fd_sc_hd__nand3_1)
                                         _111_ (net)
                  0.14    0.00    2.24 v _328_/C (sky130_fd_sc_hd__nand4_1)
     7    0.03    0.33    0.32    2.56 ^ _328_/Y (sky130_fd_sc_hd__nand4_1)
                                         _115_ (net)
                  0.33    0.00    2.56 ^ _329_/C1 (sky130_fd_sc_hd__a221o_1)
     3    0.02    0.17    0.26    2.82 ^ _329_/X (sky130_fd_sc_hd__a221o_1)
                                         _116_ (net)
                  0.17    0.00    2.82 ^ _334_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.35    3.17 v _334_/X (sky130_fd_sc_hd__mux2_2)
                                         _030_ (net)
                  0.05    0.00    3.17 v bit_counter_debug[2]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_2)
                                  3.17   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.04    0.08    0.16    5.29 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.08    0.00    5.29 ^ bit_counter_debug[2]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.00    5.29   clock reconvergence pessimism
                         -0.07    5.23   library setup time
                                  5.23   data required time
-----------------------------------------------------------------------------
                                  5.23   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  2.05   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.5150703191757202

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4798239469528198

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3481

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.013187832199037075

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.3600

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter_debug[2]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.28 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ state[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.86    1.15 ^ state[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.93    2.08 ^ _323_/Y (sky130_fd_sc_hd__nor4bb_1)
   0.16    2.24 v _324_/Y (sky130_fd_sc_hd__nand3_1)
   0.32    2.56 ^ _328_/Y (sky130_fd_sc_hd__nand4_1)
   0.26    2.82 ^ _329_/X (sky130_fd_sc_hd__a221o_1)
   0.36    3.17 v _334_/X (sky130_fd_sc_hd__mux2_2)
   0.00    3.17 v bit_counter_debug[2]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_2)
           3.17   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    5.29 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.29 ^ bit_counter_debug[2]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
   0.00    5.29   clock reconvergence pessimism
  -0.07    5.23   library setup time
           5.23   data required time
---------------------------------------------------------
           5.23   data required time
          -3.17   data arrival time
---------------------------------------------------------
           2.05   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: scl_internal$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: scl_internal$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.29 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ scl_internal$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
   0.37    0.66 v scl_internal$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_2)
   0.05    0.71 ^ _359_/Y (sky130_fd_sc_hd__nand2_1)
   0.05    0.76 v _362_/Y (sky130_fd_sc_hd__nand2_1)
   0.00    0.76 v scl_internal$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_2)
           0.76   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.29 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ scl_internal$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
   0.00    0.29   clock reconvergence pessimism
   0.00    0.29   library hold time
           0.29   data required time
---------------------------------------------------------
           0.29   data required time
          -0.76   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2909

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2907

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
3.1722

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
2.0529

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
64.715340

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.16e-04   0.00e+00   4.83e-10   3.16e-04  52.0%
Combinational          1.68e-05   1.12e-05   7.91e-10   2.80e-05   4.6%
Clock                  1.49e-04   1.14e-04   5.14e-11   2.63e-04  43.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.81e-04   1.25e-04   1.33e-09   6.07e-04 100.0%
                          79.4%      20.6%       0.0%
