# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../khoi_chia_nhi_phan.srcs/sources_1/new/Chia_nhi_phan.vhd" \
"../../../../khoi_chia_nhi_phan.srcs/sim_1/new/test.vhd" \

# Do not sort compile order
nosort
