// Seed: 3775554073
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wor id_3,
    output wire id_4
);
  wire id_6;
  supply1 id_7 = 1'h0, id_8;
  wire id_9;
  wire id_10;
  wire id_11, id_12;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input wor id_2,
    output uwire id_3,
    input uwire id_4,
    input wor id_5,
    output wor id_6,
    output tri id_7,
    output supply0 id_8,
    input supply1 id_9,
    input wand id_10,
    input supply1 id_11,
    output supply0 id_12,
    output supply1 id_13,
    output tri id_14,
    output wor id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_3,
      id_5,
      id_15
  );
  real id_18;
endmodule
