<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\src\tn9k_f18a\fpga\tn9k_f18A\impl\gwsynthesis\tn9k_f18A.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\src\tn9k_f18a\fpga\tn9k_f18A\src\tn9k_f18A.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\src\tn9k_f18a\fpga\tn9k_f18A\src\tn9k_f18A.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun May 21 19:05:52 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>16792</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5469</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>12</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_100</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk </td>
<td>clk</td>
<td>clk_100_w </td>
</tr>
<tr>
<td>clk_50</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk_100_w </td>
<td>clk_100</td>
<td>clk_50_w </td>
</tr>
<tr>
<td>clk_25</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>clk_100_w </td>
<td>clk_100</td>
<td>clk_25_w </td>
</tr>
<tr>
<td>clk_125</td>
<td>Generated</td>
<td>7.977</td>
<td>125.357
<td>0.000</td>
<td>3.989</td>
<td>clk_25_w </td>
<td>clk_25</td>
<td>clk_125_w </td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_100_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_100_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429
<td>0.000</td>
<td>14.957</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_100_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>139.601</td>
<td>7.163
<td>0.000</td>
<td>69.801</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_7_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.977</td>
<td>125.357
<td>0.000</td>
<td>3.989</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_125_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.954</td>
<td>62.679
<td>0.000</td>
<td>7.977</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_125_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.932</td>
<td>41.786
<td>0.000</td>
<td>11.966</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_125_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>279.202</td>
<td>3.582
<td>0.000</td>
<td>139.601</td>
<td>clk_7_inst/CLKOUT</td>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>clk_3_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_50</td>
<td>50.143(MHz)</td>
<td>53.314(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_25</td>
<td>25.071(MHz)</td>
<td>41.998(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>3.582(MHz)</td>
<td>435.473(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_100!</h4>
<h4>No timing paths to get frequency of clk_125!</h4>
<h4>No timing paths to get frequency of clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_7_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_25</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_25</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.451</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[7]</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>26.320</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.451</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[4]</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>26.320</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.439</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[5]</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>26.309</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.438</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[9]</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>26.307</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.151</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s/D</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>25.664</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.139</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[8]</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>26.009</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.136</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[6]</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>26.006</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.800</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s/D</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>25.313</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.637</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s/D</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>25.150</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.474</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s/D</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>24.987</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.336</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s/D</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>24.849</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.175</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s/D</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>24.688</td>
</tr>
<tr>
<td>13</td>
<td>1.186</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/trig_start_r_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_4_s/ADB[11]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.714</td>
</tr>
<tr>
<td>14</td>
<td>1.319</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_3_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.224</td>
</tr>
<tr>
<td>15</td>
<td>1.350</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/trig_start_r_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_6_s/ADB[11]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.550</td>
</tr>
<tr>
<td>16</td>
<td>1.510</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/trig_start_r_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_5_s/ADB[11]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.390</td>
</tr>
<tr>
<td>17</td>
<td>1.662</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_14_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.881</td>
</tr>
<tr>
<td>18</td>
<td>2.163</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_24_1_s/DI[0]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.737</td>
</tr>
<tr>
<td>19</td>
<td>2.163</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s/DI[0]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.737</td>
</tr>
<tr>
<td>20</td>
<td>2.200</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_31_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.700</td>
</tr>
<tr>
<td>21</td>
<td>2.200</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.700</td>
</tr>
<tr>
<td>22</td>
<td>2.200</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_23_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.700</td>
</tr>
<tr>
<td>23</td>
<td>2.200</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_11_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.700</td>
</tr>
<tr>
<td>24</td>
<td>2.289</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_26_1_s/DI[0]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.610</td>
</tr>
<tr>
<td>25</td>
<td>2.289</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_18_1_s/DI[0]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.610</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.286</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/WRE</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.559</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_load_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_overflow_s0/RESET</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>3</td>
<td>0.563</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_wr_cnt_r_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_fifo_0_1_s/WAD[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>4</td>
<td>0.592</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_5_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_2_s/DI[2]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.607</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_1_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_3_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_3_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_5_s1/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_5_s1/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_3_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_3_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/hpo_r_2_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/hpo_r_2_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/texttile_r_6_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/texttile_r_6_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_1_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>f18a_top_inst/reset_cnt_r_2_s2/Q</td>
<td>f18a_top_inst/reset_cnt_r_2_s2/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>gromtick_2_s0/Q</td>
<td>gromtick_2_s0/D</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_0_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_0_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_13_s1/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_13_s1/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_10_s1/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_10_s1/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_4_s1/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_4_s1/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_2_s1/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_2_s1/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_2_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_2_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/reset_n_i_r_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/reset_n_r_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/reset_cnt_r_2_s2</td>
</tr>
<tr>
<td>4</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s</td>
</tr>
<tr>
<td>5</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/csr_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_r_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_12_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15sreg_num_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_dst_lsb_r_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/rh_13_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>85</td>
<td>R8C29[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>25.221</td>
<td>4.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>26.253</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R25C35[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>31.388</td>
<td>5.134</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/AD[0]</td>
</tr>
<tr>
<td>31.647</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/DO[3]</td>
</tr>
<tr>
<td>33.270</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/I0</td>
</tr>
<tr>
<td>34.369</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/F</td>
</tr>
<tr>
<td>34.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/I0</td>
</tr>
<tr>
<td>34.518</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.681</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.844</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.007</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.802</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>37.834</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.839</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>38.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.199</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1/I2</td>
</tr>
<tr>
<td>41.021</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1/F</td>
</tr>
<tr>
<td>42.475</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0/I0</td>
</tr>
<tr>
<td>43.101</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C35[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0/F</td>
</tr>
<tr>
<td>46.507</td>
<td>3.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.057</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.540, 24.848%; route: 19.322, 73.410%; tC2Q: 0.458, 1.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>85</td>
<td>R8C29[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>25.221</td>
<td>4.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>26.253</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R25C35[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>31.388</td>
<td>5.134</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/AD[0]</td>
</tr>
<tr>
<td>31.647</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/DO[3]</td>
</tr>
<tr>
<td>33.270</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/I0</td>
</tr>
<tr>
<td>34.369</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/F</td>
</tr>
<tr>
<td>34.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/I0</td>
</tr>
<tr>
<td>34.518</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.681</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.844</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.007</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.802</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>37.834</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.839</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>38.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.199</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1/I2</td>
</tr>
<tr>
<td>41.021</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1/F</td>
</tr>
<tr>
<td>42.475</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0/I0</td>
</tr>
<tr>
<td>43.101</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C35[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0/F</td>
</tr>
<tr>
<td>46.507</td>
<td>3.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.057</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.540, 24.848%; route: 19.322, 73.410%; tC2Q: 0.458, 1.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>85</td>
<td>R8C29[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>25.221</td>
<td>4.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>26.253</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R25C35[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>31.388</td>
<td>5.134</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/AD[0]</td>
</tr>
<tr>
<td>31.647</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/DO[3]</td>
</tr>
<tr>
<td>33.270</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/I0</td>
</tr>
<tr>
<td>34.369</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/F</td>
</tr>
<tr>
<td>34.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/I0</td>
</tr>
<tr>
<td>34.518</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.681</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.844</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.007</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.802</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>37.834</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.839</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>38.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.199</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1/I2</td>
</tr>
<tr>
<td>41.021</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1/F</td>
</tr>
<tr>
<td>41.990</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0/I0</td>
</tr>
<tr>
<td>43.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0/F</td>
</tr>
<tr>
<td>46.496</td>
<td>3.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.057</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.013, 26.657%; route: 18.837, 71.601%; tC2Q: 0.458, 1.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>85</td>
<td>R8C29[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>25.221</td>
<td>4.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>26.253</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R25C35[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>31.388</td>
<td>5.134</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/AD[0]</td>
</tr>
<tr>
<td>31.647</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/DO[3]</td>
</tr>
<tr>
<td>33.270</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/I0</td>
</tr>
<tr>
<td>34.369</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/F</td>
</tr>
<tr>
<td>34.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/I0</td>
</tr>
<tr>
<td>34.518</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.681</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.844</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.007</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.802</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>37.834</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.839</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>38.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.021</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s1/I2</td>
</tr>
<tr>
<td>41.120</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s1/F</td>
</tr>
<tr>
<td>42.095</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0/I0</td>
</tr>
<tr>
<td>42.917</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0/F</td>
</tr>
<tr>
<td>46.494</td>
<td>3.577</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.057</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.013, 26.659%; route: 18.836, 71.599%; tC2Q: 0.458, 1.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>85</td>
<td>R8C29[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>25.221</td>
<td>4.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>26.253</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R25C35[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>31.388</td>
<td>5.134</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/AD[0]</td>
</tr>
<tr>
<td>31.647</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/DO[3]</td>
</tr>
<tr>
<td>33.270</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/I0</td>
</tr>
<tr>
<td>34.369</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/F</td>
</tr>
<tr>
<td>34.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/I0</td>
</tr>
<tr>
<td>34.518</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.681</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.844</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.007</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.802</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>37.834</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.839</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>38.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.199</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1/I2</td>
</tr>
<tr>
<td>41.021</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1/F</td>
</tr>
<tr>
<td>42.475</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0/I0</td>
</tr>
<tr>
<td>43.101</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C35[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0/F</td>
</tr>
<tr>
<td>45.851</td>
<td>2.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s/CLK</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s</td>
</tr>
<tr>
<td>39.700</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.540, 25.483%; route: 18.666, 72.731%; tC2Q: 0.458, 1.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>85</td>
<td>R8C29[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>25.221</td>
<td>4.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>26.253</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R25C35[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>31.388</td>
<td>5.134</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/AD[0]</td>
</tr>
<tr>
<td>31.647</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/DO[3]</td>
</tr>
<tr>
<td>33.270</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/I0</td>
</tr>
<tr>
<td>34.369</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/F</td>
</tr>
<tr>
<td>34.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/I0</td>
</tr>
<tr>
<td>34.518</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.681</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.844</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.007</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.802</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>37.834</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.839</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>38.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>39.687</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s1/I2</td>
</tr>
<tr>
<td>40.509</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s1/F</td>
</tr>
<tr>
<td>41.968</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0/I0</td>
</tr>
<tr>
<td>42.790</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C36[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0/F</td>
</tr>
<tr>
<td>46.196</td>
<td>3.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.057</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.736, 25.899%; route: 18.815, 72.339%; tC2Q: 0.458, 1.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>85</td>
<td>R8C29[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>25.221</td>
<td>4.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>26.253</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R25C35[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>31.388</td>
<td>5.134</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/AD[0]</td>
</tr>
<tr>
<td>31.647</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/DO[3]</td>
</tr>
<tr>
<td>33.270</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/I0</td>
</tr>
<tr>
<td>34.369</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/F</td>
</tr>
<tr>
<td>34.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/I0</td>
</tr>
<tr>
<td>34.518</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.681</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.844</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.007</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.802</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>37.834</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.839</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>38.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.199</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1/I2</td>
</tr>
<tr>
<td>41.021</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1/F</td>
</tr>
<tr>
<td>42.161</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0/I0</td>
</tr>
<tr>
<td>42.787</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C35[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0/F</td>
</tr>
<tr>
<td>46.193</td>
<td>3.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.057</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.540, 25.149%; route: 19.007, 73.089%; tC2Q: 0.458, 1.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>85</td>
<td>R8C29[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>25.221</td>
<td>4.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>26.253</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R25C35[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>31.388</td>
<td>5.134</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/AD[0]</td>
</tr>
<tr>
<td>31.647</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/DO[3]</td>
</tr>
<tr>
<td>33.270</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/I0</td>
</tr>
<tr>
<td>34.369</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/F</td>
</tr>
<tr>
<td>34.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/I0</td>
</tr>
<tr>
<td>34.518</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.681</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.844</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.007</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.802</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>37.834</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.839</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>38.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.199</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1/I2</td>
</tr>
<tr>
<td>41.021</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1/F</td>
</tr>
<tr>
<td>42.475</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0/I0</td>
</tr>
<tr>
<td>43.101</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C35[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0/F</td>
</tr>
<tr>
<td>45.500</td>
<td>2.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s/CLK</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s</td>
</tr>
<tr>
<td>39.700</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.540, 25.837%; route: 18.315, 72.352%; tC2Q: 0.458, 1.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>85</td>
<td>R8C29[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>25.221</td>
<td>4.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>26.253</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R25C35[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>31.388</td>
<td>5.134</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/AD[0]</td>
</tr>
<tr>
<td>31.647</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/DO[3]</td>
</tr>
<tr>
<td>33.270</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/I0</td>
</tr>
<tr>
<td>34.369</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/F</td>
</tr>
<tr>
<td>34.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/I0</td>
</tr>
<tr>
<td>34.518</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.681</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.844</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.007</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.802</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>37.834</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.839</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>38.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.021</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s1/I2</td>
</tr>
<tr>
<td>41.120</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s1/F</td>
</tr>
<tr>
<td>42.095</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0/I0</td>
</tr>
<tr>
<td>42.917</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0/F</td>
</tr>
<tr>
<td>45.337</td>
<td>2.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s/CLK</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s</td>
</tr>
<tr>
<td>39.700</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.013, 27.885%; route: 17.679, 70.293%; tC2Q: 0.458, 1.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>85</td>
<td>R8C29[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>25.221</td>
<td>4.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>26.253</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R25C35[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>31.388</td>
<td>5.134</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/AD[0]</td>
</tr>
<tr>
<td>31.647</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/DO[3]</td>
</tr>
<tr>
<td>33.270</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/I0</td>
</tr>
<tr>
<td>34.369</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/F</td>
</tr>
<tr>
<td>34.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/I0</td>
</tr>
<tr>
<td>34.518</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.681</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.844</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.007</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.802</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>37.834</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.839</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>38.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.199</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1/I2</td>
</tr>
<tr>
<td>41.021</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1/F</td>
</tr>
<tr>
<td>41.990</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0/I0</td>
</tr>
<tr>
<td>43.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0/F</td>
</tr>
<tr>
<td>45.174</td>
<td>2.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s/CLK</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s</td>
</tr>
<tr>
<td>39.700</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.013, 28.067%; route: 17.516, 70.099%; tC2Q: 0.458, 1.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>85</td>
<td>R8C29[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>25.221</td>
<td>4.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>26.253</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R25C35[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>31.388</td>
<td>5.134</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/AD[0]</td>
</tr>
<tr>
<td>31.647</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/DO[3]</td>
</tr>
<tr>
<td>33.270</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/I0</td>
</tr>
<tr>
<td>34.369</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/F</td>
</tr>
<tr>
<td>34.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/I0</td>
</tr>
<tr>
<td>34.518</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.681</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.844</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.007</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.802</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>37.834</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.839</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>38.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.199</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1/I2</td>
</tr>
<tr>
<td>41.021</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1/F</td>
</tr>
<tr>
<td>42.161</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0/I0</td>
</tr>
<tr>
<td>42.787</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C35[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0/F</td>
</tr>
<tr>
<td>45.036</td>
<td>2.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s/CLK</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s</td>
</tr>
<tr>
<td>39.700</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.540, 26.320%; route: 17.851, 71.836%; tC2Q: 0.458, 1.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>85</td>
<td>R8C29[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>25.221</td>
<td>4.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>26.253</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R25C35[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>31.388</td>
<td>5.134</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/AD[0]</td>
</tr>
<tr>
<td>31.647</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_3_1_s/DO[3]</td>
</tr>
<tr>
<td>33.270</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/I0</td>
</tr>
<tr>
<td>34.369</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s27/F</td>
</tr>
<tr>
<td>34.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/I0</td>
</tr>
<tr>
<td>34.518</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.681</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.844</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.007</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.802</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>37.834</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.839</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>38.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>39.687</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s1/I2</td>
</tr>
<tr>
<td>40.509</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s1/F</td>
</tr>
<tr>
<td>41.968</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0/I0</td>
</tr>
<tr>
<td>42.790</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C36[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0/F</td>
</tr>
<tr>
<td>44.875</td>
<td>2.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s/CLK</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s</td>
</tr>
<tr>
<td>39.700</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.736, 27.285%; route: 17.493, 70.858%; tC2Q: 0.458, 1.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/trig_start_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/trig_start_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R22C36[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/trig_start_r_s0/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>3.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/state_x_2_s6/I0</td>
</tr>
<tr>
<td>5.427</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/state_x_2_s6/F</td>
</tr>
<tr>
<td>5.856</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s10/I1</td>
</tr>
<tr>
<td>6.678</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s10/F</td>
</tr>
<tr>
<td>8.175</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s4/I3</td>
</tr>
<tr>
<td>9.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s4/F</td>
</tr>
<tr>
<td>11.085</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s4/I0</td>
</tr>
<tr>
<td>12.117</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s4/F</td>
</tr>
<tr>
<td>12.922</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s2/I3</td>
</tr>
<tr>
<td>13.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s2/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s0/I2</td>
</tr>
<tr>
<td>15.540</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C25[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s0/F</td>
</tr>
<tr>
<td>18.958</td>
<td>3.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_4_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_4_s/CLKB</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.399, 28.851%; route: 12.856, 68.700%; tC2Q: 0.458, 2.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0/Q</td>
</tr>
<tr>
<td>6.120</td>
<td>5.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_s2/I0</td>
</tr>
<tr>
<td>7.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_s2/F</td>
</tr>
<tr>
<td>9.452</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C2[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/COUT</td>
</tr>
<tr>
<td>10.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C2[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/CIN</td>
</tr>
<tr>
<td>10.059</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/COUT</td>
</tr>
<tr>
<td>10.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C2[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C2[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C2[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1070_1_s/CIN</td>
</tr>
<tr>
<td>10.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1070_1_s/COUT</td>
</tr>
<tr>
<td>10.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C2[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1069_1_s/CIN</td>
</tr>
<tr>
<td>10.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1069_1_s/COUT</td>
</tr>
<tr>
<td>10.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1068_1_s/CIN</td>
</tr>
<tr>
<td>10.287</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1068_1_s/COUT</td>
</tr>
<tr>
<td>10.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1067_1_s/CIN</td>
</tr>
<tr>
<td>10.344</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1067_1_s/COUT</td>
</tr>
<tr>
<td>10.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1066_1_s/CIN</td>
</tr>
<tr>
<td>10.401</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1066_1_s/COUT</td>
</tr>
<tr>
<td>10.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1065_1_s/CIN</td>
</tr>
<tr>
<td>10.458</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1065_1_s/COUT</td>
</tr>
<tr>
<td>10.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1064_1_s/CIN</td>
</tr>
<tr>
<td>10.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1064_1_s/COUT</td>
</tr>
<tr>
<td>10.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1063_1_s/CIN</td>
</tr>
<tr>
<td>10.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1063_1_s/COUT</td>
</tr>
<tr>
<td>10.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1062_1_s/CIN</td>
</tr>
<tr>
<td>11.100</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1062_1_s/SUM</td>
</tr>
<tr>
<td>11.518</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4856_s12/I0</td>
</tr>
<tr>
<td>12.340</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C4[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4856_s12/F</td>
</tr>
<tr>
<td>14.283</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4856_s11/I0</td>
</tr>
<tr>
<td>15.105</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4856_s11/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4856_s9/I3</td>
</tr>
<tr>
<td>18.468</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4856_s9/F</td>
</tr>
<tr>
<td>18.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_3_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.423, 29.758%; route: 12.342, 67.727%; tC2Q: 0.458, 2.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/trig_start_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/trig_start_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R22C36[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/trig_start_r_s0/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>3.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/state_x_2_s6/I0</td>
</tr>
<tr>
<td>5.427</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/state_x_2_s6/F</td>
</tr>
<tr>
<td>5.856</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s10/I1</td>
</tr>
<tr>
<td>6.678</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s10/F</td>
</tr>
<tr>
<td>8.175</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s4/I3</td>
</tr>
<tr>
<td>9.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s4/F</td>
</tr>
<tr>
<td>11.085</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s4/I0</td>
</tr>
<tr>
<td>12.117</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s4/F</td>
</tr>
<tr>
<td>12.922</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s2/I3</td>
</tr>
<tr>
<td>13.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s2/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s0/I2</td>
</tr>
<tr>
<td>15.540</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C25[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s0/F</td>
</tr>
<tr>
<td>18.793</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_6_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_6_s/CLKB</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.399, 29.106%; route: 12.692, 68.423%; tC2Q: 0.458, 2.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/trig_start_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/trig_start_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R22C36[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/trig_start_r_s0/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>3.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/state_x_2_s6/I0</td>
</tr>
<tr>
<td>5.427</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/state_x_2_s6/F</td>
</tr>
<tr>
<td>5.856</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s10/I1</td>
</tr>
<tr>
<td>6.678</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s10/F</td>
</tr>
<tr>
<td>8.175</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s4/I3</td>
</tr>
<tr>
<td>9.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s4/F</td>
</tr>
<tr>
<td>11.085</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s4/I0</td>
</tr>
<tr>
<td>12.117</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s4/F</td>
</tr>
<tr>
<td>12.922</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s2/I3</td>
</tr>
<tr>
<td>13.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s2/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s0/I2</td>
</tr>
<tr>
<td>15.540</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C25[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s0/F</td>
</tr>
<tr>
<td>18.634</td>
<td>3.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_5_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_5_s/CLKB</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.399, 29.358%; route: 12.533, 68.150%; tC2Q: 0.458, 2.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0/Q</td>
</tr>
<tr>
<td>5.133</td>
<td>4.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/I0</td>
</tr>
<tr>
<td>6.165</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/F</td>
</tr>
<tr>
<td>9.902</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C2[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/CIN</td>
</tr>
<tr>
<td>10.465</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/SUM</td>
</tr>
<tr>
<td>10.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4878_s12/I0</td>
</tr>
<tr>
<td>11.569</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C2[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4878_s12/F</td>
</tr>
<tr>
<td>13.193</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4878_s10/I0</td>
</tr>
<tr>
<td>14.015</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C6[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4878_s10/F</td>
</tr>
<tr>
<td>16.278</td>
<td>2.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4696_s40/I0</td>
</tr>
<tr>
<td>17.080</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4696_s40/F</td>
</tr>
<tr>
<td>17.499</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4696_s38/I3</td>
</tr>
<tr>
<td>18.125</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4696_s38/F</td>
</tr>
<tr>
<td>18.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_14_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C10[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.944, 27.649%; route: 12.479, 69.788%; tC2Q: 0.458, 2.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_24_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R24C15[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/Q</td>
</tr>
<tr>
<td>1.684</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5/I3</td>
</tr>
<tr>
<td>2.745</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C15[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>3.986</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>5.615</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>6.647</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C25[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.426</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C28[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/I3</td>
</tr>
<tr>
<td>11.305</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/F</td>
</tr>
<tr>
<td>17.980</td>
<td>6.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_24_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_24_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C44</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_24_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.979, 28.072%; route: 12.299, 69.344%; tC2Q: 0.458, 2.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R24C15[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/Q</td>
</tr>
<tr>
<td>1.684</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5/I3</td>
</tr>
<tr>
<td>2.745</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C15[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>3.986</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>5.615</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>6.647</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C25[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.426</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C28[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/I3</td>
</tr>
<tr>
<td>11.305</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/F</td>
</tr>
<tr>
<td>17.980</td>
<td>6.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C43</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.979, 28.072%; route: 12.299, 69.344%; tC2Q: 0.458, 2.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_31_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R24C15[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/Q</td>
</tr>
<tr>
<td>1.684</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5/I3</td>
</tr>
<tr>
<td>2.745</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C15[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>3.986</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>5.615</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>6.647</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C25[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.426</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C28[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.979</td>
<td>1.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>12.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>17.944</td>
<td>5.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_31_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_31_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_31_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.046, 28.508%; route: 12.196, 68.902%; tC2Q: 0.458, 2.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R24C15[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/Q</td>
</tr>
<tr>
<td>1.684</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5/I3</td>
</tr>
<tr>
<td>2.745</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C15[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>3.986</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>5.615</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>6.647</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C25[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.426</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C28[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.979</td>
<td>1.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>12.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>17.944</td>
<td>5.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.046, 28.508%; route: 12.196, 68.902%; tC2Q: 0.458, 2.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_23_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R24C15[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/Q</td>
</tr>
<tr>
<td>1.684</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5/I3</td>
</tr>
<tr>
<td>2.745</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C15[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>3.986</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>5.615</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>6.647</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C25[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.426</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C28[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.979</td>
<td>1.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>12.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>17.944</td>
<td>5.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_23_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_23_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_23_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.046, 28.508%; route: 12.196, 68.902%; tC2Q: 0.458, 2.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_11_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R24C15[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/Q</td>
</tr>
<tr>
<td>1.684</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5/I3</td>
</tr>
<tr>
<td>2.745</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C15[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>3.986</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>5.615</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>6.647</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C25[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.426</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C28[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.979</td>
<td>1.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>12.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>17.944</td>
<td>5.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_11_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_11_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_11_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.046, 28.508%; route: 12.196, 68.902%; tC2Q: 0.458, 2.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_26_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R24C15[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/Q</td>
</tr>
<tr>
<td>1.684</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5/I3</td>
</tr>
<tr>
<td>2.745</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C15[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>3.986</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>5.615</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>6.647</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C25[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.426</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C28[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/I3</td>
</tr>
<tr>
<td>11.305</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/F</td>
</tr>
<tr>
<td>17.854</td>
<td>6.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C44</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_26_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C44</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_26_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C44</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_26_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.979, 28.273%; route: 12.173, 69.124%; tC2Q: 0.458, 2.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_18_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R24C15[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_4_s0/Q</td>
</tr>
<tr>
<td>1.684</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5/I3</td>
</tr>
<tr>
<td>2.745</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C15[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>3.986</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>5.615</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>6.647</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C25[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.426</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C28[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/I3</td>
</tr>
<tr>
<td>11.305</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/F</td>
</tr>
<tr>
<td>17.854</td>
<td>6.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C45</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_18_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_18_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C45</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_18_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.979, 28.273%; route: 12.173, 69.124%; tC2Q: 0.458, 2.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C11[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.232</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_overflow_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_load_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R6C10[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_load_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_overflow_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_overflow_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_overflow_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.973%; tC2Q: 0.333, 58.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_wr_cnt_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_fifo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_wr_cnt_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R25C26[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/fifo_wr_cnt_r_1_s0/Q</td>
</tr>
<tr>
<td>0.762</td>
<td>0.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/fifo_fifo_0_1_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_fifo_0_1_s/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_fifo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 42.280%; tC2Q: 0.333, 57.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_5_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R12C6[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_5_s0/Q</td>
</tr>
<tr>
<td>0.791</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_2_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_2_s/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C6</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 45.042%; tC2Q: 0.333, 54.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_x_8_s2/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_version/timer_x_8_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C27[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/x_expand_1_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/n437_s1/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/n437_s1/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/x_expand_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C28[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/sprt_state_3_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/n553_s7/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/n553_s7/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/sprt_state_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_3_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_5_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R20C27[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_5_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/n809_s0/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/n809_s0/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_5_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C26[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_x_1_s5/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_x_1_s5/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_3_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_x_3_s8/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_x_3_s8/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/hpo_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/hpo_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/hpo_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/hpo_r_2_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/hpo_x_2_s7/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/hpo_x_2_s7/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/hpo_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/hpo_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/hpo_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_x_2_s6/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/pixcnt_x_2_s6/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/texttile_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/texttile_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/texttile_r_6_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/texttile_r_6_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/texttile_x_6_s7/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/texttile_x_6_s7/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/texttile_r_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/texttile_r_6_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/texttile_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C34[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_counters/n432_s2/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_counters/n432_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n165_s3/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n165_s3/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_1_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n164_s0/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n164_s0/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C16[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s3/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s3/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/reset_cnt_r_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/reset_cnt_r_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>f18a_top_inst/reset_cnt_r_2_s2/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C35[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/reset_cnt_r_2_s2/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>f18a_top_inst/n18_s3/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/n18_s3/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/reset_cnt_r_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>f18a_top_inst/reset_cnt_r_2_s2/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>f18a_top_inst/reset_cnt_r_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>gromtick_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gromtick_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>BOTTOMSIDE[1]</td>
<td>clk_3_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>gromtick_2_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">gromtick_2_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>n89_s0/I2</td>
</tr>
<tr>
<td>1.436</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td style=" background: #97FFFF;">n89_s0/F</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">gromtick_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>BOTTOMSIDE[1]</td>
<td>clk_3_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>gromtick_2_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>gromtick_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/sprt_state_0_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/n559_s8/I1</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/n559_s8/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/sprt_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_13_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C30[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_13_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/n817_s0/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/n817_s0/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_13_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C30[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_10_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C29[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_10_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/n814_s0/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/n814_s0/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_10_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C29[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_4_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C27[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_4_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/n808_s0/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/n808_s0/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_4_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_2_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C28[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_2_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/n806_s0/I1</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/n806_s0/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_2_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_2_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_x_2_s8/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_x_2_s8/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/reset_n_i_r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/reset_n_i_r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/reset_n_i_r_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/reset_n_r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/reset_n_r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/reset_n_r_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/reset_cnt_r_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/reset_cnt_r_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/reset_cnt_r_2_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/csr_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/csr_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/csr_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_r_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_r_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_r_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_12_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15sreg_num_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15sreg_num_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15sreg_num_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_dst_lsb_r_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_dst_lsb_r_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_dst_lsb_r_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/rh_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/rh_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/rh_13_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1677</td>
<td>clk_50_w</td>
<td>-6.451</td>
<td>0.262</td>
</tr>
<tr>
<td>238</td>
<td>reset_n_r_0</td>
<td>10.650</td>
<td>2.657</td>
</tr>
<tr>
<td>174</td>
<td>clk_25_w</td>
<td>7.651</td>
<td>0.632</td>
</tr>
<tr>
<td>163</td>
<td>n957_5</td>
<td>13.565</td>
<td>2.462</td>
</tr>
<tr>
<td>132</td>
<td>addr1[0]</td>
<td>-1.735</td>
<td>3.333</td>
</tr>
<tr>
<td>132</td>
<td>addr2[0]</td>
<td>-1.493</td>
<td>2.056</td>
</tr>
<tr>
<td>128</td>
<td>addr1[5]</td>
<td>9.347</td>
<td>6.356</td>
</tr>
<tr>
<td>128</td>
<td>addr1[6]</td>
<td>7.985</td>
<td>5.829</td>
</tr>
<tr>
<td>128</td>
<td>addr1[7]</td>
<td>8.648</td>
<td>5.156</td>
</tr>
<tr>
<td>128</td>
<td>addr1[8]</td>
<td>8.527</td>
<td>5.306</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C16</td>
<td>98.61%</td>
</tr>
<tr>
<td>R7C15</td>
<td>95.83%</td>
</tr>
<tr>
<td>R17C10</td>
<td>94.44%</td>
</tr>
<tr>
<td>R13C15</td>
<td>93.06%</td>
</tr>
<tr>
<td>R13C14</td>
<td>91.67%</td>
</tr>
<tr>
<td>R12C4</td>
<td>90.28%</td>
</tr>
<tr>
<td>R22C15</td>
<td>90.28%</td>
</tr>
<tr>
<td>R17C9</td>
<td>88.89%</td>
</tr>
<tr>
<td>R25C27</td>
<td>88.89%</td>
</tr>
<tr>
<td>R12C16</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_100 -source [get_ports {clk}] -master_clock clk -divide_by 7 -multiply_by 26 -add [get_nets {clk_100_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_50 -source [get_nets {clk_100_w}] -master_clock clk_100 -divide_by 2 -multiply_by 1 -add [get_nets {clk_50_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_25 -source [get_nets {clk_100_w}] -master_clock clk_100 -divide_by 4 -multiply_by 1 -add [get_nets {clk_25_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_125 -source [get_nets {clk_25_w}] -master_clock clk_25 -divide_by 1 -multiply_by 5 -add [get_nets {clk_125_w}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
