// Seed: 3523353082
module module_0 (
    input wand id_0,
    input wand id_1,
    input supply1 id_2
);
  supply0 id_4 = id_1;
  assign id_4 = id_2 ==? id_0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    input wand id_6,
    output tri id_7,
    output tri id_8,
    input tri1 id_9,
    input supply1 id_10,
    input wand id_11,
    input tri id_12,
    output tri0 id_13,
    input uwire id_14,
    input wor id_15,
    output tri1 id_16,
    output tri id_17,
    input supply1 id_18,
    input wor id_19,
    output wire id_20,
    output wire id_21,
    output wire id_22,
    output supply1 id_23,
    input tri0 id_24,
    input tri1 id_25,
    input tri id_26,
    output wire id_27,
    input wire id_28,
    output tri1 id_29,
    input tri id_30,
    output tri0 id_31,
    input tri id_32
);
  wire id_34;
  assign id_16 = 1;
  xor (
      id_27,
      id_0,
      id_5,
      id_10,
      id_32,
      id_6,
      id_34,
      id_14,
      id_18,
      id_12,
      id_3,
      id_25,
      id_15,
      id_11,
      id_4,
      id_19,
      id_9,
      id_24
  );
  module_0(
      id_32, id_19, id_26
  );
endmodule
