// Seed: 1547310973
module module_0 (
    output tri1 id_0,
    output tri  id_1
);
endmodule
module module_1 (
    output tri1  id_0,
    output tri1  id_1,
    input  tri1  id_2,
    output wire  id_3,
    input  uwire id_4,
    output wor   id_5,
    input  wire  id_6,
    output wand  id_7
);
  wire id_9;
  tri  id_10;
  tri0 id_11 = id_6 - id_4 ? id_10 : 1;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_9(
      .sum(1),
      .id_0(),
      .id_1(1),
      .id_2(id_8),
      .id_3(1),
      .id_4((id_4(id_2 - id_5))),
      .id_5(id_3),
      .id_6(1),
      .id_7(1),
      .id_8(id_1 - 1 - 1)
  );
endmodule
module module_3;
  assign id_1 = id_1 + id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
