{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "LOCATION PIN_E18 PIN_C13 " "Assignment LOCATION changed value from PIN_E18 to PIN_C13." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1471472298793 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1471472298793 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "LOCATION PIN_E18 PIN_C13 " "Assignment LOCATION changed value from PIN_E18 to PIN_C13." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1471472298842 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1471472298842 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "LOCATION PIN_E18 PIN_C13 " "Assignment LOCATION changed value from PIN_E18 to PIN_C13." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1471472298902 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1471472298902 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1471472302965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1471472302975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 17 19:18:22 2016 " "Processing started: Wed Aug 17 19:18:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1471472302975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472302975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SuperHexagon2 -c PRUEBA_PLAYER " "Command: quartus_map --read_settings_files=on --write_settings_files=off SuperHexagon2 -c PRUEBA_PLAYER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472302975 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1471472303432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/shift_register_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/shift_register_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIFT_REGISTER_RX-BEH " "Found design unit 1: SHIFT_REGISTER_RX-BEH" {  } { { "rtl_src/SHIFT_REGISTER_RX.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SHIFT_REGISTER_RX.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317243 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_REGISTER_RX " "Found entity 1: SHIFT_REGISTER_RX" {  } { { "rtl_src/SHIFT_REGISTER_RX.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SHIFT_REGISTER_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/rs232_rx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/rs232_rx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_RX_FSM-BEH " "Found design unit 1: RS232_RX_FSM-BEH" {  } { { "rtl_src/RS232_RX_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/RS232_RX_FSM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317243 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_RX_FSM " "Found entity 1: RS232_RX_FSM" {  } { { "rtl_src/RS232_RX_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/RS232_RX_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/data_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/data_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_BUFFER-BEH " "Found design unit 1: DATA_BUFFER-BEH" {  } { { "rtl_src/DATA_BUFFER.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/DATA_BUFFER.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317243 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_BUFFER " "Found entity 1: DATA_BUFFER" {  } { { "rtl_src/DATA_BUFFER.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/DATA_BUFFER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pckgs/hexapackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file pckgs/hexapackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexaPackage " "Found design unit 1: HexaPackage" {  } { { "pckgs/HexaPackage.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/pckgs/HexaPackage.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317243 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 HexaPackage-body " "Found design unit 2: HexaPackage-body" {  } { { "pckgs/HexaPackage.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/pckgs/HexaPackage.vhd" 271 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/senocoseno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/senocoseno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senocoseno-beh " "Found design unit 1: senocoseno-beh" {  } { { "rtl_src/SENOCOSENO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SENOCOSENO.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317253 ""} { "Info" "ISGN_ENTITY_NAME" "1 senocoseno " "Found entity 1: senocoseno" {  } { { "rtl_src/SENOCOSENO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SENOCOSENO.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/rotar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/rotar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotar-beh " "Found design unit 1: rotar-beh" {  } { { "rtl_src/ROTAR.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/ROTAR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317253 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotar " "Found entity 1: rotar" {  } { { "rtl_src/ROTAR.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/ROTAR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/prueba_player.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/prueba_player.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRUEBA_PLAYER-BEH " "Found design unit 1: PRUEBA_PLAYER-BEH" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317253 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRUEBA_PLAYER " "Found entity 1: PRUEBA_PLAYER" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/paredes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/paredes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paredes-beh " "Found design unit 1: paredes-beh" {  } { { "rtl_src/PAREDES.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PAREDES.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317253 ""} { "Info" "ISGN_ENTITY_NAME" "1 paredes " "Found entity 1: paredes" {  } { { "rtl_src/PAREDES.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PAREDES.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/lfsr_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/lfsr_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_64-shift " "Found design unit 1: LFSR_64-shift" {  } { { "rtl_src/LFSR_64.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/LFSR_64.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317253 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_64 " "Found entity 1: LFSR_64" {  } { { "rtl_src/LFSR_64.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/LFSR_64.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/jugador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/jugador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jugador-beh " "Found design unit 1: jugador-beh" {  } { { "rtl_src/JUGADOR.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/JUGADOR.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317263 ""} { "Info" "ISGN_ENTITY_NAME" "1 jugador " "Found entity 1: jugador" {  } { { "rtl_src/JUGADOR.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/JUGADOR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/juego_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/juego_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Juego_Fsm-beh " "Found design unit 1: Juego_Fsm-beh" {  } { { "rtl_src/JUEGO_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/JUEGO_FSM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Juego_Fsm " "Found entity 1: Juego_Fsm" {  } { { "rtl_src/JUEGO_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/JUEGO_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/generador_paredes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/generador_paredes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GENERADOR_PAREDES-BEH " "Found design unit 1: GENERADOR_PAREDES-BEH" {  } { { "rtl_src/GENERADOR_PAREDES.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/GENERADOR_PAREDES.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317263 ""} { "Info" "ISGN_ENTITY_NAME" "1 GENERADOR_PAREDES " "Found entity 1: GENERADOR_PAREDES" {  } { { "rtl_src/GENERADOR_PAREDES.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/GENERADOR_PAREDES.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/ff_d_rising.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/ff_d_rising.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D_RISING-flow " "Found design unit 1: FF_D_RISING-flow" {  } { { "rtl_src/FF_D_RISING.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/FF_D_RISING.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317263 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D_RISING " "Found entity 1: FF_D_RISING" {  } { { "rtl_src/FF_D_RISING.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/FF_D_RISING.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/ff_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/ff_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_AND-beh " "Found design unit 1: FF_AND-beh" {  } { { "rtl_src/FF_AND.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/FF_AND.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317263 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_AND " "Found entity 1: FF_AND" {  } { { "rtl_src/FF_AND.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/FF_AND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/dificultad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/dificultad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dificultad-beh " "Found design unit 1: Dificultad-beh" {  } { { "rtl_src/DIFICULTAD.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/DIFICULTAD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dificultad " "Found entity 1: Dificultad" {  } { { "rtl_src/DIFICULTAD.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/DIFICULTAD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/dibujo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/dibujo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIBUJO-BEH " "Found design unit 1: DIBUJO-BEH" {  } { { "rtl_src/DIBUJO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/DIBUJO.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317263 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIBUJO " "Found entity 1: DIBUJO" {  } { { "rtl_src/DIBUJO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/DIBUJO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/desplazaxyalcentro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/desplazaxyalcentro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DesplazaXYalCentro-beh " "Found design unit 1: DesplazaXYalCentro-beh" {  } { { "rtl_src/DESPLAZAXYALCENTRO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/DESPLAZAXYALCENTRO.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317273 ""} { "Info" "ISGN_ENTITY_NAME" "1 DesplazaXYalCentro " "Found entity 1: DesplazaXYalCentro" {  } { { "rtl_src/DESPLAZAXYALCENTRO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/DESPLAZAXYALCENTRO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/dec_hex_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/dec_hex_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEC_HEX_7SEG-DECOD " "Found design unit 1: DEC_HEX_7SEG-DECOD" {  } { { "rtl_src/DEC_HEX_7SEG.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/DEC_HEX_7SEG.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317273 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEC_HEX_7SEG " "Found entity 1: DEC_HEX_7SEG" {  } { { "rtl_src/DEC_HEX_7SEG.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/DEC_HEX_7SEG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/conv_hexagonal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/conv_hexagonal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_hexagonal-beh " "Found design unit 1: conv_hexagonal-beh" {  } { { "rtl_src/CONV_HEXAGONAL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317273 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_hexagonal " "Found entity 1: conv_hexagonal" {  } { { "rtl_src/CONV_HEXAGONAL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/controlador_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/controlador_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLADOR_VGA-BEH " "Found design unit 1: CONTROLADOR_VGA-BEH" {  } { { "rtl_src/CONTROLADOR_VGA.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONTROLADOR_VGA.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317273 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLADOR_VGA " "Found entity 1: CONTROLADOR_VGA" {  } { { "rtl_src/CONTROLADOR_VGA.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONTROLADOR_VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/control_giro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/control_giro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_giro-beh " "Found design unit 1: control_giro-beh" {  } { { "rtl_src/CONTROL_GIRO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONTROL_GIRO.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317273 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_giro " "Found entity 1: control_giro" {  } { { "rtl_src/CONTROL_GIRO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONTROL_GIRO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR-beh " "Found design unit 1: CONTADOR-beh" {  } { { "rtl_src/CONTADOR.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONTADOR.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317273 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR " "Found entity 1: CONTADOR" {  } { { "rtl_src/CONTADOR.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONTADOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/compara_coordenadas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/compara_coordenadas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compara_coordenadas-beh " "Found design unit 1: Compara_coordenadas-beh" {  } { { "rtl_src/COMPARA_COORDENADAS.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/COMPARA_COORDENADAS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317273 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compara_coordenadas " "Found entity 1: Compara_coordenadas" {  } { { "rtl_src/COMPARA_COORDENADAS.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/COMPARA_COORDENADAS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/circulo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/circulo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIRCULO-BEH " "Found design unit 1: CIRCULO-BEH" {  } { { "rtl_src/CIRCULO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CIRCULO.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317283 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIRCULO " "Found entity 1: CIRCULO" {  } { { "rtl_src/CIRCULO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CIRCULO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "IP/PLL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/IP/PLL.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317283 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "IP/PLL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/IP/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/superhexagon2016.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/superhexagon2016.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUPERHEXAGON2016-BEH " "Found design unit 1: SUPERHEXAGON2016-BEH" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317283 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUPERHEXAGON2016 " "Found entity 1: SUPERHEXAGON2016" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/rs232_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/rs232_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_RX-BEH " "Found design unit 1: RS232_RX-BEH" {  } { { "rtl_src/RS232_RX.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/RS232_RX.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317283 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_RX " "Found entity 1: RS232_RX" {  } { { "rtl_src/RS232_RX.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/RS232_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/contador_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/contador_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR_BCD-beh " "Found design unit 1: CONTADOR_BCD-beh" {  } { { "rtl_src/CONTADOR_BCD.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONTADOR_BCD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317283 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR_BCD " "Found entity 1: CONTADOR_BCD" {  } { { "rtl_src/CONTADOR_BCD.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONTADOR_BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/puntaje.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/puntaje.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PUNTAJE-BEH " "Found design unit 1: PUNTAJE-BEH" {  } { { "rtl_src/PUNTAJE.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PUNTAJE.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317283 ""} { "Info" "ISGN_ENTITY_NAME" "1 PUNTAJE " "Found entity 1: PUNTAJE" {  } { { "rtl_src/PUNTAJE.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PUNTAJE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317283 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SUPERHEXAGON2016 " "Elaborating entity \"SUPERHEXAGON2016\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1471472317483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL1 " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL1\"" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "PLL1" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL1\|altpll:altpll_component\"" {  } { { "IP/PLL.vhd" "altpll_component" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/IP/PLL.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL1\|altpll:altpll_component\"" {  } { { "IP/PLL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/IP/PLL.vhd" 152 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL1\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 15625 " "Parameter \"clk1_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 36 " "Parameter \"clk1_multiply_by\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472317533 ""}  } { { "IP/PLL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/IP/PLL.vhd" 152 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1471472317533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll1 " "Found entity 1: PLL_altpll1" {  } { { "db/pll_altpll1.v" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/pll_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472317593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472317593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll1 PLL:PLL1\|altpll:altpll_component\|PLL_altpll1:auto_generated " "Elaborating entity \"PLL_altpll1\" for hierarchy \"PLL:PLL1\|altpll:altpll_component\|PLL_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRUEBA_PLAYER PRUEBA_PLAYER:JUEGO " "Elaborating entity \"PRUEBA_PLAYER\" for hierarchy \"PRUEBA_PLAYER:JUEGO\"" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "JUEGO" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317603 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XP_ant PRUEBA_PLAYER.vhd(48) " "Verilog HDL or VHDL warning at PRUEBA_PLAYER.vhd(48): object \"XP_ant\" assigned a value but never read" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1471472317603 "|SUPERHEXAGON2016|PRUEBA_PLAYER:JUEGO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "YP_ant PRUEBA_PLAYER.vhd(49) " "Verilog HDL or VHDL warning at PRUEBA_PLAYER.vhd(49): object \"YP_ant\" assigned a value but never read" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1471472317603 "|SUPERHEXAGON2016|PRUEBA_PLAYER:JUEGO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLADOR_VGA PRUEBA_PLAYER:JUEGO\|CONTROLADOR_VGA:DRIVER_VGA " "Elaborating entity \"CONTROLADOR_VGA\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|CONTROLADOR_VGA:DRIVER_VGA\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "DRIVER_VGA" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Juego_Fsm PRUEBA_PLAYER:JUEGO\|Juego_Fsm:Juego_Fsm1 " "Elaborating entity \"Juego_Fsm\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|Juego_Fsm:Juego_Fsm1\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "Juego_Fsm1" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DesplazaXYalCentro PRUEBA_PLAYER:JUEGO\|DesplazaXYalCentro:CoordenadasCentro " "Elaborating entity \"DesplazaXYalCentro\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|DesplazaXYalCentro:CoordenadasCentro\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "CoordenadasCentro" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotar PRUEBA_PLAYER:JUEGO\|rotar:Rotar1 " "Elaborating entity \"rotar\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "Rotar1" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senocoseno PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC " "Elaborating entity \"senocoseno\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\"" {  } { { "rtl_src/ROTAR.vhd" "SC" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/ROTAR.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR PRUEBA_PLAYER:JUEGO\|CONTADOR:ContSpeedUp " "Elaborating entity \"CONTADOR\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|CONTADOR:ContSpeedUp\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "ContSpeedUp" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_giro PRUEBA_PLAYER:JUEGO\|control_giro:ControlGiro1 " "Elaborating entity \"control_giro\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|control_giro:ControlGiro1\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "ControlGiro1" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jugador PRUEBA_PLAYER:JUEGO\|jugador:Player " "Elaborating entity \"jugador\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|jugador:Player\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "Player" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317621 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "angulo_anterior JUGADOR.vhd(28) " "Verilog HDL or VHDL warning at JUGADOR.vhd(28): object \"angulo_anterior\" assigned a value but never read" {  } { { "rtl_src/JUGADOR.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/JUGADOR.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1471472317622 "|SUPERHEXAGON2016|PRUEBA_PLAYER:JUEGO|jugador:Player"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIRCULO PRUEBA_PLAYER:JUEGO\|CIRCULO:Circle " "Elaborating entity \"CIRCULO\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|CIRCULO:Circle\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "Circle" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GENERADOR_PAREDES PRUEBA_PLAYER:JUEGO\|GENERADOR_PAREDES:Gen_paredes " "Elaborating entity \"GENERADOR_PAREDES\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|GENERADOR_PAREDES:Gen_paredes\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "Gen_paredes" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paredes PRUEBA_PLAYER:JUEGO\|paredes:Pared " "Elaborating entity \"paredes\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|paredes:Pared\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "Pared" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIBUJO PRUEBA_PLAYER:JUEGO\|DIBUJO:Draw " "Elaborating entity \"DIBUJO\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|DIBUJO:Draw\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "Draw" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_64 PRUEBA_PLAYER:JUEGO\|LFSR_64:GeneradorAleatorio " "Elaborating entity \"LFSR_64\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|LFSR_64:GeneradorAleatorio\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "GeneradorAleatorio" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D_RISING PRUEBA_PLAYER:JUEGO\|LFSR_64:GeneradorAleatorio\|FF_D_RISING:\\LFSR:63:i64:bit32 " "Elaborating entity \"FF_D_RISING\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|LFSR_64:GeneradorAleatorio\|FF_D_RISING:\\LFSR:63:i64:bit32\"" {  } { { "rtl_src/LFSR_64.vhd" "\\LFSR:63:i64:bit32" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/LFSR_64.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_hexagonal PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2 " "Elaborating entity \"conv_hexagonal\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "Rect2Hex2" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR PRUEBA_PLAYER:JUEGO\|CONTADOR:ContAlterna " "Elaborating entity \"CONTADOR\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|CONTADOR:ContAlterna\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "ContAlterna" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dificultad PRUEBA_PLAYER:JUEGO\|Dificultad:Dif " "Elaborating entity \"Dificultad\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|Dificultad:Dif\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "Dif" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_AND PRUEBA_PLAYER:JUEGO\|FF_AND:FF_AND1 " "Elaborating entity \"FF_AND\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|FF_AND:FF_AND1\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "FF_AND1" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PUNTAJE PRUEBA_PLAYER:JUEGO\|PUNTAJE:PUNTAJE1 " "Elaborating entity \"PUNTAJE\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|PUNTAJE:PUNTAJE1\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "PUNTAJE1" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR_BCD PRUEBA_PLAYER:JUEGO\|PUNTAJE:PUNTAJE1\|CONTADOR_BCD:CONTSEG " "Elaborating entity \"CONTADOR_BCD\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|PUNTAJE:PUNTAJE1\|CONTADOR_BCD:CONTSEG\"" {  } { { "rtl_src/PUNTAJE.vhd" "CONTSEG" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PUNTAJE.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC_HEX_7SEG PRUEBA_PLAYER:JUEGO\|PUNTAJE:PUNTAJE1\|DEC_HEX_7SEG:SEGUNDOS_DEC " "Elaborating entity \"DEC_HEX_7SEG\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|PUNTAJE:PUNTAJE1\|DEC_HEX_7SEG:SEGUNDOS_DEC\"" {  } { { "rtl_src/PUNTAJE.vhd" "SEGUNDOS_DEC" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PUNTAJE.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_RX RS232_RX:RECEPTOR_BLUETOOTH " "Elaborating entity \"RS232_RX\" for hierarchy \"RS232_RX:RECEPTOR_BLUETOOTH\"" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "RECEPTOR_BLUETOOTH" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_RX_FSM RS232_RX:RECEPTOR_BLUETOOTH\|RS232_RX_FSM:RX_FSM1 " "Elaborating entity \"RS232_RX_FSM\" for hierarchy \"RS232_RX:RECEPTOR_BLUETOOTH\|RS232_RX_FSM:RX_FSM1\"" {  } { { "rtl_src/RS232_RX.vhd" "RX_FSM1" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/RS232_RX.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_RX RS232_RX:RECEPTOR_BLUETOOTH\|SHIFT_REGISTER_RX:SR1 " "Elaborating entity \"SHIFT_REGISTER_RX\" for hierarchy \"RS232_RX:RECEPTOR_BLUETOOTH\|SHIFT_REGISTER_RX:SR1\"" {  } { { "rtl_src/RS232_RX.vhd" "SR1" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/RS232_RX.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_BUFFER RS232_RX:RECEPTOR_BLUETOOTH\|DATA_BUFFER:DBUFFER " "Elaborating entity \"DATA_BUFFER\" for hierarchy \"RS232_RX:RECEPTOR_BLUETOOTH\|DATA_BUFFER:DBUFFER\"" {  } { { "rtl_src/RS232_RX.vhd" "DBUFFER" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/RS232_RX.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472317692 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|Mux22_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|Mux22_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE SuperHexagon2.SUPERHEXAGON20160.rtl.mif " "Parameter INIT_FILE set to SuperHexagon2.SUPERHEXAGON20160.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|Mux10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|Mux10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 13 " "Parameter WIDTH_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE SuperHexagon2.SUPERHEXAGON20161.rtl.mif " "Parameter INIT_FILE set to SuperHexagon2.SUPERHEXAGON20161.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|Mux17_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|Mux17_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE SuperHexagon2.SUPERHEXAGON20162.rtl.mif " "Parameter INIT_FILE set to SuperHexagon2.SUPERHEXAGON20162.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|Mux5_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|Mux5_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE SuperHexagon2.SUPERHEXAGON20163.rtl.mif " "Parameter INIT_FILE set to SuperHexagon2.SUPERHEXAGON20163.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1471472320354 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1471472320354 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1471472320354 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "PRUEBA_PLAYER:JUEGO\|CIRCULO:Circle\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PRUEBA_PLAYER:JUEGO\|CIRCULO:Circle\|Mult1\"" {  } { { "rtl_src/CIRCULO.vhd" "Mult1" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CIRCULO.vhd" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PRUEBA_PLAYER:JUEGO\|CIRCULO:Circle\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PRUEBA_PLAYER:JUEGO\|CIRCULO:Circle\|Mult0\"" {  } { { "rtl_src/CIRCULO.vhd" "Mult0" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CIRCULO.vhd" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|Mult0\"" {  } { { "rtl_src/CONV_HEXAGONAL.vhd" "Mult0" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|Mult1\"" {  } { { "rtl_src/ROTAR.vhd" "Mult1" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/ROTAR.vhd" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|Mult0\"" {  } { { "rtl_src/ROTAR.vhd" "Mult0" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/ROTAR.vhd" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|Mult3\"" {  } { { "rtl_src/ROTAR.vhd" "Mult3" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/ROTAR.vhd" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1471472320354 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|Mult2\"" {  } { { "rtl_src/ROTAR.vhd" "Mult2" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/ROTAR.vhd" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1471472320354 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1471472320354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|altsyncram:Mux22_rtl_0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|altsyncram:Mux22_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472320424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|altsyncram:Mux22_rtl_0 " "Instantiated megafunction \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|altsyncram:Mux22_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE SuperHexagon2.SUPERHEXAGON20160.rtl.mif " "Parameter \"INIT_FILE\" = \"SuperHexagon2.SUPERHEXAGON20160.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320424 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1471472320424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1211.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1211 " "Found entity 1: altsyncram_1211" {  } { { "db/altsyncram_1211.tdf" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/altsyncram_1211.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472320494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472320494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|altsyncram:Mux10_rtl_0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|altsyncram:Mux10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472320504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|altsyncram:Mux10_rtl_0 " "Instantiated megafunction \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|altsyncram:Mux10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 13 " "Parameter \"WIDTH_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE SuperHexagon2.SUPERHEXAGON20161.rtl.mif " "Parameter \"INIT_FILE\" = \"SuperHexagon2.SUPERHEXAGON20161.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320504 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1471472320504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4211.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4211 " "Found entity 1: altsyncram_4211" {  } { { "db/altsyncram_4211.tdf" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/altsyncram_4211.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472320571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472320571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|altsyncram:Mux17_rtl_0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|altsyncram:Mux17_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472320584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|altsyncram:Mux17_rtl_0 " "Instantiated megafunction \"PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|altsyncram:Mux17_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE SuperHexagon2.SUPERHEXAGON20162.rtl.mif " "Parameter \"INIT_FILE\" = \"SuperHexagon2.SUPERHEXAGON20162.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320584 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1471472320584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0u01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0u01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0u01 " "Found entity 1: altsyncram_0u01" {  } { { "db/altsyncram_0u01.tdf" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/altsyncram_0u01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472320634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472320634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|altsyncram:Mux5_rtl_0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|altsyncram:Mux5_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472320654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|altsyncram:Mux5_rtl_0 " "Instantiated megafunction \"PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|altsyncram:Mux5_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE SuperHexagon2.SUPERHEXAGON20163.rtl.mif " "Parameter \"INIT_FILE\" = \"SuperHexagon2.SUPERHEXAGON20163.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320654 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1471472320654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1u01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1u01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1u01 " "Found entity 1: altsyncram_1u01" {  } { { "db/altsyncram_1u01.tdf" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/altsyncram_1u01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472320704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472320704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PRUEBA_PLAYER:JUEGO\|CIRCULO:Circle\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|CIRCULO:Circle\|lpm_mult:Mult1\"" {  } { { "rtl_src/CIRCULO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CIRCULO.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472320734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PRUEBA_PLAYER:JUEGO\|CIRCULO:Circle\|lpm_mult:Mult1 " "Instantiated megafunction \"PRUEBA_PLAYER:JUEGO\|CIRCULO:Circle\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320734 ""}  } { { "rtl_src/CIRCULO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CIRCULO.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1471472320734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l5t " "Found entity 1: mult_l5t" {  } { { "db/mult_l5t.tdf" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/mult_l5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472320794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472320794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\"" {  } { { "rtl_src/CONV_HEXAGONAL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472320804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0 " "Instantiated megafunction \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472320804 ""}  } { { "rtl_src/CONV_HEXAGONAL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1471472320804 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|multcore:mult_core PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "rtl_src/CONV_HEXAGONAL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472320844 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "rtl_src/CONV_HEXAGONAL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472320864 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "rtl_src/CONV_HEXAGONAL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472320894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m9h " "Found entity 1: add_sub_m9h" {  } { { "db/add_sub_m9h.tdf" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/add_sub_m9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472320958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472320958 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "rtl_src/CONV_HEXAGONAL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472320963 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "rtl_src/CONV_HEXAGONAL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472320969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bkh " "Found entity 1: add_sub_bkh" {  } { { "db/add_sub_bkh.tdf" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/add_sub_bkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472321027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472321027 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|altshift:external_latency_ffs PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "rtl_src/CONV_HEXAGONAL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472321045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|lpm_mult:Mult1\"" {  } { { "rtl_src/ROTAR.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/ROTAR.vhd" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472321052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|lpm_mult:Mult1 " "Instantiated megafunction \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472321053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472321053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472321053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472321053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472321053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472321053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472321053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472321053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471472321053 ""}  } { { "rtl_src/ROTAR.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/ROTAR.vhd" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1471472321053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/mult_p5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471472321110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472321110 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1471472321684 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl_src/JUEGO_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/JUEGO_FSM.vhd" 16 -1 0 } } { "rtl_src/FF_D_RISING.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/FF_D_RISING.vhd" 16 -1 0 } } { "rtl_src/JUEGO_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/JUEGO_FSM.vhd" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1471472321795 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1471472321795 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ROJO\[0\] GND " "Pin \"ROJO\[0\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|ROJO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROJO\[1\] GND " "Pin \"ROJO\[1\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|ROJO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROJO\[2\] GND " "Pin \"ROJO\[2\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|ROJO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROJO\[3\] GND " "Pin \"ROJO\[3\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|ROJO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VERDE\[0\] GND " "Pin \"VERDE\[0\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|VERDE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VERDE\[1\] GND " "Pin \"VERDE\[1\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|VERDE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VERDE\[2\] GND " "Pin \"VERDE\[2\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|VERDE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VERDE\[3\] GND " "Pin \"VERDE\[3\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|VERDE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AZUL\[0\] GND " "Pin \"AZUL\[0\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|AZUL[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AZUL\[1\] GND " "Pin \"AZUL\[1\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|AZUL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AZUL\[2\] GND " "Pin \"AZUL\[2\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|AZUL[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AZUL\[3\] GND " "Pin \"AZUL\[3\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|AZUL[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leds_Rojo\[0\] VCC " "Pin \"Leds_Rojo\[0\]\" is stuck at VCC" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|Leds_Rojo[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leds_Rojo\[1\] VCC " "Pin \"Leds_Rojo\[1\]\" is stuck at VCC" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|Leds_Rojo[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGUNDOS\[0\] GND " "Pin \"SEGUNDOS\[0\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|SEGUNDOS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGUNDOS\[1\] GND " "Pin \"SEGUNDOS\[1\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|SEGUNDOS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGUNDOS\[2\] GND " "Pin \"SEGUNDOS\[2\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|SEGUNDOS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGUNDOS\[3\] GND " "Pin \"SEGUNDOS\[3\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|SEGUNDOS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGUNDOS\[4\] GND " "Pin \"SEGUNDOS\[4\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|SEGUNDOS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGUNDOS\[5\] GND " "Pin \"SEGUNDOS\[5\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|SEGUNDOS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGUNDOS\[6\] VCC " "Pin \"SEGUNDOS\[6\]\" is stuck at VCC" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|SEGUNDOS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGUNDOSX10\[0\] GND " "Pin \"SEGUNDOSX10\[0\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|SEGUNDOSX10[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGUNDOSX10\[1\] GND " "Pin \"SEGUNDOSX10\[1\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|SEGUNDOSX10[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGUNDOSX10\[2\] GND " "Pin \"SEGUNDOSX10\[2\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|SEGUNDOSX10[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGUNDOSX10\[3\] GND " "Pin \"SEGUNDOSX10\[3\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|SEGUNDOSX10[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGUNDOSX10\[4\] GND " "Pin \"SEGUNDOSX10\[4\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|SEGUNDOSX10[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGUNDOSX10\[5\] GND " "Pin \"SEGUNDOSX10\[5\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|SEGUNDOSX10[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGUNDOSX10\[6\] VCC " "Pin \"SEGUNDOSX10\[6\]\" is stuck at VCC" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|SEGUNDOSX10[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGUNDOSX100\[0\] GND " "Pin \"SEGUNDOSX100\[0\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|SEGUNDOSX100[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGUNDOSX100\[1\] GND " "Pin \"SEGUNDOSX100\[1\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|SEGUNDOSX100[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGUNDOSX100\[2\] GND " "Pin \"SEGUNDOSX100\[2\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|SEGUNDOSX100[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGUNDOSX100\[3\] GND " "Pin \"SEGUNDOSX100\[3\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|SEGUNDOSX100[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGUNDOSX100\[4\] GND " "Pin \"SEGUNDOSX100\[4\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|SEGUNDOSX100[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGUNDOSX100\[5\] GND " "Pin \"SEGUNDOSX100\[5\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|SEGUNDOSX100[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGUNDOSX100\[6\] VCC " "Pin \"SEGUNDOSX100\[6\]\" is stuck at VCC" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471472322435 "|SUPERHEXAGON2016|SEGUNDOSX100[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1471472322435 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1471472322635 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1471472325527 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1471472325957 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471472325957 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:PLL1\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"PLL:PLL1\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pll_altpll1.v" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/pll_altpll1.v" 47 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "IP/PLL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/IP/PLL.vhd" 152 0 0 } } { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 90 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1471472326180 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2452 " "Implemented 2452 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1471472326331 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1471472326331 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2329 " "Implemented 2329 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1471472326331 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1471472326331 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1471472326331 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1471472326331 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1471472326331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "894 " "Peak virtual memory: 894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1471472326401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 17 19:18:46 2016 " "Processing ended: Wed Aug 17 19:18:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1471472326401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1471472326401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1471472326401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1471472326401 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1471472332046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1471472332046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 17 19:18:51 2016 " "Processing started: Wed Aug 17 19:18:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1471472332046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1471472332046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SuperHexagon2 -c PRUEBA_PLAYER " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SuperHexagon2 -c PRUEBA_PLAYER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1471472332046 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1471472332196 ""}
{ "Info" "0" "" "Project  = SuperHexagon2" {  } {  } 0 0 "Project  = SuperHexagon2" 0 0 "Fitter" 0 0 1471472332196 ""}
{ "Info" "0" "" "Revision = PRUEBA_PLAYER" {  } {  } 0 0 "Revision = PRUEBA_PLAYER" 0 0 "Fitter" 0 0 1471472332196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1471472332326 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PRUEBA_PLAYER EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"PRUEBA_PLAYER\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1471472332346 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1471472332441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1471472332441 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:PLL1\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:PLL1\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL1\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL:PLL1\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll1.v" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/pll_altpll1.v" 47 -1 0 } } { "" "" { Generic "E:/Mega/Facultad/FPGA/SuperHexagon2/" { { 0 { 0 ""} 0 1542 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1471472332538 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL1\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] 1 434 0 0 " "Implementing clock multiplication of 1, clock division of 434, and phase shift of 0 degrees (0 ps) for PLL:PLL1\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll1.v" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/pll_altpll1.v" 47 -1 0 } } { "" "" { Generic "E:/Mega/Facultad/FPGA/SuperHexagon2/" { { 0 { 0 ""} 0 1543 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1471472332538 ""}  } { { "db/pll_altpll1.v" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/pll_altpll1.v" 47 -1 0 } } { "" "" { Generic "E:/Mega/Facultad/FPGA/SuperHexagon2/" { { 0 { 0 ""} 0 1542 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1471472332538 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1471472332926 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1471472332942 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1471472333086 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1471472333086 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1471472333086 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1471472333086 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1471472333086 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1471472333086 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1471472333086 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1471472333086 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1471472333086 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1471472333086 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/SuperHexagon2/" { { 0 { 0 ""} 0 4308 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1471472333096 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/SuperHexagon2/" { { 0 { 0 ""} 0 4310 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1471472333096 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/SuperHexagon2/" { { 0 { 0 ""} 0 4312 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1471472333096 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/SuperHexagon2/" { { 0 { 0 ""} 0 4314 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1471472333096 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/SuperHexagon2/" { { 0 { 0 ""} 0 4316 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1471472333096 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1471472333096 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1471472333096 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1471472333576 ""}
{ "Info" "ISTA_SDC_FOUND" "PRUEBA_PLAYER.out.sdc " "Reading SDC File: 'PRUEBA_PLAYER.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1471472335366 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_RX:RECEPTOR_BLUETOOTH\|DATA_BUFFER:DBUFFER\|DATAOUT\[2\] CLK " "Register RS232_RX:RECEPTOR_BLUETOOTH\|DATA_BUFFER:DBUFFER\|DATAOUT\[2\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471472335386 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1471472335386 "|SUPERHEXAGON2016|CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK_25 with period: 40.000 found on PLL node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000 " "Clock: CLK_25 with period: 40.000 found on PLL node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1471472335406 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1471472335406 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1471472335406 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_25 (Rise) CLK_25 (Rise) setup and hold " "From CLK_25 (Rise) to CLK_25 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1471472335406 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1471472335406 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1471472335406 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1471472335406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1471472335406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000       CLK_25 " "  40.000       CLK_25" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1471472335406 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1471472335406 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL1\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:PLL1\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1471472335627 ""}  } { { "db/pll_altpll1.v" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/pll_altpll1.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/SuperHexagon2/" { { 0 { 0 ""} 0 1542 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1471472335627 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL1\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL:PLL1\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1471472335627 ""}  } { { "db/pll_altpll1.v" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/pll_altpll1.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/SuperHexagon2/" { { 0 { 0 ""} 0 1542 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1471472335627 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1471472336397 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1471472336407 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1471472336407 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1471472336407 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1471472336417 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1471472336427 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1471472336567 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 Embedded multiplier block " "Packed 80 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1471472336577 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "40 " "Created 40 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1471472336577 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1471472336577 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:PLL1\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 clk\[0\] CLK_VGA~output " "PLL \"PLL:PLL1\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"CLK_VGA~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll1.v" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/pll_altpll1.v" 47 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "IP/PLL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/IP/PLL.vhd" 152 0 0 } } { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 90 0 0 } } { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 16 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1471472336687 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1471472337167 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1471472337179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1471472340811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1471472341501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1471472341571 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1471472343072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1471472343072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1471472343813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "E:/Mega/Facultad/FPGA/SuperHexagon2/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1471472349445 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1471472349445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1471472349956 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1471472349956 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1471472349956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1471472349956 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.00 " "Total time spent on timing analysis during the Fitter is 1.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1471472350046 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1471472350156 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1471472350756 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1471472350826 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1471472351422 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1471472352294 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Mega/Facultad/FPGA/SuperHexagon2/output_files/PRUEBA_PLAYER.fit.smsg " "Generated suppressed messages file E:/Mega/Facultad/FPGA/SuperHexagon2/output_files/PRUEBA_PLAYER.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1471472353607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1866 " "Peak virtual memory: 1866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1471472354588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 17 19:19:14 2016 " "Processing ended: Wed Aug 17 19:19:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1471472354588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1471472354588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1471472354588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1471472354588 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1471472359851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1471472359861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 17 19:19:19 2016 " "Processing started: Wed Aug 17 19:19:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1471472359861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1471472359861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SuperHexagon2 -c PRUEBA_PLAYER " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SuperHexagon2 -c PRUEBA_PLAYER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1471472359861 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1471472364293 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1471472364458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "759 " "Peak virtual memory: 759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1471472366125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 17 19:19:26 2016 " "Processing ended: Wed Aug 17 19:19:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1471472366125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1471472366125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1471472366125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1471472366125 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1471472366785 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1471472371840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1471472371840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 17 19:19:31 2016 " "Processing started: Wed Aug 17 19:19:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1471472371840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472371840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SuperHexagon2 -c PRUEBA_PLAYER " "Command: quartus_sta SuperHexagon2 -c PRUEBA_PLAYER" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472371840 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1471472372031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472372411 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472372501 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472372501 ""}
{ "Info" "ISTA_SDC_FOUND" "PRUEBA_PLAYER.out.sdc " "Reading SDC File: 'PRUEBA_PLAYER.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472372832 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_RX:RECEPTOR_BLUETOOTH\|DATA_BUFFER:DBUFFER\|DATAOUT\[0\] CLK " "Register RS232_RX:RECEPTOR_BLUETOOTH\|DATA_BUFFER:DBUFFER\|DATAOUT\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471472372852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472372852 "|SUPERHEXAGON2016|CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK_25 with period: 40.000 found on PLL node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000 " "Clock: CLK_25 with period: 40.000 found on PLL node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1471472373222 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1471472373222 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472373222 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_25 (Rise) CLK_25 (Rise) setup and hold " "From CLK_25 (Rise) to CLK_25 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1471472373222 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472373222 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1471472373222 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1471472373242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 22.377 " "Worst-case setup slack is 22.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472373332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472373332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.377               0.000 CLK_25  " "   22.377               0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472373332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472373332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.349 " "Worst-case hold slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472373352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472373352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 CLK_25  " "    0.349               0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472373352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472373352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.757 " "Worst-case recovery slack is 37.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472373362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472373362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.757               0.000 CLK_25  " "   37.757               0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472373362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472373362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.727 " "Worst-case removal slack is 1.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472373382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472373382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 CLK_25  " "    1.727               0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472373382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472373382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.617 " "Worst-case minimum pulse width slack is 19.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472373382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472373382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.617               0.000 CLK_25  " "   19.617               0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472373382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472373382 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1471472373522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472373552 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472374378 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_RX:RECEPTOR_BLUETOOTH\|DATA_BUFFER:DBUFFER\|DATAOUT\[0\] CLK " "Register RS232_RX:RECEPTOR_BLUETOOTH\|DATA_BUFFER:DBUFFER\|DATAOUT\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471472374531 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472374531 "|SUPERHEXAGON2016|CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK_25 with period: 40.000 found on PLL node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000 " "Clock: CLK_25 with period: 40.000 found on PLL node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1471472374535 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1471472374535 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472374535 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_25 (Rise) CLK_25 (Rise) setup and hold " "From CLK_25 (Rise) to CLK_25 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1471472374535 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472374535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 23.698 " "Worst-case setup slack is 23.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472374582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472374582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.698               0.000 CLK_25  " "   23.698               0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472374582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472374582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472374612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472374612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLK_25  " "    0.354               0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472374612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472374612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.944 " "Worst-case recovery slack is 37.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472374632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472374632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.944               0.000 CLK_25  " "   37.944               0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472374632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472374632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.554 " "Worst-case removal slack is 1.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472374652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472374652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.554               0.000 CLK_25  " "    1.554               0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472374652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472374652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.635 " "Worst-case minimum pulse width slack is 19.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472374662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472374662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.635               0.000 CLK_25  " "   19.635               0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472374662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472374662 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1471472374843 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_RX:RECEPTOR_BLUETOOTH\|DATA_BUFFER:DBUFFER\|DATAOUT\[0\] CLK " "Register RS232_RX:RECEPTOR_BLUETOOTH\|DATA_BUFFER:DBUFFER\|DATAOUT\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471472374993 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472374993 "|SUPERHEXAGON2016|CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK_25 with period: 40.000 found on PLL node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000 " "Clock: CLK_25 with period: 40.000 found on PLL node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1471472375003 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1471472375003 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472375003 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_25 (Rise) CLK_25 (Rise) setup and hold " "From CLK_25 (Rise) to CLK_25 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1471472375003 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472375003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 30.796 " "Worst-case setup slack is 30.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472375023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472375023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.796               0.000 CLK_25  " "   30.796               0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472375023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472375023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472375033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472375033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 CLK_25  " "    0.146               0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472375033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472375033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 38.848 " "Worst-case recovery slack is 38.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472375043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472375043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.848               0.000 CLK_25  " "   38.848               0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472375043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472375043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.813 " "Worst-case removal slack is 0.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472375053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472375053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.813               0.000 CLK_25  " "    0.813               0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472375053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472375053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.751 " "Worst-case minimum pulse width slack is 19.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472375063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472375063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.751               0.000 CLK_25  " "   19.751               0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471472375063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472375063 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472375813 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472375813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "951 " "Peak virtual memory: 951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1471472376023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 17 19:19:36 2016 " "Processing ended: Wed Aug 17 19:19:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1471472376023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1471472376023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1471472376023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472376023 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471472381550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1471472381556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 17 19:19:41 2016 " "Processing started: Wed Aug 17 19:19:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1471472381556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1471472381556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SuperHexagon2 -c PRUEBA_PLAYER " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SuperHexagon2 -c PRUEBA_PLAYER" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1471472381556 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRUEBA_PLAYER_7_1200mv_85c_slow.vho E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/ simulation " "Generated file PRUEBA_PLAYER_7_1200mv_85c_slow.vho in folder \"E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471472382789 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRUEBA_PLAYER_7_1200mv_0c_slow.vho E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/ simulation " "Generated file PRUEBA_PLAYER_7_1200mv_0c_slow.vho in folder \"E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471472383169 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRUEBA_PLAYER_min_1200mv_0c_fast.vho E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/ simulation " "Generated file PRUEBA_PLAYER_min_1200mv_0c_fast.vho in folder \"E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471472383586 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRUEBA_PLAYER.vho E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/ simulation " "Generated file PRUEBA_PLAYER.vho in folder \"E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471472383970 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRUEBA_PLAYER_7_1200mv_85c_vhd_slow.sdo E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/ simulation " "Generated file PRUEBA_PLAYER_7_1200mv_85c_vhd_slow.sdo in folder \"E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471472384331 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRUEBA_PLAYER_7_1200mv_0c_vhd_slow.sdo E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/ simulation " "Generated file PRUEBA_PLAYER_7_1200mv_0c_vhd_slow.sdo in folder \"E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471472384709 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRUEBA_PLAYER_min_1200mv_0c_vhd_fast.sdo E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/ simulation " "Generated file PRUEBA_PLAYER_min_1200mv_0c_vhd_fast.sdo in folder \"E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471472385081 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRUEBA_PLAYER_vhd.sdo E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/ simulation " "Generated file PRUEBA_PLAYER_vhd.sdo in folder \"E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471472385448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "754 " "Peak virtual memory: 754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1471472385603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 17 19:19:45 2016 " "Processing ended: Wed Aug 17 19:19:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1471472385603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1471472385603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1471472385603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1471472385603 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 68 s " "Quartus Prime Full Compilation was successful. 0 errors, 68 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1471472386282 ""}
