-- Nios_System_4A.vhd

-- Generated using ACDS version 18.1 625

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Nios_System_4A is
	port (
		button_pio_external_connection_export : in  std_logic_vector(2 downto 0) := (others => '0'); -- button_pio_external_connection.export
		clocks_ref_clk_clk                    : in  std_logic                    := '0';             --                 clocks_ref_clk.clk
		clocks_ref_reset_reset                : in  std_logic                    := '0';             --               clocks_ref_reset.reset
		clocks_sdram_clk_clk                  : out std_logic;                                       --               clocks_sdram_clk.clk
		led_pio_external_connection_export    : out std_logic_vector(9 downto 0);                    --    led_pio_external_connection.export
		seg1_pio_external_connection_export   : out std_logic_vector(6 downto 0);                    --   seg1_pio_external_connection.export
		seg2_pio_external_connection_export   : out std_logic_vector(6 downto 0);                    --   seg2_pio_external_connection.export
		seg3_pio_external_connection_export   : out std_logic_vector(6 downto 0);                    --   seg3_pio_external_connection.export
		seg4_pio_external_connection_export   : out std_logic_vector(6 downto 0);                    --   seg4_pio_external_connection.export
		switch_pio_external_connection_export : in  std_logic_vector(8 downto 0) := (others => '0')  -- switch_pio_external_connection.export
	);
end entity Nios_System_4A;

architecture rtl of Nios_System_4A is
begin
end architecture rtl; -- of Nios_System_4A
