
bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e74  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000394  08004044  08004044  00005044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080043d8  080043d8  00007014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080043d8  080043d8  000053d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080043e0  080043e0  00007014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080043e0  080043e0  000053e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080043e4  080043e4  000053e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080043e8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a58  20000068  08004450  00006068  2**2
                  ALLOC
 10 .shared_api_section 00000014  0800f000  0800f000  00007000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 11 ._user_heap_stack 00000600  20001ac0  20001ac0  00007ac0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007014  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002d159  00000000  00000000  00007044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003cca  00000000  00000000  0003419d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f00  00000000  00000000  00037e68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000518b  00000000  00000000  00038d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000284cc  00000000  00000000  0003def3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002a04d  00000000  00000000  000663bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f2496  00000000  00000000  0009040c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001828a2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000306c  00000000  00000000  001828e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00027a08  00000000  00000000  00185954  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000070  00000000  00000000  001ad35c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800402c 	.word	0x0800402c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	0800402c 	.word	0x0800402c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <__NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80005dc:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80005e0:	4905      	ldr	r1, [pc, #20]	@ (80005f8 <__NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80005e2:	4b06      	ldr	r3, [pc, #24]	@ (80005fc <__NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80005e4:	68ca      	ldr	r2, [r1, #12]
 80005e6:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80005ea:	4313      	orrs	r3, r2
 80005ec:	60cb      	str	r3, [r1, #12]
 80005ee:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80005f2:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 80005f4:	e7fd      	b.n	80005f2 <__NVIC_SystemReset+0x16>
 80005f6:	bf00      	nop
 80005f8:	e000ed00 	.word	0xe000ed00
 80005fc:	05fa0004 	.word	0x05fa0004

08000600 <BL_RequestUpdate>:
    HAL_PWR_EnableBkUpAccess();
    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, status);
    HAL_PWREx_DisableBkUpReg();
}

void BL_RequestUpdate(void) {
 8000600:	b508      	push	{r3, lr}
    HAL_PWR_EnableBkUpAccess();
 8000602:	f000 ffa5 	bl	8001550 <HAL_PWR_EnableBkUpAccess>
    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 0xCAFEBABE); // Magic Flag
 8000606:	4a03      	ldr	r2, [pc, #12]	@ (8000614 <BL_RequestUpdate+0x14>)
 8000608:	2100      	movs	r1, #0
 800060a:	4803      	ldr	r0, [pc, #12]	@ (8000618 <BL_RequestUpdate+0x18>)
 800060c:	f001 ff05 	bl	800241a <HAL_RTCEx_BKUPWrite>
    NVIC_SystemReset();
 8000610:	f7ff ffe4 	bl	80005dc <__NVIC_SystemReset>
 8000614:	cafebabe 	.word	0xcafebabe
 8000618:	2000190c 	.word	0x2000190c

0800061c <BL_GetStatus>:
    HAL_PWREx_DisableBkUpReg();
}

uint32_t BL_GetStatus(void) {
    return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1);
 800061c:	2101      	movs	r1, #1
 800061e:	4801      	ldr	r0, [pc, #4]	@ (8000624 <BL_GetStatus+0x8>)
 8000620:	f001 bf00 	b.w	8002424 <HAL_RTCEx_BKUPRead>
 8000624:	2000190c 	.word	0x2000190c

08000628 <Bootloader_SetStatus>:
void Bootloader_SetStatus(uint32_t status) {
 8000628:	b510      	push	{r4, lr}
 800062a:	4604      	mov	r4, r0
    HAL_PWR_EnableBkUpAccess();
 800062c:	f000 ff90 	bl	8001550 <HAL_PWR_EnableBkUpAccess>
    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, status);
 8000630:	2101      	movs	r1, #1
 8000632:	4804      	ldr	r0, [pc, #16]	@ (8000644 <Bootloader_SetStatus+0x1c>)
 8000634:	4622      	mov	r2, r4
 8000636:	f001 fef0 	bl	800241a <HAL_RTCEx_BKUPWrite>
}
 800063a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_PWREx_DisableBkUpReg();
 800063e:	f000 bf8f 	b.w	8001560 <HAL_PWREx_DisableBkUpReg>
 8000642:	bf00      	nop
 8000644:	2000190c 	.word	0x2000190c

08000648 <Bootloader_InternalVerify>:



static uint32_t Find_Footer(uint32_t slot_start, uint32_t slot_size)
{
    if (slot_size < sizeof(fw_footer_t)) return 0;
 8000648:	294b      	cmp	r1, #75	@ 0x4b

    return footer_addr;
}

BL_Status_t Bootloader_InternalVerify(uint32_t slot_start, uint32_t slot_size)
{
 800064a:	b530      	push	{r4, r5, lr}
    if (slot_size < sizeof(fw_footer_t)) return 0;
 800064c:	d91b      	bls.n	8000686 <Bootloader_InternalVerify+0x3e>
    uint32_t footer_addr = slot_start + slot_size - sizeof(fw_footer_t);
 800064e:	1841      	adds	r1, r0, r1
 8000650:	f1a1 034c 	sub.w	r3, r1, #76	@ 0x4c
 8000654:	bf2c      	ite	cs
 8000656:	2401      	movcs	r4, #1
 8000658:	2400      	movcc	r4, #0
    if (footer_addr < slot_start) return 0; // overflow/wrap protection
 800065a:	4298      	cmp	r0, r3
 800065c:	d813      	bhi.n	8000686 <Bootloader_InternalVerify+0x3e>
    if (f->magic != FOOTER_MAGIC) return 0;
 800065e:	f851 5c04 	ldr.w	r5, [r1, #-4]
 8000662:	4a0b      	ldr	r2, [pc, #44]	@ (8000690 <Bootloader_InternalVerify+0x48>)
 8000664:	4295      	cmp	r5, r2
 8000666:	d10e      	bne.n	8000686 <Bootloader_InternalVerify+0x3e>
    if (f->image_size == 0) return 0;
 8000668:	f851 2c08 	ldr.w	r2, [r1, #-8]
 800066c:	b15a      	cbz	r2, 8000686 <Bootloader_InternalVerify+0x3e>
    if (f->image_size & 0x3u) return 0; // word aligned
 800066e:	0795      	lsls	r5, r2, #30
 8000670:	d109      	bne.n	8000686 <Bootloader_InternalVerify+0x3e>
    uint32_t image_end = slot_start + f->image_size;
 8000672:	4410      	add	r0, r2
    if (image_end > footer_addr) return 0; // must not overlap footer
 8000674:	4283      	cmp	r3, r0
 8000676:	d306      	bcc.n	8000686 <Bootloader_InternalVerify+0x3e>

    // 2) Image range checks (again, explicit)
    uint32_t slot_end = slot_start + slot_size;
    uint32_t image_end = slot_start + f->image_size;

    if (slot_end < slot_start) return BL_ERR_IMAGE_RANGE_BAD;    // overflow protection
 8000678:	b93c      	cbnz	r4, 800068a <Bootloader_InternalVerify+0x42>
    if (image_end > footer_addr) return BL_ERR_IMAGE_RANGE_BAD;
    if (image_end > slot_end) return BL_ERR_IMAGE_RANGE_BAD;
 800067a:	4281      	cmp	r1, r0
 800067c:	bf2c      	ite	cs
 800067e:	2100      	movcs	r1, #0
 8000680:	2101      	movcc	r1, #1
 8000682:	0088      	lsls	r0, r1, #2
        return BL_ERR_SIG_FAIL;
    }
    */

    return BL_OK;
}
 8000684:	bd30      	pop	{r4, r5, pc}
    if (footer_addr == 0) return BL_ERR_FOOTER_NOT_FOUND;
 8000686:	2001      	movs	r0, #1
 8000688:	e7fc      	b.n	8000684 <Bootloader_InternalVerify+0x3c>
    if (slot_end < slot_start) return BL_ERR_IMAGE_RANGE_BAD;    // overflow protection
 800068a:	2004      	movs	r0, #4
 800068c:	e7fa      	b.n	8000684 <Bootloader_InternalVerify+0x3c>
 800068e:	bf00      	nop
 8000690:	454e4421 	.word	0x454e4421

08000694 <BL_VerifySlot>:
    if(slot_id == 1) return Bootloader_InternalVerify(APP_DOWNLOAD_START_ADDR, APP_DOWNLOAD_SIZE);
 8000694:	2801      	cmp	r0, #1
int BL_VerifySlot(uint32_t slot_id) {
 8000696:	b508      	push	{r3, lr}
    if(slot_id == 1) return Bootloader_InternalVerify(APP_DOWNLOAD_START_ADDR, APP_DOWNLOAD_SIZE);
 8000698:	bf07      	ittee	eq
 800069a:	f44f 2100 	moveq.w	r1, #524288	@ 0x80000
 800069e:	4803      	ldreq	r0, [pc, #12]	@ (80006ac <BL_VerifySlot+0x18>)
    return Bootloader_InternalVerify(APP_ACTIVE_START_ADDR, APP_ACTIVE_SIZE);
 80006a0:	f44f 21e0 	movne.w	r1, #458752	@ 0x70000
 80006a4:	4802      	ldrne	r0, [pc, #8]	@ (80006b0 <BL_VerifySlot+0x1c>)
 80006a6:	f7ff ffcf 	bl	8000648 <Bootloader_InternalVerify>
}
 80006aa:	bd08      	pop	{r3, pc}
 80006ac:	08080000 	.word	0x08080000
 80006b0:	08010000 	.word	0x08010000

080006b4 <Install_Update_Stream>:

/* Returns 1 on Success, 0 on Failure */
int Install_Update_Stream(uint8_t is_dry_run) {
 80006b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    struct tc_aes_key_sched_struct sched;
    uint8_t iv[16];
    uint8_t next_iv[16];

    /* Read Initial IV */
    memcpy(iv, (void*)read_addr, 16);
 80006b8:	4b30      	ldr	r3, [pc, #192]	@ (800077c <Install_Update_Stream+0xc8>)
int Install_Update_Stream(uint8_t is_dry_run) {
 80006ba:	b0b7      	sub	sp, #220	@ 0xdc
 80006bc:	4680      	mov	r8, r0
    uint32_t write_addr = APP_ACTIVE_START_ADDR;
 80006be:	f8df 90d8 	ldr.w	r9, [pc, #216]	@ 8000798 <Install_Update_Stream+0xe4>
    memcpy(iv, (void*)read_addr, 16);
 80006c2:	ac02      	add	r4, sp, #8
    read_addr += 16;
 80006c4:	4f2e      	ldr	r7, [pc, #184]	@ (8000780 <Install_Update_Stream+0xcc>)
    uint32_t end_addr = APP_DOWNLOAD_START_ADDR + APP_DOWNLOAD_SIZE;

    while (read_addr < end_addr) {

        // A. Read Encrypted Chunk
        memcpy(enc_buffer, (void*)read_addr, ENC_CHUNK_SIZE);
 80006c6:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8000788 <Install_Update_Stream+0xd4>
             return 0; // Decrypt Error
        }
        memcpy(iv, next_iv, 16); // Update IV

        // D. Decompress (LZ4)
        int bytes_out = LZ4_decompress_safe((const char*)dec_buffer,
 80006ca:	f8df b0d0 	ldr.w	fp, [pc, #208]	@ 800079c <Install_Update_Stream+0xe8>
    memcpy(iv, (void*)read_addr, 16);
 80006ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    tc_aes128_set_decrypt_key(&sched, AES_SECRET_KEY);
 80006d4:	492b      	ldr	r1, [pc, #172]	@ (8000784 <Install_Update_Stream+0xd0>)
 80006d6:	a80a      	add	r0, sp, #40	@ 0x28
 80006d8:	f002 fbda 	bl	8002e90 <tc_aes128_set_decrypt_key>
        memcpy(enc_buffer, (void*)read_addr, ENC_CHUNK_SIZE);
 80006dc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80006e0:	4639      	mov	r1, r7
 80006e2:	4829      	ldr	r0, [pc, #164]	@ (8000788 <Install_Update_Stream+0xd4>)
 80006e4:	f002 ff6d 	bl	80035c2 <memcpy>
        if (*(uint32_t*)enc_buffer == 0xFFFFFFFF) break;
 80006e8:	f8da 3000 	ldr.w	r3, [sl]
 80006ec:	3301      	adds	r3, #1
 80006ee:	d033      	beq.n	8000758 <Install_Update_Stream+0xa4>
        memcpy(next_iv, &enc_buffer[ENC_CHUNK_SIZE - 16], 16);
 80006f0:	4b26      	ldr	r3, [pc, #152]	@ (800078c <Install_Update_Stream+0xd8>)
 80006f2:	aa06      	add	r2, sp, #24
 80006f4:	f103 0c10 	add.w	ip, r3, #16
 80006f8:	4615      	mov	r5, r2
 80006fa:	6818      	ldr	r0, [r3, #0]
 80006fc:	3308      	adds	r3, #8
 80006fe:	f853 1c04 	ldr.w	r1, [r3, #-4]
 8000702:	4616      	mov	r6, r2
 8000704:	4563      	cmp	r3, ip
 8000706:	c603      	stmia	r6!, {r0, r1}
 8000708:	4632      	mov	r2, r6
 800070a:	d1f6      	bne.n	80006fa <Install_Update_Stream+0x46>
        if (tc_cbc_mode_decrypt(dec_buffer, ENC_CHUNK_SIZE, enc_buffer, ENC_CHUNK_SIZE, iv, &sched) == 0) {
 800070c:	ab0a      	add	r3, sp, #40	@ 0x28
 800070e:	4652      	mov	r2, sl
 8000710:	481f      	ldr	r0, [pc, #124]	@ (8000790 <Install_Update_Stream+0xdc>)
 8000712:	e9cd 4300 	strd	r4, r3, [sp]
 8000716:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800071a:	4619      	mov	r1, r3
 800071c:	f002 fc68 	bl	8002ff0 <tc_cbc_mode_decrypt>
 8000720:	b918      	cbnz	r0, 800072a <Install_Update_Stream+0x76>
             return 0; // Decrypt Error
 8000722:	2000      	movs	r0, #0
        read_addr += ENC_CHUNK_SIZE;
        write_addr += bytes_out;
    }

    return 1; // Stream is valid
}
 8000724:	b037      	add	sp, #220	@ 0xdc
 8000726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        memcpy(iv, next_iv, 16); // Update IV
 800072a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800072e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        int bytes_out = LZ4_decompress_safe((const char*)dec_buffer,
 8000732:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000736:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800073a:	4659      	mov	r1, fp
 800073c:	4814      	ldr	r0, [pc, #80]	@ (8000790 <Install_Update_Stream+0xdc>)
 800073e:	f002 f897 	bl	8002870 <LZ4_decompress_safe>
        if (bytes_out < 0) return 0; // CORRUPTION DETECTED!
 8000742:	1e05      	subs	r5, r0, #0
 8000744:	dbed      	blt.n	8000722 <Install_Update_Stream+0x6e>
        if (!is_dry_run) {
 8000746:	f1b8 0f00 	cmp.w	r8, #0
 800074a:	d015      	beq.n	8000778 <Install_Update_Stream+0xc4>
        read_addr += ENC_CHUNK_SIZE;
 800074c:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
    while (read_addr < end_addr) {
 8000750:	4b10      	ldr	r3, [pc, #64]	@ (8000794 <Install_Update_Stream+0xe0>)
        write_addr += bytes_out;
 8000752:	44a9      	add	r9, r5
    while (read_addr < end_addr) {
 8000754:	429f      	cmp	r7, r3
 8000756:	d1c1      	bne.n	80006dc <Install_Update_Stream+0x28>
    return 1; // Stream is valid
 8000758:	2001      	movs	r0, #1
 800075a:	e7e3      	b.n	8000724 <Install_Update_Stream+0x70>
                if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, write_addr + i, *(uint32_t*)(raw_buffer + i)) != HAL_OK) {
 800075c:	f85b 2006 	ldr.w	r2, [fp, r6]
 8000760:	2300      	movs	r3, #0
 8000762:	eb09 0106 	add.w	r1, r9, r6
 8000766:	2002      	movs	r0, #2
 8000768:	f000 fd4e 	bl	8001208 <HAL_FLASH_Program>
 800076c:	2800      	cmp	r0, #0
 800076e:	d1d8      	bne.n	8000722 <Install_Update_Stream+0x6e>
            for (int i = 0; i < bytes_out; i += 4) {
 8000770:	3604      	adds	r6, #4
 8000772:	42ae      	cmp	r6, r5
 8000774:	dbf2      	blt.n	800075c <Install_Update_Stream+0xa8>
 8000776:	e7e9      	b.n	800074c <Install_Update_Stream+0x98>
 8000778:	4646      	mov	r6, r8
 800077a:	e7fa      	b.n	8000772 <Install_Update_Stream+0xbe>
 800077c:	08080000 	.word	0x08080000
 8000780:	08080010 	.word	0x08080010
 8000784:	08004070 	.word	0x08004070
 8000788:	20001484 	.word	0x20001484
 800078c:	20001874 	.word	0x20001874
 8000790:	20001084 	.word	0x20001084
 8000794:	08100010 	.word	0x08100010
 8000798:	08010000 	.word	0x08010000
 800079c:	20000084 	.word	0x20000084

080007a0 <Bootloader_HandleUpdate>:

void Bootloader_HandleUpdate(void) {
 80007a0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

    // --- STEP 1: SAFETY CHECK (DRY RUN) ---
    // We process the whole file but DO NOT erase or write anything.
    // This checks if the file is corrupt, truncated, or has the wrong key.

    if (Install_Update_Stream(1) == 0) {
 80007a2:	2001      	movs	r0, #1
 80007a4:	f7ff ff86 	bl	80006b4 <Install_Update_Stream>
 80007a8:	b920      	cbnz	r0, 80007b4 <Bootloader_HandleUpdate+0x14>
        // DRY RUN FAILED!
        // The download slot contains garbage.
        // We abort immediately. The Active Slot is still perfectly valid.
        Bootloader_SetStatus(BL_STATUS_ERROR);
 80007aa:	2002      	movs	r0, #2

        // --- STEP 4: FINAL SIGNATURE VERIFY ---
        // We verified the stream structure (LZ4), but now we verify
        // the cryptographic signature of the code we just wrote.
        if (Bootloader_InternalVerify(APP_ACTIVE_START_ADDR, APP_ACTIVE_SIZE) == 1) {
            Bootloader_SetStatus(BL_STATUS_UPDATED);
 80007ac:	f7ff ff3c 	bl	8000628 <Bootloader_SetStatus>
            NVIC_SystemReset();
 80007b0:	f7ff ff14 	bl	80005dc <__NVIC_SystemReset>
    HAL_FLASH_Unlock();
 80007b4:	f000 fce0 	bl	8001178 <HAL_FLASH_Unlock>
    EraseInit.Sector = FLASH_SECTOR_2;
 80007b8:	2200      	movs	r2, #0
 80007ba:	2302      	movs	r3, #2
    if (HAL_FLASHEx_Erase(&EraseInit, &SectorError) != HAL_OK) {
 80007bc:	a802      	add	r0, sp, #8
    EraseInit.Sector = FLASH_SECTOR_2;
 80007be:	e9cd 2302 	strd	r2, r3, [sp, #8]
    EraseInit.NbSectors = 4; // Sectors 2,3,4,5
 80007c2:	2204      	movs	r2, #4
    if (HAL_FLASHEx_Erase(&EraseInit, &SectorError) != HAL_OK) {
 80007c4:	eb0d 0102 	add.w	r1, sp, r2
    EraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80007c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
    if (HAL_FLASHEx_Erase(&EraseInit, &SectorError) != HAL_OK) {
 80007cc:	f000 fd8e 	bl	80012ec <HAL_FLASHEx_Erase>
 80007d0:	b118      	cbz	r0, 80007da <Bootloader_HandleUpdate+0x3a>
        HAL_FLASH_Lock();
 80007d2:	f000 fce3 	bl	800119c <HAL_FLASH_Lock>
  __ASM volatile ("cpsid i" : : : "memory");
 80007d6:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007d8:	e7fe      	b.n	80007d8 <Bootloader_HandleUpdate+0x38>
    if (Install_Update_Stream(0) == 1) {
 80007da:	f7ff ff6b 	bl	80006b4 <Install_Update_Stream>
 80007de:	2801      	cmp	r0, #1
 80007e0:	d10a      	bne.n	80007f8 <Bootloader_HandleUpdate+0x58>
        HAL_FLASH_Lock();
 80007e2:	f000 fcdb 	bl	800119c <HAL_FLASH_Lock>
        if (Bootloader_InternalVerify(APP_ACTIVE_START_ADDR, APP_ACTIVE_SIZE) == 1) {
 80007e6:	f44f 21e0 	mov.w	r1, #458752	@ 0x70000
 80007ea:	4805      	ldr	r0, [pc, #20]	@ (8000800 <Bootloader_HandleUpdate+0x60>)
 80007ec:	f7ff ff2c 	bl	8000648 <Bootloader_InternalVerify>
 80007f0:	2801      	cmp	r0, #1
 80007f2:	d0db      	beq.n	80007ac <Bootloader_HandleUpdate+0xc>
 80007f4:	b672      	cpsid	i
  while (1)
 80007f6:	e7fe      	b.n	80007f6 <Bootloader_HandleUpdate+0x56>
        HAL_FLASH_Lock();
 80007f8:	f000 fcd0 	bl	800119c <HAL_FLASH_Lock>
 80007fc:	b672      	cpsid	i
  while (1)
 80007fe:	e7fe      	b.n	80007fe <Bootloader_HandleUpdate+0x5e>
 8000800:	08010000 	.word	0x08010000

08000804 <Bootloader_JumpToApp>:
    uint32_t stk = *(__IO uint32_t*)app_addr;
 8000804:	4b3d      	ldr	r3, [pc, #244]	@ (80008fc <Bootloader_JumpToApp+0xf8>)
void Bootloader_JumpToApp(void) {
 8000806:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint32_t stk = *(__IO uint32_t*)app_addr;
 800080a:	681d      	ldr	r5, [r3, #0]
    uint32_t rst = *(__IO uint32_t*)(app_addr + 4);
 800080c:	685c      	ldr	r4, [r3, #4]
    if (stk < 0x20000000 || stk > 0x20050000) return;
 800080e:	f105 4360 	add.w	r3, r5, #3758096384	@ 0xe0000000
 8000812:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000816:	d86f      	bhi.n	80008f8 <Bootloader_JumpToApp+0xf4>
    HAL_RCC_DeInit();
 8000818:	f000 fef6 	bl	8001608 <HAL_RCC_DeInit>
    HAL_DeInit();
 800081c:	f000 facc 	bl	8000db8 <HAL_DeInit>
    SysTick->CTRL = 0;
 8000820:	2200      	movs	r2, #0
 8000822:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000826:	611a      	str	r2, [r3, #16]
 8000828:	b672      	cpsid	i
  __ASM volatile ("dsb 0xF":::"memory");
 800082a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800082e:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_DisableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8000832:	f8d3 1d14 	ldr.w	r1, [r3, #3348]	@ 0xd14
 8000836:	f503 6350 	add.w	r3, r3, #3328	@ 0xd00
 800083a:	f421 3100 	bic.w	r1, r1, #131072	@ 0x20000
 800083e:	6159      	str	r1, [r3, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000840:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000844:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000848:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800084c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000850:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
 8000854:	695a      	ldr	r2, [r3, #20]
 8000856:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800085a:	615a      	str	r2, [r3, #20]
 800085c:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000860:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
                                            /* clean & invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8000864:	f643 76e0 	movw	r6, #16352	@ 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000868:	f3c2 00c9 	ubfx	r0, r2, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800086c:	f3c2 324e 	ubfx	r2, r2, #13, #15
 8000870:	0152      	lsls	r2, r2, #5
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8000872:	ea02 0c06 	and.w	ip, r2, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000876:	4601      	mov	r1, r0
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8000878:	ea4c 7781 	orr.w	r7, ip, r1, lsl #30
                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800087c:	3901      	subs	r1, #1
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 800087e:	f8c3 7274 	str.w	r7, [r3, #628]	@ 0x274
      } while (ways-- != 0U);
 8000882:	d2f9      	bcs.n	8000878 <Bootloader_JumpToApp+0x74>
    } while(sets-- != 0U);
 8000884:	3a20      	subs	r2, #32
 8000886:	f112 0f20 	cmn.w	r2, #32
 800088a:	d1f2      	bne.n	8000872 <Bootloader_JumpToApp+0x6e>
 800088c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000890:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 8000894:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000898:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;
 800089c:	2200      	movs	r2, #0
 800089e:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80008a2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80008a6:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80008aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80008ae:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 80008b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80008b6:	f643 76e0 	movw	r6, #16352	@ 0x3fe0
 80008ba:	4911      	ldr	r1, [pc, #68]	@ (8000900 <Bootloader_JumpToApp+0xfc>)
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80008bc:	f3c3 00c9 	ubfx	r0, r3, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80008c0:	f3c3 334e 	ubfx	r3, r3, #13, #15
 80008c4:	015b      	lsls	r3, r3, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80008c6:	ea03 0c06 	and.w	ip, r3, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80008ca:	4602      	mov	r2, r0
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80008cc:	ea4c 7782 	orr.w	r7, ip, r2, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80008d0:	3a01      	subs	r2, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80008d2:	f8c1 7260 	str.w	r7, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 80008d6:	d2f9      	bcs.n	80008cc <Bootloader_JumpToApp+0xc8>
    } while(sets-- != 0U);
 80008d8:	3b20      	subs	r3, #32
 80008da:	f113 0f20 	cmn.w	r3, #32
 80008de:	d1f2      	bne.n	80008c6 <Bootloader_JumpToApp+0xc2>
 80008e0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80008e4:	f3bf 8f6f 	isb	sy
    SCB->VTOR = app_addr;
 80008e8:	4b04      	ldr	r3, [pc, #16]	@ (80008fc <Bootloader_JumpToApp+0xf8>)
 80008ea:	608b      	str	r3, [r1, #8]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80008ec:	f385 8808 	msr	MSP, r5
    pJump();
 80008f0:	4623      	mov	r3, r4
}
 80008f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    pJump();
 80008f6:	4718      	bx	r3
}
 80008f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80008fc:	08010000 	.word	0x08010000
 8000900:	e000ed00 	.word	0xe000ed00

08000904 <SystemClock_Config>:
{
 8000904:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000906:	2500      	movs	r5, #0
{
 8000908:	b095      	sub	sp, #84	@ 0x54
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800090a:	2214      	movs	r2, #20
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800090c:	2402      	movs	r4, #2
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800090e:	4629      	mov	r1, r5
 8000910:	a803      	add	r0, sp, #12
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000912:	e9cd 5509 	strd	r5, r5, [sp, #36]	@ 0x24
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000916:	f002 fdc8 	bl	80034aa <memset>
  __HAL_RCC_PWR_CLK_ENABLE();
 800091a:	4b20      	ldr	r3, [pc, #128]	@ (800099c <SystemClock_Config+0x98>)
  RCC_OscInitStruct.PLL.PLLN = 216;
 800091c:	2008      	movs	r0, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 800091e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000920:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000924:	641a      	str	r2, [r3, #64]	@ 0x40
 8000926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000928:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800092c:	9301      	str	r3, [sp, #4]
 800092e:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000930:	4b1b      	ldr	r3, [pc, #108]	@ (80009a0 <SystemClock_Config+0x9c>)
 8000932:	681a      	ldr	r2, [r3, #0]
 8000934:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8000938:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800093a:	2210      	movs	r2, #16
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000942:	9302      	str	r3, [sp, #8]
 8000944:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000946:	230a      	movs	r3, #10
 8000948:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800094a:	2301      	movs	r3, #1
 800094c:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000950:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000952:	23d8      	movs	r3, #216	@ 0xd8
 8000954:	e9cd 0310 	strd	r0, r3, [sp, #64]	@ 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000958:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800095a:	e9cd 450e 	strd	r4, r5, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800095e:	e9cd 4412 	strd	r4, r4, [sp, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000962:	f000 feeb 	bl	800173c <HAL_RCC_OscConfig>
 8000966:	b108      	cbz	r0, 800096c <SystemClock_Config+0x68>
  __ASM volatile ("cpsid i" : : : "memory");
 8000968:	b672      	cpsid	i
  while (1)
 800096a:	e7fe      	b.n	800096a <SystemClock_Config+0x66>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800096c:	f000 fe14 	bl	8001598 <HAL_PWREx_EnableOverDrive>
 8000970:	b108      	cbz	r0, 8000976 <SystemClock_Config+0x72>
 8000972:	b672      	cpsid	i
  while (1)
 8000974:	e7fe      	b.n	8000974 <SystemClock_Config+0x70>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000976:	230f      	movs	r3, #15
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000978:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800097c:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800097e:	2107      	movs	r1, #7
 8000980:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000982:	e9cd 3403 	strd	r3, r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000986:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800098a:	e9cd 2306 	strd	r2, r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800098e:	f001 f8bd 	bl	8001b0c <HAL_RCC_ClockConfig>
 8000992:	b108      	cbz	r0, 8000998 <SystemClock_Config+0x94>
 8000994:	b672      	cpsid	i
  while (1)
 8000996:	e7fe      	b.n	8000996 <SystemClock_Config+0x92>
}
 8000998:	b015      	add	sp, #84	@ 0x54
 800099a:	bd30      	pop	{r4, r5, pc}
 800099c:	40023800 	.word	0x40023800
 80009a0:	40007000 	.word	0x40007000

080009a4 <main>:
{
 80009a4:	b570      	push	{r4, r5, r6, lr}
 80009a6:	b088      	sub	sp, #32
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80009a8:	2210      	movs	r2, #16
 80009aa:	2100      	movs	r1, #0
  MPU_InitStruct.Size = MPU_REGION_SIZE_1MB;
 80009ac:	f04f 6400 	mov.w	r4, #134217728	@ 0x8000000
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80009b0:	a803      	add	r0, sp, #12
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80009b2:	2601      	movs	r6, #1
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80009b4:	f002 fd79 	bl	80034aa <memset>
  HAL_MPU_Disable();
 80009b8:	f000 faae 	bl	8000f18 <HAL_MPU_Disable>
  MPU_InitStruct.Size = MPU_REGION_SIZE_1MB;
 80009bc:	4b4b      	ldr	r3, [pc, #300]	@ (8000aec <main+0x148>)
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80009be:	a803      	add	r0, sp, #12
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80009c0:	f8ad 600c 	strh.w	r6, [sp, #12]
  MPU_InitStruct.Size = MPU_REGION_SIZE_1MB;
 80009c4:	e9cd 4304 	strd	r4, r3, [sp, #16]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 80009c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009cc:	9306      	str	r3, [sp, #24]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80009ce:	f000 fac1 	bl	8000f54 <HAL_MPU_ConfigRegion>
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80009d2:	2004      	movs	r0, #4
 80009d4:	f000 faae 	bl	8000f34 <HAL_MPU_Enable>
  HAL_Init();
 80009d8:	f000 fa28 	bl	8000e2c <HAL_Init>
  SystemClock_Config();
 80009dc:	f7ff ff92 	bl	8000904 <SystemClock_Config>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009e0:	4b43      	ldr	r3, [pc, #268]	@ (8000af0 <main+0x14c>)
  hcrc.Instance = CRC;
 80009e2:	4844      	ldr	r0, [pc, #272]	@ (8000af4 <main+0x150>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009e6:	4332      	orrs	r2, r6
 80009e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80009ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009ec:	4032      	ands	r2, r6
 80009ee:	9201      	str	r2, [sp, #4]
 80009f0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009f4:	f042 0202 	orr.w	r2, r2, #2
 80009f8:	631a      	str	r2, [r3, #48]	@ 0x30
 80009fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80009fc:	6206      	str	r6, [r0, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009fe:	f003 0302 	and.w	r3, r3, #2
 8000a02:	9302      	str	r3, [sp, #8]
 8000a04:	9b02      	ldr	r3, [sp, #8]
  hcrc.Instance = CRC;
 8000a06:	4b3c      	ldr	r3, [pc, #240]	@ (8000af8 <main+0x154>)
 8000a08:	6003      	str	r3, [r0, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	8083      	strh	r3, [r0, #4]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000a0e:	e9c0 3305 	strd	r3, r3, [r0, #20]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000a12:	f000 facb 	bl	8000fac <HAL_CRC_Init>
 8000a16:	4605      	mov	r5, r0
 8000a18:	b108      	cbz	r0, 8000a1e <main+0x7a>
 8000a1a:	b672      	cpsid	i
  while (1)
 8000a1c:	e7fe      	b.n	8000a1c <main+0x78>
  RTC_TimeTypeDef sTime = {0};
 8000a1e:	4601      	mov	r1, r0
 8000a20:	2214      	movs	r2, #20
 8000a22:	a803      	add	r0, sp, #12
  hrtc.Instance = RTC;
 8000a24:	4c35      	ldr	r4, [pc, #212]	@ (8000afc <main+0x158>)
  RTC_TimeTypeDef sTime = {0};
 8000a26:	f002 fd40 	bl	80034aa <memset>
  hrtc.Instance = RTC;
 8000a2a:	4b35      	ldr	r3, [pc, #212]	@ (8000b00 <main+0x15c>)
  hrtc.Init.SynchPrediv = 255;
 8000a2c:	207f      	movs	r0, #127	@ 0x7f
  RTC_DateTypeDef sDate = {0};
 8000a2e:	9500      	str	r5, [sp, #0]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000a30:	61a5      	str	r5, [r4, #24]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000a32:	e9c4 3500 	strd	r3, r5, [r4]
  hrtc.Init.SynchPrediv = 255;
 8000a36:	23ff      	movs	r3, #255	@ 0xff
 8000a38:	e9c4 0302 	strd	r0, r3, [r4, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000a3c:	4620      	mov	r0, r4
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000a3e:	e9c4 5504 	strd	r5, r5, [r4, #16]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000a42:	f001 fbf8 	bl	8002236 <HAL_RTC_Init>
 8000a46:	b108      	cbz	r0, 8000a4c <main+0xa8>
 8000a48:	b672      	cpsid	i
  while (1)
 8000a4a:	e7fe      	b.n	8000a4a <main+0xa6>
  sTime.Hours = 0x0;
 8000a4c:	f8ad 000c 	strh.w	r0, [sp, #12]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000a50:	4632      	mov	r2, r6
  sTime.Seconds = 0x0;
 8000a52:	f88d 000e 	strb.w	r0, [sp, #14]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000a56:	a903      	add	r1, sp, #12
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000a58:	e9cd 0006 	strd	r0, r0, [sp, #24]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000a5c:	4620      	mov	r0, r4
 8000a5e:	f001 fc3d 	bl	80022dc <HAL_RTC_SetTime>
 8000a62:	b108      	cbz	r0, 8000a68 <main+0xc4>
 8000a64:	b672      	cpsid	i
  while (1)
 8000a66:	e7fe      	b.n	8000a66 <main+0xc2>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000a68:	4b26      	ldr	r3, [pc, #152]	@ (8000b04 <main+0x160>)
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000a6a:	4632      	mov	r2, r6
 8000a6c:	4669      	mov	r1, sp
 8000a6e:	4620      	mov	r0, r4
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000a70:	9300      	str	r3, [sp, #0]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000a72:	f001 fc8c 	bl	800238e <HAL_RTC_SetDate>
 8000a76:	4603      	mov	r3, r0
 8000a78:	b108      	cbz	r0, 8000a7e <main+0xda>
 8000a7a:	b672      	cpsid	i
  while (1)
 8000a7c:	e7fe      	b.n	8000a7c <main+0xd8>
  huart1.Instance = USART1;
 8000a7e:	4822      	ldr	r0, [pc, #136]	@ (8000b08 <main+0x164>)
  huart1.Init.BaudRate = 115200;
 8000a80:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a84:	4921      	ldr	r1, [pc, #132]	@ (8000b0c <main+0x168>)
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a86:	6103      	str	r3, [r0, #16]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a88:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.Init.BaudRate = 115200;
 8000a8a:	e9c0 1200 	strd	r1, r2, [r0]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a8e:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a90:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a94:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a98:	e9c0 3307 	strd	r3, r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a9c:	f001 feba 	bl	8002814 <HAL_UART_Init>
 8000aa0:	4605      	mov	r5, r0
 8000aa2:	b108      	cbz	r0, 8000aa8 <main+0x104>
 8000aa4:	b672      	cpsid	i
  while (1)
 8000aa6:	e7fe      	b.n	8000aa6 <main+0x102>
  printf("Starting Bootloader Version-(%d,%d)\r\n",BL_Version[0],BL_Version[1]);
 8000aa8:	4632      	mov	r2, r6
 8000aaa:	4631      	mov	r1, r6
 8000aac:	4818      	ldr	r0, [pc, #96]	@ (8000b10 <main+0x16c>)
 8000aae:	f002 fc8d 	bl	80033cc <iprintf>
  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0) == 0xCAFEBABE) {
 8000ab2:	4629      	mov	r1, r5
 8000ab4:	4620      	mov	r0, r4
 8000ab6:	f001 fcb5 	bl	8002424 <HAL_RTCEx_BKUPRead>
 8000aba:	4b16      	ldr	r3, [pc, #88]	@ (8000b14 <main+0x170>)
 8000abc:	4298      	cmp	r0, r3
 8000abe:	d108      	bne.n	8000ad2 <main+0x12e>
	  HAL_PWR_EnableBkUpAccess();
 8000ac0:	f000 fd46 	bl	8001550 <HAL_PWR_EnableBkUpAccess>
      HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 0x00);
 8000ac4:	462a      	mov	r2, r5
 8000ac6:	4629      	mov	r1, r5
 8000ac8:	4620      	mov	r0, r4
 8000aca:	f001 fca6 	bl	800241a <HAL_RTCEx_BKUPWrite>
      Bootloader_HandleUpdate();
 8000ace:	f7ff fe67 	bl	80007a0 <Bootloader_HandleUpdate>
  if (Bootloader_InternalVerify(APP_ACTIVE_START_ADDR, APP_ACTIVE_SIZE) == 1) {
 8000ad2:	f44f 21e0 	mov.w	r1, #458752	@ 0x70000
 8000ad6:	4810      	ldr	r0, [pc, #64]	@ (8000b18 <main+0x174>)
 8000ad8:	f7ff fdb6 	bl	8000648 <Bootloader_InternalVerify>
 8000adc:	2801      	cmp	r0, #1
 8000ade:	d000      	beq.n	8000ae2 <main+0x13e>
  while (1)
 8000ae0:	e7fe      	b.n	8000ae0 <main+0x13c>
      Bootloader_JumpToApp();
 8000ae2:	f7ff fe8f 	bl	8000804 <Bootloader_JumpToApp>
}
 8000ae6:	4628      	mov	r0, r5
 8000ae8:	b008      	add	sp, #32
 8000aea:	bd70      	pop	{r4, r5, r6, pc}
 8000aec:	02000013 	.word	0x02000013
 8000af0:	40023800 	.word	0x40023800
 8000af4:	2000192c 	.word	0x2000192c
 8000af8:	40023000 	.word	0x40023000
 8000afc:	2000190c 	.word	0x2000190c
 8000b00:	40002800 	.word	0x40002800
 8000b04:	00010101 	.word	0x00010101
 8000b08:	20001884 	.word	0x20001884
 8000b0c:	40011000 	.word	0x40011000
 8000b10:	08004080 	.word	0x08004080
 8000b14:	cafebabe 	.word	0xcafebabe
 8000b18:	08010000 	.word	0x08010000

08000b1c <_write>:
{
 8000b1c:	4610      	mov	r0, r2
 8000b1e:	1e4b      	subs	r3, r1, #1
 8000b20:	4a0b      	ldr	r2, [pc, #44]	@ (8000b50 <_write+0x34>)
    for (int i = 0; i < len; i++)
 8000b22:	f1c1 0101 	rsb	r1, r1, #1
{
 8000b26:	b530      	push	{r4, r5, lr}
            USART1->TDR = '\r'; // Send Carriage Return
 8000b28:	250d      	movs	r5, #13
    for (int i = 0; i < len; i++)
 8000b2a:	18cc      	adds	r4, r1, r3
 8000b2c:	42a0      	cmp	r0, r4
 8000b2e:	dc00      	bgt.n	8000b32 <_write+0x16>
}
 8000b30:	bd30      	pop	{r4, r5, pc}
        if (ptr[i] == '\n')
 8000b32:	785c      	ldrb	r4, [r3, #1]
 8000b34:	2c0a      	cmp	r4, #10
 8000b36:	d103      	bne.n	8000b40 <_write+0x24>
            while (!(USART1->ISR & USART_ISR_TXE));
 8000b38:	69d4      	ldr	r4, [r2, #28]
 8000b3a:	0624      	lsls	r4, r4, #24
 8000b3c:	d5fc      	bpl.n	8000b38 <_write+0x1c>
            USART1->TDR = '\r'; // Send Carriage Return
 8000b3e:	6295      	str	r5, [r2, #40]	@ 0x28
        while (!(USART1->ISR & USART_ISR_TXE));
 8000b40:	69d4      	ldr	r4, [r2, #28]
 8000b42:	0624      	lsls	r4, r4, #24
 8000b44:	d5fc      	bpl.n	8000b40 <_write+0x24>
        USART1->TDR = (uint8_t)ptr[i];
 8000b46:	f813 4f01 	ldrb.w	r4, [r3, #1]!
 8000b4a:	6294      	str	r4, [r2, #40]	@ 0x28
    for (int i = 0; i < len; i++)
 8000b4c:	e7ed      	b.n	8000b2a <_write+0xe>
 8000b4e:	bf00      	nop
 8000b50:	40011000 	.word	0x40011000

08000b54 <Error_Handler>:
 8000b54:	b672      	cpsid	i
  while (1)
 8000b56:	e7fe      	b.n	8000b56 <Error_Handler+0x2>

08000b58 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000b58:	4b0a      	ldr	r3, [pc, #40]	@ (8000b84 <HAL_MspInit+0x2c>)
{
 8000b5a:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b5c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b5e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000b62:	641a      	str	r2, [r3, #64]	@ 0x40
 8000b64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b66:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8000b6a:	9200      	str	r2, [sp, #0]
 8000b6c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b6e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000b70:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000b74:	645a      	str	r2, [r3, #68]	@ 0x44
 8000b76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b7c:	9301      	str	r3, [sp, #4]
 8000b7e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b80:	b002      	add	sp, #8
 8000b82:	4770      	bx	lr
 8000b84:	40023800 	.word	0x40023800

08000b88 <HAL_CRC_MspInit>:
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 8000b88:	6802      	ldr	r2, [r0, #0]
{
 8000b8a:	b082      	sub	sp, #8
  if(hcrc->Instance==CRC)
 8000b8c:	4b08      	ldr	r3, [pc, #32]	@ (8000bb0 <HAL_CRC_MspInit+0x28>)
 8000b8e:	429a      	cmp	r2, r3
 8000b90:	d10b      	bne.n	8000baa <HAL_CRC_MspInit+0x22>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000b92:	f8d3 2830 	ldr.w	r2, [r3, #2096]	@ 0x830
 8000b96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8000b9a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000b9e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ba6:	9301      	str	r3, [sp, #4]
 8000ba8:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8000baa:	b002      	add	sp, #8
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	40023000 	.word	0x40023000

08000bb4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000bb4:	b510      	push	{r4, lr}
 8000bb6:	b0a2      	sub	sp, #136	@ 0x88
 8000bb8:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bba:	2284      	movs	r2, #132	@ 0x84
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	a801      	add	r0, sp, #4
 8000bc0:	f002 fc73 	bl	80034aa <memset>
  if(hrtc->Instance==RTC)
 8000bc4:	6822      	ldr	r2, [r4, #0]
 8000bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf0 <HAL_RTC_MspInit+0x3c>)
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	d10f      	bne.n	8000bec <HAL_RTC_MspInit+0x38>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000bcc:	2320      	movs	r3, #32
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bce:	a801      	add	r0, sp, #4
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000bd0:	9301      	str	r3, [sp, #4]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000bd2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000bd6:	930d      	str	r3, [sp, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bd8:	f001 f856 	bl	8001c88 <HAL_RCCEx_PeriphCLKConfig>
 8000bdc:	b108      	cbz	r0, 8000be2 <HAL_RTC_MspInit+0x2e>
    {
      Error_Handler();
 8000bde:	f7ff ffb9 	bl	8000b54 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000be2:	4a04      	ldr	r2, [pc, #16]	@ (8000bf4 <HAL_RTC_MspInit+0x40>)
 8000be4:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8000be6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000bea:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000bec:	b022      	add	sp, #136	@ 0x88
 8000bee:	bd10      	pop	{r4, pc}
 8000bf0:	40002800 	.word	0x40002800
 8000bf4:	40023800 	.word	0x40023800

08000bf8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bfa:	b0ab      	sub	sp, #172	@ 0xac
 8000bfc:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bfe:	2214      	movs	r2, #20
 8000c00:	2100      	movs	r1, #0
 8000c02:	a804      	add	r0, sp, #16
 8000c04:	f002 fc51 	bl	80034aa <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c08:	2284      	movs	r2, #132	@ 0x84
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	a809      	add	r0, sp, #36	@ 0x24
 8000c0e:	f002 fc4c 	bl	80034aa <memset>
  if(huart->Instance==USART1)
 8000c12:	6822      	ldr	r2, [r4, #0]
 8000c14:	4b20      	ldr	r3, [pc, #128]	@ (8000c98 <HAL_UART_MspInit+0xa0>)
 8000c16:	429a      	cmp	r2, r3
 8000c18:	d13c      	bne.n	8000c94 <HAL_UART_MspInit+0x9c>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000c1a:	2340      	movs	r3, #64	@ 0x40
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c1c:	a809      	add	r0, sp, #36	@ 0x24
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000c1e:	9309      	str	r3, [sp, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c20:	f001 f832 	bl	8001c88 <HAL_RCCEx_PeriphCLKConfig>
 8000c24:	b108      	cbz	r0, 8000c2a <HAL_UART_MspInit+0x32>
    {
      Error_Handler();
 8000c26:	f7ff ff95 	bl	8000b54 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000c9c <HAL_UART_MspInit+0xa4>)
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c2c:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c2e:	2600      	movs	r6, #0
 8000c30:	2503      	movs	r5, #3
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c32:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c34:	2407      	movs	r4, #7
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c36:	a904      	add	r1, sp, #16
 8000c38:	4819      	ldr	r0, [pc, #100]	@ (8000ca0 <HAL_UART_MspInit+0xa8>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c3a:	f042 0210 	orr.w	r2, r2, #16
 8000c3e:	645a      	str	r2, [r3, #68]	@ 0x44
 8000c40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000c42:	f002 0210 	and.w	r2, r2, #16
 8000c46:	9201      	str	r2, [sp, #4]
 8000c48:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000c4c:	f042 0202 	orr.w	r2, r2, #2
 8000c50:	631a      	str	r2, [r3, #48]	@ 0x30
 8000c52:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000c54:	f002 0202 	and.w	r2, r2, #2
 8000c58:	9202      	str	r2, [sp, #8]
 8000c5a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000c5e:	f042 0201 	orr.w	r2, r2, #1
 8000c62:	631a      	str	r2, [r3, #48]	@ 0x30
 8000c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c66:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c68:	f003 0301 	and.w	r3, r3, #1
 8000c6c:	9303      	str	r3, [sp, #12]
 8000c6e:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c70:	2380      	movs	r3, #128	@ 0x80
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c72:	e9cd 6506 	strd	r6, r5, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c76:	e9cd 3704 	strd	r3, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c7a:	f000 fb85 	bl	8001388 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000c7e:	f44f 7300 	mov.w	r3, #512	@ 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c82:	a904      	add	r1, sp, #16
 8000c84:	4807      	ldr	r0, [pc, #28]	@ (8000ca4 <HAL_UART_MspInit+0xac>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c86:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c88:	e9cd 3704 	strd	r3, r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c8c:	e9cd 6506 	strd	r6, r5, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c90:	f000 fb7a 	bl	8001388 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000c94:	b02b      	add	sp, #172	@ 0xac
 8000c96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c98:	40011000 	.word	0x40011000
 8000c9c:	40023800 	.word	0x40023800
 8000ca0:	40020400 	.word	0x40020400
 8000ca4:	40020000 	.word	0x40020000

08000ca8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ca8:	e7fe      	b.n	8000ca8 <NMI_Handler>

08000caa <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000caa:	e7fe      	b.n	8000caa <HardFault_Handler>

08000cac <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cac:	e7fe      	b.n	8000cac <MemManage_Handler>

08000cae <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cae:	e7fe      	b.n	8000cae <BusFault_Handler>

08000cb0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cb0:	e7fe      	b.n	8000cb0 <UsageFault_Handler>

08000cb2 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cb2:	4770      	bx	lr

08000cb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8000cb4:	4770      	bx	lr

08000cb6 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8000cb6:	4770      	bx	lr

08000cb8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cb8:	f000 b8c4 	b.w	8000e44 <HAL_IncTick>

08000cbc <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	4770      	bx	lr

08000cc0 <_kill>:

int _kill(int pid, int sig)
{
 8000cc0:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000cc2:	f002 fc51 	bl	8003568 <__errno>
 8000cc6:	2316      	movs	r3, #22
 8000cc8:	6003      	str	r3, [r0, #0]
  return -1;
}
 8000cca:	f04f 30ff 	mov.w	r0, #4294967295
 8000cce:	bd08      	pop	{r3, pc}

08000cd0 <_exit>:

void _exit (int status)
{
 8000cd0:	b508      	push	{r3, lr}
  errno = EINVAL;
 8000cd2:	f002 fc49 	bl	8003568 <__errno>
 8000cd6:	2316      	movs	r3, #22
 8000cd8:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8000cda:	e7fe      	b.n	8000cda <_exit+0xa>

08000cdc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000cdc:	b570      	push	{r4, r5, r6, lr}
 8000cde:	460d      	mov	r5, r1
 8000ce0:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ce2:	460e      	mov	r6, r1
 8000ce4:	1b73      	subs	r3, r6, r5
 8000ce6:	429c      	cmp	r4, r3
 8000ce8:	dc01      	bgt.n	8000cee <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8000cea:	4620      	mov	r0, r4
 8000cec:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8000cee:	f3af 8000 	nop.w
 8000cf2:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cf6:	e7f5      	b.n	8000ce4 <_read+0x8>

08000cf8 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8000cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cfc:	4770      	bx	lr

08000cfe <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8000cfe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
 8000d02:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8000d04:	604b      	str	r3, [r1, #4]
}
 8000d06:	4770      	bx	lr

08000d08 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8000d08:	2001      	movs	r0, #1
 8000d0a:	4770      	bx	lr

08000d0c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8000d0c:	2000      	movs	r0, #0
 8000d0e:	4770      	bx	lr

08000d10 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d10:	4a0b      	ldr	r2, [pc, #44]	@ (8000d40 <_sbrk+0x30>)
{
 8000d12:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8000d14:	6811      	ldr	r1, [r2, #0]
{
 8000d16:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8000d18:	b909      	cbnz	r1, 8000d1e <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8000d1a:	490a      	ldr	r1, [pc, #40]	@ (8000d44 <_sbrk+0x34>)
 8000d1c:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d1e:	6810      	ldr	r0, [r2, #0]
 8000d20:	4909      	ldr	r1, [pc, #36]	@ (8000d48 <_sbrk+0x38>)
 8000d22:	4c0a      	ldr	r4, [pc, #40]	@ (8000d4c <_sbrk+0x3c>)
 8000d24:	4403      	add	r3, r0
 8000d26:	1b09      	subs	r1, r1, r4
 8000d28:	428b      	cmp	r3, r1
 8000d2a:	d906      	bls.n	8000d3a <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8000d2c:	f002 fc1c 	bl	8003568 <__errno>
 8000d30:	230c      	movs	r3, #12
 8000d32:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000d34:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8000d38:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8000d3a:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8000d3c:	e7fc      	b.n	8000d38 <_sbrk+0x28>
 8000d3e:	bf00      	nop
 8000d40:	20001950 	.word	0x20001950
 8000d44:	20001ac0 	.word	0x20001ac0
 8000d48:	20050000 	.word	0x20050000
 8000d4c:	00000400 	.word	0x00000400

08000d50 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d50:	4a03      	ldr	r2, [pc, #12]	@ (8000d60 <SystemInit+0x10>)
 8000d52:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8000d56:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d5a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d5e:	4770      	bx	lr
 8000d60:	e000ed00 	.word	0xe000ed00

08000d64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000d64:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d9c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d68:	f7ff fff2 	bl	8000d50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d6c:	480c      	ldr	r0, [pc, #48]	@ (8000da0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d6e:	490d      	ldr	r1, [pc, #52]	@ (8000da4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d70:	4a0d      	ldr	r2, [pc, #52]	@ (8000da8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d74:	e002      	b.n	8000d7c <LoopCopyDataInit>

08000d76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d7a:	3304      	adds	r3, #4

08000d7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d80:	d3f9      	bcc.n	8000d76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d82:	4a0a      	ldr	r2, [pc, #40]	@ (8000dac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d84:	4c0a      	ldr	r4, [pc, #40]	@ (8000db0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d88:	e001      	b.n	8000d8e <LoopFillZerobss>

08000d8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d8c:	3204      	adds	r2, #4

08000d8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d90:	d3fb      	bcc.n	8000d8a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000d92:	f002 fbef 	bl	8003574 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d96:	f7ff fe05 	bl	80009a4 <main>
  bx  lr    
 8000d9a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d9c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000da0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000da4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000da8:	080043e8 	.word	0x080043e8
  ldr r2, =_sbss
 8000dac:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000db0:	20001ac0 	.word	0x20001ac0

08000db4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000db4:	e7fe      	b.n	8000db4 <ADC_IRQHandler>

08000db6 <HAL_MspDeInit>:

/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
 8000db6:	4770      	bx	lr

08000db8 <HAL_DeInit>:
{
 8000db8:	b510      	push	{r4, lr}
  __HAL_RCC_APB1_FORCE_RESET();
 8000dba:	4b09      	ldr	r3, [pc, #36]	@ (8000de0 <HAL_DeInit+0x28>)
 8000dbc:	f04f 32ff 	mov.w	r2, #4294967295
  __HAL_RCC_APB1_RELEASE_RESET();
 8000dc0:	2400      	movs	r4, #0
  __HAL_RCC_APB1_FORCE_RESET();
 8000dc2:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8000dc4:	621c      	str	r4, [r3, #32]
  __HAL_RCC_APB2_FORCE_RESET();
 8000dc6:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8000dc8:	625c      	str	r4, [r3, #36]	@ 0x24
  __HAL_RCC_AHB1_FORCE_RESET();
 8000dca:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8000dcc:	611c      	str	r4, [r3, #16]
  __HAL_RCC_AHB2_FORCE_RESET();
 8000dce:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8000dd0:	615c      	str	r4, [r3, #20]
  __HAL_RCC_AHB3_FORCE_RESET();
 8000dd2:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8000dd4:	619c      	str	r4, [r3, #24]
  HAL_MspDeInit();
 8000dd6:	f7ff ffee 	bl	8000db6 <HAL_MspDeInit>
}
 8000dda:	4620      	mov	r0, r4
 8000ddc:	bd10      	pop	{r4, pc}
 8000dde:	bf00      	nop
 8000de0:	40023800 	.word	0x40023800

08000de4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000de4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000de6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e20 <HAL_InitTick+0x3c>)
{
 8000de8:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dea:	781a      	ldrb	r2, [r3, #0]
 8000dec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000df0:	fbb3 f3f2 	udiv	r3, r3, r2
 8000df4:	4a0b      	ldr	r2, [pc, #44]	@ (8000e24 <HAL_InitTick+0x40>)
 8000df6:	6810      	ldr	r0, [r2, #0]
 8000df8:	fbb0 f0f3 	udiv	r0, r0, r3
 8000dfc:	f000 f878 	bl	8000ef0 <HAL_SYSTICK_Config>
 8000e00:	4604      	mov	r4, r0
 8000e02:	b958      	cbnz	r0, 8000e1c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e04:	2d0f      	cmp	r5, #15
 8000e06:	d809      	bhi.n	8000e1c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e08:	4602      	mov	r2, r0
 8000e0a:	4629      	mov	r1, r5
 8000e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e10:	f000 f83c 	bl	8000e8c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e14:	4b04      	ldr	r3, [pc, #16]	@ (8000e28 <HAL_InitTick+0x44>)
 8000e16:	4620      	mov	r0, r4
 8000e18:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000e1a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000e1c:	2001      	movs	r0, #1
 8000e1e:	e7fc      	b.n	8000e1a <HAL_InitTick+0x36>
 8000e20:	20000004 	.word	0x20000004
 8000e24:	20000000 	.word	0x20000000
 8000e28:	20000008 	.word	0x20000008

08000e2c <HAL_Init>:
{
 8000e2c:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e2e:	2003      	movs	r0, #3
 8000e30:	f000 f81a 	bl	8000e68 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e34:	2000      	movs	r0, #0
 8000e36:	f7ff ffd5 	bl	8000de4 <HAL_InitTick>
  HAL_MspInit();
 8000e3a:	f7ff fe8d 	bl	8000b58 <HAL_MspInit>
}
 8000e3e:	2000      	movs	r0, #0
 8000e40:	bd08      	pop	{r3, pc}
	...

08000e44 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000e44:	4a03      	ldr	r2, [pc, #12]	@ (8000e54 <HAL_IncTick+0x10>)
 8000e46:	4b04      	ldr	r3, [pc, #16]	@ (8000e58 <HAL_IncTick+0x14>)
 8000e48:	6811      	ldr	r1, [r2, #0]
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	440b      	add	r3, r1
 8000e4e:	6013      	str	r3, [r2, #0]
}
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	20001954 	.word	0x20001954
 8000e58:	20000004 	.word	0x20000004

08000e5c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000e5c:	4b01      	ldr	r3, [pc, #4]	@ (8000e64 <HAL_GetTick+0x8>)
 8000e5e:	6818      	ldr	r0, [r3, #0]
}
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	20001954 	.word	0x20001954

08000e68 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e68:	4907      	ldr	r1, [pc, #28]	@ (8000e88 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e6a:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e6c:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e6e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e72:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8000e76:	0412      	lsls	r2, r2, #16
 8000e78:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000e84:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000e86:	4770      	bx	lr
 8000e88:	e000ed00 	.word	0xe000ed00

08000e8c <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e8c:	4b16      	ldr	r3, [pc, #88]	@ (8000ee8 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e8e:	b530      	push	{r4, r5, lr}
 8000e90:	68dc      	ldr	r4, [r3, #12]
 8000e92:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e96:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e9a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e9c:	2b04      	cmp	r3, #4
 8000e9e:	bf28      	it	cs
 8000ea0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ea2:	2d06      	cmp	r5, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ea4:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ea8:	bf8c      	ite	hi
 8000eaa:	3c03      	subhi	r4, #3
 8000eac:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eae:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 8000eb2:	2800      	cmp	r0, #0
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000eb4:	fa05 f504 	lsl.w	r5, r5, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eb8:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ebc:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ec0:	fa03 f304 	lsl.w	r3, r3, r4
 8000ec4:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000ecc:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8000ece:	db06      	blt.n	8000ede <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ed0:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8000ed4:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8000ed8:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000edc:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ede:	f000 000f 	and.w	r0, r0, #15
 8000ee2:	4a02      	ldr	r2, [pc, #8]	@ (8000eec <HAL_NVIC_SetPriority+0x60>)
 8000ee4:	5413      	strb	r3, [r2, r0]
 8000ee6:	e7f9      	b.n	8000edc <HAL_NVIC_SetPriority+0x50>
 8000ee8:	e000ed00 	.word	0xe000ed00
 8000eec:	e000ed14 	.word	0xe000ed14

08000ef0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ef0:	3801      	subs	r0, #1
 8000ef2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000ef6:	d20b      	bcs.n	8000f10 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ef8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000efc:	4a05      	ldr	r2, [pc, #20]	@ (8000f14 <HAL_SYSTICK_Config+0x24>)
 8000efe:	21f0      	movs	r1, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f00:	6158      	str	r0, [r3, #20]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f02:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f04:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f08:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f0a:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f0c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f0e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000f10:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000f12:	4770      	bx	lr
 8000f14:	e000ed00 	.word	0xe000ed00

08000f18 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000f18:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000f1c:	4b04      	ldr	r3, [pc, #16]	@ (8000f30 <HAL_MPU_Disable+0x18>)
 8000f1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f20:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000f24:	625a      	str	r2, [r3, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000f26:	2200      	movs	r2, #0
 8000f28:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	e000ed00 	.word	0xe000ed00

08000f34 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000f34:	4b06      	ldr	r3, [pc, #24]	@ (8000f50 <HAL_MPU_Enable+0x1c>)
 8000f36:	f040 0001 	orr.w	r0, r0, #1
 8000f3a:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000f3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f40:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000f44:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000f46:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000f4a:	f3bf 8f6f 	isb	sy
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000f4e:	4770      	bx	lr
 8000f50:	e000ed00 	.word	0xe000ed00

08000f54 <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000f54:	7843      	ldrb	r3, [r0, #1]
 8000f56:	4a14      	ldr	r2, [pc, #80]	@ (8000fa8 <HAL_MPU_ConfigRegion+0x54>)
 8000f58:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000f5c:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8000f60:	f023 0301 	bic.w	r3, r3, #1
 8000f64:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000f68:	6843      	ldr	r3, [r0, #4]
 8000f6a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000f6e:	7ac3      	ldrb	r3, [r0, #11]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000f70:	7b01      	ldrb	r1, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000f72:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000f74:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000f78:	7801      	ldrb	r1, [r0, #0]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000f7a:	430b      	orrs	r3, r1
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000f7c:	7a81      	ldrb	r1, [r0, #10]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000f7e:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000f82:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000f84:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000f88:	7b81      	ldrb	r1, [r0, #14]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000f8a:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000f8e:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000f90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000f94:	7a41      	ldrb	r1, [r0, #9]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000f96:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000f9a:	7a01      	ldrb	r1, [r0, #8]
 8000f9c:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000fa0:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	e000ed00 	.word	0xe000ed00

08000fac <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8000fac:	b510      	push	{r4, lr}
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000fae:	4604      	mov	r4, r0
 8000fb0:	b908      	cbnz	r0, 8000fb6 <HAL_CRC_Init+0xa>
  {
    return HAL_ERROR;
 8000fb2:	2001      	movs	r0, #1
  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8000fb4:	bd10      	pop	{r4, pc}
  if (hcrc->State == HAL_CRC_STATE_RESET)
 8000fb6:	7f43      	ldrb	r3, [r0, #29]
 8000fb8:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000fbc:	b913      	cbnz	r3, 8000fc4 <HAL_CRC_Init+0x18>
    hcrc->Lock = HAL_UNLOCKED;
 8000fbe:	7702      	strb	r2, [r0, #28]
    HAL_CRC_MspInit(hcrc);
 8000fc0:	f7ff fde2 	bl	8000b88 <HAL_CRC_MspInit>
  hcrc->State = HAL_CRC_STATE_BUSY;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	7763      	strb	r3, [r4, #29]
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8000fc8:	7923      	ldrb	r3, [r4, #4]
 8000fca:	b9e3      	cbnz	r3, 8001006 <HAL_CRC_Init+0x5a>
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8000fcc:	6823      	ldr	r3, [r4, #0]
 8000fce:	4a13      	ldr	r2, [pc, #76]	@ (800101c <HAL_CRC_Init+0x70>)
 8000fd0:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8000fd2:	689a      	ldr	r2, [r3, #8]
 8000fd4:	f022 0218 	bic.w	r2, r2, #24
 8000fd8:	609a      	str	r2, [r3, #8]
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8000fda:	7962      	ldrb	r2, [r4, #5]
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8000fdc:	6823      	ldr	r3, [r4, #0]
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8000fde:	b9d2      	cbnz	r2, 8001016 <HAL_CRC_Init+0x6a>
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8000fe0:	f04f 32ff 	mov.w	r2, #4294967295
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8000fe4:	611a      	str	r2, [r3, #16]
  return HAL_OK;
 8000fe6:	2000      	movs	r0, #0
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8000fe8:	689a      	ldr	r2, [r3, #8]
 8000fea:	6961      	ldr	r1, [r4, #20]
 8000fec:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8000ff0:	430a      	orrs	r2, r1
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8000ff2:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8000ff4:	609a      	str	r2, [r3, #8]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8000ff6:	689a      	ldr	r2, [r3, #8]
 8000ff8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000ffc:	430a      	orrs	r2, r1
 8000ffe:	609a      	str	r2, [r3, #8]
  hcrc->State = HAL_CRC_STATE_READY;
 8001000:	2301      	movs	r3, #1
 8001002:	7763      	strb	r3, [r4, #29]
  return HAL_OK;
 8001004:	e7d6      	b.n	8000fb4 <HAL_CRC_Init+0x8>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001006:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800100a:	4620      	mov	r0, r4
 800100c:	f000 f808 	bl	8001020 <HAL_CRCEx_Polynomial_Set>
 8001010:	2800      	cmp	r0, #0
 8001012:	d0e2      	beq.n	8000fda <HAL_CRC_Init+0x2e>
 8001014:	e7cd      	b.n	8000fb2 <HAL_CRC_Init+0x6>
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001016:	6922      	ldr	r2, [r4, #16]
 8001018:	e7e4      	b.n	8000fe4 <HAL_CRC_Init+0x38>
 800101a:	bf00      	nop
 800101c:	04c11db7 	.word	0x04c11db7

08001020 <HAL_CRCEx_Polynomial_Set>:

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8001020:	07cb      	lsls	r3, r1, #31
{
 8001022:	b510      	push	{r4, lr}
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8001024:	d50d      	bpl.n	8001042 <HAL_CRCEx_Polynomial_Set+0x22>
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8001026:	231f      	movs	r3, #31
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8001028:	3b01      	subs	r3, #1
 800102a:	d31d      	bcc.n	8001068 <HAL_CRCEx_Polynomial_Set+0x48>
 800102c:	fa21 f403 	lsr.w	r4, r1, r3
 8001030:	07e4      	lsls	r4, r4, #31
 8001032:	d5f9      	bpl.n	8001028 <HAL_CRCEx_Polynomial_Set+0x8>
    {
    }

    switch (PolyLength)
 8001034:	2a10      	cmp	r2, #16
 8001036:	d013      	beq.n	8001060 <HAL_CRCEx_Polynomial_Set+0x40>
 8001038:	2a10      	cmp	r2, #16
 800103a:	d804      	bhi.n	8001046 <HAL_CRCEx_Polynomial_Set+0x26>
 800103c:	b13a      	cbz	r2, 800104e <HAL_CRCEx_Polynomial_Set+0x2e>
 800103e:	2a08      	cmp	r2, #8
 8001040:	d010      	beq.n	8001064 <HAL_CRCEx_Polynomial_Set+0x44>
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
        {
          status =   HAL_ERROR;
 8001042:	2001      	movs	r0, #1

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
  }
  /* Return function status */
  return status;
 8001044:	e00b      	b.n	800105e <HAL_CRCEx_Polynomial_Set+0x3e>
    switch (PolyLength)
 8001046:	2a18      	cmp	r2, #24
 8001048:	d1fb      	bne.n	8001042 <HAL_CRCEx_Polynomial_Set+0x22>
        if (msb >= HAL_CRC_LENGTH_7B)
 800104a:	2b06      	cmp	r3, #6
        if (msb >= HAL_CRC_LENGTH_16B)
 800104c:	d8f9      	bhi.n	8001042 <HAL_CRCEx_Polynomial_Set+0x22>
    WRITE_REG(hcrc->Instance->POL, Pol);
 800104e:	6800      	ldr	r0, [r0, #0]
 8001050:	6141      	str	r1, [r0, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8001052:	6883      	ldr	r3, [r0, #8]
 8001054:	f023 0318 	bic.w	r3, r3, #24
 8001058:	4313      	orrs	r3, r2
 800105a:	6083      	str	r3, [r0, #8]
 800105c:	2000      	movs	r0, #0
}
 800105e:	bd10      	pop	{r4, pc}
        if (msb >= HAL_CRC_LENGTH_8B)
 8001060:	2b07      	cmp	r3, #7
 8001062:	e7f3      	b.n	800104c <HAL_CRCEx_Polynomial_Set+0x2c>
        if (msb >= HAL_CRC_LENGTH_16B)
 8001064:	2b0f      	cmp	r3, #15
 8001066:	e7f1      	b.n	800104c <HAL_CRCEx_Polynomial_Set+0x2c>
    switch (PolyLength)
 8001068:	2a10      	cmp	r2, #16
 800106a:	d1e5      	bne.n	8001038 <HAL_CRCEx_Polynomial_Set+0x18>
 800106c:	e7e9      	b.n	8001042 <HAL_CRCEx_Polynomial_Set+0x22>
	...

08001070 <FLASH_Program_DoubleWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001070:	490a      	ldr	r1, [pc, #40]	@ (800109c <FLASH_Program_DoubleWord+0x2c>)
{
 8001072:	b510      	push	{r4, lr}
  FLASH->CR &= CR_PSIZE_MASK;
 8001074:	690c      	ldr	r4, [r1, #16]
 8001076:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
 800107a:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800107c:	690c      	ldr	r4, [r1, #16]
 800107e:	f444 7440 	orr.w	r4, r4, #768	@ 0x300
 8001082:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001084:	690c      	ldr	r4, [r1, #16]
 8001086:	f044 0401 	orr.w	r4, r4, #1
 800108a:	610c      	str	r4, [r1, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800108c:	6002      	str	r2, [r0, #0]
 800108e:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001092:	6043      	str	r3, [r0, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 8001094:	f3bf 8f4f 	dsb	sy

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001098:	bd10      	pop	{r4, pc}
 800109a:	bf00      	nop
 800109c:	40023c00 	.word	0x40023c00

080010a0 <FLASH_Program_Word>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 80010a0:	4b08      	ldr	r3, [pc, #32]	@ (80010c4 <FLASH_Program_Word+0x24>)
 80010a2:	691a      	ldr	r2, [r3, #16]
 80010a4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80010a8:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80010aa:	691a      	ldr	r2, [r3, #16]
 80010ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80010b0:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80010b2:	691a      	ldr	r2, [r3, #16]
 80010b4:	f042 0201 	orr.w	r2, r2, #1
 80010b8:	611a      	str	r2, [r3, #16]

  *(__IO uint32_t*)Address = Data;
 80010ba:	6001      	str	r1, [r0, #0]
 80010bc:	f3bf 8f4f 	dsb	sy
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	40023c00 	.word	0x40023c00

080010c8 <FLASH_Program_HalfWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 80010c8:	4b08      	ldr	r3, [pc, #32]	@ (80010ec <FLASH_Program_HalfWord+0x24>)
 80010ca:	691a      	ldr	r2, [r3, #16]
 80010cc:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80010d0:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80010d2:	691a      	ldr	r2, [r3, #16]
 80010d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80010d8:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80010da:	691a      	ldr	r2, [r3, #16]
 80010dc:	f042 0201 	orr.w	r2, r2, #1
 80010e0:	611a      	str	r2, [r3, #16]

  *(__IO uint16_t*)Address = Data;
 80010e2:	8001      	strh	r1, [r0, #0]
 80010e4:	f3bf 8f4f 	dsb	sy

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
  
}
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	40023c00 	.word	0x40023c00

080010f0 <FLASH_Program_Byte>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 80010f0:	4b07      	ldr	r3, [pc, #28]	@ (8001110 <FLASH_Program_Byte+0x20>)
 80010f2:	691a      	ldr	r2, [r3, #16]
 80010f4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80010f8:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80010fa:	691a      	ldr	r2, [r3, #16]
 80010fc:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80010fe:	691a      	ldr	r2, [r3, #16]
 8001100:	f042 0201 	orr.w	r2, r2, #1
 8001104:	611a      	str	r2, [r3, #16]

  *(__IO uint8_t*)Address = Data;
 8001106:	7001      	strb	r1, [r0, #0]
 8001108:	f3bf 8f4f 	dsb	sy

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	40023c00 	.word	0x40023c00

08001114 <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001114:	4a16      	ldr	r2, [pc, #88]	@ (8001170 <FLASH_SetErrorCode+0x5c>)
 8001116:	68d3      	ldr	r3, [r2, #12]
 8001118:	079b      	lsls	r3, r3, #30
 800111a:	d504      	bpl.n	8001126 <FLASH_SetErrorCode+0x12>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800111c:	4915      	ldr	r1, [pc, #84]	@ (8001174 <FLASH_SetErrorCode+0x60>)
 800111e:	698b      	ldr	r3, [r1, #24]
 8001120:	f043 0320 	orr.w	r3, r3, #32
 8001124:	618b      	str	r3, [r1, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001126:	68d3      	ldr	r3, [r2, #12]
 8001128:	06d8      	lsls	r0, r3, #27
 800112a:	d504      	bpl.n	8001136 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800112c:	4a11      	ldr	r2, [pc, #68]	@ (8001174 <FLASH_SetErrorCode+0x60>)
 800112e:	6993      	ldr	r3, [r2, #24]
 8001130:	f043 0310 	orr.w	r3, r3, #16
 8001134:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001136:	4a0e      	ldr	r2, [pc, #56]	@ (8001170 <FLASH_SetErrorCode+0x5c>)
 8001138:	68d3      	ldr	r3, [r2, #12]
 800113a:	0699      	lsls	r1, r3, #26
 800113c:	d504      	bpl.n	8001148 <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800113e:	490d      	ldr	r1, [pc, #52]	@ (8001174 <FLASH_SetErrorCode+0x60>)
 8001140:	698b      	ldr	r3, [r1, #24]
 8001142:	f043 0308 	orr.w	r3, r3, #8
 8001146:	618b      	str	r3, [r1, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001148:	68d3      	ldr	r3, [r2, #12]
 800114a:	065a      	lsls	r2, r3, #25
 800114c:	d504      	bpl.n	8001158 <FLASH_SetErrorCode+0x44>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800114e:	4a09      	ldr	r2, [pc, #36]	@ (8001174 <FLASH_SetErrorCode+0x60>)
 8001150:	6993      	ldr	r3, [r2, #24]
 8001152:	f043 0304 	orr.w	r3, r3, #4
 8001156:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 8001158:	4a05      	ldr	r2, [pc, #20]	@ (8001170 <FLASH_SetErrorCode+0x5c>)
 800115a:	68d3      	ldr	r3, [r2, #12]
 800115c:	061b      	lsls	r3, r3, #24
 800115e:	d504      	bpl.n	800116a <FLASH_SetErrorCode+0x56>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 8001160:	4904      	ldr	r1, [pc, #16]	@ (8001174 <FLASH_SetErrorCode+0x60>)
 8001162:	698b      	ldr	r3, [r1, #24]
 8001164:	f043 0302 	orr.w	r3, r3, #2
 8001168:	618b      	str	r3, [r1, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 800116a:	23f2      	movs	r3, #242	@ 0xf2
 800116c:	60d3      	str	r3, [r2, #12]
}
 800116e:	4770      	bx	lr
 8001170:	40023c00 	.word	0x40023c00
 8001174:	20001958 	.word	0x20001958

08001178 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001178:	4b06      	ldr	r3, [pc, #24]	@ (8001194 <HAL_FLASH_Unlock+0x1c>)
 800117a:	691a      	ldr	r2, [r3, #16]
 800117c:	2a00      	cmp	r2, #0
 800117e:	da07      	bge.n	8001190 <HAL_FLASH_Unlock+0x18>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001180:	4a05      	ldr	r2, [pc, #20]	@ (8001198 <HAL_FLASH_Unlock+0x20>)
 8001182:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001184:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 8001188:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800118a:	6918      	ldr	r0, [r3, #16]
 800118c:	0fc0      	lsrs	r0, r0, #31
 800118e:	4770      	bx	lr
  HAL_StatusTypeDef status = HAL_OK;
 8001190:	2000      	movs	r0, #0
}
 8001192:	4770      	bx	lr
 8001194:	40023c00 	.word	0x40023c00
 8001198:	45670123 	.word	0x45670123

0800119c <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 800119c:	4a03      	ldr	r2, [pc, #12]	@ (80011ac <HAL_FLASH_Lock+0x10>)
}
 800119e:	2000      	movs	r0, #0
  FLASH->CR |= FLASH_CR_LOCK;
 80011a0:	6913      	ldr	r3, [r2, #16]
 80011a2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80011a6:	6113      	str	r3, [r2, #16]
}
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	40023c00 	.word	0x40023c00

080011b0 <FLASH_WaitForLastOperation>:
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80011b0:	4b13      	ldr	r3, [pc, #76]	@ (8001200 <FLASH_WaitForLastOperation+0x50>)
 80011b2:	2200      	movs	r2, #0
{ 
 80011b4:	b570      	push	{r4, r5, r6, lr}
 80011b6:	4604      	mov	r4, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80011b8:	619a      	str	r2, [r3, #24]
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80011ba:	4d12      	ldr	r5, [pc, #72]	@ (8001204 <FLASH_WaitForLastOperation+0x54>)
  tickstart = HAL_GetTick();
 80011bc:	f7ff fe4e 	bl	8000e5c <HAL_GetTick>
 80011c0:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80011c2:	68eb      	ldr	r3, [r5, #12]
 80011c4:	03da      	lsls	r2, r3, #15
 80011c6:	d407      	bmi.n	80011d8 <FLASH_WaitForLastOperation+0x28>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 80011c8:	68eb      	ldr	r3, [r5, #12]
 80011ca:	f013 0ff2 	tst.w	r3, #242	@ 0xf2
 80011ce:	d00e      	beq.n	80011ee <FLASH_WaitForLastOperation+0x3e>
    FLASH_SetErrorCode();
 80011d0:	f7ff ffa0 	bl	8001114 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80011d4:	2001      	movs	r0, #1
 80011d6:	e003      	b.n	80011e0 <FLASH_WaitForLastOperation+0x30>
    if(Timeout != HAL_MAX_DELAY)
 80011d8:	1c61      	adds	r1, r4, #1
 80011da:	d0f2      	beq.n	80011c2 <FLASH_WaitForLastOperation+0x12>
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 80011dc:	b90c      	cbnz	r4, 80011e2 <FLASH_WaitForLastOperation+0x32>
        return HAL_TIMEOUT;
 80011de:	2003      	movs	r0, #3
}  
 80011e0:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 80011e2:	f7ff fe3b 	bl	8000e5c <HAL_GetTick>
 80011e6:	1b80      	subs	r0, r0, r6
 80011e8:	42a0      	cmp	r0, r4
 80011ea:	d9ea      	bls.n	80011c2 <FLASH_WaitForLastOperation+0x12>
 80011ec:	e7f7      	b.n	80011de <FLASH_WaitForLastOperation+0x2e>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80011ee:	68eb      	ldr	r3, [r5, #12]
 80011f0:	07db      	lsls	r3, r3, #31
 80011f2:	d401      	bmi.n	80011f8 <FLASH_WaitForLastOperation+0x48>
  return HAL_OK;
 80011f4:	2000      	movs	r0, #0
 80011f6:	e7f3      	b.n	80011e0 <FLASH_WaitForLastOperation+0x30>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80011f8:	2301      	movs	r3, #1
 80011fa:	60eb      	str	r3, [r5, #12]
 80011fc:	e7fa      	b.n	80011f4 <FLASH_WaitForLastOperation+0x44>
 80011fe:	bf00      	nop
 8001200:	20001958 	.word	0x20001958
 8001204:	40023c00 	.word	0x40023c00

08001208 <HAL_FLASH_Program>:
{
 8001208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 800120c:	4f1b      	ldr	r7, [pc, #108]	@ (800127c <HAL_FLASH_Program+0x74>)
{
 800120e:	4698      	mov	r8, r3
 8001210:	4606      	mov	r6, r0
 8001212:	460c      	mov	r4, r1
  __HAL_LOCK(&pFlash);
 8001214:	7d3b      	ldrb	r3, [r7, #20]
{
 8001216:	4615      	mov	r5, r2
  __HAL_LOCK(&pFlash);
 8001218:	2b01      	cmp	r3, #1
 800121a:	d02d      	beq.n	8001278 <HAL_FLASH_Program+0x70>
 800121c:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800121e:	f24c 3050 	movw	r0, #50000	@ 0xc350
  __HAL_LOCK(&pFlash);
 8001222:	753b      	strb	r3, [r7, #20]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001224:	f7ff ffc4 	bl	80011b0 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8001228:	b990      	cbnz	r0, 8001250 <HAL_FLASH_Program+0x48>
    switch(TypeProgram)
 800122a:	2e03      	cmp	r6, #3
 800122c:	d807      	bhi.n	800123e <HAL_FLASH_Program+0x36>
 800122e:	e8df f006 	tbb	[pc, r6]
 8001232:	1302      	.short	0x1302
 8001234:	1d18      	.short	0x1d18
        FLASH_Program_Byte(Address, (uint8_t) Data);
 8001236:	b2e9      	uxtb	r1, r5
 8001238:	4620      	mov	r0, r4
 800123a:	f7ff ff59 	bl	80010f0 <FLASH_Program_Byte>
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800123e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001242:	f7ff ffb5 	bl	80011b0 <FLASH_WaitForLastOperation>
    FLASH->CR &= (~FLASH_CR_PG);
 8001246:	4a0e      	ldr	r2, [pc, #56]	@ (8001280 <HAL_FLASH_Program+0x78>)
 8001248:	6913      	ldr	r3, [r2, #16]
 800124a:	f023 0301 	bic.w	r3, r3, #1
 800124e:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 8001250:	2300      	movs	r3, #0
 8001252:	753b      	strb	r3, [r7, #20]
}
 8001254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001258:	b2a9      	uxth	r1, r5
 800125a:	4620      	mov	r0, r4
 800125c:	f7ff ff34 	bl	80010c8 <FLASH_Program_HalfWord>
        break;
 8001260:	e7ed      	b.n	800123e <HAL_FLASH_Program+0x36>
        FLASH_Program_Word(Address, (uint32_t) Data);
 8001262:	4629      	mov	r1, r5
 8001264:	4620      	mov	r0, r4
 8001266:	f7ff ff1b 	bl	80010a0 <FLASH_Program_Word>
        break;
 800126a:	e7e8      	b.n	800123e <HAL_FLASH_Program+0x36>
        FLASH_Program_DoubleWord(Address, Data);
 800126c:	462a      	mov	r2, r5
 800126e:	4643      	mov	r3, r8
 8001270:	4620      	mov	r0, r4
 8001272:	f7ff fefd 	bl	8001070 <FLASH_Program_DoubleWord>
        break;
 8001276:	e7e2      	b.n	800123e <HAL_FLASH_Program+0x36>
  __HAL_LOCK(&pFlash);
 8001278:	2002      	movs	r0, #2
 800127a:	e7eb      	b.n	8001254 <HAL_FLASH_Program+0x4c>
 800127c:	20001958 	.word	0x20001958
 8001280:	40023c00 	.word	0x40023c00

08001284 <FLASH_MassErase>:
{
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 8001284:	4b08      	ldr	r3, [pc, #32]	@ (80012a8 <FLASH_MassErase+0x24>)
 8001286:	691a      	ldr	r2, [r3, #16]
 8001288:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800128c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_MER;
 800128e:	691a      	ldr	r2, [r3, #16]
 8001290:	f042 0204 	orr.w	r2, r2, #4
 8001294:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 8001296:	691a      	ldr	r2, [r3, #16]
 8001298:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800129c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80012a0:	611a      	str	r2, [r3, #16]
 80012a2:	f3bf 8f4f 	dsb	sy
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 80012a6:	4770      	bx	lr
 80012a8:	40023c00 	.word	0x40023c00

080012ac <FLASH_Erase_Sector>:
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
  }

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 80012ac:	4b0e      	ldr	r3, [pc, #56]	@ (80012e8 <FLASH_Erase_Sector+0x3c>)
 80012ae:	2902      	cmp	r1, #2
 80012b0:	691a      	ldr	r2, [r3, #16]
 80012b2:	bf94      	ite	ls
 80012b4:	0209      	lslls	r1, r1, #8
{
 80012b6:	f44f 7140 	movhi.w	r1, #768	@ 0x300
  FLASH->CR &= CR_PSIZE_MASK;
 80012ba:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80012be:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 80012c0:	691a      	ldr	r2, [r3, #16]
 80012c2:	430a      	orrs	r2, r1
 80012c4:	611a      	str	r2, [r3, #16]
  FLASH->CR &= SECTOR_MASK;
 80012c6:	691a      	ldr	r2, [r3, #16]
 80012c8:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 80012cc:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80012ce:	691a      	ldr	r2, [r3, #16]
 80012d0:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
 80012d4:	f040 0002 	orr.w	r0, r0, #2
 80012d8:	6118      	str	r0, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80012da:	691a      	ldr	r2, [r3, #16]
 80012dc:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80012e0:	611a      	str	r2, [r3, #16]
 80012e2:	f3bf 8f4f 	dsb	sy
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 80012e6:	4770      	bx	lr
 80012e8:	40023c00 	.word	0x40023c00

080012ec <HAL_FLASHEx_Erase>:
{
 80012ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 80012f0:	f8df 8090 	ldr.w	r8, [pc, #144]	@ 8001384 <HAL_FLASHEx_Erase+0x98>
{
 80012f4:	4605      	mov	r5, r0
 80012f6:	460f      	mov	r7, r1
  __HAL_LOCK(&pFlash);
 80012f8:	f898 3014 	ldrb.w	r3, [r8, #20]
 80012fc:	2b01      	cmp	r3, #1
 80012fe:	d03d      	beq.n	800137c <HAL_FLASHEx_Erase+0x90>
 8001300:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001302:	f24c 3050 	movw	r0, #50000	@ 0xc350
  __HAL_LOCK(&pFlash);
 8001306:	f888 3014 	strb.w	r3, [r8, #20]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800130a:	f7ff ff51 	bl	80011b0 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800130e:	4604      	mov	r4, r0
 8001310:	b990      	cbnz	r0, 8001338 <HAL_FLASHEx_Erase+0x4c>
    *SectorError = 0xFFFFFFFFU;
 8001312:	f04f 33ff 	mov.w	r3, #4294967295
 8001316:	603b      	str	r3, [r7, #0]
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001318:	682b      	ldr	r3, [r5, #0]
 800131a:	2b01      	cmp	r3, #1
 800131c:	d112      	bne.n	8001344 <HAL_FLASHEx_Erase+0x58>
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
 800131e:	7b28      	ldrb	r0, [r5, #12]
 8001320:	f7ff ffb0 	bl	8001284 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001324:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001328:	f7ff ff42 	bl	80011b0 <FLASH_WaitForLastOperation>
      FLASH->CR &= (~FLASH_MER_BIT);
 800132c:	4a14      	ldr	r2, [pc, #80]	@ (8001380 <HAL_FLASHEx_Erase+0x94>)
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800132e:	4604      	mov	r4, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 8001330:	6913      	ldr	r3, [r2, #16]
 8001332:	f023 0304 	bic.w	r3, r3, #4
 8001336:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 8001338:	2300      	movs	r3, #0
 800133a:	f888 3014 	strb.w	r3, [r8, #20]
}
 800133e:	4620      	mov	r0, r4
 8001340:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001344:	686e      	ldr	r6, [r5, #4]
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 8001346:	f8df 9038 	ldr.w	r9, [pc, #56]	@ 8001380 <HAL_FLASHEx_Erase+0x94>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800134a:	e9d5 2301 	ldrd	r2, r3, [r5, #4]
 800134e:	4413      	add	r3, r2
 8001350:	42b3      	cmp	r3, r6
 8001352:	d9f1      	bls.n	8001338 <HAL_FLASHEx_Erase+0x4c>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8001354:	7b29      	ldrb	r1, [r5, #12]
 8001356:	4630      	mov	r0, r6
 8001358:	f7ff ffa8 	bl	80012ac <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800135c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001360:	f7ff ff26 	bl	80011b0 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 8001364:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8001368:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 800136c:	f8c9 3010 	str.w	r3, [r9, #16]
        if(status != HAL_OK) 
 8001370:	b110      	cbz	r0, 8001378 <HAL_FLASHEx_Erase+0x8c>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001372:	4604      	mov	r4, r0
          *SectorError = index;
 8001374:	603e      	str	r6, [r7, #0]
          break;
 8001376:	e7df      	b.n	8001338 <HAL_FLASHEx_Erase+0x4c>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001378:	3601      	adds	r6, #1
 800137a:	e7e6      	b.n	800134a <HAL_FLASHEx_Erase+0x5e>
  __HAL_LOCK(&pFlash);
 800137c:	2402      	movs	r4, #2
 800137e:	e7de      	b.n	800133e <HAL_FLASHEx_Erase+0x52>
 8001380:	40023c00 	.word	0x40023c00
 8001384:	20001958 	.word	0x20001958

08001388 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001388:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800138c:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800138e:	f8df 91bc 	ldr.w	r9, [pc, #444]	@ 800154c <HAL_GPIO_Init+0x1c4>
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001392:	4a6c      	ldr	r2, [pc, #432]	@ (8001544 <HAL_GPIO_Init+0x1bc>)
    ioposition = ((uint32_t)0x01) << position;
 8001394:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001396:	680d      	ldr	r5, [r1, #0]
    ioposition = ((uint32_t)0x01) << position;
 8001398:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800139a:	ea04 0605 	and.w	r6, r4, r5
    if (iocurrent == ioposition)
 800139e:	43ac      	bics	r4, r5
 80013a0:	f040 80b7 	bne.w	8001512 <HAL_GPIO_Init+0x18a>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013a4:	684d      	ldr	r5, [r1, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80013a6:	2703      	movs	r7, #3
 80013a8:	ea4f 0e43 	mov.w	lr, r3, lsl #1
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013ac:	f005 0403 	and.w	r4, r5, #3
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80013b0:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013b4:	1e67      	subs	r7, r4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80013b6:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013ba:	2f01      	cmp	r7, #1
 80013bc:	d834      	bhi.n	8001428 <HAL_GPIO_Init+0xa0>
        temp = GPIOx->OSPEEDR;
 80013be:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80013c0:	ea07 080c 	and.w	r8, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2));
 80013c4:	68cf      	ldr	r7, [r1, #12]
 80013c6:	fa07 f70e 	lsl.w	r7, r7, lr
 80013ca:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OSPEEDR = temp;
 80013ce:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80013d0:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013d2:	ea27 0806 	bic.w	r8, r7, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013d6:	f3c5 1700 	ubfx	r7, r5, #4, #1
 80013da:	409f      	lsls	r7, r3
 80013dc:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 80013e0:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 80013e2:	68c7      	ldr	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013e4:	2c02      	cmp	r4, #2
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80013e6:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80013ea:	688f      	ldr	r7, [r1, #8]
 80013ec:	fa07 f70e 	lsl.w	r7, r7, lr
 80013f0:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->PUPDR = temp;
 80013f4:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013f6:	d119      	bne.n	800142c <HAL_GPIO_Init+0xa4>
        temp = GPIOx->AFR[position >> 3];
 80013f8:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80013fc:	f003 0a07 	and.w	sl, r3, #7
 8001400:	f04f 0b0f 	mov.w	fp, #15
 8001404:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8001408:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = GPIOx->AFR[position >> 3];
 800140c:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001410:	fa0b fb0a 	lsl.w	fp, fp, sl
 8001414:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001418:	690f      	ldr	r7, [r1, #16]
 800141a:	fa07 f70a 	lsl.w	r7, r7, sl
 800141e:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3] = temp;
 8001422:	f8c8 7020 	str.w	r7, [r8, #32]
 8001426:	e001      	b.n	800142c <HAL_GPIO_Init+0xa4>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001428:	2c03      	cmp	r4, #3
 800142a:	d1da      	bne.n	80013e2 <HAL_GPIO_Init+0x5a>
      temp = GPIOx->MODER;
 800142c:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800142e:	fa04 f40e 	lsl.w	r4, r4, lr
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001432:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001436:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800143a:	ea44 0407 	orr.w	r4, r4, r7
      GPIOx->MODER = temp;
 800143e:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001440:	d067      	beq.n	8001512 <HAL_GPIO_Init+0x18a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001442:	f8d9 4044 	ldr.w	r4, [r9, #68]	@ 0x44
 8001446:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800144a:	f003 0c03 	and.w	ip, r3, #3
 800144e:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001452:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8001456:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800145a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800145e:	f8c9 4044 	str.w	r4, [r9, #68]	@ 0x44
 8001462:	f507 379c 	add.w	r7, r7, #79872	@ 0x13800
 8001466:	f8d9 4044 	ldr.w	r4, [r9, #68]	@ 0x44
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800146a:	fa0e fe0c 	lsl.w	lr, lr, ip
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800146e:	f404 4480 	and.w	r4, r4, #16384	@ 0x4000
 8001472:	9401      	str	r4, [sp, #4]
 8001474:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8001476:	68bc      	ldr	r4, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001478:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800147c:	4c32      	ldr	r4, [pc, #200]	@ (8001548 <HAL_GPIO_Init+0x1c0>)
 800147e:	42a0      	cmp	r0, r4
 8001480:	d04e      	beq.n	8001520 <HAL_GPIO_Init+0x198>
 8001482:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001486:	42a0      	cmp	r0, r4
 8001488:	d04c      	beq.n	8001524 <HAL_GPIO_Init+0x19c>
 800148a:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800148e:	42a0      	cmp	r0, r4
 8001490:	d04a      	beq.n	8001528 <HAL_GPIO_Init+0x1a0>
 8001492:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001496:	42a0      	cmp	r0, r4
 8001498:	d048      	beq.n	800152c <HAL_GPIO_Init+0x1a4>
 800149a:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800149e:	42a0      	cmp	r0, r4
 80014a0:	d046      	beq.n	8001530 <HAL_GPIO_Init+0x1a8>
 80014a2:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014a6:	42a0      	cmp	r0, r4
 80014a8:	d044      	beq.n	8001534 <HAL_GPIO_Init+0x1ac>
 80014aa:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014ae:	42a0      	cmp	r0, r4
 80014b0:	d042      	beq.n	8001538 <HAL_GPIO_Init+0x1b0>
 80014b2:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014b6:	42a0      	cmp	r0, r4
 80014b8:	d040      	beq.n	800153c <HAL_GPIO_Init+0x1b4>
 80014ba:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014be:	42a0      	cmp	r0, r4
 80014c0:	d03e      	beq.n	8001540 <HAL_GPIO_Init+0x1b8>
 80014c2:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014c6:	42a0      	cmp	r0, r4
 80014c8:	bf14      	ite	ne
 80014ca:	240a      	movne	r4, #10
 80014cc:	2409      	moveq	r4, #9
 80014ce:	fa04 f40c 	lsl.w	r4, r4, ip
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80014d2:	f415 1f80 	tst.w	r5, #1048576	@ 0x100000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80014d6:	ea44 040e 	orr.w	r4, r4, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 80014da:	60bc      	str	r4, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
 80014dc:	ea6f 0706 	mvn.w	r7, r6
        temp = EXTI->RTSR;
 80014e0:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 80014e2:	bf0c      	ite	eq
 80014e4:	403c      	andeq	r4, r7
        {
          temp |= iocurrent;
 80014e6:	4334      	orrne	r4, r6
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80014e8:	f415 1f00 	tst.w	r5, #2097152	@ 0x200000
        EXTI->RTSR = temp;
 80014ec:	6094      	str	r4, [r2, #8]
        temp = EXTI->FTSR;
 80014ee:	68d4      	ldr	r4, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 80014f0:	bf0c      	ite	eq
 80014f2:	403c      	andeq	r4, r7
        {
          temp |= iocurrent;
 80014f4:	4334      	orrne	r4, r6
        }
        EXTI->FTSR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80014f6:	f415 3f00 	tst.w	r5, #131072	@ 0x20000
        EXTI->FTSR = temp;
 80014fa:	60d4      	str	r4, [r2, #12]
        temp = EXTI->EMR;
 80014fc:	6854      	ldr	r4, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 80014fe:	bf0c      	ite	eq
 8001500:	403c      	andeq	r4, r7
        {
          temp |= iocurrent;
 8001502:	4334      	orrne	r4, r6
        EXTI->EMR = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001504:	03ed      	lsls	r5, r5, #15
        EXTI->EMR = temp;
 8001506:	6054      	str	r4, [r2, #4]
        temp = EXTI->IMR;
 8001508:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800150a:	bf54      	ite	pl
 800150c:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 800150e:	4334      	orrmi	r4, r6
        }
        EXTI->IMR = temp;
 8001510:	6014      	str	r4, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001512:	3301      	adds	r3, #1
 8001514:	2b10      	cmp	r3, #16
 8001516:	f47f af3d 	bne.w	8001394 <HAL_GPIO_Init+0xc>
      }
    }
  }
}
 800151a:	b003      	add	sp, #12
 800151c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001520:	2400      	movs	r4, #0
 8001522:	e7d4      	b.n	80014ce <HAL_GPIO_Init+0x146>
 8001524:	2401      	movs	r4, #1
 8001526:	e7d2      	b.n	80014ce <HAL_GPIO_Init+0x146>
 8001528:	2402      	movs	r4, #2
 800152a:	e7d0      	b.n	80014ce <HAL_GPIO_Init+0x146>
 800152c:	2403      	movs	r4, #3
 800152e:	e7ce      	b.n	80014ce <HAL_GPIO_Init+0x146>
 8001530:	2404      	movs	r4, #4
 8001532:	e7cc      	b.n	80014ce <HAL_GPIO_Init+0x146>
 8001534:	2405      	movs	r4, #5
 8001536:	e7ca      	b.n	80014ce <HAL_GPIO_Init+0x146>
 8001538:	2406      	movs	r4, #6
 800153a:	e7c8      	b.n	80014ce <HAL_GPIO_Init+0x146>
 800153c:	2407      	movs	r4, #7
 800153e:	e7c6      	b.n	80014ce <HAL_GPIO_Init+0x146>
 8001540:	2408      	movs	r4, #8
 8001542:	e7c4      	b.n	80014ce <HAL_GPIO_Init+0x146>
 8001544:	40013c00 	.word	0x40013c00
 8001548:	40020000 	.word	0x40020000
 800154c:	40023800 	.word	0x40023800

08001550 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001550:	4a02      	ldr	r2, [pc, #8]	@ (800155c <HAL_PWR_EnableBkUpAccess+0xc>)
 8001552:	6813      	ldr	r3, [r2, #0]
 8001554:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001558:	6013      	str	r3, [r2, #0]
}
 800155a:	4770      	bx	lr
 800155c:	40007000 	.word	0x40007000

08001560 <HAL_PWREx_DisableBkUpReg>:
/**
  * @brief Disables the Backup Regulator.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_DisableBkUpReg(void)
{
 8001560:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0;
  
  /* Disable Backup regulator */
  PWR->CSR1 &= (uint32_t)~((uint32_t)PWR_CSR1_BRE);
 8001562:	4c0c      	ldr	r4, [pc, #48]	@ (8001594 <HAL_PWREx_DisableBkUpReg+0x34>)
 8001564:	6863      	ldr	r3, [r4, #4]
 8001566:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800156a:	6063      	str	r3, [r4, #4]
  
  /* Workaround for the following hardware bug: */
  /* Id 19: PWR : No STANDBY wake-up when Back-up RAM enabled (ref. Errata Sheet p23) */
  PWR->CSR1 |= PWR_CSR1_EIWUP;
 800156c:	6863      	ldr	r3, [r4, #4]
 800156e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001572:	6063      	str	r3, [r4, #4]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001574:	f7ff fc72 	bl	8000e5c <HAL_GetTick>
 8001578:	4605      	mov	r5, r0

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) != RESET)
 800157a:	6860      	ldr	r0, [r4, #4]
 800157c:	f010 0008 	ands.w	r0, r0, #8
 8001580:	d100      	bne.n	8001584 <HAL_PWREx_DisableBkUpReg+0x24>
    {
      return HAL_TIMEOUT;
    } 
  }
  return HAL_OK;
}
 8001582:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
 8001584:	f7ff fc6a 	bl	8000e5c <HAL_GetTick>
 8001588:	1b40      	subs	r0, r0, r5
 800158a:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800158e:	d9f4      	bls.n	800157a <HAL_PWREx_DisableBkUpReg+0x1a>
      return HAL_TIMEOUT;
 8001590:	2003      	movs	r0, #3
 8001592:	e7f6      	b.n	8001582 <HAL_PWREx_DisableBkUpReg+0x22>
 8001594:	40007000 	.word	0x40007000

08001598 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8001598:	4b19      	ldr	r3, [pc, #100]	@ (8001600 <HAL_PWREx_EnableOverDrive+0x68>)
{
 800159a:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 800159c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800159e:	4c19      	ldr	r4, [pc, #100]	@ (8001604 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80015a0:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80015a4:	641a      	str	r2, [r3, #64]	@ 0x40
 80015a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015ac:	9301      	str	r3, [sp, #4]
 80015ae:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 80015b0:	6823      	ldr	r3, [r4, #0]
 80015b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015b6:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80015b8:	f7ff fc50 	bl	8000e5c <HAL_GetTick>
 80015bc:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80015be:	6863      	ldr	r3, [r4, #4]
 80015c0:	03da      	lsls	r2, r3, #15
 80015c2:	d50c      	bpl.n	80015de <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80015c4:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80015c6:	4d0f      	ldr	r5, [pc, #60]	@ (8001604 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80015c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015cc:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80015ce:	f7ff fc45 	bl	8000e5c <HAL_GetTick>
 80015d2:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80015d4:	686b      	ldr	r3, [r5, #4]
 80015d6:	039b      	lsls	r3, r3, #14
 80015d8:	d50a      	bpl.n	80015f0 <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 80015da:	2000      	movs	r0, #0
 80015dc:	e006      	b.n	80015ec <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80015de:	f7ff fc3d 	bl	8000e5c <HAL_GetTick>
 80015e2:	1b40      	subs	r0, r0, r5
 80015e4:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80015e8:	d9e9      	bls.n	80015be <HAL_PWREx_EnableOverDrive+0x26>
      return HAL_TIMEOUT;
 80015ea:	2003      	movs	r0, #3
}
 80015ec:	b003      	add	sp, #12
 80015ee:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80015f0:	f7ff fc34 	bl	8000e5c <HAL_GetTick>
 80015f4:	1b00      	subs	r0, r0, r4
 80015f6:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80015fa:	d9eb      	bls.n	80015d4 <HAL_PWREx_EnableOverDrive+0x3c>
 80015fc:	e7f5      	b.n	80015ea <HAL_PWREx_EnableOverDrive+0x52>
 80015fe:	bf00      	nop
 8001600:	40023800 	.word	0x40023800
 8001604:	40007000 	.word	0x40007000

08001608 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8001608:	b570      	push	{r4, r5, r6, lr}

  /* Get Start Tick */
  tickstart = HAL_GetTick();

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800160a:	4c47      	ldr	r4, [pc, #284]	@ (8001728 <HAL_RCC_DeInit+0x120>)
  tickstart = HAL_GetTick();
 800160c:	f7ff fc26 	bl	8000e5c <HAL_GetTick>
 8001610:	4605      	mov	r5, r0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001612:	6823      	ldr	r3, [r4, #0]
 8001614:	f043 0301 	orr.w	r3, r3, #1
 8001618:	6023      	str	r3, [r4, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 800161a:	6823      	ldr	r3, [r4, #0]
 800161c:	079e      	lsls	r6, r3, #30
 800161e:	d55d      	bpl.n	80016dc <HAL_RCC_DeInit+0xd4>
      return HAL_TIMEOUT;
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8001620:	6823      	ldr	r3, [r4, #0]
  CLEAR_REG(RCC->CFGR);

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001622:	f241 3688 	movw	r6, #5000	@ 0x1388
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8001626:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800162a:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800162c:	f7ff fc16 	bl	8000e5c <HAL_GetTick>
  CLEAR_REG(RCC->CFGR);
 8001630:	2300      	movs	r3, #0
  tickstart = HAL_GetTick();
 8001632:	4605      	mov	r5, r0
  CLEAR_REG(RCC->CFGR);
 8001634:	60a3      	str	r3, [r4, #8]
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8001636:	4c3c      	ldr	r4, [pc, #240]	@ (8001728 <HAL_RCC_DeInit+0x120>)
 8001638:	68a3      	ldr	r3, [r4, #8]
 800163a:	f013 0f0c 	tst.w	r3, #12
 800163e:	d154      	bne.n	80016ea <HAL_RCC_DeInit+0xe2>
      return HAL_TIMEOUT;
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001640:	f7ff fc0c 	bl	8000e5c <HAL_GetTick>

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8001644:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8001646:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8001648:	f423 2350 	bic.w	r3, r3, #851968	@ 0xd0000
 800164c:	6023      	str	r3, [r4, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800164e:	4c36      	ldr	r4, [pc, #216]	@ (8001728 <HAL_RCC_DeInit+0x120>)
 8001650:	6823      	ldr	r3, [r4, #0]
 8001652:	0398      	lsls	r0, r3, #14
 8001654:	d44f      	bmi.n	80016f6 <HAL_RCC_DeInit+0xee>
      return HAL_TIMEOUT;
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001656:	f7ff fc01 	bl	8000e5c <HAL_GetTick>

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800165a:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800165c:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800165e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001662:	6023      	str	r3, [r4, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8001664:	4c30      	ldr	r4, [pc, #192]	@ (8001728 <HAL_RCC_DeInit+0x120>)
 8001666:	6823      	ldr	r3, [r4, #0]
 8001668:	0199      	lsls	r1, r3, #6
 800166a:	d44a      	bmi.n	8001702 <HAL_RCC_DeInit+0xfa>
      return HAL_TIMEOUT;
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800166c:	f7ff fbf6 	bl	8000e5c <HAL_GetTick>

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8001670:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8001672:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8001674:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001678:	6023      	str	r3, [r4, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800167a:	4c2b      	ldr	r4, [pc, #172]	@ (8001728 <HAL_RCC_DeInit+0x120>)
 800167c:	6823      	ldr	r3, [r4, #0]
 800167e:	011a      	lsls	r2, r3, #4
 8001680:	d445      	bmi.n	800170e <HAL_RCC_DeInit+0x106>
      return HAL_TIMEOUT;
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001682:	f7ff fbeb 	bl	8000e5c <HAL_GetTick>

  /* Reset PLLSAI bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAION);
 8001686:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8001688:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAION);
 800168a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800168e:	6023      	str	r3, [r4, #0]

  /* Wait till PLLSAI is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 8001690:	4c25      	ldr	r4, [pc, #148]	@ (8001728 <HAL_RCC_DeInit+0x120>)
 8001692:	6823      	ldr	r3, [r4, #0]
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	d440      	bmi.n	800171a <HAL_RCC_DeInit+0x112>
      return HAL_TIMEOUT;
    }
  }

  /* Once PLL, PLLI2S and PLLSAI are OFF, reset PLLCFGR register to default value */
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | 0x20000000U;
 8001698:	4b24      	ldr	r3, [pc, #144]	@ (800172c <HAL_RCC_DeInit+0x124>)

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 800169a:	4a25      	ldr	r2, [pc, #148]	@ (8001730 <HAL_RCC_DeInit+0x128>)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | 0x20000000U;
 800169c:	6063      	str	r3, [r4, #4]
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
 800169e:	3b10      	subs	r3, #16
 80016a0:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2 | 0x20000000U;
 80016a4:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE | RCC_CIR_PLLI2SRDYIE | RCC_CIR_PLLSAIRDYIE);
 80016a8:	68e3      	ldr	r3, [r4, #12]
 80016aa:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80016ae:	60e3      	str	r3, [r4, #12]
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_PLLI2SRDYC | RCC_CIR_PLLSAIRDYC | RCC_CIR_CSSC);
 80016b0:	68e3      	ldr	r3, [r4, #12]
 80016b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80016b6:	60e3      	str	r3, [r4, #12]
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80016b8:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 80016ba:	f023 0301 	bic.w	r3, r3, #1
 80016be:	6763      	str	r3, [r4, #116]	@ 0x74
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 80016c0:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 80016c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80016c6:	6763      	str	r3, [r4, #116]	@ 0x74
  SystemCoreClock = HSI_VALUE;
 80016c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001734 <HAL_RCC_DeInit+0x12c>)
 80016ca:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80016cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001738 <HAL_RCC_DeInit+0x130>)
 80016ce:	6818      	ldr	r0, [r3, #0]
 80016d0:	f7ff fb88 	bl	8000de4 <HAL_InitTick>
 80016d4:	3800      	subs	r0, #0
 80016d6:	bf18      	it	ne
 80016d8:	2001      	movne	r0, #1
 80016da:	e005      	b.n	80016e8 <HAL_RCC_DeInit+0xe0>
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016dc:	f7ff fbbe 	bl	8000e5c <HAL_GetTick>
 80016e0:	1b40      	subs	r0, r0, r5
 80016e2:	2802      	cmp	r0, #2
 80016e4:	d999      	bls.n	800161a <HAL_RCC_DeInit+0x12>
      return HAL_TIMEOUT;
 80016e6:	2003      	movs	r0, #3
  }
  else
  {
    return HAL_OK;
  }
}
 80016e8:	bd70      	pop	{r4, r5, r6, pc}
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016ea:	f7ff fbb7 	bl	8000e5c <HAL_GetTick>
 80016ee:	1b40      	subs	r0, r0, r5
 80016f0:	42b0      	cmp	r0, r6
 80016f2:	d9a1      	bls.n	8001638 <HAL_RCC_DeInit+0x30>
 80016f4:	e7f7      	b.n	80016e6 <HAL_RCC_DeInit+0xde>
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016f6:	f7ff fbb1 	bl	8000e5c <HAL_GetTick>
 80016fa:	1b40      	subs	r0, r0, r5
 80016fc:	2864      	cmp	r0, #100	@ 0x64
 80016fe:	d9a7      	bls.n	8001650 <HAL_RCC_DeInit+0x48>
 8001700:	e7f1      	b.n	80016e6 <HAL_RCC_DeInit+0xde>
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001702:	f7ff fbab 	bl	8000e5c <HAL_GetTick>
 8001706:	1b40      	subs	r0, r0, r5
 8001708:	2802      	cmp	r0, #2
 800170a:	d9ac      	bls.n	8001666 <HAL_RCC_DeInit+0x5e>
 800170c:	e7eb      	b.n	80016e6 <HAL_RCC_DeInit+0xde>
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800170e:	f7ff fba5 	bl	8000e5c <HAL_GetTick>
 8001712:	1b40      	subs	r0, r0, r5
 8001714:	2864      	cmp	r0, #100	@ 0x64
 8001716:	d9b1      	bls.n	800167c <HAL_RCC_DeInit+0x74>
 8001718:	e7e5      	b.n	80016e6 <HAL_RCC_DeInit+0xde>
    if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800171a:	f7ff fb9f 	bl	8000e5c <HAL_GetTick>
 800171e:	1b40      	subs	r0, r0, r5
 8001720:	2864      	cmp	r0, #100	@ 0x64
 8001722:	d9b6      	bls.n	8001692 <HAL_RCC_DeInit+0x8a>
 8001724:	e7df      	b.n	80016e6 <HAL_RCC_DeInit+0xde>
 8001726:	bf00      	nop
 8001728:	40023800 	.word	0x40023800
 800172c:	24003010 	.word	0x24003010
 8001730:	00f42400 	.word	0x00f42400
 8001734:	20000000 	.word	0x20000000
 8001738:	20000008 	.word	0x20000008

0800173c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800173c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001740:	4604      	mov	r4, r0
 8001742:	b340      	cbz	r0, 8001796 <HAL_RCC_OscConfig+0x5a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001744:	6803      	ldr	r3, [r0, #0]
 8001746:	07de      	lsls	r6, r3, #31
 8001748:	d410      	bmi.n	800176c <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800174a:	6823      	ldr	r3, [r4, #0]
 800174c:	079d      	lsls	r5, r3, #30
 800174e:	d461      	bmi.n	8001814 <HAL_RCC_OscConfig+0xd8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001750:	6823      	ldr	r3, [r4, #0]
 8001752:	0719      	lsls	r1, r3, #28
 8001754:	f100 80a6 	bmi.w	80018a4 <HAL_RCC_OscConfig+0x168>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001758:	6823      	ldr	r3, [r4, #0]
 800175a:	075a      	lsls	r2, r3, #29
 800175c:	f100 80c7 	bmi.w	80018ee <HAL_RCC_OscConfig+0x1b2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001760:	69a2      	ldr	r2, [r4, #24]
 8001762:	2a00      	cmp	r2, #0
 8001764:	f040 8130 	bne.w	80019c8 <HAL_RCC_OscConfig+0x28c>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8001768:	2000      	movs	r0, #0
 800176a:	e02c      	b.n	80017c6 <HAL_RCC_OscConfig+0x8a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800176c:	4b94      	ldr	r3, [pc, #592]	@ (80019c0 <HAL_RCC_OscConfig+0x284>)
 800176e:	689a      	ldr	r2, [r3, #8]
 8001770:	f002 020c 	and.w	r2, r2, #12
 8001774:	2a04      	cmp	r2, #4
 8001776:	d007      	beq.n	8001788 <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001778:	689a      	ldr	r2, [r3, #8]
 800177a:	f002 020c 	and.w	r2, r2, #12
 800177e:	2a08      	cmp	r2, #8
 8001780:	d10b      	bne.n	800179a <HAL_RCC_OscConfig+0x5e>
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	0259      	lsls	r1, r3, #9
 8001786:	d508      	bpl.n	800179a <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001788:	4b8d      	ldr	r3, [pc, #564]	@ (80019c0 <HAL_RCC_OscConfig+0x284>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	039a      	lsls	r2, r3, #14
 800178e:	d5dc      	bpl.n	800174a <HAL_RCC_OscConfig+0xe>
 8001790:	6863      	ldr	r3, [r4, #4]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d1d9      	bne.n	800174a <HAL_RCC_OscConfig+0xe>
    return HAL_ERROR;
 8001796:	2001      	movs	r0, #1
 8001798:	e015      	b.n	80017c6 <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800179a:	6863      	ldr	r3, [r4, #4]
 800179c:	4d88      	ldr	r5, [pc, #544]	@ (80019c0 <HAL_RCC_OscConfig+0x284>)
 800179e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017a2:	d113      	bne.n	80017cc <HAL_RCC_OscConfig+0x90>
 80017a4:	682b      	ldr	r3, [r5, #0]
 80017a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017aa:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80017ac:	f7ff fb56 	bl	8000e5c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017b0:	4e83      	ldr	r6, [pc, #524]	@ (80019c0 <HAL_RCC_OscConfig+0x284>)
        tickstart = HAL_GetTick();
 80017b2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017b4:	6833      	ldr	r3, [r6, #0]
 80017b6:	039b      	lsls	r3, r3, #14
 80017b8:	d4c7      	bmi.n	800174a <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017ba:	f7ff fb4f 	bl	8000e5c <HAL_GetTick>
 80017be:	1b40      	subs	r0, r0, r5
 80017c0:	2864      	cmp	r0, #100	@ 0x64
 80017c2:	d9f7      	bls.n	80017b4 <HAL_RCC_OscConfig+0x78>
            return HAL_TIMEOUT;
 80017c4:	2003      	movs	r0, #3
}
 80017c6:	b002      	add	sp, #8
 80017c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017cc:	b99b      	cbnz	r3, 80017f6 <HAL_RCC_OscConfig+0xba>
 80017ce:	682b      	ldr	r3, [r5, #0]
 80017d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017d4:	602b      	str	r3, [r5, #0]
 80017d6:	682b      	ldr	r3, [r5, #0]
 80017d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017dc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80017de:	f7ff fb3d 	bl	8000e5c <HAL_GetTick>
 80017e2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017e4:	682b      	ldr	r3, [r5, #0]
 80017e6:	039f      	lsls	r7, r3, #14
 80017e8:	d5af      	bpl.n	800174a <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017ea:	f7ff fb37 	bl	8000e5c <HAL_GetTick>
 80017ee:	1b80      	subs	r0, r0, r6
 80017f0:	2864      	cmp	r0, #100	@ 0x64
 80017f2:	d9f7      	bls.n	80017e4 <HAL_RCC_OscConfig+0xa8>
 80017f4:	e7e6      	b.n	80017c4 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017f6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80017fa:	682b      	ldr	r3, [r5, #0]
 80017fc:	d103      	bne.n	8001806 <HAL_RCC_OscConfig+0xca>
 80017fe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001802:	602b      	str	r3, [r5, #0]
 8001804:	e7ce      	b.n	80017a4 <HAL_RCC_OscConfig+0x68>
 8001806:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800180a:	602b      	str	r3, [r5, #0]
 800180c:	682b      	ldr	r3, [r5, #0]
 800180e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001812:	e7ca      	b.n	80017aa <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001814:	4b6a      	ldr	r3, [pc, #424]	@ (80019c0 <HAL_RCC_OscConfig+0x284>)
 8001816:	689a      	ldr	r2, [r3, #8]
 8001818:	f012 0f0c 	tst.w	r2, #12
 800181c:	d007      	beq.n	800182e <HAL_RCC_OscConfig+0xf2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800181e:	689a      	ldr	r2, [r3, #8]
 8001820:	f002 020c 	and.w	r2, r2, #12
 8001824:	2a08      	cmp	r2, #8
 8001826:	d111      	bne.n	800184c <HAL_RCC_OscConfig+0x110>
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	025d      	lsls	r5, r3, #9
 800182c:	d40e      	bmi.n	800184c <HAL_RCC_OscConfig+0x110>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800182e:	4a64      	ldr	r2, [pc, #400]	@ (80019c0 <HAL_RCC_OscConfig+0x284>)
 8001830:	6813      	ldr	r3, [r2, #0]
 8001832:	0799      	lsls	r1, r3, #30
 8001834:	d502      	bpl.n	800183c <HAL_RCC_OscConfig+0x100>
 8001836:	68e3      	ldr	r3, [r4, #12]
 8001838:	2b01      	cmp	r3, #1
 800183a:	d1ac      	bne.n	8001796 <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800183c:	6813      	ldr	r3, [r2, #0]
 800183e:	6921      	ldr	r1, [r4, #16]
 8001840:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001844:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001848:	6013      	str	r3, [r2, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800184a:	e781      	b.n	8001750 <HAL_RCC_OscConfig+0x14>
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800184c:	68e3      	ldr	r3, [r4, #12]
 800184e:	4d5c      	ldr	r5, [pc, #368]	@ (80019c0 <HAL_RCC_OscConfig+0x284>)
 8001850:	b1bb      	cbz	r3, 8001882 <HAL_RCC_OscConfig+0x146>
        __HAL_RCC_HSI_ENABLE();
 8001852:	682b      	ldr	r3, [r5, #0]
 8001854:	f043 0301 	orr.w	r3, r3, #1
 8001858:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800185a:	f7ff faff 	bl	8000e5c <HAL_GetTick>
 800185e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001860:	682b      	ldr	r3, [r5, #0]
 8001862:	079b      	lsls	r3, r3, #30
 8001864:	d507      	bpl.n	8001876 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001866:	682b      	ldr	r3, [r5, #0]
 8001868:	6922      	ldr	r2, [r4, #16]
 800186a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800186e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001872:	602b      	str	r3, [r5, #0]
 8001874:	e76c      	b.n	8001750 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001876:	f7ff faf1 	bl	8000e5c <HAL_GetTick>
 800187a:	1b80      	subs	r0, r0, r6
 800187c:	2802      	cmp	r0, #2
 800187e:	d9ef      	bls.n	8001860 <HAL_RCC_OscConfig+0x124>
 8001880:	e7a0      	b.n	80017c4 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_HSI_DISABLE();
 8001882:	682b      	ldr	r3, [r5, #0]
 8001884:	f023 0301 	bic.w	r3, r3, #1
 8001888:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800188a:	f7ff fae7 	bl	8000e5c <HAL_GetTick>
 800188e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001890:	682b      	ldr	r3, [r5, #0]
 8001892:	079f      	lsls	r7, r3, #30
 8001894:	f57f af5c 	bpl.w	8001750 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001898:	f7ff fae0 	bl	8000e5c <HAL_GetTick>
 800189c:	1b80      	subs	r0, r0, r6
 800189e:	2802      	cmp	r0, #2
 80018a0:	d9f6      	bls.n	8001890 <HAL_RCC_OscConfig+0x154>
 80018a2:	e78f      	b.n	80017c4 <HAL_RCC_OscConfig+0x88>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80018a4:	6963      	ldr	r3, [r4, #20]
 80018a6:	4d46      	ldr	r5, [pc, #280]	@ (80019c0 <HAL_RCC_OscConfig+0x284>)
 80018a8:	b183      	cbz	r3, 80018cc <HAL_RCC_OscConfig+0x190>
      __HAL_RCC_LSI_ENABLE();
 80018aa:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80018ac:	f043 0301 	orr.w	r3, r3, #1
 80018b0:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 80018b2:	f7ff fad3 	bl	8000e5c <HAL_GetTick>
 80018b6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018b8:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80018ba:	079b      	lsls	r3, r3, #30
 80018bc:	f53f af4c 	bmi.w	8001758 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018c0:	f7ff facc 	bl	8000e5c <HAL_GetTick>
 80018c4:	1b80      	subs	r0, r0, r6
 80018c6:	2802      	cmp	r0, #2
 80018c8:	d9f6      	bls.n	80018b8 <HAL_RCC_OscConfig+0x17c>
 80018ca:	e77b      	b.n	80017c4 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_LSI_DISABLE();
 80018cc:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80018ce:	f023 0301 	bic.w	r3, r3, #1
 80018d2:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 80018d4:	f7ff fac2 	bl	8000e5c <HAL_GetTick>
 80018d8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018da:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80018dc:	079f      	lsls	r7, r3, #30
 80018de:	f57f af3b 	bpl.w	8001758 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018e2:	f7ff fabb 	bl	8000e5c <HAL_GetTick>
 80018e6:	1b80      	subs	r0, r0, r6
 80018e8:	2802      	cmp	r0, #2
 80018ea:	d9f6      	bls.n	80018da <HAL_RCC_OscConfig+0x19e>
 80018ec:	e76a      	b.n	80017c4 <HAL_RCC_OscConfig+0x88>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018ee:	4b34      	ldr	r3, [pc, #208]	@ (80019c0 <HAL_RCC_OscConfig+0x284>)
 80018f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80018f2:	00d5      	lsls	r5, r2, #3
 80018f4:	d427      	bmi.n	8001946 <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 80018f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
      pwrclkchanged = SET;
 80018f8:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80018fa:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80018fe:	641a      	str	r2, [r3, #64]	@ 0x40
 8001900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001906:	9301      	str	r3, [sp, #4]
 8001908:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800190a:	4d2e      	ldr	r5, [pc, #184]	@ (80019c4 <HAL_RCC_OscConfig+0x288>)
 800190c:	682b      	ldr	r3, [r5, #0]
 800190e:	05d8      	lsls	r0, r3, #23
 8001910:	d51b      	bpl.n	800194a <HAL_RCC_OscConfig+0x20e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001912:	68a3      	ldr	r3, [r4, #8]
 8001914:	4d2a      	ldr	r5, [pc, #168]	@ (80019c0 <HAL_RCC_OscConfig+0x284>)
 8001916:	2b01      	cmp	r3, #1
 8001918:	d127      	bne.n	800196a <HAL_RCC_OscConfig+0x22e>
 800191a:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800191c:	f043 0301 	orr.w	r3, r3, #1
 8001920:	672b      	str	r3, [r5, #112]	@ 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001922:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8001926:	f7ff fa99 	bl	8000e5c <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800192a:	4e25      	ldr	r6, [pc, #148]	@ (80019c0 <HAL_RCC_OscConfig+0x284>)
      tickstart = HAL_GetTick();
 800192c:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800192e:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8001930:	079a      	lsls	r2, r3, #30
 8001932:	d53f      	bpl.n	80019b4 <HAL_RCC_OscConfig+0x278>
    if (pwrclkchanged == SET)
 8001934:	2f00      	cmp	r7, #0
 8001936:	f43f af13 	beq.w	8001760 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 800193a:	4a21      	ldr	r2, [pc, #132]	@ (80019c0 <HAL_RCC_OscConfig+0x284>)
 800193c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800193e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001942:	6413      	str	r3, [r2, #64]	@ 0x40
 8001944:	e70c      	b.n	8001760 <HAL_RCC_OscConfig+0x24>
  FlagStatus pwrclkchanged = RESET;
 8001946:	2700      	movs	r7, #0
 8001948:	e7df      	b.n	800190a <HAL_RCC_OscConfig+0x1ce>
      PWR->CR1 |= PWR_CR1_DBP;
 800194a:	682b      	ldr	r3, [r5, #0]
 800194c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001950:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001952:	f7ff fa83 	bl	8000e5c <HAL_GetTick>
 8001956:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001958:	682b      	ldr	r3, [r5, #0]
 800195a:	05d9      	lsls	r1, r3, #23
 800195c:	d4d9      	bmi.n	8001912 <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800195e:	f7ff fa7d 	bl	8000e5c <HAL_GetTick>
 8001962:	1b80      	subs	r0, r0, r6
 8001964:	2864      	cmp	r0, #100	@ 0x64
 8001966:	d9f7      	bls.n	8001958 <HAL_RCC_OscConfig+0x21c>
 8001968:	e72c      	b.n	80017c4 <HAL_RCC_OscConfig+0x88>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800196a:	b9ab      	cbnz	r3, 8001998 <HAL_RCC_OscConfig+0x25c>
 800196c:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800196e:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001972:	f023 0301 	bic.w	r3, r3, #1
 8001976:	672b      	str	r3, [r5, #112]	@ 0x70
 8001978:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800197a:	f023 0304 	bic.w	r3, r3, #4
 800197e:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8001980:	f7ff fa6c 	bl	8000e5c <HAL_GetTick>
 8001984:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001986:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8001988:	079b      	lsls	r3, r3, #30
 800198a:	d5d3      	bpl.n	8001934 <HAL_RCC_OscConfig+0x1f8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800198c:	f7ff fa66 	bl	8000e5c <HAL_GetTick>
 8001990:	1b80      	subs	r0, r0, r6
 8001992:	4540      	cmp	r0, r8
 8001994:	d9f7      	bls.n	8001986 <HAL_RCC_OscConfig+0x24a>
 8001996:	e715      	b.n	80017c4 <HAL_RCC_OscConfig+0x88>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001998:	2b05      	cmp	r3, #5
 800199a:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800199c:	d103      	bne.n	80019a6 <HAL_RCC_OscConfig+0x26a>
 800199e:	f043 0304 	orr.w	r3, r3, #4
 80019a2:	672b      	str	r3, [r5, #112]	@ 0x70
 80019a4:	e7b9      	b.n	800191a <HAL_RCC_OscConfig+0x1de>
 80019a6:	f023 0301 	bic.w	r3, r3, #1
 80019aa:	672b      	str	r3, [r5, #112]	@ 0x70
 80019ac:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80019ae:	f023 0304 	bic.w	r3, r3, #4
 80019b2:	e7b5      	b.n	8001920 <HAL_RCC_OscConfig+0x1e4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019b4:	f7ff fa52 	bl	8000e5c <HAL_GetTick>
 80019b8:	1b40      	subs	r0, r0, r5
 80019ba:	4540      	cmp	r0, r8
 80019bc:	d9b7      	bls.n	800192e <HAL_RCC_OscConfig+0x1f2>
 80019be:	e701      	b.n	80017c4 <HAL_RCC_OscConfig+0x88>
 80019c0:	40023800 	.word	0x40023800
 80019c4:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019c8:	4d38      	ldr	r5, [pc, #224]	@ (8001aac <HAL_RCC_OscConfig+0x370>)
 80019ca:	68ab      	ldr	r3, [r5, #8]
 80019cc:	f003 030c 	and.w	r3, r3, #12
 80019d0:	2b08      	cmp	r3, #8
 80019d2:	d041      	beq.n	8001a58 <HAL_RCC_OscConfig+0x31c>
        __HAL_RCC_PLL_DISABLE();
 80019d4:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019d6:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80019d8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80019dc:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019de:	d12e      	bne.n	8001a3e <HAL_RCC_OscConfig+0x302>
        tickstart = HAL_GetTick();
 80019e0:	f7ff fa3c 	bl	8000e5c <HAL_GetTick>
 80019e4:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019e6:	682b      	ldr	r3, [r5, #0]
 80019e8:	0199      	lsls	r1, r3, #6
 80019ea:	d422      	bmi.n	8001a32 <HAL_RCC_OscConfig+0x2f6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019ec:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80019ee:	085b      	lsrs	r3, r3, #1
 80019f0:	1e5a      	subs	r2, r3, #1
 80019f2:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 80019f6:	430b      	orrs	r3, r1
 80019f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80019fc:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80019fe:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001a02:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001a04:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001a08:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001a0c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001a0e:	682b      	ldr	r3, [r5, #0]
 8001a10:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a14:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001a16:	f7ff fa21 	bl	8000e5c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a1a:	4d24      	ldr	r5, [pc, #144]	@ (8001aac <HAL_RCC_OscConfig+0x370>)
        tickstart = HAL_GetTick();
 8001a1c:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a1e:	682b      	ldr	r3, [r5, #0]
 8001a20:	019a      	lsls	r2, r3, #6
 8001a22:	f53f aea1 	bmi.w	8001768 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a26:	f7ff fa19 	bl	8000e5c <HAL_GetTick>
 8001a2a:	1b00      	subs	r0, r0, r4
 8001a2c:	2802      	cmp	r0, #2
 8001a2e:	d9f6      	bls.n	8001a1e <HAL_RCC_OscConfig+0x2e2>
 8001a30:	e6c8      	b.n	80017c4 <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a32:	f7ff fa13 	bl	8000e5c <HAL_GetTick>
 8001a36:	1b80      	subs	r0, r0, r6
 8001a38:	2802      	cmp	r0, #2
 8001a3a:	d9d4      	bls.n	80019e6 <HAL_RCC_OscConfig+0x2aa>
 8001a3c:	e6c2      	b.n	80017c4 <HAL_RCC_OscConfig+0x88>
        tickstart = HAL_GetTick();
 8001a3e:	f7ff fa0d 	bl	8000e5c <HAL_GetTick>
 8001a42:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a44:	682b      	ldr	r3, [r5, #0]
 8001a46:	019b      	lsls	r3, r3, #6
 8001a48:	f57f ae8e 	bpl.w	8001768 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a4c:	f7ff fa06 	bl	8000e5c <HAL_GetTick>
 8001a50:	1b00      	subs	r0, r0, r4
 8001a52:	2802      	cmp	r0, #2
 8001a54:	d9f6      	bls.n	8001a44 <HAL_RCC_OscConfig+0x308>
 8001a56:	e6b5      	b.n	80017c4 <HAL_RCC_OscConfig+0x88>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a58:	2a01      	cmp	r2, #1
      pll_config = RCC->PLLCFGR;
 8001a5a:	686b      	ldr	r3, [r5, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a5c:	f43f ae9b 	beq.w	8001796 <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a60:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a64:	69e1      	ldr	r1, [r4, #28]
 8001a66:	428a      	cmp	r2, r1
 8001a68:	f47f ae95 	bne.w	8001796 <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a6c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a70:	6a21      	ldr	r1, [r4, #32]
 8001a72:	428a      	cmp	r2, r1
 8001a74:	f47f ae8f 	bne.w	8001796 <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a78:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a7c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a7e:	401a      	ands	r2, r3
 8001a80:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8001a84:	f47f ae87 	bne.w	8001796 <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001a88:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001a8a:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8001a8e:	0852      	lsrs	r2, r2, #1
 8001a90:	3a01      	subs	r2, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a92:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8001a96:	f47f ae7e 	bne.w	8001796 <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001a9a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001a9c:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001aa0:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8001aa4:	bf14      	ite	ne
 8001aa6:	2001      	movne	r0, #1
 8001aa8:	2000      	moveq	r0, #0
 8001aaa:	e68c      	b.n	80017c6 <HAL_RCC_OscConfig+0x8a>
 8001aac:	40023800 	.word	0x40023800

08001ab0 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ab0:	4913      	ldr	r1, [pc, #76]	@ (8001b00 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8001ab2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ab4:	688b      	ldr	r3, [r1, #8]
 8001ab6:	f003 030c 	and.w	r3, r3, #12
 8001aba:	2b04      	cmp	r3, #4
 8001abc:	d01b      	beq.n	8001af6 <HAL_RCC_GetSysClockFreq+0x46>
 8001abe:	2b08      	cmp	r3, #8
 8001ac0:	d11b      	bne.n	8001afa <HAL_RCC_GetSysClockFreq+0x4a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ac2:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001ac4:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ac6:	6849      	ldr	r1, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ac8:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001acc:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ad0:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001ad4:	bf1a      	itte	ne
 8001ad6:	480b      	ldrne	r0, [pc, #44]	@ (8001b04 <HAL_RCC_GetSysClockFreq+0x54>)
 8001ad8:	2300      	movne	r3, #0
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ada:	480b      	ldreq	r0, [pc, #44]	@ (8001b08 <HAL_RCC_GetSysClockFreq+0x58>)
 8001adc:	fba1 0100 	umull	r0, r1, r1, r0
 8001ae0:	f7fe fbe6 	bl	80002b0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001ae4:	4b06      	ldr	r3, [pc, #24]	@ (8001b00 <HAL_RCC_GetSysClockFreq+0x50>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001aec:	3301      	adds	r3, #1
 8001aee:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8001af0:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001af4:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001af6:	4803      	ldr	r0, [pc, #12]	@ (8001b04 <HAL_RCC_GetSysClockFreq+0x54>)
 8001af8:	e7fc      	b.n	8001af4 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSI_VALUE;
 8001afa:	4803      	ldr	r0, [pc, #12]	@ (8001b08 <HAL_RCC_GetSysClockFreq+0x58>)
  return sysclockfreq;
 8001afc:	e7fa      	b.n	8001af4 <HAL_RCC_GetSysClockFreq+0x44>
 8001afe:	bf00      	nop
 8001b00:	40023800 	.word	0x40023800
 8001b04:	017d7840 	.word	0x017d7840
 8001b08:	00f42400 	.word	0x00f42400

08001b0c <HAL_RCC_ClockConfig>:
{
 8001b0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b10:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8001b12:	4604      	mov	r4, r0
 8001b14:	b910      	cbnz	r0, 8001b1c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001b16:	2001      	movs	r0, #1
}
 8001b18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b1c:	4a45      	ldr	r2, [pc, #276]	@ (8001c34 <HAL_RCC_ClockConfig+0x128>)
 8001b1e:	6813      	ldr	r3, [r2, #0]
 8001b20:	f003 030f 	and.w	r3, r3, #15
 8001b24:	428b      	cmp	r3, r1
 8001b26:	d328      	bcc.n	8001b7a <HAL_RCC_ClockConfig+0x6e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b28:	6821      	ldr	r1, [r4, #0]
 8001b2a:	078f      	lsls	r7, r1, #30
 8001b2c:	d430      	bmi.n	8001b90 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b2e:	07c8      	lsls	r0, r1, #31
 8001b30:	d443      	bmi.n	8001bba <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b32:	4a40      	ldr	r2, [pc, #256]	@ (8001c34 <HAL_RCC_ClockConfig+0x128>)
 8001b34:	6813      	ldr	r3, [r2, #0]
 8001b36:	f003 030f 	and.w	r3, r3, #15
 8001b3a:	42ab      	cmp	r3, r5
 8001b3c:	d866      	bhi.n	8001c0c <HAL_RCC_ClockConfig+0x100>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b3e:	6822      	ldr	r2, [r4, #0]
 8001b40:	0751      	lsls	r1, r2, #29
 8001b42:	d46f      	bmi.n	8001c24 <HAL_RCC_ClockConfig+0x118>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b44:	0713      	lsls	r3, r2, #28
 8001b46:	d507      	bpl.n	8001b58 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001b48:	4a3b      	ldr	r2, [pc, #236]	@ (8001c38 <HAL_RCC_ClockConfig+0x12c>)
 8001b4a:	6921      	ldr	r1, [r4, #16]
 8001b4c:	6893      	ldr	r3, [r2, #8]
 8001b4e:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8001b52:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001b56:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b58:	f7ff ffaa 	bl	8001ab0 <HAL_RCC_GetSysClockFreq>
 8001b5c:	4b36      	ldr	r3, [pc, #216]	@ (8001c38 <HAL_RCC_ClockConfig+0x12c>)
 8001b5e:	4a37      	ldr	r2, [pc, #220]	@ (8001c3c <HAL_RCC_ClockConfig+0x130>)
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001b66:	5cd3      	ldrb	r3, [r2, r3]
 8001b68:	40d8      	lsrs	r0, r3
 8001b6a:	4b35      	ldr	r3, [pc, #212]	@ (8001c40 <HAL_RCC_ClockConfig+0x134>)
 8001b6c:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001b6e:	4b35      	ldr	r3, [pc, #212]	@ (8001c44 <HAL_RCC_ClockConfig+0x138>)
 8001b70:	6818      	ldr	r0, [r3, #0]
 8001b72:	f7ff f937 	bl	8000de4 <HAL_InitTick>
  return HAL_OK;
 8001b76:	2000      	movs	r0, #0
 8001b78:	e7ce      	b.n	8001b18 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b7a:	6813      	ldr	r3, [r2, #0]
 8001b7c:	f023 030f 	bic.w	r3, r3, #15
 8001b80:	430b      	orrs	r3, r1
 8001b82:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b84:	6813      	ldr	r3, [r2, #0]
 8001b86:	f003 030f 	and.w	r3, r3, #15
 8001b8a:	428b      	cmp	r3, r1
 8001b8c:	d1c3      	bne.n	8001b16 <HAL_RCC_ClockConfig+0xa>
 8001b8e:	e7cb      	b.n	8001b28 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b90:	f011 0f04 	tst.w	r1, #4
 8001b94:	4b28      	ldr	r3, [pc, #160]	@ (8001c38 <HAL_RCC_ClockConfig+0x12c>)
 8001b96:	d003      	beq.n	8001ba0 <HAL_RCC_ClockConfig+0x94>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b98:	689a      	ldr	r2, [r3, #8]
 8001b9a:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 8001b9e:	609a      	str	r2, [r3, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ba0:	070e      	lsls	r6, r1, #28
 8001ba2:	d503      	bpl.n	8001bac <HAL_RCC_ClockConfig+0xa0>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ba4:	689a      	ldr	r2, [r3, #8]
 8001ba6:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 8001baa:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bac:	689a      	ldr	r2, [r3, #8]
 8001bae:	68a0      	ldr	r0, [r4, #8]
 8001bb0:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8001bb4:	4302      	orrs	r2, r0
 8001bb6:	609a      	str	r2, [r3, #8]
 8001bb8:	e7b9      	b.n	8001b2e <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bba:	6861      	ldr	r1, [r4, #4]
 8001bbc:	4b1e      	ldr	r3, [pc, #120]	@ (8001c38 <HAL_RCC_ClockConfig+0x12c>)
 8001bbe:	2901      	cmp	r1, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bc0:	681a      	ldr	r2, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bc2:	d11b      	bne.n	8001bfc <HAL_RCC_ClockConfig+0xf0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bc4:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bc8:	d0a5      	beq.n	8001b16 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bca:	689a      	ldr	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bcc:	f241 3888 	movw	r8, #5000	@ 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bd0:	4f19      	ldr	r7, [pc, #100]	@ (8001c38 <HAL_RCC_ClockConfig+0x12c>)
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bd2:	f022 0203 	bic.w	r2, r2, #3
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001bda:	f7ff f93f 	bl	8000e5c <HAL_GetTick>
 8001bde:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	6862      	ldr	r2, [r4, #4]
 8001be4:	f003 030c 	and.w	r3, r3, #12
 8001be8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001bec:	d0a1      	beq.n	8001b32 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bee:	f7ff f935 	bl	8000e5c <HAL_GetTick>
 8001bf2:	1b80      	subs	r0, r0, r6
 8001bf4:	4540      	cmp	r0, r8
 8001bf6:	d9f3      	bls.n	8001be0 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8001bf8:	2003      	movs	r0, #3
 8001bfa:	e78d      	b.n	8001b18 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bfc:	2902      	cmp	r1, #2
 8001bfe:	d102      	bne.n	8001c06 <HAL_RCC_ClockConfig+0xfa>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c00:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8001c04:	e7e0      	b.n	8001bc8 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c06:	f012 0f02 	tst.w	r2, #2
 8001c0a:	e7dd      	b.n	8001bc8 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c0c:	6813      	ldr	r3, [r2, #0]
 8001c0e:	f023 030f 	bic.w	r3, r3, #15
 8001c12:	432b      	orrs	r3, r5
 8001c14:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c16:	6813      	ldr	r3, [r2, #0]
 8001c18:	f003 030f 	and.w	r3, r3, #15
 8001c1c:	42ab      	cmp	r3, r5
 8001c1e:	f47f af7a 	bne.w	8001b16 <HAL_RCC_ClockConfig+0xa>
 8001c22:	e78c      	b.n	8001b3e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c24:	4904      	ldr	r1, [pc, #16]	@ (8001c38 <HAL_RCC_ClockConfig+0x12c>)
 8001c26:	68e0      	ldr	r0, [r4, #12]
 8001c28:	688b      	ldr	r3, [r1, #8]
 8001c2a:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8001c2e:	4303      	orrs	r3, r0
 8001c30:	608b      	str	r3, [r1, #8]
 8001c32:	e787      	b.n	8001b44 <HAL_RCC_ClockConfig+0x38>
 8001c34:	40023c00 	.word	0x40023c00
 8001c38:	40023800 	.word	0x40023800
 8001c3c:	08004170 	.word	0x08004170
 8001c40:	20000000 	.word	0x20000000
 8001c44:	20000008 	.word	0x20000008

08001c48 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c48:	4b04      	ldr	r3, [pc, #16]	@ (8001c5c <HAL_RCC_GetPCLK1Freq+0x14>)
 8001c4a:	4a05      	ldr	r2, [pc, #20]	@ (8001c60 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001c52:	5cd3      	ldrb	r3, [r2, r3]
 8001c54:	4a03      	ldr	r2, [pc, #12]	@ (8001c64 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001c56:	6810      	ldr	r0, [r2, #0]
}
 8001c58:	40d8      	lsrs	r0, r3
 8001c5a:	4770      	bx	lr
 8001c5c:	40023800 	.word	0x40023800
 8001c60:	08004168 	.word	0x08004168
 8001c64:	20000000 	.word	0x20000000

08001c68 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c68:	4b04      	ldr	r3, [pc, #16]	@ (8001c7c <HAL_RCC_GetPCLK2Freq+0x14>)
 8001c6a:	4a05      	ldr	r2, [pc, #20]	@ (8001c80 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001c72:	5cd3      	ldrb	r3, [r2, r3]
 8001c74:	4a03      	ldr	r2, [pc, #12]	@ (8001c84 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001c76:	6810      	ldr	r0, [r2, #0]
}
 8001c78:	40d8      	lsrs	r0, r3
 8001c7a:	4770      	bx	lr
 8001c7c:	40023800 	.word	0x40023800
 8001c80:	08004168 	.word	0x08004168
 8001c84:	20000000 	.word	0x20000000

08001c88 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001c88:	6803      	ldr	r3, [r0, #0]
{
 8001c8a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001c8e:	f013 0601 	ands.w	r6, r3, #1
{
 8001c92:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001c94:	d00b      	beq.n	8001cae <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001c96:	4aad      	ldr	r2, [pc, #692]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001c98:	6891      	ldr	r1, [r2, #8]
 8001c9a:	f421 0100 	bic.w	r1, r1, #8388608	@ 0x800000
 8001c9e:	6091      	str	r1, [r2, #8]
 8001ca0:	6b46      	ldr	r6, [r0, #52]	@ 0x34
 8001ca2:	6891      	ldr	r1, [r2, #8]
 8001ca4:	4331      	orrs	r1, r6

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001ca6:	fab6 f686 	clz	r6, r6
 8001caa:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001cac:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001cae:	f413 2500 	ands.w	r5, r3, #524288	@ 0x80000
 8001cb2:	d012      	beq.n	8001cda <HAL_RCCEx_PeriphCLKConfig+0x52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001cb4:	49a5      	ldr	r1, [pc, #660]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001cb6:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8001cb8:	f8d1 208c 	ldr.w	r2, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001cbc:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001cc0:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
    {
      plli2sused = 1;
 8001cc4:	bf08      	it	eq
 8001cc6:	2601      	moveq	r6, #1
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001cc8:	ea42 0205 	orr.w	r2, r2, r5
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001ccc:	bf16      	itet	ne
 8001cce:	fab5 f585 	clzne	r5, r5
  uint32_t pllsaiused = 0;
 8001cd2:	2500      	moveq	r5, #0
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001cd4:	096d      	lsrne	r5, r5, #5
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001cd6:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001cda:	02d8      	lsls	r0, r3, #11
 8001cdc:	d510      	bpl.n	8001d00 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001cde:	489b      	ldr	r0, [pc, #620]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ce0:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8001ce2:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001ce6:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001cea:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8001cee:	ea42 0201 	orr.w	r2, r2, r1
 8001cf2:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001cf6:	f000 8186 	beq.w	8002006 <HAL_RCCEx_PeriphCLKConfig+0x37e>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 8001cfa:	2900      	cmp	r1, #0
 8001cfc:	bf08      	it	eq
 8001cfe:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 8001d00:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001d04:	bf18      	it	ne
 8001d06:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001d08:	0699      	lsls	r1, r3, #26
 8001d0a:	d532      	bpl.n	8001d72 <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d0c:	4b8f      	ldr	r3, [pc, #572]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001d0e:	4f90      	ldr	r7, [pc, #576]	@ (8001f50 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d10:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d12:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001d16:	641a      	str	r2, [r3, #64]	@ 0x40
 8001d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d1e:	9301      	str	r3, [sp, #4]
 8001d20:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d28:	603b      	str	r3, [r7, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d2a:	f7ff f897 	bl	8000e5c <HAL_GetTick>
 8001d2e:	4680      	mov	r8, r0

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	05da      	lsls	r2, r3, #23
 8001d34:	f140 8169 	bpl.w	800200a <HAL_RCCEx_PeriphCLKConfig+0x382>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001d38:	4f84      	ldr	r7, [pc, #528]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001d3a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001d3c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001d3e:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8001d42:	f040 816d 	bne.w	8002020 <HAL_RCCEx_PeriphCLKConfig+0x398>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d46:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001d48:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8001d4c:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8001d50:	4a7e      	ldr	r2, [pc, #504]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001d52:	f040 818a 	bne.w	800206a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8001d56:	6891      	ldr	r1, [r2, #8]
 8001d58:	f023 4070 	bic.w	r0, r3, #4026531840	@ 0xf0000000
 8001d5c:	f421 11f8 	bic.w	r1, r1, #2031616	@ 0x1f0000
 8001d60:	f420 7040 	bic.w	r0, r0, #768	@ 0x300
 8001d64:	4301      	orrs	r1, r0
 8001d66:	6091      	str	r1, [r2, #8]
 8001d68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d6c:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8001d6e:	430b      	orrs	r3, r1
 8001d70:	6713      	str	r3, [r2, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001d72:	6823      	ldr	r3, [r4, #0]
 8001d74:	06d9      	lsls	r1, r3, #27
 8001d76:	d50c      	bpl.n	8001d92 <HAL_RCCEx_PeriphCLKConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001d78:	4a74      	ldr	r2, [pc, #464]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001d7a:	f8d2 108c 	ldr.w	r1, [r2, #140]	@ 0x8c
 8001d7e:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8001d82:	f8c2 108c 	str.w	r1, [r2, #140]	@ 0x8c
 8001d86:	f8d2 108c 	ldr.w	r1, [r2, #140]	@ 0x8c
 8001d8a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001d8c:	4301      	orrs	r1, r0
 8001d8e:	f8c2 108c 	str.w	r1, [r2, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001d92:	045a      	lsls	r2, r3, #17
 8001d94:	d508      	bpl.n	8001da8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001d96:	496d      	ldr	r1, [pc, #436]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001d98:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8001d9a:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001d9e:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8001da2:	4302      	orrs	r2, r0
 8001da4:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001da8:	041f      	lsls	r7, r3, #16
 8001daa:	d508      	bpl.n	8001dbe <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001dac:	4967      	ldr	r1, [pc, #412]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001dae:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 8001db0:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001db4:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8001db8:	4302      	orrs	r2, r0
 8001dba:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001dbe:	03d8      	lsls	r0, r3, #15
 8001dc0:	d508      	bpl.n	8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001dc2:	4962      	ldr	r1, [pc, #392]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001dc4:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8001dc6:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001dca:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8001dce:	4302      	orrs	r2, r0
 8001dd0:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001dd4:	0399      	lsls	r1, r3, #14
 8001dd6:	d508      	bpl.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001dd8:	495c      	ldr	r1, [pc, #368]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001dda:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8001ddc:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001de0:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8001de4:	4302      	orrs	r2, r0
 8001de6:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001dea:	065a      	lsls	r2, r3, #25
 8001dec:	d508      	bpl.n	8001e00 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001dee:	4957      	ldr	r1, [pc, #348]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001df0:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8001df2:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001df6:	f022 0203 	bic.w	r2, r2, #3
 8001dfa:	4302      	orrs	r2, r0
 8001dfc:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001e00:	061f      	lsls	r7, r3, #24
 8001e02:	d508      	bpl.n	8001e16 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001e04:	4951      	ldr	r1, [pc, #324]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e06:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8001e08:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001e0c:	f022 020c 	bic.w	r2, r2, #12
 8001e10:	4302      	orrs	r2, r0
 8001e12:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001e16:	05d8      	lsls	r0, r3, #23
 8001e18:	d508      	bpl.n	8001e2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001e1a:	494c      	ldr	r1, [pc, #304]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e1c:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8001e1e:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001e22:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8001e26:	4302      	orrs	r2, r0
 8001e28:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001e2c:	0599      	lsls	r1, r3, #22
 8001e2e:	d508      	bpl.n	8001e42 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001e30:	4946      	ldr	r1, [pc, #280]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e32:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8001e34:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001e38:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8001e3c:	4302      	orrs	r2, r0
 8001e3e:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001e42:	055a      	lsls	r2, r3, #21
 8001e44:	d508      	bpl.n	8001e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001e46:	4941      	ldr	r1, [pc, #260]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e48:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8001e4a:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001e4e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8001e52:	4302      	orrs	r2, r0
 8001e54:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8001e58:	051f      	lsls	r7, r3, #20
 8001e5a:	d508      	bpl.n	8001e6e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8001e5c:	493b      	ldr	r1, [pc, #236]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e5e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001e60:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001e64:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8001e68:	4302      	orrs	r2, r0
 8001e6a:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8001e6e:	04d8      	lsls	r0, r3, #19
 8001e70:	d508      	bpl.n	8001e84 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8001e72:	4936      	ldr	r1, [pc, #216]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e74:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8001e76:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001e7a:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8001e7e:	4302      	orrs	r2, r0
 8001e80:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8001e84:	0499      	lsls	r1, r3, #18
 8001e86:	d508      	bpl.n	8001e9a <HAL_RCCEx_PeriphCLKConfig+0x212>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8001e88:	4930      	ldr	r1, [pc, #192]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e8a:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8001e8c:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001e90:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8001e94:	4302      	orrs	r2, r0
 8001e96:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001e9a:	025a      	lsls	r2, r3, #9
 8001e9c:	d508      	bpl.n	8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001e9e:	492b      	ldr	r1, [pc, #172]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ea0:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8001ea2:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001ea6:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8001eaa:	4302      	orrs	r2, r0
 8001eac:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001eb0:	029f      	lsls	r7, r3, #10
 8001eb2:	d50c      	bpl.n	8001ece <HAL_RCCEx_PeriphCLKConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001eb4:	4825      	ldr	r0, [pc, #148]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001eb6:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8001eb8:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 8001ebc:	f1b1 6f00 	cmp.w	r1, #134217728	@ 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001ec0:	f022 6200 	bic.w	r2, r2, #134217728	@ 0x8000000
      pllsaiused = 1;
 8001ec4:	bf08      	it	eq
 8001ec6:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001ec8:	430a      	orrs	r2, r1
 8001eca:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 8001ece:	f013 0f08 	tst.w	r3, #8
 8001ed2:	bf18      	it	ne
 8001ed4:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001ed6:	0358      	lsls	r0, r3, #13
 8001ed8:	d508      	bpl.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0x264>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001eda:	491c      	ldr	r1, [pc, #112]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001edc:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8001ede:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001ee2:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001ee6:	4302      	orrs	r2, r0
 8001ee8:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8001eec:	0219      	lsls	r1, r3, #8
 8001eee:	d509      	bpl.n	8001f04 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001ef0:	4916      	ldr	r1, [pc, #88]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ef2:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8001ef6:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001efa:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8001efe:	4302      	orrs	r2, r0
 8001f00:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001f04:	2e01      	cmp	r6, #1
 8001f06:	f000 80b4 	beq.w	8002072 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8001f0a:	019a      	lsls	r2, r3, #6
 8001f0c:	f100 80b1 	bmi.w	8002072 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8001f10:	2d01      	cmp	r5, #1
 8001f12:	d176      	bne.n	8002002 <HAL_RCCEx_PeriphCLKConfig+0x37a>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8001f14:	4d0d      	ldr	r5, [pc, #52]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f16:	682b      	ldr	r3, [r5, #0]
 8001f18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f1c:	602b      	str	r3, [r5, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f1e:	f7fe ff9d 	bl	8000e5c <HAL_GetTick>
 8001f22:	4606      	mov	r6, r0

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001f24:	682b      	ldr	r3, [r5, #0]
 8001f26:	009f      	lsls	r7, r3, #2
 8001f28:	f100 8127 	bmi.w	800217a <HAL_RCCEx_PeriphCLKConfig+0x4f2>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8001f2c:	6821      	ldr	r1, [r4, #0]
 8001f2e:	030e      	lsls	r6, r1, #12
 8001f30:	d501      	bpl.n	8001f36 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
 8001f32:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001f34:	b11b      	cbz	r3, 8001f3e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 8001f36:	02cd      	lsls	r5, r1, #11
 8001f38:	d523      	bpl.n	8001f82 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001f3a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001f3c:	bb0b      	cbnz	r3, 8001f82 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001f3e:	4a03      	ldr	r2, [pc, #12]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f40:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001f44:	f8d2 0088 	ldr.w	r0, [r2, #136]	@ 0x88
 8001f48:	e004      	b.n	8001f54 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8001f4a:	bf00      	nop
 8001f4c:	40023800 	.word	0x40023800
 8001f50:	40007000 	.word	0x40007000
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8001f54:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f58:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8001f5c:	4303      	orrs	r3, r0
 8001f5e:	6960      	ldr	r0, [r4, #20]
 8001f60:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001f64:	69a0      	ldr	r0, [r4, #24]
 8001f66:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8001f6a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001f6e:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8001f72:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8001f74:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 8001f78:	3801      	subs	r0, #1
 8001f7a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8001f7e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8001f82:	0288      	lsls	r0, r1, #10
 8001f84:	d515      	bpl.n	8001fb2 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 8001f86:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8001f88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001f8c:	d111      	bne.n	8001fb2 <HAL_RCCEx_PeriphCLKConfig+0x32a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001f8e:	4a82      	ldr	r2, [pc, #520]	@ (8002198 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8001f90:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001f94:	f8d2 0088 	ldr.w	r0, [r2, #136]	@ 0x88

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8001f98:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8001f9c:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8001fa0:	4303      	orrs	r3, r0
 8001fa2:	6960      	ldr	r0, [r4, #20]
 8001fa4:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001fa8:	6a20      	ldr	r0, [r4, #32]
 8001faa:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8001fae:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8001fb2:	070a      	lsls	r2, r1, #28
 8001fb4:	d519      	bpl.n	8001fea <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001fb6:	4a78      	ldr	r2, [pc, #480]	@ (8002198 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8001fb8:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001fbc:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8001fc0:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8001fc4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001fc8:	430b      	orrs	r3, r1
 8001fca:	6961      	ldr	r1, [r4, #20]
 8001fcc:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8001fd0:	69e1      	ldr	r1, [r4, #28]
 8001fd2:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8001fd6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8001fda:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8001fde:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001fe0:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001fe4:	430b      	orrs	r3, r1
 8001fe6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8001fea:	4c6b      	ldr	r4, [pc, #428]	@ (8002198 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8001fec:	6823      	ldr	r3, [r4, #0]
 8001fee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ff2:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ff4:	f7fe ff32 	bl	8000e5c <HAL_GetTick>
 8001ff8:	4605      	mov	r5, r0

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001ffa:	6823      	ldr	r3, [r4, #0]
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	f140 80c3 	bpl.w	8002188 <HAL_RCCEx_PeriphCLKConfig+0x500>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002002:	2000      	movs	r0, #0
 8002004:	e009      	b.n	800201a <HAL_RCCEx_PeriphCLKConfig+0x392>
      plli2sused = 1;
 8002006:	2601      	movs	r6, #1
 8002008:	e67a      	b.n	8001d00 <HAL_RCCEx_PeriphCLKConfig+0x78>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800200a:	f7fe ff27 	bl	8000e5c <HAL_GetTick>
 800200e:	eba0 0008 	sub.w	r0, r0, r8
 8002012:	2864      	cmp	r0, #100	@ 0x64
 8002014:	f67f ae8c 	bls.w	8001d30 <HAL_RCCEx_PeriphCLKConfig+0xa8>
        return HAL_TIMEOUT;
 8002018:	2003      	movs	r0, #3
}
 800201a:	b003      	add	sp, #12
 800201c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002020:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 8002024:	4293      	cmp	r3, r2
 8002026:	f43f ae8e 	beq.w	8001d46 <HAL_RCCEx_PeriphCLKConfig+0xbe>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800202a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 800202c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800202e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8002032:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002036:	673a      	str	r2, [r7, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002038:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800203a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800203e:	673a      	str	r2, [r7, #112]	@ 0x70
      RCC->BDCR = tmpreg0;
 8002040:	673b      	str	r3, [r7, #112]	@ 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002042:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002044:	07db      	lsls	r3, r3, #31
 8002046:	f57f ae7e 	bpl.w	8001d46 <HAL_RCCEx_PeriphCLKConfig+0xbe>
        tickstart = HAL_GetTick();
 800204a:	f7fe ff07 	bl	8000e5c <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800204e:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8002052:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002054:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002056:	0798      	lsls	r0, r3, #30
 8002058:	f53f ae75 	bmi.w	8001d46 <HAL_RCCEx_PeriphCLKConfig+0xbe>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800205c:	f7fe fefe 	bl	8000e5c <HAL_GetTick>
 8002060:	eba0 0008 	sub.w	r0, r0, r8
 8002064:	4548      	cmp	r0, r9
 8002066:	d9f5      	bls.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8002068:	e7d6      	b.n	8002018 <HAL_RCCEx_PeriphCLKConfig+0x390>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800206a:	6891      	ldr	r1, [r2, #8]
 800206c:	f421 11f8 	bic.w	r1, r1, #2031616	@ 0x1f0000
 8002070:	e679      	b.n	8001d66 <HAL_RCCEx_PeriphCLKConfig+0xde>
    __HAL_RCC_PLLI2S_DISABLE();
 8002072:	4e49      	ldr	r6, [pc, #292]	@ (8002198 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002074:	6833      	ldr	r3, [r6, #0]
 8002076:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800207a:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800207c:	f7fe feee 	bl	8000e5c <HAL_GetTick>
 8002080:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002082:	6833      	ldr	r3, [r6, #0]
 8002084:	011b      	lsls	r3, r3, #4
 8002086:	d472      	bmi.n	800216e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002088:	6822      	ldr	r2, [r4, #0]
 800208a:	07d7      	lsls	r7, r2, #31
 800208c:	d512      	bpl.n	80020b4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 800208e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002090:	b983      	cbnz	r3, 80020b4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002092:	f8d6 3084 	ldr.w	r3, [r6, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002096:	f8d6 1084 	ldr.w	r1, [r6, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800209a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800209e:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 80020a2:	430b      	orrs	r3, r1
 80020a4:	6861      	ldr	r1, [r4, #4]
 80020a6:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 80020aa:	68a1      	ldr	r1, [r4, #8]
 80020ac:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 80020b0:	f8c6 3084 	str.w	r3, [r6, #132]	@ 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80020b4:	0316      	lsls	r6, r2, #12
 80020b6:	d503      	bpl.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x438>
 80020b8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80020ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80020be:	d005      	beq.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0x444>
 80020c0:	02d0      	lsls	r0, r2, #11
 80020c2:	d51e      	bpl.n	8002102 <HAL_RCCEx_PeriphCLKConfig+0x47a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80020c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80020c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80020ca:	d11a      	bne.n	8002102 <HAL_RCCEx_PeriphCLKConfig+0x47a>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80020cc:	4932      	ldr	r1, [pc, #200]	@ (8002198 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80020ce:	f8d1 3084 	ldr.w	r3, [r1, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80020d2:	f8d1 0084 	ldr.w	r0, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80020d6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020da:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 80020de:	4303      	orrs	r3, r0
 80020e0:	6860      	ldr	r0, [r4, #4]
 80020e2:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80020e6:	68e0      	ldr	r0, [r4, #12]
 80020e8:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80020ec:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80020f0:	f8d1 008c 	ldr.w	r0, [r1, #140]	@ 0x8c
 80020f4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80020f6:	f020 001f 	bic.w	r0, r0, #31
 80020fa:	3b01      	subs	r3, #1
 80020fc:	4303      	orrs	r3, r0
 80020fe:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002102:	01d1      	lsls	r1, r2, #7
 8002104:	d511      	bpl.n	800212a <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002106:	4924      	ldr	r1, [pc, #144]	@ (8002198 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002108:	f8d1 3084 	ldr.w	r3, [r1, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800210c:	f8d1 0084 	ldr.w	r0, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002110:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8002114:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8002118:	4303      	orrs	r3, r0
 800211a:	6860      	ldr	r0, [r4, #4]
 800211c:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002120:	6920      	ldr	r0, [r4, #16]
 8002122:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8002126:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800212a:	0192      	lsls	r2, r2, #6
 800212c:	d50d      	bpl.n	800214a <HAL_RCCEx_PeriphCLKConfig+0x4c2>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800212e:	6923      	ldr	r3, [r4, #16]
 8002130:	6862      	ldr	r2, [r4, #4]
 8002132:	041b      	lsls	r3, r3, #16
 8002134:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002138:	68e2      	ldr	r2, [r4, #12]
 800213a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800213e:	68a2      	ldr	r2, [r4, #8]
 8002140:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8002144:	4a14      	ldr	r2, [pc, #80]	@ (8002198 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002146:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 800214a:	4e13      	ldr	r6, [pc, #76]	@ (8002198 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 800214c:	6833      	ldr	r3, [r6, #0]
 800214e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002152:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8002154:	f7fe fe82 	bl	8000e5c <HAL_GetTick>
 8002158:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800215a:	6833      	ldr	r3, [r6, #0]
 800215c:	011b      	lsls	r3, r3, #4
 800215e:	f53f aed7 	bmi.w	8001f10 <HAL_RCCEx_PeriphCLKConfig+0x288>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002162:	f7fe fe7b 	bl	8000e5c <HAL_GetTick>
 8002166:	1bc0      	subs	r0, r0, r7
 8002168:	2864      	cmp	r0, #100	@ 0x64
 800216a:	d9f6      	bls.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800216c:	e754      	b.n	8002018 <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800216e:	f7fe fe75 	bl	8000e5c <HAL_GetTick>
 8002172:	1bc0      	subs	r0, r0, r7
 8002174:	2864      	cmp	r0, #100	@ 0x64
 8002176:	d984      	bls.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8002178:	e74e      	b.n	8002018 <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800217a:	f7fe fe6f 	bl	8000e5c <HAL_GetTick>
 800217e:	1b80      	subs	r0, r0, r6
 8002180:	2864      	cmp	r0, #100	@ 0x64
 8002182:	f67f aecf 	bls.w	8001f24 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 8002186:	e747      	b.n	8002018 <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002188:	f7fe fe68 	bl	8000e5c <HAL_GetTick>
 800218c:	1b40      	subs	r0, r0, r5
 800218e:	2864      	cmp	r0, #100	@ 0x64
 8002190:	f67f af33 	bls.w	8001ffa <HAL_RCCEx_PeriphCLKConfig+0x372>
 8002194:	e740      	b.n	8002018 <HAL_RCCEx_PeriphCLKConfig+0x390>
 8002196:	bf00      	nop
 8002198:	40023800 	.word	0x40023800

0800219c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800219c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800219e:	4a0a      	ldr	r2, [pc, #40]	@ (80021c8 <HAL_RTC_WaitForSynchro+0x2c>)
{
 80021a0:	4604      	mov	r4, r0
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80021a2:	6803      	ldr	r3, [r0, #0]
 80021a4:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80021a6:	f7fe fe59 	bl	8000e5c <HAL_GetTick>
 80021aa:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80021ac:	6823      	ldr	r3, [r4, #0]
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	069b      	lsls	r3, r3, #26
 80021b2:	d501      	bpl.n	80021b8 <HAL_RTC_WaitForSynchro+0x1c>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 80021b4:	2000      	movs	r0, #0
}
 80021b6:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80021b8:	f7fe fe50 	bl	8000e5c <HAL_GetTick>
 80021bc:	1b40      	subs	r0, r0, r5
 80021be:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80021c2:	d9f3      	bls.n	80021ac <HAL_RTC_WaitForSynchro+0x10>
      return HAL_TIMEOUT;
 80021c4:	2003      	movs	r0, #3
 80021c6:	e7f6      	b.n	80021b6 <HAL_RTC_WaitForSynchro+0x1a>
 80021c8:	0001ff5f 	.word	0x0001ff5f

080021cc <RTC_EnterInitMode>:
{
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef status = HAL_OK;

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80021cc:	6803      	ldr	r3, [r0, #0]
{
 80021ce:	b570      	push	{r4, r5, r6, lr}
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80021d0:	68dc      	ldr	r4, [r3, #12]
{
 80021d2:	4605      	mov	r5, r0
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80021d4:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
 80021d8:	d117      	bne.n	800220a <RTC_EnterInitMode+0x3e>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80021da:	68da      	ldr	r2, [r3, #12]
 80021dc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80021e0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80021e2:	f7fe fe3b 	bl	8000e5c <HAL_GetTick>
 80021e6:	4606      	mov	r6, r0

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80021e8:	682b      	ldr	r3, [r5, #0]
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	065b      	lsls	r3, r3, #25
 80021ee:	d400      	bmi.n	80021f2 <RTC_EnterInitMode+0x26>
 80021f0:	b10c      	cbz	r4, 80021f6 <RTC_EnterInitMode+0x2a>
      }
    }
  }

  return status;
}
 80021f2:	4620      	mov	r0, r4
 80021f4:	bd70      	pop	{r4, r5, r6, pc}
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80021f6:	f7fe fe31 	bl	8000e5c <HAL_GetTick>
 80021fa:	1b80      	subs	r0, r0, r6
 80021fc:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8002200:	d9f2      	bls.n	80021e8 <RTC_EnterInitMode+0x1c>
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002202:	2304      	movs	r3, #4
        status = HAL_ERROR;
 8002204:	2401      	movs	r4, #1
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002206:	776b      	strb	r3, [r5, #29]
        status = HAL_ERROR;
 8002208:	e7ee      	b.n	80021e8 <RTC_EnterInitMode+0x1c>
  HAL_StatusTypeDef status = HAL_OK;
 800220a:	2400      	movs	r4, #0
 800220c:	e7f1      	b.n	80021f2 <RTC_EnterInitMode+0x26>

0800220e <RTC_ExitInitMode>:
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800220e:	6803      	ldr	r3, [r0, #0]
 8002210:	68da      	ldr	r2, [r3, #12]
 8002212:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
{
 8002216:	b510      	push	{r4, lr}
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002218:	60da      	str	r2, [r3, #12]
{
 800221a:	4604      	mov	r4, r0

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	069b      	lsls	r3, r3, #26
 8002220:	d501      	bpl.n	8002226 <RTC_ExitInitMode+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8002222:	2000      	movs	r0, #0
      status = HAL_ERROR;
    }
  }

  return status;
}
 8002224:	bd10      	pop	{r4, pc}
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002226:	f7ff ffb9 	bl	800219c <HAL_RTC_WaitForSynchro>
 800222a:	2800      	cmp	r0, #0
 800222c:	d0f9      	beq.n	8002222 <RTC_ExitInitMode+0x14>
      hrtc->State = HAL_RTC_STATE_ERROR;
 800222e:	2304      	movs	r3, #4
      status = HAL_ERROR;
 8002230:	2001      	movs	r0, #1
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002232:	7763      	strb	r3, [r4, #29]
      status = HAL_ERROR;
 8002234:	e7f6      	b.n	8002224 <RTC_ExitInitMode+0x16>

08002236 <HAL_RTC_Init>:
{
 8002236:	b510      	push	{r4, lr}
  if (hrtc == NULL)
 8002238:	4604      	mov	r4, r0
 800223a:	2800      	cmp	r0, #0
 800223c:	d041      	beq.n	80022c2 <HAL_RTC_Init+0x8c>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800223e:	7f43      	ldrb	r3, [r0, #29]
 8002240:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002244:	b913      	cbnz	r3, 800224c <HAL_RTC_Init+0x16>
    hrtc->Lock = HAL_UNLOCKED;
 8002246:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8002248:	f7fe fcb4 	bl	8000bb4 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 800224c:	2302      	movs	r3, #2
 800224e:	7763      	strb	r3, [r4, #29]
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002250:	6823      	ldr	r3, [r4, #0]
 8002252:	68da      	ldr	r2, [r3, #12]
 8002254:	06d2      	lsls	r2, r2, #27
 8002256:	d503      	bpl.n	8002260 <HAL_RTC_Init+0x2a>
    hrtc->State = HAL_RTC_STATE_READY;
 8002258:	2301      	movs	r3, #1
 800225a:	2000      	movs	r0, #0
 800225c:	7763      	strb	r3, [r4, #29]
}
 800225e:	bd10      	pop	{r4, pc}
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002260:	22ca      	movs	r2, #202	@ 0xca
    status = RTC_EnterInitMode(hrtc);
 8002262:	4620      	mov	r0, r4
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002264:	625a      	str	r2, [r3, #36]	@ 0x24
 8002266:	2253      	movs	r2, #83	@ 0x53
 8002268:	625a      	str	r2, [r3, #36]	@ 0x24
    status = RTC_EnterInitMode(hrtc);
 800226a:	f7ff ffaf 	bl	80021cc <RTC_EnterInitMode>
    if (status == HAL_OK)
 800226e:	bb10      	cbnz	r0, 80022b6 <HAL_RTC_Init+0x80>
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002270:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002272:	6920      	ldr	r0, [r4, #16]
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002274:	689a      	ldr	r2, [r3, #8]
 8002276:	f422 02e0 	bic.w	r2, r2, #7340032	@ 0x700000
 800227a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800227e:	609a      	str	r2, [r3, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002280:	6862      	ldr	r2, [r4, #4]
 8002282:	6899      	ldr	r1, [r3, #8]
 8002284:	4302      	orrs	r2, r0
 8002286:	6960      	ldr	r0, [r4, #20]
 8002288:	4302      	orrs	r2, r0
      status = RTC_ExitInitMode(hrtc);
 800228a:	4620      	mov	r0, r4
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800228c:	430a      	orrs	r2, r1
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800228e:	68a1      	ldr	r1, [r4, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002290:	609a      	str	r2, [r3, #8]
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002292:	68e2      	ldr	r2, [r4, #12]
 8002294:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002296:	691a      	ldr	r2, [r3, #16]
 8002298:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800229c:	611a      	str	r2, [r3, #16]
      status = RTC_ExitInitMode(hrtc);
 800229e:	f7ff ffb6 	bl	800220e <RTC_ExitInitMode>
    if (status == HAL_OK)
 80022a2:	b940      	cbnz	r0, 80022b6 <HAL_RTC_Init+0x80>
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80022a4:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 80022a6:	69a1      	ldr	r1, [r4, #24]
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80022a8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80022aa:	f022 0208 	bic.w	r2, r2, #8
 80022ae:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 80022b0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80022b2:	430a      	orrs	r2, r1
 80022b4:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80022b6:	6823      	ldr	r3, [r4, #0]
 80022b8:	22ff      	movs	r2, #255	@ 0xff
 80022ba:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 80022bc:	2800      	cmp	r0, #0
 80022be:	d0cb      	beq.n	8002258 <HAL_RTC_Init+0x22>
 80022c0:	e7cd      	b.n	800225e <HAL_RTC_Init+0x28>
    return HAL_ERROR;
 80022c2:	2001      	movs	r0, #1
 80022c4:	e7cb      	b.n	800225e <HAL_RTC_Init+0x28>

080022c6 <RTC_ByteToBcd2>:
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
  uint32_t bcdhigh = 0U;
 80022c6:	2300      	movs	r3, #0

  while (number >= 10U)
 80022c8:	2809      	cmp	r0, #9
 80022ca:	d803      	bhi.n	80022d4 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    number -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80022cc:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 80022d0:	b2c0      	uxtb	r0, r0
 80022d2:	4770      	bx	lr
    number -= 10U;
 80022d4:	380a      	subs	r0, #10
    bcdhigh++;
 80022d6:	3301      	adds	r3, #1
    number -= 10U;
 80022d8:	b2c0      	uxtb	r0, r0
 80022da:	e7f5      	b.n	80022c8 <RTC_ByteToBcd2+0x2>

080022dc <HAL_RTC_SetTime>:
{
 80022dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hrtc);
 80022e0:	7f03      	ldrb	r3, [r0, #28]
{
 80022e2:	4606      	mov	r6, r0
 80022e4:	460f      	mov	r7, r1
 80022e6:	2002      	movs	r0, #2
  __HAL_LOCK(hrtc);
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d041      	beq.n	8002370 <HAL_RTC_SetTime+0x94>
 80022ec:	2301      	movs	r3, #1
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80022ee:	6831      	ldr	r1, [r6, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80022f0:	7770      	strb	r0, [r6, #29]
  __HAL_LOCK(hrtc);
 80022f2:	7733      	strb	r3, [r6, #28]
  if (Format == RTC_FORMAT_BIN)
 80022f4:	7838      	ldrb	r0, [r7, #0]
 80022f6:	787d      	ldrb	r5, [r7, #1]
 80022f8:	78bc      	ldrb	r4, [r7, #2]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80022fa:	688b      	ldr	r3, [r1, #8]
  if (Format == RTC_FORMAT_BIN)
 80022fc:	2a00      	cmp	r2, #0
 80022fe:	d139      	bne.n	8002374 <HAL_RTC_SetTime+0x98>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002300:	f013 0340 	ands.w	r3, r3, #64	@ 0x40
      sTime->TimeFormat = 0x00U;
 8002304:	bf08      	it	eq
 8002306:	70fb      	strbeq	r3, [r7, #3]
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002308:	f7ff ffdd 	bl	80022c6 <RTC_ByteToBcd2>
 800230c:	4680      	mov	r8, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800230e:	4628      	mov	r0, r5
 8002310:	f7ff ffd9 	bl	80022c6 <RTC_ByteToBcd2>
 8002314:	4602      	mov	r2, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8002316:	4620      	mov	r0, r4
 8002318:	f7ff ffd5 	bl	80022c6 <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800231c:	78fb      	ldrb	r3, [r7, #3]
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800231e:	ea40 5383 	orr.w	r3, r0, r3, lsl #22
 8002322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8002326:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800232a:	23ca      	movs	r3, #202	@ 0xca
  status = RTC_EnterInitMode(hrtc);
 800232c:	4630      	mov	r0, r6
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800232e:	624b      	str	r3, [r1, #36]	@ 0x24
 8002330:	2353      	movs	r3, #83	@ 0x53
 8002332:	624b      	str	r3, [r1, #36]	@ 0x24
  status = RTC_EnterInitMode(hrtc);
 8002334:	f7ff ff4a 	bl	80021cc <RTC_EnterInitMode>
  if (status == HAL_OK)
 8002338:	b9a8      	cbnz	r0, 8002366 <HAL_RTC_SetTime+0x8a>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800233a:	f004 347f 	and.w	r4, r4, #2139062143	@ 0x7f7f7f7f
 800233e:	6832      	ldr	r2, [r6, #0]
 8002340:	f024 44fe 	bic.w	r4, r4, #2130706432	@ 0x7f000000
 8002344:	6014      	str	r4, [r2, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8002346:	6893      	ldr	r3, [r2, #8]
 8002348:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800234c:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800234e:	6891      	ldr	r1, [r2, #8]
 8002350:	e9d7 3003 	ldrd	r3, r0, [r7, #12]
 8002354:	4303      	orrs	r3, r0
    status = RTC_ExitInitMode(hrtc);
 8002356:	4630      	mov	r0, r6
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002358:	430b      	orrs	r3, r1
 800235a:	6093      	str	r3, [r2, #8]
    status = RTC_ExitInitMode(hrtc);
 800235c:	f7ff ff57 	bl	800220e <RTC_ExitInitMode>
  if (status == HAL_OK)
 8002360:	b908      	cbnz	r0, 8002366 <HAL_RTC_SetTime+0x8a>
    hrtc->State = HAL_RTC_STATE_READY;
 8002362:	2301      	movs	r3, #1
 8002364:	7773      	strb	r3, [r6, #29]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002366:	6833      	ldr	r3, [r6, #0]
 8002368:	22ff      	movs	r2, #255	@ 0xff
 800236a:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 800236c:	2300      	movs	r3, #0
 800236e:	7733      	strb	r3, [r6, #28]
}
 8002370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002374:	022d      	lsls	r5, r5, #8
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002376:	f013 0340 	ands.w	r3, r3, #64	@ 0x40
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800237a:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
      sTime->TimeFormat = 0x00U;
 800237e:	bf08      	it	eq
 8002380:	70fb      	strbeq	r3, [r7, #3]
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002382:	78fa      	ldrb	r2, [r7, #3]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002384:	ea45 0304 	orr.w	r3, r5, r4
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002388:	ea43 5482 	orr.w	r4, r3, r2, lsl #22
 800238c:	e7cd      	b.n	800232a <HAL_RTC_SetTime+0x4e>

0800238e <HAL_RTC_SetDate>:
{
 800238e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8002390:	7f03      	ldrb	r3, [r0, #28]
{
 8002392:	4605      	mov	r5, r0
 8002394:	2002      	movs	r0, #2
  __HAL_LOCK(hrtc);
 8002396:	2b01      	cmp	r3, #1
 8002398:	d027      	beq.n	80023ea <HAL_RTC_SetDate+0x5c>
 800239a:	2301      	movs	r3, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 800239c:	7768      	strb	r0, [r5, #29]
  __HAL_LOCK(hrtc);
 800239e:	772b      	strb	r3, [r5, #28]
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80023a0:	780e      	ldrb	r6, [r1, #0]
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80023a2:	78c8      	ldrb	r0, [r1, #3]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80023a4:	784c      	ldrb	r4, [r1, #1]
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80023a6:	0376      	lsls	r6, r6, #13
                  ((uint32_t) sDate->Date)                      | \
 80023a8:	788f      	ldrb	r7, [r1, #2]
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80023aa:	b1fa      	cbz	r2, 80023ec <HAL_RTC_SetDate+0x5e>
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80023ac:	ea46 4300 	orr.w	r3, r6, r0, lsl #16
 80023b0:	433b      	orrs	r3, r7
 80023b2:	ea43 2404 	orr.w	r4, r3, r4, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80023b6:	682b      	ldr	r3, [r5, #0]
 80023b8:	22ca      	movs	r2, #202	@ 0xca
  status = RTC_EnterInitMode(hrtc);
 80023ba:	4628      	mov	r0, r5
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80023bc:	625a      	str	r2, [r3, #36]	@ 0x24
 80023be:	2253      	movs	r2, #83	@ 0x53
 80023c0:	625a      	str	r2, [r3, #36]	@ 0x24
  status = RTC_EnterInitMode(hrtc);
 80023c2:	f7ff ff03 	bl	80021cc <RTC_EnterInitMode>
  if (status == HAL_OK)
 80023c6:	b958      	cbnz	r0, 80023e0 <HAL_RTC_SetDate+0x52>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80023c8:	f024 447f 	bic.w	r4, r4, #4278190080	@ 0xff000000
 80023cc:	682a      	ldr	r2, [r5, #0]
    status = RTC_ExitInitMode(hrtc);
 80023ce:	4628      	mov	r0, r5
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80023d0:	f024 04c0 	bic.w	r4, r4, #192	@ 0xc0
 80023d4:	6054      	str	r4, [r2, #4]
    status = RTC_ExitInitMode(hrtc);
 80023d6:	f7ff ff1a 	bl	800220e <RTC_ExitInitMode>
  if (status == HAL_OK)
 80023da:	b908      	cbnz	r0, 80023e0 <HAL_RTC_SetDate+0x52>
    hrtc->State = HAL_RTC_STATE_READY;
 80023dc:	2301      	movs	r3, #1
 80023de:	776b      	strb	r3, [r5, #29]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80023e0:	682b      	ldr	r3, [r5, #0]
 80023e2:	22ff      	movs	r2, #255	@ 0xff
 80023e4:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 80023e6:	2300      	movs	r3, #0
 80023e8:	772b      	strb	r3, [r5, #28]
}
 80023ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80023ec:	06e3      	lsls	r3, r4, #27
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80023ee:	bf42      	ittt	mi
 80023f0:	f024 0410 	bicmi.w	r4, r4, #16
 80023f4:	340a      	addmi	r4, #10
 80023f6:	704c      	strbmi	r4, [r1, #1]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80023f8:	f7ff ff65 	bl	80022c6 <RTC_ByteToBcd2>
 80023fc:	4604      	mov	r4, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80023fe:	7848      	ldrb	r0, [r1, #1]
 8002400:	f7ff ff61 	bl	80022c6 <RTC_ByteToBcd2>
 8002404:	4602      	mov	r2, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8002406:	4638      	mov	r0, r7
 8002408:	f7ff ff5d 	bl	80022c6 <RTC_ByteToBcd2>
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800240c:	ea40 0306 	orr.w	r3, r0, r6
 8002410:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8002414:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
 8002418:	e7cd      	b.n	80023b6 <HAL_RTC_SetDate+0x28>

0800241a <HAL_RTCEx_BKUPWrite>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 800241a:	6803      	ldr	r3, [r0, #0]
 800241c:	3350      	adds	r3, #80	@ 0x50
  tmp += (BackupRegister * 4U);

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800241e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 8002422:	4770      	bx	lr

08002424 <HAL_RTCEx_BKUPRead>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8002424:	6803      	ldr	r3, [r0, #0]
 8002426:	3350      	adds	r3, #80	@ 0x50
  tmp += (BackupRegister * 4U);

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8002428:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 800242c:	4770      	bx	lr

0800242e <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800242e:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002430:	e852 3f00 	ldrex	r3, [r2]
 8002434:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002438:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800243c:	6802      	ldr	r2, [r0, #0]
 800243e:	2900      	cmp	r1, #0
 8002440:	d1f5      	bne.n	800242e <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002442:	f102 0308 	add.w	r3, r2, #8
 8002446:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800244a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800244e:	f102 0c08 	add.w	ip, r2, #8
 8002452:	e84c 3100 	strex	r1, r3, [ip]
 8002456:	2900      	cmp	r1, #0
 8002458:	d1f3      	bne.n	8002442 <UART_EndRxTransfer+0x14>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800245a:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800245c:	2b01      	cmp	r3, #1
 800245e:	d107      	bne.n	8002470 <UART_EndRxTransfer+0x42>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002460:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002464:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002468:	e842 3100 	strex	r1, r3, [r2]
 800246c:	2900      	cmp	r1, #0
 800246e:	d1f7      	bne.n	8002460 <UART_EndRxTransfer+0x32>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002470:	2320      	movs	r3, #32
 8002472:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002476:	2300      	movs	r3, #0
 8002478:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800247a:	6683      	str	r3, [r0, #104]	@ 0x68
}
 800247c:	4770      	bx	lr
	...

08002480 <UART_SetConfig>:
{
 8002480:	b538      	push	{r3, r4, r5, lr}
 8002482:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002484:	69c0      	ldr	r0, [r0, #28]
 8002486:	6921      	ldr	r1, [r4, #16]
 8002488:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800248a:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800248c:	430a      	orrs	r2, r1
 800248e:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002490:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002492:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002494:	496e      	ldr	r1, [pc, #440]	@ (8002650 <UART_SetConfig+0x1d0>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002496:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002498:	4029      	ands	r1, r5
  tmpreg |= huart->Init.OneBitSampling;
 800249a:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800249c:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800249e:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80024a0:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024a2:	685a      	ldr	r2, [r3, #4]
 80024a4:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80024a8:	430a      	orrs	r2, r1
 80024aa:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80024ac:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80024ae:	6899      	ldr	r1, [r3, #8]
  tmpreg |= huart->Init.OneBitSampling;
 80024b0:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80024b2:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 80024b6:	430a      	orrs	r2, r1
 80024b8:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80024ba:	4a66      	ldr	r2, [pc, #408]	@ (8002654 <UART_SetConfig+0x1d4>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d113      	bne.n	80024e8 <UART_SetConfig+0x68>
 80024c0:	4b65      	ldr	r3, [pc, #404]	@ (8002658 <UART_SetConfig+0x1d8>)
 80024c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024c6:	f003 0303 	and.w	r3, r3, #3
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	f000 80a5 	beq.w	800261a <UART_SetConfig+0x19a>
 80024d0:	2b03      	cmp	r3, #3
 80024d2:	f000 809c 	beq.w	800260e <UART_SetConfig+0x18e>
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d067      	beq.n	80025aa <UART_SetConfig+0x12a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80024da:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80024de:	f000 8090 	beq.w	8002602 <UART_SetConfig+0x182>
        pclk = HAL_RCC_GetPCLK2Freq();
 80024e2:	f7ff fbc1 	bl	8001c68 <HAL_RCC_GetPCLK2Freq>
        break;
 80024e6:	e012      	b.n	800250e <UART_SetConfig+0x8e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80024e8:	4a5c      	ldr	r2, [pc, #368]	@ (800265c <UART_SetConfig+0x1dc>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d126      	bne.n	800253c <UART_SetConfig+0xbc>
 80024ee:	4b5a      	ldr	r3, [pc, #360]	@ (8002658 <UART_SetConfig+0x1d8>)
 80024f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024f4:	f003 030c 	and.w	r3, r3, #12
 80024f8:	2b08      	cmp	r3, #8
 80024fa:	f000 808e 	beq.w	800261a <UART_SetConfig+0x19a>
 80024fe:	d816      	bhi.n	800252e <UART_SetConfig+0xae>
 8002500:	2b00      	cmp	r3, #0
 8002502:	d152      	bne.n	80025aa <UART_SetConfig+0x12a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002504:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8002508:	d076      	beq.n	80025f8 <UART_SetConfig+0x178>
        pclk = HAL_RCC_GetPCLK1Freq();
 800250a:	f7ff fb9d 	bl	8001c48 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800250e:	2800      	cmp	r0, #0
 8002510:	d075      	beq.n	80025fe <UART_SetConfig+0x17e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002512:	6862      	ldr	r2, [r4, #4]
 8002514:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8002518:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800251c:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8002520:	f1a3 0110 	sub.w	r1, r3, #16
 8002524:	4291      	cmp	r1, r2
 8002526:	d804      	bhi.n	8002532 <UART_SetConfig+0xb2>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002528:	6822      	ldr	r2, [r4, #0]
 800252a:	60d3      	str	r3, [r2, #12]
 800252c:	e067      	b.n	80025fe <UART_SetConfig+0x17e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800252e:	2b0c      	cmp	r3, #12
 8002530:	d06d      	beq.n	800260e <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 8002532:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8002534:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8002536:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
}
 800253a:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800253c:	4a48      	ldr	r2, [pc, #288]	@ (8002660 <UART_SetConfig+0x1e0>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d109      	bne.n	8002556 <UART_SetConfig+0xd6>
 8002542:	4b45      	ldr	r3, [pc, #276]	@ (8002658 <UART_SetConfig+0x1d8>)
 8002544:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002548:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800254c:	2b20      	cmp	r3, #32
 800254e:	d064      	beq.n	800261a <UART_SetConfig+0x19a>
 8002550:	d9d6      	bls.n	8002500 <UART_SetConfig+0x80>
 8002552:	2b30      	cmp	r3, #48	@ 0x30
 8002554:	e7ec      	b.n	8002530 <UART_SetConfig+0xb0>
 8002556:	4a43      	ldr	r2, [pc, #268]	@ (8002664 <UART_SetConfig+0x1e4>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d109      	bne.n	8002570 <UART_SetConfig+0xf0>
 800255c:	4b3e      	ldr	r3, [pc, #248]	@ (8002658 <UART_SetConfig+0x1d8>)
 800255e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002562:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002566:	2b80      	cmp	r3, #128	@ 0x80
 8002568:	d057      	beq.n	800261a <UART_SetConfig+0x19a>
 800256a:	d9c9      	bls.n	8002500 <UART_SetConfig+0x80>
 800256c:	2bc0      	cmp	r3, #192	@ 0xc0
 800256e:	e7df      	b.n	8002530 <UART_SetConfig+0xb0>
 8002570:	4a3d      	ldr	r2, [pc, #244]	@ (8002668 <UART_SetConfig+0x1e8>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d10b      	bne.n	800258e <UART_SetConfig+0x10e>
 8002576:	4b38      	ldr	r3, [pc, #224]	@ (8002658 <UART_SetConfig+0x1d8>)
 8002578:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800257c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002580:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002584:	d049      	beq.n	800261a <UART_SetConfig+0x19a>
 8002586:	d9bb      	bls.n	8002500 <UART_SetConfig+0x80>
 8002588:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800258c:	e7d0      	b.n	8002530 <UART_SetConfig+0xb0>
 800258e:	4a37      	ldr	r2, [pc, #220]	@ (800266c <UART_SetConfig+0x1ec>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d113      	bne.n	80025bc <UART_SetConfig+0x13c>
 8002594:	4b30      	ldr	r3, [pc, #192]	@ (8002658 <UART_SetConfig+0x1d8>)
 8002596:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800259a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800259e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80025a2:	d03a      	beq.n	800261a <UART_SetConfig+0x19a>
 80025a4:	d807      	bhi.n	80025b6 <UART_SetConfig+0x136>
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d097      	beq.n	80024da <UART_SetConfig+0x5a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025aa:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80025ae:	d12b      	bne.n	8002608 <UART_SetConfig+0x188>
        pclk = HAL_RCC_GetSysClockFreq();
 80025b0:	f7ff fa7e 	bl	8001ab0 <HAL_RCC_GetSysClockFreq>
        break;
 80025b4:	e022      	b.n	80025fc <UART_SetConfig+0x17c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80025b6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80025ba:	e7b9      	b.n	8002530 <UART_SetConfig+0xb0>
 80025bc:	4a2c      	ldr	r2, [pc, #176]	@ (8002670 <UART_SetConfig+0x1f0>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d10b      	bne.n	80025da <UART_SetConfig+0x15a>
 80025c2:	4b25      	ldr	r3, [pc, #148]	@ (8002658 <UART_SetConfig+0x1d8>)
 80025c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025c8:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80025cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80025d0:	d023      	beq.n	800261a <UART_SetConfig+0x19a>
 80025d2:	d995      	bls.n	8002500 <UART_SetConfig+0x80>
 80025d4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80025d8:	e7aa      	b.n	8002530 <UART_SetConfig+0xb0>
 80025da:	4a26      	ldr	r2, [pc, #152]	@ (8002674 <UART_SetConfig+0x1f4>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d1a8      	bne.n	8002532 <UART_SetConfig+0xb2>
 80025e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002658 <UART_SetConfig+0x1d8>)
 80025e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025e6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80025ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80025ee:	d014      	beq.n	800261a <UART_SetConfig+0x19a>
 80025f0:	d986      	bls.n	8002500 <UART_SetConfig+0x80>
 80025f2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80025f6:	e79b      	b.n	8002530 <UART_SetConfig+0xb0>
        pclk = HAL_RCC_GetPCLK1Freq();
 80025f8:	f7ff fb26 	bl	8001c48 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80025fc:	b990      	cbnz	r0, 8002624 <UART_SetConfig+0x1a4>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025fe:	2000      	movs	r0, #0
 8002600:	e798      	b.n	8002534 <UART_SetConfig+0xb4>
        pclk = HAL_RCC_GetPCLK2Freq();
 8002602:	f7ff fb31 	bl	8001c68 <HAL_RCC_GetPCLK2Freq>
        break;
 8002606:	e7f9      	b.n	80025fc <UART_SetConfig+0x17c>
        pclk = HAL_RCC_GetSysClockFreq();
 8002608:	f7ff fa52 	bl	8001ab0 <HAL_RCC_GetSysClockFreq>
        break;
 800260c:	e77f      	b.n	800250e <UART_SetConfig+0x8e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800260e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8002612:	d007      	beq.n	8002624 <UART_SetConfig+0x1a4>
        pclk = (uint32_t) LSE_VALUE;
 8002614:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002618:	e77b      	b.n	8002512 <UART_SetConfig+0x92>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800261a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) HSI_VALUE;
 800261e:	4816      	ldr	r0, [pc, #88]	@ (8002678 <UART_SetConfig+0x1f8>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002620:	f47f af77 	bne.w	8002512 <UART_SetConfig+0x92>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002624:	6862      	ldr	r2, [r4, #4]
 8002626:	0853      	lsrs	r3, r2, #1
 8002628:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800262c:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002630:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8002634:	f1a3 0110 	sub.w	r1, r3, #16
 8002638:	4291      	cmp	r1, r2
 800263a:	f63f af7a 	bhi.w	8002532 <UART_SetConfig+0xb2>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800263e:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002642:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8002646:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002648:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 800264a:	4313      	orrs	r3, r2
 800264c:	60cb      	str	r3, [r1, #12]
 800264e:	e7d6      	b.n	80025fe <UART_SetConfig+0x17e>
 8002650:	efff69f3 	.word	0xefff69f3
 8002654:	40011000 	.word	0x40011000
 8002658:	40023800 	.word	0x40023800
 800265c:	40004400 	.word	0x40004400
 8002660:	40004800 	.word	0x40004800
 8002664:	40004c00 	.word	0x40004c00
 8002668:	40005000 	.word	0x40005000
 800266c:	40011400 	.word	0x40011400
 8002670:	40007800 	.word	0x40007800
 8002674:	40007c00 	.word	0x40007c00
 8002678:	00f42400 	.word	0x00f42400

0800267c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800267c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800267e:	071a      	lsls	r2, r3, #28
{
 8002680:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002682:	d506      	bpl.n	8002692 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002684:	6801      	ldr	r1, [r0, #0]
 8002686:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8002688:	684a      	ldr	r2, [r1, #4]
 800268a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800268e:	4322      	orrs	r2, r4
 8002690:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002692:	07dc      	lsls	r4, r3, #31
 8002694:	d506      	bpl.n	80026a4 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002696:	6801      	ldr	r1, [r0, #0]
 8002698:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 800269a:	684a      	ldr	r2, [r1, #4]
 800269c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80026a0:	4322      	orrs	r2, r4
 80026a2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80026a4:	0799      	lsls	r1, r3, #30
 80026a6:	d506      	bpl.n	80026b6 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80026a8:	6801      	ldr	r1, [r0, #0]
 80026aa:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 80026ac:	684a      	ldr	r2, [r1, #4]
 80026ae:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80026b2:	4322      	orrs	r2, r4
 80026b4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80026b6:	075a      	lsls	r2, r3, #29
 80026b8:	d506      	bpl.n	80026c8 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80026ba:	6801      	ldr	r1, [r0, #0]
 80026bc:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 80026be:	684a      	ldr	r2, [r1, #4]
 80026c0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80026c4:	4322      	orrs	r2, r4
 80026c6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80026c8:	06dc      	lsls	r4, r3, #27
 80026ca:	d506      	bpl.n	80026da <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80026cc:	6801      	ldr	r1, [r0, #0]
 80026ce:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80026d0:	688a      	ldr	r2, [r1, #8]
 80026d2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80026d6:	4322      	orrs	r2, r4
 80026d8:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80026da:	0699      	lsls	r1, r3, #26
 80026dc:	d506      	bpl.n	80026ec <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80026de:	6801      	ldr	r1, [r0, #0]
 80026e0:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 80026e2:	688a      	ldr	r2, [r1, #8]
 80026e4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80026e8:	4322      	orrs	r2, r4
 80026ea:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80026ec:	065a      	lsls	r2, r3, #25
 80026ee:	d510      	bpl.n	8002712 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80026f0:	6801      	ldr	r1, [r0, #0]
 80026f2:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 80026f4:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80026f6:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80026fa:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80026fe:	ea42 0204 	orr.w	r2, r2, r4
 8002702:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002704:	d105      	bne.n	8002712 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002706:	684a      	ldr	r2, [r1, #4]
 8002708:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 800270a:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 800270e:	4322      	orrs	r2, r4
 8002710:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002712:	061b      	lsls	r3, r3, #24
 8002714:	d506      	bpl.n	8002724 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002716:	6802      	ldr	r2, [r0, #0]
 8002718:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 800271a:	6853      	ldr	r3, [r2, #4]
 800271c:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8002720:	430b      	orrs	r3, r1
 8002722:	6053      	str	r3, [r2, #4]
}
 8002724:	bd10      	pop	{r4, pc}

08002726 <UART_WaitOnFlagUntilTimeout>:
{
 8002726:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800272a:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800272e:	4604      	mov	r4, r0
 8002730:	460d      	mov	r5, r1
 8002732:	4617      	mov	r7, r2
 8002734:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002736:	6822      	ldr	r2, [r4, #0]
 8002738:	69d3      	ldr	r3, [r2, #28]
 800273a:	ea35 0303 	bics.w	r3, r5, r3
 800273e:	bf0c      	ite	eq
 8002740:	2301      	moveq	r3, #1
 8002742:	2300      	movne	r3, #0
 8002744:	42bb      	cmp	r3, r7
 8002746:	d001      	beq.n	800274c <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8002748:	2000      	movs	r0, #0
 800274a:	e022      	b.n	8002792 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 800274c:	f1b9 3fff 	cmp.w	r9, #4294967295
 8002750:	d0f2      	beq.n	8002738 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002752:	f7fe fb83 	bl	8000e5c <HAL_GetTick>
 8002756:	eba0 0008 	sub.w	r0, r0, r8
 800275a:	4548      	cmp	r0, r9
 800275c:	d829      	bhi.n	80027b2 <UART_WaitOnFlagUntilTimeout+0x8c>
 800275e:	f1b9 0f00 	cmp.w	r9, #0
 8002762:	d026      	beq.n	80027b2 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002764:	6821      	ldr	r1, [r4, #0]
 8002766:	680b      	ldr	r3, [r1, #0]
 8002768:	075a      	lsls	r2, r3, #29
 800276a:	d5e4      	bpl.n	8002736 <UART_WaitOnFlagUntilTimeout+0x10>
 800276c:	2d80      	cmp	r5, #128	@ 0x80
 800276e:	d0e2      	beq.n	8002736 <UART_WaitOnFlagUntilTimeout+0x10>
 8002770:	2d40      	cmp	r5, #64	@ 0x40
 8002772:	d0e0      	beq.n	8002736 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002774:	69ce      	ldr	r6, [r1, #28]
 8002776:	f016 0608 	ands.w	r6, r6, #8
 800277a:	d00c      	beq.n	8002796 <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800277c:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 800277e:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002780:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 8002782:	f7ff fe54 	bl	800242e <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 8002786:	2300      	movs	r3, #0
          return HAL_ERROR;
 8002788:	2001      	movs	r0, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800278a:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 800278e:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 8002792:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002796:	69cb      	ldr	r3, [r1, #28]
 8002798:	051b      	lsls	r3, r3, #20
 800279a:	d5cc      	bpl.n	8002736 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800279c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
          UART_EndRxTransfer(huart);
 80027a0:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80027a2:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 80027a4:	f7ff fe43 	bl	800242e <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80027a8:	2320      	movs	r3, #32
          __HAL_UNLOCK(huart);
 80027aa:	f884 6078 	strb.w	r6, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80027ae:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
        return HAL_TIMEOUT;
 80027b2:	2003      	movs	r0, #3
 80027b4:	e7ed      	b.n	8002792 <UART_WaitOnFlagUntilTimeout+0x6c>

080027b6 <UART_CheckIdleState>:
{
 80027b6:	b537      	push	{r0, r1, r2, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027b8:	2500      	movs	r5, #0
{
 80027ba:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027bc:	f8c0 5084 	str.w	r5, [r0, #132]	@ 0x84
  tickstart = HAL_GetTick();
 80027c0:	f7fe fb4c 	bl	8000e5c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80027c4:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 80027c6:	4603      	mov	r3, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80027c8:	6812      	ldr	r2, [r2, #0]
 80027ca:	0712      	lsls	r2, r2, #28
 80027cc:	d51a      	bpl.n	8002804 <UART_CheckIdleState+0x4e>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80027ce:	f06f 427e 	mvn.w	r2, #4261412864	@ 0xfe000000
 80027d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80027d6:	4620      	mov	r0, r4
 80027d8:	9200      	str	r2, [sp, #0]
 80027da:	462a      	mov	r2, r5
 80027dc:	f7ff ffa3 	bl	8002726 <UART_WaitOnFlagUntilTimeout>
 80027e0:	b180      	cbz	r0, 8002804 <UART_CheckIdleState+0x4e>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80027e2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027e4:	e852 3f00 	ldrex	r3, [r2]
 80027e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027ec:	e842 3100 	strex	r1, r3, [r2]
 80027f0:	2900      	cmp	r1, #0
 80027f2:	d1f6      	bne.n	80027e2 <UART_CheckIdleState+0x2c>
      huart->gState = HAL_UART_STATE_READY;
 80027f4:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 80027f6:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 80027f8:	67e3      	str	r3, [r4, #124]	@ 0x7c
      __HAL_UNLOCK(huart);
 80027fa:	2300      	movs	r3, #0
 80027fc:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 8002800:	b003      	add	sp, #12
 8002802:	bd30      	pop	{r4, r5, pc}
  huart->gState = HAL_UART_STATE_READY;
 8002804:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002806:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002808:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800280a:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800280e:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002810:	6660      	str	r0, [r4, #100]	@ 0x64
  return HAL_OK;
 8002812:	e7f2      	b.n	80027fa <UART_CheckIdleState+0x44>

08002814 <HAL_UART_Init>:
{
 8002814:	b510      	push	{r4, lr}
  if (huart == NULL)
 8002816:	4604      	mov	r4, r0
 8002818:	b340      	cbz	r0, 800286c <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 800281a:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 800281c:	b91b      	cbnz	r3, 8002826 <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 800281e:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
    HAL_UART_MspInit(huart);
 8002822:	f7fe f9e9 	bl	8000bf8 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002826:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8002828:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800282a:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 800282c:	6813      	ldr	r3, [r2, #0]
 800282e:	f023 0301 	bic.w	r3, r3, #1
 8002832:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002834:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002836:	b113      	cbz	r3, 800283e <HAL_UART_Init+0x2a>
    UART_AdvFeatureConfig(huart);
 8002838:	4620      	mov	r0, r4
 800283a:	f7ff ff1f 	bl	800267c <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800283e:	4620      	mov	r0, r4
 8002840:	f7ff fe1e 	bl	8002480 <UART_SetConfig>
 8002844:	2801      	cmp	r0, #1
 8002846:	d011      	beq.n	800286c <HAL_UART_Init+0x58>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002848:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 800284a:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800284c:	685a      	ldr	r2, [r3, #4]
 800284e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002852:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002854:	689a      	ldr	r2, [r3, #8]
 8002856:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800285a:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	f042 0201 	orr.w	r2, r2, #1
}
 8002862:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8002866:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8002868:	f7ff bfa5 	b.w	80027b6 <UART_CheckIdleState>
}
 800286c:	2001      	movs	r0, #1
 800286e:	bd10      	pop	{r4, pc}

08002870 <LZ4_decompress_safe>:

/*===== Instantiate the API decoding functions. =====*/

LZ4_FORCE_O2
int LZ4_decompress_safe(const char* source, char* dest, int compressedSize, int maxDecompressedSize)
{
 8002870:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002874:	4688      	mov	r8, r1
    if ((src == NULL) || (outputSize < 0)) { return -1; }
 8002876:	4606      	mov	r6, r0
 8002878:	2800      	cmp	r0, #0
 800287a:	f000 8144 	beq.w	8002b06 <LZ4_decompress_safe+0x296>
 800287e:	2b00      	cmp	r3, #0
 8002880:	f2c0 8141 	blt.w	8002b06 <LZ4_decompress_safe+0x296>
        const BYTE* const iend = ip + srcSize;
 8002884:	eb00 0c02 	add.w	ip, r0, r2
        BYTE* const oend = op + outputSize;
 8002888:	440b      	add	r3, r1
        const BYTE* const shortiend = iend - 14 /*maxLL*/ - 2 /*offset*/;
 800288a:	f1ac 0110 	sub.w	r1, ip, #16
        const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 800288e:	f1a3 0920 	sub.w	r9, r3, #32
        const BYTE* const shortiend = iend - 14 /*maxLL*/ - 2 /*offset*/;
 8002892:	9101      	str	r1, [sp, #4]
        if (unlikely(outputSize==0)) {
 8002894:	d10a      	bne.n	80028ac <LZ4_decompress_safe+0x3c>
            return ((srcSize==1) && (*ip==0)) ? 0 : -1;
 8002896:	2a01      	cmp	r2, #1
 8002898:	f040 8135 	bne.w	8002b06 <LZ4_decompress_safe+0x296>
 800289c:	7800      	ldrb	r0, [r0, #0]
 800289e:	3800      	subs	r0, #0
 80028a0:	bf18      	it	ne
 80028a2:	2001      	movne	r0, #1
 80028a4:	4240      	negs	r0, r0
    return LZ4_decompress_generic(source, dest, compressedSize, maxDecompressedSize,
                                  decode_full_block, noDict,
                                  (BYTE*)dest, NULL, 0);
}
 80028a6:	b003      	add	sp, #12
 80028a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (unlikely(srcSize==0)) { return -1; }
 80028ac:	2a00      	cmp	r2, #0
 80028ae:	f000 812a 	beq.w	8002b06 <LZ4_decompress_safe+0x296>
    {   const BYTE* ip = (const BYTE*) src;
 80028b2:	4683      	mov	fp, r0
        BYTE* op = (BYTE*) dst;
 80028b4:	4640      	mov	r0, r8
            assert(ip < iend);
 80028b6:	45dc      	cmp	ip, fp
 80028b8:	d806      	bhi.n	80028c8 <LZ4_decompress_safe+0x58>
 80028ba:	4b94      	ldr	r3, [pc, #592]	@ (8002b0c <LZ4_decompress_safe+0x29c>)
 80028bc:	f640 01ab 	movw	r1, #2219	@ 0x8ab
 80028c0:	4a93      	ldr	r2, [pc, #588]	@ (8002b10 <LZ4_decompress_safe+0x2a0>)
                assert(match <= op); /* check overflow */
 80028c2:	4894      	ldr	r0, [pc, #592]	@ (8002b14 <LZ4_decompress_safe+0x2a4>)
 80028c4:	f000 fbe2 	bl	800308c <__assert_func>
            token = *ip++;
 80028c8:	4659      	mov	r1, fp
 80028ca:	f811 7b01 	ldrb.w	r7, [r1], #1
            length = token >> ML_BITS;  /* literal length */
 80028ce:	093a      	lsrs	r2, r7, #4
            if ( (length != RUN_MASK)
 80028d0:	2a0f      	cmp	r2, #15
 80028d2:	d038      	beq.n	8002946 <LZ4_decompress_safe+0xd6>
              && likely((ip < shortiend) & (op <= shortoend)) ) {
 80028d4:	9c01      	ldr	r4, [sp, #4]
                op += length; ip += length;
 80028d6:	1885      	adds	r5, r0, r2
 80028d8:	eb01 0a02 	add.w	sl, r1, r2
              && likely((ip < shortiend) & (op <= shortoend)) ) {
 80028dc:	428c      	cmp	r4, r1
 80028de:	d952      	bls.n	8002986 <LZ4_decompress_safe+0x116>
 80028e0:	4581      	cmp	r9, r0
 80028e2:	d350      	bcc.n	8002986 <LZ4_decompress_safe+0x116>
                LZ4_memcpy(op, ip, 16);
 80028e4:	460c      	mov	r4, r1
 80028e6:	4686      	mov	lr, r0
 80028e8:	f10b 0111 	add.w	r1, fp, #17
 80028ec:	f854 bb04 	ldr.w	fp, [r4], #4
 80028f0:	428c      	cmp	r4, r1
 80028f2:	f84e bb04 	str.w	fp, [lr], #4
 80028f6:	d1f9      	bne.n	80028ec <LZ4_decompress_safe+0x7c>
static U16 LZ4_read16(const void* ptr) { return ((const LZ4_unalign16*)ptr)->u16; }
 80028f8:	4651      	mov	r1, sl
 80028fa:	f007 0e0f 	and.w	lr, r7, #15
                offset = LZ4_readLE16(ip); ip += 2;
 80028fe:	f831 4b02 	ldrh.w	r4, [r1], #2
                length = token & ML_MASK; /* match length */
 8002902:	4677      	mov	r7, lr
                match = op - offset;
 8002904:	1b12      	subs	r2, r2, r4
 8002906:	4402      	add	r2, r0
                assert(match <= op); /* check overflow */
 8002908:	42aa      	cmp	r2, r5
 800290a:	d904      	bls.n	8002916 <LZ4_decompress_safe+0xa6>
 800290c:	4b82      	ldr	r3, [pc, #520]	@ (8002b18 <LZ4_decompress_safe+0x2a8>)
 800290e:	f640 01c6 	movw	r1, #2246	@ 0x8c6
 8002912:	4a7f      	ldr	r2, [pc, #508]	@ (8002b10 <LZ4_decompress_safe+0x2a0>)
 8002914:	e7d5      	b.n	80028c2 <LZ4_decompress_safe+0x52>
                if ( (length != ML_MASK)
 8002916:	f1be 0f0f 	cmp.w	lr, #15
 800291a:	d05d      	beq.n	80029d8 <LZ4_decompress_safe+0x168>
                  && (offset >= 8)
 800291c:	2c07      	cmp	r4, #7
 800291e:	d972      	bls.n	8002a06 <LZ4_decompress_safe+0x196>
                  && (dict==withPrefix64k || match >= lowPrefix) ) {
 8002920:	4590      	cmp	r8, r2
 8002922:	f200 80ed 	bhi.w	8002b00 <LZ4_decompress_safe+0x290>
                    LZ4_memcpy(op + 0, match + 0, 8);
 8002926:	6810      	ldr	r0, [r2, #0]
                    op += length + MINMATCH;
 8002928:	f10e 0e04 	add.w	lr, lr, #4
                    LZ4_memcpy(op + 0, match + 0, 8);
 800292c:	6028      	str	r0, [r5, #0]
 800292e:	6850      	ldr	r0, [r2, #4]
 8002930:	6068      	str	r0, [r5, #4]
                    LZ4_memcpy(op + 8, match + 8, 8);
 8002932:	6890      	ldr	r0, [r2, #8]
 8002934:	60a8      	str	r0, [r5, #8]
 8002936:	68d0      	ldr	r0, [r2, #12]
 8002938:	60e8      	str	r0, [r5, #12]
                    op += length + MINMATCH;
 800293a:	eb05 000e 	add.w	r0, r5, lr
                    LZ4_memcpy(op +16, match +16, 2);
 800293e:	8a12      	ldrh	r2, [r2, #16]
 8002940:	822a      	strh	r2, [r5, #16]
{
 8002942:	468b      	mov	fp, r1
 8002944:	e7b7      	b.n	80028b6 <LZ4_decompress_safe+0x46>
                size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 8002946:	f1ac 040f 	sub.w	r4, ip, #15
    if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
 800294a:	42a1      	cmp	r1, r4
 800294c:	f080 80d8 	bcs.w	8002b00 <LZ4_decompress_safe+0x290>
    (*ip)++;
 8002950:	f10b 0102 	add.w	r1, fp, #2
    s = **ip;
 8002954:	f89b 2001 	ldrb.w	r2, [fp, #1]
    if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 8002958:	428c      	cmp	r4, r1
 800295a:	f0c0 80d1 	bcc.w	8002b00 <LZ4_decompress_safe+0x290>
    if (likely(s != 255)) return length;
 800295e:	2aff      	cmp	r2, #255	@ 0xff
 8002960:	d10a      	bne.n	8002978 <LZ4_decompress_safe+0x108>
        s = **ip;
 8002962:	f811 5b01 	ldrb.w	r5, [r1], #1
        if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 8002966:	428c      	cmp	r4, r1
        length += s;
 8002968:	442a      	add	r2, r5
        if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 800296a:	f0c0 80c9 	bcc.w	8002b00 <LZ4_decompress_safe+0x290>
        if ((sizeof(length) < 8) && unlikely(length > ((Rvl_t)(-1)/2)) ) {
 800296e:	2a00      	cmp	r2, #0
 8002970:	f2c0 80c6 	blt.w	8002b00 <LZ4_decompress_safe+0x290>
    } while (s == 255);
 8002974:	2dff      	cmp	r5, #255	@ 0xff
 8002976:	e7f3      	b.n	8002960 <LZ4_decompress_safe+0xf0>
                length += addl;
 8002978:	320f      	adds	r2, #15
                if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overflow detection */
 800297a:	42d0      	cmn	r0, r2
 800297c:	f080 80c0 	bcs.w	8002b00 <LZ4_decompress_safe+0x290>
                if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overflow detection */
 8002980:	42d1      	cmn	r1, r2
 8002982:	f080 80bd 	bcs.w	8002b00 <LZ4_decompress_safe+0x290>
            cpy = op+length;
 8002986:	1885      	adds	r5, r0, r2
            if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
 8002988:	f1a3 0e0c 	sub.w	lr, r3, #12
 800298c:	188c      	adds	r4, r1, r2
 800298e:	4575      	cmp	r5, lr
 8002990:	d803      	bhi.n	800299a <LZ4_decompress_safe+0x12a>
 8002992:	f1ac 0e08 	sub.w	lr, ip, #8
 8002996:	4574      	cmp	r4, lr
 8002998:	d90a      	bls.n	80029b0 <LZ4_decompress_safe+0x140>
                    if ((ip+length != iend) || (cpy > oend)) {
 800299a:	45a4      	cmp	ip, r4
 800299c:	f040 80b0 	bne.w	8002b00 <LZ4_decompress_safe+0x290>
 80029a0:	42ab      	cmp	r3, r5
 80029a2:	f0c0 80ad 	bcc.w	8002b00 <LZ4_decompress_safe+0x290>
                LZ4_memmove(op, ip, length);  /* supports overlapping memory regions, for in-place decompression scenarios */
 80029a6:	f000 fd66 	bl	8003476 <memmove>
        return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 80029aa:	eba5 0008 	sub.w	r0, r5, r8
 80029ae:	e77a      	b.n	80028a6 <LZ4_decompress_safe+0x36>
    do { LZ4_memcpy(d,s,8); d+=8; s+=8; } while (d<e);
 80029b0:	680a      	ldr	r2, [r1, #0]
 80029b2:	3008      	adds	r0, #8
 80029b4:	3108      	adds	r1, #8
 80029b6:	f840 2c08 	str.w	r2, [r0, #-8]
 80029ba:	f851 2c04 	ldr.w	r2, [r1, #-4]
 80029be:	f840 2c04 	str.w	r2, [r0, #-4]
 80029c2:	4285      	cmp	r5, r0
 80029c4:	d8f4      	bhi.n	80029b0 <LZ4_decompress_safe+0x140>
static U16 LZ4_read16(const void* ptr) { return ((const LZ4_unalign16*)ptr)->u16; }
 80029c6:	4621      	mov	r1, r4
 80029c8:	f007 070f 	and.w	r7, r7, #15
            offset = LZ4_readLE16(ip); ip+=2;
 80029cc:	f831 4b02 	ldrh.w	r4, [r1], #2
            if (length == ML_MASK) {
 80029d0:	2f0f      	cmp	r7, #15
            match = op - offset;
 80029d2:	eba5 0204 	sub.w	r2, r5, r4
            if (length == ML_MASK) {
 80029d6:	d116      	bne.n	8002a06 <LZ4_decompress_safe+0x196>
                size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 80029d8:	f1ac 0e04 	sub.w	lr, ip, #4
    s = **ip;
 80029dc:	f811 7b01 	ldrb.w	r7, [r1], #1
    if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 80029e0:	458e      	cmp	lr, r1
 80029e2:	f0c0 808d 	bcc.w	8002b00 <LZ4_decompress_safe+0x290>
    if (likely(s != 255)) return length;
 80029e6:	2fff      	cmp	r7, #255	@ 0xff
 80029e8:	d10a      	bne.n	8002a00 <LZ4_decompress_safe+0x190>
        s = **ip;
 80029ea:	f811 0b01 	ldrb.w	r0, [r1], #1
        if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 80029ee:	458e      	cmp	lr, r1
        length += s;
 80029f0:	4407      	add	r7, r0
        if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 80029f2:	f0c0 8085 	bcc.w	8002b00 <LZ4_decompress_safe+0x290>
        if ((sizeof(length) < 8) && unlikely(length > ((Rvl_t)(-1)/2)) ) {
 80029f6:	2f00      	cmp	r7, #0
 80029f8:	f2c0 8082 	blt.w	8002b00 <LZ4_decompress_safe+0x290>
    } while (s == 255);
 80029fc:	28ff      	cmp	r0, #255	@ 0xff
 80029fe:	e7f3      	b.n	80029e8 <LZ4_decompress_safe+0x178>
                length += addl;
 8002a00:	370f      	adds	r7, #15
                if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow detection */
 8002a02:	42fd      	cmn	r5, r7
 8002a04:	d27c      	bcs.n	8002b00 <LZ4_decompress_safe+0x290>
            if ((checkOffset) && (unlikely(match + dictSize < lowPrefix))) goto _output_error;   /* Error : offset outside buffers */
 8002a06:	4590      	cmp	r8, r2
            length += MINMATCH;
 8002a08:	f107 0704 	add.w	r7, r7, #4
            if ((checkOffset) && (unlikely(match + dictSize < lowPrefix))) goto _output_error;   /* Error : offset outside buffers */
 8002a0c:	d878      	bhi.n	8002b00 <LZ4_decompress_safe+0x290>
            assert(op<=oend);
 8002a0e:	42ab      	cmp	r3, r5
            cpy = op + length;
 8002a10:	eb05 0007 	add.w	r0, r5, r7
            assert(op<=oend);
 8002a14:	d204      	bcs.n	8002a20 <LZ4_decompress_safe+0x1b0>
 8002a16:	4b41      	ldr	r3, [pc, #260]	@ (8002b1c <LZ4_decompress_safe+0x2ac>)
 8002a18:	f640 115a 	movw	r1, #2394	@ 0x95a
 8002a1c:	4a3c      	ldr	r2, [pc, #240]	@ (8002b10 <LZ4_decompress_safe+0x2a0>)
 8002a1e:	e750      	b.n	80028c2 <LZ4_decompress_safe+0x52>
            if (unlikely(offset<8)) {
 8002a20:	2c07      	cmp	r4, #7
 8002a22:	d84d      	bhi.n	8002ac0 <LZ4_decompress_safe+0x250>
static void LZ4_write32(void* memPtr, U32 value) { ((LZ4_unalign32*)memPtr)->u32 = value; }
 8002a24:	f04f 0e00 	mov.w	lr, #0
 8002a28:	f885 e000 	strb.w	lr, [r5]
 8002a2c:	f885 e001 	strb.w	lr, [r5, #1]
 8002a30:	f885 e002 	strb.w	lr, [r5, #2]
 8002a34:	f885 e003 	strb.w	lr, [r5, #3]
                op[0] = match[0];
 8002a38:	f892 e000 	ldrb.w	lr, [r2]
 8002a3c:	f885 e000 	strb.w	lr, [r5]
                op[1] = match[1];
 8002a40:	f892 e001 	ldrb.w	lr, [r2, #1]
 8002a44:	f885 e001 	strb.w	lr, [r5, #1]
                op[2] = match[2];
 8002a48:	f892 e002 	ldrb.w	lr, [r2, #2]
 8002a4c:	f885 e002 	strb.w	lr, [r5, #2]
                op[3] = match[3];
 8002a50:	f892 e003 	ldrb.w	lr, [r2, #3]
 8002a54:	f885 e003 	strb.w	lr, [r5, #3]
                match += inc32table[offset];
 8002a58:	f8df e0c8 	ldr.w	lr, [pc, #200]	@ 8002b24 <LZ4_decompress_safe+0x2b4>
 8002a5c:	f85e e024 	ldr.w	lr, [lr, r4, lsl #2]
 8002a60:	eb02 0a0e 	add.w	sl, r2, lr
                LZ4_memcpy(op+4, match, 4);
 8002a64:	f852 200e 	ldr.w	r2, [r2, lr]
 8002a68:	606a      	str	r2, [r5, #4]
                match -= dec64table[offset];
 8002a6a:	4a2d      	ldr	r2, [pc, #180]	@ (8002b20 <LZ4_decompress_safe+0x2b0>)
 8002a6c:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 8002a70:	ebaa 0202 	sub.w	r2, sl, r2
            if (unlikely(cpy > oend-MATCH_SAFEGUARD_DISTANCE)) {
 8002a74:	f1a3 0e0c 	sub.w	lr, r3, #12
            op += 8;
 8002a78:	f105 0408 	add.w	r4, r5, #8
            if (unlikely(cpy > oend-MATCH_SAFEGUARD_DISTANCE)) {
 8002a7c:	4570      	cmp	r0, lr
 8002a7e:	d926      	bls.n	8002ace <LZ4_decompress_safe+0x25e>
                if (cpy > oend-LASTLITERALS) { goto _output_error; } /* Error : last LASTLITERALS bytes must be literals (uncompressed) */
 8002a80:	1f5d      	subs	r5, r3, #5
                BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 8002a82:	1fdf      	subs	r7, r3, #7
                if (cpy > oend-LASTLITERALS) { goto _output_error; } /* Error : last LASTLITERALS bytes must be literals (uncompressed) */
 8002a84:	42a8      	cmp	r0, r5
 8002a86:	d83b      	bhi.n	8002b00 <LZ4_decompress_safe+0x290>
                if (op < oCopyLimit) {
 8002a88:	42bc      	cmp	r4, r7
 8002a8a:	d211      	bcs.n	8002ab0 <LZ4_decompress_safe+0x240>
    const BYTE* s = (const BYTE*)srcPtr;
 8002a8c:	4696      	mov	lr, r2
    BYTE* d = (BYTE*)dstPtr;
 8002a8e:	4625      	mov	r5, r4
    do { LZ4_memcpy(d,s,8); d+=8; s+=8; } while (d<e);
 8002a90:	f8de a000 	ldr.w	sl, [lr]
 8002a94:	3508      	adds	r5, #8
 8002a96:	f10e 0e08 	add.w	lr, lr, #8
 8002a9a:	f845 ac08 	str.w	sl, [r5, #-8]
 8002a9e:	f85e ac04 	ldr.w	sl, [lr, #-4]
 8002aa2:	f845 ac04 	str.w	sl, [r5, #-4]
 8002aa6:	42af      	cmp	r7, r5
 8002aa8:	d8f2      	bhi.n	8002a90 <LZ4_decompress_safe+0x220>
                    match += oCopyLimit - op;
 8002aaa:	1b3c      	subs	r4, r7, r4
 8002aac:	4422      	add	r2, r4
                    op = oCopyLimit;
 8002aae:	463c      	mov	r4, r7
                while (op < cpy) { *op++ = *match++; }
 8002ab0:	42a0      	cmp	r0, r4
 8002ab2:	f67f af46 	bls.w	8002942 <LZ4_decompress_safe+0xd2>
 8002ab6:	f812 5b01 	ldrb.w	r5, [r2], #1
 8002aba:	f804 5b01 	strb.w	r5, [r4], #1
 8002abe:	e7f7      	b.n	8002ab0 <LZ4_decompress_safe+0x240>
                LZ4_memcpy(op, match, 8);
 8002ac0:	6814      	ldr	r4, [r2, #0]
                match += 8;
 8002ac2:	3208      	adds	r2, #8
                LZ4_memcpy(op, match, 8);
 8002ac4:	602c      	str	r4, [r5, #0]
 8002ac6:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8002aca:	606c      	str	r4, [r5, #4]
                match += 8;
 8002acc:	e7d2      	b.n	8002a74 <LZ4_decompress_safe+0x204>
                LZ4_memcpy(op, match, 8);
 8002ace:	f8d2 e000 	ldr.w	lr, [r2]
                if (length > 16) { LZ4_wildCopy8(op+8, match+8, cpy); }
 8002ad2:	2f10      	cmp	r7, #16
                LZ4_memcpy(op, match, 8);
 8002ad4:	f8c5 e008 	str.w	lr, [r5, #8]
 8002ad8:	f8d2 e004 	ldr.w	lr, [r2, #4]
 8002adc:	f8c4 e004 	str.w	lr, [r4, #4]
                if (length > 16) { LZ4_wildCopy8(op+8, match+8, cpy); }
 8002ae0:	f67f af2f 	bls.w	8002942 <LZ4_decompress_safe+0xd2>
 8002ae4:	3510      	adds	r5, #16
 8002ae6:	3208      	adds	r2, #8
    do { LZ4_memcpy(d,s,8); d+=8; s+=8; } while (d<e);
 8002ae8:	6814      	ldr	r4, [r2, #0]
 8002aea:	3508      	adds	r5, #8
 8002aec:	3208      	adds	r2, #8
 8002aee:	f845 4c08 	str.w	r4, [r5, #-8]
 8002af2:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8002af6:	f845 4c04 	str.w	r4, [r5, #-4]
 8002afa:	42a8      	cmp	r0, r5
 8002afc:	d8f4      	bhi.n	8002ae8 <LZ4_decompress_safe+0x278>
 8002afe:	e720      	b.n	8002942 <LZ4_decompress_safe+0xd2>
        return (int) (-(((const char*)ip)-src))-1;
 8002b00:	1a70      	subs	r0, r6, r1
 8002b02:	3801      	subs	r0, #1
 8002b04:	e6cf      	b.n	80028a6 <LZ4_decompress_safe+0x36>
    if ((src == NULL) || (outputSize < 0)) { return -1; }
 8002b06:	f04f 30ff 	mov.w	r0, #4294967295
    return LZ4_decompress_generic(source, dest, compressedSize, maxDecompressedSize,
 8002b0a:	e6cc      	b.n	80028a6 <LZ4_decompress_safe+0x36>
 8002b0c:	080040da 	.word	0x080040da
 8002b10:	08004180 	.word	0x08004180
 8002b14:	080040b4 	.word	0x080040b4
 8002b18:	080040e4 	.word	0x080040e4
 8002b1c:	080040f0 	.word	0x080040f0
 8002b20:	08004198 	.word	0x08004198
 8002b24:	080041b8 	.word	0x080041b8

08002b28 <add_round_key>:
	(void)_copy(s, sizeof(t), t, sizeof(t));
}

static inline void add_round_key(uint8_t *s, const unsigned int *k)
{
	s[0] ^= (uint8_t)(k[0] >> 24); s[1] ^= (uint8_t)(k[0] >> 16);
 8002b28:	78cb      	ldrb	r3, [r1, #3]
 8002b2a:	7802      	ldrb	r2, [r0, #0]
 8002b2c:	4053      	eors	r3, r2
 8002b2e:	7842      	ldrb	r2, [r0, #1]
 8002b30:	7003      	strb	r3, [r0, #0]
 8002b32:	884b      	ldrh	r3, [r1, #2]
 8002b34:	4053      	eors	r3, r2
 8002b36:	7043      	strb	r3, [r0, #1]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
 8002b38:	7883      	ldrb	r3, [r0, #2]
 8002b3a:	680a      	ldr	r2, [r1, #0]
 8002b3c:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 8002b40:	7083      	strb	r3, [r0, #2]
 8002b42:	78c3      	ldrb	r3, [r0, #3]
 8002b44:	680a      	ldr	r2, [r1, #0]
 8002b46:	4053      	eors	r3, r2
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
 8002b48:	7902      	ldrb	r2, [r0, #4]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
 8002b4a:	70c3      	strb	r3, [r0, #3]
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
 8002b4c:	79cb      	ldrb	r3, [r1, #7]
 8002b4e:	4053      	eors	r3, r2
 8002b50:	7942      	ldrb	r2, [r0, #5]
 8002b52:	7103      	strb	r3, [r0, #4]
 8002b54:	88cb      	ldrh	r3, [r1, #6]
 8002b56:	4053      	eors	r3, r2
 8002b58:	7143      	strb	r3, [r0, #5]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
 8002b5a:	7983      	ldrb	r3, [r0, #6]
 8002b5c:	684a      	ldr	r2, [r1, #4]
 8002b5e:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 8002b62:	7183      	strb	r3, [r0, #6]
 8002b64:	79c3      	ldrb	r3, [r0, #7]
 8002b66:	684a      	ldr	r2, [r1, #4]
 8002b68:	4053      	eors	r3, r2
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
 8002b6a:	7a02      	ldrb	r2, [r0, #8]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
 8002b6c:	71c3      	strb	r3, [r0, #7]
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
 8002b6e:	7acb      	ldrb	r3, [r1, #11]
 8002b70:	4053      	eors	r3, r2
 8002b72:	7a42      	ldrb	r2, [r0, #9]
 8002b74:	7203      	strb	r3, [r0, #8]
 8002b76:	894b      	ldrh	r3, [r1, #10]
 8002b78:	4053      	eors	r3, r2
 8002b7a:	7243      	strb	r3, [r0, #9]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
 8002b7c:	7a83      	ldrb	r3, [r0, #10]
 8002b7e:	688a      	ldr	r2, [r1, #8]
 8002b80:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 8002b84:	7283      	strb	r3, [r0, #10]
 8002b86:	688a      	ldr	r2, [r1, #8]
 8002b88:	7ac3      	ldrb	r3, [r0, #11]
 8002b8a:	4053      	eors	r3, r2
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
 8002b8c:	7b02      	ldrb	r2, [r0, #12]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
 8002b8e:	72c3      	strb	r3, [r0, #11]
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
 8002b90:	7bcb      	ldrb	r3, [r1, #15]
 8002b92:	4053      	eors	r3, r2
 8002b94:	7b42      	ldrb	r2, [r0, #13]
 8002b96:	7303      	strb	r3, [r0, #12]
 8002b98:	89cb      	ldrh	r3, [r1, #14]
 8002b9a:	4053      	eors	r3, r2
 8002b9c:	7343      	strb	r3, [r0, #13]
	s[14] ^= (uint8_t)(k[3] >> 8); s[15] ^= (uint8_t)(k[3]);
 8002b9e:	7b83      	ldrb	r3, [r0, #14]
 8002ba0:	68ca      	ldr	r2, [r1, #12]
 8002ba2:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 8002ba6:	7383      	strb	r3, [r0, #14]
 8002ba8:	7bc3      	ldrb	r3, [r0, #15]
 8002baa:	68ca      	ldr	r2, [r1, #12]
 8002bac:	4053      	eors	r3, r2
 8002bae:	73c3      	strb	r3, [r0, #15]
}
 8002bb0:	4770      	bx	lr
	...

08002bb4 <inv_sub_bytes>:

static inline void inv_sub_bytes(uint8_t *s)
{
	unsigned int i;

	for (i = 0; i < (Nb*Nk); ++i) {
 8002bb4:	1e43      	subs	r3, r0, #1
		s[i] = inv_sbox[s[i]];
 8002bb6:	4904      	ldr	r1, [pc, #16]	@ (8002bc8 <inv_sub_bytes+0x14>)
 8002bb8:	300f      	adds	r0, #15
 8002bba:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8002bbe:	5c8a      	ldrb	r2, [r1, r2]
	for (i = 0; i < (Nb*Nk); ++i) {
 8002bc0:	4283      	cmp	r3, r0
		s[i] = inv_sbox[s[i]];
 8002bc2:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < (Nb*Nk); ++i) {
 8002bc4:	d1f9      	bne.n	8002bba <inv_sub_bytes+0x6>
	}
}
 8002bc6:	4770      	bx	lr
 8002bc8:	080041d8 	.word	0x080041d8

08002bcc <inv_shift_rows>:
 * This inv_shift_rows also implements the matrix flip required for
 * inv_mix_columns, but performs it here to reduce the number of memory
 * operations.
 */
static inline void inv_shift_rows(uint8_t *s)
{
 8002bcc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t t[Nb*Nk];

	t[0]  = s[0]; t[1] = s[13]; t[2] = s[10]; t[3] = s[7];
 8002bce:	7802      	ldrb	r2, [r0, #0]
 8002bd0:	f88d 2000 	strb.w	r2, [sp]
 8002bd4:	7b42      	ldrb	r2, [r0, #13]
 8002bd6:	f88d 2001 	strb.w	r2, [sp, #1]
 8002bda:	7a82      	ldrb	r2, [r0, #10]
 8002bdc:	f88d 2002 	strb.w	r2, [sp, #2]
 8002be0:	79c2      	ldrb	r2, [r0, #7]
 8002be2:	f88d 2003 	strb.w	r2, [sp, #3]
	t[4]  = s[4]; t[5] = s[1]; t[6] = s[14]; t[7] = s[11];
 8002be6:	7902      	ldrb	r2, [r0, #4]
 8002be8:	f88d 2004 	strb.w	r2, [sp, #4]
 8002bec:	7842      	ldrb	r2, [r0, #1]
 8002bee:	f88d 2005 	strb.w	r2, [sp, #5]
 8002bf2:	7b82      	ldrb	r2, [r0, #14]
 8002bf4:	f88d 2006 	strb.w	r2, [sp, #6]
 8002bf8:	7ac2      	ldrb	r2, [r0, #11]
 8002bfa:	f88d 2007 	strb.w	r2, [sp, #7]
	t[8]  = s[8]; t[9] = s[5]; t[10] = s[2]; t[11] = s[15];
 8002bfe:	7a02      	ldrb	r2, [r0, #8]
 8002c00:	f88d 2008 	strb.w	r2, [sp, #8]
 8002c04:	7942      	ldrb	r2, [r0, #5]
 8002c06:	f88d 2009 	strb.w	r2, [sp, #9]
 8002c0a:	7882      	ldrb	r2, [r0, #2]
 8002c0c:	f88d 200a 	strb.w	r2, [sp, #10]
 8002c10:	7bc2      	ldrb	r2, [r0, #15]
 8002c12:	f88d 200b 	strb.w	r2, [sp, #11]
	t[12] = s[12]; t[13] = s[9]; t[14] = s[6]; t[15] = s[3];
 8002c16:	7b02      	ldrb	r2, [r0, #12]
 8002c18:	f88d 200c 	strb.w	r2, [sp, #12]
 8002c1c:	7a42      	ldrb	r2, [r0, #9]
 8002c1e:	f88d 200d 	strb.w	r2, [sp, #13]
 8002c22:	7982      	ldrb	r2, [r0, #6]
 8002c24:	f88d 200e 	strb.w	r2, [sp, #14]
	(void)_copy(s, sizeof(t), t, sizeof(t));
 8002c28:	466a      	mov	r2, sp
	t[12] = s[12]; t[13] = s[9]; t[14] = s[6]; t[15] = s[3];
 8002c2a:	78c3      	ldrb	r3, [r0, #3]
 8002c2c:	f88d 300f 	strb.w	r3, [sp, #15]
	(void)_copy(s, sizeof(t), t, sizeof(t));
 8002c30:	2310      	movs	r3, #16
 8002c32:	4619      	mov	r1, r3
 8002c34:	f000 fa11 	bl	800305a <_copy>
}
 8002c38:	b005      	add	sp, #20
 8002c3a:	f85d fb04 	ldr.w	pc, [sp], #4

08002c3e <mult_row_column>:
{
 8002c3e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c42:	4605      	mov	r5, r0
	out[0] = multe(in[0]) ^ multb(in[1]) ^ multd(in[2]) ^ mult9(in[3]);
 8002c44:	7808      	ldrb	r0, [r1, #0]
{
 8002c46:	460c      	mov	r4, r1
	out[0] = multe(in[0]) ^ multb(in[1]) ^ multd(in[2]) ^ mult9(in[3]);
 8002c48:	f000 fa16 	bl	8003078 <_double_byte>
 8002c4c:	f000 fa14 	bl	8003078 <_double_byte>
 8002c50:	f000 fa12 	bl	8003078 <_double_byte>
 8002c54:	9001      	str	r0, [sp, #4]
 8002c56:	7820      	ldrb	r0, [r4, #0]
 8002c58:	f000 fa0e 	bl	8003078 <_double_byte>
 8002c5c:	f000 fa0c 	bl	8003078 <_double_byte>
 8002c60:	9000      	str	r0, [sp, #0]
 8002c62:	7820      	ldrb	r0, [r4, #0]
 8002c64:	f000 fa08 	bl	8003078 <_double_byte>
 8002c68:	4683      	mov	fp, r0
 8002c6a:	7860      	ldrb	r0, [r4, #1]
 8002c6c:	f000 fa04 	bl	8003078 <_double_byte>
 8002c70:	f000 fa02 	bl	8003078 <_double_byte>
 8002c74:	f000 fa00 	bl	8003078 <_double_byte>
 8002c78:	4682      	mov	sl, r0
 8002c7a:	7860      	ldrb	r0, [r4, #1]
 8002c7c:	f000 f9fc 	bl	8003078 <_double_byte>
 8002c80:	4681      	mov	r9, r0
 8002c82:	78a0      	ldrb	r0, [r4, #2]
 8002c84:	7866      	ldrb	r6, [r4, #1]
 8002c86:	f000 f9f7 	bl	8003078 <_double_byte>
 8002c8a:	f000 f9f5 	bl	8003078 <_double_byte>
 8002c8e:	f000 f9f3 	bl	8003078 <_double_byte>
 8002c92:	4680      	mov	r8, r0
 8002c94:	78a0      	ldrb	r0, [r4, #2]
 8002c96:	f000 f9ef 	bl	8003078 <_double_byte>
 8002c9a:	f000 f9ed 	bl	8003078 <_double_byte>
 8002c9e:	78a1      	ldrb	r1, [r4, #2]
 8002ca0:	4607      	mov	r7, r0
 8002ca2:	78e0      	ldrb	r0, [r4, #3]
 8002ca4:	404e      	eors	r6, r1
 8002ca6:	f000 f9e7 	bl	8003078 <_double_byte>
 8002caa:	f000 f9e5 	bl	8003078 <_double_byte>
 8002cae:	f000 f9e3 	bl	8003078 <_double_byte>
 8002cb2:	78e1      	ldrb	r1, [r4, #3]
 8002cb4:	9a01      	ldr	r2, [sp, #4]
 8002cb6:	404e      	eors	r6, r1
 8002cb8:	9b00      	ldr	r3, [sp, #0]
 8002cba:	4072      	eors	r2, r6
 8002cbc:	4053      	eors	r3, r2
 8002cbe:	ea8b 0b03 	eor.w	fp, fp, r3
 8002cc2:	ea8a 0a0b 	eor.w	sl, sl, fp
 8002cc6:	ea89 090a 	eor.w	r9, r9, sl
 8002cca:	ea88 0809 	eor.w	r8, r8, r9
 8002cce:	ea87 0708 	eor.w	r7, r7, r8
 8002cd2:	4078      	eors	r0, r7
 8002cd4:	7028      	strb	r0, [r5, #0]
	out[1] = mult9(in[0]) ^ multe(in[1]) ^ multb(in[2]) ^ multd(in[3]);
 8002cd6:	7820      	ldrb	r0, [r4, #0]
 8002cd8:	f000 f9ce 	bl	8003078 <_double_byte>
 8002cdc:	f000 f9cc 	bl	8003078 <_double_byte>
 8002ce0:	f000 f9ca 	bl	8003078 <_double_byte>
 8002ce4:	9001      	str	r0, [sp, #4]
 8002ce6:	7860      	ldrb	r0, [r4, #1]
 8002ce8:	7826      	ldrb	r6, [r4, #0]
 8002cea:	f000 f9c5 	bl	8003078 <_double_byte>
 8002cee:	f000 f9c3 	bl	8003078 <_double_byte>
 8002cf2:	f000 f9c1 	bl	8003078 <_double_byte>
 8002cf6:	9000      	str	r0, [sp, #0]
 8002cf8:	7860      	ldrb	r0, [r4, #1]
 8002cfa:	f000 f9bd 	bl	8003078 <_double_byte>
 8002cfe:	f000 f9bb 	bl	8003078 <_double_byte>
 8002d02:	4683      	mov	fp, r0
 8002d04:	7860      	ldrb	r0, [r4, #1]
 8002d06:	f000 f9b7 	bl	8003078 <_double_byte>
 8002d0a:	4682      	mov	sl, r0
 8002d0c:	78a0      	ldrb	r0, [r4, #2]
 8002d0e:	f000 f9b3 	bl	8003078 <_double_byte>
 8002d12:	f000 f9b1 	bl	8003078 <_double_byte>
 8002d16:	f000 f9af 	bl	8003078 <_double_byte>
 8002d1a:	4681      	mov	r9, r0
 8002d1c:	78a0      	ldrb	r0, [r4, #2]
 8002d1e:	f000 f9ab 	bl	8003078 <_double_byte>
 8002d22:	78a1      	ldrb	r1, [r4, #2]
 8002d24:	4680      	mov	r8, r0
 8002d26:	78e0      	ldrb	r0, [r4, #3]
 8002d28:	404e      	eors	r6, r1
 8002d2a:	f000 f9a5 	bl	8003078 <_double_byte>
 8002d2e:	f000 f9a3 	bl	8003078 <_double_byte>
 8002d32:	f000 f9a1 	bl	8003078 <_double_byte>
 8002d36:	4607      	mov	r7, r0
 8002d38:	78e0      	ldrb	r0, [r4, #3]
 8002d3a:	f000 f99d 	bl	8003078 <_double_byte>
 8002d3e:	f000 f99b 	bl	8003078 <_double_byte>
 8002d42:	78e1      	ldrb	r1, [r4, #3]
 8002d44:	9a01      	ldr	r2, [sp, #4]
 8002d46:	404e      	eors	r6, r1
 8002d48:	9b00      	ldr	r3, [sp, #0]
 8002d4a:	4072      	eors	r2, r6
 8002d4c:	4053      	eors	r3, r2
 8002d4e:	ea8b 0b03 	eor.w	fp, fp, r3
 8002d52:	ea8a 0a0b 	eor.w	sl, sl, fp
 8002d56:	ea89 090a 	eor.w	r9, r9, sl
 8002d5a:	ea88 0809 	eor.w	r8, r8, r9
 8002d5e:	ea87 0708 	eor.w	r7, r7, r8
 8002d62:	4078      	eors	r0, r7
 8002d64:	7068      	strb	r0, [r5, #1]
	out[2] = multd(in[0]) ^ mult9(in[1]) ^ multe(in[2]) ^ multb(in[3]);
 8002d66:	7820      	ldrb	r0, [r4, #0]
 8002d68:	f000 f986 	bl	8003078 <_double_byte>
 8002d6c:	f000 f984 	bl	8003078 <_double_byte>
 8002d70:	f000 f982 	bl	8003078 <_double_byte>
 8002d74:	9001      	str	r0, [sp, #4]
 8002d76:	7820      	ldrb	r0, [r4, #0]
 8002d78:	f000 f97e 	bl	8003078 <_double_byte>
 8002d7c:	f000 f97c 	bl	8003078 <_double_byte>
 8002d80:	9000      	str	r0, [sp, #0]
 8002d82:	7860      	ldrb	r0, [r4, #1]
 8002d84:	7826      	ldrb	r6, [r4, #0]
 8002d86:	f000 f977 	bl	8003078 <_double_byte>
 8002d8a:	f000 f975 	bl	8003078 <_double_byte>
 8002d8e:	f000 f973 	bl	8003078 <_double_byte>
 8002d92:	7861      	ldrb	r1, [r4, #1]
 8002d94:	4683      	mov	fp, r0
 8002d96:	78a0      	ldrb	r0, [r4, #2]
 8002d98:	404e      	eors	r6, r1
 8002d9a:	f000 f96d 	bl	8003078 <_double_byte>
 8002d9e:	f000 f96b 	bl	8003078 <_double_byte>
 8002da2:	f000 f969 	bl	8003078 <_double_byte>
 8002da6:	4682      	mov	sl, r0
 8002da8:	78a0      	ldrb	r0, [r4, #2]
 8002daa:	f000 f965 	bl	8003078 <_double_byte>
 8002dae:	f000 f963 	bl	8003078 <_double_byte>
 8002db2:	4681      	mov	r9, r0
 8002db4:	78a0      	ldrb	r0, [r4, #2]
 8002db6:	f000 f95f 	bl	8003078 <_double_byte>
 8002dba:	4680      	mov	r8, r0
 8002dbc:	78e0      	ldrb	r0, [r4, #3]
 8002dbe:	f000 f95b 	bl	8003078 <_double_byte>
 8002dc2:	f000 f959 	bl	8003078 <_double_byte>
 8002dc6:	f000 f957 	bl	8003078 <_double_byte>
 8002dca:	4607      	mov	r7, r0
 8002dcc:	78e0      	ldrb	r0, [r4, #3]
 8002dce:	f000 f953 	bl	8003078 <_double_byte>
 8002dd2:	78e1      	ldrb	r1, [r4, #3]
 8002dd4:	9a01      	ldr	r2, [sp, #4]
 8002dd6:	404e      	eors	r6, r1
 8002dd8:	9b00      	ldr	r3, [sp, #0]
 8002dda:	4072      	eors	r2, r6
 8002ddc:	4053      	eors	r3, r2
 8002dde:	ea8b 0b03 	eor.w	fp, fp, r3
 8002de2:	ea8a 0a0b 	eor.w	sl, sl, fp
 8002de6:	ea89 090a 	eor.w	r9, r9, sl
 8002dea:	ea88 0809 	eor.w	r8, r8, r9
 8002dee:	ea87 0708 	eor.w	r7, r7, r8
 8002df2:	4078      	eors	r0, r7
 8002df4:	70a8      	strb	r0, [r5, #2]
	out[3] = multb(in[0]) ^ multd(in[1]) ^ mult9(in[2]) ^ multe(in[3]);
 8002df6:	7820      	ldrb	r0, [r4, #0]
 8002df8:	f000 f93e 	bl	8003078 <_double_byte>
 8002dfc:	f000 f93c 	bl	8003078 <_double_byte>
 8002e00:	f000 f93a 	bl	8003078 <_double_byte>
 8002e04:	4681      	mov	r9, r0
 8002e06:	7820      	ldrb	r0, [r4, #0]
 8002e08:	f000 f936 	bl	8003078 <_double_byte>
 8002e0c:	4680      	mov	r8, r0
 8002e0e:	7860      	ldrb	r0, [r4, #1]
 8002e10:	f894 a000 	ldrb.w	sl, [r4]
 8002e14:	f000 f930 	bl	8003078 <_double_byte>
 8002e18:	f000 f92e 	bl	8003078 <_double_byte>
 8002e1c:	f000 f92c 	bl	8003078 <_double_byte>
 8002e20:	4607      	mov	r7, r0
 8002e22:	7860      	ldrb	r0, [r4, #1]
 8002e24:	f000 f928 	bl	8003078 <_double_byte>
 8002e28:	f000 f926 	bl	8003078 <_double_byte>
 8002e2c:	7863      	ldrb	r3, [r4, #1]
 8002e2e:	4606      	mov	r6, r0
 8002e30:	78a0      	ldrb	r0, [r4, #2]
 8002e32:	ea8a 0a03 	eor.w	sl, sl, r3
 8002e36:	f000 f91f 	bl	8003078 <_double_byte>
 8002e3a:	f000 f91d 	bl	8003078 <_double_byte>
 8002e3e:	f000 f91b 	bl	8003078 <_double_byte>
 8002e42:	78a3      	ldrb	r3, [r4, #2]
 8002e44:	ea8a 0a03 	eor.w	sl, sl, r3
 8002e48:	ea89 090a 	eor.w	r9, r9, sl
 8002e4c:	ea88 0809 	eor.w	r8, r8, r9
 8002e50:	ea87 0708 	eor.w	r7, r7, r8
 8002e54:	407e      	eors	r6, r7
 8002e56:	ea80 0806 	eor.w	r8, r0, r6
 8002e5a:	78e0      	ldrb	r0, [r4, #3]
 8002e5c:	f000 f90c 	bl	8003078 <_double_byte>
 8002e60:	f000 f90a 	bl	8003078 <_double_byte>
 8002e64:	f000 f908 	bl	8003078 <_double_byte>
 8002e68:	4607      	mov	r7, r0
 8002e6a:	fa5f f888 	uxtb.w	r8, r8
 8002e6e:	78e0      	ldrb	r0, [r4, #3]
 8002e70:	f000 f902 	bl	8003078 <_double_byte>
 8002e74:	f000 f900 	bl	8003078 <_double_byte>
 8002e78:	ea87 0708 	eor.w	r7, r7, r8
 8002e7c:	4606      	mov	r6, r0
 8002e7e:	78e0      	ldrb	r0, [r4, #3]
 8002e80:	f000 f8fa 	bl	8003078 <_double_byte>
 8002e84:	407e      	eors	r6, r7
 8002e86:	4070      	eors	r0, r6
 8002e88:	70e8      	strb	r0, [r5, #3]
}
 8002e8a:	b003      	add	sp, #12
 8002e8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002e90 <tc_aes128_set_decrypt_key>:
	return tc_aes128_set_encrypt_key(s, k);
 8002e90:	f000 b858 	b.w	8002f44 <tc_aes128_set_encrypt_key>

08002e94 <tc_aes_decrypt>:

int tc_aes_decrypt(uint8_t *out, const uint8_t *in, const TCAesKeySched_t s)
{
 8002e94:	b570      	push	{r4, r5, r6, lr}
 8002e96:	4614      	mov	r4, r2
 8002e98:	b088      	sub	sp, #32
	uint8_t state[Nk*Nb];
	unsigned int i;

	if (out == (uint8_t *) 0) {
 8002e9a:	4605      	mov	r5, r0
 8002e9c:	2800      	cmp	r0, #0
 8002e9e:	d04a      	beq.n	8002f36 <tc_aes_decrypt+0xa2>
		return TC_CRYPTO_FAIL;
	} else if (in == (const uint8_t *) 0) {
 8002ea0:	2900      	cmp	r1, #0
 8002ea2:	d04a      	beq.n	8002f3a <tc_aes_decrypt+0xa6>
		return TC_CRYPTO_FAIL;
	} else if (s == (TCAesKeySched_t) 0) {
 8002ea4:	2a00      	cmp	r2, #0
 8002ea6:	d04a      	beq.n	8002f3e <tc_aes_decrypt+0xaa>
		return TC_CRYPTO_FAIL;
	}

	(void)_copy(state, sizeof(state), in, sizeof(state));
 8002ea8:	2310      	movs	r3, #16
 8002eaa:	460a      	mov	r2, r1
 8002eac:	4668      	mov	r0, sp
 8002eae:	f104 0690 	add.w	r6, r4, #144	@ 0x90
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	f000 f8d1 	bl	800305a <_copy>

	add_round_key(state, s->words + Nb*Nr);
 8002eb8:	f104 01a0 	add.w	r1, r4, #160	@ 0xa0
 8002ebc:	4668      	mov	r0, sp
 8002ebe:	f7ff fe33 	bl	8002b28 <add_round_key>

	for (i = Nr - 1; i > 0; --i) {
		inv_shift_rows(state);
 8002ec2:	4668      	mov	r0, sp
 8002ec4:	f7ff fe82 	bl	8002bcc <inv_shift_rows>
		inv_sub_bytes(state);
 8002ec8:	4668      	mov	r0, sp
 8002eca:	f7ff fe73 	bl	8002bb4 <inv_sub_bytes>
		add_round_key(state, s->words + Nb*i);
 8002ece:	4631      	mov	r1, r6
 8002ed0:	4668      	mov	r0, sp
	for (i = Nr - 1; i > 0; --i) {
 8002ed2:	3e10      	subs	r6, #16
		add_round_key(state, s->words + Nb*i);
 8002ed4:	f7ff fe28 	bl	8002b28 <add_round_key>
	mult_row_column(t, s);
 8002ed8:	4669      	mov	r1, sp
 8002eda:	a804      	add	r0, sp, #16
 8002edc:	f7ff feaf 	bl	8002c3e <mult_row_column>
	mult_row_column(&t[Nb], s+Nb);
 8002ee0:	a901      	add	r1, sp, #4
 8002ee2:	a805      	add	r0, sp, #20
 8002ee4:	f7ff feab 	bl	8002c3e <mult_row_column>
	mult_row_column(&t[2*Nb], s+(2*Nb));
 8002ee8:	a902      	add	r1, sp, #8
 8002eea:	a806      	add	r0, sp, #24
 8002eec:	f7ff fea7 	bl	8002c3e <mult_row_column>
	mult_row_column(&t[3*Nb], s+(3*Nb));
 8002ef0:	a903      	add	r1, sp, #12
 8002ef2:	a807      	add	r0, sp, #28
 8002ef4:	f7ff fea3 	bl	8002c3e <mult_row_column>
	(void)_copy(s, sizeof(t), t, sizeof(t));
 8002ef8:	2310      	movs	r3, #16
 8002efa:	4668      	mov	r0, sp
 8002efc:	eb0d 0203 	add.w	r2, sp, r3
 8002f00:	4619      	mov	r1, r3
 8002f02:	f000 f8aa 	bl	800305a <_copy>
	for (i = Nr - 1; i > 0; --i) {
 8002f06:	42a6      	cmp	r6, r4
 8002f08:	d1db      	bne.n	8002ec2 <tc_aes_decrypt+0x2e>
		inv_mix_columns(state);
	}

	inv_shift_rows(state);
 8002f0a:	4668      	mov	r0, sp
 8002f0c:	f7ff fe5e 	bl	8002bcc <inv_shift_rows>
	inv_sub_bytes(state);
 8002f10:	4668      	mov	r0, sp
 8002f12:	f7ff fe4f 	bl	8002bb4 <inv_sub_bytes>
	add_round_key(state, s->words);
 8002f16:	4631      	mov	r1, r6
 8002f18:	4668      	mov	r0, sp
 8002f1a:	f7ff fe05 	bl	8002b28 <add_round_key>

	(void)_copy(out, sizeof(state), state, sizeof(state));
 8002f1e:	2310      	movs	r3, #16
 8002f20:	466a      	mov	r2, sp
 8002f22:	4628      	mov	r0, r5
 8002f24:	4619      	mov	r1, r3
 8002f26:	f000 f898 	bl	800305a <_copy>

	/*zeroing out the state buffer */
	_set(state, TC_ZERO_BYTE, sizeof(state));
 8002f2a:	4668      	mov	r0, sp
 8002f2c:	2210      	movs	r2, #16
 8002f2e:	2100      	movs	r1, #0
 8002f30:	f000 f8a0 	bl	8003074 <_set>


	return TC_CRYPTO_SUCCESS;
 8002f34:	2001      	movs	r0, #1
}
 8002f36:	b008      	add	sp, #32
 8002f38:	bd70      	pop	{r4, r5, r6, pc}
		return TC_CRYPTO_FAIL;
 8002f3a:	4608      	mov	r0, r1
 8002f3c:	e7fb      	b.n	8002f36 <tc_aes_decrypt+0xa2>
 8002f3e:	4610      	mov	r0, r2
 8002f40:	e7f9      	b.n	8002f36 <tc_aes_decrypt+0xa2>
	...

08002f44 <tc_aes128_set_encrypt_key>:

#define subbyte(a, o)(sbox[((a) >> (o))&0xff] << (o))
#define subword(a)(subbyte(a, 24)|subbyte(a, 16)|subbyte(a, 8)|subbyte(a, 0))

int tc_aes128_set_encrypt_key(TCAesKeySched_t s, const uint8_t *k)
{
 8002f44:	b5f0      	push	{r4, r5, r6, r7, lr}
	const unsigned int rconst[11] = {
 8002f46:	4e28      	ldr	r6, [pc, #160]	@ (8002fe8 <tc_aes128_set_encrypt_key+0xa4>)
{
 8002f48:	b08d      	sub	sp, #52	@ 0x34
 8002f4a:	4607      	mov	r7, r0
 8002f4c:	460c      	mov	r4, r1
	const unsigned int rconst[11] = {
 8002f4e:	ad01      	add	r5, sp, #4
 8002f50:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002f52:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f54:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002f56:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f58:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8002f5c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
		0x20000000, 0x40000000, 0x80000000, 0x1b000000, 0x36000000
	};
	unsigned int i;
	unsigned int t;

	if (s == (TCAesKeySched_t) 0) {
 8002f60:	4638      	mov	r0, r7
 8002f62:	2f00      	cmp	r7, #0
 8002f64:	d03b      	beq.n	8002fde <tc_aes128_set_encrypt_key+0x9a>
		return TC_CRYPTO_FAIL;
	} else if (k == (const uint8_t *) 0) {
 8002f66:	2c00      	cmp	r4, #0
 8002f68:	d03b      	beq.n	8002fe2 <tc_aes128_set_encrypt_key+0x9e>
 8002f6a:	1f38      	subs	r0, r7, #4
 8002f6c:	4621      	mov	r1, r4
 8002f6e:	3410      	adds	r4, #16
 8002f70:	4602      	mov	r2, r0
		return TC_CRYPTO_FAIL;
	}

	for (i = 0; i < Nk; ++i) {
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8002f72:	784b      	ldrb	r3, [r1, #1]
	for (i = 0; i < Nk; ++i) {
 8002f74:	3104      	adds	r1, #4
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8002f76:	f811 5c04 	ldrb.w	r5, [r1, #-4]
 8002f7a:	041b      	lsls	r3, r3, #16
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 8002f7c:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8002f80:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8002f84:	432b      	orrs	r3, r5
 8002f86:	f811 5c02 	ldrb.w	r5, [r1, #-2]
	for (i = 0; i < Nk; ++i) {
 8002f8a:	428c      	cmp	r4, r1
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 8002f8c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8002f90:	f842 3f04 	str.w	r3, [r2, #4]!
	for (i = 0; i < Nk; ++i) {
 8002f94:	d1ed      	bne.n	8002f72 <tc_aes128_set_encrypt_key+0x2e>
 8002f96:	2104      	movs	r1, #4
	}

	for (; i < (Nb * (Nr + 1)); ++i) {
		t = s->words[i-1];
		if ((i % Nk) == 0) {
			t = subword(rotword(t)) ^ rconst[i/Nk];
 8002f98:	4c14      	ldr	r4, [pc, #80]	@ (8002fec <tc_aes128_set_encrypt_key+0xa8>)
		if ((i % Nk) == 0) {
 8002f9a:	078a      	lsls	r2, r1, #30
		t = s->words[i-1];
 8002f9c:	6903      	ldr	r3, [r0, #16]
		if ((i % Nk) == 0) {
 8002f9e:	d116      	bne.n	8002fce <tc_aes128_set_encrypt_key+0x8a>
			t = subword(rotword(t)) ^ rconst[i/Nk];
 8002fa0:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8002fa4:	5ca5      	ldrb	r5, [r4, r2]
 8002fa6:	0e1a      	lsrs	r2, r3, #24
 8002fa8:	5ca2      	ldrb	r2, [r4, r2]
 8002faa:	ea42 6205 	orr.w	r2, r2, r5, lsl #24
 8002fae:	f3c3 2507 	ubfx	r5, r3, #8, #8
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	5d65      	ldrb	r5, [r4, r5]
 8002fb6:	5ce3      	ldrb	r3, [r4, r3]
 8002fb8:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 8002fbc:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002fc0:	f021 0303 	bic.w	r3, r1, #3
 8002fc4:	3330      	adds	r3, #48	@ 0x30
 8002fc6:	446b      	add	r3, sp
 8002fc8:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002fcc:	4053      	eors	r3, r2
		}
		s->words[i] = s->words[i-Nk] ^ t;
 8002fce:	f850 2f04 	ldr.w	r2, [r0, #4]!
	for (; i < (Nb * (Nr + 1)); ++i) {
 8002fd2:	3101      	adds	r1, #1
		s->words[i] = s->words[i-Nk] ^ t;
 8002fd4:	4053      	eors	r3, r2
	for (; i < (Nb * (Nr + 1)); ++i) {
 8002fd6:	292c      	cmp	r1, #44	@ 0x2c
		s->words[i] = s->words[i-Nk] ^ t;
 8002fd8:	6103      	str	r3, [r0, #16]
	for (; i < (Nb * (Nr + 1)); ++i) {
 8002fda:	d1de      	bne.n	8002f9a <tc_aes128_set_encrypt_key+0x56>
	}

	return TC_CRYPTO_SUCCESS;
 8002fdc:	2001      	movs	r0, #1
}
 8002fde:	b00d      	add	sp, #52	@ 0x34
 8002fe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return TC_CRYPTO_FAIL;
 8002fe2:	4620      	mov	r0, r4
 8002fe4:	e7fb      	b.n	8002fde <tc_aes128_set_encrypt_key+0x9a>
 8002fe6:	bf00      	nop
 8002fe8:	08004044 	.word	0x08004044
 8002fec:	080042d8 	.word	0x080042d8

08002ff0 <tc_cbc_mode_decrypt>:
}

int tc_cbc_mode_decrypt(uint8_t *out, unsigned int outlen, const uint8_t *in,
			    unsigned int inlen, const uint8_t *iv,
			    const TCAesKeySched_t sched)
{
 8002ff0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
 8002ff4:	b085      	sub	sp, #20
 8002ff6:	460d      	mov	r5, r1
 8002ff8:	4616      	mov	r6, r2
	uint8_t buffer[TC_AES_BLOCK_SIZE];
	const uint8_t *p;
	unsigned int n, m;

	/* sanity check the inputs */
	if (out == (uint8_t *) 0 ||
 8002ffa:	4680      	mov	r8, r0
{
 8002ffc:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
	if (out == (uint8_t *) 0 ||
 8002ffe:	b350      	cbz	r0, 8003056 <tc_cbc_mode_decrypt+0x66>
 8003000:	b34a      	cbz	r2, 8003056 <tc_cbc_mode_decrypt+0x66>
	    in == (const uint8_t *) 0 ||
 8003002:	b344      	cbz	r4, 8003056 <tc_cbc_mode_decrypt+0x66>
	    sched == (TCAesKeySched_t) 0 ||
 8003004:	b33b      	cbz	r3, 8003056 <tc_cbc_mode_decrypt+0x66>
	    inlen == 0 ||
 8003006:	b331      	cbz	r1, 8003056 <tc_cbc_mode_decrypt+0x66>
 8003008:	ea43 0001 	orr.w	r0, r3, r1
	    outlen == 0 ||
	    (inlen % TC_AES_BLOCK_SIZE) != 0 ||
 800300c:	f010 000f 	ands.w	r0, r0, #15
 8003010:	d121      	bne.n	8003056 <tc_cbc_mode_decrypt+0x66>
	    (outlen % TC_AES_BLOCK_SIZE) != 0 ||
 8003012:	428b      	cmp	r3, r1
 8003014:	d11a      	bne.n	800304c <tc_cbc_mode_decrypt+0x5c>
	 * Note that in == iv + ciphertext, i.e. the iv and the ciphertext are
	 * contiguous. This allows for a very efficient decryption algorithm
	 * that would not otherwise be possible.
	 */
	p = iv;
	for (n = m = 0; n < outlen; ++n) {
 8003016:	4607      	mov	r7, r0
		if ((n % TC_AES_BLOCK_SIZE) == 0) {
 8003018:	f017 0a0f 	ands.w	sl, r7, #15
 800301c:	d106      	bne.n	800302c <tc_cbc_mode_decrypt+0x3c>
			(void)tc_aes_decrypt(buffer, in, sched);
 800301e:	4631      	mov	r1, r6
 8003020:	4622      	mov	r2, r4
 8003022:	4668      	mov	r0, sp
			in += TC_AES_BLOCK_SIZE;
 8003024:	3610      	adds	r6, #16
			(void)tc_aes_decrypt(buffer, in, sched);
 8003026:	f7ff ff35 	bl	8002e94 <tc_aes_decrypt>
			m = 0;
 800302a:	4650      	mov	r0, sl
		}
		*out++ = buffer[m++] ^ *p++;
 800302c:	f100 0310 	add.w	r3, r0, #16
 8003030:	1c41      	adds	r1, r0, #1
 8003032:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8003034:	eb0d 0003 	add.w	r0, sp, r3
 8003038:	5dd2      	ldrb	r2, [r2, r7]
 800303a:	f810 3c10 	ldrb.w	r3, [r0, #-16]
 800303e:	4053      	eors	r3, r2
 8003040:	f808 3007 	strb.w	r3, [r8, r7]
	for (n = m = 0; n < outlen; ++n) {
 8003044:	3701      	adds	r7, #1
 8003046:	42bd      	cmp	r5, r7
 8003048:	d103      	bne.n	8003052 <tc_cbc_mode_decrypt+0x62>
	}

	return TC_CRYPTO_SUCCESS;
 800304a:	2001      	movs	r0, #1
}
 800304c:	b005      	add	sp, #20
 800304e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
 8003052:	4608      	mov	r0, r1
 8003054:	e7e0      	b.n	8003018 <tc_cbc_mode_decrypt+0x28>
		return TC_CRYPTO_FAIL;
 8003056:	2000      	movs	r0, #0
 8003058:	e7f8      	b.n	800304c <tc_cbc_mode_decrypt+0x5c>

0800305a <_copy>:

#define MASK_TWENTY_SEVEN 0x1b

unsigned int _copy(uint8_t *to, unsigned int to_len,
		   const uint8_t *from, unsigned int from_len)
{
 800305a:	b538      	push	{r3, r4, r5, lr}
 800305c:	460d      	mov	r5, r1
 800305e:	461c      	mov	r4, r3
 8003060:	4611      	mov	r1, r2
	if (from_len <= to_len) {
 8003062:	42ab      	cmp	r3, r5
 8003064:	d804      	bhi.n	8003070 <_copy+0x16>
		(void)memcpy(to, from, from_len);
 8003066:	461a      	mov	r2, r3
 8003068:	f000 faab 	bl	80035c2 <memcpy>
		return from_len;
	} else {
		return TC_CRYPTO_FAIL;
	}
}
 800306c:	4620      	mov	r0, r4
 800306e:	bd38      	pop	{r3, r4, r5, pc}
		return TC_CRYPTO_FAIL;
 8003070:	2400      	movs	r4, #0
 8003072:	e7fb      	b.n	800306c <_copy+0x12>

08003074 <_set>:

void _set(void *to, uint8_t val, unsigned int len)
{
	(void)memset(to, val, len);
 8003074:	f000 ba19 	b.w	80034aa <memset>

08003078 <_double_byte>:
/*
 * Doubles the value of a byte for values up to 127.
 */
uint8_t _double_byte(uint8_t a)
{
	return ((a<<1) ^ ((a>>7) * MASK_TWENTY_SEVEN));
 8003078:	09c3      	lsrs	r3, r0, #7
 800307a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800307e:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8003082:	ea83 0040 	eor.w	r0, r3, r0, lsl #1
}
 8003086:	b2c0      	uxtb	r0, r0
 8003088:	4770      	bx	lr
	...

0800308c <__assert_func>:
 800308c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800308e:	4614      	mov	r4, r2
 8003090:	461a      	mov	r2, r3
 8003092:	4b09      	ldr	r3, [pc, #36]	@ (80030b8 <__assert_func+0x2c>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4605      	mov	r5, r0
 8003098:	68d8      	ldr	r0, [r3, #12]
 800309a:	b14c      	cbz	r4, 80030b0 <__assert_func+0x24>
 800309c:	4b07      	ldr	r3, [pc, #28]	@ (80030bc <__assert_func+0x30>)
 800309e:	9100      	str	r1, [sp, #0]
 80030a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80030a4:	4906      	ldr	r1, [pc, #24]	@ (80030c0 <__assert_func+0x34>)
 80030a6:	462b      	mov	r3, r5
 80030a8:	f000 f960 	bl	800336c <fiprintf>
 80030ac:	f000 fa97 	bl	80035de <abort>
 80030b0:	4b04      	ldr	r3, [pc, #16]	@ (80030c4 <__assert_func+0x38>)
 80030b2:	461c      	mov	r4, r3
 80030b4:	e7f3      	b.n	800309e <__assert_func+0x12>
 80030b6:	bf00      	nop
 80030b8:	20000018 	.word	0x20000018
 80030bc:	080040f9 	.word	0x080040f9
 80030c0:	08004106 	.word	0x08004106
 80030c4:	080040a5 	.word	0x080040a5

080030c8 <sbrk_aligned>:
 80030c8:	b570      	push	{r4, r5, r6, lr}
 80030ca:	4e0f      	ldr	r6, [pc, #60]	@ (8003108 <sbrk_aligned+0x40>)
 80030cc:	460c      	mov	r4, r1
 80030ce:	6831      	ldr	r1, [r6, #0]
 80030d0:	4605      	mov	r5, r0
 80030d2:	b911      	cbnz	r1, 80030da <sbrk_aligned+0x12>
 80030d4:	f000 fa26 	bl	8003524 <_sbrk_r>
 80030d8:	6030      	str	r0, [r6, #0]
 80030da:	4621      	mov	r1, r4
 80030dc:	4628      	mov	r0, r5
 80030de:	f000 fa21 	bl	8003524 <_sbrk_r>
 80030e2:	1c43      	adds	r3, r0, #1
 80030e4:	d103      	bne.n	80030ee <sbrk_aligned+0x26>
 80030e6:	f04f 34ff 	mov.w	r4, #4294967295
 80030ea:	4620      	mov	r0, r4
 80030ec:	bd70      	pop	{r4, r5, r6, pc}
 80030ee:	1cc4      	adds	r4, r0, #3
 80030f0:	f024 0403 	bic.w	r4, r4, #3
 80030f4:	42a0      	cmp	r0, r4
 80030f6:	d0f8      	beq.n	80030ea <sbrk_aligned+0x22>
 80030f8:	1a21      	subs	r1, r4, r0
 80030fa:	4628      	mov	r0, r5
 80030fc:	f000 fa12 	bl	8003524 <_sbrk_r>
 8003100:	3001      	adds	r0, #1
 8003102:	d1f2      	bne.n	80030ea <sbrk_aligned+0x22>
 8003104:	e7ef      	b.n	80030e6 <sbrk_aligned+0x1e>
 8003106:	bf00      	nop
 8003108:	20001974 	.word	0x20001974

0800310c <_malloc_r>:
 800310c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003110:	1ccd      	adds	r5, r1, #3
 8003112:	f025 0503 	bic.w	r5, r5, #3
 8003116:	3508      	adds	r5, #8
 8003118:	2d0c      	cmp	r5, #12
 800311a:	bf38      	it	cc
 800311c:	250c      	movcc	r5, #12
 800311e:	2d00      	cmp	r5, #0
 8003120:	4606      	mov	r6, r0
 8003122:	db01      	blt.n	8003128 <_malloc_r+0x1c>
 8003124:	42a9      	cmp	r1, r5
 8003126:	d904      	bls.n	8003132 <_malloc_r+0x26>
 8003128:	230c      	movs	r3, #12
 800312a:	6033      	str	r3, [r6, #0]
 800312c:	2000      	movs	r0, #0
 800312e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003132:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003208 <_malloc_r+0xfc>
 8003136:	f000 f869 	bl	800320c <__malloc_lock>
 800313a:	f8d8 3000 	ldr.w	r3, [r8]
 800313e:	461c      	mov	r4, r3
 8003140:	bb44      	cbnz	r4, 8003194 <_malloc_r+0x88>
 8003142:	4629      	mov	r1, r5
 8003144:	4630      	mov	r0, r6
 8003146:	f7ff ffbf 	bl	80030c8 <sbrk_aligned>
 800314a:	1c43      	adds	r3, r0, #1
 800314c:	4604      	mov	r4, r0
 800314e:	d158      	bne.n	8003202 <_malloc_r+0xf6>
 8003150:	f8d8 4000 	ldr.w	r4, [r8]
 8003154:	4627      	mov	r7, r4
 8003156:	2f00      	cmp	r7, #0
 8003158:	d143      	bne.n	80031e2 <_malloc_r+0xd6>
 800315a:	2c00      	cmp	r4, #0
 800315c:	d04b      	beq.n	80031f6 <_malloc_r+0xea>
 800315e:	6823      	ldr	r3, [r4, #0]
 8003160:	4639      	mov	r1, r7
 8003162:	4630      	mov	r0, r6
 8003164:	eb04 0903 	add.w	r9, r4, r3
 8003168:	f000 f9dc 	bl	8003524 <_sbrk_r>
 800316c:	4581      	cmp	r9, r0
 800316e:	d142      	bne.n	80031f6 <_malloc_r+0xea>
 8003170:	6821      	ldr	r1, [r4, #0]
 8003172:	1a6d      	subs	r5, r5, r1
 8003174:	4629      	mov	r1, r5
 8003176:	4630      	mov	r0, r6
 8003178:	f7ff ffa6 	bl	80030c8 <sbrk_aligned>
 800317c:	3001      	adds	r0, #1
 800317e:	d03a      	beq.n	80031f6 <_malloc_r+0xea>
 8003180:	6823      	ldr	r3, [r4, #0]
 8003182:	442b      	add	r3, r5
 8003184:	6023      	str	r3, [r4, #0]
 8003186:	f8d8 3000 	ldr.w	r3, [r8]
 800318a:	685a      	ldr	r2, [r3, #4]
 800318c:	bb62      	cbnz	r2, 80031e8 <_malloc_r+0xdc>
 800318e:	f8c8 7000 	str.w	r7, [r8]
 8003192:	e00f      	b.n	80031b4 <_malloc_r+0xa8>
 8003194:	6822      	ldr	r2, [r4, #0]
 8003196:	1b52      	subs	r2, r2, r5
 8003198:	d420      	bmi.n	80031dc <_malloc_r+0xd0>
 800319a:	2a0b      	cmp	r2, #11
 800319c:	d917      	bls.n	80031ce <_malloc_r+0xc2>
 800319e:	1961      	adds	r1, r4, r5
 80031a0:	42a3      	cmp	r3, r4
 80031a2:	6025      	str	r5, [r4, #0]
 80031a4:	bf18      	it	ne
 80031a6:	6059      	strne	r1, [r3, #4]
 80031a8:	6863      	ldr	r3, [r4, #4]
 80031aa:	bf08      	it	eq
 80031ac:	f8c8 1000 	streq.w	r1, [r8]
 80031b0:	5162      	str	r2, [r4, r5]
 80031b2:	604b      	str	r3, [r1, #4]
 80031b4:	4630      	mov	r0, r6
 80031b6:	f000 f82f 	bl	8003218 <__malloc_unlock>
 80031ba:	f104 000b 	add.w	r0, r4, #11
 80031be:	1d23      	adds	r3, r4, #4
 80031c0:	f020 0007 	bic.w	r0, r0, #7
 80031c4:	1ac2      	subs	r2, r0, r3
 80031c6:	bf1c      	itt	ne
 80031c8:	1a1b      	subne	r3, r3, r0
 80031ca:	50a3      	strne	r3, [r4, r2]
 80031cc:	e7af      	b.n	800312e <_malloc_r+0x22>
 80031ce:	6862      	ldr	r2, [r4, #4]
 80031d0:	42a3      	cmp	r3, r4
 80031d2:	bf0c      	ite	eq
 80031d4:	f8c8 2000 	streq.w	r2, [r8]
 80031d8:	605a      	strne	r2, [r3, #4]
 80031da:	e7eb      	b.n	80031b4 <_malloc_r+0xa8>
 80031dc:	4623      	mov	r3, r4
 80031de:	6864      	ldr	r4, [r4, #4]
 80031e0:	e7ae      	b.n	8003140 <_malloc_r+0x34>
 80031e2:	463c      	mov	r4, r7
 80031e4:	687f      	ldr	r7, [r7, #4]
 80031e6:	e7b6      	b.n	8003156 <_malloc_r+0x4a>
 80031e8:	461a      	mov	r2, r3
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	42a3      	cmp	r3, r4
 80031ee:	d1fb      	bne.n	80031e8 <_malloc_r+0xdc>
 80031f0:	2300      	movs	r3, #0
 80031f2:	6053      	str	r3, [r2, #4]
 80031f4:	e7de      	b.n	80031b4 <_malloc_r+0xa8>
 80031f6:	230c      	movs	r3, #12
 80031f8:	6033      	str	r3, [r6, #0]
 80031fa:	4630      	mov	r0, r6
 80031fc:	f000 f80c 	bl	8003218 <__malloc_unlock>
 8003200:	e794      	b.n	800312c <_malloc_r+0x20>
 8003202:	6005      	str	r5, [r0, #0]
 8003204:	e7d6      	b.n	80031b4 <_malloc_r+0xa8>
 8003206:	bf00      	nop
 8003208:	20001978 	.word	0x20001978

0800320c <__malloc_lock>:
 800320c:	4801      	ldr	r0, [pc, #4]	@ (8003214 <__malloc_lock+0x8>)
 800320e:	f000 b9d6 	b.w	80035be <__retarget_lock_acquire_recursive>
 8003212:	bf00      	nop
 8003214:	20001abc 	.word	0x20001abc

08003218 <__malloc_unlock>:
 8003218:	4801      	ldr	r0, [pc, #4]	@ (8003220 <__malloc_unlock+0x8>)
 800321a:	f000 b9d1 	b.w	80035c0 <__retarget_lock_release_recursive>
 800321e:	bf00      	nop
 8003220:	20001abc 	.word	0x20001abc

08003224 <std>:
 8003224:	2300      	movs	r3, #0
 8003226:	b510      	push	{r4, lr}
 8003228:	4604      	mov	r4, r0
 800322a:	e9c0 3300 	strd	r3, r3, [r0]
 800322e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003232:	6083      	str	r3, [r0, #8]
 8003234:	8181      	strh	r1, [r0, #12]
 8003236:	6643      	str	r3, [r0, #100]	@ 0x64
 8003238:	81c2      	strh	r2, [r0, #14]
 800323a:	6183      	str	r3, [r0, #24]
 800323c:	4619      	mov	r1, r3
 800323e:	2208      	movs	r2, #8
 8003240:	305c      	adds	r0, #92	@ 0x5c
 8003242:	f000 f932 	bl	80034aa <memset>
 8003246:	4b0d      	ldr	r3, [pc, #52]	@ (800327c <std+0x58>)
 8003248:	6263      	str	r3, [r4, #36]	@ 0x24
 800324a:	4b0d      	ldr	r3, [pc, #52]	@ (8003280 <std+0x5c>)
 800324c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800324e:	4b0d      	ldr	r3, [pc, #52]	@ (8003284 <std+0x60>)
 8003250:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003252:	4b0d      	ldr	r3, [pc, #52]	@ (8003288 <std+0x64>)
 8003254:	6323      	str	r3, [r4, #48]	@ 0x30
 8003256:	4b0d      	ldr	r3, [pc, #52]	@ (800328c <std+0x68>)
 8003258:	6224      	str	r4, [r4, #32]
 800325a:	429c      	cmp	r4, r3
 800325c:	d006      	beq.n	800326c <std+0x48>
 800325e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003262:	4294      	cmp	r4, r2
 8003264:	d002      	beq.n	800326c <std+0x48>
 8003266:	33d0      	adds	r3, #208	@ 0xd0
 8003268:	429c      	cmp	r4, r3
 800326a:	d105      	bne.n	8003278 <std+0x54>
 800326c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003270:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003274:	f000 b9a2 	b.w	80035bc <__retarget_lock_init_recursive>
 8003278:	bd10      	pop	{r4, pc}
 800327a:	bf00      	nop
 800327c:	080033f1 	.word	0x080033f1
 8003280:	08003413 	.word	0x08003413
 8003284:	0800344b 	.word	0x0800344b
 8003288:	0800346f 	.word	0x0800346f
 800328c:	2000197c 	.word	0x2000197c

08003290 <stdio_exit_handler>:
 8003290:	4a02      	ldr	r2, [pc, #8]	@ (800329c <stdio_exit_handler+0xc>)
 8003292:	4903      	ldr	r1, [pc, #12]	@ (80032a0 <stdio_exit_handler+0x10>)
 8003294:	4803      	ldr	r0, [pc, #12]	@ (80032a4 <stdio_exit_handler+0x14>)
 8003296:	f000 b87b 	b.w	8003390 <_fwalk_sglue>
 800329a:	bf00      	nop
 800329c:	2000000c 	.word	0x2000000c
 80032a0:	08003d25 	.word	0x08003d25
 80032a4:	2000001c 	.word	0x2000001c

080032a8 <cleanup_stdio>:
 80032a8:	6841      	ldr	r1, [r0, #4]
 80032aa:	4b0c      	ldr	r3, [pc, #48]	@ (80032dc <cleanup_stdio+0x34>)
 80032ac:	4299      	cmp	r1, r3
 80032ae:	b510      	push	{r4, lr}
 80032b0:	4604      	mov	r4, r0
 80032b2:	d001      	beq.n	80032b8 <cleanup_stdio+0x10>
 80032b4:	f000 fd36 	bl	8003d24 <_fflush_r>
 80032b8:	68a1      	ldr	r1, [r4, #8]
 80032ba:	4b09      	ldr	r3, [pc, #36]	@ (80032e0 <cleanup_stdio+0x38>)
 80032bc:	4299      	cmp	r1, r3
 80032be:	d002      	beq.n	80032c6 <cleanup_stdio+0x1e>
 80032c0:	4620      	mov	r0, r4
 80032c2:	f000 fd2f 	bl	8003d24 <_fflush_r>
 80032c6:	68e1      	ldr	r1, [r4, #12]
 80032c8:	4b06      	ldr	r3, [pc, #24]	@ (80032e4 <cleanup_stdio+0x3c>)
 80032ca:	4299      	cmp	r1, r3
 80032cc:	d004      	beq.n	80032d8 <cleanup_stdio+0x30>
 80032ce:	4620      	mov	r0, r4
 80032d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032d4:	f000 bd26 	b.w	8003d24 <_fflush_r>
 80032d8:	bd10      	pop	{r4, pc}
 80032da:	bf00      	nop
 80032dc:	2000197c 	.word	0x2000197c
 80032e0:	200019e4 	.word	0x200019e4
 80032e4:	20001a4c 	.word	0x20001a4c

080032e8 <global_stdio_init.part.0>:
 80032e8:	b510      	push	{r4, lr}
 80032ea:	4b0b      	ldr	r3, [pc, #44]	@ (8003318 <global_stdio_init.part.0+0x30>)
 80032ec:	4c0b      	ldr	r4, [pc, #44]	@ (800331c <global_stdio_init.part.0+0x34>)
 80032ee:	4a0c      	ldr	r2, [pc, #48]	@ (8003320 <global_stdio_init.part.0+0x38>)
 80032f0:	601a      	str	r2, [r3, #0]
 80032f2:	4620      	mov	r0, r4
 80032f4:	2200      	movs	r2, #0
 80032f6:	2104      	movs	r1, #4
 80032f8:	f7ff ff94 	bl	8003224 <std>
 80032fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003300:	2201      	movs	r2, #1
 8003302:	2109      	movs	r1, #9
 8003304:	f7ff ff8e 	bl	8003224 <std>
 8003308:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800330c:	2202      	movs	r2, #2
 800330e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003312:	2112      	movs	r1, #18
 8003314:	f7ff bf86 	b.w	8003224 <std>
 8003318:	20001ab4 	.word	0x20001ab4
 800331c:	2000197c 	.word	0x2000197c
 8003320:	08003291 	.word	0x08003291

08003324 <__sfp_lock_acquire>:
 8003324:	4801      	ldr	r0, [pc, #4]	@ (800332c <__sfp_lock_acquire+0x8>)
 8003326:	f000 b94a 	b.w	80035be <__retarget_lock_acquire_recursive>
 800332a:	bf00      	nop
 800332c:	20001abd 	.word	0x20001abd

08003330 <__sfp_lock_release>:
 8003330:	4801      	ldr	r0, [pc, #4]	@ (8003338 <__sfp_lock_release+0x8>)
 8003332:	f000 b945 	b.w	80035c0 <__retarget_lock_release_recursive>
 8003336:	bf00      	nop
 8003338:	20001abd 	.word	0x20001abd

0800333c <__sinit>:
 800333c:	b510      	push	{r4, lr}
 800333e:	4604      	mov	r4, r0
 8003340:	f7ff fff0 	bl	8003324 <__sfp_lock_acquire>
 8003344:	6a23      	ldr	r3, [r4, #32]
 8003346:	b11b      	cbz	r3, 8003350 <__sinit+0x14>
 8003348:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800334c:	f7ff bff0 	b.w	8003330 <__sfp_lock_release>
 8003350:	4b04      	ldr	r3, [pc, #16]	@ (8003364 <__sinit+0x28>)
 8003352:	6223      	str	r3, [r4, #32]
 8003354:	4b04      	ldr	r3, [pc, #16]	@ (8003368 <__sinit+0x2c>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d1f5      	bne.n	8003348 <__sinit+0xc>
 800335c:	f7ff ffc4 	bl	80032e8 <global_stdio_init.part.0>
 8003360:	e7f2      	b.n	8003348 <__sinit+0xc>
 8003362:	bf00      	nop
 8003364:	080032a9 	.word	0x080032a9
 8003368:	20001ab4 	.word	0x20001ab4

0800336c <fiprintf>:
 800336c:	b40e      	push	{r1, r2, r3}
 800336e:	b503      	push	{r0, r1, lr}
 8003370:	4601      	mov	r1, r0
 8003372:	ab03      	add	r3, sp, #12
 8003374:	4805      	ldr	r0, [pc, #20]	@ (800338c <fiprintf+0x20>)
 8003376:	f853 2b04 	ldr.w	r2, [r3], #4
 800337a:	6800      	ldr	r0, [r0, #0]
 800337c:	9301      	str	r3, [sp, #4]
 800337e:	f000 f9a9 	bl	80036d4 <_vfiprintf_r>
 8003382:	b002      	add	sp, #8
 8003384:	f85d eb04 	ldr.w	lr, [sp], #4
 8003388:	b003      	add	sp, #12
 800338a:	4770      	bx	lr
 800338c:	20000018 	.word	0x20000018

08003390 <_fwalk_sglue>:
 8003390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003394:	4607      	mov	r7, r0
 8003396:	4688      	mov	r8, r1
 8003398:	4614      	mov	r4, r2
 800339a:	2600      	movs	r6, #0
 800339c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80033a0:	f1b9 0901 	subs.w	r9, r9, #1
 80033a4:	d505      	bpl.n	80033b2 <_fwalk_sglue+0x22>
 80033a6:	6824      	ldr	r4, [r4, #0]
 80033a8:	2c00      	cmp	r4, #0
 80033aa:	d1f7      	bne.n	800339c <_fwalk_sglue+0xc>
 80033ac:	4630      	mov	r0, r6
 80033ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80033b2:	89ab      	ldrh	r3, [r5, #12]
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d907      	bls.n	80033c8 <_fwalk_sglue+0x38>
 80033b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80033bc:	3301      	adds	r3, #1
 80033be:	d003      	beq.n	80033c8 <_fwalk_sglue+0x38>
 80033c0:	4629      	mov	r1, r5
 80033c2:	4638      	mov	r0, r7
 80033c4:	47c0      	blx	r8
 80033c6:	4306      	orrs	r6, r0
 80033c8:	3568      	adds	r5, #104	@ 0x68
 80033ca:	e7e9      	b.n	80033a0 <_fwalk_sglue+0x10>

080033cc <iprintf>:
 80033cc:	b40f      	push	{r0, r1, r2, r3}
 80033ce:	b507      	push	{r0, r1, r2, lr}
 80033d0:	4906      	ldr	r1, [pc, #24]	@ (80033ec <iprintf+0x20>)
 80033d2:	ab04      	add	r3, sp, #16
 80033d4:	6808      	ldr	r0, [r1, #0]
 80033d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80033da:	6881      	ldr	r1, [r0, #8]
 80033dc:	9301      	str	r3, [sp, #4]
 80033de:	f000 f979 	bl	80036d4 <_vfiprintf_r>
 80033e2:	b003      	add	sp, #12
 80033e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80033e8:	b004      	add	sp, #16
 80033ea:	4770      	bx	lr
 80033ec:	20000018 	.word	0x20000018

080033f0 <__sread>:
 80033f0:	b510      	push	{r4, lr}
 80033f2:	460c      	mov	r4, r1
 80033f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033f8:	f000 f882 	bl	8003500 <_read_r>
 80033fc:	2800      	cmp	r0, #0
 80033fe:	bfab      	itete	ge
 8003400:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003402:	89a3      	ldrhlt	r3, [r4, #12]
 8003404:	181b      	addge	r3, r3, r0
 8003406:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800340a:	bfac      	ite	ge
 800340c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800340e:	81a3      	strhlt	r3, [r4, #12]
 8003410:	bd10      	pop	{r4, pc}

08003412 <__swrite>:
 8003412:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003416:	461f      	mov	r7, r3
 8003418:	898b      	ldrh	r3, [r1, #12]
 800341a:	05db      	lsls	r3, r3, #23
 800341c:	4605      	mov	r5, r0
 800341e:	460c      	mov	r4, r1
 8003420:	4616      	mov	r6, r2
 8003422:	d505      	bpl.n	8003430 <__swrite+0x1e>
 8003424:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003428:	2302      	movs	r3, #2
 800342a:	2200      	movs	r2, #0
 800342c:	f000 f856 	bl	80034dc <_lseek_r>
 8003430:	89a3      	ldrh	r3, [r4, #12]
 8003432:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003436:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800343a:	81a3      	strh	r3, [r4, #12]
 800343c:	4632      	mov	r2, r6
 800343e:	463b      	mov	r3, r7
 8003440:	4628      	mov	r0, r5
 8003442:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003446:	f000 b87d 	b.w	8003544 <_write_r>

0800344a <__sseek>:
 800344a:	b510      	push	{r4, lr}
 800344c:	460c      	mov	r4, r1
 800344e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003452:	f000 f843 	bl	80034dc <_lseek_r>
 8003456:	1c43      	adds	r3, r0, #1
 8003458:	89a3      	ldrh	r3, [r4, #12]
 800345a:	bf15      	itete	ne
 800345c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800345e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003462:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003466:	81a3      	strheq	r3, [r4, #12]
 8003468:	bf18      	it	ne
 800346a:	81a3      	strhne	r3, [r4, #12]
 800346c:	bd10      	pop	{r4, pc}

0800346e <__sclose>:
 800346e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003472:	f000 b823 	b.w	80034bc <_close_r>

08003476 <memmove>:
 8003476:	4288      	cmp	r0, r1
 8003478:	b510      	push	{r4, lr}
 800347a:	eb01 0402 	add.w	r4, r1, r2
 800347e:	d902      	bls.n	8003486 <memmove+0x10>
 8003480:	4284      	cmp	r4, r0
 8003482:	4623      	mov	r3, r4
 8003484:	d807      	bhi.n	8003496 <memmove+0x20>
 8003486:	1e43      	subs	r3, r0, #1
 8003488:	42a1      	cmp	r1, r4
 800348a:	d008      	beq.n	800349e <memmove+0x28>
 800348c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003490:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003494:	e7f8      	b.n	8003488 <memmove+0x12>
 8003496:	4402      	add	r2, r0
 8003498:	4601      	mov	r1, r0
 800349a:	428a      	cmp	r2, r1
 800349c:	d100      	bne.n	80034a0 <memmove+0x2a>
 800349e:	bd10      	pop	{r4, pc}
 80034a0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80034a4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80034a8:	e7f7      	b.n	800349a <memmove+0x24>

080034aa <memset>:
 80034aa:	4402      	add	r2, r0
 80034ac:	4603      	mov	r3, r0
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d100      	bne.n	80034b4 <memset+0xa>
 80034b2:	4770      	bx	lr
 80034b4:	f803 1b01 	strb.w	r1, [r3], #1
 80034b8:	e7f9      	b.n	80034ae <memset+0x4>
	...

080034bc <_close_r>:
 80034bc:	b538      	push	{r3, r4, r5, lr}
 80034be:	4d06      	ldr	r5, [pc, #24]	@ (80034d8 <_close_r+0x1c>)
 80034c0:	2300      	movs	r3, #0
 80034c2:	4604      	mov	r4, r0
 80034c4:	4608      	mov	r0, r1
 80034c6:	602b      	str	r3, [r5, #0]
 80034c8:	f7fd fc16 	bl	8000cf8 <_close>
 80034cc:	1c43      	adds	r3, r0, #1
 80034ce:	d102      	bne.n	80034d6 <_close_r+0x1a>
 80034d0:	682b      	ldr	r3, [r5, #0]
 80034d2:	b103      	cbz	r3, 80034d6 <_close_r+0x1a>
 80034d4:	6023      	str	r3, [r4, #0]
 80034d6:	bd38      	pop	{r3, r4, r5, pc}
 80034d8:	20001ab8 	.word	0x20001ab8

080034dc <_lseek_r>:
 80034dc:	b538      	push	{r3, r4, r5, lr}
 80034de:	4d07      	ldr	r5, [pc, #28]	@ (80034fc <_lseek_r+0x20>)
 80034e0:	4604      	mov	r4, r0
 80034e2:	4608      	mov	r0, r1
 80034e4:	4611      	mov	r1, r2
 80034e6:	2200      	movs	r2, #0
 80034e8:	602a      	str	r2, [r5, #0]
 80034ea:	461a      	mov	r2, r3
 80034ec:	f7fd fc0e 	bl	8000d0c <_lseek>
 80034f0:	1c43      	adds	r3, r0, #1
 80034f2:	d102      	bne.n	80034fa <_lseek_r+0x1e>
 80034f4:	682b      	ldr	r3, [r5, #0]
 80034f6:	b103      	cbz	r3, 80034fa <_lseek_r+0x1e>
 80034f8:	6023      	str	r3, [r4, #0]
 80034fa:	bd38      	pop	{r3, r4, r5, pc}
 80034fc:	20001ab8 	.word	0x20001ab8

08003500 <_read_r>:
 8003500:	b538      	push	{r3, r4, r5, lr}
 8003502:	4d07      	ldr	r5, [pc, #28]	@ (8003520 <_read_r+0x20>)
 8003504:	4604      	mov	r4, r0
 8003506:	4608      	mov	r0, r1
 8003508:	4611      	mov	r1, r2
 800350a:	2200      	movs	r2, #0
 800350c:	602a      	str	r2, [r5, #0]
 800350e:	461a      	mov	r2, r3
 8003510:	f7fd fbe4 	bl	8000cdc <_read>
 8003514:	1c43      	adds	r3, r0, #1
 8003516:	d102      	bne.n	800351e <_read_r+0x1e>
 8003518:	682b      	ldr	r3, [r5, #0]
 800351a:	b103      	cbz	r3, 800351e <_read_r+0x1e>
 800351c:	6023      	str	r3, [r4, #0]
 800351e:	bd38      	pop	{r3, r4, r5, pc}
 8003520:	20001ab8 	.word	0x20001ab8

08003524 <_sbrk_r>:
 8003524:	b538      	push	{r3, r4, r5, lr}
 8003526:	4d06      	ldr	r5, [pc, #24]	@ (8003540 <_sbrk_r+0x1c>)
 8003528:	2300      	movs	r3, #0
 800352a:	4604      	mov	r4, r0
 800352c:	4608      	mov	r0, r1
 800352e:	602b      	str	r3, [r5, #0]
 8003530:	f7fd fbee 	bl	8000d10 <_sbrk>
 8003534:	1c43      	adds	r3, r0, #1
 8003536:	d102      	bne.n	800353e <_sbrk_r+0x1a>
 8003538:	682b      	ldr	r3, [r5, #0]
 800353a:	b103      	cbz	r3, 800353e <_sbrk_r+0x1a>
 800353c:	6023      	str	r3, [r4, #0]
 800353e:	bd38      	pop	{r3, r4, r5, pc}
 8003540:	20001ab8 	.word	0x20001ab8

08003544 <_write_r>:
 8003544:	b538      	push	{r3, r4, r5, lr}
 8003546:	4d07      	ldr	r5, [pc, #28]	@ (8003564 <_write_r+0x20>)
 8003548:	4604      	mov	r4, r0
 800354a:	4608      	mov	r0, r1
 800354c:	4611      	mov	r1, r2
 800354e:	2200      	movs	r2, #0
 8003550:	602a      	str	r2, [r5, #0]
 8003552:	461a      	mov	r2, r3
 8003554:	f7fd fae2 	bl	8000b1c <_write>
 8003558:	1c43      	adds	r3, r0, #1
 800355a:	d102      	bne.n	8003562 <_write_r+0x1e>
 800355c:	682b      	ldr	r3, [r5, #0]
 800355e:	b103      	cbz	r3, 8003562 <_write_r+0x1e>
 8003560:	6023      	str	r3, [r4, #0]
 8003562:	bd38      	pop	{r3, r4, r5, pc}
 8003564:	20001ab8 	.word	0x20001ab8

08003568 <__errno>:
 8003568:	4b01      	ldr	r3, [pc, #4]	@ (8003570 <__errno+0x8>)
 800356a:	6818      	ldr	r0, [r3, #0]
 800356c:	4770      	bx	lr
 800356e:	bf00      	nop
 8003570:	20000018 	.word	0x20000018

08003574 <__libc_init_array>:
 8003574:	b570      	push	{r4, r5, r6, lr}
 8003576:	4d0d      	ldr	r5, [pc, #52]	@ (80035ac <__libc_init_array+0x38>)
 8003578:	4c0d      	ldr	r4, [pc, #52]	@ (80035b0 <__libc_init_array+0x3c>)
 800357a:	1b64      	subs	r4, r4, r5
 800357c:	10a4      	asrs	r4, r4, #2
 800357e:	2600      	movs	r6, #0
 8003580:	42a6      	cmp	r6, r4
 8003582:	d109      	bne.n	8003598 <__libc_init_array+0x24>
 8003584:	4d0b      	ldr	r5, [pc, #44]	@ (80035b4 <__libc_init_array+0x40>)
 8003586:	4c0c      	ldr	r4, [pc, #48]	@ (80035b8 <__libc_init_array+0x44>)
 8003588:	f000 fd50 	bl	800402c <_init>
 800358c:	1b64      	subs	r4, r4, r5
 800358e:	10a4      	asrs	r4, r4, #2
 8003590:	2600      	movs	r6, #0
 8003592:	42a6      	cmp	r6, r4
 8003594:	d105      	bne.n	80035a2 <__libc_init_array+0x2e>
 8003596:	bd70      	pop	{r4, r5, r6, pc}
 8003598:	f855 3b04 	ldr.w	r3, [r5], #4
 800359c:	4798      	blx	r3
 800359e:	3601      	adds	r6, #1
 80035a0:	e7ee      	b.n	8003580 <__libc_init_array+0xc>
 80035a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80035a6:	4798      	blx	r3
 80035a8:	3601      	adds	r6, #1
 80035aa:	e7f2      	b.n	8003592 <__libc_init_array+0x1e>
 80035ac:	080043e0 	.word	0x080043e0
 80035b0:	080043e0 	.word	0x080043e0
 80035b4:	080043e0 	.word	0x080043e0
 80035b8:	080043e4 	.word	0x080043e4

080035bc <__retarget_lock_init_recursive>:
 80035bc:	4770      	bx	lr

080035be <__retarget_lock_acquire_recursive>:
 80035be:	4770      	bx	lr

080035c0 <__retarget_lock_release_recursive>:
 80035c0:	4770      	bx	lr

080035c2 <memcpy>:
 80035c2:	440a      	add	r2, r1
 80035c4:	4291      	cmp	r1, r2
 80035c6:	f100 33ff 	add.w	r3, r0, #4294967295
 80035ca:	d100      	bne.n	80035ce <memcpy+0xc>
 80035cc:	4770      	bx	lr
 80035ce:	b510      	push	{r4, lr}
 80035d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80035d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80035d8:	4291      	cmp	r1, r2
 80035da:	d1f9      	bne.n	80035d0 <memcpy+0xe>
 80035dc:	bd10      	pop	{r4, pc}

080035de <abort>:
 80035de:	b508      	push	{r3, lr}
 80035e0:	2006      	movs	r0, #6
 80035e2:	f000 fc83 	bl	8003eec <raise>
 80035e6:	2001      	movs	r0, #1
 80035e8:	f7fd fb72 	bl	8000cd0 <_exit>

080035ec <_free_r>:
 80035ec:	b538      	push	{r3, r4, r5, lr}
 80035ee:	4605      	mov	r5, r0
 80035f0:	2900      	cmp	r1, #0
 80035f2:	d041      	beq.n	8003678 <_free_r+0x8c>
 80035f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80035f8:	1f0c      	subs	r4, r1, #4
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	bfb8      	it	lt
 80035fe:	18e4      	addlt	r4, r4, r3
 8003600:	f7ff fe04 	bl	800320c <__malloc_lock>
 8003604:	4a1d      	ldr	r2, [pc, #116]	@ (800367c <_free_r+0x90>)
 8003606:	6813      	ldr	r3, [r2, #0]
 8003608:	b933      	cbnz	r3, 8003618 <_free_r+0x2c>
 800360a:	6063      	str	r3, [r4, #4]
 800360c:	6014      	str	r4, [r2, #0]
 800360e:	4628      	mov	r0, r5
 8003610:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003614:	f7ff be00 	b.w	8003218 <__malloc_unlock>
 8003618:	42a3      	cmp	r3, r4
 800361a:	d908      	bls.n	800362e <_free_r+0x42>
 800361c:	6820      	ldr	r0, [r4, #0]
 800361e:	1821      	adds	r1, r4, r0
 8003620:	428b      	cmp	r3, r1
 8003622:	bf01      	itttt	eq
 8003624:	6819      	ldreq	r1, [r3, #0]
 8003626:	685b      	ldreq	r3, [r3, #4]
 8003628:	1809      	addeq	r1, r1, r0
 800362a:	6021      	streq	r1, [r4, #0]
 800362c:	e7ed      	b.n	800360a <_free_r+0x1e>
 800362e:	461a      	mov	r2, r3
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	b10b      	cbz	r3, 8003638 <_free_r+0x4c>
 8003634:	42a3      	cmp	r3, r4
 8003636:	d9fa      	bls.n	800362e <_free_r+0x42>
 8003638:	6811      	ldr	r1, [r2, #0]
 800363a:	1850      	adds	r0, r2, r1
 800363c:	42a0      	cmp	r0, r4
 800363e:	d10b      	bne.n	8003658 <_free_r+0x6c>
 8003640:	6820      	ldr	r0, [r4, #0]
 8003642:	4401      	add	r1, r0
 8003644:	1850      	adds	r0, r2, r1
 8003646:	4283      	cmp	r3, r0
 8003648:	6011      	str	r1, [r2, #0]
 800364a:	d1e0      	bne.n	800360e <_free_r+0x22>
 800364c:	6818      	ldr	r0, [r3, #0]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	6053      	str	r3, [r2, #4]
 8003652:	4408      	add	r0, r1
 8003654:	6010      	str	r0, [r2, #0]
 8003656:	e7da      	b.n	800360e <_free_r+0x22>
 8003658:	d902      	bls.n	8003660 <_free_r+0x74>
 800365a:	230c      	movs	r3, #12
 800365c:	602b      	str	r3, [r5, #0]
 800365e:	e7d6      	b.n	800360e <_free_r+0x22>
 8003660:	6820      	ldr	r0, [r4, #0]
 8003662:	1821      	adds	r1, r4, r0
 8003664:	428b      	cmp	r3, r1
 8003666:	bf04      	itt	eq
 8003668:	6819      	ldreq	r1, [r3, #0]
 800366a:	685b      	ldreq	r3, [r3, #4]
 800366c:	6063      	str	r3, [r4, #4]
 800366e:	bf04      	itt	eq
 8003670:	1809      	addeq	r1, r1, r0
 8003672:	6021      	streq	r1, [r4, #0]
 8003674:	6054      	str	r4, [r2, #4]
 8003676:	e7ca      	b.n	800360e <_free_r+0x22>
 8003678:	bd38      	pop	{r3, r4, r5, pc}
 800367a:	bf00      	nop
 800367c:	20001978 	.word	0x20001978

08003680 <__sfputc_r>:
 8003680:	6893      	ldr	r3, [r2, #8]
 8003682:	3b01      	subs	r3, #1
 8003684:	2b00      	cmp	r3, #0
 8003686:	b410      	push	{r4}
 8003688:	6093      	str	r3, [r2, #8]
 800368a:	da08      	bge.n	800369e <__sfputc_r+0x1e>
 800368c:	6994      	ldr	r4, [r2, #24]
 800368e:	42a3      	cmp	r3, r4
 8003690:	db01      	blt.n	8003696 <__sfputc_r+0x16>
 8003692:	290a      	cmp	r1, #10
 8003694:	d103      	bne.n	800369e <__sfputc_r+0x1e>
 8003696:	f85d 4b04 	ldr.w	r4, [sp], #4
 800369a:	f000 bb6b 	b.w	8003d74 <__swbuf_r>
 800369e:	6813      	ldr	r3, [r2, #0]
 80036a0:	1c58      	adds	r0, r3, #1
 80036a2:	6010      	str	r0, [r2, #0]
 80036a4:	7019      	strb	r1, [r3, #0]
 80036a6:	4608      	mov	r0, r1
 80036a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036ac:	4770      	bx	lr

080036ae <__sfputs_r>:
 80036ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036b0:	4606      	mov	r6, r0
 80036b2:	460f      	mov	r7, r1
 80036b4:	4614      	mov	r4, r2
 80036b6:	18d5      	adds	r5, r2, r3
 80036b8:	42ac      	cmp	r4, r5
 80036ba:	d101      	bne.n	80036c0 <__sfputs_r+0x12>
 80036bc:	2000      	movs	r0, #0
 80036be:	e007      	b.n	80036d0 <__sfputs_r+0x22>
 80036c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036c4:	463a      	mov	r2, r7
 80036c6:	4630      	mov	r0, r6
 80036c8:	f7ff ffda 	bl	8003680 <__sfputc_r>
 80036cc:	1c43      	adds	r3, r0, #1
 80036ce:	d1f3      	bne.n	80036b8 <__sfputs_r+0xa>
 80036d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080036d4 <_vfiprintf_r>:
 80036d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036d8:	460d      	mov	r5, r1
 80036da:	b09d      	sub	sp, #116	@ 0x74
 80036dc:	4614      	mov	r4, r2
 80036de:	4698      	mov	r8, r3
 80036e0:	4606      	mov	r6, r0
 80036e2:	b118      	cbz	r0, 80036ec <_vfiprintf_r+0x18>
 80036e4:	6a03      	ldr	r3, [r0, #32]
 80036e6:	b90b      	cbnz	r3, 80036ec <_vfiprintf_r+0x18>
 80036e8:	f7ff fe28 	bl	800333c <__sinit>
 80036ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80036ee:	07d9      	lsls	r1, r3, #31
 80036f0:	d405      	bmi.n	80036fe <_vfiprintf_r+0x2a>
 80036f2:	89ab      	ldrh	r3, [r5, #12]
 80036f4:	059a      	lsls	r2, r3, #22
 80036f6:	d402      	bmi.n	80036fe <_vfiprintf_r+0x2a>
 80036f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80036fa:	f7ff ff60 	bl	80035be <__retarget_lock_acquire_recursive>
 80036fe:	89ab      	ldrh	r3, [r5, #12]
 8003700:	071b      	lsls	r3, r3, #28
 8003702:	d501      	bpl.n	8003708 <_vfiprintf_r+0x34>
 8003704:	692b      	ldr	r3, [r5, #16]
 8003706:	b99b      	cbnz	r3, 8003730 <_vfiprintf_r+0x5c>
 8003708:	4629      	mov	r1, r5
 800370a:	4630      	mov	r0, r6
 800370c:	f000 fb70 	bl	8003df0 <__swsetup_r>
 8003710:	b170      	cbz	r0, 8003730 <_vfiprintf_r+0x5c>
 8003712:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003714:	07dc      	lsls	r4, r3, #31
 8003716:	d504      	bpl.n	8003722 <_vfiprintf_r+0x4e>
 8003718:	f04f 30ff 	mov.w	r0, #4294967295
 800371c:	b01d      	add	sp, #116	@ 0x74
 800371e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003722:	89ab      	ldrh	r3, [r5, #12]
 8003724:	0598      	lsls	r0, r3, #22
 8003726:	d4f7      	bmi.n	8003718 <_vfiprintf_r+0x44>
 8003728:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800372a:	f7ff ff49 	bl	80035c0 <__retarget_lock_release_recursive>
 800372e:	e7f3      	b.n	8003718 <_vfiprintf_r+0x44>
 8003730:	2300      	movs	r3, #0
 8003732:	9309      	str	r3, [sp, #36]	@ 0x24
 8003734:	2320      	movs	r3, #32
 8003736:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800373a:	f8cd 800c 	str.w	r8, [sp, #12]
 800373e:	2330      	movs	r3, #48	@ 0x30
 8003740:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80038f0 <_vfiprintf_r+0x21c>
 8003744:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003748:	f04f 0901 	mov.w	r9, #1
 800374c:	4623      	mov	r3, r4
 800374e:	469a      	mov	sl, r3
 8003750:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003754:	b10a      	cbz	r2, 800375a <_vfiprintf_r+0x86>
 8003756:	2a25      	cmp	r2, #37	@ 0x25
 8003758:	d1f9      	bne.n	800374e <_vfiprintf_r+0x7a>
 800375a:	ebba 0b04 	subs.w	fp, sl, r4
 800375e:	d00b      	beq.n	8003778 <_vfiprintf_r+0xa4>
 8003760:	465b      	mov	r3, fp
 8003762:	4622      	mov	r2, r4
 8003764:	4629      	mov	r1, r5
 8003766:	4630      	mov	r0, r6
 8003768:	f7ff ffa1 	bl	80036ae <__sfputs_r>
 800376c:	3001      	adds	r0, #1
 800376e:	f000 80a7 	beq.w	80038c0 <_vfiprintf_r+0x1ec>
 8003772:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003774:	445a      	add	r2, fp
 8003776:	9209      	str	r2, [sp, #36]	@ 0x24
 8003778:	f89a 3000 	ldrb.w	r3, [sl]
 800377c:	2b00      	cmp	r3, #0
 800377e:	f000 809f 	beq.w	80038c0 <_vfiprintf_r+0x1ec>
 8003782:	2300      	movs	r3, #0
 8003784:	f04f 32ff 	mov.w	r2, #4294967295
 8003788:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800378c:	f10a 0a01 	add.w	sl, sl, #1
 8003790:	9304      	str	r3, [sp, #16]
 8003792:	9307      	str	r3, [sp, #28]
 8003794:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003798:	931a      	str	r3, [sp, #104]	@ 0x68
 800379a:	4654      	mov	r4, sl
 800379c:	2205      	movs	r2, #5
 800379e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037a2:	4853      	ldr	r0, [pc, #332]	@ (80038f0 <_vfiprintf_r+0x21c>)
 80037a4:	f7fc fd34 	bl	8000210 <memchr>
 80037a8:	9a04      	ldr	r2, [sp, #16]
 80037aa:	b9d8      	cbnz	r0, 80037e4 <_vfiprintf_r+0x110>
 80037ac:	06d1      	lsls	r1, r2, #27
 80037ae:	bf44      	itt	mi
 80037b0:	2320      	movmi	r3, #32
 80037b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80037b6:	0713      	lsls	r3, r2, #28
 80037b8:	bf44      	itt	mi
 80037ba:	232b      	movmi	r3, #43	@ 0x2b
 80037bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80037c0:	f89a 3000 	ldrb.w	r3, [sl]
 80037c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80037c6:	d015      	beq.n	80037f4 <_vfiprintf_r+0x120>
 80037c8:	9a07      	ldr	r2, [sp, #28]
 80037ca:	4654      	mov	r4, sl
 80037cc:	2000      	movs	r0, #0
 80037ce:	f04f 0c0a 	mov.w	ip, #10
 80037d2:	4621      	mov	r1, r4
 80037d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80037d8:	3b30      	subs	r3, #48	@ 0x30
 80037da:	2b09      	cmp	r3, #9
 80037dc:	d94b      	bls.n	8003876 <_vfiprintf_r+0x1a2>
 80037de:	b1b0      	cbz	r0, 800380e <_vfiprintf_r+0x13a>
 80037e0:	9207      	str	r2, [sp, #28]
 80037e2:	e014      	b.n	800380e <_vfiprintf_r+0x13a>
 80037e4:	eba0 0308 	sub.w	r3, r0, r8
 80037e8:	fa09 f303 	lsl.w	r3, r9, r3
 80037ec:	4313      	orrs	r3, r2
 80037ee:	9304      	str	r3, [sp, #16]
 80037f0:	46a2      	mov	sl, r4
 80037f2:	e7d2      	b.n	800379a <_vfiprintf_r+0xc6>
 80037f4:	9b03      	ldr	r3, [sp, #12]
 80037f6:	1d19      	adds	r1, r3, #4
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	9103      	str	r1, [sp, #12]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	bfbb      	ittet	lt
 8003800:	425b      	neglt	r3, r3
 8003802:	f042 0202 	orrlt.w	r2, r2, #2
 8003806:	9307      	strge	r3, [sp, #28]
 8003808:	9307      	strlt	r3, [sp, #28]
 800380a:	bfb8      	it	lt
 800380c:	9204      	strlt	r2, [sp, #16]
 800380e:	7823      	ldrb	r3, [r4, #0]
 8003810:	2b2e      	cmp	r3, #46	@ 0x2e
 8003812:	d10a      	bne.n	800382a <_vfiprintf_r+0x156>
 8003814:	7863      	ldrb	r3, [r4, #1]
 8003816:	2b2a      	cmp	r3, #42	@ 0x2a
 8003818:	d132      	bne.n	8003880 <_vfiprintf_r+0x1ac>
 800381a:	9b03      	ldr	r3, [sp, #12]
 800381c:	1d1a      	adds	r2, r3, #4
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	9203      	str	r2, [sp, #12]
 8003822:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003826:	3402      	adds	r4, #2
 8003828:	9305      	str	r3, [sp, #20]
 800382a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003900 <_vfiprintf_r+0x22c>
 800382e:	7821      	ldrb	r1, [r4, #0]
 8003830:	2203      	movs	r2, #3
 8003832:	4650      	mov	r0, sl
 8003834:	f7fc fcec 	bl	8000210 <memchr>
 8003838:	b138      	cbz	r0, 800384a <_vfiprintf_r+0x176>
 800383a:	9b04      	ldr	r3, [sp, #16]
 800383c:	eba0 000a 	sub.w	r0, r0, sl
 8003840:	2240      	movs	r2, #64	@ 0x40
 8003842:	4082      	lsls	r2, r0
 8003844:	4313      	orrs	r3, r2
 8003846:	3401      	adds	r4, #1
 8003848:	9304      	str	r3, [sp, #16]
 800384a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800384e:	4829      	ldr	r0, [pc, #164]	@ (80038f4 <_vfiprintf_r+0x220>)
 8003850:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003854:	2206      	movs	r2, #6
 8003856:	f7fc fcdb 	bl	8000210 <memchr>
 800385a:	2800      	cmp	r0, #0
 800385c:	d03f      	beq.n	80038de <_vfiprintf_r+0x20a>
 800385e:	4b26      	ldr	r3, [pc, #152]	@ (80038f8 <_vfiprintf_r+0x224>)
 8003860:	bb1b      	cbnz	r3, 80038aa <_vfiprintf_r+0x1d6>
 8003862:	9b03      	ldr	r3, [sp, #12]
 8003864:	3307      	adds	r3, #7
 8003866:	f023 0307 	bic.w	r3, r3, #7
 800386a:	3308      	adds	r3, #8
 800386c:	9303      	str	r3, [sp, #12]
 800386e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003870:	443b      	add	r3, r7
 8003872:	9309      	str	r3, [sp, #36]	@ 0x24
 8003874:	e76a      	b.n	800374c <_vfiprintf_r+0x78>
 8003876:	fb0c 3202 	mla	r2, ip, r2, r3
 800387a:	460c      	mov	r4, r1
 800387c:	2001      	movs	r0, #1
 800387e:	e7a8      	b.n	80037d2 <_vfiprintf_r+0xfe>
 8003880:	2300      	movs	r3, #0
 8003882:	3401      	adds	r4, #1
 8003884:	9305      	str	r3, [sp, #20]
 8003886:	4619      	mov	r1, r3
 8003888:	f04f 0c0a 	mov.w	ip, #10
 800388c:	4620      	mov	r0, r4
 800388e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003892:	3a30      	subs	r2, #48	@ 0x30
 8003894:	2a09      	cmp	r2, #9
 8003896:	d903      	bls.n	80038a0 <_vfiprintf_r+0x1cc>
 8003898:	2b00      	cmp	r3, #0
 800389a:	d0c6      	beq.n	800382a <_vfiprintf_r+0x156>
 800389c:	9105      	str	r1, [sp, #20]
 800389e:	e7c4      	b.n	800382a <_vfiprintf_r+0x156>
 80038a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80038a4:	4604      	mov	r4, r0
 80038a6:	2301      	movs	r3, #1
 80038a8:	e7f0      	b.n	800388c <_vfiprintf_r+0x1b8>
 80038aa:	ab03      	add	r3, sp, #12
 80038ac:	9300      	str	r3, [sp, #0]
 80038ae:	462a      	mov	r2, r5
 80038b0:	4b12      	ldr	r3, [pc, #72]	@ (80038fc <_vfiprintf_r+0x228>)
 80038b2:	a904      	add	r1, sp, #16
 80038b4:	4630      	mov	r0, r6
 80038b6:	f3af 8000 	nop.w
 80038ba:	4607      	mov	r7, r0
 80038bc:	1c78      	adds	r0, r7, #1
 80038be:	d1d6      	bne.n	800386e <_vfiprintf_r+0x19a>
 80038c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80038c2:	07d9      	lsls	r1, r3, #31
 80038c4:	d405      	bmi.n	80038d2 <_vfiprintf_r+0x1fe>
 80038c6:	89ab      	ldrh	r3, [r5, #12]
 80038c8:	059a      	lsls	r2, r3, #22
 80038ca:	d402      	bmi.n	80038d2 <_vfiprintf_r+0x1fe>
 80038cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80038ce:	f7ff fe77 	bl	80035c0 <__retarget_lock_release_recursive>
 80038d2:	89ab      	ldrh	r3, [r5, #12]
 80038d4:	065b      	lsls	r3, r3, #25
 80038d6:	f53f af1f 	bmi.w	8003718 <_vfiprintf_r+0x44>
 80038da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80038dc:	e71e      	b.n	800371c <_vfiprintf_r+0x48>
 80038de:	ab03      	add	r3, sp, #12
 80038e0:	9300      	str	r3, [sp, #0]
 80038e2:	462a      	mov	r2, r5
 80038e4:	4b05      	ldr	r3, [pc, #20]	@ (80038fc <_vfiprintf_r+0x228>)
 80038e6:	a904      	add	r1, sp, #16
 80038e8:	4630      	mov	r0, r6
 80038ea:	f000 f879 	bl	80039e0 <_printf_i>
 80038ee:	e7e4      	b.n	80038ba <_vfiprintf_r+0x1e6>
 80038f0:	08004135 	.word	0x08004135
 80038f4:	0800413f 	.word	0x0800413f
 80038f8:	00000000 	.word	0x00000000
 80038fc:	080036af 	.word	0x080036af
 8003900:	0800413b 	.word	0x0800413b

08003904 <_printf_common>:
 8003904:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003908:	4616      	mov	r6, r2
 800390a:	4698      	mov	r8, r3
 800390c:	688a      	ldr	r2, [r1, #8]
 800390e:	690b      	ldr	r3, [r1, #16]
 8003910:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003914:	4293      	cmp	r3, r2
 8003916:	bfb8      	it	lt
 8003918:	4613      	movlt	r3, r2
 800391a:	6033      	str	r3, [r6, #0]
 800391c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003920:	4607      	mov	r7, r0
 8003922:	460c      	mov	r4, r1
 8003924:	b10a      	cbz	r2, 800392a <_printf_common+0x26>
 8003926:	3301      	adds	r3, #1
 8003928:	6033      	str	r3, [r6, #0]
 800392a:	6823      	ldr	r3, [r4, #0]
 800392c:	0699      	lsls	r1, r3, #26
 800392e:	bf42      	ittt	mi
 8003930:	6833      	ldrmi	r3, [r6, #0]
 8003932:	3302      	addmi	r3, #2
 8003934:	6033      	strmi	r3, [r6, #0]
 8003936:	6825      	ldr	r5, [r4, #0]
 8003938:	f015 0506 	ands.w	r5, r5, #6
 800393c:	d106      	bne.n	800394c <_printf_common+0x48>
 800393e:	f104 0a19 	add.w	sl, r4, #25
 8003942:	68e3      	ldr	r3, [r4, #12]
 8003944:	6832      	ldr	r2, [r6, #0]
 8003946:	1a9b      	subs	r3, r3, r2
 8003948:	42ab      	cmp	r3, r5
 800394a:	dc26      	bgt.n	800399a <_printf_common+0x96>
 800394c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003950:	6822      	ldr	r2, [r4, #0]
 8003952:	3b00      	subs	r3, #0
 8003954:	bf18      	it	ne
 8003956:	2301      	movne	r3, #1
 8003958:	0692      	lsls	r2, r2, #26
 800395a:	d42b      	bmi.n	80039b4 <_printf_common+0xb0>
 800395c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003960:	4641      	mov	r1, r8
 8003962:	4638      	mov	r0, r7
 8003964:	47c8      	blx	r9
 8003966:	3001      	adds	r0, #1
 8003968:	d01e      	beq.n	80039a8 <_printf_common+0xa4>
 800396a:	6823      	ldr	r3, [r4, #0]
 800396c:	6922      	ldr	r2, [r4, #16]
 800396e:	f003 0306 	and.w	r3, r3, #6
 8003972:	2b04      	cmp	r3, #4
 8003974:	bf02      	ittt	eq
 8003976:	68e5      	ldreq	r5, [r4, #12]
 8003978:	6833      	ldreq	r3, [r6, #0]
 800397a:	1aed      	subeq	r5, r5, r3
 800397c:	68a3      	ldr	r3, [r4, #8]
 800397e:	bf0c      	ite	eq
 8003980:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003984:	2500      	movne	r5, #0
 8003986:	4293      	cmp	r3, r2
 8003988:	bfc4      	itt	gt
 800398a:	1a9b      	subgt	r3, r3, r2
 800398c:	18ed      	addgt	r5, r5, r3
 800398e:	2600      	movs	r6, #0
 8003990:	341a      	adds	r4, #26
 8003992:	42b5      	cmp	r5, r6
 8003994:	d11a      	bne.n	80039cc <_printf_common+0xc8>
 8003996:	2000      	movs	r0, #0
 8003998:	e008      	b.n	80039ac <_printf_common+0xa8>
 800399a:	2301      	movs	r3, #1
 800399c:	4652      	mov	r2, sl
 800399e:	4641      	mov	r1, r8
 80039a0:	4638      	mov	r0, r7
 80039a2:	47c8      	blx	r9
 80039a4:	3001      	adds	r0, #1
 80039a6:	d103      	bne.n	80039b0 <_printf_common+0xac>
 80039a8:	f04f 30ff 	mov.w	r0, #4294967295
 80039ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039b0:	3501      	adds	r5, #1
 80039b2:	e7c6      	b.n	8003942 <_printf_common+0x3e>
 80039b4:	18e1      	adds	r1, r4, r3
 80039b6:	1c5a      	adds	r2, r3, #1
 80039b8:	2030      	movs	r0, #48	@ 0x30
 80039ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80039be:	4422      	add	r2, r4
 80039c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80039c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80039c8:	3302      	adds	r3, #2
 80039ca:	e7c7      	b.n	800395c <_printf_common+0x58>
 80039cc:	2301      	movs	r3, #1
 80039ce:	4622      	mov	r2, r4
 80039d0:	4641      	mov	r1, r8
 80039d2:	4638      	mov	r0, r7
 80039d4:	47c8      	blx	r9
 80039d6:	3001      	adds	r0, #1
 80039d8:	d0e6      	beq.n	80039a8 <_printf_common+0xa4>
 80039da:	3601      	adds	r6, #1
 80039dc:	e7d9      	b.n	8003992 <_printf_common+0x8e>
	...

080039e0 <_printf_i>:
 80039e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80039e4:	7e0f      	ldrb	r7, [r1, #24]
 80039e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80039e8:	2f78      	cmp	r7, #120	@ 0x78
 80039ea:	4691      	mov	r9, r2
 80039ec:	4680      	mov	r8, r0
 80039ee:	460c      	mov	r4, r1
 80039f0:	469a      	mov	sl, r3
 80039f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80039f6:	d807      	bhi.n	8003a08 <_printf_i+0x28>
 80039f8:	2f62      	cmp	r7, #98	@ 0x62
 80039fa:	d80a      	bhi.n	8003a12 <_printf_i+0x32>
 80039fc:	2f00      	cmp	r7, #0
 80039fe:	f000 80d1 	beq.w	8003ba4 <_printf_i+0x1c4>
 8003a02:	2f58      	cmp	r7, #88	@ 0x58
 8003a04:	f000 80b8 	beq.w	8003b78 <_printf_i+0x198>
 8003a08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003a0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003a10:	e03a      	b.n	8003a88 <_printf_i+0xa8>
 8003a12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003a16:	2b15      	cmp	r3, #21
 8003a18:	d8f6      	bhi.n	8003a08 <_printf_i+0x28>
 8003a1a:	a101      	add	r1, pc, #4	@ (adr r1, 8003a20 <_printf_i+0x40>)
 8003a1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003a20:	08003a79 	.word	0x08003a79
 8003a24:	08003a8d 	.word	0x08003a8d
 8003a28:	08003a09 	.word	0x08003a09
 8003a2c:	08003a09 	.word	0x08003a09
 8003a30:	08003a09 	.word	0x08003a09
 8003a34:	08003a09 	.word	0x08003a09
 8003a38:	08003a8d 	.word	0x08003a8d
 8003a3c:	08003a09 	.word	0x08003a09
 8003a40:	08003a09 	.word	0x08003a09
 8003a44:	08003a09 	.word	0x08003a09
 8003a48:	08003a09 	.word	0x08003a09
 8003a4c:	08003b8b 	.word	0x08003b8b
 8003a50:	08003ab7 	.word	0x08003ab7
 8003a54:	08003b45 	.word	0x08003b45
 8003a58:	08003a09 	.word	0x08003a09
 8003a5c:	08003a09 	.word	0x08003a09
 8003a60:	08003bad 	.word	0x08003bad
 8003a64:	08003a09 	.word	0x08003a09
 8003a68:	08003ab7 	.word	0x08003ab7
 8003a6c:	08003a09 	.word	0x08003a09
 8003a70:	08003a09 	.word	0x08003a09
 8003a74:	08003b4d 	.word	0x08003b4d
 8003a78:	6833      	ldr	r3, [r6, #0]
 8003a7a:	1d1a      	adds	r2, r3, #4
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	6032      	str	r2, [r6, #0]
 8003a80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003a84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003a88:	2301      	movs	r3, #1
 8003a8a:	e09c      	b.n	8003bc6 <_printf_i+0x1e6>
 8003a8c:	6833      	ldr	r3, [r6, #0]
 8003a8e:	6820      	ldr	r0, [r4, #0]
 8003a90:	1d19      	adds	r1, r3, #4
 8003a92:	6031      	str	r1, [r6, #0]
 8003a94:	0606      	lsls	r6, r0, #24
 8003a96:	d501      	bpl.n	8003a9c <_printf_i+0xbc>
 8003a98:	681d      	ldr	r5, [r3, #0]
 8003a9a:	e003      	b.n	8003aa4 <_printf_i+0xc4>
 8003a9c:	0645      	lsls	r5, r0, #25
 8003a9e:	d5fb      	bpl.n	8003a98 <_printf_i+0xb8>
 8003aa0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003aa4:	2d00      	cmp	r5, #0
 8003aa6:	da03      	bge.n	8003ab0 <_printf_i+0xd0>
 8003aa8:	232d      	movs	r3, #45	@ 0x2d
 8003aaa:	426d      	negs	r5, r5
 8003aac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ab0:	4858      	ldr	r0, [pc, #352]	@ (8003c14 <_printf_i+0x234>)
 8003ab2:	230a      	movs	r3, #10
 8003ab4:	e011      	b.n	8003ada <_printf_i+0xfa>
 8003ab6:	6821      	ldr	r1, [r4, #0]
 8003ab8:	6833      	ldr	r3, [r6, #0]
 8003aba:	0608      	lsls	r0, r1, #24
 8003abc:	f853 5b04 	ldr.w	r5, [r3], #4
 8003ac0:	d402      	bmi.n	8003ac8 <_printf_i+0xe8>
 8003ac2:	0649      	lsls	r1, r1, #25
 8003ac4:	bf48      	it	mi
 8003ac6:	b2ad      	uxthmi	r5, r5
 8003ac8:	2f6f      	cmp	r7, #111	@ 0x6f
 8003aca:	4852      	ldr	r0, [pc, #328]	@ (8003c14 <_printf_i+0x234>)
 8003acc:	6033      	str	r3, [r6, #0]
 8003ace:	bf14      	ite	ne
 8003ad0:	230a      	movne	r3, #10
 8003ad2:	2308      	moveq	r3, #8
 8003ad4:	2100      	movs	r1, #0
 8003ad6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003ada:	6866      	ldr	r6, [r4, #4]
 8003adc:	60a6      	str	r6, [r4, #8]
 8003ade:	2e00      	cmp	r6, #0
 8003ae0:	db05      	blt.n	8003aee <_printf_i+0x10e>
 8003ae2:	6821      	ldr	r1, [r4, #0]
 8003ae4:	432e      	orrs	r6, r5
 8003ae6:	f021 0104 	bic.w	r1, r1, #4
 8003aea:	6021      	str	r1, [r4, #0]
 8003aec:	d04b      	beq.n	8003b86 <_printf_i+0x1a6>
 8003aee:	4616      	mov	r6, r2
 8003af0:	fbb5 f1f3 	udiv	r1, r5, r3
 8003af4:	fb03 5711 	mls	r7, r3, r1, r5
 8003af8:	5dc7      	ldrb	r7, [r0, r7]
 8003afa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003afe:	462f      	mov	r7, r5
 8003b00:	42bb      	cmp	r3, r7
 8003b02:	460d      	mov	r5, r1
 8003b04:	d9f4      	bls.n	8003af0 <_printf_i+0x110>
 8003b06:	2b08      	cmp	r3, #8
 8003b08:	d10b      	bne.n	8003b22 <_printf_i+0x142>
 8003b0a:	6823      	ldr	r3, [r4, #0]
 8003b0c:	07df      	lsls	r7, r3, #31
 8003b0e:	d508      	bpl.n	8003b22 <_printf_i+0x142>
 8003b10:	6923      	ldr	r3, [r4, #16]
 8003b12:	6861      	ldr	r1, [r4, #4]
 8003b14:	4299      	cmp	r1, r3
 8003b16:	bfde      	ittt	le
 8003b18:	2330      	movle	r3, #48	@ 0x30
 8003b1a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003b1e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003b22:	1b92      	subs	r2, r2, r6
 8003b24:	6122      	str	r2, [r4, #16]
 8003b26:	f8cd a000 	str.w	sl, [sp]
 8003b2a:	464b      	mov	r3, r9
 8003b2c:	aa03      	add	r2, sp, #12
 8003b2e:	4621      	mov	r1, r4
 8003b30:	4640      	mov	r0, r8
 8003b32:	f7ff fee7 	bl	8003904 <_printf_common>
 8003b36:	3001      	adds	r0, #1
 8003b38:	d14a      	bne.n	8003bd0 <_printf_i+0x1f0>
 8003b3a:	f04f 30ff 	mov.w	r0, #4294967295
 8003b3e:	b004      	add	sp, #16
 8003b40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b44:	6823      	ldr	r3, [r4, #0]
 8003b46:	f043 0320 	orr.w	r3, r3, #32
 8003b4a:	6023      	str	r3, [r4, #0]
 8003b4c:	4832      	ldr	r0, [pc, #200]	@ (8003c18 <_printf_i+0x238>)
 8003b4e:	2778      	movs	r7, #120	@ 0x78
 8003b50:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003b54:	6823      	ldr	r3, [r4, #0]
 8003b56:	6831      	ldr	r1, [r6, #0]
 8003b58:	061f      	lsls	r7, r3, #24
 8003b5a:	f851 5b04 	ldr.w	r5, [r1], #4
 8003b5e:	d402      	bmi.n	8003b66 <_printf_i+0x186>
 8003b60:	065f      	lsls	r7, r3, #25
 8003b62:	bf48      	it	mi
 8003b64:	b2ad      	uxthmi	r5, r5
 8003b66:	6031      	str	r1, [r6, #0]
 8003b68:	07d9      	lsls	r1, r3, #31
 8003b6a:	bf44      	itt	mi
 8003b6c:	f043 0320 	orrmi.w	r3, r3, #32
 8003b70:	6023      	strmi	r3, [r4, #0]
 8003b72:	b11d      	cbz	r5, 8003b7c <_printf_i+0x19c>
 8003b74:	2310      	movs	r3, #16
 8003b76:	e7ad      	b.n	8003ad4 <_printf_i+0xf4>
 8003b78:	4826      	ldr	r0, [pc, #152]	@ (8003c14 <_printf_i+0x234>)
 8003b7a:	e7e9      	b.n	8003b50 <_printf_i+0x170>
 8003b7c:	6823      	ldr	r3, [r4, #0]
 8003b7e:	f023 0320 	bic.w	r3, r3, #32
 8003b82:	6023      	str	r3, [r4, #0]
 8003b84:	e7f6      	b.n	8003b74 <_printf_i+0x194>
 8003b86:	4616      	mov	r6, r2
 8003b88:	e7bd      	b.n	8003b06 <_printf_i+0x126>
 8003b8a:	6833      	ldr	r3, [r6, #0]
 8003b8c:	6825      	ldr	r5, [r4, #0]
 8003b8e:	6961      	ldr	r1, [r4, #20]
 8003b90:	1d18      	adds	r0, r3, #4
 8003b92:	6030      	str	r0, [r6, #0]
 8003b94:	062e      	lsls	r6, r5, #24
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	d501      	bpl.n	8003b9e <_printf_i+0x1be>
 8003b9a:	6019      	str	r1, [r3, #0]
 8003b9c:	e002      	b.n	8003ba4 <_printf_i+0x1c4>
 8003b9e:	0668      	lsls	r0, r5, #25
 8003ba0:	d5fb      	bpl.n	8003b9a <_printf_i+0x1ba>
 8003ba2:	8019      	strh	r1, [r3, #0]
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	6123      	str	r3, [r4, #16]
 8003ba8:	4616      	mov	r6, r2
 8003baa:	e7bc      	b.n	8003b26 <_printf_i+0x146>
 8003bac:	6833      	ldr	r3, [r6, #0]
 8003bae:	1d1a      	adds	r2, r3, #4
 8003bb0:	6032      	str	r2, [r6, #0]
 8003bb2:	681e      	ldr	r6, [r3, #0]
 8003bb4:	6862      	ldr	r2, [r4, #4]
 8003bb6:	2100      	movs	r1, #0
 8003bb8:	4630      	mov	r0, r6
 8003bba:	f7fc fb29 	bl	8000210 <memchr>
 8003bbe:	b108      	cbz	r0, 8003bc4 <_printf_i+0x1e4>
 8003bc0:	1b80      	subs	r0, r0, r6
 8003bc2:	6060      	str	r0, [r4, #4]
 8003bc4:	6863      	ldr	r3, [r4, #4]
 8003bc6:	6123      	str	r3, [r4, #16]
 8003bc8:	2300      	movs	r3, #0
 8003bca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003bce:	e7aa      	b.n	8003b26 <_printf_i+0x146>
 8003bd0:	6923      	ldr	r3, [r4, #16]
 8003bd2:	4632      	mov	r2, r6
 8003bd4:	4649      	mov	r1, r9
 8003bd6:	4640      	mov	r0, r8
 8003bd8:	47d0      	blx	sl
 8003bda:	3001      	adds	r0, #1
 8003bdc:	d0ad      	beq.n	8003b3a <_printf_i+0x15a>
 8003bde:	6823      	ldr	r3, [r4, #0]
 8003be0:	079b      	lsls	r3, r3, #30
 8003be2:	d413      	bmi.n	8003c0c <_printf_i+0x22c>
 8003be4:	68e0      	ldr	r0, [r4, #12]
 8003be6:	9b03      	ldr	r3, [sp, #12]
 8003be8:	4298      	cmp	r0, r3
 8003bea:	bfb8      	it	lt
 8003bec:	4618      	movlt	r0, r3
 8003bee:	e7a6      	b.n	8003b3e <_printf_i+0x15e>
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	4632      	mov	r2, r6
 8003bf4:	4649      	mov	r1, r9
 8003bf6:	4640      	mov	r0, r8
 8003bf8:	47d0      	blx	sl
 8003bfa:	3001      	adds	r0, #1
 8003bfc:	d09d      	beq.n	8003b3a <_printf_i+0x15a>
 8003bfe:	3501      	adds	r5, #1
 8003c00:	68e3      	ldr	r3, [r4, #12]
 8003c02:	9903      	ldr	r1, [sp, #12]
 8003c04:	1a5b      	subs	r3, r3, r1
 8003c06:	42ab      	cmp	r3, r5
 8003c08:	dcf2      	bgt.n	8003bf0 <_printf_i+0x210>
 8003c0a:	e7eb      	b.n	8003be4 <_printf_i+0x204>
 8003c0c:	2500      	movs	r5, #0
 8003c0e:	f104 0619 	add.w	r6, r4, #25
 8003c12:	e7f5      	b.n	8003c00 <_printf_i+0x220>
 8003c14:	08004146 	.word	0x08004146
 8003c18:	08004157 	.word	0x08004157

08003c1c <__sflush_r>:
 8003c1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003c20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c24:	0716      	lsls	r6, r2, #28
 8003c26:	4605      	mov	r5, r0
 8003c28:	460c      	mov	r4, r1
 8003c2a:	d454      	bmi.n	8003cd6 <__sflush_r+0xba>
 8003c2c:	684b      	ldr	r3, [r1, #4]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	dc02      	bgt.n	8003c38 <__sflush_r+0x1c>
 8003c32:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	dd48      	ble.n	8003cca <__sflush_r+0xae>
 8003c38:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003c3a:	2e00      	cmp	r6, #0
 8003c3c:	d045      	beq.n	8003cca <__sflush_r+0xae>
 8003c3e:	2300      	movs	r3, #0
 8003c40:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003c44:	682f      	ldr	r7, [r5, #0]
 8003c46:	6a21      	ldr	r1, [r4, #32]
 8003c48:	602b      	str	r3, [r5, #0]
 8003c4a:	d030      	beq.n	8003cae <__sflush_r+0x92>
 8003c4c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003c4e:	89a3      	ldrh	r3, [r4, #12]
 8003c50:	0759      	lsls	r1, r3, #29
 8003c52:	d505      	bpl.n	8003c60 <__sflush_r+0x44>
 8003c54:	6863      	ldr	r3, [r4, #4]
 8003c56:	1ad2      	subs	r2, r2, r3
 8003c58:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003c5a:	b10b      	cbz	r3, 8003c60 <__sflush_r+0x44>
 8003c5c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003c5e:	1ad2      	subs	r2, r2, r3
 8003c60:	2300      	movs	r3, #0
 8003c62:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003c64:	6a21      	ldr	r1, [r4, #32]
 8003c66:	4628      	mov	r0, r5
 8003c68:	47b0      	blx	r6
 8003c6a:	1c43      	adds	r3, r0, #1
 8003c6c:	89a3      	ldrh	r3, [r4, #12]
 8003c6e:	d106      	bne.n	8003c7e <__sflush_r+0x62>
 8003c70:	6829      	ldr	r1, [r5, #0]
 8003c72:	291d      	cmp	r1, #29
 8003c74:	d82b      	bhi.n	8003cce <__sflush_r+0xb2>
 8003c76:	4a2a      	ldr	r2, [pc, #168]	@ (8003d20 <__sflush_r+0x104>)
 8003c78:	40ca      	lsrs	r2, r1
 8003c7a:	07d6      	lsls	r6, r2, #31
 8003c7c:	d527      	bpl.n	8003cce <__sflush_r+0xb2>
 8003c7e:	2200      	movs	r2, #0
 8003c80:	6062      	str	r2, [r4, #4]
 8003c82:	04d9      	lsls	r1, r3, #19
 8003c84:	6922      	ldr	r2, [r4, #16]
 8003c86:	6022      	str	r2, [r4, #0]
 8003c88:	d504      	bpl.n	8003c94 <__sflush_r+0x78>
 8003c8a:	1c42      	adds	r2, r0, #1
 8003c8c:	d101      	bne.n	8003c92 <__sflush_r+0x76>
 8003c8e:	682b      	ldr	r3, [r5, #0]
 8003c90:	b903      	cbnz	r3, 8003c94 <__sflush_r+0x78>
 8003c92:	6560      	str	r0, [r4, #84]	@ 0x54
 8003c94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003c96:	602f      	str	r7, [r5, #0]
 8003c98:	b1b9      	cbz	r1, 8003cca <__sflush_r+0xae>
 8003c9a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003c9e:	4299      	cmp	r1, r3
 8003ca0:	d002      	beq.n	8003ca8 <__sflush_r+0x8c>
 8003ca2:	4628      	mov	r0, r5
 8003ca4:	f7ff fca2 	bl	80035ec <_free_r>
 8003ca8:	2300      	movs	r3, #0
 8003caa:	6363      	str	r3, [r4, #52]	@ 0x34
 8003cac:	e00d      	b.n	8003cca <__sflush_r+0xae>
 8003cae:	2301      	movs	r3, #1
 8003cb0:	4628      	mov	r0, r5
 8003cb2:	47b0      	blx	r6
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	1c50      	adds	r0, r2, #1
 8003cb8:	d1c9      	bne.n	8003c4e <__sflush_r+0x32>
 8003cba:	682b      	ldr	r3, [r5, #0]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d0c6      	beq.n	8003c4e <__sflush_r+0x32>
 8003cc0:	2b1d      	cmp	r3, #29
 8003cc2:	d001      	beq.n	8003cc8 <__sflush_r+0xac>
 8003cc4:	2b16      	cmp	r3, #22
 8003cc6:	d11e      	bne.n	8003d06 <__sflush_r+0xea>
 8003cc8:	602f      	str	r7, [r5, #0]
 8003cca:	2000      	movs	r0, #0
 8003ccc:	e022      	b.n	8003d14 <__sflush_r+0xf8>
 8003cce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003cd2:	b21b      	sxth	r3, r3
 8003cd4:	e01b      	b.n	8003d0e <__sflush_r+0xf2>
 8003cd6:	690f      	ldr	r7, [r1, #16]
 8003cd8:	2f00      	cmp	r7, #0
 8003cda:	d0f6      	beq.n	8003cca <__sflush_r+0xae>
 8003cdc:	0793      	lsls	r3, r2, #30
 8003cde:	680e      	ldr	r6, [r1, #0]
 8003ce0:	bf08      	it	eq
 8003ce2:	694b      	ldreq	r3, [r1, #20]
 8003ce4:	600f      	str	r7, [r1, #0]
 8003ce6:	bf18      	it	ne
 8003ce8:	2300      	movne	r3, #0
 8003cea:	eba6 0807 	sub.w	r8, r6, r7
 8003cee:	608b      	str	r3, [r1, #8]
 8003cf0:	f1b8 0f00 	cmp.w	r8, #0
 8003cf4:	dde9      	ble.n	8003cca <__sflush_r+0xae>
 8003cf6:	6a21      	ldr	r1, [r4, #32]
 8003cf8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003cfa:	4643      	mov	r3, r8
 8003cfc:	463a      	mov	r2, r7
 8003cfe:	4628      	mov	r0, r5
 8003d00:	47b0      	blx	r6
 8003d02:	2800      	cmp	r0, #0
 8003d04:	dc08      	bgt.n	8003d18 <__sflush_r+0xfc>
 8003d06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d0e:	81a3      	strh	r3, [r4, #12]
 8003d10:	f04f 30ff 	mov.w	r0, #4294967295
 8003d14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d18:	4407      	add	r7, r0
 8003d1a:	eba8 0800 	sub.w	r8, r8, r0
 8003d1e:	e7e7      	b.n	8003cf0 <__sflush_r+0xd4>
 8003d20:	20400001 	.word	0x20400001

08003d24 <_fflush_r>:
 8003d24:	b538      	push	{r3, r4, r5, lr}
 8003d26:	690b      	ldr	r3, [r1, #16]
 8003d28:	4605      	mov	r5, r0
 8003d2a:	460c      	mov	r4, r1
 8003d2c:	b913      	cbnz	r3, 8003d34 <_fflush_r+0x10>
 8003d2e:	2500      	movs	r5, #0
 8003d30:	4628      	mov	r0, r5
 8003d32:	bd38      	pop	{r3, r4, r5, pc}
 8003d34:	b118      	cbz	r0, 8003d3e <_fflush_r+0x1a>
 8003d36:	6a03      	ldr	r3, [r0, #32]
 8003d38:	b90b      	cbnz	r3, 8003d3e <_fflush_r+0x1a>
 8003d3a:	f7ff faff 	bl	800333c <__sinit>
 8003d3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d0f3      	beq.n	8003d2e <_fflush_r+0xa>
 8003d46:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003d48:	07d0      	lsls	r0, r2, #31
 8003d4a:	d404      	bmi.n	8003d56 <_fflush_r+0x32>
 8003d4c:	0599      	lsls	r1, r3, #22
 8003d4e:	d402      	bmi.n	8003d56 <_fflush_r+0x32>
 8003d50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d52:	f7ff fc34 	bl	80035be <__retarget_lock_acquire_recursive>
 8003d56:	4628      	mov	r0, r5
 8003d58:	4621      	mov	r1, r4
 8003d5a:	f7ff ff5f 	bl	8003c1c <__sflush_r>
 8003d5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003d60:	07da      	lsls	r2, r3, #31
 8003d62:	4605      	mov	r5, r0
 8003d64:	d4e4      	bmi.n	8003d30 <_fflush_r+0xc>
 8003d66:	89a3      	ldrh	r3, [r4, #12]
 8003d68:	059b      	lsls	r3, r3, #22
 8003d6a:	d4e1      	bmi.n	8003d30 <_fflush_r+0xc>
 8003d6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d6e:	f7ff fc27 	bl	80035c0 <__retarget_lock_release_recursive>
 8003d72:	e7dd      	b.n	8003d30 <_fflush_r+0xc>

08003d74 <__swbuf_r>:
 8003d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d76:	460e      	mov	r6, r1
 8003d78:	4614      	mov	r4, r2
 8003d7a:	4605      	mov	r5, r0
 8003d7c:	b118      	cbz	r0, 8003d86 <__swbuf_r+0x12>
 8003d7e:	6a03      	ldr	r3, [r0, #32]
 8003d80:	b90b      	cbnz	r3, 8003d86 <__swbuf_r+0x12>
 8003d82:	f7ff fadb 	bl	800333c <__sinit>
 8003d86:	69a3      	ldr	r3, [r4, #24]
 8003d88:	60a3      	str	r3, [r4, #8]
 8003d8a:	89a3      	ldrh	r3, [r4, #12]
 8003d8c:	071a      	lsls	r2, r3, #28
 8003d8e:	d501      	bpl.n	8003d94 <__swbuf_r+0x20>
 8003d90:	6923      	ldr	r3, [r4, #16]
 8003d92:	b943      	cbnz	r3, 8003da6 <__swbuf_r+0x32>
 8003d94:	4621      	mov	r1, r4
 8003d96:	4628      	mov	r0, r5
 8003d98:	f000 f82a 	bl	8003df0 <__swsetup_r>
 8003d9c:	b118      	cbz	r0, 8003da6 <__swbuf_r+0x32>
 8003d9e:	f04f 37ff 	mov.w	r7, #4294967295
 8003da2:	4638      	mov	r0, r7
 8003da4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003da6:	6823      	ldr	r3, [r4, #0]
 8003da8:	6922      	ldr	r2, [r4, #16]
 8003daa:	1a98      	subs	r0, r3, r2
 8003dac:	6963      	ldr	r3, [r4, #20]
 8003dae:	b2f6      	uxtb	r6, r6
 8003db0:	4283      	cmp	r3, r0
 8003db2:	4637      	mov	r7, r6
 8003db4:	dc05      	bgt.n	8003dc2 <__swbuf_r+0x4e>
 8003db6:	4621      	mov	r1, r4
 8003db8:	4628      	mov	r0, r5
 8003dba:	f7ff ffb3 	bl	8003d24 <_fflush_r>
 8003dbe:	2800      	cmp	r0, #0
 8003dc0:	d1ed      	bne.n	8003d9e <__swbuf_r+0x2a>
 8003dc2:	68a3      	ldr	r3, [r4, #8]
 8003dc4:	3b01      	subs	r3, #1
 8003dc6:	60a3      	str	r3, [r4, #8]
 8003dc8:	6823      	ldr	r3, [r4, #0]
 8003dca:	1c5a      	adds	r2, r3, #1
 8003dcc:	6022      	str	r2, [r4, #0]
 8003dce:	701e      	strb	r6, [r3, #0]
 8003dd0:	6962      	ldr	r2, [r4, #20]
 8003dd2:	1c43      	adds	r3, r0, #1
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d004      	beq.n	8003de2 <__swbuf_r+0x6e>
 8003dd8:	89a3      	ldrh	r3, [r4, #12]
 8003dda:	07db      	lsls	r3, r3, #31
 8003ddc:	d5e1      	bpl.n	8003da2 <__swbuf_r+0x2e>
 8003dde:	2e0a      	cmp	r6, #10
 8003de0:	d1df      	bne.n	8003da2 <__swbuf_r+0x2e>
 8003de2:	4621      	mov	r1, r4
 8003de4:	4628      	mov	r0, r5
 8003de6:	f7ff ff9d 	bl	8003d24 <_fflush_r>
 8003dea:	2800      	cmp	r0, #0
 8003dec:	d0d9      	beq.n	8003da2 <__swbuf_r+0x2e>
 8003dee:	e7d6      	b.n	8003d9e <__swbuf_r+0x2a>

08003df0 <__swsetup_r>:
 8003df0:	b538      	push	{r3, r4, r5, lr}
 8003df2:	4b29      	ldr	r3, [pc, #164]	@ (8003e98 <__swsetup_r+0xa8>)
 8003df4:	4605      	mov	r5, r0
 8003df6:	6818      	ldr	r0, [r3, #0]
 8003df8:	460c      	mov	r4, r1
 8003dfa:	b118      	cbz	r0, 8003e04 <__swsetup_r+0x14>
 8003dfc:	6a03      	ldr	r3, [r0, #32]
 8003dfe:	b90b      	cbnz	r3, 8003e04 <__swsetup_r+0x14>
 8003e00:	f7ff fa9c 	bl	800333c <__sinit>
 8003e04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e08:	0719      	lsls	r1, r3, #28
 8003e0a:	d422      	bmi.n	8003e52 <__swsetup_r+0x62>
 8003e0c:	06da      	lsls	r2, r3, #27
 8003e0e:	d407      	bmi.n	8003e20 <__swsetup_r+0x30>
 8003e10:	2209      	movs	r2, #9
 8003e12:	602a      	str	r2, [r5, #0]
 8003e14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e18:	81a3      	strh	r3, [r4, #12]
 8003e1a:	f04f 30ff 	mov.w	r0, #4294967295
 8003e1e:	e033      	b.n	8003e88 <__swsetup_r+0x98>
 8003e20:	0758      	lsls	r0, r3, #29
 8003e22:	d512      	bpl.n	8003e4a <__swsetup_r+0x5a>
 8003e24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003e26:	b141      	cbz	r1, 8003e3a <__swsetup_r+0x4a>
 8003e28:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003e2c:	4299      	cmp	r1, r3
 8003e2e:	d002      	beq.n	8003e36 <__swsetup_r+0x46>
 8003e30:	4628      	mov	r0, r5
 8003e32:	f7ff fbdb 	bl	80035ec <_free_r>
 8003e36:	2300      	movs	r3, #0
 8003e38:	6363      	str	r3, [r4, #52]	@ 0x34
 8003e3a:	89a3      	ldrh	r3, [r4, #12]
 8003e3c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003e40:	81a3      	strh	r3, [r4, #12]
 8003e42:	2300      	movs	r3, #0
 8003e44:	6063      	str	r3, [r4, #4]
 8003e46:	6923      	ldr	r3, [r4, #16]
 8003e48:	6023      	str	r3, [r4, #0]
 8003e4a:	89a3      	ldrh	r3, [r4, #12]
 8003e4c:	f043 0308 	orr.w	r3, r3, #8
 8003e50:	81a3      	strh	r3, [r4, #12]
 8003e52:	6923      	ldr	r3, [r4, #16]
 8003e54:	b94b      	cbnz	r3, 8003e6a <__swsetup_r+0x7a>
 8003e56:	89a3      	ldrh	r3, [r4, #12]
 8003e58:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003e5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e60:	d003      	beq.n	8003e6a <__swsetup_r+0x7a>
 8003e62:	4621      	mov	r1, r4
 8003e64:	4628      	mov	r0, r5
 8003e66:	f000 f883 	bl	8003f70 <__smakebuf_r>
 8003e6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e6e:	f013 0201 	ands.w	r2, r3, #1
 8003e72:	d00a      	beq.n	8003e8a <__swsetup_r+0x9a>
 8003e74:	2200      	movs	r2, #0
 8003e76:	60a2      	str	r2, [r4, #8]
 8003e78:	6962      	ldr	r2, [r4, #20]
 8003e7a:	4252      	negs	r2, r2
 8003e7c:	61a2      	str	r2, [r4, #24]
 8003e7e:	6922      	ldr	r2, [r4, #16]
 8003e80:	b942      	cbnz	r2, 8003e94 <__swsetup_r+0xa4>
 8003e82:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003e86:	d1c5      	bne.n	8003e14 <__swsetup_r+0x24>
 8003e88:	bd38      	pop	{r3, r4, r5, pc}
 8003e8a:	0799      	lsls	r1, r3, #30
 8003e8c:	bf58      	it	pl
 8003e8e:	6962      	ldrpl	r2, [r4, #20]
 8003e90:	60a2      	str	r2, [r4, #8]
 8003e92:	e7f4      	b.n	8003e7e <__swsetup_r+0x8e>
 8003e94:	2000      	movs	r0, #0
 8003e96:	e7f7      	b.n	8003e88 <__swsetup_r+0x98>
 8003e98:	20000018 	.word	0x20000018

08003e9c <_raise_r>:
 8003e9c:	291f      	cmp	r1, #31
 8003e9e:	b538      	push	{r3, r4, r5, lr}
 8003ea0:	4605      	mov	r5, r0
 8003ea2:	460c      	mov	r4, r1
 8003ea4:	d904      	bls.n	8003eb0 <_raise_r+0x14>
 8003ea6:	2316      	movs	r3, #22
 8003ea8:	6003      	str	r3, [r0, #0]
 8003eaa:	f04f 30ff 	mov.w	r0, #4294967295
 8003eae:	bd38      	pop	{r3, r4, r5, pc}
 8003eb0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8003eb2:	b112      	cbz	r2, 8003eba <_raise_r+0x1e>
 8003eb4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003eb8:	b94b      	cbnz	r3, 8003ece <_raise_r+0x32>
 8003eba:	4628      	mov	r0, r5
 8003ebc:	f000 f830 	bl	8003f20 <_getpid_r>
 8003ec0:	4622      	mov	r2, r4
 8003ec2:	4601      	mov	r1, r0
 8003ec4:	4628      	mov	r0, r5
 8003ec6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003eca:	f000 b817 	b.w	8003efc <_kill_r>
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d00a      	beq.n	8003ee8 <_raise_r+0x4c>
 8003ed2:	1c59      	adds	r1, r3, #1
 8003ed4:	d103      	bne.n	8003ede <_raise_r+0x42>
 8003ed6:	2316      	movs	r3, #22
 8003ed8:	6003      	str	r3, [r0, #0]
 8003eda:	2001      	movs	r0, #1
 8003edc:	e7e7      	b.n	8003eae <_raise_r+0x12>
 8003ede:	2100      	movs	r1, #0
 8003ee0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8003ee4:	4620      	mov	r0, r4
 8003ee6:	4798      	blx	r3
 8003ee8:	2000      	movs	r0, #0
 8003eea:	e7e0      	b.n	8003eae <_raise_r+0x12>

08003eec <raise>:
 8003eec:	4b02      	ldr	r3, [pc, #8]	@ (8003ef8 <raise+0xc>)
 8003eee:	4601      	mov	r1, r0
 8003ef0:	6818      	ldr	r0, [r3, #0]
 8003ef2:	f7ff bfd3 	b.w	8003e9c <_raise_r>
 8003ef6:	bf00      	nop
 8003ef8:	20000018 	.word	0x20000018

08003efc <_kill_r>:
 8003efc:	b538      	push	{r3, r4, r5, lr}
 8003efe:	4d07      	ldr	r5, [pc, #28]	@ (8003f1c <_kill_r+0x20>)
 8003f00:	2300      	movs	r3, #0
 8003f02:	4604      	mov	r4, r0
 8003f04:	4608      	mov	r0, r1
 8003f06:	4611      	mov	r1, r2
 8003f08:	602b      	str	r3, [r5, #0]
 8003f0a:	f7fc fed9 	bl	8000cc0 <_kill>
 8003f0e:	1c43      	adds	r3, r0, #1
 8003f10:	d102      	bne.n	8003f18 <_kill_r+0x1c>
 8003f12:	682b      	ldr	r3, [r5, #0]
 8003f14:	b103      	cbz	r3, 8003f18 <_kill_r+0x1c>
 8003f16:	6023      	str	r3, [r4, #0]
 8003f18:	bd38      	pop	{r3, r4, r5, pc}
 8003f1a:	bf00      	nop
 8003f1c:	20001ab8 	.word	0x20001ab8

08003f20 <_getpid_r>:
 8003f20:	f7fc becc 	b.w	8000cbc <_getpid>

08003f24 <__swhatbuf_r>:
 8003f24:	b570      	push	{r4, r5, r6, lr}
 8003f26:	460c      	mov	r4, r1
 8003f28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f2c:	2900      	cmp	r1, #0
 8003f2e:	b096      	sub	sp, #88	@ 0x58
 8003f30:	4615      	mov	r5, r2
 8003f32:	461e      	mov	r6, r3
 8003f34:	da0d      	bge.n	8003f52 <__swhatbuf_r+0x2e>
 8003f36:	89a3      	ldrh	r3, [r4, #12]
 8003f38:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003f3c:	f04f 0100 	mov.w	r1, #0
 8003f40:	bf14      	ite	ne
 8003f42:	2340      	movne	r3, #64	@ 0x40
 8003f44:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003f48:	2000      	movs	r0, #0
 8003f4a:	6031      	str	r1, [r6, #0]
 8003f4c:	602b      	str	r3, [r5, #0]
 8003f4e:	b016      	add	sp, #88	@ 0x58
 8003f50:	bd70      	pop	{r4, r5, r6, pc}
 8003f52:	466a      	mov	r2, sp
 8003f54:	f000 f848 	bl	8003fe8 <_fstat_r>
 8003f58:	2800      	cmp	r0, #0
 8003f5a:	dbec      	blt.n	8003f36 <__swhatbuf_r+0x12>
 8003f5c:	9901      	ldr	r1, [sp, #4]
 8003f5e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003f62:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003f66:	4259      	negs	r1, r3
 8003f68:	4159      	adcs	r1, r3
 8003f6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003f6e:	e7eb      	b.n	8003f48 <__swhatbuf_r+0x24>

08003f70 <__smakebuf_r>:
 8003f70:	898b      	ldrh	r3, [r1, #12]
 8003f72:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f74:	079d      	lsls	r5, r3, #30
 8003f76:	4606      	mov	r6, r0
 8003f78:	460c      	mov	r4, r1
 8003f7a:	d507      	bpl.n	8003f8c <__smakebuf_r+0x1c>
 8003f7c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003f80:	6023      	str	r3, [r4, #0]
 8003f82:	6123      	str	r3, [r4, #16]
 8003f84:	2301      	movs	r3, #1
 8003f86:	6163      	str	r3, [r4, #20]
 8003f88:	b003      	add	sp, #12
 8003f8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f8c:	ab01      	add	r3, sp, #4
 8003f8e:	466a      	mov	r2, sp
 8003f90:	f7ff ffc8 	bl	8003f24 <__swhatbuf_r>
 8003f94:	9f00      	ldr	r7, [sp, #0]
 8003f96:	4605      	mov	r5, r0
 8003f98:	4639      	mov	r1, r7
 8003f9a:	4630      	mov	r0, r6
 8003f9c:	f7ff f8b6 	bl	800310c <_malloc_r>
 8003fa0:	b948      	cbnz	r0, 8003fb6 <__smakebuf_r+0x46>
 8003fa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fa6:	059a      	lsls	r2, r3, #22
 8003fa8:	d4ee      	bmi.n	8003f88 <__smakebuf_r+0x18>
 8003faa:	f023 0303 	bic.w	r3, r3, #3
 8003fae:	f043 0302 	orr.w	r3, r3, #2
 8003fb2:	81a3      	strh	r3, [r4, #12]
 8003fb4:	e7e2      	b.n	8003f7c <__smakebuf_r+0xc>
 8003fb6:	89a3      	ldrh	r3, [r4, #12]
 8003fb8:	6020      	str	r0, [r4, #0]
 8003fba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fbe:	81a3      	strh	r3, [r4, #12]
 8003fc0:	9b01      	ldr	r3, [sp, #4]
 8003fc2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003fc6:	b15b      	cbz	r3, 8003fe0 <__smakebuf_r+0x70>
 8003fc8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003fcc:	4630      	mov	r0, r6
 8003fce:	f000 f81d 	bl	800400c <_isatty_r>
 8003fd2:	b128      	cbz	r0, 8003fe0 <__smakebuf_r+0x70>
 8003fd4:	89a3      	ldrh	r3, [r4, #12]
 8003fd6:	f023 0303 	bic.w	r3, r3, #3
 8003fda:	f043 0301 	orr.w	r3, r3, #1
 8003fde:	81a3      	strh	r3, [r4, #12]
 8003fe0:	89a3      	ldrh	r3, [r4, #12]
 8003fe2:	431d      	orrs	r5, r3
 8003fe4:	81a5      	strh	r5, [r4, #12]
 8003fe6:	e7cf      	b.n	8003f88 <__smakebuf_r+0x18>

08003fe8 <_fstat_r>:
 8003fe8:	b538      	push	{r3, r4, r5, lr}
 8003fea:	4d07      	ldr	r5, [pc, #28]	@ (8004008 <_fstat_r+0x20>)
 8003fec:	2300      	movs	r3, #0
 8003fee:	4604      	mov	r4, r0
 8003ff0:	4608      	mov	r0, r1
 8003ff2:	4611      	mov	r1, r2
 8003ff4:	602b      	str	r3, [r5, #0]
 8003ff6:	f7fc fe82 	bl	8000cfe <_fstat>
 8003ffa:	1c43      	adds	r3, r0, #1
 8003ffc:	d102      	bne.n	8004004 <_fstat_r+0x1c>
 8003ffe:	682b      	ldr	r3, [r5, #0]
 8004000:	b103      	cbz	r3, 8004004 <_fstat_r+0x1c>
 8004002:	6023      	str	r3, [r4, #0]
 8004004:	bd38      	pop	{r3, r4, r5, pc}
 8004006:	bf00      	nop
 8004008:	20001ab8 	.word	0x20001ab8

0800400c <_isatty_r>:
 800400c:	b538      	push	{r3, r4, r5, lr}
 800400e:	4d06      	ldr	r5, [pc, #24]	@ (8004028 <_isatty_r+0x1c>)
 8004010:	2300      	movs	r3, #0
 8004012:	4604      	mov	r4, r0
 8004014:	4608      	mov	r0, r1
 8004016:	602b      	str	r3, [r5, #0]
 8004018:	f7fc fe76 	bl	8000d08 <_isatty>
 800401c:	1c43      	adds	r3, r0, #1
 800401e:	d102      	bne.n	8004026 <_isatty_r+0x1a>
 8004020:	682b      	ldr	r3, [r5, #0]
 8004022:	b103      	cbz	r3, 8004026 <_isatty_r+0x1a>
 8004024:	6023      	str	r3, [r4, #0]
 8004026:	bd38      	pop	{r3, r4, r5, pc}
 8004028:	20001ab8 	.word	0x20001ab8

0800402c <_init>:
 800402c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800402e:	bf00      	nop
 8004030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004032:	bc08      	pop	{r3}
 8004034:	469e      	mov	lr, r3
 8004036:	4770      	bx	lr

08004038 <_fini>:
 8004038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800403a:	bf00      	nop
 800403c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800403e:	bc08      	pop	{r3}
 8004040:	469e      	mov	lr, r3
 8004042:	4770      	bx	lr
