/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright (C) 2021
 * Author(s): Jesse Taube <Mr.Bossman075@gmail.com>
 */

#ifndef _DT_BINDINGS_PINCTRL_IMXRT1060_PINFUNC_H
#define _DT_BINDINGS_PINCTRL_IMXRT1060_PINFUNC_H

#define IMX_PAD_SION	0x40000000

/*
 * The pin function ID is a tuple of
 * <mux_reg conf_reg input_reg mux_mode input_val>
 */

#define MXRT1060_IOMUXC_GPIO_EMC_00_SEMC_DATA00				0x014 0x204 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_00_FLEXPWM4_PWMA00			0x014 0x204 0x494 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_00_LPSPI2_SCK				0x014 0x204 0x500 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_00_XBAR1_XBAR_IN02			0x014 0x204 0x60C 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_00_FLEXIO1_FLEXIO00			0x014 0x204 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_00_GPIO4_IO00				0x014 0x204 0x000 0x5 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_01_SEMC_DATA01				0x018 0x208 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_01_FLEXPWM4_PWMB00			0x018 0x208 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_01_LPSPI2_PCS0				0x018 0x208 0x4FC 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_01_XBAR1_IN03				0x018 0x208 0x610 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_01_FLEXIO1_FLEXIO01			0x018 0x208 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_01_GPIO4_IO01				0x018 0x208 0x000 0x5 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_02_SEMC_DATA02				0x01C 0x20C 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_02_FLEXPWM4_PWMA01			0x01C 0x20C 0x498 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_02_LPSPI2_SDO				0x01C 0x20C 0x508 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_02_XBAR1_INOUT04			0x01C 0x20C 0x614 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_02_FLEXIO1_FLEXIO02			0x01C 0x20C 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_02_GPIO4_IO02				0x01C 0x20C 0x000 0x5 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_03_SEMC_DATA03				0x020 0x210 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_03_FLEXPWM4_PWMB01			0x020 0x210 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_03_LPSPI2_SDI				0x020 0x210 0x504 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_03_XBAR1_INOUT05			0x020 0x210 0x618 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_03_FLEXIO1_FLEXIO03			0x020 0x210 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_03_GPIO4_IO03				0x020 0x210 0x000 0x5 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_04_SEMC_DATA04				0x024 0x214 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_04_FLEXPWM4_PWMA02			0x024 0x214 0x49C 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_04_SAI2_TX_DATA			0x024 0x214 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_04_XBAR1_INOUT06			0x024 0x214 0x61C 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_04_FLEXIO1_FLEXIO04			0x024 0x214 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_04_GPIO4_IO04				0x024 0x214 0x000 0x5 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_05_SEMC_DATA05				0x028 0x218 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_05_FLEXPWM4_PWMB02			0x028 0x218 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_05_SAI2_TX_SYNC			0x028 0x218 0x5C4 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_05_XBAR1_INOUT07			0x028 0x218 0x620 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_05_FLEXIO1_FLEXIO05			0x028 0x218 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_05_GPIO4_IO05				0x028 0x218 0x000 0x5 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_06_SEMC_DATA06				0x02C 0x21C 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_06_FLEXPWM2_PWMA00			0x02C 0x21C 0x478 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_06_SAI2_TX_BCLK			0x02C 0x21C 0x5C0 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_06_XBAR1_INOUT08			0x02C 0x21C 0x624 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_06_FLEXIO1_FLEXIO06			0x02C 0x21C 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_06_GPIO4_IO06				0x02C 0x21C 0x000 0x5 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_07_SEMC_DATA07				0x030 0x220 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_07_FLEXPWM2_PWMB00			0x030 0x220 0x488 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_07_SAI2_MCLK				0x030 0x220 0x5B0 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_07_XBAR1_INOUT09			0x030 0x220 0x628 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_07_FLEXIO1_FLEXIO07			0x030 0x220 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_07_GPIO4_IO07				0x030 0x220 0x000 0x5 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_08_SEMC_DM00				0x034 0x224 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_08_FLEXPWM2_PWMA01			0x034 0x224 0x47C 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_08_SAI2_RX_DATA			0x034 0x224 0x5B8 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_08_XBAR1_INOUT17			0x034 0x224 0x62C 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_08_FLEXIO1_FLEXIO08			0x034 0x224 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_08_GPIO4_IO08				0x034 0x224 0x000 0x5 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_09_SEMC_ADDR00				0x038 0x228 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_09_FLEXPWM2_PWMB01			0x038 0x228 0x48C 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_09_SAI2_RX_SYNC			0x038 0x228 0x5BC 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_09_FLEXCAN2_TX				0x038 0x228 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_09_FLEXIO1_FLEXIO09			0x038 0x228 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_09_GPIO4_IO09				0x038 0x228 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_09_FLEXSPI2_B_SS1_B			0x038 0x228 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_10_SEMC_ADDR01				0x03C 0x22C 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_10_FLEXPWM2_PWMA02			0x03C 0x22C 0x480 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_10_SAI2_RX_BCLK			0x03C 0x22C 0x5B4 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_10_FLEXCAN2_RX				0x03C 0x22C 0x450 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_10_FLEXIO1_FLEXIO10			0x03C 0x22C 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_10_GPIO4_IO10				0x03C 0x22C 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_10_FLEXSPI2_B_SS0_B			0x03C 0x22C 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_11_SEMC_ADDR02				0x040 0x230 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_11_FLEXPWM2_PWMB02			0x040 0x230 0x490 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_11_LPI2C4_SDA				0x040 0x230 0x4E8 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_11_USDHC2_RESET_B			0x040 0x230 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_11_FLEXIO1_FLEXIO11			0x040 0x230 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_11_GPIO4_IO11				0x040 0x230 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_11_FLEXSPI2_B_DQS			0x040 0x230 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_12_SEMC_ADDR03				0x044 0x234 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_12_XBAR1_IN24				0x044 0x234 0x640 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_12_LPI2C4_SCL				0x044 0x234 0x4E4 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_12_USDHC1_WP				0x044 0x234 0x5D8 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_12_FLEXPWM1_PWMA03			0x044 0x234 0x454 0x4 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_12_GPIO4_IO12				0x044 0x234 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_12_FLEXSPI2_B_SCLK			0x044 0x234 0x754 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_13_SEMC_ADDR04				0x048 0x238 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_13_XBAR1_IN25				0x048 0x238 0x650 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_13_LPUART3_TX				0x048 0x238 0x53C 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_13_MQS_RIGHT				0x048 0x238 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_13_FLEXPWM1_PWMB03			0x048 0x238 0x464 0x4 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_13_GPIO4_IO13				0x048 0x238 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_13_FLEXSPI2_B_DATA00			0x048 0x238 0x740 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_14_SEMC_ADDR05				0x04C 0x23C 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_14_XBAR1_INOUT19			0x04C 0x23C 0x654 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_14_LPUART3_RX				0x04C 0x23C 0x538 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_14_MQS_LEFT				0x04C 0x23C 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_14_LPSPI2_PCS1				0x04C 0x23C 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_14_GPIO4_IO14				0x04C 0x23C 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_14_FLEXSPI2_B_DATA01			0x04C 0x23C 0x744 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_15_SEMC_ADDR06				0x050 0x240 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_15_XBAR1_IN20				0x050 0x240 0x634 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_15_LPUART3_CTS_B			0x050 0x240 0x534 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_15_SPDIF_OUT				0x050 0x240 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_15_QTIMER3_TIMER0			0x050 0x240 0x57C 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_15_GPIO4_IO15				0x050 0x240 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_15_FLEXSPI2_B_DATA02			0x050 0x240 0x748 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_16_SEMC_ADDR07				0x054 0x244 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_16_XBAR1_IN21				0x054 0x244 0x658 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_16_LPUART3_RTS_B			0x054 0x244 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_16_SPDIF_IN				0x054 0x244 0x5C8 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_16_QTIMER3_TIMER1			0x054 0x244 0x580 0x4 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_16_GPIO4_IO16				0x054 0x244 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_16_FLEXSPI2_B_DATA03			0x054 0x244 0x74C 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_17_SEMC_ADDR08				0x058 0x248 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_17_FLEXPWM4_PWMA03			0x058 0x248 0x4A0 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_17_LPUART4_CTS_B			0x058 0x248 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_17_FLEXCAN1_TX				0x058 0x248 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_17_QTIMER3_TIMER2			0x058 0x248 0x584 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_17_GPIO4_IO17				0x058 0x248 0x000 0x5 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_18_SEMC_ADDR09				0x05C 0x24C 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_18_FLEXPWM4_PWMB03			0x05C 0x24C 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_18_LPUART4_RTS_B			0x05C 0x24C 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_18_FLEXCAN1_RX				0x05C 0x24C 0x44C 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_18_QTIMER3_TIMER3			0x05C 0x24C 0x588 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_18_GPIO4_IO18				0x05C 0x24C 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_18_SNVS_VIO_5_CTL			0x05C 0x24C 0x000 0x6 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_19_SEMC_ADDR11				0x060 0x250 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_19_FLEXPWM2_PWMA03			0x060 0x250 0x474 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_19_LPUART4_TX				0x060 0x250 0x544 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_19_ENET_RDATA01			0x060 0x250 0x438 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_19_QTIMER2_TIMER0			0x060 0x250 0x56C 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_19_GPIO4_IO19				0x060 0x250 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_19_SNVS_VIO_5				0x060 0x250 0x000 0x6 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_20_SEMC_ADDR12				0x064 0x254 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_20_FLEXPWM2_PWMB03			0x064 0x254 0x484 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_20_LPUART4_RX				0x064 0x254 0x540 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_20_ENET_RDATA00			0x064 0x254 0x434 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_20_QTIMER2_TIMER1			0x064 0x254 0x570 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_20_GPIO4_IO20				0x064 0x254 0x000 0x5 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_21_SEMC_BA0				0x068 0x258 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_21_FLEXPWM3_PWMA03			0x068 0x258 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_21_LPI2C3_SDA				0x068 0x258 0x4E0 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_21_ENET_TDATA01			0x068 0x258 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_21_QTIMER2_TIMER2			0x068 0x258 0x574 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_21_GPIO4_IO21				0x068 0x258 0x000 0x5 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_22_SEMC_BA1				0x06C 0x25C 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_22_FLEXPWM3_PWMB03			0x06C 0x25C 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_22_LPI2C3_SCL				0x06C 0x25C 0x4DC 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_22_ENET_TDATA00			0x06C 0x25C 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_22_QTIMER2_TIMER3			0x06C 0x25C 0x578 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_22_GPIO4_IO22				0x06C 0x25C 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_22_FLEXSPI2_A_SS1_B			0x06C 0x25C 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_23_SEMC_ADDR10				0x070 0x260 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_23_FLEXPWM1_PWMA00			0x070 0x260 0x458 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_23_LPUART5_TX				0x070 0x260 0x54C 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_23_ENET_RX_EN				0x070 0x260 0x43C 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_23_GPT1_CAPTURE2			0x070 0x260 0x75C 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_23_GPIO4_IO23				0x070 0x260 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_23_FLEXSPI2_A_DQS			0x070 0x260 0x72C 0x8 0x1

#define MXRT1060_IOMUXC_GPIO_EMC_24_SEMC_CAS				0x074 0x264 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_24_FLEXPWM1_PWMB00			0x074 0x264 0x468 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_24_LPUART5_RX				0x074 0x264 0x548 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_24_ENET_TX_EN				0x074 0x264 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_24_GPT1_CAPTURE1			0x074 0x264 0x758 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_24_GPIO4_IO24				0x074 0x264 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_24_FLEXSPI2_A_SS0_B			0x074 0x264 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_25_SEMC_RAS				0x078 0x268 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_25_FLEXPWM1_PWMA01			0x078 0x268 0x45C 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_25_LPUART6_TX				0x078 0x268 0x554 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_25_ENET_TX_CLK				0x078 0x268 0x448 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_25_ENET_REF_CLK			0x078 0x268 0x42C 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_25_GPIO4_IO25				0x078 0x268 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_25_FLEXSPI2_A_SCLK			0x078 0x268 0x750 0x8 0x1

#define MXRT1060_IOMUXC_GPIO_EMC_26_SEMC_CLK				0x07C 0x26C 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_26_FLEXPWM1_PWMB01			0x07C 0x26C 0x46C 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_26_LPUART6_RX				0x07C 0x26C 0x550 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_26_ENET_RX_ER				0x07C 0x26C 0x440 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_26_FLEXIO1_FLEXIO12			0x07C 0x26C 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_26_GPIO4_IO26				0x07C 0x26C 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_26_FLEXSPI2_A_DATA00			0x07C 0x26C 0x730 0x8 0x1

#define MXRT1060_IOMUXC_GPIO_EMC_27_SEMC_CKE				0x080 0x270 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_27_FLEXPWM1_PWMA02			0x080 0x270 0x460 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_27_LPUART5_RTS_B			0x080 0x270 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_27_LPSPI1_SCK				0x080 0x270 0x4F0 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_27_FLEXIO1_FLEXIO13			0x080 0x270 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_27_GPIO4_IO27				0x080 0x270 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_27_FLEXSPI2_A_DATA01			0x080 0x270 0x734 0x8 0x1

#define MXRT1060_IOMUXC_GPIO_EMC_28_SEMC_WE				0x084 0x274 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_28_FLEXPWM1_PWMB02			0x084 0x274 0x470 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_28_LPUART5_CTS_B			0x084 0x274 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_28_LPSPI1_SDO				0x084 0x274 0x4F8 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_28_FLEXIO1_FLEXIO14			0x084 0x274 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_28_GPIO4_IO28				0x084 0x274 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_28_FLEXSPI2_A_DATA02			0x084 0x274 0x738 0x8 0x1

#define MXRT1060_IOMUXC_GPIO_EMC_29_SEMC_CS0				0x088 0x278 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_29_FLEXPWM3_PWMA00			0x088 0x278 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_29_LPUART6_RTS_B			0x088 0x278 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_29_LPSPI1_SDI				0x088 0x278 0x4F4 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_29_FLEXIO1_FLEXIO15			0x088 0x278 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_29_GPIO4_IO29				0x088 0x278 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_29_FLEXSPI2_A_DATA03			0x088 0x278 0x73C 0x8 0x1

#define MXRT1060_IOMUXC_GPIO_EMC_30_SEMC_DATA08				0x08C 0x27C 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_30_FLEXPWM3_PWMB00			0x08C 0x27C 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_30_LPUART6_CTS_B			0x08C 0x27C 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_30_LPSPI1_PCS0				0x08C 0x27C 0x4EC 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_30_CSI_DATA23				0x08C 0x27C 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_30_GPIO4_IO30				0x08C 0x27C 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_30_ENET2_TDATA00			0x08C 0x27C 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_31_SEMC_DATA09				0x090 0x280 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_31_FLEXPWM3_PWMA01			0x090 0x280 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_31_LPUART7_TX				0x090 0x280 0x55C 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_31_LPSPI1_PCS1				0x090 0x280 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_31_CSI_DATA22				0x090 0x280 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_31_GPIO4_IO31				0x090 0x280 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_31_ENET2_TDATA01			0x090 0x280 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_32_SEMC_DATA10				0x094 0x284 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_32_FLEXPWM3_PWMB01			0x094 0x284 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_32_LPUART7_RX				0x094 0x284 0x558 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_32_CCM_PMIC_RDY			0x094 0x284 0x3FC 0x3 0x4
#define MXRT1060_IOMUXC_GPIO_EMC_32_CSI_DATA21				0x094 0x284 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_32_GPIO3_IO18				0x094 0x284 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_32_ENET2_TX_EN				0x094 0x284 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_33_SEMC_DATA11				0x098 0x288 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_33_FLEXPWM3_PWMA02			0x098 0x288 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_33_USDHC1_RESET_B			0x098 0x288 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_33_SAI3_RX_DATA			0x098 0x288 0x778 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_33_CSI_DATA20				0x098 0x288 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_33_GPIO3_IO19				0x098 0x288 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_33_ENET2_TX_CLK			0x098 0x288 0x728 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_33_ENET2_REF_CLK2			0x098 0x288 0x70C 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_34_SEMC_DATA12				0x09C 0x28C 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_34_FLEXPWM3_PWMB02			0x09C 0x28C 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_34_USDHC1_VSELECT			0x09C 0x28C 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_34_SAI3_RX_SYNC			0x09C 0x28C 0x77C 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_34_CSI_DATA19				0x09C 0x28C 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_34_GPIO3_IO20				0x09C 0x28C 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_34_ENET2_RX_ER				0x09C 0x28C 0x720 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_35_SEMC_DATA13				0x0A0 0x290 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_35_XBAR1_INOUT18			0x0A0 0x290 0x630 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_35_GPT1_COMPARE1			0x0A0 0x290 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_35_SAI3_RX_BCLK			0x0A0 0x290 0x774 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_35_CSI_DATA18				0x0A0 0x290 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_35_GPIO3_IO21				0x0A0 0x290 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_35_USDHC1_CD_B				0x0A0 0x290 0x5D4 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_35_ENET2_RDATA00			0x0A0 0x290 0x714 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_36_SEMC_DATA14				0x0A4 0x294 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_36_XBAR1_IN22				0x0A4 0x294 0x638 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_36_GPT1_COMPARE2			0x0A4 0x294 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_36_SAI3_TX_DATA			0x0A4 0x294 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_36_CSI_DATA17				0x0A4 0x294 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_36_GPIO3_IO22				0x0A4 0x294 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_36_USDHC1_WP				0x0A4 0x294 0x5D8 0x6 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_36_ENET2_RDATA01			0x0A4 0x294 0x718 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_36_FLEXCAN3_TX				0x0A4 0x294 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_37_SEMC_DATA15				0x0A8 0x298 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_37_XBAR1_IN23				0x0A8 0x298 0x63C 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_37_GPT1_COMPARE3			0x0A8 0x298 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_37_SAI3_MCLK				0x0A8 0x298 0x770 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_37_CSI_DATA16				0x0A8 0x298 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_37_GPIO3_IO23				0x0A8 0x298 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_37_USDHC2_WP				0x0A8 0x298 0x608 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_37_ENET2_RX_EN				0x0A8 0x298 0x71C 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_37_FLEXCAN3_RX				0x0A8 0x298 0x78C 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_38_SEMC_DM01				0x0AC 0x29C 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_38_FLEXPWM1_PWMA03			0x0AC 0x29C 0x454 0x1 0x2
#define MXRT1060_IOMUXC_GPIO_EMC_38_LPUART8_TX				0x0AC 0x29C 0x564 0x2 0x2
#define MXRT1060_IOMUXC_GPIO_EMC_38_SAI3_TX_BCLK			0x0AC 0x29C 0x780 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_38_CSI_FIELD				0x0AC 0x29C 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_38_GPIO3_IO24				0x0AC 0x29C 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_38_USDHC2_VSELECT			0x0AC 0x29C 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_38_ENET2_MDC				0x0AC 0x29C 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_39_SEMC_DQS				0x0B0 0x2A0 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_39_FLEXPWM1_PWMB03			0x0B0 0x2A0 0x464 0x1 0x2
#define MXRT1060_IOMUXC_GPIO_EMC_39_LPUART8_RX				0x0B0 0x2A0 0x560 0x2 0x2
#define MXRT1060_IOMUXC_GPIO_EMC_39_SAI3_TX_SYNC			0x0B0 0x2A0 0x784 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_39_WDOG1_WDOG_B			0x0B0 0x2A0 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_39_GPIO3_IO25				0x0B0 0x2A0 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_39_USDHC2_CD_B				0x0B0 0x2A0 0x5E0 0x6 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_39_ENET2_MDIO				0x0B0 0x2A0 0x710 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_39_SEMC_DQS4				0x0B0 0x2A0 0x788 0x9 0x1

#define MXRT1060_IOMUXC_GPIO_EMC_40_SEMC_RDY				0x0B4 0x2A4 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_40_GPT2_CAPTURE2			0x0B4 0x2A4 0x768 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_40_LPSPI1_PCS2				0x0B4 0x2A4 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_40_USB_OTG2_OC				0x0B4 0x2A4 0x5CC 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_40_ENET_MDC				0x0B4 0x2A4 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_40_GPIO3_IO26				0x0B4 0x2A4 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_40_USDHC2_RESET_B			0x0B4 0x2A4 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_40_SEMC_CLK5				0x0B4 0x2A4 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_EMC_41_SEMC_CSX00				0x0B8 0x2A8 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_41_GPT2_CAPTURE1			0x0B8 0x2A8 0x764 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_41_LPSPI1_PCS3				0x0B8 0x2A8 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_41_USB_OTG2_PWR			0x0B8 0x2A8 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_41_ENET_MDIO				0x0B8 0x2A8 0x430 0x4 0x1
#define MXRT1060_IOMUXC_GPIO_EMC_41_GPIO3_IO27				0x0B8 0x2A8 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_EMC_41_USDHC1_VSELECT			0x0B8 0x2A8 0x000 0x6 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B0_00_FLEXPWM2_PWMA03			0x0BC 0x2AC 0x474 0x0 0x2
#define MXRT1060_IOMUXC_GPIO_AD_B0_00_XBAR1_INOUT14			0x0BC 0x2AC 0x644 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_00_REF_CLK_32K			0x0BC 0x2AC 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_00_USB_OTG2_ID			0x0BC 0x2AC 0x3F8 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_00_LPI2C1_SCLS			0x0BC 0x2AC 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_00_GPIO1_IO00			0x0BC 0x2AC 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_00_USDHC1_RESET_B			0x0BC 0x2AC 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_00_LPSPI3_SCK			0x0BC 0x2AC 0x510 0x7 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B0_01_FLEXPWM2_PWMB03			0x0C0 0x2B0 0x484 0x0 0x2
#define MXRT1060_IOMUXC_GPIO_AD_B0_01_XBAR1_INOUT15			0x0C0 0x2B0 0x648 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_01_REF_CLK_24M			0x0C0 0x2B0 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_01_USB_OTG1_ID			0x0C0 0x2B0 0x3F4 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_01_LPI2C1_SDAS			0x0C0 0x2B0 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_01_GPIO1_IO01			0x0C0 0x2B0 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_01_EWM_OUT_B				0x0C0 0x2B0 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_01_LPSPI3_SDO			0x0C0 0x2B0 0x518 0x7 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B0_02_FLEXCAN2_TX			0x0C4 0x2B4 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_02_XBAR1_INOUT16			0x0C4 0x2B4 0x64C 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_02_LPUART6_TX			0x0C4 0x2B4 0x554 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_02_USB_OTG1_PWR			0x0C4 0x2B4 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_02_FLEXPWM1_PWMX00			0x0C4 0x2B4 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_02_GPIO1_IO02			0x0C4 0x2B4 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_02_LPI2C1_HREQ			0x0C4 0x2B4 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_02_LPSPI3_SDI			0x0C4 0x2B4 0x514 0x7 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B0_03_FLEXCAN2_RX			0x0C8 0x2B8 0x450 0x0 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_03_XBAR1_INOUT17			0x0C8 0x2B8 0x62C 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_03_LPUART6_RX			0x0C8 0x2B8 0x550 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_03_USB_OTG1_OC			0x0C8 0x2B8 0x5D0 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_03_FLEXPWM1_PWMX01			0x0C8 0x2B8 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_03_GPIO1_IO03			0x0C8 0x2B8 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_03_REF_CLK_24M			0x0C8 0x2B8 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_03_LPSPI3_PCS0			0x0C8 0x2B8 0x50C 0x7 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B0_04_SRC_BOOT_MODE00			0x0CC 0x2BC 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_04_MQS_RIGHT				0x0CC 0x2BC 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_04_ENET_TX_DATA03			0x0CC 0x2BC 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_04_SAI2_TX_SYNC			0x0CC 0x2BC 0x5C4 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_04_CSI_DATA09			0x0CC 0x2BC 0x41C 0x4 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_04_GPIO1_IO04			0x0CC 0x2BC 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_04_PIT_TRIGGER00			0x0CC 0x2BC 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_04_LPSPI3_PCS1			0x0CC 0x2BC 0x000 0x7 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B0_05_SRC_BOOT_MODE01			0x0D0 0x2C0 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_05_MQS_LEFT				0x0D0 0x2C0 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_05_ENET_TX_DATA02			0x0D0 0x2C0 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_05_SAI2_TX_BCLK			0x0D0 0x2C0 0x5C0 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_05_CSI_DATA08			0x0D0 0x2C0 0x418 0x4 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_05_GPIO1_IO05			0x0D0 0x2C0 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_05_XBAR1_INOUT17			0x0D0 0x2C0 0x62C 0x6 0x2
#define MXRT1060_IOMUXC_GPIO_AD_B0_05_LPSPI3_PCS2			0x0D0 0x2C0 0x000 0x7 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B0_06_JTAG_TMS				0x0D4 0x2C4 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_06_GPT2_COMPARE1			0x0D4 0x2C4 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_06_ENET_RX_CLK			0x0D4 0x2C4 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_06_SAI2_RX_BCLK			0x0D4 0x2C4 0x5B4 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_06_CSI_DATA07			0x0D4 0x2C4 0x414 0x4 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_06_GPIO1_IO06			0x0D4 0x2C4 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_06_XBAR1_INOUT18			0x0D4 0x2C4 0x630 0x6 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_06_LPSPI3_PCS3			0x0D4 0x2C4 0x000 0x7 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B0_07_JTAG_TCK				0x0D8 0x2C8 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_07_GPT2_COMPARE2			0x0D8 0x2C8 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_07_ENET_TX_ER			0x0D8 0x2C8 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_07_SAI2_RX_SYNC			0x0D8 0x2C8 0x5BC 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_07_CSI_DATA06			0x0D8 0x2C8 0x410 0x4 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_07_GPIO1_IO07			0x0D8 0x2C8 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_07_XBAR1_INOUT19			0x0D8 0x2C8 0x654 0x6 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_07_ENET_1588_EVENT3_OUT		0x0D8 0x2C8 0x000 0x7 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B0_08_JTAG_MOD				0x0DC 0x2CC 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_08_GPT2_COMPARE3			0x0DC 0x2CC 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_08_ENET_RX_DATA03			0x0DC 0x2CC 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_08_SAI2_RX_DATA			0x0DC 0x2CC 0x5B8 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_08_CSI_DATA05			0x0DC 0x2CC 0x40C 0x4 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_08_GPIO1_IO08			0x0DC 0x2CC 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_08_XBAR1_IN20			0x0DC 0x2CC 0x634 0x6 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_08_ENET_1588_EVENT3_IN		0x0DC 0x2CC 0x000 0x7 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B0_09_JTAG_TDI				0x0E0 0x2D0 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_09_FLEXPWM2_PWMA03			0x0E0 0x2D0 0x474 0x1 0x3
#define MXRT1060_IOMUXC_GPIO_AD_B0_09_ENET_RX_DATA02			0x0E0 0x2D0 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_09_SAI2_TX_DATA			0x0E0 0x2D0 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_09_CSI_DATA04			0x0E0 0x2D0 0x408 0x4 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_09_GPIO1_IO09			0x0E0 0x2D0 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_09_XBAR1_IN21			0x0E0 0x2D0 0x658 0x6 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_09_GPT2_CLK				0x0E0 0x2D0 0x76C 0x7 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_09_SEMC_DQS4				0x0E0 0x2D0 0x788 0x9 0x2

#define MXRT1060_IOMUXC_GPIO_AD_B0_10_JTAG_TDO				0x0E4 0x2D4 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_10_FLEXPWM1_PWMA03			0x0E4 0x2D4 0x454 0x1 0x3
#define MXRT1060_IOMUXC_GPIO_AD_B0_10_ENET_CRS				0x0E4 0x2D4 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_10_SAI2_MCLK				0x0E4 0x2D4 0x5B0 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_10_CSI_DATA03			0x0E4 0x2D4 0x404 0x4 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_10_GPIO1_IO10			0x0E4 0x2D4 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_10_XBAR1_IN22			0x0E4 0x2D4 0x638 0x6 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_10_ENET_1588_EVENT0_OUT		0x0E4 0x2D4 0x000 0x7 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_10_FLEXCAN3_TX			0x0E4 0x2D4 0x000 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_10_ARM_TRACE_SWO			0x0E4 0x2D4 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B0_11_JTAG_TRSTB			0x0E8 0x2D8 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_11_FLEXPWM1_PWMB03			0x0E8 0x2D8 0x464 0x1 0x3
#define MXRT1060_IOMUXC_GPIO_AD_B0_11_ENET_COL				0x0E8 0x2D8 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_11_WDOG1_WDOG_B			0x0E8 0x2D8 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_11_CSI_DATA02			0x0E8 0x2D8 0x400 0x4 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_11_GPIO1_IO11			0x0E8 0x2D8 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_11_XBAR1_IN23			0x0E8 0x2D8 0x63C 0x6 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_11_ENET_1588_EVENT0_IN		0x0E8 0x2D8 0x444 0x7 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_11_FLEXCAN3_RX			0x0E8 0x2D8 0x78C 0x8 0x2
#define MXRT1060_IOMUXC_GPIO_AD_B0_11_SEMC_CLK6				0x0E8 0x2D8 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B0_12_LPI2C4_SCL			0x0EC 0x2DC 0x4E4 0x0 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_12_CCM_PMIC_READY			0x0EC 0x2DC 0x3FC 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_12_LPUART1_TX			0x0EC 0x2DC 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_12_WDOG2_WDOG_B			0x0EC 0x2DC 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_12_FLEXPWM1_PWMX02			0x0EC 0x2DC 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_12_GPIO1_IO12			0x0EC 0x2DC 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_12_ENET_1588_EVENT1_OUT		0x0EC 0x2DC 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_12_NMI_GLUE_NMI			0x0EC 0x2DC 0x568 0x7 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B0_13_LPI2C4_SDA			0x0F0 0x2E0 0x4E8 0x0 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_13_GPT1_CLK				0x0F0 0x2E0 0x760 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_13_LPUART1_RX			0x0F0 0x2E0 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_13_EWM_OUT_B				0x0F0 0x2E0 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_13_FLEXPWM1_PWMX03			0x0F0 0x2E0 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_13_GPIO1_IO13			0x0F0 0x2E0 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_13_ENET_1588_EVENT1_IN		0x0F0 0x2E0 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_13_REF_CLK_24M			0x0F0 0x2E0 0x000 0x7 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B0_14_USB_OTG2_OC			0x0F4 0x2E4 0x5CC 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_14_XBAR1_IN24			0x0F4 0x2E4 0x640 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B0_14_LPUART1_CTS_B			0x0F4 0x2E4 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_14_ENET_1588_EVENT0_OUT		0x0F4 0x2E4 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_14_CSI_VSYNC				0x0F4 0x2E4 0x428 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_14_GPIO1_IO14			0x0F4 0x2E4 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_14_FLEXCAN2_TX			0x0F4 0x2E4 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_14_FLEXCAN3_TX			0x0F4 0x2E4 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B0_15_USB_OTG2_PWR			0x0F8 0x2E8 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_15_XBAR1_IN25			0x0F8 0x2E8 0x650 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_15_LPUART1_RTS_B			0x0F8 0x2E8 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_15_ENET_1588_EVENT0_IN		0x0F8 0x2E8 0x444 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_15_CSI_HSYNC				0x0F8 0x2E8 0x420 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_15_GPIO1_IO15			0x0F8 0x2E8 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_15_FLEXCAN2_RX			0x0F8 0x2E8 0x450 0x6 0x2
#define MXRT1060_IOMUXC_GPIO_AD_B0_15_WDOG1_WDOG_RST_B_DEB		0x0F8 0x2E8 0x000 0x7 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B0_15_FLEXCAN3_RX			0x0F8 0x2E8 0x78C 0x8 0x1

#define MXRT1060_IOMUXC_GPIO_AD_B1_00_USB_OTG2_ID			0x0FC 0x2EC 0x3F8 0x0 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_00_QTIMER3_TIMER0			0x0FC 0x2EC 0x57C 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_00_LPUART2_CTS_B			0x0FC 0x2EC 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_00_LPI2C1_SCL			0x0FC 0x2EC 0x4CC 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_00_WDOG1_B				0x0FC 0x2EC 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_00_GPIO1_IO16			0x0FC 0x2EC 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_00_USDHC1_WP				0x0FC 0x2EC 0x5D8 0x6 0x2
#define MXRT1060_IOMUXC_GPIO_AD_B1_00_KPP_ROW07				0x0FC 0x2EC 0x000 0x7 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_00_ENET2_1588_EVENT0_OUT		0x0FC 0x2EC 0x000 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_00_FLEXIO3_FLEXIO00			0x0FC 0x2EC 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B1_01_USB_OTG1_PWR			0x100 0x2F0 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_01_QTIMER3_TIMER1			0x100 0x2F0 0x580 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_01_LPUART2_RTS_B			0x100 0x2F0 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_01_LPI2C1_SDA			0x100 0x2F0 0x4D0 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_01_CCM_PMIC_READY			0x100 0x2F0 0x3FC 0x4 0x2
#define MXRT1060_IOMUXC_GPIO_AD_B1_01_GPIO1_IO17			0x100 0x2F0 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_01_USDHC1_VSELECT			0x100 0x2F0 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_01_KPP_COL07				0x100 0x2F0 0x000 0x7 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_01_ENET2_1588_EVENT0_IN		0x100 0x2F0 0x724 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_01_FLEXIO3_FLEXIO01			0x100 0x2F0 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B1_02_USB_OTG1_ID			0x104 0x2F4 0x3F4 0x0 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_02_QTIMER3_TIMER2			0x104 0x2F4 0x584 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_02_LPUART2_TX			0x104 0x2F4 0x530 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_02_SPDIF_OUT				0x104 0x2F4 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_02_ENET_1588_EVENT2_OUT		0x104 0x2F4 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_02_GPIO1_IO18			0x104 0x2F4 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_02_USDHC1_CD_B			0x104 0x2F4 0x5D4 0x6 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_02_KPP_ROW06				0x104 0x2F4 0x000 0x7 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_02_GPT2_CLK				0x104 0x2F4 0x76C 0x8 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_02_FLEXIO3_FLEXIO02			0x104 0x2F4 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B1_03_USB_OTG1_OC			0x108 0x2F8 0x5D0 0x0 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_03_QTIMER3_TIMER3			0x108 0x2F8 0x588 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_03_LPUART2_RX			0x108 0x2F8 0x52C 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_03_SPDIF_IN				0x108 0x2F8 0x5C8 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_03_ENET_1588_EVENT2_IN		0x108 0x2F8 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_03_GPIO1_IO19			0x108 0x2F8 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_03_USDHC2_CD_B			0x108 0x2F8 0x5E0 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_03_KPP_COL06				0x108 0x2F8 0x000 0x7 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_03_GPT2_CAPTURE1			0x108 0x2F8 0x764 0x8 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_03_FLEXIO3_FLEXIO03			0x108 0x2F8 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B1_04_FLEXSPIB_DATA03			0x10C 0x2FC 0x4C4 0x0 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_04_ENET_MDC				0x10C 0x2FC 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_04_LPUART3_CTS_B			0x10C 0x2FC 0x534 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_04_SPDIF_SR_CLK			0x10C 0x2FC 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_04_CSI_PIXCLK			0x10C 0x2FC 0x424 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_04_GPIO1_IO20			0x10C 0x2FC 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_04_USDHC2_DATA0			0x10C 0x2FC 0x5E8 0x6 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_04_KPP_ROW05				0x10C 0x2FC 0x000 0x7 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_04_GPT2_CAPTURE2			0x10C 0x2FC 0x768 0x8 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_04_FLEXIO3_FLEXIO04			0x10C 0x2FC 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B1_05_FLEXSPIB_DATA02			0x110 0x300 0x4C0 0x0 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_05_ENET_MDIO				0x110 0x300 0x430 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_05_LPUART3_RTS_B			0x110 0x300 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_05_SPDIF_OUT				0x110 0x300 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_05_CSI_MCLK				0x110 0x300 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_05_GPIO1_IO21			0x110 0x300 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_05_USDHC2_DATA1			0x110 0x300 0x5EC 0x6 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_05_KPP_COL05				0x110 0x300 0x000 0x7 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_05_GPT2_COMPARE1			0x110 0x300 0x000 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_05_FLEXIO3_FLEXIO05			0x110 0x300 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B1_06_FLEXSPIB_DATA01			0x114 0x304 0x4BC 0x0 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_06_LPI2C3_SDA			0x114 0x304 0x4E0 0x1 0x2
#define MXRT1060_IOMUXC_GPIO_AD_B1_06_LPUART3_TX			0x114 0x304 0x53C 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_06_SPDIF_LOCK			0x114 0x304 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_06_CSI_VSYNC				0x114 0x304 0x428 0x4 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_06_GPIO1_IO22			0x114 0x304 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_06_USDHC2_DATA2			0x114 0x304 0x5F0 0x6 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_06_KPP_ROW04				0x114 0x304 0x000 0x7 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_06_GPT2_COMPARE2			0x114 0x304 0x000 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_06_FLEXIO3_FLEXIO06			0x114 0x304 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B1_07_FLEXSPIB_DATA00			0x118 0x308 0x4B8 0x0 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_07_LPI2C3_SCL			0x118 0x308 0x4DC 0x1 0x2
#define MXRT1060_IOMUXC_GPIO_AD_B1_07_LPUART3_RX			0x118 0x308 0x538 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_07_SPDIF_EXT_CLK			0x118 0x308 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_07_CSI_HSYNC				0x118 0x308 0x420 0x4 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_07_GPIO1_IO23			0x118 0x308 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_07_USDHC2_DATA3			0x118 0x308 0x5F4 0x6 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_07_KPP_COL04				0x118 0x308 0x000 0x7 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_07_GPT2_COMPARE3			0x118 0x308 0x000 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_07_FLEXIO3_FLEXIO07			0x118 0x308 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B1_08_FLEXSPIA_SS1_B			0x11C 0x30C 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_08_FLEXPWM4_PWMA00			0x11C 0x30C 0x494 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_08_FLEXCAN1_TX			0x11C 0x30C 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_08_CCM_PMIC_READY			0x11C 0x30C 0x3FC 0x3 0x3
#define MXRT1060_IOMUXC_GPIO_AD_B1_08_CSI_DATA09			0x11C 0x30C 0x41C 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_08_GPIO1_IO24			0x11C 0x30C 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_08_USDHC2_CMD			0x11C 0x30C 0x5E4 0x6 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_08_KPP_ROW03				0x11C 0x30C 0x000 0x7 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_08_FLEXIO3_FLEXIO08			0x11C 0x30C 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B1_09_FLEXSPIA_DQS			0x120 0x310 0x4A4 0x0 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_09_FLEXPWM4_PWMA01			0x120 0x310 0x498 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_09_FLEXCAN1_RX			0x120 0x310 0x44C 0x2 0x2
#define MXRT1060_IOMUXC_GPIO_AD_B1_09_SAI1_MCLK				0x120 0x310 0x58C 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_09_CSI_DATA08			0x120 0x310 0x418 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_09_GPIO1_IO25			0x120 0x310 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_09_USDHC2_CLK			0x120 0x310 0x5DC 0x6 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_09_KPP_COL03				0x120 0x310 0x000 0x7 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_09_FLEXIO3_FLEXIO09			0x120 0x310 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B1_10_FLEXSPIA_DATA03			0x124 0x314 0x4B4 0x0 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_10_WDOG1_B				0x124 0x314 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_10_LPUART8_TX			0x124 0x314 0x564 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_10_SAI1_RX_SYNC			0x124 0x314 0x5A4 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_10_CSI_DATA07			0x124 0x314 0x414 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_10_GPIO1_IO26			0x124 0x314 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_10_USDHC2_WP				0x124 0x314 0x608 0x6 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_10_KPP_ROW02				0x124 0x314 0x000 0x7 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_10_ENET2_1588_EVENT1_OUT		0x124 0x314 0x000 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_10_FLEXIO3_FLEXIO10			0x124 0x314 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B1_11_FLEXSPIA_DATA02			0x128 0x318 0x4B0 0x0 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_11_EWM_OUT_B				0x128 0x318 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_11_LPUART8_RX			0x128 0x318 0x560 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_11_SAI1_RX_BCLK			0x128 0x318 0x590 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_11_CSI_DATA06			0x128 0x318 0x410 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_11_GPIO1_IO27			0x128 0x318 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_11_USDHC2_RESET_B			0x128 0x318 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_11_KPP_COL02				0x128 0x318 0x000 0x7 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_11_ENET2_1588_EVENT1_IN		0x128 0x318 0x000 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_11_FLEXIO3_FLEXIO11			0x128 0x318 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B1_12_FLEXSPIA_DATA01			0x12C 0x31C 0x4AC 0x0 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_12_ACMP_OUT00			0x12C 0x31C 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_12_LPSPI3_PCS0			0x12C 0x31C 0x50C 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_12_SAI1_RX_DATA00			0x12C 0x31C 0x594 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_12_CSI_DATA05			0x12C 0x31C 0x40C 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_12_GPIO1_IO28			0x12C 0x31C 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_12_USDHC2_DATA4			0x12C 0x31C 0x5F8 0x6 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_12_KPP_ROW01				0x12C 0x31C 0x000 0x7 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_12_ENET2_1588_EVENT2_OUT		0x12C 0x31C 0x000 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_12_FLEXIO3_FLEXIO12			0x12C 0x31C 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B1_13_FLEXSPIA_DATA00			0x130 0x320 0x4A8 0x0 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_13_ACMP_OUT01			0x130 0x320 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_13_LPSPI3_SDI			0x130 0x320 0x514 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_13_SAI1_TX_DATA00			0x130 0x320 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_13_CSI_DATA04			0x130 0x320 0x408 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_13_GPIO1_IO29			0x130 0x320 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_13_USDHC2_DATA5			0x130 0x320 0x5FC 0x6 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_13_KPP_COL01				0x130 0x320 0x000 0x7 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_13_ENET2_1588_EVENT2_IN		0x130 0x320 0x000 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_13_FLEXIO3_FLEXIO13			0x130 0x320 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B1_14_FLEXSPIA_SCLK			0x134 0x324 0x4C8 0x0 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_14_ACMP_OUT02			0x134 0x324 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_14_LPSPI3_SDO			0x134 0x324 0x518 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_14_SAI1_TX_BCLK			0x134 0x324 0x5A8 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_14_CSI_DATA03			0x134 0x324 0x404 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_14_GPIO1_IO30			0x134 0x324 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_14_USDHC2_DATA6			0x134 0x324 0x600 0x6 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_14_KPP_ROW00				0x134 0x324 0x000 0x7 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_14_ENET2_1588_EVENT3_OUT		0x134 0x324 0x000 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_14_FLEXIO3_FLEXIO14			0x134 0x324 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_AD_B1_15_FLEXSPIA_SS0_B			0x138 0x328 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_15_ACMP_OUT03			0x138 0x328 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_15_LPSPI3_SCK			0x138 0x328 0x510 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_15_SAI1_TX_SYNC			0x138 0x328 0x5AC 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_15_CSI_DATA02			0x138 0x328 0x400 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_15_GPIO1_IO31			0x138 0x328 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_15_USDHC2_DATA7			0x138 0x328 0x604 0x6 0x1
#define MXRT1060_IOMUXC_GPIO_AD_B1_15_KPP_COL00				0x138 0x328 0x000 0x7 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_15_ENET2_1588_EVENT3_IN		0x138 0x328 0x000 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_AD_B1_15_FLEXIO3_FLEXIO15			0x138 0x328 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_B0_00_LCD_CLK				0x13C 0x32C 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B0_00_QTIMER1_TIMER0			0x13C 0x32C 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_B0_00_MQS_RIGHT				0x13C 0x32C 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_B0_00_LPSPI4_PCS0				0x13C 0x32C 0x51C 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_B0_00_FLEXIO2_FLEXIO00			0x13C 0x32C 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B0_00_GPIO2_IO00				0x13C 0x32C 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B0_00_SEMC_CSX01				0x13C 0x32C 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_B0_00_ENET2_MDC				0x13C 0x32C 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_B0_01_LCD_ENABLE				0x140 0x330 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B0_01_QTIMER1_TIMER1			0x140 0x330 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_B0_01_MQS_LEFT				0x140 0x330 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_B0_01_LPSPI4_SDI				0x140 0x330 0x524 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_B0_01_FLEXIO2_FLEXIO01			0x140 0x330 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B0_01_GPIO2_IO01				0x140 0x330 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B0_01_SEMC_CSX02				0x140 0x330 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_B0_01_ENET2_MDIO				0x140 0x330 0x710 0x8 0x1

#define MXRT1060_IOMUXC_GPIO_B0_02_LCD_HSYNC				0x144 0x334 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B0_02_QTIMER1_TIMER2			0x144 0x334 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_B0_02_FLEXCAN1_TX				0x144 0x334 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_B0_02_LPSPI4_SDO				0x144 0x334 0x528 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_B0_02_FLEXIO2_FLEXIO02			0x144 0x334 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B0_02_GPIO2_IO02				0x144 0x334 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B0_02_SEMC_CSX03				0x144 0x334 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_B0_02_ENET2_1588_EVENT0_OUT		0x144 0x334 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_B0_03_LCD_VSYNC				0x148 0x338 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B0_03_QTIMER2_TIMER0			0x148 0x338 0x56C 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_B0_03_FLEXCAN1_RX				0x148 0x338 0x44C 0x2 0x3
#define MXRT1060_IOMUXC_GPIO_B0_03_LPSPI4_SCK				0x148 0x338 0x520 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_B0_03_FLEXIO2_FLEXIO03			0x148 0x338 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B0_03_GPIO2_IO03				0x148 0x338 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B0_03_WDOG2_RESET_B_DEB			0x148 0x338 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_B0_03_ENET2_1588_EVENT0_IN			0x148 0x338 0x724 0x8 0x1

#define MXRT1060_IOMUXC_GPIO_B0_04_LCD_DATA00				0x14C 0x33C 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B0_04_QTIMER2_TIMER1			0x14C 0x33C 0x570 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_B0_04_LPI2C2_SCL				0x14C 0x33C 0x4D4 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_B0_04_ARM_TRACE0				0x14C 0x33C 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_B0_04_FLEXIO2_FLEXIO04			0x14C 0x33C 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B0_04_GPIO2_IO04				0x14C 0x33C 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B0_04_SRC_BOOT_CFG00			0x14C 0x33C 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_B0_04_ENET2_TDATA03			0x14C 0x33C 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_B0_05_LCD_DATA01				0x150 0x340 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B0_05_QTIMER2_TIMER2			0x150 0x340 0x574 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_B0_05_LPI2C2_SDA				0x150 0x340 0x4D8 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_B0_05_ARM_TRACE1				0x150 0x340 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_B0_05_FLEXIO2_FLEXIO05			0x150 0x340 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B0_05_GPIO2_IO05				0x150 0x340 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B0_05_SRC_BOOT_CFG01			0x150 0x340 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_B0_05_ENET2_TDATA02			0x150 0x340 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_B0_06_LCD_DATA02				0x154 0x344 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B0_06_QTIMER3_TIMER0			0x154 0x344 0x57C 0x1 0x2
#define MXRT1060_IOMUXC_GPIO_B0_06_FLEXPWM2_PWMA00			0x154 0x344 0x478 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_B0_06_ARM_TRACE2				0x154 0x344 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_B0_06_FLEXIO2_FLEXIO06			0x154 0x344 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B0_06_GPIO2_IO06				0x154 0x344 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B0_06_SRC_BOOT_CFG02			0x154 0x344 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_B0_06_ENET2_RX_CLK				0x154 0x344 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_B0_07_LCD_DATA03				0x158 0x348 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B0_07_QTIMER3_TIMER1			0x158 0x348 0x580 0x1 0x2
#define MXRT1060_IOMUXC_GPIO_B0_07_FLEXPWM2_PWMB00			0x158 0x348 0x488 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_B0_07_ARM_TRACE3				0x158 0x348 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_B0_07_FLEXIO2_FLEXIO07			0x158 0x348 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B0_07_GPIO2_IO07				0x158 0x348 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B0_07_SRC_BOOT_CFG03			0x158 0x348 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_B0_07_ENET2_TX_ER				0x158 0x348 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_B0_08_LCD_DATA04				0x15C 0x34C 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B0_08_QTIMER3_TIMER2			0x15C 0x34C 0x584 0x1 0x2
#define MXRT1060_IOMUXC_GPIO_B0_08_FLEXPWM2_PWMA01			0x15C 0x34C 0x47C 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_B0_08_LPUART3_TX				0x15C 0x34C 0x53C 0x3 0x2
#define MXRT1060_IOMUXC_GPIO_B0_08_FLEXIO2_FLEXIO08			0x15C 0x34C 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B0_08_GPIO2_IO08				0x15C 0x34C 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B0_08_SRC_BOOT_CFG04			0x15C 0x34C 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_B0_08_ENET2_RDATA03			0x15C 0x34C 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_B0_09_LCD_DATA05				0x160 0x350 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B0_09_QTIMER4_TIMER0			0x160 0x350 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_B0_09_FLEXPWM2_PWMB01			0x160 0x350 0x48C 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_B0_09_LPUART3_RX				0x160 0x350 0x538 0x3 0x2
#define MXRT1060_IOMUXC_GPIO_B0_09_FLEXIO2_FLEXIO09			0x160 0x350 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B0_09_GPIO2_IO09				0x160 0x350 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B0_09_SRC_BOOT_CFG05			0x160 0x350 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_B0_09_ENET2_RDATA02			0x160 0x350 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_B0_10_LCD_DATA06				0x164 0x354 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B0_10_QTIMER4_TIMER1			0x164 0x354 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_B0_10_FLEXPWM2_PWMA02			0x164 0x354 0x480 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_B0_10_SAI1_TX_DATA03			0x164 0x354 0x598 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_B0_10_FLEXIO2_FLEXIO10			0x164 0x354 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B0_10_GPIO2_IO10				0x164 0x354 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B0_10_SRC_BOOT_CFG06			0x164 0x354 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_B0_10_ENET2_CRS				0x164 0x354 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_B0_11_LCD_DATA07				0x168 0x358 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B0_11_QTIMER4_TIMER2			0x168 0x358 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_B0_11_FLEXPWM2_PWMB02			0x168 0x358 0x490 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_B0_11_SAI1_TX_DATA02			0x168 0x358 0x59C 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_B0_11_FLEXIO2_FLEXIO11			0x168 0x358 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B0_11_GPIO2_IO11				0x168 0x358 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B0_11_SRC_BOOT_CFG07			0x168 0x358 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_B0_11_ENET2_COL				0x168 0x358 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_B0_12_LCD_DATA08				0x16C 0x35C 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B0_12_XBAR1_INOUT10			0x16C 0x35C 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_B0_12_ARM_TRACE_CLK			0x16C 0x35C 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_B0_12_SAI1_TX_DATA01			0x16C 0x35C 0x5A0 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_B0_12_FLEXIO2_FLEXIO12			0x16C 0x35C 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B0_12_GPIO2_IO12				0x16C 0x35C 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B0_12_SRC_BOOT_CFG08			0x16C 0x35C 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_B0_12_ENET2_TDATA00			0x16C 0x35C 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_B0_13_LCD_DATA09				0x170 0x360 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B0_13_XBAR1_INOUT11			0x170 0x360 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_B0_13_ARM_TRACE_SWO			0x170 0x360 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_B0_13_SAI1_MCLK				0x170 0x360 0x58C 0x3 0x2
#define MXRT1060_IOMUXC_GPIO_B0_13_FLEXIO2_FLEXIO13			0x170 0x360 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B0_13_GPIO2_IO13				0x170 0x360 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B0_13_SRC_BOOT_CFG09			0x170 0x360 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_B0_13_ENET2_TDATA01			0x170 0x360 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_B0_14_LCD_DATA10				0x174 0x364 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B0_14_XBAR1_INOUT12			0x174 0x364 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_B0_14_ARM_TXEV				0x174 0x364 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_B0_14_SAI1_RX_SYNC				0x174 0x364 0x5A4 0x3 0x2
#define MXRT1060_IOMUXC_GPIO_B0_14_FLEXIO2_FLEXIO14			0x174 0x364 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B0_14_GPIO2_IO14				0x174 0x364 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B0_14_SRC_BOOT_CFG10			0x174 0x364 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_B0_14_ENET2_TX_EN				0x174 0x364 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_B0_15_LCD_DATA11				0x178 0x368 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B0_15_XBAR1_INOUT13			0x178 0x368 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_B0_15_ARM_RXEV				0x178 0x368 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_B0_15_SAI1_RX_BCLK				0x178 0x368 0x590 0x3 0x2
#define MXRT1060_IOMUXC_GPIO_B0_15_FLEXIO2_FLEXIO15			0x178 0x368 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B0_15_GPIO2_IO15				0x178 0x368 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B0_15_SRC_BOOT_CFG11			0x178 0x368 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_B0_15_ENET2_TX_CLK				0x178 0x368 0x728 0x8 0x2
#define MXRT1060_IOMUXC_GPIO_B0_15_ENET2_REF_CLK2			0x178 0x368 0x70C 0x9 0x2

#define MXRT1060_IOMUXC_GPIO_B1_00_LCD_DATA12				0x17C 0x36C 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B1_00_XBAR1_INOUT14			0x17C 0x36C 0x644 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_B1_00_LPUART4_TX				0x17C 0x36C 0x544 0x2 0x2
#define MXRT1060_IOMUXC_GPIO_B1_00_SAI1_RX_DATA00			0x17C 0x36C 0x594 0x3 0x2
#define MXRT1060_IOMUXC_GPIO_B1_00_FLEXIO2_FLEXIO16			0x17C 0x36C 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B1_00_GPIO2_IO16				0x17C 0x36C 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B1_00_FLEXPWM1_PWMA03			0x17C 0x36C 0x454 0x6 0x4
#define MXRT1060_IOMUXC_GPIO_B1_00_ENET2_RX_ER				0x17C 0x36C 0x720 0x8 0x2
#define MXRT1060_IOMUXC_GPIO_B1_00_FLEXIO3_FLEXIO16			0x17C 0x36C 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_B1_01_LCD_DATA13				0x180 0x370 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B1_01_XBAR1_INOUT15			0x180 0x370 0x648 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_B1_01_LPUART4_RX				0x180 0x370 0x540 0x2 0x2
#define MXRT1060_IOMUXC_GPIO_B1_01_SAI1_TX_DATA00			0x180 0x370 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_B1_01_FLEXIO2_FLEXIO17			0x180 0x370 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B1_01_GPIO2_IO17				0x180 0x370 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B1_01_FLEXPWM1_PWMB03			0x180 0x370 0x464 0x6 0x4
#define MXRT1060_IOMUXC_GPIO_B1_01_ENET2_RDATA00			0x180 0x370 0x714 0x8 0x2
#define MXRT1060_IOMUXC_GPIO_B1_01_FLEXIO3_FLEXIO17			0x180 0x370 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_B1_02_LCD_DATA14				0x184 0x374 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B1_02_XBAR1_INOUT16			0x184 0x374 0x64C 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_B1_02_LPSPI4_PCS2				0x184 0x374 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_B1_02_SAI1_TX_BCLK				0x184 0x374 0x5A8 0x3 0x2
#define MXRT1060_IOMUXC_GPIO_B1_02_FLEXIO2_FLEXIO18			0x184 0x374 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B1_02_GPIO2_IO18				0x184 0x374 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B1_02_FLEXPWM2_PWMA03			0x184 0x374 0x474 0x6 0x4
#define MXRT1060_IOMUXC_GPIO_B1_02_ENET2_RDATA01			0x184 0x374 0x718 0x8 0x2
#define MXRT1060_IOMUXC_GPIO_B1_02_FLEXIO3_FLEXIO18			0x184 0x374 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_B1_03_LCD_DATA15				0x188 0x378 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B1_03_XBAR1_INOUT17			0x188 0x378 0x62C 0x1 0x3
#define MXRT1060_IOMUXC_GPIO_B1_03_LPSPI4_PCS1				0x188 0x378 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_B1_03_SAI1_TX_SYNC				0x188 0x378 0x5AC 0x3 0x2
#define MXRT1060_IOMUXC_GPIO_B1_03_FLEXIO2_FLEXIO19			0x188 0x378 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B1_03_GPIO2_IO19				0x188 0x378 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B1_03_FLEXPWM2_PWMB03			0x188 0x378 0x484 0x6 0x3
#define MXRT1060_IOMUXC_GPIO_B1_03_ENET2_RX_EN				0x188 0x378 0x71C 0x8 0x2
#define MXRT1060_IOMUXC_GPIO_B1_03_FLEXIO3_FLEXIO19			0x188 0x378 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_B1_04_LCD_DATA16				0x18C 0x37C 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B1_04_LPSPI4_PCS0				0x18C 0x37C 0x51C 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_B1_04_CSI_DATA15				0x18C 0x37C 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_B1_04_ENET_RX_DATA00			0x18C 0x37C 0x434 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_B1_04_FLEXIO2_FLEXIO20			0x18C 0x37C 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B1_04_GPIO2_IO20				0x18C 0x37C 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B1_04_GPT1_CLK				0x18C 0x37C 0x760 0x8 0x1
#define MXRT1060_IOMUXC_GPIO_B1_04_FLEXIO3_FLEXIO20			0x18C 0x37C 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_B1_05_LCD_DATA17				0x190 0x380 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B1_05_LPSPI4_SDI				0x190 0x380 0x524 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_B1_05_CSI_DATA14				0x190 0x380 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_B1_05_ENET_RX_DATA01			0x190 0x380 0x438 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_B1_05_FLEXIO2_FLEXIO21			0x190 0x380 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B1_05_GPIO2_IO21				0x190 0x380 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B1_05_GPT1_CAPTURE1			0x190 0x380 0x758 0x8 0x1
#define MXRT1060_IOMUXC_GPIO_B1_05_FLEXIO3_FLEXIO21			0x190 0x380 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_B1_06_LCD_DATA18				0x194 0x384 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B1_06_LPSPI4_SDO				0x194 0x384 0x528 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_B1_06_CSI_DATA13				0x194 0x384 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_B1_06_ENET_RX_EN				0x194 0x384 0x43C 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_B1_06_FLEXIO2_FLEXIO22			0x194 0x384 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B1_06_GPIO2_IO22				0x194 0x384 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B1_06_GPT1_CAPTURE2			0x194 0x384 0x75C 0x8 0x1
#define MXRT1060_IOMUXC_GPIO_B1_06_FLEXIO3_FLEXIO22			0x194 0x384 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_B1_07_LCD_DATA19				0x198 0x388 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B1_07_LPSPI4_SCK				0x198 0x388 0x520 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_B1_07_CSI_DATA12				0x198 0x388 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_B1_07_ENET_TX_DATA00			0x198 0x388 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_B1_07_FLEXIO2_FLEXIO23			0x198 0x388 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B1_07_GPIO2_IO23				0x198 0x388 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B1_07_GPT1_COMPARE1			0x198 0x388 0x000 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_B1_07_FLEXIO3_FLEXIO23			0x198 0x388 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_B1_08_LCD_DATA20				0x19C 0x38C 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B1_08_QTIMER1_TIMER3			0x19C 0x38C 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_B1_08_CSI_DATA11				0x19C 0x38C 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_B1_08_ENET_TX_DATA01			0x19C 0x38C 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_B1_08_FLEXIO2_FLEXIO24			0x19C 0x38C 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B1_08_GPIO2_IO24				0x19C 0x38C 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B1_08_FLEXCAN2_TX				0x19C 0x38C 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_B1_08_GPT1_COMPARE2			0x19C 0x38C 0x000 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_B1_08_FLEXIO3_FLEXIO24			0x19C 0x38C 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_B1_09_LCD_DATA21				0x1A0 0x390 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B1_09_QTIMER2_TIMER3			0x1A0 0x390 0x578 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_B1_09_CSI_DATA10				0x1A0 0x390 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_B1_09_ENET_TX_EN				0x1A0 0x390 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_B1_09_FLEXIO2_FLEXIO25			0x1A0 0x390 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B1_09_GPIO2_IO25				0x1A0 0x390 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B1_09_FLEXCAN2_RX				0x1A0 0x390 0x450 0x6 0x3
#define MXRT1060_IOMUXC_GPIO_B1_09_GPT1_COMPARE3			0x1A0 0x390 0x000 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_B1_09_FLEXIO3_FLEXIO25			0x1A0 0x390 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_B1_10_LCD_DATA22				0x1A4 0x394 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B1_10_QTIMER3_TIMER3			0x1A4 0x394 0x588 0x1 0x2
#define MXRT1060_IOMUXC_GPIO_B1_10_CSI_DATA00				0x1A4 0x394 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_B1_10_ENET_TX_CLK				0x1A4 0x394 0x448 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_B1_10_FLEXIO2_FLEXIO26			0x1A4 0x394 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B1_10_GPIO2_IO26				0x1A4 0x394 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B1_10_ENET_REF_CLK				0x1A4 0x394 0x42C 0x6 0x1
#define MXRT1060_IOMUXC_GPIO_B1_10_FLEXIO3_FLEXIO26			0x1A4 0x394 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_B1_11_LCD_DATA23				0x1A8 0x398 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B1_11_QTIMER4_TIMER3			0x1A8 0x398 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_B1_11_CSI_DATA01				0x1A8 0x398 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_B1_11_ENET_RX_ER				0x1A8 0x398 0x440 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_B1_11_FLEXIO2_FLEXIO27			0x1A8 0x398 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B1_11_GPIO2_IO27				0x1A8 0x398 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B1_11_LPSPI4_PCS3				0x1A8 0x398 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_B1_11_FLEXIO3_FLEXIO27			0x1A8 0x398 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_B1_12_LPUART5_TX				0x1AC 0x39C 0x54C 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_B1_12_CSI_PIXCLK				0x1AC 0x39C 0x424 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_B1_12_ENET_1588_EVENT0_IN			0x1AC 0x39C 0x444 0x3 0x2
#define MXRT1060_IOMUXC_GPIO_B1_12_FLEXIO2_FLEXIO28			0x1AC 0x39C 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B1_12_GPIO2_IO28				0x1AC 0x39C 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B1_12_USDHC1_CD_B				0x1AC 0x39C 0x5D4 0x6 0x2
#define MXRT1060_IOMUXC_GPIO_B1_12_FLEXIO3_FLEXIO28			0x1AC 0x39C 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_B1_13_WDOG1_B				0x1B0 0x3A0 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B1_13_LPUART5_RX				0x1B0 0x3A0 0x548 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_B1_13_CSI_VSYNC				0x1B0 0x3A0 0x428 0x2 0x2
#define MXRT1060_IOMUXC_GPIO_B1_13_ENET_1588_EVENT0_OUT			0x1B0 0x3A0 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_B1_13_FLEXIO2_FLEXIO29			0x1B0 0x3A0 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B1_13_GPIO2_IO29				0x1B0 0x3A0 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B1_13_USDHC1_WP				0x1B0 0x3A0 0x5D8 0x6 0x3
#define MXRT1060_IOMUXC_GPIO_B1_13_SEMC_DQS4				0x1B0 0x3A0 0x788 0x8 0x3
#define MXRT1060_IOMUXC_GPIO_B1_13_FLEXIO3_FLEXIO29			0x1B0 0x3A0 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_B1_14_ENET_MDC				0x1B4 0x3A4 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_B1_14_FLEXPWM4_PWMA02			0x1B4 0x3A4 0x49C 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_B1_14_CSI_HSYNC				0x1B4 0x3A4 0x420 0x2 0x2
#define MXRT1060_IOMUXC_GPIO_B1_14_XBAR1_IN02				0x1B4 0x3A4 0x60C 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_B1_14_FLEXIO2_FLEXIO30			0x1B4 0x3A4 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B1_14_GPIO2_IO30				0x1B4 0x3A4 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B1_14_USDHC1_VSELECT			0x1B4 0x3A4 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_B1_14_ENET2_TDATA00			0x1B4 0x3A4 0x000 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_B1_14_FLEXIO3_FLEXIO30			0x1B4 0x3A4 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_B1_15_ENET_MDIO				0x1B8 0x3A8 0x430 0x0 0x2
#define MXRT1060_IOMUXC_GPIO_B1_15_FLEXPWM4_PWMA03			0x1B8 0x3A8 0x4A0 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_B1_15_CSI_MCLK				0x1B8 0x3A8 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_B1_15_XBAR1_IN03				0x1B8 0x3A8 0x610 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_B1_15_FLEXIO2_FLEXIO31			0x1B8 0x3A8 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_B1_15_GPIO2_IO31				0x1B8 0x3A8 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_B1_15_USDHC1_RESET_B			0x1B8 0x3A8 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_B1_15_ENET2_TDATA01			0x1B8 0x3A8 0x000 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_B1_15_FLEXIO3_FLEXIO31			0x1B8 0x3A8 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_SD_B0_00_USDHC1_CMD			0x1BC 0x3AC 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_00_FLEXPWM1_PWMA00			0x1BC 0x3AC 0x458 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_SD_B0_00_LPI2C3_SCL			0x1BC 0x3AC 0x4DC 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_SD_B0_00_XBAR1_INOUT04			0x1BC 0x3AC 0x614 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_SD_B0_00_LPSPI1_SCK			0x1BC 0x3AC 0x4F0 0x4 0x1
#define MXRT1060_IOMUXC_GPIO_SD_B0_00_GPIO3_IO12			0x1BC 0x3AC 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_00_FLEXSPIA_SS1_B			0x1BC 0x3AC 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_00_ENET2_TX_EN			0x1BC 0x3AC 0x000 0x8 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_00_SEMC_DQS4				0x1BC 0x3AC 0x788 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_SD_B0_01_USDHC1_CLK			0x1C0 0x3B0 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_01_FLEXPWM1_PWMB00			0x1C0 0x3B0 0x468 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_SD_B0_01_LPI2C3_SDA			0x1C0 0x3B0 0x4E0 0x2 0x1
#define MXRT1060_IOMUXC_GPIO_SD_B0_01_XBAR1_INOUT05			0x1C0 0x3B0 0x618 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_SD_B0_01_LPSPI1_PCS0			0x1C0 0x3B0 0x4EC 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_01_GPIO3_IO13			0x1C0 0x3B0 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_01_FLEXSPIB_SS1_B			0x1C0 0x3B0 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_01_ENET2_TX_CLK			0x1C0 0x3B0 0x728 0x8 0x1
#define MXRT1060_IOMUXC_GPIO_SD_B0_01_ENET2_REF_CLK2			0x1C0 0x3B0 0x70C 0x9 0x1

#define MXRT1060_IOMUXC_GPIO_SD_B0_02_USDHC1_DATA0			0x1C4 0x3B4 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_02_FLEXPWM1_PWMA01			0x1C4 0x3B4 0x45C 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_SD_B0_02_LPUART8_CTS_B			0x1C4 0x3B4 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_02_XBAR1_INOUT06			0x1C4 0x3B4 0x61C 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_SD_B0_02_LPSPI1_SDO			0x1C4 0x3B4 0x4F8 0x4 0x1
#define MXRT1060_IOMUXC_GPIO_SD_B0_02_GPIO3_IO14			0x1C4 0x3B4 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_02_ENET2_RX_ER			0x1C4 0x3B4 0x720 0x8 0x1
#define MXRT1060_IOMUXC_GPIO_SD_B0_02_SEMC_CLK5				0x1C4 0x3B4 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_SD_B0_03_USDHC1_DATA1			0x1C8 0x3B8 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_03_FLEXPWM1_PWMB01			0x1C8 0x3B8 0x46C 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_SD_B0_03_LPUART8_RTS_B			0x1C8 0x3B8 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_03_XBAR1_INOUT07			0x1C8 0x3B8 0x620 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_SD_B0_03_LPSPI1_SDI			0x1C8 0x3B8 0x4F4 0x4 0x1
#define MXRT1060_IOMUXC_GPIO_SD_B0_03_GPIO3_IO15			0x1C8 0x3B8 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_03_ENET2_RDATA00			0x1C8 0x3B8 0x714 0x8 0x1
#define MXRT1060_IOMUXC_GPIO_SD_B0_03_SEMC_CLK6				0x1C8 0x3B8 0x000 0x9 0x0

#define MXRT1060_IOMUXC_GPIO_SD_B0_04_USDHC1_DATA2			0x1CC 0x3BC 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_04_FLEXPWM1_PWMA02			0x1CC 0x3BC 0x460 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_SD_B0_04_LPUART8_TX			0x1CC 0x3BC 0x564 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_04_XBAR1_INOUT08			0x1CC 0x3BC 0x624 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_SD_B0_04_FLEXSPIB_SS0_B			0x1CC 0x3BC 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_04_GPIO3_IO16			0x1CC 0x3BC 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_04_CCM_CLKO1				0x1CC 0x3BC 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_04_ENET2_RDATA01			0x1CC 0x3BC 0x718 0x8 0x1

#define MXRT1060_IOMUXC_GPIO_SD_B0_05_USDHC1_DATA3			0x1D0 0x3C0 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_05_FLEXPWM1_PWMB02			0x1D0 0x3C0 0x470 0x1 0x1
#define MXRT1060_IOMUXC_GPIO_SD_B0_05_LPUART8_RX			0x1D0 0x3C0 0x560 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_05_XBAR1_INOUT09			0x1D0 0x3C0 0x628 0x3 0x1
#define MXRT1060_IOMUXC_GPIO_SD_B0_05_FLEXSPIB_DQS			0x1D0 0x3C0 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_05_GPIO3_IO17			0x1D0 0x3C0 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_05_CCM_CLKO2				0x1D0 0x3C0 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B0_05_ENET2_RX_EN			0x1D0 0x3C0 0x71C 0x8 0x1

#define MXRT1060_IOMUXC_GPIO_SD_B1_00_USDHC2_DATA3			0x1D4 0x3C4 0x5F4 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_00_FLEXSPIB_DATA03			0x1D4 0x3C4 0x4C4 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_00_FLEXPWM1_PWMA03			0x1D4 0x3C4 0x454 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_00_SAI1_TX_DATA03			0x1D4 0x3C4 0x598 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_00_LPUART4_TX			0x1D4 0x3C4 0x544 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_00_GPIO3_IO00			0x1D4 0x3C4 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_00_SAI3_RX_DATA			0x1D4 0x3C4 0x778 0x8 0x1

#define MXRT1060_IOMUXC_GPIO_SD_B1_01_USDHC2_DATA2			0x1D8 0x3C8 0x5F0 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_01_FLEXSPIB_DATA02			0x1D8 0x3C8 0x4C0 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_01_FLEXPWM1_PWMB03			0x1D8 0x3C8 0x464 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_01_SAI1_TX_DATA02			0x1D8 0x3C8 0x59C 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_01_LPUART4_RX			0x1D8 0x3C8 0x540 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_01_GPIO3_IO01			0x1D8 0x3C8 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_01_SAI3_TX_DATA			0x1D8 0x3C8 0x000 0x8 0x0

#define MXRT1060_IOMUXC_GPIO_SD_B1_02_USDHC2_DATA1			0x1DC 0x3CC 0x5EC 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_02_FLEXSPIB_DATA01			0x1DC 0x3CC 0x4BC 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_02_FLEXPWM2_PWMA03			0x1DC 0x3CC 0x474 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_02_SAI1_TX_DATA01			0x1DC 0x3CC 0x5A0 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_02_FLEXCAN1_TX			0x1DC 0x3CC 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_02_GPIO3_IO02			0x1DC 0x3CC 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_02_CCM_WAIT				0x1DC 0x3CC 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_02_SAI3_TX_SYNC			0x1DC 0x3CC 0x784 0x8 0x1

#define MXRT1060_IOMUXC_GPIO_SD_B1_03_USDHC2_DATA0			0x1E0 0x3D0 0x5E8 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_03_FLEXSPIB_DATA00			0x1E0 0x3D0 0x4B8 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_03_FLEXPWM2_PWMB03			0x1E0 0x3D0 0x484 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_03_SAI1_MCLK				0x1E0 0x3D0 0x58C 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_03_FLEXCAN1_RX			0x1E0 0x3D0 0x44C 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_03_GPIO3_IO03			0x1E0 0x3D0 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_03_CCM_PMIC_READY			0x1E0 0x3D0 0x3FC 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_03_SAI3_TX_BCLK			0x1E0 0x3D0 0x780 0x8 0x1

#define MXRT1060_IOMUXC_GPIO_SD_B1_04_USDHC2_CLK			0x1E4 0x3D4 0x5DC 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_04_FLEXSPIB_SCLK			0x1E4 0x3D4 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_04_LPI2C1_SCL			0x1E4 0x3D4 0x4CC 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_04_SAI1_RX_SYNC			0x1E4 0x3D4 0x5A4 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_04_FLEXSPIA_SS1_B			0x1E4 0x3D4 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_04_GPIO3_IO04			0x1E4 0x3D4 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_04_CCM_STOP				0x1E4 0x3D4 0x000 0x6 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_04_SAI3_MCLK				0x1E4 0x3D4 0x770 0x8 0x1

#define MXRT1060_IOMUXC_GPIO_SD_B1_05_USDHC2_CMD			0x1E8 0x3D8 0x5E4 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_05_FLEXSPIA_DQS			0x1E8 0x3D8 0x4A4 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_05_LPI2C1_SDA			0x1E8 0x3D8 0x4D0 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_05_SAI1_RX_BCLK			0x1E8 0x3D8 0x590 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_05_FLEXSPIB_SS0_B			0x1E8 0x3D8 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_05_GPIO3_IO05			0x1E8 0x3D8 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_05_SAI3_RX_SYNC			0x1E8 0x3D8 0x77C 0x8 0x1

#define MXRT1060_IOMUXC_GPIO_SD_B1_06_USDHC2_RESET_B			0x1EC 0x3DC 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_06_FLEXSPIA_SS0_B			0x1EC 0x3DC 0x000 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_06_LPUART7_CTS_B			0x1EC 0x3DC 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_06_SAI1_RX_DATA00			0x1EC 0x3DC 0x594 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_06_LPSPI2_PCS0			0x1EC 0x3DC 0x4FC 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_06_GPIO3_IO06			0x1EC 0x3DC 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_06_SAI3_RX_BCLK			0x1EC 0x3DC 0x774 0x8 0x1

#define MXRT1060_IOMUXC_GPIO_SD_B1_07_SEMC_CSX01			0x1F0 0x3E0 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_07_FLEXSPIA_SCLK			0x1F0 0x3E0 0x4C8 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_07_LPUART7_RTS_B			0x1F0 0x3E0 0x000 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_07_SAI1_TX_DATA00			0x1F0 0x3E0 0x000 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_07_LPSPI2_SCK			0x1F0 0x3E0 0x500 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_07_GPIO3_IO07			0x1F0 0x3E0 0x000 0x5 0x0

#define MXRT1060_IOMUXC_GPIO_SD_B1_08_USDHC2_DATA4			0x1F4 0x3E4 0x5F8 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_08_FLEXSPIA_DATA00			0x1F4 0x3E4 0x4A8 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_08_LPUART7_TX			0x1F4 0x3E4 0x55C 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_08_SAI1_TX_BCLK			0x1F4 0x3E4 0x5A8 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_08_LPSPI2_SD0			0x1F4 0x3E4 0x508 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_08_GPIO3_IO08			0x1F4 0x3E4 0x000 0x5 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_08_SEMC_CSX02			0x1F4 0x3E4 0x000 0x6 0x0

#define MXRT1060_IOMUXC_GPIO_SD_B1_09_USDHC2_DATA5			0x1F8 0x3E8 0x5FC 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_09_FLEXSPIA_DATA01			0x1F8 0x3E8 0x4AC 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_09_LPUART7_RX			0x1F8 0x3E8 0x558 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_09_SAI1_TX_SYNC			0x1F8 0x3E8 0x5AC 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_09_LPSPI2_SDI			0x1F8 0x3E8 0x504 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_09_GPIO3_IO09			0x1F8 0x3E8 0x000 0x5 0x0

#define MXRT1060_IOMUXC_GPIO_SD_B1_10_USDHC2_DATA6			0x1FC 0x3EC 0x600 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_10_FLEXSPIA_DATA02			0x1FC 0x3EC 0x4B0 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_10_LPUART2_RX			0x1FC 0x3EC 0x52C 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_10_LPI2C2_SDA			0x1FC 0x3EC 0x4D8 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_10_LPSPI2_PCS2			0x1FC 0x3EC 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_10_GPIO3_IO10			0x1FC 0x3EC 0x000 0x5 0x0

#define MXRT1060_IOMUXC_GPIO_SD_B1_11_USDHC2_DATA7			0x200 0x3F0 0x604 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_11_FLEXSPIA_DATA03			0x200 0x3F0 0x4B4 0x1 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_11_LPUART2_TX			0x200 0x3F0 0x530 0x2 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_11_LPI2C2_SCL			0x200 0x3F0 0x4D4 0x3 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_11_LPSPI2_PCS3			0x200 0x3F0 0x000 0x4 0x0
#define MXRT1060_IOMUXC_GPIO_SD_B1_11_GPIO3_IO11			0x200 0x3F0 0x000 0x5 0x0

#define MXRT1060_IOMUXC_GPIO_SPI_B0_00					0x65C 0x6B4 0x000 0 0x0
#define MXRT1060_IOMUXC_GPIO_SPI_B0_01_FLEXSPI2_B_SCLK			0x660 0x6B8 0x754 0x0 0x1
#define MXRT1060_IOMUXC_GPIO_SPI_B0_02_FLEXSPI2_A_DATA00		0x664 0x6BC 0x730 0x0 0x2
#define MXRT1060_IOMUXC_GPIO_SPI_B0_03_FLEXSPI2_B_DATA02		0x668 0x6C0 0x748 0x0 0x1
#define MXRT1060_IOMUXC_GPIO_SPI_B0_04_FLEXSPI2_B_DATA03		0x66C 0x6C4 0x74C 0x0 0x1
#define MXRT1060_IOMUXC_GPIO_SPI_B0_05_FLEXSPI2_A_SS0_B			0x670 0x6C8 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SPI_B0_06_FLEXSPI2_A_DATA02		0x674 0x6CC 0x738 0x0 0x2
#define MXRT1060_IOMUXC_GPIO_SPI_B0_07_FLEXSPI2_B_DATA01		0x678 0x6D0 0x744 0x0 0x1
#define MXRT1060_IOMUXC_GPIO_SPI_B0_08_FLEXSPI2_A_SCLK			0x67C 0x6D4 0x750 0x0 0x2
#define MXRT1060_IOMUXC_GPIO_SPI_B0_09_FLEXSPI2_A_DQS			0x680 0x6D8 0x72C 0x0 0x2
#define MXRT1060_IOMUXC_GPIO_SPI_B0_10_FLEXSPI2_A_DATA03		0x684 0x6DC 0x73C 0x0 0x2
#define MXRT1060_IOMUXC_GPIO_SPI_B0_11_FLEXSPI2_B_DATA00		0x688 0x6E0 0x740 0x0 0x1
#define MXRT1060_IOMUXC_GPIO_SPI_B0_12_FLEXSPI2_A_DATA01		0x68C 0x6E4 0x734 0x0 0x2
#define MXRT1060_IOMUXC_GPIO_SPI_B0_13					0x690 0x6E8 0x000 0 0x0
#define MXRT1060_IOMUXC_GPIO_SPI_B1_00_FLEXSPI2_A_DQS			0x694 0x6EC 0x72C 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SPI_B1_01_FLEXSPI2_A_DATA03		0x698 0x6F0 0x73C 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SPI_B1_02_FLEXSPI2_A_DATA02		0x69C 0x6F4 0x738 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SPI_B1_03_FLEXSPI2_A_DATA01		0x6A0 0x6F8 0x734 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SPI_B1_04_FLEXSPI2_A_DATA00		0x6A4 0x6FC 0x730 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SPI_B1_05_FLEXSPI2_A_SCLK			0x6A8 0x700 0x750 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SPI_B1_06_FLEXSPI2_A_SS0_B			0x6AC 0x704 0x000 0x0 0x0
#define MXRT1060_IOMUXC_GPIO_SPI_B1_07					0x6B0 0x708 0x000 0 0x0

#endif /* _DT_BINDINGS_PINCTRL_IMXRT1060_PINFUNC_H */
