// Seed: 1985901695
module module_0 (
    input wor id_0,
    output wire id_1,
    input supply1 id_2,
    input tri id_3#(
        .id_13(1'h0),
        .id_14(id_13),
        .id_15(1),
        .id_16(1)
    ),
    input wand id_4,
    output wire id_5,
    input supply1 id_6,
    output wire id_7,
    input wire id_8,
    input supply1 id_9,
    input tri0 id_10,
    output tri1 id_11
);
  assign id_15 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input wor id_2,
    output tri1 id_3,
    output tri id_4,
    input wand id_5,
    input supply1 id_6,
    output wand id_7,
    input supply0 id_8,
    input supply1 id_9,
    input wand id_10,
    input supply1 id_11,
    input supply0 id_12,
    output wor id_13,
    input wire id_14,
    input wand id_15
    , id_19,
    input tri id_16,
    output wire id_17
);
  assign id_13 = id_1 && "" || 1;
  module_0(
      id_2, id_13, id_6, id_5, id_1, id_3, id_10, id_4, id_2, id_2, id_14, id_17
  );
endmodule
