{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653112741099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653112741099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 13:59:00 2022 " "Processing started: Sat May 21 13:59:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653112741099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653112741099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tst2 -c tst2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tst2 -c tst2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653112741099 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1653112741308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_division.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Division-behav " "Found design unit 1: Clock_Division-behav" {  } { { "Clock_Division.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/Clock_Division.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653112741618 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Division " "Found entity 1: Clock_Division" {  } { { "Clock_Division.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/Clock_Division.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653112741618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653112741618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_time-behav " "Found design unit 1: cnt_time-behav" {  } { { "cnt_time.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/cnt_time.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653112741619 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_time " "Found entity 1: cnt_time" {  } { { "cnt_time.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/cnt_time.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653112741619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653112741619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tst2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tst2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tst2 " "Found entity 1: tst2" {  } { { "tst2.bdf" "" { Schematic "E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/tst2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653112741620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653112741620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tst2 " "Elaborating entity \"tst2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1653112741643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_time cnt_time:cnt " "Elaborating entity \"cnt_time\" for hierarchy \"cnt_time:cnt\"" {  } { { "tst2.bdf" "cnt" { Schematic "E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/tst2.bdf" { { 288 608 792 400 "cnt" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653112741645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Division Clock_Division:inst " "Elaborating entity \"Clock_Division\" for hierarchy \"Clock_Division:inst\"" {  } { { "tst2.bdf" "inst" { Schematic "E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/tst2.bdf" { { 304 424 584 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653112741657 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock_Division:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock_Division:inst\|Mod0\"" {  } { { "Clock_Division.vhd" "Mod0" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/Clock_Division.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653112741856 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1653112741856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_Division:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Clock_Division:inst\|lpm_divide:Mod0\"" {  } { { "Clock_Division.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/Clock_Division.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653112741887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock_Division:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"Clock_Division:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653112741887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 26 " "Parameter \"LPM_WIDTHD\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653112741887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653112741887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653112741887 ""}  } { { "Clock_Division.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/Clock_Division.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653112741887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qcm " "Found entity 1: lpm_divide_qcm" {  } { { "db/lpm_divide_qcm.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/db/lpm_divide_qcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653112741940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653112741940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/db/sign_div_unsign_fnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653112741947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653112741947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_iaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_iaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_iaf " "Found entity 1: alt_u_div_iaf" {  } { { "db/alt_u_div_iaf.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/db/alt_u_div_iaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653112742001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653112742001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653112742072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653112742072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653112742122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653112742122 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cnt_time.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/cnt_time.vhd" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1653112742427 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1653112742427 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED8s\[7\] GND " "Pin \"LED8s\[7\]\" is stuck at GND" {  } { { "tst2.bdf" "" { Schematic "E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/tst2.bdf" { { 328 816 992 344 "LED8s\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653112742477 "|tst2|LED8s[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1653112742477 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cnt_time:cnt\|SE\[2\] High " "Register cnt_time:cnt\|SE\[2\] will power up to High" {  } { { "cnt_time.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/cnt_time.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1653112742483 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cnt_time:cnt\|SE\[1\] High " "Register cnt_time:cnt\|SE\[1\] will power up to High" {  } { { "cnt_time.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/cnt_time.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1653112742483 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cnt_time:cnt\|SE\[0\] High " "Register cnt_time:cnt\|SE\[0\] will power up to High" {  } { { "cnt_time.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/cnt_time.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1653112742483 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1653112742483 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1653112742587 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1653112742875 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653112742875 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "217 " "Implemented 217 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1653112742919 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1653112742919 ""} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1653112742919 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1653112742919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653112742949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 13:59:02 2022 " "Processing ended: Sat May 21 13:59:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653112742949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653112742949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653112742949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653112742949 ""}
