#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Wed Apr 25 13:25:03 2018
# Process ID: 11328
# Current directory: D:/imt/vhdl-imt/game_v1/game_v1.runs/synth_1
# Command line: vivado.exe -log prbs.vds -mode batch -messageDb vivado.pb -notrace -source prbs.tcl
# Log file: D:/imt/vhdl-imt/game_v1/game_v1.runs/synth_1/prbs.vds
# Journal file: D:/imt/vhdl-imt/game_v1/game_v1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source prbs.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Command: synth_design -top prbs -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1748 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 282.457 ; gain = 75.359
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'prbs' [D:/imt/vhdl-imt/game_v1/game_v1.srcs/sources_1/new/prbs.vhd:22]
	Parameter TAP_0 bound to: 0 - type: integer 
	Parameter TAP_1 bound to: 1 - type: integer 
	Parameter NB_OUT bound to: 4 - type: integer 
	Parameter NB_PRBS bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'prbs' (1#1) [D:/imt/vhdl-imt/game_v1/game_v1.srcs/sources_1/new/prbs.vhd:22]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 319.773 ; gain = 112.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 319.773 ; gain = 112.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 319.773 ; gain = 112.676
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 326.387 ; gain = 119.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module prbs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 448.113 ; gain = 241.016
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 448.137 ; gain = 241.039
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 448.137 ; gain = 241.039

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[27]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[26]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[25]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[24]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[23]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[22]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[21]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[20]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[19]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[18]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[17]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[16]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[15]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[14]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[13]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[12]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[11]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[10]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[9]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[8]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[7]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[6]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[5]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[4]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[3]) is unused and will be removed from module prbs.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[2]) is unused and will be removed from module prbs.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 458.301 ; gain = 251.203
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 458.301 ; gain = 251.203

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 458.301 ; gain = 251.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 468.008 ; gain = 260.910
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 468.008 ; gain = 260.910

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 468.008 ; gain = 260.910
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 468.008 ; gain = 260.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 468.008 ; gain = 260.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 468.008 ; gain = 260.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 468.008 ; gain = 260.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 468.008 ; gain = 260.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 468.008 ; gain = 260.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |    12|
|3     |LUT3 |     6|
|4     |LUT6 |     2|
|5     |FDCE |     6|
|6     |FDPE |     6|
|7     |LDC  |     6|
|8     |IBUF |     9|
|9     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    52|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 468.008 ; gain = 260.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 468.008 ; gain = 260.910
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 468.008 ; gain = 260.910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LDC => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 532.410 ; gain = 325.313
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 532.410 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 25 13:25:38 2018...
