INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 03:11:36 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.755ns  (required time - arrival time)
  Source:                 fork8/generateBlocks[1].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mulf1/operator/SignificandMultiplication/bh7_w31_0_c1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 2.866ns (48.781%)  route 3.009ns (51.219%))
  Logic Levels:           7  (DSP48E1=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2391, unset)         0.508     0.508    fork8/generateBlocks[1].regblock/clk
    SLICE_X17Y75         FDSE                                         r  fork8/generateBlocks[1].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDSE (Prop_fdse_C_Q)         0.216     0.724 f  fork8/generateBlocks[1].regblock/transmitValue_reg/Q
                         net (fo=7, routed)           0.517     1.241    buffer12/control/transmitValue
    SLICE_X17Y74         LUT5 (Prop_lut5_I2_O)        0.043     1.284 r  buffer12/control/dataReg[0]_i_2__2/O
                         net (fo=6, routed)           0.208     1.491    control_merge2/tehb/control/dataReg_reg[0]_1
    SLICE_X15Y75         LUT4 (Prop_lut4_I3_O)        0.043     1.534 r  control_merge2/tehb/control/Memory[0][0]_i_2__4/O
                         net (fo=13, routed)          0.386     1.920    buffer33/fifo/control_merge2_index
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.043     1.963 r  buffer33/fifo/tmp_storeData[30]_INST_0_i_3/O
                         net (fo=73, routed)          0.323     2.286    buffer18/control/p_2_in
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.043     2.329 r  buffer18/control/tmp_storeData[23]_INST_0_i_1/O
                         net (fo=5, routed)           0.361     2.690    buffer18/control/D[23]
    SLICE_X10Y76         LUT4 (Prop_lut4_I1_O)        0.043     2.733 r  buffer18/control/g0_b0__46__1_i_2/O
                         net (fo=26, routed)          0.529     3.263    buffer18/control/g0_b0__46__1_i_2_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I1_O)        0.043     3.306 r  buffer18/control/g0_b2__42_i_2/O
                         net (fo=12, routed)          0.239     3.545    mulf1/operator/SignificandMultiplication/tile_0_mult/ip_rhs[3]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[3]_P[31])
                                                      2.392     5.937 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[31]
                         net (fo=1, routed)           0.447     6.383    mulf1/operator/SignificandMultiplication/bh7_w31_0_c0
    SLICE_X11Y77         FDRE                                         r  mulf1/operator/SignificandMultiplication/bh7_w31_0_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=2391, unset)         0.483     3.683    mulf1/operator/SignificandMultiplication/clk
    SLICE_X11Y77         FDRE                                         r  mulf1/operator/SignificandMultiplication/bh7_w31_0_c1_reg/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X11Y77         FDRE (Setup_fdre_C_D)       -0.019     3.628    mulf1/operator/SignificandMultiplication/bh7_w31_0_c1_reg
  -------------------------------------------------------------------
                         required time                          3.628    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                 -2.755    




