INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL PROJECTS/VIVADO/TESTING PROJECTS/SINE_WAVE_PWM_REAL/SINE_WAVE_PWM_REAL.srcs/sources_1/new/SINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine
