Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/BPOGODA/Desktop/ucisw2_projekt-master/ucisw2_projekt-master/src/game_controller_test_static_isim_beh.exe -prj C:/Users/BPOGODA/Desktop/ucisw2_projekt-master/ucisw2_projekt-master/src/game_controller_test_static_beh.prj work.game_controller_test_static 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/BPOGODA/Desktop/ucisw2_projekt-master/ucisw2_projekt-master/src/vga_800x600.vhd" into library work
Parsing VHDL file "C:/Users/BPOGODA/Desktop/ucisw2_projekt-master/ucisw2_projekt-master/src/game_controller.vhd" into library work
Parsing VHDL file "C:/Users/BPOGODA/Desktop/ucisw2_projekt-master/ucisw2_projekt-master/src/game_controller_test_static.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity game_controller [game_controller_default]
Compiling architecture behavioral of entity vga_800x600 [vga_800x600_default]
Compiling architecture behavior of entity game_controller_test_static
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable C:/Users/BPOGODA/Desktop/ucisw2_projekt-master/ucisw2_projekt-master/src/game_controller_test_static_isim_beh.exe
Fuse Memory Usage: 37148 KB
Fuse CPU Usage: 1044 ms
