{"vcs1":{"timestamp_begin":1726589001.101215952, "rt":1.52, "ut":0.59, "st":0.25}}
{"vcselab":{"timestamp_begin":1726589002.684646428, "rt":1.17, "ut":0.26, "st":0.05}}
{"link":{"timestamp_begin":1726589003.915389054, "rt":0.37, "ut":0.23, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726589000.633900165}
{"VCS_COMP_START_TIME": 1726589000.633900165}
{"VCS_COMP_END_TIME": 1726589013.216941173}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 353868}}
{"stitch_vcselab": {"peak_mem": 225776}}
