{
  "Top": "DigitRec",
  "RtlTop": "DigitRec",
  "RtlPrefix": "",
  "RtlSubPrefix": "DigitRec_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu280",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "global_training_set": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<256>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "port",
          "interface": "global_training_set_address0",
          "name": "global_training_set_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "global_training_set_ce0",
          "name": "global_training_set_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "global_training_set_q0",
          "name": "global_training_set_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "global_test_set": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<256>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "port",
          "interface": "global_test_set_address0",
          "name": "global_test_set_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "global_test_set_ce0",
          "name": "global_test_set_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "global_test_set_q0",
          "name": "global_test_set_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "global_results": {
      "index": "2",
      "direction": "out",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "global_results_address0",
          "name": "global_results_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "global_results_ce0",
          "name": "global_results_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "global_results_we0",
          "name": "global_results_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "global_results_d0",
          "name": "global_results_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "run": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "run",
          "name": "run",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": ["set_directive_top DigitRec -name DigitRec"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "DigitRec"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "9005 ~ 9540283008",
    "Latency": "9004"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "DigitRec",
    "Version": "1.0",
    "DisplayName": "Digitrec",
    "Revision": "2113869907",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_DigitRec_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/digitrec.cpp"],
    "Vhdl": [
      "impl\/vhdl\/DigitRec_DigitRec_Pipeline_FIND_MAX_DIST.vhd",
      "impl\/vhdl\/DigitRec_DigitRec_Pipeline_INCREMENT.vhd",
      "impl\/vhdl\/DigitRec_DigitRec_Pipeline_LANES_INSERTION_SORT_OUTER.vhd",
      "impl\/vhdl\/DigitRec_DigitRec_Pipeline_VITIS_LOOP_51_1.vhd",
      "impl\/vhdl\/DigitRec_DigitRec_Pipeline_VITIS_LOOP_205_1.vhd",
      "impl\/vhdl\/DigitRec_DigitRec_Pipeline_VITIS_LOOP_212_2.vhd",
      "impl\/vhdl\/DigitRec_DigitRec_Pipeline_VITIS_LOOP_216_3.vhd",
      "impl\/vhdl\/DigitRec_DigitRec_Pipeline_VITIS_LOOP_254_4.vhd",
      "impl\/vhdl\/DigitRec_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/DigitRec_mac_muladd_6ns_9ns_9ns_15_4_1.vhd",
      "impl\/vhdl\/DigitRec_mux_21_32_1_1.vhd",
      "impl\/vhdl\/DigitRec_mux_32_32_1_1.vhd",
      "impl\/vhdl\/DigitRec_mux_42_32_1_1.vhd",
      "impl\/vhdl\/DigitRec_mux_53_32_1_1.vhd",
      "impl\/vhdl\/DigitRec_mux_63_32_1_1.vhd",
      "impl\/vhdl\/DigitRec_mux_73_32_1_1.vhd",
      "impl\/vhdl\/DigitRec_mux_83_32_1_1.vhd",
      "impl\/vhdl\/DigitRec_mux_104_32_1_1.vhd",
      "impl\/vhdl\/DigitRec_mux_1207_32_1_1.vhd",
      "impl\/vhdl\/DigitRec_results_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/DigitRec_test_set_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/DigitRec_training_set_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/DigitRec.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/DigitRec_DigitRec_Pipeline_FIND_MAX_DIST.v",
      "impl\/verilog\/DigitRec_DigitRec_Pipeline_INCREMENT.v",
      "impl\/verilog\/DigitRec_DigitRec_Pipeline_LANES_INSERTION_SORT_OUTER.v",
      "impl\/verilog\/DigitRec_DigitRec_Pipeline_VITIS_LOOP_51_1.v",
      "impl\/verilog\/DigitRec_DigitRec_Pipeline_VITIS_LOOP_205_1.v",
      "impl\/verilog\/DigitRec_DigitRec_Pipeline_VITIS_LOOP_212_2.v",
      "impl\/verilog\/DigitRec_DigitRec_Pipeline_VITIS_LOOP_216_3.v",
      "impl\/verilog\/DigitRec_DigitRec_Pipeline_VITIS_LOOP_254_4.v",
      "impl\/verilog\/DigitRec_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/DigitRec_mac_muladd_6ns_9ns_9ns_15_4_1.v",
      "impl\/verilog\/DigitRec_mux_21_32_1_1.v",
      "impl\/verilog\/DigitRec_mux_32_32_1_1.v",
      "impl\/verilog\/DigitRec_mux_42_32_1_1.v",
      "impl\/verilog\/DigitRec_mux_53_32_1_1.v",
      "impl\/verilog\/DigitRec_mux_63_32_1_1.v",
      "impl\/verilog\/DigitRec_mux_73_32_1_1.v",
      "impl\/verilog\/DigitRec_mux_83_32_1_1.v",
      "impl\/verilog\/DigitRec_mux_104_32_1_1.v",
      "impl\/verilog\/DigitRec_mux_1207_32_1_1.v",
      "impl\/verilog\/DigitRec_results_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/DigitRec_results_RAM_AUTO_1R1W.v",
      "impl\/verilog\/DigitRec_test_set_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/DigitRec_test_set_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/DigitRec_training_set_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/DigitRec_training_set_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/DigitRec.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/DigitRec.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "global_training_set_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"global_training_set_address0": "DATA"},
      "ports": ["global_training_set_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "global_training_set"
        }]
    },
    "global_training_set_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"global_training_set_q0": "DATA"},
      "ports": ["global_training_set_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "global_training_set"
        }]
    },
    "global_test_set_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"global_test_set_address0": "DATA"},
      "ports": ["global_test_set_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "global_test_set"
        }]
    },
    "global_test_set_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"global_test_set_q0": "DATA"},
      "ports": ["global_test_set_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "global_test_set"
        }]
    },
    "global_results_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"global_results_address0": "DATA"},
      "ports": ["global_results_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "global_results"
        }]
    },
    "global_results_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"global_results_d0": "DATA"},
      "ports": ["global_results_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "global_results"
        }]
    },
    "run": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"run": "DATA"},
      "ports": ["run"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "run"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "global_training_set_address0": {
      "dir": "out",
      "width": "14"
    },
    "global_training_set_ce0": {
      "dir": "out",
      "width": "1"
    },
    "global_training_set_q0": {
      "dir": "in",
      "width": "256"
    },
    "global_test_set_address0": {
      "dir": "out",
      "width": "11"
    },
    "global_test_set_ce0": {
      "dir": "out",
      "width": "1"
    },
    "global_test_set_q0": {
      "dir": "in",
      "width": "256"
    },
    "global_results_address0": {
      "dir": "out",
      "width": "11"
    },
    "global_results_ce0": {
      "dir": "out",
      "width": "1"
    },
    "global_results_we0": {
      "dir": "out",
      "width": "1"
    },
    "global_results_d0": {
      "dir": "out",
      "width": "8"
    },
    "run": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "DigitRec",
      "Instances": [
        {
          "ModuleName": "DigitRec_Pipeline_VITIS_LOOP_212_2",
          "InstanceName": "grp_DigitRec_Pipeline_VITIS_LOOP_212_2_fu_46240"
        },
        {
          "ModuleName": "DigitRec_Pipeline_VITIS_LOOP_216_3",
          "InstanceName": "grp_DigitRec_Pipeline_VITIS_LOOP_216_3_fu_46248"
        },
        {
          "ModuleName": "DigitRec_Pipeline_VITIS_LOOP_205_1",
          "InstanceName": "grp_DigitRec_Pipeline_VITIS_LOOP_205_1_fu_46256"
        },
        {
          "ModuleName": "DigitRec_Pipeline_VITIS_LOOP_254_4",
          "InstanceName": "grp_DigitRec_Pipeline_VITIS_LOOP_254_4_fu_46264"
        },
        {
          "ModuleName": "DigitRec_Pipeline_LANES_INSERTION_SORT_OUTER",
          "InstanceName": "grp_DigitRec_Pipeline_LANES_INSERTION_SORT_OUTER_fu_46272"
        },
        {
          "ModuleName": "DigitRec_Pipeline_VITIS_LOOP_51_1",
          "InstanceName": "grp_DigitRec_Pipeline_VITIS_LOOP_51_1_fu_46519"
        },
        {
          "ModuleName": "DigitRec_Pipeline_FIND_MAX_DIST",
          "InstanceName": "grp_DigitRec_Pipeline_FIND_MAX_DIST_fu_46525"
        },
        {
          "ModuleName": "DigitRec_Pipeline_INCREMENT",
          "InstanceName": "grp_DigitRec_Pipeline_INCREMENT_fu_46772"
        }
      ]
    },
    "Info": {
      "DigitRec_Pipeline_VITIS_LOOP_212_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "DigitRec_Pipeline_VITIS_LOOP_216_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "DigitRec_Pipeline_VITIS_LOOP_51_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "DigitRec_Pipeline_FIND_MAX_DIST": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "DigitRec_Pipeline_LANES_INSERTION_SORT_OUTER": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "DigitRec_Pipeline_INCREMENT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "DigitRec_Pipeline_VITIS_LOOP_254_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "DigitRec_Pipeline_VITIS_LOOP_205_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "DigitRec": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "DigitRec_Pipeline_VITIS_LOOP_212_2": {
        "Latency": {
          "LatencyBest": "9002",
          "LatencyAvg": "9002",
          "LatencyWorst": "9002",
          "PipelineII": "9002",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.966"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_212_2",
            "TripCount": "9000",
            "Latency": "9000",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "31",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "93",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "DigitRec_Pipeline_VITIS_LOOP_216_3": {
        "Latency": {
          "LatencyBest": "2002",
          "LatencyAvg": "2002",
          "LatencyWorst": "2002",
          "PipelineII": "2002",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.290"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_216_3",
            "TripCount": "2000",
            "Latency": "2000",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "25",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "67",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "DigitRec_Pipeline_VITIS_LOOP_51_1": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "258",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.102"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_51_1",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "20",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "88",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "DigitRec_Pipeline_FIND_MAX_DIST": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.194"
        },
        "Loops": [{
            "Name": "FIND_MAX_DIST",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "69",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "778",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "DigitRec_Pipeline_LANES_INSERTION_SORT_OUTER": {
        "Latency": {
          "LatencyBest": "122",
          "LatencyAvg": "122",
          "LatencyWorst": "122",
          "PipelineII": "122",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.729"
        },
        "Loops": [{
            "Name": "LANES_INSERTION_SORT_OUTER",
            "TripCount": "120",
            "Latency": "120",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "210",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1266",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "DigitRec_Pipeline_INCREMENT": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.304"
        },
        "Loops": [{
            "Name": "INCREMENT",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "325",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "263",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "DigitRec_Pipeline_VITIS_LOOP_254_4": {
        "Latency": {
          "LatencyBest": "2002",
          "LatencyAvg": "2002",
          "LatencyWorst": "2002",
          "PipelineII": "2002",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.346"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_254_4",
            "TripCount": "2000",
            "Latency": "2000",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "25",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "67",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "DigitRec_Pipeline_VITIS_LOOP_205_1": {
        "Latency": {
          "LatencyBest": "9002",
          "LatencyAvg": "9002",
          "LatencyWorst": "9002",
          "PipelineII": "9002",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.966"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_205_1",
            "TripCount": "9000",
            "Latency": "9000",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "31",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "71",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "DigitRec": {
        "Latency": {
          "LatencyBest": "9004",
          "LatencyAvg": "4770146006",
          "LatencyWorst": "9540283007",
          "PipelineIIMin": "9005",
          "PipelineIIMax": "9540283008",
          "PipelineII": "9005 ~ 9540283008",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.274"
        },
        "Loops": [{
            "Name": "TEST_LOOP",
            "TripCount": "2000",
            "Latency": "9540272000",
            "PipelineII": "",
            "PipelineDepth": "4770136",
            "Loops": [{
                "Name": "TRAINING_LOOP_LANES",
                "TripCount": "18000",
                "Latency": "4770000",
                "PipelineII": "",
                "PipelineDepth": "265"
              }]
          }],
        "Area": {
          "BRAM_18K": "115",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "2",
          "DSP": "1",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "5235",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "6665",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "4",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "~0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-12-17 15:07:26 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
