// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _depthwise_conv2d_fix_2_HH_
#define _depthwise_conv2d_fix_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mul_mul_16s_16s_32_1_1.h"
#include "depthwise_conv2d_fix_2_empty.h"

namespace ap_rtl {

struct depthwise_conv2d_fix_2 : public sc_module {
    // Port declarations 23
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<7> > input_height;
    sc_in< sc_lv<6> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_in< sc_lv<6> > output_height;
    sc_in< sc_lv<6> > output_width;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;
    sc_out< sc_lv<4> > bias_address0;
    sc_out< sc_logic > bias_ce0;
    sc_in< sc_lv<16> > bias_q0;
    sc_out< sc_lv<8> > kernel_0_address0;
    sc_out< sc_logic > kernel_0_ce0;
    sc_in< sc_lv<16> > kernel_0_q0;


    // Module declarations
    depthwise_conv2d_fix_2(sc_module_name name);
    SC_HAS_PROCESS(depthwise_conv2d_fix_2);

    ~depthwise_conv2d_fix_2();

    sc_trace_file* mVcdFile;

    depthwise_conv2d_fix_2_empty* empty_U;
    network_mul_mul_16s_16s_32_1_1<1,1,16,16,32>* network_mul_mul_16s_16s_32_1_1_U24;
    sc_signal< sc_lv<12> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > zext_ln37_fu_288_p1;
    sc_signal< sc_lv<9> > zext_ln37_reg_599;
    sc_signal< sc_lv<14> > zext_ln37_6_cast_fu_292_p1;
    sc_signal< sc_lv<14> > zext_ln37_6_cast_reg_604;
    sc_signal< sc_lv<9> > zext_ln45_fu_296_p1;
    sc_signal< sc_lv<9> > zext_ln45_reg_609;
    sc_signal< sc_lv<14> > zext_ln45_1_cast_fu_300_p1;
    sc_signal< sc_lv<14> > zext_ln45_1_cast_reg_614;
    sc_signal< sc_lv<5> > empty_56_fu_304_p1;
    sc_signal< sc_lv<5> > empty_56_reg_619;
    sc_signal< sc_lv<5> > empty_57_fu_308_p1;
    sc_signal< sc_lv<5> > empty_57_reg_624;
    sc_signal< sc_lv<9> > add_ln22_fu_312_p2;
    sc_signal< sc_lv<9> > add_ln22_reg_629;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<9> > add_ln22_1_fu_317_p2;
    sc_signal< sc_lv<9> > add_ln22_1_reg_634;
    sc_signal< sc_lv<5> > out_d_fu_328_p2;
    sc_signal< sc_lv<5> > out_d_reg_642;
    sc_signal< sc_lv<8> > zext_ln26_fu_346_p1;
    sc_signal< sc_lv<8> > zext_ln26_reg_647;
    sc_signal< sc_lv<1> > icmp_ln22_fu_322_p2;
    sc_signal< sc_lv<4> > i_fu_356_p2;
    sc_signal< sc_lv<4> > i_reg_655;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln24_fu_350_p2;
    sc_signal< sc_lv<32> > buffer_4_fu_396_p1;
    sc_signal< sc_lv<32> > buffer_4_reg_670;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<5> > out_h_fu_405_p2;
    sc_signal< sc_lv<5> > out_h_reg_678;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<14> > tmp8_fu_425_p2;
    sc_signal< sc_lv<14> > tmp8_reg_683;
    sc_signal< sc_lv<1> > icmp_ln31_fu_400_p2;
    sc_signal< sc_lv<5> > out_w_fu_435_p2;
    sc_signal< sc_lv<5> > out_w_reg_691;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<14> > zext_ln35_fu_441_p1;
    sc_signal< sc_lv<14> > zext_ln35_reg_696;
    sc_signal< sc_lv<1> > icmp_ln32_fu_430_p2;
    sc_signal< sc_lv<2> > k_h_fu_451_p2;
    sc_signal< sc_lv<2> > k_h_reg_704;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<5> > sub_ln37_fu_473_p2;
    sc_signal< sc_lv<5> > sub_ln37_reg_709;
    sc_signal< sc_lv<1> > icmp_ln35_fu_445_p2;
    sc_signal< sc_lv<14> > tmp6_fu_499_p2;
    sc_signal< sc_lv<14> > tmp6_reg_714;
    sc_signal< sc_lv<2> > k_w_fu_524_p2;
    sc_signal< sc_lv<2> > k_w_reg_722;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > icmp_ln36_fu_518_p2;
    sc_signal< sc_lv<5> > add_ln37_5_fu_554_p2;
    sc_signal< sc_lv<5> > add_ln37_5_reg_732;
    sc_signal< sc_lv<16> > input_load_reg_737;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<19> > trunc_ln9_reg_747;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<32> > buffer_fu_586_p2;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<4> > empty_address0;
    sc_signal< sc_logic > empty_ce0;
    sc_signal< sc_logic > empty_we0;
    sc_signal< sc_lv<16> > empty_q0;
    sc_signal< sc_lv<5> > out_d_0_reg_168;
    sc_signal< sc_lv<9> > phi_mul_reg_180;
    sc_signal< sc_lv<9> > phi_mul2_reg_192;
    sc_signal< sc_lv<4> > i_0_reg_204;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<5> > out_h_0_reg_216;
    sc_signal< sc_lv<5> > out_w_0_reg_228;
    sc_signal< sc_lv<32> > buffer_0_reg_240;
    sc_signal< sc_lv<2> > k_h_0_reg_250;
    sc_signal< sc_lv<32> > buffer_1_reg_261;
    sc_signal< sc_lv<2> > k_w_0_reg_273;
    sc_signal< sc_lv<64> > zext_ln26_5_fu_381_p1;
    sc_signal< sc_lv<64> > zext_ln29_fu_386_p1;
    sc_signal< sc_lv<64> > zext_ln26_3_fu_391_p1;
    sc_signal< sc_lv<64> > zext_ln45_1_fu_513_p1;
    sc_signal< sc_lv<64> > zext_ln37_14_fu_549_p1;
    sc_signal< sc_lv<64> > zext_ln37_12_fu_562_p1;
    sc_signal< sc_lv<7> > sext_ln4_fu_284_p1;
    sc_signal< sc_lv<4> > trunc_ln26_fu_334_p1;
    sc_signal< sc_lv<7> > shl_ln_fu_338_p3;
    sc_signal< sc_lv<5> > zext_ln26_2_fu_362_p1;
    sc_signal< sc_lv<5> > add_ln26_1_fu_366_p2;
    sc_signal< sc_lv<8> > zext_ln26_4_fu_372_p1;
    sc_signal< sc_lv<8> > add_ln26_fu_376_p2;
    sc_signal< sc_lv<9> > zext_ln37_7_cast_fu_411_p1;
    sc_signal< sc_lv<9> > tmp7_fu_415_p2;
    sc_signal< sc_lv<9> > tmp8_fu_425_p0;
    sc_signal< sc_lv<6> > tmp8_fu_425_p1;
    sc_signal< sc_lv<4> > shl_ln4_fu_461_p3;
    sc_signal< sc_lv<5> > zext_ln37_10_fu_469_p1;
    sc_signal< sc_lv<5> > zext_ln37_9_fu_457_p1;
    sc_signal< sc_lv<5> > tmp2_fu_479_p2;
    sc_signal< sc_lv<9> > tmp2_cast_fu_485_p1;
    sc_signal< sc_lv<9> > tmp_fu_489_p2;
    sc_signal< sc_lv<7> > tmp6_fu_499_p0;
    sc_signal< sc_lv<9> > tmp6_fu_499_p1;
    sc_signal< sc_lv<14> > add_ln45_fu_509_p2;
    sc_signal< sc_lv<5> > zext_ln37_11_fu_530_p1;
    sc_signal< sc_lv<5> > add_ln37_fu_534_p2;
    sc_signal< sc_lv<14> > zext_ln37_13_fu_540_p1;
    sc_signal< sc_lv<14> > add_ln37_4_fu_544_p2;
    sc_signal< sc_lv<32> > sext_ln37_fu_559_p1;
    sc_signal< sc_lv<32> > mul_ln37_fu_592_p2;
    sc_signal< sc_lv<32> > sext_ln37_4_fu_583_p1;
    sc_signal< sc_lv<12> > ap_NS_fsm;
    sc_signal< sc_lv<14> > tmp6_fu_499_p10;
    sc_signal< sc_lv<14> > tmp8_fu_425_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<12> ap_ST_fsm_state1;
    static const sc_lv<12> ap_ST_fsm_state2;
    static const sc_lv<12> ap_ST_fsm_state3;
    static const sc_lv<12> ap_ST_fsm_state4;
    static const sc_lv<12> ap_ST_fsm_state5;
    static const sc_lv<12> ap_ST_fsm_state6;
    static const sc_lv<12> ap_ST_fsm_state7;
    static const sc_lv<12> ap_ST_fsm_state8;
    static const sc_lv<12> ap_ST_fsm_state9;
    static const sc_lv<12> ap_ST_fsm_state10;
    static const sc_lv<12> ap_ST_fsm_state11;
    static const sc_lv<12> ap_ST_fsm_state12;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_1F;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln22_1_fu_317_p2();
    void thread_add_ln22_fu_312_p2();
    void thread_add_ln26_1_fu_366_p2();
    void thread_add_ln26_fu_376_p2();
    void thread_add_ln37_4_fu_544_p2();
    void thread_add_ln37_5_fu_554_p2();
    void thread_add_ln37_fu_534_p2();
    void thread_add_ln45_fu_509_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_bias_address0();
    void thread_bias_ce0();
    void thread_buffer_4_fu_396_p1();
    void thread_buffer_fu_586_p2();
    void thread_empty_56_fu_304_p1();
    void thread_empty_57_fu_308_p1();
    void thread_empty_address0();
    void thread_empty_ce0();
    void thread_empty_we0();
    void thread_i_fu_356_p2();
    void thread_icmp_ln22_fu_322_p2();
    void thread_icmp_ln24_fu_350_p2();
    void thread_icmp_ln31_fu_400_p2();
    void thread_icmp_ln32_fu_430_p2();
    void thread_icmp_ln35_fu_445_p2();
    void thread_icmp_ln36_fu_518_p2();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_k_h_fu_451_p2();
    void thread_k_w_fu_524_p2();
    void thread_kernel_0_address0();
    void thread_kernel_0_ce0();
    void thread_out_d_fu_328_p2();
    void thread_out_h_fu_405_p2();
    void thread_out_w_fu_435_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_sext_ln37_4_fu_583_p1();
    void thread_sext_ln37_fu_559_p1();
    void thread_sext_ln4_fu_284_p1();
    void thread_shl_ln4_fu_461_p3();
    void thread_shl_ln_fu_338_p3();
    void thread_sub_ln37_fu_473_p2();
    void thread_tmp2_cast_fu_485_p1();
    void thread_tmp2_fu_479_p2();
    void thread_tmp6_fu_499_p0();
    void thread_tmp6_fu_499_p1();
    void thread_tmp6_fu_499_p10();
    void thread_tmp6_fu_499_p2();
    void thread_tmp7_fu_415_p2();
    void thread_tmp8_fu_425_p0();
    void thread_tmp8_fu_425_p00();
    void thread_tmp8_fu_425_p1();
    void thread_tmp8_fu_425_p2();
    void thread_tmp_fu_489_p2();
    void thread_trunc_ln26_fu_334_p1();
    void thread_zext_ln26_2_fu_362_p1();
    void thread_zext_ln26_3_fu_391_p1();
    void thread_zext_ln26_4_fu_372_p1();
    void thread_zext_ln26_5_fu_381_p1();
    void thread_zext_ln26_fu_346_p1();
    void thread_zext_ln29_fu_386_p1();
    void thread_zext_ln35_fu_441_p1();
    void thread_zext_ln37_10_fu_469_p1();
    void thread_zext_ln37_11_fu_530_p1();
    void thread_zext_ln37_12_fu_562_p1();
    void thread_zext_ln37_13_fu_540_p1();
    void thread_zext_ln37_14_fu_549_p1();
    void thread_zext_ln37_6_cast_fu_292_p1();
    void thread_zext_ln37_7_cast_fu_411_p1();
    void thread_zext_ln37_9_fu_457_p1();
    void thread_zext_ln37_fu_288_p1();
    void thread_zext_ln45_1_cast_fu_300_p1();
    void thread_zext_ln45_1_fu_513_p1();
    void thread_zext_ln45_fu_296_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
