|part1
CLOCK_50 => CLOCK_50.IN3
CLOCK2_50 => CLOCK2_50.IN1
KEY[0] => reset.IN1
KEY[1] => KEY[1].IN1
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
FPGA_I2C_SCLK <= aud_setup:fir_setup.ext_1_SCLK
FPGA_I2C_SDAT <> aud_setup:fir_setup.ext_1_SDAT
AUD_XCK <= audio_pll:clock_gen.audio_pll_0_audio_clk_clk
AUD_DACLRCK => AUD_DACLRCK.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN3
AUD_BCLK => AUD_BCLK.IN2
AUD_DACDAT <= aud_setup:fir_setup.ext_DACDAT
GPIO_DIN => GPIO_DIN.IN1
GPIO_BCLK <= AUD_BCLK.DB_MAX_OUTPUT_PORT_TYPE
GPIO_LRCLK <= AUD_ADCLRCK.DB_MAX_OUTPUT_PORT_TYPE
AUD_ADCDAT => AUD_ADCDAT.IN1
GPIO_XCK <= audio_pll:clock_gen.audio_pll_0_audio_clk_clk
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => SW[3].IN1
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~


|part1|altera_up_clock_edge:detect
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|part1|audio_pll:clock_gen
audio_pll_0_audio_clk_clk <= audio_pll_audio_pll_0:audio_pll_0.audio_clk_clk
audio_pll_0_ref_clk_clk => audio_pll_0_ref_clk_clk.IN1
audio_pll_0_ref_reset_reset => audio_pll_0_ref_reset_reset.IN1
audio_pll_0_reset_source_reset <= audio_pll_audio_pll_0:audio_pll_0.reset_source_reset


|part1|audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0
ref_clk_clk => ref_clk_clk.IN1
ref_reset_reset => ref_reset_reset.IN1
audio_clk_clk <= audio_pll_audio_pll_0_audio_pll:audio_pll.outclk_0
reset_source_reset <= altera_up_avalon_reset_from_locked_signal:reset_from_locked.reset


|part1|audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|part1|audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|part1|audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked
locked => reset.DATAIN
reset <= locked.DB_MAX_OUTPUT_PORT_TYPE


|part1|i2s_receive:rx1
sck => data_right[0]~reg0.CLK
sck => data_right[1]~reg0.CLK
sck => data_right[2]~reg0.CLK
sck => data_right[3]~reg0.CLK
sck => data_right[4]~reg0.CLK
sck => data_right[5]~reg0.CLK
sck => data_right[6]~reg0.CLK
sck => data_right[7]~reg0.CLK
sck => data_right[8]~reg0.CLK
sck => data_right[9]~reg0.CLK
sck => data_right[10]~reg0.CLK
sck => data_right[11]~reg0.CLK
sck => data_right[12]~reg0.CLK
sck => data_right[13]~reg0.CLK
sck => data_right[14]~reg0.CLK
sck => data_right[15]~reg0.CLK
sck => data_left[0]~reg0.CLK
sck => data_left[1]~reg0.CLK
sck => data_left[2]~reg0.CLK
sck => data_left[3]~reg0.CLK
sck => data_left[4]~reg0.CLK
sck => data_left[5]~reg0.CLK
sck => data_left[6]~reg0.CLK
sck => data_left[7]~reg0.CLK
sck => data_left[8]~reg0.CLK
sck => data_left[9]~reg0.CLK
sck => data_left[10]~reg0.CLK
sck => data_left[11]~reg0.CLK
sck => data_left[12]~reg0.CLK
sck => data_left[13]~reg0.CLK
sck => data_left[14]~reg0.CLK
sck => data_left[15]~reg0.CLK
sck => shift[15].CLK
sck => shift[14].CLK
sck => shift[13].CLK
sck => shift[12].CLK
sck => shift[11].CLK
sck => shift[10].CLK
sck => shift[9].CLK
sck => shift[8].CLK
sck => shift[7].CLK
sck => shift[6].CLK
sck => shift[5].CLK
sck => shift[4].CLK
sck => shift[3].CLK
sck => shift[2].CLK
sck => shift[1].CLK
sck => shift[0].CLK
sck => wsdd.CLK
sck => wsd.CLK
sck => counter[0].CLK
sck => counter[1].CLK
sck => counter[2].CLK
sck => counter[3].CLK
sck => counter[4].CLK
ws => wsd.DATAIN
sd => shift.DATAB
sd => shift.DATAB
sd => shift.DATAB
sd => shift.DATAB
sd => shift.DATAB
sd => shift.DATAB
sd => shift.DATAB
sd => shift.DATAB
sd => shift.DATAB
sd => shift.DATAB
sd => shift.DATAB
sd => shift.DATAB
sd => shift.DATAB
sd => shift.DATAB
sd => shift.DATAB
sd => shift.DATAB
data_left[0] <= data_left[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_left[1] <= data_left[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_left[2] <= data_left[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_left[3] <= data_left[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_left[4] <= data_left[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_left[5] <= data_left[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_left[6] <= data_left[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_left[7] <= data_left[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_left[8] <= data_left[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_left[9] <= data_left[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_left[10] <= data_left[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_left[11] <= data_left[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_left[12] <= data_left[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_left[13] <= data_left[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_left[14] <= data_left[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_left[15] <= data_left[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_right[0] <= data_right[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_right[1] <= data_right[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_right[2] <= data_right[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_right[3] <= data_right[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_right[4] <= data_right[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_right[5] <= data_right[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_right[6] <= data_right[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_right[7] <= data_right[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_right[8] <= data_right[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_right[9] <= data_right[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_right[10] <= data_right[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_right[11] <= data_right[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_right[12] <= data_right[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_right[13] <= data_right[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_right[14] <= data_right[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_right[15] <= data_right[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup
clk_clk => clk_clk.IN5
ext_ADCDAT => ext_ADCDAT.IN1
ext_ADCLRCK => ext_ADCLRCK.IN1
ext_BCLK => ext_BCLK.IN1
ext_DACDAT <= aud_setup_audio_0:audio_0.AUD_DACDAT
ext_DACLRCK => ext_DACLRCK.IN1
ext_1_SDAT <> aud_setup_audio_and_video_config_0:audio_and_video_config_0.I2C_SDAT
ext_1_SCLK <= aud_setup_audio_and_video_config_0:audio_and_video_config_0.I2C_SCLK
fir_left_input_data[0] => fir_left_input_data[0].IN1
fir_left_input_data[1] => fir_left_input_data[1].IN1
fir_left_input_data[2] => fir_left_input_data[2].IN1
fir_left_input_data[3] => fir_left_input_data[3].IN1
fir_left_input_data[4] => fir_left_input_data[4].IN1
fir_left_input_data[5] => fir_left_input_data[5].IN1
fir_left_input_data[6] => fir_left_input_data[6].IN1
fir_left_input_data[7] => fir_left_input_data[7].IN1
fir_left_input_data[8] => fir_left_input_data[8].IN1
fir_left_input_data[9] => fir_left_input_data[9].IN1
fir_left_input_data[10] => fir_left_input_data[10].IN1
fir_left_input_data[11] => fir_left_input_data[11].IN1
fir_left_input_data[12] => fir_left_input_data[12].IN1
fir_left_input_data[13] => fir_left_input_data[13].IN1
fir_left_input_data[14] => fir_left_input_data[14].IN1
fir_left_input_data[15] => fir_left_input_data[15].IN1
fir_left_input_valid => fir_left_input_valid.IN1
fir_left_input_error[0] => fir_left_input_error[0].IN1
fir_left_input_error[1] => fir_left_input_error[1].IN1
fir_left_output_data[0] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[1] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[2] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[3] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[4] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[5] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[6] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[7] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[8] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[9] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[10] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[11] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[12] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[13] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[14] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[15] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[16] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[17] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[18] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[19] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[20] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[21] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[22] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[23] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[24] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[25] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[26] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[27] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[28] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[29] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[30] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_data[31] <= aud_setup_FIR_LEFT:fir_left.ast_source_data
fir_left_output_valid <= aud_setup_FIR_LEFT:fir_left.ast_source_valid
fir_left_output_error[0] <= aud_setup_FIR_LEFT:fir_left.ast_source_error
fir_left_output_error[1] <= aud_setup_FIR_LEFT:fir_left.ast_source_error
fir_right_input_data[0] => fir_right_input_data[0].IN1
fir_right_input_data[1] => fir_right_input_data[1].IN1
fir_right_input_data[2] => fir_right_input_data[2].IN1
fir_right_input_data[3] => fir_right_input_data[3].IN1
fir_right_input_data[4] => fir_right_input_data[4].IN1
fir_right_input_data[5] => fir_right_input_data[5].IN1
fir_right_input_data[6] => fir_right_input_data[6].IN1
fir_right_input_data[7] => fir_right_input_data[7].IN1
fir_right_input_data[8] => fir_right_input_data[8].IN1
fir_right_input_data[9] => fir_right_input_data[9].IN1
fir_right_input_data[10] => fir_right_input_data[10].IN1
fir_right_input_data[11] => fir_right_input_data[11].IN1
fir_right_input_data[12] => fir_right_input_data[12].IN1
fir_right_input_data[13] => fir_right_input_data[13].IN1
fir_right_input_data[14] => fir_right_input_data[14].IN1
fir_right_input_data[15] => fir_right_input_data[15].IN1
fir_right_input_valid => fir_right_input_valid.IN1
fir_right_input_error[0] => fir_right_input_error[0].IN1
fir_right_input_error[1] => fir_right_input_error[1].IN1
fir_right_output_data[0] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[1] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[2] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[3] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[4] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[5] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[6] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[7] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[8] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[9] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[10] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[11] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[12] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[13] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[14] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[15] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[16] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[17] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[18] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[19] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[20] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[21] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[22] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[23] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[24] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[25] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[26] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[27] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[28] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[29] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[30] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_data[31] <= aud_setup_FIR_LEFT:fir_right.ast_source_data
fir_right_output_valid <= aud_setup_FIR_LEFT:fir_right.ast_source_valid
fir_right_output_error[0] <= aud_setup_FIR_LEFT:fir_right.ast_source_error
fir_right_output_error[1] <= aud_setup_FIR_LEFT:fir_right.ast_source_error
left_input_data[0] => left_input_data[0].IN1
left_input_data[1] => left_input_data[1].IN1
left_input_data[2] => left_input_data[2].IN1
left_input_data[3] => left_input_data[3].IN1
left_input_data[4] => left_input_data[4].IN1
left_input_data[5] => left_input_data[5].IN1
left_input_data[6] => left_input_data[6].IN1
left_input_data[7] => left_input_data[7].IN1
left_input_data[8] => left_input_data[8].IN1
left_input_data[9] => left_input_data[9].IN1
left_input_data[10] => left_input_data[10].IN1
left_input_data[11] => left_input_data[11].IN1
left_input_data[12] => left_input_data[12].IN1
left_input_data[13] => left_input_data[13].IN1
left_input_data[14] => left_input_data[14].IN1
left_input_data[15] => left_input_data[15].IN1
left_input_data[16] => left_input_data[16].IN1
left_input_data[17] => left_input_data[17].IN1
left_input_data[18] => left_input_data[18].IN1
left_input_data[19] => left_input_data[19].IN1
left_input_data[20] => left_input_data[20].IN1
left_input_data[21] => left_input_data[21].IN1
left_input_data[22] => left_input_data[22].IN1
left_input_data[23] => left_input_data[23].IN1
left_input_data[24] => left_input_data[24].IN1
left_input_data[25] => left_input_data[25].IN1
left_input_data[26] => left_input_data[26].IN1
left_input_data[27] => left_input_data[27].IN1
left_input_data[28] => left_input_data[28].IN1
left_input_data[29] => left_input_data[29].IN1
left_input_data[30] => left_input_data[30].IN1
left_input_data[31] => left_input_data[31].IN1
left_input_valid => left_input_valid.IN1
left_input_ready <= aud_setup_audio_0:audio_0.to_dac_left_channel_ready
left_output_ready => left_output_ready.IN1
left_output_data[0] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[1] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[2] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[3] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[4] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[5] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[6] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[7] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[8] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[9] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[10] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[11] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[12] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[13] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[14] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[15] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[16] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[17] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[18] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[19] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[20] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[21] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[22] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[23] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[24] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[25] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[26] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[27] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[28] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[29] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[30] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_data[31] <= aud_setup_audio_0:audio_0.from_adc_left_channel_data
left_output_valid <= aud_setup_audio_0:audio_0.from_adc_left_channel_valid
reset_reset_n => _.IN1
right_input_data[0] => right_input_data[0].IN1
right_input_data[1] => right_input_data[1].IN1
right_input_data[2] => right_input_data[2].IN1
right_input_data[3] => right_input_data[3].IN1
right_input_data[4] => right_input_data[4].IN1
right_input_data[5] => right_input_data[5].IN1
right_input_data[6] => right_input_data[6].IN1
right_input_data[7] => right_input_data[7].IN1
right_input_data[8] => right_input_data[8].IN1
right_input_data[9] => right_input_data[9].IN1
right_input_data[10] => right_input_data[10].IN1
right_input_data[11] => right_input_data[11].IN1
right_input_data[12] => right_input_data[12].IN1
right_input_data[13] => right_input_data[13].IN1
right_input_data[14] => right_input_data[14].IN1
right_input_data[15] => right_input_data[15].IN1
right_input_data[16] => right_input_data[16].IN1
right_input_data[17] => right_input_data[17].IN1
right_input_data[18] => right_input_data[18].IN1
right_input_data[19] => right_input_data[19].IN1
right_input_data[20] => right_input_data[20].IN1
right_input_data[21] => right_input_data[21].IN1
right_input_data[22] => right_input_data[22].IN1
right_input_data[23] => right_input_data[23].IN1
right_input_data[24] => right_input_data[24].IN1
right_input_data[25] => right_input_data[25].IN1
right_input_data[26] => right_input_data[26].IN1
right_input_data[27] => right_input_data[27].IN1
right_input_data[28] => right_input_data[28].IN1
right_input_data[29] => right_input_data[29].IN1
right_input_data[30] => right_input_data[30].IN1
right_input_data[31] => right_input_data[31].IN1
right_input_valid => right_input_valid.IN1
right_input_ready <= aud_setup_audio_0:audio_0.to_dac_right_channel_ready
right_output_ready => right_output_ready.IN1
right_output_data[0] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[1] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[2] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[3] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[4] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[5] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[6] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[7] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[8] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[9] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[10] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[11] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[12] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[13] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[14] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[15] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[16] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[17] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[18] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[19] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[20] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[21] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[22] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[23] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[24] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[25] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[26] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[27] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[28] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[29] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[30] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_data[31] <= aud_setup_audio_0:audio_0.from_adc_right_channel_data
right_output_valid <= aud_setup_audio_0:audio_0.from_adc_right_channel_valid


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left
clk => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.clk
reset_n => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.reset_n
ast_sink_data[0] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[0]
ast_sink_data[1] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[1]
ast_sink_data[2] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[2]
ast_sink_data[3] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[3]
ast_sink_data[4] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[4]
ast_sink_data[5] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[5]
ast_sink_data[6] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[6]
ast_sink_data[7] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[7]
ast_sink_data[8] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[8]
ast_sink_data[9] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[9]
ast_sink_data[10] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[10]
ast_sink_data[11] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[11]
ast_sink_data[12] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[12]
ast_sink_data[13] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[13]
ast_sink_data[14] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[14]
ast_sink_data[15] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[15]
ast_sink_valid => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_valid
ast_sink_error[0] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_error[0]
ast_sink_error[1] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_error[1]
ast_source_data[0] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[0]
ast_source_data[1] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[1]
ast_source_data[2] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[2]
ast_source_data[3] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[3]
ast_source_data[4] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[4]
ast_source_data[5] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[5]
ast_source_data[6] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[6]
ast_source_data[7] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[7]
ast_source_data[8] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[8]
ast_source_data[9] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[9]
ast_source_data[10] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[10]
ast_source_data[11] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[11]
ast_source_data[12] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[12]
ast_source_data[13] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[13]
ast_source_data[14] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[14]
ast_source_data[15] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[15]
ast_source_data[16] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[16]
ast_source_data[17] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[17]
ast_source_data[18] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[18]
ast_source_data[19] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[19]
ast_source_data[20] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[20]
ast_source_data[21] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[21]
ast_source_data[22] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[22]
ast_source_data[23] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[23]
ast_source_data[24] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[24]
ast_source_data[25] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[25]
ast_source_data[26] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[26]
ast_source_data[27] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[27]
ast_source_data[28] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[28]
ast_source_data[29] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[29]
ast_source_data[30] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[30]
ast_source_data[31] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[31]
ast_source_valid <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_valid
ast_source_error[0] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_error[0]
ast_source_error[1] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_error[1]


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => aud_setup_FIR_LEFT_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[21]
ast_source_data[22] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[22]
ast_source_data[23] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[23]
ast_source_data[24] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[24]
ast_source_data[25] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[25]
ast_source_data[26] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[26]
ast_source_data[27] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[27]
ast_source_data[28] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[28]
ast_source_data[29] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[29]
ast_source_data[30] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[30]
ast_source_data[31] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[31]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[12]
ast_sink_data[13] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[13]
ast_sink_data[14] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[14]
ast_sink_data[15] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[15]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= at_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= at_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= at_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= at_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= at_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= at_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= at_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= at_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_data[8] => data[8].DATAIN
at_sink_data[9] => data[9].DATAIN
at_sink_data[10] => data[10].DATAIN
at_sink_data[11] => data[11].DATAIN
at_sink_data[12] => data[12].DATAIN
at_sink_data[13] => data[13].DATAIN
at_sink_data[14] => data[14].DATAIN
at_sink_data[15] => data[15].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
clk => data_out[22].CLK
clk => data_out[23].CLK
clk => data_out[24].CLK
clk => data_out[25].CLK
clk => data_out[26].CLK
clk => data_out[27].CLK
clk => data_out[28].CLK
clk => data_out[29].CLK
clk => data_out[30].CLK
clk => data_out[31].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[21].ACLR
reset_n => data_out[22].ACLR
reset_n => data_out[23].ACLR
reset_n => data_out[24].ACLR
reset_n => data_out[25].ACLR
reset_n => data_out[26].ACLR
reset_n => data_out[27].ACLR
reset_n => data_out[28].ACLR
reset_n => data_out[29].ACLR
reset_n => data_out[30].ACLR
reset_n => data_out[31].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[27] <= data_out[27].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[28] <= data_out[28].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[29] <= data_out[29].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[30] <= data_out[30].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[31] <= data_out[31].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[0]
xIn_0[1] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[1]
xIn_0[2] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[2]
xIn_0[3] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[3]
xIn_0[4] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[4]
xIn_0[5] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[5]
xIn_0[6] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[6]
xIn_0[7] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[7]
xIn_0[8] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[8]
xIn_0[9] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[9]
xIn_0[10] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[10]
xIn_0[11] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[11]
xIn_0[12] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[12]
xIn_0[13] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[13]
xIn_0[14] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[14]
xIn_0[15] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[15]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[21] <= u0_m0_wo0_accum_o[21].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[22] <= u0_m0_wo0_accum_o[22].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[23] <= u0_m0_wo0_accum_o[23].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[24] <= u0_m0_wo0_accum_o[24].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[25] <= u0_m0_wo0_accum_o[25].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[26] <= u0_m0_wo0_accum_o[26].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[27] <= u0_m0_wo0_accum_o[27].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[28] <= u0_m0_wo0_accum_o[28].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[29] <= u0_m0_wo0_accum_o[29].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[30] <= u0_m0_wo0_accum_o[30].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[31] <= u0_m0_wo0_accum_o[31].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[8].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_accum_o[21].CLK
clk => u0_m0_wo0_accum_o[22].CLK
clk => u0_m0_wo0_accum_o[23].CLK
clk => u0_m0_wo0_accum_o[24].CLK
clk => u0_m0_wo0_accum_o[25].CLK
clk => u0_m0_wo0_accum_o[26].CLK
clk => u0_m0_wo0_accum_o[27].CLK
clk => u0_m0_wo0_accum_o[28].CLK
clk => u0_m0_wo0_accum_o[29].CLK
clk => u0_m0_wo0_accum_o[30].CLK
clk => u0_m0_wo0_accum_o[31].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][0].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][1].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][2].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][3].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][4].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][5].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][6].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][7].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][8].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][9].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][10].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][11].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][12].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][13].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][14].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][15].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][16].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][17].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][18].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][19].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][20].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][21].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][22].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][23].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][24].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][25].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][26].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][0].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][1].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][2].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][3].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][4].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][5].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][6].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][7].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][8].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][9].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][10].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][0].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][1].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][2].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][3].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][4].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][5].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][6].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][7].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][8].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][9].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][10].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][11].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][12].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][13].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][14].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][15].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[6].CLK
clk => d_xIn_0_13_wraddr_q[0].CLK
clk => d_xIn_0_13_rdcnt_i[0].CLK
clk => d_xIn_0_13_sticky_ena_q[0].CLK
clk => d_xIn_0_13_cmpReg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[7].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[7].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[6].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_cm0_q[8].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_ca0_i[4].CLK
clk => u0_m0_wo0_ca0_i[5].CLK
clk => u0_m0_wo0_ca0_i[6].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[8].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[7].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_14.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => altera_syncram:d_xIn_0_13_mem_dmem.clock0
clk => altera_syncram:d_xIn_0_13_mem_dmem.clock1
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay.clk
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[8].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_accum_o[21].ACLR
areset => u0_m0_wo0_accum_o[22].ACLR
areset => u0_m0_wo0_accum_o[23].ACLR
areset => u0_m0_wo0_accum_o[24].ACLR
areset => u0_m0_wo0_accum_o[25].ACLR
areset => u0_m0_wo0_accum_o[26].ACLR
areset => u0_m0_wo0_accum_o[27].ACLR
areset => u0_m0_wo0_accum_o[28].ACLR
areset => u0_m0_wo0_accum_o[29].ACLR
areset => u0_m0_wo0_accum_o[30].ACLR
areset => u0_m0_wo0_accum_o[31].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][15].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][16].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][17].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][18].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][19].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][20].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][21].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][22].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][23].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][24].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][25].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][26].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][15].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[6].ACLR
areset => d_xIn_0_13_wraddr_q[0].PRESET
areset => d_xIn_0_13_rdcnt_i[0].ACLR
areset => d_xIn_0_13_sticky_ena_q[0].ACLR
areset => d_xIn_0_13_cmpReg_q[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[7].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[7].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[6].ACLR
areset => u0_m0_wo0_cm0_q[0].ACLR
areset => u0_m0_wo0_cm0_q[1].ACLR
areset => u0_m0_wo0_cm0_q[2].PRESET
areset => u0_m0_wo0_cm0_q[3].PRESET
areset => u0_m0_wo0_cm0_q[4].PRESET
areset => u0_m0_wo0_cm0_q[5].PRESET
areset => u0_m0_wo0_cm0_q[6].PRESET
areset => u0_m0_wo0_cm0_q[7].PRESET
areset => u0_m0_wo0_cm0_q[8].PRESET
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_ca0_i[4].ACLR
areset => u0_m0_wo0_ca0_i[5].ACLR
areset => u0_m0_wo0_ca0_i[6].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[8].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[7].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_14.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => altera_syncram:d_xIn_0_13_mem_dmem.aclr1
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay.aclr


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_j914:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_j914:auto_generated.address_a[0]
address_b[0] => altera_syncram_j914:auto_generated.address_b[0]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_j914:auto_generated.clock0
clock1 => altera_syncram_j914:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_j914:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_j914:auto_generated.data_a[0]
data_a[1] => altera_syncram_j914:auto_generated.data_a[1]
data_a[2] => altera_syncram_j914:auto_generated.data_a[2]
data_a[3] => altera_syncram_j914:auto_generated.data_a[3]
data_a[4] => altera_syncram_j914:auto_generated.data_a[4]
data_a[5] => altera_syncram_j914:auto_generated.data_a[5]
data_a[6] => altera_syncram_j914:auto_generated.data_a[6]
data_a[7] => altera_syncram_j914:auto_generated.data_a[7]
data_a[8] => altera_syncram_j914:auto_generated.data_a[8]
data_a[9] => altera_syncram_j914:auto_generated.data_a[9]
data_a[10] => altera_syncram_j914:auto_generated.data_a[10]
data_a[11] => altera_syncram_j914:auto_generated.data_a[11]
data_a[12] => altera_syncram_j914:auto_generated.data_a[12]
data_a[13] => altera_syncram_j914:auto_generated.data_a[13]
data_a[14] => altera_syncram_j914:auto_generated.data_a[14]
data_a[15] => altera_syncram_j914:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altera_syncram_j914:auto_generated.q_b[0]
q_b[1] <= altera_syncram_j914:auto_generated.q_b[1]
q_b[2] <= altera_syncram_j914:auto_generated.q_b[2]
q_b[3] <= altera_syncram_j914:auto_generated.q_b[3]
q_b[4] <= altera_syncram_j914:auto_generated.q_b[4]
q_b[5] <= altera_syncram_j914:auto_generated.q_b[5]
q_b[6] <= altera_syncram_j914:auto_generated.q_b[6]
q_b[7] <= altera_syncram_j914:auto_generated.q_b[7]
q_b[8] <= altera_syncram_j914:auto_generated.q_b[8]
q_b[9] <= altera_syncram_j914:auto_generated.q_b[9]
q_b[10] <= altera_syncram_j914:auto_generated.q_b[10]
q_b[11] <= altera_syncram_j914:auto_generated.q_b[11]
q_b[12] <= altera_syncram_j914:auto_generated.q_b[12]
q_b[13] <= altera_syncram_j914:auto_generated.q_b[13]
q_b[14] <= altera_syncram_j914:auto_generated.q_b[14]
q_b[15] <= altera_syncram_j914:auto_generated.q_b[15]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_j914:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated
aclr1 => altsyncram_kmb4:altsyncram1.aclr1
address_a[0] => altsyncram_kmb4:altsyncram1.address_a[0]
address_b[0] => altsyncram_kmb4:altsyncram1.address_b[0]
clock0 => altsyncram_kmb4:altsyncram1.clock0
clock1 => altsyncram_kmb4:altsyncram1.clock1
clocken1 => altsyncram_kmb4:altsyncram1.clocken1
data_a[0] => altsyncram_kmb4:altsyncram1.data_a[0]
data_a[1] => altsyncram_kmb4:altsyncram1.data_a[1]
data_a[2] => altsyncram_kmb4:altsyncram1.data_a[2]
data_a[3] => altsyncram_kmb4:altsyncram1.data_a[3]
data_a[4] => altsyncram_kmb4:altsyncram1.data_a[4]
data_a[5] => altsyncram_kmb4:altsyncram1.data_a[5]
data_a[6] => altsyncram_kmb4:altsyncram1.data_a[6]
data_a[7] => altsyncram_kmb4:altsyncram1.data_a[7]
data_a[8] => altsyncram_kmb4:altsyncram1.data_a[8]
data_a[9] => altsyncram_kmb4:altsyncram1.data_a[9]
data_a[10] => altsyncram_kmb4:altsyncram1.data_a[10]
data_a[11] => altsyncram_kmb4:altsyncram1.data_a[11]
data_a[12] => altsyncram_kmb4:altsyncram1.data_a[12]
data_a[13] => altsyncram_kmb4:altsyncram1.data_a[13]
data_a[14] => altsyncram_kmb4:altsyncram1.data_a[14]
data_a[15] => altsyncram_kmb4:altsyncram1.data_a[15]
q_b[0] <= altsyncram_kmb4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_kmb4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_kmb4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_kmb4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_kmb4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_kmb4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_kmb4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_kmb4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_kmb4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_kmb4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_kmb4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_kmb4:altsyncram1.q_b[11]
q_b[12] <= altsyncram_kmb4:altsyncram1.q_b[12]
q_b[13] <= altsyncram_kmb4:altsyncram1.q_b[13]
q_b[14] <= altsyncram_kmb4:altsyncram1.q_b[14]
q_b[15] <= altsyncram_kmb4:altsyncram1.q_b[15]
wren_a => altsyncram_kmb4:altsyncram1.wren_a


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1
aclr1 => dataout_reg[15].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[0] => lutrama8.PORTAADDR
address_a[0] => lutrama9.PORTAADDR
address_a[0] => lutrama10.PORTAADDR
address_a[0] => lutrama11.PORTAADDR
address_a[0] => lutrama12.PORTAADDR
address_a[0] => lutrama13.PORTAADDR
address_a[0] => lutrama14.PORTAADDR
address_a[0] => lutrama15.PORTAADDR
address_b[0] => rdaddr_reg[0].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => lutrama8.CLK0
clock0 => lutrama9.CLK0
clock0 => lutrama10.CLK0
clock0 => lutrama11.CLK0
clock0 => lutrama12.CLK0
clock0 => lutrama13.CLK0
clock0 => lutrama14.CLK0
clock0 => lutrama15.CLK0
clock0 => rdaddr_reg[0].CLK
clock1 => dataout_reg[15].CLK
clock1 => dataout_reg[14].CLK
clock1 => dataout_reg[13].CLK
clock1 => dataout_reg[12].CLK
clock1 => dataout_reg[11].CLK
clock1 => dataout_reg[10].CLK
clock1 => dataout_reg[9].CLK
clock1 => dataout_reg[8].CLK
clock1 => dataout_reg[7].CLK
clock1 => dataout_reg[6].CLK
clock1 => dataout_reg[5].CLK
clock1 => dataout_reg[4].CLK
clock1 => dataout_reg[3].CLK
clock1 => dataout_reg[2].CLK
clock1 => dataout_reg[1].CLK
clock1 => dataout_reg[0].CLK
clocken1 => dataout_reg[15].ENA
clocken1 => dataout_reg[14].ENA
clocken1 => dataout_reg[13].ENA
clocken1 => dataout_reg[12].ENA
clocken1 => dataout_reg[11].ENA
clocken1 => dataout_reg[10].ENA
clocken1 => dataout_reg[9].ENA
clocken1 => dataout_reg[8].ENA
clocken1 => dataout_reg[7].ENA
clocken1 => dataout_reg[6].ENA
clocken1 => dataout_reg[5].ENA
clocken1 => dataout_reg[4].ENA
clocken1 => dataout_reg[3].ENA
clocken1 => dataout_reg[2].ENA
clocken1 => dataout_reg[1].ENA
clocken1 => dataout_reg[0].ENA
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
data_a[8] => lutrama8.PORTADATAIN
data_a[9] => lutrama9.PORTADATAIN
data_a[10] => lutrama10.PORTADATAIN
data_a[11] => lutrama11.PORTADATAIN
data_a[12] => lutrama12.PORTADATAIN
data_a[13] => lutrama13.PORTADATAIN
data_a[14] => lutrama14.PORTADATAIN
data_a[15] => lutrama15.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0
wren_a => lutrama8.ENA0
wren_a => lutrama9.ENA0
wren_a => lutrama10.ENA0
wren_a => lutrama11.ENA0
wren_a => lutrama12.ENA0
wren_a => lutrama13.ENA0
wren_a => lutrama14.ENA0
wren_a => lutrama15.ENA0


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_gfv3:auto_generated.address_a[0]
address_a[1] => altera_syncram_gfv3:auto_generated.address_a[1]
address_a[2] => altera_syncram_gfv3:auto_generated.address_a[2]
address_a[3] => altera_syncram_gfv3:auto_generated.address_a[3]
address_a[4] => altera_syncram_gfv3:auto_generated.address_a[4]
address_a[5] => altera_syncram_gfv3:auto_generated.address_a[5]
address_a[6] => altera_syncram_gfv3:auto_generated.address_a[6]
address_b[0] => altera_syncram_gfv3:auto_generated.address_b[0]
address_b[1] => altera_syncram_gfv3:auto_generated.address_b[1]
address_b[2] => altera_syncram_gfv3:auto_generated.address_b[2]
address_b[3] => altera_syncram_gfv3:auto_generated.address_b[3]
address_b[4] => altera_syncram_gfv3:auto_generated.address_b[4]
address_b[5] => altera_syncram_gfv3:auto_generated.address_b[5]
address_b[6] => altera_syncram_gfv3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_gfv3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_gfv3:auto_generated.data_a[0]
data_a[1] => altera_syncram_gfv3:auto_generated.data_a[1]
data_a[2] => altera_syncram_gfv3:auto_generated.data_a[2]
data_a[3] => altera_syncram_gfv3:auto_generated.data_a[3]
data_a[4] => altera_syncram_gfv3:auto_generated.data_a[4]
data_a[5] => altera_syncram_gfv3:auto_generated.data_a[5]
data_a[6] => altera_syncram_gfv3:auto_generated.data_a[6]
data_a[7] => altera_syncram_gfv3:auto_generated.data_a[7]
data_a[8] => altera_syncram_gfv3:auto_generated.data_a[8]
data_a[9] => altera_syncram_gfv3:auto_generated.data_a[9]
data_a[10] => altera_syncram_gfv3:auto_generated.data_a[10]
data_a[11] => altera_syncram_gfv3:auto_generated.data_a[11]
data_a[12] => altera_syncram_gfv3:auto_generated.data_a[12]
data_a[13] => altera_syncram_gfv3:auto_generated.data_a[13]
data_a[14] => altera_syncram_gfv3:auto_generated.data_a[14]
data_a[15] => altera_syncram_gfv3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altera_syncram_gfv3:auto_generated.q_b[0]
q_b[1] <= altera_syncram_gfv3:auto_generated.q_b[1]
q_b[2] <= altera_syncram_gfv3:auto_generated.q_b[2]
q_b[3] <= altera_syncram_gfv3:auto_generated.q_b[3]
q_b[4] <= altera_syncram_gfv3:auto_generated.q_b[4]
q_b[5] <= altera_syncram_gfv3:auto_generated.q_b[5]
q_b[6] <= altera_syncram_gfv3:auto_generated.q_b[6]
q_b[7] <= altera_syncram_gfv3:auto_generated.q_b[7]
q_b[8] <= altera_syncram_gfv3:auto_generated.q_b[8]
q_b[9] <= altera_syncram_gfv3:auto_generated.q_b[9]
q_b[10] <= altera_syncram_gfv3:auto_generated.q_b[10]
q_b[11] <= altera_syncram_gfv3:auto_generated.q_b[11]
q_b[12] <= altera_syncram_gfv3:auto_generated.q_b[12]
q_b[13] <= altera_syncram_gfv3:auto_generated.q_b[13]
q_b[14] <= altera_syncram_gfv3:auto_generated.q_b[14]
q_b[15] <= altera_syncram_gfv3:auto_generated.q_b[15]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_gfv3:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated
address_a[0] => altsyncram_hs94:altsyncram1.address_a[0]
address_a[1] => altsyncram_hs94:altsyncram1.address_a[1]
address_a[2] => altsyncram_hs94:altsyncram1.address_a[2]
address_a[3] => altsyncram_hs94:altsyncram1.address_a[3]
address_a[4] => altsyncram_hs94:altsyncram1.address_a[4]
address_a[5] => altsyncram_hs94:altsyncram1.address_a[5]
address_a[6] => altsyncram_hs94:altsyncram1.address_a[6]
address_b[0] => altsyncram_hs94:altsyncram1.address_b[0]
address_b[1] => altsyncram_hs94:altsyncram1.address_b[1]
address_b[2] => altsyncram_hs94:altsyncram1.address_b[2]
address_b[3] => altsyncram_hs94:altsyncram1.address_b[3]
address_b[4] => altsyncram_hs94:altsyncram1.address_b[4]
address_b[5] => altsyncram_hs94:altsyncram1.address_b[5]
address_b[6] => altsyncram_hs94:altsyncram1.address_b[6]
clock0 => altsyncram_hs94:altsyncram1.clock0
data_a[0] => altsyncram_hs94:altsyncram1.data_a[0]
data_a[1] => altsyncram_hs94:altsyncram1.data_a[1]
data_a[2] => altsyncram_hs94:altsyncram1.data_a[2]
data_a[3] => altsyncram_hs94:altsyncram1.data_a[3]
data_a[4] => altsyncram_hs94:altsyncram1.data_a[4]
data_a[5] => altsyncram_hs94:altsyncram1.data_a[5]
data_a[6] => altsyncram_hs94:altsyncram1.data_a[6]
data_a[7] => altsyncram_hs94:altsyncram1.data_a[7]
data_a[8] => altsyncram_hs94:altsyncram1.data_a[8]
data_a[9] => altsyncram_hs94:altsyncram1.data_a[9]
data_a[10] => altsyncram_hs94:altsyncram1.data_a[10]
data_a[11] => altsyncram_hs94:altsyncram1.data_a[11]
data_a[12] => altsyncram_hs94:altsyncram1.data_a[12]
data_a[13] => altsyncram_hs94:altsyncram1.data_a[13]
data_a[14] => altsyncram_hs94:altsyncram1.data_a[14]
data_a[15] => altsyncram_hs94:altsyncram1.data_a[15]
q_b[0] <= altsyncram_hs94:altsyncram1.q_b[0]
q_b[1] <= altsyncram_hs94:altsyncram1.q_b[1]
q_b[2] <= altsyncram_hs94:altsyncram1.q_b[2]
q_b[3] <= altsyncram_hs94:altsyncram1.q_b[3]
q_b[4] <= altsyncram_hs94:altsyncram1.q_b[4]
q_b[5] <= altsyncram_hs94:altsyncram1.q_b[5]
q_b[6] <= altsyncram_hs94:altsyncram1.q_b[6]
q_b[7] <= altsyncram_hs94:altsyncram1.q_b[7]
q_b[8] <= altsyncram_hs94:altsyncram1.q_b[8]
q_b[9] <= altsyncram_hs94:altsyncram1.q_b[9]
q_b[10] <= altsyncram_hs94:altsyncram1.q_b[10]
q_b[11] <= altsyncram_hs94:altsyncram1.q_b[11]
q_b[12] <= altsyncram_hs94:altsyncram1.q_b[12]
q_b[13] <= altsyncram_hs94:altsyncram1.q_b[13]
q_b[14] <= altsyncram_hs94:altsyncram1.q_b[14]
q_b[15] <= altsyncram_hs94:altsyncram1.q_b[15]
wren_a => altsyncram_hs94:altsyncram1.wren_a


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated|altsyncram_hs94:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a0.CLK1
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a1.CLK1
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a2.CLK1
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a3.CLK1
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a4.CLK1
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a5.CLK1
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a6.CLK1
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a7.CLK1
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a8.CLK1
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a9.CLK1
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a10.CLK1
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a11.CLK1
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a12.CLK1
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a13.CLK1
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a14.CLK1
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a15.CLK1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
datain[21] => dataout[21].DATAIN
datain[22] => dataout[22].DATAIN
datain[23] => dataout[23].DATAIN
datain[24] => dataout[24].DATAIN
datain[25] => dataout[25].DATAIN
datain[26] => dataout[26].DATAIN
datain[27] => dataout[27].DATAIN
datain[28] => dataout[28].DATAIN
datain[29] => dataout[29].DATAIN
datain[30] => dataout[30].DATAIN
datain[31] => dataout[31].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= datain[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= datain[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= datain[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= datain[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= datain[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= datain[31].DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right
clk => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.clk
reset_n => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.reset_n
ast_sink_data[0] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[0]
ast_sink_data[1] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[1]
ast_sink_data[2] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[2]
ast_sink_data[3] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[3]
ast_sink_data[4] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[4]
ast_sink_data[5] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[5]
ast_sink_data[6] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[6]
ast_sink_data[7] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[7]
ast_sink_data[8] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[8]
ast_sink_data[9] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[9]
ast_sink_data[10] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[10]
ast_sink_data[11] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[11]
ast_sink_data[12] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[12]
ast_sink_data[13] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[13]
ast_sink_data[14] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[14]
ast_sink_data[15] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_data[15]
ast_sink_valid => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_valid
ast_sink_error[0] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_error[0]
ast_sink_error[1] => aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_sink_error[1]
ast_source_data[0] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[0]
ast_source_data[1] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[1]
ast_source_data[2] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[2]
ast_source_data[3] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[3]
ast_source_data[4] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[4]
ast_source_data[5] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[5]
ast_source_data[6] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[6]
ast_source_data[7] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[7]
ast_source_data[8] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[8]
ast_source_data[9] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[9]
ast_source_data[10] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[10]
ast_source_data[11] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[11]
ast_source_data[12] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[12]
ast_source_data[13] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[13]
ast_source_data[14] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[14]
ast_source_data[15] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[15]
ast_source_data[16] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[16]
ast_source_data[17] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[17]
ast_source_data[18] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[18]
ast_source_data[19] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[19]
ast_source_data[20] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[20]
ast_source_data[21] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[21]
ast_source_data[22] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[22]
ast_source_data[23] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[23]
ast_source_data[24] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[24]
ast_source_data[25] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[25]
ast_source_data[26] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[26]
ast_source_data[27] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[27]
ast_source_data[28] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[28]
ast_source_data[29] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[29]
ast_source_data[30] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[30]
ast_source_data[31] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_data[31]
ast_source_valid <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_valid
ast_source_error[0] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_error[0]
ast_source_error[1] <= aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst.ast_source_error[1]


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => aud_setup_FIR_LEFT_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[21]
ast_source_data[22] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[22]
ast_source_data[23] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[23]
ast_source_data[24] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[24]
ast_source_data[25] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[25]
ast_source_data[26] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[26]
ast_source_data[27] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[27]
ast_source_data[28] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[28]
ast_source_data[29] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[29]
ast_source_data[30] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[30]
ast_source_data[31] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[31]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[12]
ast_sink_data[13] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[13]
ast_sink_data[14] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[14]
ast_sink_data[15] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[15]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= at_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= at_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= at_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= at_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= at_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= at_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= at_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= at_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_data[8] => data[8].DATAIN
at_sink_data[9] => data[9].DATAIN
at_sink_data[10] => data[10].DATAIN
at_sink_data[11] => data[11].DATAIN
at_sink_data[12] => data[12].DATAIN
at_sink_data[13] => data[13].DATAIN
at_sink_data[14] => data[14].DATAIN
at_sink_data[15] => data[15].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
clk => data_out[22].CLK
clk => data_out[23].CLK
clk => data_out[24].CLK
clk => data_out[25].CLK
clk => data_out[26].CLK
clk => data_out[27].CLK
clk => data_out[28].CLK
clk => data_out[29].CLK
clk => data_out[30].CLK
clk => data_out[31].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[21].ACLR
reset_n => data_out[22].ACLR
reset_n => data_out[23].ACLR
reset_n => data_out[24].ACLR
reset_n => data_out[25].ACLR
reset_n => data_out[26].ACLR
reset_n => data_out[27].ACLR
reset_n => data_out[28].ACLR
reset_n => data_out[29].ACLR
reset_n => data_out[30].ACLR
reset_n => data_out[31].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[27] <= data_out[27].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[28] <= data_out[28].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[29] <= data_out[29].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[30] <= data_out[30].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[31] <= data_out[31].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[0]
xIn_0[1] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[1]
xIn_0[2] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[2]
xIn_0[3] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[3]
xIn_0[4] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[4]
xIn_0[5] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[5]
xIn_0[6] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[6]
xIn_0[7] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[7]
xIn_0[8] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[8]
xIn_0[9] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[9]
xIn_0[10] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[10]
xIn_0[11] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[11]
xIn_0[12] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[12]
xIn_0[13] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[13]
xIn_0[14] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[14]
xIn_0[15] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[15]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[21] <= u0_m0_wo0_accum_o[21].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[22] <= u0_m0_wo0_accum_o[22].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[23] <= u0_m0_wo0_accum_o[23].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[24] <= u0_m0_wo0_accum_o[24].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[25] <= u0_m0_wo0_accum_o[25].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[26] <= u0_m0_wo0_accum_o[26].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[27] <= u0_m0_wo0_accum_o[27].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[28] <= u0_m0_wo0_accum_o[28].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[29] <= u0_m0_wo0_accum_o[29].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[30] <= u0_m0_wo0_accum_o[30].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[31] <= u0_m0_wo0_accum_o[31].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[8].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_accum_o[21].CLK
clk => u0_m0_wo0_accum_o[22].CLK
clk => u0_m0_wo0_accum_o[23].CLK
clk => u0_m0_wo0_accum_o[24].CLK
clk => u0_m0_wo0_accum_o[25].CLK
clk => u0_m0_wo0_accum_o[26].CLK
clk => u0_m0_wo0_accum_o[27].CLK
clk => u0_m0_wo0_accum_o[28].CLK
clk => u0_m0_wo0_accum_o[29].CLK
clk => u0_m0_wo0_accum_o[30].CLK
clk => u0_m0_wo0_accum_o[31].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][0].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][1].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][2].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][3].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][4].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][5].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][6].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][7].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][8].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][9].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][10].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][11].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][12].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][13].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][14].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][15].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][16].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][17].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][18].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][19].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][20].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][21].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][22].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][23].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][24].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][25].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][26].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][0].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][1].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][2].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][3].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][4].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][5].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][6].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][7].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][8].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][9].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][10].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][0].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][1].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][2].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][3].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][4].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][5].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][6].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][7].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][8].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][9].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][10].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][11].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][12].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][13].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][14].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][15].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[6].CLK
clk => d_xIn_0_13_wraddr_q[0].CLK
clk => d_xIn_0_13_rdcnt_i[0].CLK
clk => d_xIn_0_13_sticky_ena_q[0].CLK
clk => d_xIn_0_13_cmpReg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[7].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[7].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[6].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_cm0_q[8].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_ca0_i[4].CLK
clk => u0_m0_wo0_ca0_i[5].CLK
clk => u0_m0_wo0_ca0_i[6].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[8].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[7].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_14.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => altera_syncram:d_xIn_0_13_mem_dmem.clock0
clk => altera_syncram:d_xIn_0_13_mem_dmem.clock1
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay.clk
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[8].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_accum_o[21].ACLR
areset => u0_m0_wo0_accum_o[22].ACLR
areset => u0_m0_wo0_accum_o[23].ACLR
areset => u0_m0_wo0_accum_o[24].ACLR
areset => u0_m0_wo0_accum_o[25].ACLR
areset => u0_m0_wo0_accum_o[26].ACLR
areset => u0_m0_wo0_accum_o[27].ACLR
areset => u0_m0_wo0_accum_o[28].ACLR
areset => u0_m0_wo0_accum_o[29].ACLR
areset => u0_m0_wo0_accum_o[30].ACLR
areset => u0_m0_wo0_accum_o[31].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][15].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][16].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][17].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][18].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][19].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][20].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][21].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][22].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][23].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][24].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][25].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][26].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][15].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[6].ACLR
areset => d_xIn_0_13_wraddr_q[0].PRESET
areset => d_xIn_0_13_rdcnt_i[0].ACLR
areset => d_xIn_0_13_sticky_ena_q[0].ACLR
areset => d_xIn_0_13_cmpReg_q[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[7].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[7].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[6].ACLR
areset => u0_m0_wo0_cm0_q[0].ACLR
areset => u0_m0_wo0_cm0_q[1].ACLR
areset => u0_m0_wo0_cm0_q[2].PRESET
areset => u0_m0_wo0_cm0_q[3].PRESET
areset => u0_m0_wo0_cm0_q[4].PRESET
areset => u0_m0_wo0_cm0_q[5].PRESET
areset => u0_m0_wo0_cm0_q[6].PRESET
areset => u0_m0_wo0_cm0_q[7].PRESET
areset => u0_m0_wo0_cm0_q[8].PRESET
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_ca0_i[4].ACLR
areset => u0_m0_wo0_ca0_i[5].ACLR
areset => u0_m0_wo0_ca0_i[6].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[8].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[7].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_14.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => altera_syncram:d_xIn_0_13_mem_dmem.aclr1
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay.aclr


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_j914:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_j914:auto_generated.address_a[0]
address_b[0] => altera_syncram_j914:auto_generated.address_b[0]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_j914:auto_generated.clock0
clock1 => altera_syncram_j914:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_j914:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_j914:auto_generated.data_a[0]
data_a[1] => altera_syncram_j914:auto_generated.data_a[1]
data_a[2] => altera_syncram_j914:auto_generated.data_a[2]
data_a[3] => altera_syncram_j914:auto_generated.data_a[3]
data_a[4] => altera_syncram_j914:auto_generated.data_a[4]
data_a[5] => altera_syncram_j914:auto_generated.data_a[5]
data_a[6] => altera_syncram_j914:auto_generated.data_a[6]
data_a[7] => altera_syncram_j914:auto_generated.data_a[7]
data_a[8] => altera_syncram_j914:auto_generated.data_a[8]
data_a[9] => altera_syncram_j914:auto_generated.data_a[9]
data_a[10] => altera_syncram_j914:auto_generated.data_a[10]
data_a[11] => altera_syncram_j914:auto_generated.data_a[11]
data_a[12] => altera_syncram_j914:auto_generated.data_a[12]
data_a[13] => altera_syncram_j914:auto_generated.data_a[13]
data_a[14] => altera_syncram_j914:auto_generated.data_a[14]
data_a[15] => altera_syncram_j914:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altera_syncram_j914:auto_generated.q_b[0]
q_b[1] <= altera_syncram_j914:auto_generated.q_b[1]
q_b[2] <= altera_syncram_j914:auto_generated.q_b[2]
q_b[3] <= altera_syncram_j914:auto_generated.q_b[3]
q_b[4] <= altera_syncram_j914:auto_generated.q_b[4]
q_b[5] <= altera_syncram_j914:auto_generated.q_b[5]
q_b[6] <= altera_syncram_j914:auto_generated.q_b[6]
q_b[7] <= altera_syncram_j914:auto_generated.q_b[7]
q_b[8] <= altera_syncram_j914:auto_generated.q_b[8]
q_b[9] <= altera_syncram_j914:auto_generated.q_b[9]
q_b[10] <= altera_syncram_j914:auto_generated.q_b[10]
q_b[11] <= altera_syncram_j914:auto_generated.q_b[11]
q_b[12] <= altera_syncram_j914:auto_generated.q_b[12]
q_b[13] <= altera_syncram_j914:auto_generated.q_b[13]
q_b[14] <= altera_syncram_j914:auto_generated.q_b[14]
q_b[15] <= altera_syncram_j914:auto_generated.q_b[15]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_j914:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated
aclr1 => altsyncram_kmb4:altsyncram1.aclr1
address_a[0] => altsyncram_kmb4:altsyncram1.address_a[0]
address_b[0] => altsyncram_kmb4:altsyncram1.address_b[0]
clock0 => altsyncram_kmb4:altsyncram1.clock0
clock1 => altsyncram_kmb4:altsyncram1.clock1
clocken1 => altsyncram_kmb4:altsyncram1.clocken1
data_a[0] => altsyncram_kmb4:altsyncram1.data_a[0]
data_a[1] => altsyncram_kmb4:altsyncram1.data_a[1]
data_a[2] => altsyncram_kmb4:altsyncram1.data_a[2]
data_a[3] => altsyncram_kmb4:altsyncram1.data_a[3]
data_a[4] => altsyncram_kmb4:altsyncram1.data_a[4]
data_a[5] => altsyncram_kmb4:altsyncram1.data_a[5]
data_a[6] => altsyncram_kmb4:altsyncram1.data_a[6]
data_a[7] => altsyncram_kmb4:altsyncram1.data_a[7]
data_a[8] => altsyncram_kmb4:altsyncram1.data_a[8]
data_a[9] => altsyncram_kmb4:altsyncram1.data_a[9]
data_a[10] => altsyncram_kmb4:altsyncram1.data_a[10]
data_a[11] => altsyncram_kmb4:altsyncram1.data_a[11]
data_a[12] => altsyncram_kmb4:altsyncram1.data_a[12]
data_a[13] => altsyncram_kmb4:altsyncram1.data_a[13]
data_a[14] => altsyncram_kmb4:altsyncram1.data_a[14]
data_a[15] => altsyncram_kmb4:altsyncram1.data_a[15]
q_b[0] <= altsyncram_kmb4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_kmb4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_kmb4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_kmb4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_kmb4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_kmb4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_kmb4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_kmb4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_kmb4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_kmb4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_kmb4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_kmb4:altsyncram1.q_b[11]
q_b[12] <= altsyncram_kmb4:altsyncram1.q_b[12]
q_b[13] <= altsyncram_kmb4:altsyncram1.q_b[13]
q_b[14] <= altsyncram_kmb4:altsyncram1.q_b[14]
q_b[15] <= altsyncram_kmb4:altsyncram1.q_b[15]
wren_a => altsyncram_kmb4:altsyncram1.wren_a


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1
aclr1 => dataout_reg[15].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[0] => lutrama8.PORTAADDR
address_a[0] => lutrama9.PORTAADDR
address_a[0] => lutrama10.PORTAADDR
address_a[0] => lutrama11.PORTAADDR
address_a[0] => lutrama12.PORTAADDR
address_a[0] => lutrama13.PORTAADDR
address_a[0] => lutrama14.PORTAADDR
address_a[0] => lutrama15.PORTAADDR
address_b[0] => rdaddr_reg[0].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => lutrama8.CLK0
clock0 => lutrama9.CLK0
clock0 => lutrama10.CLK0
clock0 => lutrama11.CLK0
clock0 => lutrama12.CLK0
clock0 => lutrama13.CLK0
clock0 => lutrama14.CLK0
clock0 => lutrama15.CLK0
clock0 => rdaddr_reg[0].CLK
clock1 => dataout_reg[15].CLK
clock1 => dataout_reg[14].CLK
clock1 => dataout_reg[13].CLK
clock1 => dataout_reg[12].CLK
clock1 => dataout_reg[11].CLK
clock1 => dataout_reg[10].CLK
clock1 => dataout_reg[9].CLK
clock1 => dataout_reg[8].CLK
clock1 => dataout_reg[7].CLK
clock1 => dataout_reg[6].CLK
clock1 => dataout_reg[5].CLK
clock1 => dataout_reg[4].CLK
clock1 => dataout_reg[3].CLK
clock1 => dataout_reg[2].CLK
clock1 => dataout_reg[1].CLK
clock1 => dataout_reg[0].CLK
clocken1 => dataout_reg[15].ENA
clocken1 => dataout_reg[14].ENA
clocken1 => dataout_reg[13].ENA
clocken1 => dataout_reg[12].ENA
clocken1 => dataout_reg[11].ENA
clocken1 => dataout_reg[10].ENA
clocken1 => dataout_reg[9].ENA
clocken1 => dataout_reg[8].ENA
clocken1 => dataout_reg[7].ENA
clocken1 => dataout_reg[6].ENA
clocken1 => dataout_reg[5].ENA
clocken1 => dataout_reg[4].ENA
clocken1 => dataout_reg[3].ENA
clocken1 => dataout_reg[2].ENA
clocken1 => dataout_reg[1].ENA
clocken1 => dataout_reg[0].ENA
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
data_a[8] => lutrama8.PORTADATAIN
data_a[9] => lutrama9.PORTADATAIN
data_a[10] => lutrama10.PORTADATAIN
data_a[11] => lutrama11.PORTADATAIN
data_a[12] => lutrama12.PORTADATAIN
data_a[13] => lutrama13.PORTADATAIN
data_a[14] => lutrama14.PORTADATAIN
data_a[15] => lutrama15.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0
wren_a => lutrama8.ENA0
wren_a => lutrama9.ENA0
wren_a => lutrama10.ENA0
wren_a => lutrama11.ENA0
wren_a => lutrama12.ENA0
wren_a => lutrama13.ENA0
wren_a => lutrama14.ENA0
wren_a => lutrama15.ENA0


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_gfv3:auto_generated.address_a[0]
address_a[1] => altera_syncram_gfv3:auto_generated.address_a[1]
address_a[2] => altera_syncram_gfv3:auto_generated.address_a[2]
address_a[3] => altera_syncram_gfv3:auto_generated.address_a[3]
address_a[4] => altera_syncram_gfv3:auto_generated.address_a[4]
address_a[5] => altera_syncram_gfv3:auto_generated.address_a[5]
address_a[6] => altera_syncram_gfv3:auto_generated.address_a[6]
address_b[0] => altera_syncram_gfv3:auto_generated.address_b[0]
address_b[1] => altera_syncram_gfv3:auto_generated.address_b[1]
address_b[2] => altera_syncram_gfv3:auto_generated.address_b[2]
address_b[3] => altera_syncram_gfv3:auto_generated.address_b[3]
address_b[4] => altera_syncram_gfv3:auto_generated.address_b[4]
address_b[5] => altera_syncram_gfv3:auto_generated.address_b[5]
address_b[6] => altera_syncram_gfv3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_gfv3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_gfv3:auto_generated.data_a[0]
data_a[1] => altera_syncram_gfv3:auto_generated.data_a[1]
data_a[2] => altera_syncram_gfv3:auto_generated.data_a[2]
data_a[3] => altera_syncram_gfv3:auto_generated.data_a[3]
data_a[4] => altera_syncram_gfv3:auto_generated.data_a[4]
data_a[5] => altera_syncram_gfv3:auto_generated.data_a[5]
data_a[6] => altera_syncram_gfv3:auto_generated.data_a[6]
data_a[7] => altera_syncram_gfv3:auto_generated.data_a[7]
data_a[8] => altera_syncram_gfv3:auto_generated.data_a[8]
data_a[9] => altera_syncram_gfv3:auto_generated.data_a[9]
data_a[10] => altera_syncram_gfv3:auto_generated.data_a[10]
data_a[11] => altera_syncram_gfv3:auto_generated.data_a[11]
data_a[12] => altera_syncram_gfv3:auto_generated.data_a[12]
data_a[13] => altera_syncram_gfv3:auto_generated.data_a[13]
data_a[14] => altera_syncram_gfv3:auto_generated.data_a[14]
data_a[15] => altera_syncram_gfv3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altera_syncram_gfv3:auto_generated.q_b[0]
q_b[1] <= altera_syncram_gfv3:auto_generated.q_b[1]
q_b[2] <= altera_syncram_gfv3:auto_generated.q_b[2]
q_b[3] <= altera_syncram_gfv3:auto_generated.q_b[3]
q_b[4] <= altera_syncram_gfv3:auto_generated.q_b[4]
q_b[5] <= altera_syncram_gfv3:auto_generated.q_b[5]
q_b[6] <= altera_syncram_gfv3:auto_generated.q_b[6]
q_b[7] <= altera_syncram_gfv3:auto_generated.q_b[7]
q_b[8] <= altera_syncram_gfv3:auto_generated.q_b[8]
q_b[9] <= altera_syncram_gfv3:auto_generated.q_b[9]
q_b[10] <= altera_syncram_gfv3:auto_generated.q_b[10]
q_b[11] <= altera_syncram_gfv3:auto_generated.q_b[11]
q_b[12] <= altera_syncram_gfv3:auto_generated.q_b[12]
q_b[13] <= altera_syncram_gfv3:auto_generated.q_b[13]
q_b[14] <= altera_syncram_gfv3:auto_generated.q_b[14]
q_b[15] <= altera_syncram_gfv3:auto_generated.q_b[15]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_gfv3:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated
address_a[0] => altsyncram_hs94:altsyncram1.address_a[0]
address_a[1] => altsyncram_hs94:altsyncram1.address_a[1]
address_a[2] => altsyncram_hs94:altsyncram1.address_a[2]
address_a[3] => altsyncram_hs94:altsyncram1.address_a[3]
address_a[4] => altsyncram_hs94:altsyncram1.address_a[4]
address_a[5] => altsyncram_hs94:altsyncram1.address_a[5]
address_a[6] => altsyncram_hs94:altsyncram1.address_a[6]
address_b[0] => altsyncram_hs94:altsyncram1.address_b[0]
address_b[1] => altsyncram_hs94:altsyncram1.address_b[1]
address_b[2] => altsyncram_hs94:altsyncram1.address_b[2]
address_b[3] => altsyncram_hs94:altsyncram1.address_b[3]
address_b[4] => altsyncram_hs94:altsyncram1.address_b[4]
address_b[5] => altsyncram_hs94:altsyncram1.address_b[5]
address_b[6] => altsyncram_hs94:altsyncram1.address_b[6]
clock0 => altsyncram_hs94:altsyncram1.clock0
data_a[0] => altsyncram_hs94:altsyncram1.data_a[0]
data_a[1] => altsyncram_hs94:altsyncram1.data_a[1]
data_a[2] => altsyncram_hs94:altsyncram1.data_a[2]
data_a[3] => altsyncram_hs94:altsyncram1.data_a[3]
data_a[4] => altsyncram_hs94:altsyncram1.data_a[4]
data_a[5] => altsyncram_hs94:altsyncram1.data_a[5]
data_a[6] => altsyncram_hs94:altsyncram1.data_a[6]
data_a[7] => altsyncram_hs94:altsyncram1.data_a[7]
data_a[8] => altsyncram_hs94:altsyncram1.data_a[8]
data_a[9] => altsyncram_hs94:altsyncram1.data_a[9]
data_a[10] => altsyncram_hs94:altsyncram1.data_a[10]
data_a[11] => altsyncram_hs94:altsyncram1.data_a[11]
data_a[12] => altsyncram_hs94:altsyncram1.data_a[12]
data_a[13] => altsyncram_hs94:altsyncram1.data_a[13]
data_a[14] => altsyncram_hs94:altsyncram1.data_a[14]
data_a[15] => altsyncram_hs94:altsyncram1.data_a[15]
q_b[0] <= altsyncram_hs94:altsyncram1.q_b[0]
q_b[1] <= altsyncram_hs94:altsyncram1.q_b[1]
q_b[2] <= altsyncram_hs94:altsyncram1.q_b[2]
q_b[3] <= altsyncram_hs94:altsyncram1.q_b[3]
q_b[4] <= altsyncram_hs94:altsyncram1.q_b[4]
q_b[5] <= altsyncram_hs94:altsyncram1.q_b[5]
q_b[6] <= altsyncram_hs94:altsyncram1.q_b[6]
q_b[7] <= altsyncram_hs94:altsyncram1.q_b[7]
q_b[8] <= altsyncram_hs94:altsyncram1.q_b[8]
q_b[9] <= altsyncram_hs94:altsyncram1.q_b[9]
q_b[10] <= altsyncram_hs94:altsyncram1.q_b[10]
q_b[11] <= altsyncram_hs94:altsyncram1.q_b[11]
q_b[12] <= altsyncram_hs94:altsyncram1.q_b[12]
q_b[13] <= altsyncram_hs94:altsyncram1.q_b[13]
q_b[14] <= altsyncram_hs94:altsyncram1.q_b[14]
q_b[15] <= altsyncram_hs94:altsyncram1.q_b[15]
wren_a => altsyncram_hs94:altsyncram1.wren_a


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated|altsyncram_hs94:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a0.CLK1
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a1.CLK1
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a2.CLK1
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a3.CLK1
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a4.CLK1
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a5.CLK1
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a6.CLK1
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a7.CLK1
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a8.CLK1
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a9.CLK1
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a10.CLK1
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a11.CLK1
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a12.CLK1
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a13.CLK1
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a14.CLK1
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a15.CLK1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
datain[21] => dataout[21].DATAIN
datain[22] => dataout[22].DATAIN
datain[23] => dataout[23].DATAIN
datain[24] => dataout[24].DATAIN
datain[25] => dataout[25].DATAIN
datain[26] => dataout[26].DATAIN
datain[27] => dataout[27].DATAIN
datain[28] => dataout[28].DATAIN
datain[29] => dataout[29].DATAIN
datain[30] => dataout[30].DATAIN
datain[31] => dataout[31].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= datain[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= datain[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= datain[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= datain[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= datain[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= datain[31].DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0
clk => clk.IN5
reset => reset.IN5
from_adc_left_channel_ready => comb.IN1
from_adc_right_channel_ready => comb.IN1
to_dac_left_channel_data[0] => to_dac_left_channel_data[0].IN1
to_dac_left_channel_data[1] => to_dac_left_channel_data[1].IN1
to_dac_left_channel_data[2] => to_dac_left_channel_data[2].IN1
to_dac_left_channel_data[3] => to_dac_left_channel_data[3].IN1
to_dac_left_channel_data[4] => to_dac_left_channel_data[4].IN1
to_dac_left_channel_data[5] => to_dac_left_channel_data[5].IN1
to_dac_left_channel_data[6] => to_dac_left_channel_data[6].IN1
to_dac_left_channel_data[7] => to_dac_left_channel_data[7].IN1
to_dac_left_channel_data[8] => to_dac_left_channel_data[8].IN1
to_dac_left_channel_data[9] => to_dac_left_channel_data[9].IN1
to_dac_left_channel_data[10] => to_dac_left_channel_data[10].IN1
to_dac_left_channel_data[11] => to_dac_left_channel_data[11].IN1
to_dac_left_channel_data[12] => to_dac_left_channel_data[12].IN1
to_dac_left_channel_data[13] => to_dac_left_channel_data[13].IN1
to_dac_left_channel_data[14] => to_dac_left_channel_data[14].IN1
to_dac_left_channel_data[15] => to_dac_left_channel_data[15].IN1
to_dac_left_channel_data[16] => to_dac_left_channel_data[16].IN1
to_dac_left_channel_data[17] => to_dac_left_channel_data[17].IN1
to_dac_left_channel_data[18] => to_dac_left_channel_data[18].IN1
to_dac_left_channel_data[19] => to_dac_left_channel_data[19].IN1
to_dac_left_channel_data[20] => to_dac_left_channel_data[20].IN1
to_dac_left_channel_data[21] => to_dac_left_channel_data[21].IN1
to_dac_left_channel_data[22] => to_dac_left_channel_data[22].IN1
to_dac_left_channel_data[23] => to_dac_left_channel_data[23].IN1
to_dac_left_channel_data[24] => to_dac_left_channel_data[24].IN1
to_dac_left_channel_data[25] => to_dac_left_channel_data[25].IN1
to_dac_left_channel_data[26] => to_dac_left_channel_data[26].IN1
to_dac_left_channel_data[27] => to_dac_left_channel_data[27].IN1
to_dac_left_channel_data[28] => to_dac_left_channel_data[28].IN1
to_dac_left_channel_data[29] => to_dac_left_channel_data[29].IN1
to_dac_left_channel_data[30] => to_dac_left_channel_data[30].IN1
to_dac_left_channel_data[31] => to_dac_left_channel_data[31].IN1
to_dac_left_channel_valid => comb.IN1
to_dac_right_channel_data[0] => to_dac_right_channel_data[0].IN1
to_dac_right_channel_data[1] => to_dac_right_channel_data[1].IN1
to_dac_right_channel_data[2] => to_dac_right_channel_data[2].IN1
to_dac_right_channel_data[3] => to_dac_right_channel_data[3].IN1
to_dac_right_channel_data[4] => to_dac_right_channel_data[4].IN1
to_dac_right_channel_data[5] => to_dac_right_channel_data[5].IN1
to_dac_right_channel_data[6] => to_dac_right_channel_data[6].IN1
to_dac_right_channel_data[7] => to_dac_right_channel_data[7].IN1
to_dac_right_channel_data[8] => to_dac_right_channel_data[8].IN1
to_dac_right_channel_data[9] => to_dac_right_channel_data[9].IN1
to_dac_right_channel_data[10] => to_dac_right_channel_data[10].IN1
to_dac_right_channel_data[11] => to_dac_right_channel_data[11].IN1
to_dac_right_channel_data[12] => to_dac_right_channel_data[12].IN1
to_dac_right_channel_data[13] => to_dac_right_channel_data[13].IN1
to_dac_right_channel_data[14] => to_dac_right_channel_data[14].IN1
to_dac_right_channel_data[15] => to_dac_right_channel_data[15].IN1
to_dac_right_channel_data[16] => to_dac_right_channel_data[16].IN1
to_dac_right_channel_data[17] => to_dac_right_channel_data[17].IN1
to_dac_right_channel_data[18] => to_dac_right_channel_data[18].IN1
to_dac_right_channel_data[19] => to_dac_right_channel_data[19].IN1
to_dac_right_channel_data[20] => to_dac_right_channel_data[20].IN1
to_dac_right_channel_data[21] => to_dac_right_channel_data[21].IN1
to_dac_right_channel_data[22] => to_dac_right_channel_data[22].IN1
to_dac_right_channel_data[23] => to_dac_right_channel_data[23].IN1
to_dac_right_channel_data[24] => to_dac_right_channel_data[24].IN1
to_dac_right_channel_data[25] => to_dac_right_channel_data[25].IN1
to_dac_right_channel_data[26] => to_dac_right_channel_data[26].IN1
to_dac_right_channel_data[27] => to_dac_right_channel_data[27].IN1
to_dac_right_channel_data[28] => to_dac_right_channel_data[28].IN1
to_dac_right_channel_data[29] => to_dac_right_channel_data[29].IN1
to_dac_right_channel_data[30] => to_dac_right_channel_data[30].IN1
to_dac_right_channel_data[31] => to_dac_right_channel_data[31].IN1
to_dac_right_channel_valid => comb.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_DACLRCK => AUD_DACLRCK.IN1
from_adc_left_channel_data[0] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[1] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[2] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[3] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[4] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[5] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[6] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[7] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[8] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[9] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[10] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[11] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[12] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[13] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[14] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[15] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[16] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[17] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[18] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[19] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[20] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[21] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[22] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[23] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[24] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[25] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[26] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[27] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[28] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[29] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[30] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[31] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_valid <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
from_adc_right_channel_data[0] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[1] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[2] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[3] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[4] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[5] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[6] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[7] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[8] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[9] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[10] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[11] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[12] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[13] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[14] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[15] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[16] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[17] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[18] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[19] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[20] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[21] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[22] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[23] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[24] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[25] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[26] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[27] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[28] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[29] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[30] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[31] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_valid <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
to_dac_left_channel_ready <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
to_dac_right_channel_ready <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
AUD_DACDAT <= altera_up_audio_out_serializer:Audio_Out_Serializer.serial_audio_out_data


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[0] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[1] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[25] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[26] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[27] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[28] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[29] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[30] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[31] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[0] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[1] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[25] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[26] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[27] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[28] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[29] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[30] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[31] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[0] <= scfifo:Sync_FIFO.usedw
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
read_data[0] <= scfifo:Sync_FIFO.q
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7ba1:auto_generated.data[0]
data[1] => scfifo_7ba1:auto_generated.data[1]
data[2] => scfifo_7ba1:auto_generated.data[2]
data[3] => scfifo_7ba1:auto_generated.data[3]
data[4] => scfifo_7ba1:auto_generated.data[4]
data[5] => scfifo_7ba1:auto_generated.data[5]
data[6] => scfifo_7ba1:auto_generated.data[6]
data[7] => scfifo_7ba1:auto_generated.data[7]
data[8] => scfifo_7ba1:auto_generated.data[8]
data[9] => scfifo_7ba1:auto_generated.data[9]
data[10] => scfifo_7ba1:auto_generated.data[10]
data[11] => scfifo_7ba1:auto_generated.data[11]
data[12] => scfifo_7ba1:auto_generated.data[12]
data[13] => scfifo_7ba1:auto_generated.data[13]
data[14] => scfifo_7ba1:auto_generated.data[14]
data[15] => scfifo_7ba1:auto_generated.data[15]
data[16] => scfifo_7ba1:auto_generated.data[16]
data[17] => scfifo_7ba1:auto_generated.data[17]
data[18] => scfifo_7ba1:auto_generated.data[18]
data[19] => scfifo_7ba1:auto_generated.data[19]
data[20] => scfifo_7ba1:auto_generated.data[20]
data[21] => scfifo_7ba1:auto_generated.data[21]
data[22] => scfifo_7ba1:auto_generated.data[22]
data[23] => scfifo_7ba1:auto_generated.data[23]
data[24] => scfifo_7ba1:auto_generated.data[24]
data[25] => scfifo_7ba1:auto_generated.data[25]
data[26] => scfifo_7ba1:auto_generated.data[26]
data[27] => scfifo_7ba1:auto_generated.data[27]
data[28] => scfifo_7ba1:auto_generated.data[28]
data[29] => scfifo_7ba1:auto_generated.data[29]
data[30] => scfifo_7ba1:auto_generated.data[30]
data[31] => scfifo_7ba1:auto_generated.data[31]
q[0] <= scfifo_7ba1:auto_generated.q[0]
q[1] <= scfifo_7ba1:auto_generated.q[1]
q[2] <= scfifo_7ba1:auto_generated.q[2]
q[3] <= scfifo_7ba1:auto_generated.q[3]
q[4] <= scfifo_7ba1:auto_generated.q[4]
q[5] <= scfifo_7ba1:auto_generated.q[5]
q[6] <= scfifo_7ba1:auto_generated.q[6]
q[7] <= scfifo_7ba1:auto_generated.q[7]
q[8] <= scfifo_7ba1:auto_generated.q[8]
q[9] <= scfifo_7ba1:auto_generated.q[9]
q[10] <= scfifo_7ba1:auto_generated.q[10]
q[11] <= scfifo_7ba1:auto_generated.q[11]
q[12] <= scfifo_7ba1:auto_generated.q[12]
q[13] <= scfifo_7ba1:auto_generated.q[13]
q[14] <= scfifo_7ba1:auto_generated.q[14]
q[15] <= scfifo_7ba1:auto_generated.q[15]
q[16] <= scfifo_7ba1:auto_generated.q[16]
q[17] <= scfifo_7ba1:auto_generated.q[17]
q[18] <= scfifo_7ba1:auto_generated.q[18]
q[19] <= scfifo_7ba1:auto_generated.q[19]
q[20] <= scfifo_7ba1:auto_generated.q[20]
q[21] <= scfifo_7ba1:auto_generated.q[21]
q[22] <= scfifo_7ba1:auto_generated.q[22]
q[23] <= scfifo_7ba1:auto_generated.q[23]
q[24] <= scfifo_7ba1:auto_generated.q[24]
q[25] <= scfifo_7ba1:auto_generated.q[25]
q[26] <= scfifo_7ba1:auto_generated.q[26]
q[27] <= scfifo_7ba1:auto_generated.q[27]
q[28] <= scfifo_7ba1:auto_generated.q[28]
q[29] <= scfifo_7ba1:auto_generated.q[29]
q[30] <= scfifo_7ba1:auto_generated.q[30]
q[31] <= scfifo_7ba1:auto_generated.q[31]
wrreq => scfifo_7ba1:auto_generated.wrreq
rdreq => scfifo_7ba1:auto_generated.rdreq
clock => scfifo_7ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_7ba1:auto_generated.empty
full <= scfifo_7ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_7ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_7ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_7ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_7ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_7ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_7ba1:auto_generated.usedw[6]


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated
clock => a_dpfifo_q2a1:dpfifo.clock
data[0] => a_dpfifo_q2a1:dpfifo.data[0]
data[1] => a_dpfifo_q2a1:dpfifo.data[1]
data[2] => a_dpfifo_q2a1:dpfifo.data[2]
data[3] => a_dpfifo_q2a1:dpfifo.data[3]
data[4] => a_dpfifo_q2a1:dpfifo.data[4]
data[5] => a_dpfifo_q2a1:dpfifo.data[5]
data[6] => a_dpfifo_q2a1:dpfifo.data[6]
data[7] => a_dpfifo_q2a1:dpfifo.data[7]
data[8] => a_dpfifo_q2a1:dpfifo.data[8]
data[9] => a_dpfifo_q2a1:dpfifo.data[9]
data[10] => a_dpfifo_q2a1:dpfifo.data[10]
data[11] => a_dpfifo_q2a1:dpfifo.data[11]
data[12] => a_dpfifo_q2a1:dpfifo.data[12]
data[13] => a_dpfifo_q2a1:dpfifo.data[13]
data[14] => a_dpfifo_q2a1:dpfifo.data[14]
data[15] => a_dpfifo_q2a1:dpfifo.data[15]
data[16] => a_dpfifo_q2a1:dpfifo.data[16]
data[17] => a_dpfifo_q2a1:dpfifo.data[17]
data[18] => a_dpfifo_q2a1:dpfifo.data[18]
data[19] => a_dpfifo_q2a1:dpfifo.data[19]
data[20] => a_dpfifo_q2a1:dpfifo.data[20]
data[21] => a_dpfifo_q2a1:dpfifo.data[21]
data[22] => a_dpfifo_q2a1:dpfifo.data[22]
data[23] => a_dpfifo_q2a1:dpfifo.data[23]
data[24] => a_dpfifo_q2a1:dpfifo.data[24]
data[25] => a_dpfifo_q2a1:dpfifo.data[25]
data[26] => a_dpfifo_q2a1:dpfifo.data[26]
data[27] => a_dpfifo_q2a1:dpfifo.data[27]
data[28] => a_dpfifo_q2a1:dpfifo.data[28]
data[29] => a_dpfifo_q2a1:dpfifo.data[29]
data[30] => a_dpfifo_q2a1:dpfifo.data[30]
data[31] => a_dpfifo_q2a1:dpfifo.data[31]
empty <= a_dpfifo_q2a1:dpfifo.empty
full <= a_dpfifo_q2a1:dpfifo.full
q[0] <= a_dpfifo_q2a1:dpfifo.q[0]
q[1] <= a_dpfifo_q2a1:dpfifo.q[1]
q[2] <= a_dpfifo_q2a1:dpfifo.q[2]
q[3] <= a_dpfifo_q2a1:dpfifo.q[3]
q[4] <= a_dpfifo_q2a1:dpfifo.q[4]
q[5] <= a_dpfifo_q2a1:dpfifo.q[5]
q[6] <= a_dpfifo_q2a1:dpfifo.q[6]
q[7] <= a_dpfifo_q2a1:dpfifo.q[7]
q[8] <= a_dpfifo_q2a1:dpfifo.q[8]
q[9] <= a_dpfifo_q2a1:dpfifo.q[9]
q[10] <= a_dpfifo_q2a1:dpfifo.q[10]
q[11] <= a_dpfifo_q2a1:dpfifo.q[11]
q[12] <= a_dpfifo_q2a1:dpfifo.q[12]
q[13] <= a_dpfifo_q2a1:dpfifo.q[13]
q[14] <= a_dpfifo_q2a1:dpfifo.q[14]
q[15] <= a_dpfifo_q2a1:dpfifo.q[15]
q[16] <= a_dpfifo_q2a1:dpfifo.q[16]
q[17] <= a_dpfifo_q2a1:dpfifo.q[17]
q[18] <= a_dpfifo_q2a1:dpfifo.q[18]
q[19] <= a_dpfifo_q2a1:dpfifo.q[19]
q[20] <= a_dpfifo_q2a1:dpfifo.q[20]
q[21] <= a_dpfifo_q2a1:dpfifo.q[21]
q[22] <= a_dpfifo_q2a1:dpfifo.q[22]
q[23] <= a_dpfifo_q2a1:dpfifo.q[23]
q[24] <= a_dpfifo_q2a1:dpfifo.q[24]
q[25] <= a_dpfifo_q2a1:dpfifo.q[25]
q[26] <= a_dpfifo_q2a1:dpfifo.q[26]
q[27] <= a_dpfifo_q2a1:dpfifo.q[27]
q[28] <= a_dpfifo_q2a1:dpfifo.q[28]
q[29] <= a_dpfifo_q2a1:dpfifo.q[29]
q[30] <= a_dpfifo_q2a1:dpfifo.q[30]
q[31] <= a_dpfifo_q2a1:dpfifo.q[31]
rdreq => a_dpfifo_q2a1:dpfifo.rreq
sclr => a_dpfifo_q2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_q2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_q2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_q2a1:dpfifo.wreq


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo
clock => altsyncram_n3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_n3i1:FIFOram.data_a[0]
data[1] => altsyncram_n3i1:FIFOram.data_a[1]
data[2] => altsyncram_n3i1:FIFOram.data_a[2]
data[3] => altsyncram_n3i1:FIFOram.data_a[3]
data[4] => altsyncram_n3i1:FIFOram.data_a[4]
data[5] => altsyncram_n3i1:FIFOram.data_a[5]
data[6] => altsyncram_n3i1:FIFOram.data_a[6]
data[7] => altsyncram_n3i1:FIFOram.data_a[7]
data[8] => altsyncram_n3i1:FIFOram.data_a[8]
data[9] => altsyncram_n3i1:FIFOram.data_a[9]
data[10] => altsyncram_n3i1:FIFOram.data_a[10]
data[11] => altsyncram_n3i1:FIFOram.data_a[11]
data[12] => altsyncram_n3i1:FIFOram.data_a[12]
data[13] => altsyncram_n3i1:FIFOram.data_a[13]
data[14] => altsyncram_n3i1:FIFOram.data_a[14]
data[15] => altsyncram_n3i1:FIFOram.data_a[15]
data[16] => altsyncram_n3i1:FIFOram.data_a[16]
data[17] => altsyncram_n3i1:FIFOram.data_a[17]
data[18] => altsyncram_n3i1:FIFOram.data_a[18]
data[19] => altsyncram_n3i1:FIFOram.data_a[19]
data[20] => altsyncram_n3i1:FIFOram.data_a[20]
data[21] => altsyncram_n3i1:FIFOram.data_a[21]
data[22] => altsyncram_n3i1:FIFOram.data_a[22]
data[23] => altsyncram_n3i1:FIFOram.data_a[23]
data[24] => altsyncram_n3i1:FIFOram.data_a[24]
data[25] => altsyncram_n3i1:FIFOram.data_a[25]
data[26] => altsyncram_n3i1:FIFOram.data_a[26]
data[27] => altsyncram_n3i1:FIFOram.data_a[27]
data[28] => altsyncram_n3i1:FIFOram.data_a[28]
data[29] => altsyncram_n3i1:FIFOram.data_a[29]
data[30] => altsyncram_n3i1:FIFOram.data_a[30]
data[31] => altsyncram_n3i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_n3i1:FIFOram.q_b[0]
q[1] <= altsyncram_n3i1:FIFOram.q_b[1]
q[2] <= altsyncram_n3i1:FIFOram.q_b[2]
q[3] <= altsyncram_n3i1:FIFOram.q_b[3]
q[4] <= altsyncram_n3i1:FIFOram.q_b[4]
q[5] <= altsyncram_n3i1:FIFOram.q_b[5]
q[6] <= altsyncram_n3i1:FIFOram.q_b[6]
q[7] <= altsyncram_n3i1:FIFOram.q_b[7]
q[8] <= altsyncram_n3i1:FIFOram.q_b[8]
q[9] <= altsyncram_n3i1:FIFOram.q_b[9]
q[10] <= altsyncram_n3i1:FIFOram.q_b[10]
q[11] <= altsyncram_n3i1:FIFOram.q_b[11]
q[12] <= altsyncram_n3i1:FIFOram.q_b[12]
q[13] <= altsyncram_n3i1:FIFOram.q_b[13]
q[14] <= altsyncram_n3i1:FIFOram.q_b[14]
q[15] <= altsyncram_n3i1:FIFOram.q_b[15]
q[16] <= altsyncram_n3i1:FIFOram.q_b[16]
q[17] <= altsyncram_n3i1:FIFOram.q_b[17]
q[18] <= altsyncram_n3i1:FIFOram.q_b[18]
q[19] <= altsyncram_n3i1:FIFOram.q_b[19]
q[20] <= altsyncram_n3i1:FIFOram.q_b[20]
q[21] <= altsyncram_n3i1:FIFOram.q_b[21]
q[22] <= altsyncram_n3i1:FIFOram.q_b[22]
q[23] <= altsyncram_n3i1:FIFOram.q_b[23]
q[24] <= altsyncram_n3i1:FIFOram.q_b[24]
q[25] <= altsyncram_n3i1:FIFOram.q_b[25]
q[26] <= altsyncram_n3i1:FIFOram.q_b[26]
q[27] <= altsyncram_n3i1:FIFOram.q_b[27]
q[28] <= altsyncram_n3i1:FIFOram.q_b[28]
q[29] <= altsyncram_n3i1:FIFOram.q_b[29]
q[30] <= altsyncram_n3i1:FIFOram.q_b[30]
q[31] <= altsyncram_n3i1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_n3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[0] <= scfifo:Sync_FIFO.usedw
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
read_data[0] <= scfifo:Sync_FIFO.q
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7ba1:auto_generated.data[0]
data[1] => scfifo_7ba1:auto_generated.data[1]
data[2] => scfifo_7ba1:auto_generated.data[2]
data[3] => scfifo_7ba1:auto_generated.data[3]
data[4] => scfifo_7ba1:auto_generated.data[4]
data[5] => scfifo_7ba1:auto_generated.data[5]
data[6] => scfifo_7ba1:auto_generated.data[6]
data[7] => scfifo_7ba1:auto_generated.data[7]
data[8] => scfifo_7ba1:auto_generated.data[8]
data[9] => scfifo_7ba1:auto_generated.data[9]
data[10] => scfifo_7ba1:auto_generated.data[10]
data[11] => scfifo_7ba1:auto_generated.data[11]
data[12] => scfifo_7ba1:auto_generated.data[12]
data[13] => scfifo_7ba1:auto_generated.data[13]
data[14] => scfifo_7ba1:auto_generated.data[14]
data[15] => scfifo_7ba1:auto_generated.data[15]
data[16] => scfifo_7ba1:auto_generated.data[16]
data[17] => scfifo_7ba1:auto_generated.data[17]
data[18] => scfifo_7ba1:auto_generated.data[18]
data[19] => scfifo_7ba1:auto_generated.data[19]
data[20] => scfifo_7ba1:auto_generated.data[20]
data[21] => scfifo_7ba1:auto_generated.data[21]
data[22] => scfifo_7ba1:auto_generated.data[22]
data[23] => scfifo_7ba1:auto_generated.data[23]
data[24] => scfifo_7ba1:auto_generated.data[24]
data[25] => scfifo_7ba1:auto_generated.data[25]
data[26] => scfifo_7ba1:auto_generated.data[26]
data[27] => scfifo_7ba1:auto_generated.data[27]
data[28] => scfifo_7ba1:auto_generated.data[28]
data[29] => scfifo_7ba1:auto_generated.data[29]
data[30] => scfifo_7ba1:auto_generated.data[30]
data[31] => scfifo_7ba1:auto_generated.data[31]
q[0] <= scfifo_7ba1:auto_generated.q[0]
q[1] <= scfifo_7ba1:auto_generated.q[1]
q[2] <= scfifo_7ba1:auto_generated.q[2]
q[3] <= scfifo_7ba1:auto_generated.q[3]
q[4] <= scfifo_7ba1:auto_generated.q[4]
q[5] <= scfifo_7ba1:auto_generated.q[5]
q[6] <= scfifo_7ba1:auto_generated.q[6]
q[7] <= scfifo_7ba1:auto_generated.q[7]
q[8] <= scfifo_7ba1:auto_generated.q[8]
q[9] <= scfifo_7ba1:auto_generated.q[9]
q[10] <= scfifo_7ba1:auto_generated.q[10]
q[11] <= scfifo_7ba1:auto_generated.q[11]
q[12] <= scfifo_7ba1:auto_generated.q[12]
q[13] <= scfifo_7ba1:auto_generated.q[13]
q[14] <= scfifo_7ba1:auto_generated.q[14]
q[15] <= scfifo_7ba1:auto_generated.q[15]
q[16] <= scfifo_7ba1:auto_generated.q[16]
q[17] <= scfifo_7ba1:auto_generated.q[17]
q[18] <= scfifo_7ba1:auto_generated.q[18]
q[19] <= scfifo_7ba1:auto_generated.q[19]
q[20] <= scfifo_7ba1:auto_generated.q[20]
q[21] <= scfifo_7ba1:auto_generated.q[21]
q[22] <= scfifo_7ba1:auto_generated.q[22]
q[23] <= scfifo_7ba1:auto_generated.q[23]
q[24] <= scfifo_7ba1:auto_generated.q[24]
q[25] <= scfifo_7ba1:auto_generated.q[25]
q[26] <= scfifo_7ba1:auto_generated.q[26]
q[27] <= scfifo_7ba1:auto_generated.q[27]
q[28] <= scfifo_7ba1:auto_generated.q[28]
q[29] <= scfifo_7ba1:auto_generated.q[29]
q[30] <= scfifo_7ba1:auto_generated.q[30]
q[31] <= scfifo_7ba1:auto_generated.q[31]
wrreq => scfifo_7ba1:auto_generated.wrreq
rdreq => scfifo_7ba1:auto_generated.rdreq
clock => scfifo_7ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_7ba1:auto_generated.empty
full <= scfifo_7ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_7ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_7ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_7ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_7ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_7ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_7ba1:auto_generated.usedw[6]


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated
clock => a_dpfifo_q2a1:dpfifo.clock
data[0] => a_dpfifo_q2a1:dpfifo.data[0]
data[1] => a_dpfifo_q2a1:dpfifo.data[1]
data[2] => a_dpfifo_q2a1:dpfifo.data[2]
data[3] => a_dpfifo_q2a1:dpfifo.data[3]
data[4] => a_dpfifo_q2a1:dpfifo.data[4]
data[5] => a_dpfifo_q2a1:dpfifo.data[5]
data[6] => a_dpfifo_q2a1:dpfifo.data[6]
data[7] => a_dpfifo_q2a1:dpfifo.data[7]
data[8] => a_dpfifo_q2a1:dpfifo.data[8]
data[9] => a_dpfifo_q2a1:dpfifo.data[9]
data[10] => a_dpfifo_q2a1:dpfifo.data[10]
data[11] => a_dpfifo_q2a1:dpfifo.data[11]
data[12] => a_dpfifo_q2a1:dpfifo.data[12]
data[13] => a_dpfifo_q2a1:dpfifo.data[13]
data[14] => a_dpfifo_q2a1:dpfifo.data[14]
data[15] => a_dpfifo_q2a1:dpfifo.data[15]
data[16] => a_dpfifo_q2a1:dpfifo.data[16]
data[17] => a_dpfifo_q2a1:dpfifo.data[17]
data[18] => a_dpfifo_q2a1:dpfifo.data[18]
data[19] => a_dpfifo_q2a1:dpfifo.data[19]
data[20] => a_dpfifo_q2a1:dpfifo.data[20]
data[21] => a_dpfifo_q2a1:dpfifo.data[21]
data[22] => a_dpfifo_q2a1:dpfifo.data[22]
data[23] => a_dpfifo_q2a1:dpfifo.data[23]
data[24] => a_dpfifo_q2a1:dpfifo.data[24]
data[25] => a_dpfifo_q2a1:dpfifo.data[25]
data[26] => a_dpfifo_q2a1:dpfifo.data[26]
data[27] => a_dpfifo_q2a1:dpfifo.data[27]
data[28] => a_dpfifo_q2a1:dpfifo.data[28]
data[29] => a_dpfifo_q2a1:dpfifo.data[29]
data[30] => a_dpfifo_q2a1:dpfifo.data[30]
data[31] => a_dpfifo_q2a1:dpfifo.data[31]
empty <= a_dpfifo_q2a1:dpfifo.empty
full <= a_dpfifo_q2a1:dpfifo.full
q[0] <= a_dpfifo_q2a1:dpfifo.q[0]
q[1] <= a_dpfifo_q2a1:dpfifo.q[1]
q[2] <= a_dpfifo_q2a1:dpfifo.q[2]
q[3] <= a_dpfifo_q2a1:dpfifo.q[3]
q[4] <= a_dpfifo_q2a1:dpfifo.q[4]
q[5] <= a_dpfifo_q2a1:dpfifo.q[5]
q[6] <= a_dpfifo_q2a1:dpfifo.q[6]
q[7] <= a_dpfifo_q2a1:dpfifo.q[7]
q[8] <= a_dpfifo_q2a1:dpfifo.q[8]
q[9] <= a_dpfifo_q2a1:dpfifo.q[9]
q[10] <= a_dpfifo_q2a1:dpfifo.q[10]
q[11] <= a_dpfifo_q2a1:dpfifo.q[11]
q[12] <= a_dpfifo_q2a1:dpfifo.q[12]
q[13] <= a_dpfifo_q2a1:dpfifo.q[13]
q[14] <= a_dpfifo_q2a1:dpfifo.q[14]
q[15] <= a_dpfifo_q2a1:dpfifo.q[15]
q[16] <= a_dpfifo_q2a1:dpfifo.q[16]
q[17] <= a_dpfifo_q2a1:dpfifo.q[17]
q[18] <= a_dpfifo_q2a1:dpfifo.q[18]
q[19] <= a_dpfifo_q2a1:dpfifo.q[19]
q[20] <= a_dpfifo_q2a1:dpfifo.q[20]
q[21] <= a_dpfifo_q2a1:dpfifo.q[21]
q[22] <= a_dpfifo_q2a1:dpfifo.q[22]
q[23] <= a_dpfifo_q2a1:dpfifo.q[23]
q[24] <= a_dpfifo_q2a1:dpfifo.q[24]
q[25] <= a_dpfifo_q2a1:dpfifo.q[25]
q[26] <= a_dpfifo_q2a1:dpfifo.q[26]
q[27] <= a_dpfifo_q2a1:dpfifo.q[27]
q[28] <= a_dpfifo_q2a1:dpfifo.q[28]
q[29] <= a_dpfifo_q2a1:dpfifo.q[29]
q[30] <= a_dpfifo_q2a1:dpfifo.q[30]
q[31] <= a_dpfifo_q2a1:dpfifo.q[31]
rdreq => a_dpfifo_q2a1:dpfifo.rreq
sclr => a_dpfifo_q2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_q2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_q2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_q2a1:dpfifo.wreq


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo
clock => altsyncram_n3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_n3i1:FIFOram.data_a[0]
data[1] => altsyncram_n3i1:FIFOram.data_a[1]
data[2] => altsyncram_n3i1:FIFOram.data_a[2]
data[3] => altsyncram_n3i1:FIFOram.data_a[3]
data[4] => altsyncram_n3i1:FIFOram.data_a[4]
data[5] => altsyncram_n3i1:FIFOram.data_a[5]
data[6] => altsyncram_n3i1:FIFOram.data_a[6]
data[7] => altsyncram_n3i1:FIFOram.data_a[7]
data[8] => altsyncram_n3i1:FIFOram.data_a[8]
data[9] => altsyncram_n3i1:FIFOram.data_a[9]
data[10] => altsyncram_n3i1:FIFOram.data_a[10]
data[11] => altsyncram_n3i1:FIFOram.data_a[11]
data[12] => altsyncram_n3i1:FIFOram.data_a[12]
data[13] => altsyncram_n3i1:FIFOram.data_a[13]
data[14] => altsyncram_n3i1:FIFOram.data_a[14]
data[15] => altsyncram_n3i1:FIFOram.data_a[15]
data[16] => altsyncram_n3i1:FIFOram.data_a[16]
data[17] => altsyncram_n3i1:FIFOram.data_a[17]
data[18] => altsyncram_n3i1:FIFOram.data_a[18]
data[19] => altsyncram_n3i1:FIFOram.data_a[19]
data[20] => altsyncram_n3i1:FIFOram.data_a[20]
data[21] => altsyncram_n3i1:FIFOram.data_a[21]
data[22] => altsyncram_n3i1:FIFOram.data_a[22]
data[23] => altsyncram_n3i1:FIFOram.data_a[23]
data[24] => altsyncram_n3i1:FIFOram.data_a[24]
data[25] => altsyncram_n3i1:FIFOram.data_a[25]
data[26] => altsyncram_n3i1:FIFOram.data_a[26]
data[27] => altsyncram_n3i1:FIFOram.data_a[27]
data[28] => altsyncram_n3i1:FIFOram.data_a[28]
data[29] => altsyncram_n3i1:FIFOram.data_a[29]
data[30] => altsyncram_n3i1:FIFOram.data_a[30]
data[31] => altsyncram_n3i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_n3i1:FIFOram.q_b[0]
q[1] <= altsyncram_n3i1:FIFOram.q_b[1]
q[2] <= altsyncram_n3i1:FIFOram.q_b[2]
q[3] <= altsyncram_n3i1:FIFOram.q_b[3]
q[4] <= altsyncram_n3i1:FIFOram.q_b[4]
q[5] <= altsyncram_n3i1:FIFOram.q_b[5]
q[6] <= altsyncram_n3i1:FIFOram.q_b[6]
q[7] <= altsyncram_n3i1:FIFOram.q_b[7]
q[8] <= altsyncram_n3i1:FIFOram.q_b[8]
q[9] <= altsyncram_n3i1:FIFOram.q_b[9]
q[10] <= altsyncram_n3i1:FIFOram.q_b[10]
q[11] <= altsyncram_n3i1:FIFOram.q_b[11]
q[12] <= altsyncram_n3i1:FIFOram.q_b[12]
q[13] <= altsyncram_n3i1:FIFOram.q_b[13]
q[14] <= altsyncram_n3i1:FIFOram.q_b[14]
q[15] <= altsyncram_n3i1:FIFOram.q_b[15]
q[16] <= altsyncram_n3i1:FIFOram.q_b[16]
q[17] <= altsyncram_n3i1:FIFOram.q_b[17]
q[18] <= altsyncram_n3i1:FIFOram.q_b[18]
q[19] <= altsyncram_n3i1:FIFOram.q_b[19]
q[20] <= altsyncram_n3i1:FIFOram.q_b[20]
q[21] <= altsyncram_n3i1:FIFOram.q_b[21]
q[22] <= altsyncram_n3i1:FIFOram.q_b[22]
q[23] <= altsyncram_n3i1:FIFOram.q_b[23]
q[24] <= altsyncram_n3i1:FIFOram.q_b[24]
q[25] <= altsyncram_n3i1:FIFOram.q_b[25]
q[26] <= altsyncram_n3i1:FIFOram.q_b[26]
q[27] <= altsyncram_n3i1:FIFOram.q_b[27]
q[28] <= altsyncram_n3i1:FIFOram.q_b[28]
q[29] <= altsyncram_n3i1:FIFOram.q_b[29]
q[30] <= altsyncram_n3i1:FIFOram.q_b[30]
q[31] <= altsyncram_n3i1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_n3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[0] => left_channel_data[0].IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data[25] => left_channel_data[25].IN1
left_channel_data[26] => left_channel_data[26].IN1
left_channel_data[27] => left_channel_data[27].IN1
left_channel_data[28] => left_channel_data[28].IN1
left_channel_data[29] => left_channel_data[29].IN1
left_channel_data[30] => left_channel_data[30].IN1
left_channel_data[31] => left_channel_data[31].IN1
left_channel_data_en => comb.IN1
right_channel_data[0] => right_channel_data[0].IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data[25] => right_channel_data[25].IN1
right_channel_data[26] => right_channel_data[26].IN1
right_channel_data[27] => right_channel_data[27].IN1
right_channel_data[28] => right_channel_data[28].IN1
right_channel_data[29] => right_channel_data[29].IN1
right_channel_data[30] => right_channel_data[30].IN1
right_channel_data[31] => right_channel_data[31].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[0] <= scfifo:Sync_FIFO.usedw
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
read_data[0] <= scfifo:Sync_FIFO.q
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7ba1:auto_generated.data[0]
data[1] => scfifo_7ba1:auto_generated.data[1]
data[2] => scfifo_7ba1:auto_generated.data[2]
data[3] => scfifo_7ba1:auto_generated.data[3]
data[4] => scfifo_7ba1:auto_generated.data[4]
data[5] => scfifo_7ba1:auto_generated.data[5]
data[6] => scfifo_7ba1:auto_generated.data[6]
data[7] => scfifo_7ba1:auto_generated.data[7]
data[8] => scfifo_7ba1:auto_generated.data[8]
data[9] => scfifo_7ba1:auto_generated.data[9]
data[10] => scfifo_7ba1:auto_generated.data[10]
data[11] => scfifo_7ba1:auto_generated.data[11]
data[12] => scfifo_7ba1:auto_generated.data[12]
data[13] => scfifo_7ba1:auto_generated.data[13]
data[14] => scfifo_7ba1:auto_generated.data[14]
data[15] => scfifo_7ba1:auto_generated.data[15]
data[16] => scfifo_7ba1:auto_generated.data[16]
data[17] => scfifo_7ba1:auto_generated.data[17]
data[18] => scfifo_7ba1:auto_generated.data[18]
data[19] => scfifo_7ba1:auto_generated.data[19]
data[20] => scfifo_7ba1:auto_generated.data[20]
data[21] => scfifo_7ba1:auto_generated.data[21]
data[22] => scfifo_7ba1:auto_generated.data[22]
data[23] => scfifo_7ba1:auto_generated.data[23]
data[24] => scfifo_7ba1:auto_generated.data[24]
data[25] => scfifo_7ba1:auto_generated.data[25]
data[26] => scfifo_7ba1:auto_generated.data[26]
data[27] => scfifo_7ba1:auto_generated.data[27]
data[28] => scfifo_7ba1:auto_generated.data[28]
data[29] => scfifo_7ba1:auto_generated.data[29]
data[30] => scfifo_7ba1:auto_generated.data[30]
data[31] => scfifo_7ba1:auto_generated.data[31]
q[0] <= scfifo_7ba1:auto_generated.q[0]
q[1] <= scfifo_7ba1:auto_generated.q[1]
q[2] <= scfifo_7ba1:auto_generated.q[2]
q[3] <= scfifo_7ba1:auto_generated.q[3]
q[4] <= scfifo_7ba1:auto_generated.q[4]
q[5] <= scfifo_7ba1:auto_generated.q[5]
q[6] <= scfifo_7ba1:auto_generated.q[6]
q[7] <= scfifo_7ba1:auto_generated.q[7]
q[8] <= scfifo_7ba1:auto_generated.q[8]
q[9] <= scfifo_7ba1:auto_generated.q[9]
q[10] <= scfifo_7ba1:auto_generated.q[10]
q[11] <= scfifo_7ba1:auto_generated.q[11]
q[12] <= scfifo_7ba1:auto_generated.q[12]
q[13] <= scfifo_7ba1:auto_generated.q[13]
q[14] <= scfifo_7ba1:auto_generated.q[14]
q[15] <= scfifo_7ba1:auto_generated.q[15]
q[16] <= scfifo_7ba1:auto_generated.q[16]
q[17] <= scfifo_7ba1:auto_generated.q[17]
q[18] <= scfifo_7ba1:auto_generated.q[18]
q[19] <= scfifo_7ba1:auto_generated.q[19]
q[20] <= scfifo_7ba1:auto_generated.q[20]
q[21] <= scfifo_7ba1:auto_generated.q[21]
q[22] <= scfifo_7ba1:auto_generated.q[22]
q[23] <= scfifo_7ba1:auto_generated.q[23]
q[24] <= scfifo_7ba1:auto_generated.q[24]
q[25] <= scfifo_7ba1:auto_generated.q[25]
q[26] <= scfifo_7ba1:auto_generated.q[26]
q[27] <= scfifo_7ba1:auto_generated.q[27]
q[28] <= scfifo_7ba1:auto_generated.q[28]
q[29] <= scfifo_7ba1:auto_generated.q[29]
q[30] <= scfifo_7ba1:auto_generated.q[30]
q[31] <= scfifo_7ba1:auto_generated.q[31]
wrreq => scfifo_7ba1:auto_generated.wrreq
rdreq => scfifo_7ba1:auto_generated.rdreq
clock => scfifo_7ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_7ba1:auto_generated.empty
full <= scfifo_7ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_7ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_7ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_7ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_7ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_7ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_7ba1:auto_generated.usedw[6]


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated
clock => a_dpfifo_q2a1:dpfifo.clock
data[0] => a_dpfifo_q2a1:dpfifo.data[0]
data[1] => a_dpfifo_q2a1:dpfifo.data[1]
data[2] => a_dpfifo_q2a1:dpfifo.data[2]
data[3] => a_dpfifo_q2a1:dpfifo.data[3]
data[4] => a_dpfifo_q2a1:dpfifo.data[4]
data[5] => a_dpfifo_q2a1:dpfifo.data[5]
data[6] => a_dpfifo_q2a1:dpfifo.data[6]
data[7] => a_dpfifo_q2a1:dpfifo.data[7]
data[8] => a_dpfifo_q2a1:dpfifo.data[8]
data[9] => a_dpfifo_q2a1:dpfifo.data[9]
data[10] => a_dpfifo_q2a1:dpfifo.data[10]
data[11] => a_dpfifo_q2a1:dpfifo.data[11]
data[12] => a_dpfifo_q2a1:dpfifo.data[12]
data[13] => a_dpfifo_q2a1:dpfifo.data[13]
data[14] => a_dpfifo_q2a1:dpfifo.data[14]
data[15] => a_dpfifo_q2a1:dpfifo.data[15]
data[16] => a_dpfifo_q2a1:dpfifo.data[16]
data[17] => a_dpfifo_q2a1:dpfifo.data[17]
data[18] => a_dpfifo_q2a1:dpfifo.data[18]
data[19] => a_dpfifo_q2a1:dpfifo.data[19]
data[20] => a_dpfifo_q2a1:dpfifo.data[20]
data[21] => a_dpfifo_q2a1:dpfifo.data[21]
data[22] => a_dpfifo_q2a1:dpfifo.data[22]
data[23] => a_dpfifo_q2a1:dpfifo.data[23]
data[24] => a_dpfifo_q2a1:dpfifo.data[24]
data[25] => a_dpfifo_q2a1:dpfifo.data[25]
data[26] => a_dpfifo_q2a1:dpfifo.data[26]
data[27] => a_dpfifo_q2a1:dpfifo.data[27]
data[28] => a_dpfifo_q2a1:dpfifo.data[28]
data[29] => a_dpfifo_q2a1:dpfifo.data[29]
data[30] => a_dpfifo_q2a1:dpfifo.data[30]
data[31] => a_dpfifo_q2a1:dpfifo.data[31]
empty <= a_dpfifo_q2a1:dpfifo.empty
full <= a_dpfifo_q2a1:dpfifo.full
q[0] <= a_dpfifo_q2a1:dpfifo.q[0]
q[1] <= a_dpfifo_q2a1:dpfifo.q[1]
q[2] <= a_dpfifo_q2a1:dpfifo.q[2]
q[3] <= a_dpfifo_q2a1:dpfifo.q[3]
q[4] <= a_dpfifo_q2a1:dpfifo.q[4]
q[5] <= a_dpfifo_q2a1:dpfifo.q[5]
q[6] <= a_dpfifo_q2a1:dpfifo.q[6]
q[7] <= a_dpfifo_q2a1:dpfifo.q[7]
q[8] <= a_dpfifo_q2a1:dpfifo.q[8]
q[9] <= a_dpfifo_q2a1:dpfifo.q[9]
q[10] <= a_dpfifo_q2a1:dpfifo.q[10]
q[11] <= a_dpfifo_q2a1:dpfifo.q[11]
q[12] <= a_dpfifo_q2a1:dpfifo.q[12]
q[13] <= a_dpfifo_q2a1:dpfifo.q[13]
q[14] <= a_dpfifo_q2a1:dpfifo.q[14]
q[15] <= a_dpfifo_q2a1:dpfifo.q[15]
q[16] <= a_dpfifo_q2a1:dpfifo.q[16]
q[17] <= a_dpfifo_q2a1:dpfifo.q[17]
q[18] <= a_dpfifo_q2a1:dpfifo.q[18]
q[19] <= a_dpfifo_q2a1:dpfifo.q[19]
q[20] <= a_dpfifo_q2a1:dpfifo.q[20]
q[21] <= a_dpfifo_q2a1:dpfifo.q[21]
q[22] <= a_dpfifo_q2a1:dpfifo.q[22]
q[23] <= a_dpfifo_q2a1:dpfifo.q[23]
q[24] <= a_dpfifo_q2a1:dpfifo.q[24]
q[25] <= a_dpfifo_q2a1:dpfifo.q[25]
q[26] <= a_dpfifo_q2a1:dpfifo.q[26]
q[27] <= a_dpfifo_q2a1:dpfifo.q[27]
q[28] <= a_dpfifo_q2a1:dpfifo.q[28]
q[29] <= a_dpfifo_q2a1:dpfifo.q[29]
q[30] <= a_dpfifo_q2a1:dpfifo.q[30]
q[31] <= a_dpfifo_q2a1:dpfifo.q[31]
rdreq => a_dpfifo_q2a1:dpfifo.rreq
sclr => a_dpfifo_q2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_q2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_q2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_q2a1:dpfifo.wreq


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo
clock => altsyncram_n3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_n3i1:FIFOram.data_a[0]
data[1] => altsyncram_n3i1:FIFOram.data_a[1]
data[2] => altsyncram_n3i1:FIFOram.data_a[2]
data[3] => altsyncram_n3i1:FIFOram.data_a[3]
data[4] => altsyncram_n3i1:FIFOram.data_a[4]
data[5] => altsyncram_n3i1:FIFOram.data_a[5]
data[6] => altsyncram_n3i1:FIFOram.data_a[6]
data[7] => altsyncram_n3i1:FIFOram.data_a[7]
data[8] => altsyncram_n3i1:FIFOram.data_a[8]
data[9] => altsyncram_n3i1:FIFOram.data_a[9]
data[10] => altsyncram_n3i1:FIFOram.data_a[10]
data[11] => altsyncram_n3i1:FIFOram.data_a[11]
data[12] => altsyncram_n3i1:FIFOram.data_a[12]
data[13] => altsyncram_n3i1:FIFOram.data_a[13]
data[14] => altsyncram_n3i1:FIFOram.data_a[14]
data[15] => altsyncram_n3i1:FIFOram.data_a[15]
data[16] => altsyncram_n3i1:FIFOram.data_a[16]
data[17] => altsyncram_n3i1:FIFOram.data_a[17]
data[18] => altsyncram_n3i1:FIFOram.data_a[18]
data[19] => altsyncram_n3i1:FIFOram.data_a[19]
data[20] => altsyncram_n3i1:FIFOram.data_a[20]
data[21] => altsyncram_n3i1:FIFOram.data_a[21]
data[22] => altsyncram_n3i1:FIFOram.data_a[22]
data[23] => altsyncram_n3i1:FIFOram.data_a[23]
data[24] => altsyncram_n3i1:FIFOram.data_a[24]
data[25] => altsyncram_n3i1:FIFOram.data_a[25]
data[26] => altsyncram_n3i1:FIFOram.data_a[26]
data[27] => altsyncram_n3i1:FIFOram.data_a[27]
data[28] => altsyncram_n3i1:FIFOram.data_a[28]
data[29] => altsyncram_n3i1:FIFOram.data_a[29]
data[30] => altsyncram_n3i1:FIFOram.data_a[30]
data[31] => altsyncram_n3i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_n3i1:FIFOram.q_b[0]
q[1] <= altsyncram_n3i1:FIFOram.q_b[1]
q[2] <= altsyncram_n3i1:FIFOram.q_b[2]
q[3] <= altsyncram_n3i1:FIFOram.q_b[3]
q[4] <= altsyncram_n3i1:FIFOram.q_b[4]
q[5] <= altsyncram_n3i1:FIFOram.q_b[5]
q[6] <= altsyncram_n3i1:FIFOram.q_b[6]
q[7] <= altsyncram_n3i1:FIFOram.q_b[7]
q[8] <= altsyncram_n3i1:FIFOram.q_b[8]
q[9] <= altsyncram_n3i1:FIFOram.q_b[9]
q[10] <= altsyncram_n3i1:FIFOram.q_b[10]
q[11] <= altsyncram_n3i1:FIFOram.q_b[11]
q[12] <= altsyncram_n3i1:FIFOram.q_b[12]
q[13] <= altsyncram_n3i1:FIFOram.q_b[13]
q[14] <= altsyncram_n3i1:FIFOram.q_b[14]
q[15] <= altsyncram_n3i1:FIFOram.q_b[15]
q[16] <= altsyncram_n3i1:FIFOram.q_b[16]
q[17] <= altsyncram_n3i1:FIFOram.q_b[17]
q[18] <= altsyncram_n3i1:FIFOram.q_b[18]
q[19] <= altsyncram_n3i1:FIFOram.q_b[19]
q[20] <= altsyncram_n3i1:FIFOram.q_b[20]
q[21] <= altsyncram_n3i1:FIFOram.q_b[21]
q[22] <= altsyncram_n3i1:FIFOram.q_b[22]
q[23] <= altsyncram_n3i1:FIFOram.q_b[23]
q[24] <= altsyncram_n3i1:FIFOram.q_b[24]
q[25] <= altsyncram_n3i1:FIFOram.q_b[25]
q[26] <= altsyncram_n3i1:FIFOram.q_b[26]
q[27] <= altsyncram_n3i1:FIFOram.q_b[27]
q[28] <= altsyncram_n3i1:FIFOram.q_b[28]
q[29] <= altsyncram_n3i1:FIFOram.q_b[29]
q[30] <= altsyncram_n3i1:FIFOram.q_b[30]
q[31] <= altsyncram_n3i1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_n3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[0] <= scfifo:Sync_FIFO.usedw
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
read_data[0] <= scfifo:Sync_FIFO.q
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7ba1:auto_generated.data[0]
data[1] => scfifo_7ba1:auto_generated.data[1]
data[2] => scfifo_7ba1:auto_generated.data[2]
data[3] => scfifo_7ba1:auto_generated.data[3]
data[4] => scfifo_7ba1:auto_generated.data[4]
data[5] => scfifo_7ba1:auto_generated.data[5]
data[6] => scfifo_7ba1:auto_generated.data[6]
data[7] => scfifo_7ba1:auto_generated.data[7]
data[8] => scfifo_7ba1:auto_generated.data[8]
data[9] => scfifo_7ba1:auto_generated.data[9]
data[10] => scfifo_7ba1:auto_generated.data[10]
data[11] => scfifo_7ba1:auto_generated.data[11]
data[12] => scfifo_7ba1:auto_generated.data[12]
data[13] => scfifo_7ba1:auto_generated.data[13]
data[14] => scfifo_7ba1:auto_generated.data[14]
data[15] => scfifo_7ba1:auto_generated.data[15]
data[16] => scfifo_7ba1:auto_generated.data[16]
data[17] => scfifo_7ba1:auto_generated.data[17]
data[18] => scfifo_7ba1:auto_generated.data[18]
data[19] => scfifo_7ba1:auto_generated.data[19]
data[20] => scfifo_7ba1:auto_generated.data[20]
data[21] => scfifo_7ba1:auto_generated.data[21]
data[22] => scfifo_7ba1:auto_generated.data[22]
data[23] => scfifo_7ba1:auto_generated.data[23]
data[24] => scfifo_7ba1:auto_generated.data[24]
data[25] => scfifo_7ba1:auto_generated.data[25]
data[26] => scfifo_7ba1:auto_generated.data[26]
data[27] => scfifo_7ba1:auto_generated.data[27]
data[28] => scfifo_7ba1:auto_generated.data[28]
data[29] => scfifo_7ba1:auto_generated.data[29]
data[30] => scfifo_7ba1:auto_generated.data[30]
data[31] => scfifo_7ba1:auto_generated.data[31]
q[0] <= scfifo_7ba1:auto_generated.q[0]
q[1] <= scfifo_7ba1:auto_generated.q[1]
q[2] <= scfifo_7ba1:auto_generated.q[2]
q[3] <= scfifo_7ba1:auto_generated.q[3]
q[4] <= scfifo_7ba1:auto_generated.q[4]
q[5] <= scfifo_7ba1:auto_generated.q[5]
q[6] <= scfifo_7ba1:auto_generated.q[6]
q[7] <= scfifo_7ba1:auto_generated.q[7]
q[8] <= scfifo_7ba1:auto_generated.q[8]
q[9] <= scfifo_7ba1:auto_generated.q[9]
q[10] <= scfifo_7ba1:auto_generated.q[10]
q[11] <= scfifo_7ba1:auto_generated.q[11]
q[12] <= scfifo_7ba1:auto_generated.q[12]
q[13] <= scfifo_7ba1:auto_generated.q[13]
q[14] <= scfifo_7ba1:auto_generated.q[14]
q[15] <= scfifo_7ba1:auto_generated.q[15]
q[16] <= scfifo_7ba1:auto_generated.q[16]
q[17] <= scfifo_7ba1:auto_generated.q[17]
q[18] <= scfifo_7ba1:auto_generated.q[18]
q[19] <= scfifo_7ba1:auto_generated.q[19]
q[20] <= scfifo_7ba1:auto_generated.q[20]
q[21] <= scfifo_7ba1:auto_generated.q[21]
q[22] <= scfifo_7ba1:auto_generated.q[22]
q[23] <= scfifo_7ba1:auto_generated.q[23]
q[24] <= scfifo_7ba1:auto_generated.q[24]
q[25] <= scfifo_7ba1:auto_generated.q[25]
q[26] <= scfifo_7ba1:auto_generated.q[26]
q[27] <= scfifo_7ba1:auto_generated.q[27]
q[28] <= scfifo_7ba1:auto_generated.q[28]
q[29] <= scfifo_7ba1:auto_generated.q[29]
q[30] <= scfifo_7ba1:auto_generated.q[30]
q[31] <= scfifo_7ba1:auto_generated.q[31]
wrreq => scfifo_7ba1:auto_generated.wrreq
rdreq => scfifo_7ba1:auto_generated.rdreq
clock => scfifo_7ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_7ba1:auto_generated.empty
full <= scfifo_7ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_7ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_7ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_7ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_7ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_7ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_7ba1:auto_generated.usedw[6]


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated
clock => a_dpfifo_q2a1:dpfifo.clock
data[0] => a_dpfifo_q2a1:dpfifo.data[0]
data[1] => a_dpfifo_q2a1:dpfifo.data[1]
data[2] => a_dpfifo_q2a1:dpfifo.data[2]
data[3] => a_dpfifo_q2a1:dpfifo.data[3]
data[4] => a_dpfifo_q2a1:dpfifo.data[4]
data[5] => a_dpfifo_q2a1:dpfifo.data[5]
data[6] => a_dpfifo_q2a1:dpfifo.data[6]
data[7] => a_dpfifo_q2a1:dpfifo.data[7]
data[8] => a_dpfifo_q2a1:dpfifo.data[8]
data[9] => a_dpfifo_q2a1:dpfifo.data[9]
data[10] => a_dpfifo_q2a1:dpfifo.data[10]
data[11] => a_dpfifo_q2a1:dpfifo.data[11]
data[12] => a_dpfifo_q2a1:dpfifo.data[12]
data[13] => a_dpfifo_q2a1:dpfifo.data[13]
data[14] => a_dpfifo_q2a1:dpfifo.data[14]
data[15] => a_dpfifo_q2a1:dpfifo.data[15]
data[16] => a_dpfifo_q2a1:dpfifo.data[16]
data[17] => a_dpfifo_q2a1:dpfifo.data[17]
data[18] => a_dpfifo_q2a1:dpfifo.data[18]
data[19] => a_dpfifo_q2a1:dpfifo.data[19]
data[20] => a_dpfifo_q2a1:dpfifo.data[20]
data[21] => a_dpfifo_q2a1:dpfifo.data[21]
data[22] => a_dpfifo_q2a1:dpfifo.data[22]
data[23] => a_dpfifo_q2a1:dpfifo.data[23]
data[24] => a_dpfifo_q2a1:dpfifo.data[24]
data[25] => a_dpfifo_q2a1:dpfifo.data[25]
data[26] => a_dpfifo_q2a1:dpfifo.data[26]
data[27] => a_dpfifo_q2a1:dpfifo.data[27]
data[28] => a_dpfifo_q2a1:dpfifo.data[28]
data[29] => a_dpfifo_q2a1:dpfifo.data[29]
data[30] => a_dpfifo_q2a1:dpfifo.data[30]
data[31] => a_dpfifo_q2a1:dpfifo.data[31]
empty <= a_dpfifo_q2a1:dpfifo.empty
full <= a_dpfifo_q2a1:dpfifo.full
q[0] <= a_dpfifo_q2a1:dpfifo.q[0]
q[1] <= a_dpfifo_q2a1:dpfifo.q[1]
q[2] <= a_dpfifo_q2a1:dpfifo.q[2]
q[3] <= a_dpfifo_q2a1:dpfifo.q[3]
q[4] <= a_dpfifo_q2a1:dpfifo.q[4]
q[5] <= a_dpfifo_q2a1:dpfifo.q[5]
q[6] <= a_dpfifo_q2a1:dpfifo.q[6]
q[7] <= a_dpfifo_q2a1:dpfifo.q[7]
q[8] <= a_dpfifo_q2a1:dpfifo.q[8]
q[9] <= a_dpfifo_q2a1:dpfifo.q[9]
q[10] <= a_dpfifo_q2a1:dpfifo.q[10]
q[11] <= a_dpfifo_q2a1:dpfifo.q[11]
q[12] <= a_dpfifo_q2a1:dpfifo.q[12]
q[13] <= a_dpfifo_q2a1:dpfifo.q[13]
q[14] <= a_dpfifo_q2a1:dpfifo.q[14]
q[15] <= a_dpfifo_q2a1:dpfifo.q[15]
q[16] <= a_dpfifo_q2a1:dpfifo.q[16]
q[17] <= a_dpfifo_q2a1:dpfifo.q[17]
q[18] <= a_dpfifo_q2a1:dpfifo.q[18]
q[19] <= a_dpfifo_q2a1:dpfifo.q[19]
q[20] <= a_dpfifo_q2a1:dpfifo.q[20]
q[21] <= a_dpfifo_q2a1:dpfifo.q[21]
q[22] <= a_dpfifo_q2a1:dpfifo.q[22]
q[23] <= a_dpfifo_q2a1:dpfifo.q[23]
q[24] <= a_dpfifo_q2a1:dpfifo.q[24]
q[25] <= a_dpfifo_q2a1:dpfifo.q[25]
q[26] <= a_dpfifo_q2a1:dpfifo.q[26]
q[27] <= a_dpfifo_q2a1:dpfifo.q[27]
q[28] <= a_dpfifo_q2a1:dpfifo.q[28]
q[29] <= a_dpfifo_q2a1:dpfifo.q[29]
q[30] <= a_dpfifo_q2a1:dpfifo.q[30]
q[31] <= a_dpfifo_q2a1:dpfifo.q[31]
rdreq => a_dpfifo_q2a1:dpfifo.rreq
sclr => a_dpfifo_q2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_q2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_q2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_q2a1:dpfifo.wreq


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo
clock => altsyncram_n3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_n3i1:FIFOram.data_a[0]
data[1] => altsyncram_n3i1:FIFOram.data_a[1]
data[2] => altsyncram_n3i1:FIFOram.data_a[2]
data[3] => altsyncram_n3i1:FIFOram.data_a[3]
data[4] => altsyncram_n3i1:FIFOram.data_a[4]
data[5] => altsyncram_n3i1:FIFOram.data_a[5]
data[6] => altsyncram_n3i1:FIFOram.data_a[6]
data[7] => altsyncram_n3i1:FIFOram.data_a[7]
data[8] => altsyncram_n3i1:FIFOram.data_a[8]
data[9] => altsyncram_n3i1:FIFOram.data_a[9]
data[10] => altsyncram_n3i1:FIFOram.data_a[10]
data[11] => altsyncram_n3i1:FIFOram.data_a[11]
data[12] => altsyncram_n3i1:FIFOram.data_a[12]
data[13] => altsyncram_n3i1:FIFOram.data_a[13]
data[14] => altsyncram_n3i1:FIFOram.data_a[14]
data[15] => altsyncram_n3i1:FIFOram.data_a[15]
data[16] => altsyncram_n3i1:FIFOram.data_a[16]
data[17] => altsyncram_n3i1:FIFOram.data_a[17]
data[18] => altsyncram_n3i1:FIFOram.data_a[18]
data[19] => altsyncram_n3i1:FIFOram.data_a[19]
data[20] => altsyncram_n3i1:FIFOram.data_a[20]
data[21] => altsyncram_n3i1:FIFOram.data_a[21]
data[22] => altsyncram_n3i1:FIFOram.data_a[22]
data[23] => altsyncram_n3i1:FIFOram.data_a[23]
data[24] => altsyncram_n3i1:FIFOram.data_a[24]
data[25] => altsyncram_n3i1:FIFOram.data_a[25]
data[26] => altsyncram_n3i1:FIFOram.data_a[26]
data[27] => altsyncram_n3i1:FIFOram.data_a[27]
data[28] => altsyncram_n3i1:FIFOram.data_a[28]
data[29] => altsyncram_n3i1:FIFOram.data_a[29]
data[30] => altsyncram_n3i1:FIFOram.data_a[30]
data[31] => altsyncram_n3i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_n3i1:FIFOram.q_b[0]
q[1] <= altsyncram_n3i1:FIFOram.q_b[1]
q[2] <= altsyncram_n3i1:FIFOram.q_b[2]
q[3] <= altsyncram_n3i1:FIFOram.q_b[3]
q[4] <= altsyncram_n3i1:FIFOram.q_b[4]
q[5] <= altsyncram_n3i1:FIFOram.q_b[5]
q[6] <= altsyncram_n3i1:FIFOram.q_b[6]
q[7] <= altsyncram_n3i1:FIFOram.q_b[7]
q[8] <= altsyncram_n3i1:FIFOram.q_b[8]
q[9] <= altsyncram_n3i1:FIFOram.q_b[9]
q[10] <= altsyncram_n3i1:FIFOram.q_b[10]
q[11] <= altsyncram_n3i1:FIFOram.q_b[11]
q[12] <= altsyncram_n3i1:FIFOram.q_b[12]
q[13] <= altsyncram_n3i1:FIFOram.q_b[13]
q[14] <= altsyncram_n3i1:FIFOram.q_b[14]
q[15] <= altsyncram_n3i1:FIFOram.q_b[15]
q[16] <= altsyncram_n3i1:FIFOram.q_b[16]
q[17] <= altsyncram_n3i1:FIFOram.q_b[17]
q[18] <= altsyncram_n3i1:FIFOram.q_b[18]
q[19] <= altsyncram_n3i1:FIFOram.q_b[19]
q[20] <= altsyncram_n3i1:FIFOram.q_b[20]
q[21] <= altsyncram_n3i1:FIFOram.q_b[21]
q[22] <= altsyncram_n3i1:FIFOram.q_b[22]
q[23] <= altsyncram_n3i1:FIFOram.q_b[23]
q[24] <= altsyncram_n3i1:FIFOram.q_b[24]
q[25] <= altsyncram_n3i1:FIFOram.q_b[25]
q[26] <= altsyncram_n3i1:FIFOram.q_b[26]
q[27] <= altsyncram_n3i1:FIFOram.q_b[27]
q[28] <= altsyncram_n3i1:FIFOram.q_b[28]
q[29] <= altsyncram_n3i1:FIFOram.q_b[29]
q[30] <= altsyncram_n3i1:FIFOram.q_b[30]
q[31] <= altsyncram_n3i1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_n3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0
clk => clk.IN2
reset => internal_reset.IN1
address[0] => Equal0.IN1
address[0] => Equal1.IN0
address[0] => Equal2.IN1
address[0] => Equal4.IN1
address[1] => Equal0.IN0
address[1] => Equal1.IN1
address[1] => Equal2.IN0
address[1] => Equal4.IN0
byteenable[0] => always3.IN1
byteenable[0] => always3.IN1
byteenable[0] => always3.IN1
byteenable[0] => internal_reset.IN1
byteenable[1] => always3.IN1
byteenable[2] => always3.IN1
byteenable[3] => ~NO_FANOUT~
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => waitrequest.IN1
write => always3.IN1
write => waitrequest.IN1
write => internal_reset.IN1
writedata[0] => address_reg.DATAB
writedata[0] => data_reg.DATAB
writedata[0] => internal_reset.IN1
writedata[1] => control_reg.DATAB
writedata[1] => address_reg.DATAB
writedata[1] => data_reg.DATAB
writedata[2] => control_reg.DATAB
writedata[2] => address_reg.DATAB
writedata[2] => data_reg.DATAB
writedata[3] => address_reg.DATAB
writedata[3] => data_reg.DATAB
writedata[4] => address_reg.DATAB
writedata[4] => data_reg.DATAB
writedata[5] => address_reg.DATAB
writedata[5] => data_reg.DATAB
writedata[6] => address_reg.DATAB
writedata[6] => data_reg.DATAB
writedata[7] => address_reg.DATAB
writedata[7] => data_reg.DATAB
writedata[8] => data_reg.DATAB
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => control_reg.DATAB
writedata[17] => control_reg.DATAB
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
I2C_SDAT <> altera_up_av_config_serial_bus_controller:Serial_Bus_Controller.serial_data
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waitrequest <= waitrequest.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
I2C_SCEN <= altera_up_av_config_serial_bus_controller:Serial_Bus_Controller.serial_en
I2C_SCLK <= altera_up_av_config_serial_bus_controller:Serial_Bus_Controller.serial_clk


|part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init
clk => auto_init_error~reg0.CLK
clk => auto_init_complete~reg0.CLK
clk => rom_address[0]~reg0.CLK
clk => rom_address[1]~reg0.CLK
clk => rom_address[2]~reg0.CLK
clk => rom_address[3]~reg0.CLK
clk => rom_address[4]~reg0.CLK
clk => rom_address[5]~reg0.CLK
clk => transfer_data~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => transfer_data.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => auto_init_complete.OUTPUTSELECT
reset => auto_init_error.OUTPUTSELECT
clear_error => auto_init_error.OUTPUTSELECT
ack => always4.IN1
transfer_complete => always1.IN1
transfer_complete => toggle_next_transfer.IN1
rom_data[0] => data_out.DATAA
rom_data[1] => data_out.DATAA
rom_data[2] => data_out.DATAA
rom_data[3] => data_out.DATAA
rom_data[4] => data_out.DATAA
rom_data[5] => data_out.DATAA
rom_data[6] => data_out.DATAA
rom_data[7] => data_out.DATAA
rom_data[8] => data_out.DATAA
rom_data[9] => data_out.DATAA
rom_data[10] => data_out.DATAA
rom_data[11] => data_out.DATAA
rom_data[12] => data_out.DATAA
rom_data[13] => data_out.DATAA
rom_data[14] => data_out.DATAA
rom_data[15] => data_out.DATAA
rom_data[16] => data_out.DATAA
rom_data[17] => data_out.DATAA
rom_data[18] => data_out.DATAA
rom_data[19] => data_out.DATAA
rom_data[20] => data_out.DATAA
rom_data[21] => data_out.DATAA
rom_data[22] => data_out.DATAA
rom_data[23] => data_out.DATAA
rom_data[24] => data_out.DATAA
rom_data[25] => data_out.DATAA
rom_data[26] => data_out.DATAA
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_data <= transfer_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[0] <= rom_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= rom_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= rom_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= rom_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= rom_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= rom_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_complete <= auto_init_complete~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_error <= auto_init_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM
rom_address[0] => rom_address[0].IN2
rom_address[1] => rom_address[1].IN2
rom_address[2] => rom_address[2].IN2
rom_address[3] => rom_address[3].IN2
rom_address[4] => rom_address[4].IN2
rom_address[5] => rom_address[5].IN2
rom_data[0] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[1] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[2] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[3] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[4] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[5] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[6] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[7] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[8] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[9] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[10] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[11] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[12] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[13] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[14] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[15] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[16] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[17] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[18] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[19] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[20] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[21] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[22] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[23] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[24] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[25] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[26] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM
rom_address[0] => Decoder0.IN5
rom_address[1] => Decoder0.IN4
rom_address[2] => Decoder0.IN3
rom_address[3] => Decoder0.IN2
rom_address[4] => Decoder0.IN1
rom_address[5] => Decoder0.IN0
rom_data[0] <= <GND>
rom_data[1] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
rom_data[2] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
rom_data[3] <= data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[4] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
rom_data[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
rom_data[6] <= data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[7] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
rom_data[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[9] <= <GND>
rom_data[10] <= <GND>
rom_data[11] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
rom_data[12] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
rom_data[13] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[14] <= data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[15] <= <GND>
rom_data[16] <= <GND>
rom_data[17] <= <GND>
rom_data[18] <= <GND>
rom_data[19] <= <GND>
rom_data[20] <= <GND>
rom_data[21] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[22] <= <GND>
rom_data[23] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[24] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[25] <= <GND>
rom_data[26] <= <GND>


|part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM
rom_address[0] => Ram0.RADDR
rom_address[1] => Ram0.RADDR1
rom_address[2] => Ram0.RADDR2
rom_address[3] => Ram0.RADDR3
rom_address[4] => Ram0.RADDR4
rom_address[5] => Ram0.RADDR5
rom_data[0] <= <GND>
rom_data[1] <= Ram0.DATAOUT
rom_data[2] <= Ram0.DATAOUT1
rom_data[3] <= Ram0.DATAOUT2
rom_data[4] <= Ram0.DATAOUT3
rom_data[5] <= Ram0.DATAOUT4
rom_data[6] <= Ram0.DATAOUT5
rom_data[7] <= Ram0.DATAOUT6
rom_data[8] <= Ram0.DATAOUT7
rom_data[9] <= <GND>
rom_data[10] <= Ram0.DATAOUT8
rom_data[11] <= Ram0.DATAOUT9
rom_data[12] <= Ram0.DATAOUT10
rom_data[13] <= Ram0.DATAOUT11
rom_data[14] <= Ram0.DATAOUT12
rom_data[15] <= Ram0.DATAOUT13
rom_data[16] <= Ram0.DATAOUT14
rom_data[17] <= Ram0.DATAOUT15
rom_data[18] <= <GND>
rom_data[19] <= Ram0.DATAOUT16
rom_data[20] <= Ram0.DATAOUT17
rom_data[21] <= Ram0.DATAOUT18
rom_data[22] <= Ram0.DATAOUT19
rom_data[23] <= Ram0.DATAOUT20
rom_data[24] <= Ram0.DATAOUT21
rom_data[25] <= Ram0.DATAOUT22
rom_data[26] <= Ram0.DATAOUT23


|part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
clk => clk.IN1
reset => reset.IN1
start_transfer => always1.IN1
start_transfer => transfer_complete.OUTPUTSELECT
data_in[0] => shiftreg_data.DATAB
data_in[1] => shiftreg_data.DATAB
data_in[2] => shiftreg_data.DATAB
data_in[3] => shiftreg_data.DATAB
data_in[4] => shiftreg_data.DATAB
data_in[5] => shiftreg_data.DATAB
data_in[6] => shiftreg_data.DATAB
data_in[7] => shiftreg_data.DATAB
data_in[8] => shiftreg_data.DATAB
data_in[9] => shiftreg_data.DATAB
data_in[10] => shiftreg_data.DATAB
data_in[11] => shiftreg_data.DATAB
data_in[12] => shiftreg_data.DATAB
data_in[13] => shiftreg_data.DATAB
data_in[14] => shiftreg_data.DATAB
data_in[15] => shiftreg_data.DATAB
data_in[16] => shiftreg_data.DATAB
data_in[17] => shiftreg_data.DATAB
data_in[18] => shiftreg_data.DATAB
data_in[19] => shiftreg_data.DATAB
data_in[20] => shiftreg_data.DATAB
data_in[21] => shiftreg_data.DATAB
data_in[22] => shiftreg_data.DATAB
data_in[23] => shiftreg_data.DATAB
data_in[24] => shiftreg_data.DATAB
data_in[25] => shiftreg_data.DATAB
data_in[26] => shiftreg_data.DATAB
transfer_mask[0] => shiftreg_mask.DATAB
transfer_mask[1] => shiftreg_mask.DATAB
transfer_mask[2] => shiftreg_mask.DATAB
transfer_mask[3] => shiftreg_mask.DATAB
transfer_mask[4] => shiftreg_mask.DATAB
transfer_mask[5] => shiftreg_mask.DATAB
transfer_mask[6] => shiftreg_mask.DATAB
transfer_mask[7] => shiftreg_mask.DATAB
transfer_mask[8] => shiftreg_mask.DATAB
transfer_mask[9] => shiftreg_mask.DATAB
transfer_mask[10] => shiftreg_mask.DATAB
transfer_mask[11] => shiftreg_mask.DATAB
transfer_mask[12] => shiftreg_mask.DATAB
transfer_mask[13] => shiftreg_mask.DATAB
transfer_mask[14] => shiftreg_mask.DATAB
transfer_mask[15] => shiftreg_mask.DATAB
transfer_mask[16] => shiftreg_mask.DATAB
transfer_mask[17] => shiftreg_mask.DATAB
transfer_mask[18] => shiftreg_mask.DATAB
transfer_mask[19] => shiftreg_mask.DATAB
transfer_mask[20] => shiftreg_mask.DATAB
transfer_mask[21] => shiftreg_mask.DATAB
transfer_mask[22] => shiftreg_mask.DATAB
transfer_mask[23] => shiftreg_mask.DATAB
transfer_mask[24] => shiftreg_mask.DATAB
transfer_mask[25] => shiftreg_mask.DATAB
transfer_mask[26] => shiftreg_mask.DATAB
restart_counter[0] => counter.DATAB
restart_counter[1] => counter.DATAB
restart_counter[2] => counter.DATAB
restart_counter[3] => counter.DATAB
restart_counter[4] => counter.DATAB
restart_data_in[0] => shiftreg_data.DATAB
restart_data_in[1] => shiftreg_data.DATAB
restart_data_in[2] => shiftreg_data.DATAB
restart_data_in[3] => shiftreg_data.DATAB
restart_data_in[4] => shiftreg_data.DATAB
restart_data_in[5] => shiftreg_data.DATAB
restart_data_in[6] => shiftreg_data.DATAB
restart_data_in[7] => shiftreg_data.DATAB
restart_data_in[8] => shiftreg_data.DATAB
restart_data_in[9] => shiftreg_data.DATAB
restart_data_in[10] => shiftreg_data.DATAB
restart_data_in[11] => shiftreg_data.DATAB
restart_data_in[12] => shiftreg_data.DATAB
restart_data_in[13] => shiftreg_data.DATAB
restart_data_in[14] => shiftreg_data.DATAB
restart_data_in[15] => shiftreg_data.DATAB
restart_data_in[16] => shiftreg_data.DATAB
restart_data_in[17] => shiftreg_data.DATAB
restart_data_in[18] => shiftreg_data.DATAB
restart_data_in[19] => shiftreg_data.DATAB
restart_data_in[20] => shiftreg_data.DATAB
restart_data_in[21] => shiftreg_data.DATAB
restart_data_in[22] => shiftreg_data.DATAB
restart_data_in[23] => shiftreg_data.DATAB
restart_data_in[24] => shiftreg_data.DATAB
restart_data_in[25] => shiftreg_data.DATAB
restart_data_in[26] => shiftreg_data.DATAB
restart_transfer_mask[0] => shiftreg_mask.DATAB
restart_transfer_mask[1] => shiftreg_mask.DATAB
restart_transfer_mask[2] => shiftreg_mask.DATAB
restart_transfer_mask[3] => shiftreg_mask.DATAB
restart_transfer_mask[4] => shiftreg_mask.DATAB
restart_transfer_mask[5] => shiftreg_mask.DATAB
restart_transfer_mask[6] => shiftreg_mask.DATAB
restart_transfer_mask[7] => shiftreg_mask.DATAB
restart_transfer_mask[8] => shiftreg_mask.DATAB
restart_transfer_mask[9] => shiftreg_mask.DATAB
restart_transfer_mask[10] => shiftreg_mask.DATAB
restart_transfer_mask[11] => shiftreg_mask.DATAB
restart_transfer_mask[12] => shiftreg_mask.DATAB
restart_transfer_mask[13] => shiftreg_mask.DATAB
restart_transfer_mask[14] => shiftreg_mask.DATAB
restart_transfer_mask[15] => shiftreg_mask.DATAB
restart_transfer_mask[16] => shiftreg_mask.DATAB
restart_transfer_mask[17] => shiftreg_mask.DATAB
restart_transfer_mask[18] => shiftreg_mask.DATAB
restart_transfer_mask[19] => shiftreg_mask.DATAB
restart_transfer_mask[20] => shiftreg_mask.DATAB
restart_transfer_mask[21] => shiftreg_mask.DATAB
restart_transfer_mask[22] => shiftreg_mask.DATAB
restart_transfer_mask[23] => shiftreg_mask.DATAB
restart_transfer_mask[24] => shiftreg_mask.DATAB
restart_transfer_mask[25] => shiftreg_mask.DATAB
restart_transfer_mask[26] => shiftreg_mask.DATAB
serial_data <> serial_data
serial_clk <= serial_clk.DB_MAX_OUTPUT_PORT_TYPE
serial_en <= serial_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= shiftreg_data[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= shiftreg_data[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= shiftreg_data[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= shiftreg_data[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= shiftreg_data[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= shiftreg_data[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= shiftreg_data[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= shiftreg_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= shiftreg_data[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= shiftreg_data[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= shiftreg_data[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= shiftreg_data[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= shiftreg_data[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= shiftreg_data[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= shiftreg_data[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= shiftreg_data[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= shiftreg_data[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= shiftreg_data[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= shiftreg_data[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= shiftreg_data[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= shiftreg_data[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= shiftreg_data[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= shiftreg_data[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= shiftreg_data[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= shiftreg_data[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= shiftreg_data[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= shiftreg_data[26].DB_MAX_OUTPUT_PORT_TYPE
transfer_complete <= transfer_complete~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
clk => middle_of_low_level~reg0.CLK
clk => middle_of_high_level~reg0.CLK
clk => falling_edge~reg0.CLK
clk => rising_edge~reg0.CLK
clk => new_clk~reg0.CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
clk => clk_counter[11].CLK
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => new_clk.OUTPUTSELECT
reset => rising_edge.OUTPUTSELECT
reset => falling_edge.OUTPUTSELECT
reset => middle_of_high_level.OUTPUTSELECT
reset => middle_of_low_level.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
new_clk <= new_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
rising_edge <= rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_high_level <= middle_of_high_level~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_low_level <= middle_of_low_level~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|part1|aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|part1|aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol
CLK => CLK.IN5
RESET => RESET.IN2
key => key.IN1
switch => volume_level.OUTPUTSELECT
switch => volume_level.OUTPUTSELECT
switch => volume_level.OUTPUTSELECT
switch => volume_level.OUTPUTSELECT
switch => volume_level.OUTPUTSELECT
switch => volume_level.OUTPUTSELECT
sample_ready => sample_ready.IN2
line_in_left[0] => line_in_left[0].IN1
line_in_left[1] => line_in_left[1].IN1
line_in_left[2] => line_in_left[2].IN1
line_in_left[3] => line_in_left[3].IN1
line_in_left[4] => line_in_left[4].IN1
line_in_left[5] => line_in_left[5].IN1
line_in_left[6] => line_in_left[6].IN1
line_in_left[7] => line_in_left[7].IN1
line_in_left[8] => line_in_left[8].IN1
line_in_left[9] => line_in_left[9].IN1
line_in_left[10] => line_in_left[10].IN1
line_in_left[11] => line_in_left[11].IN1
line_in_left[12] => line_in_left[12].IN1
line_in_left[13] => line_in_left[13].IN1
line_in_left[14] => line_in_left[14].IN1
line_in_left[15] => line_in_left[15].IN1
line_in_left[16] => line_in_left[16].IN1
line_in_left[17] => line_in_left[17].IN1
line_in_left[18] => line_in_left[18].IN1
line_in_left[19] => line_in_left[19].IN1
line_in_left[20] => line_in_left[20].IN1
line_in_left[21] => line_in_left[21].IN1
line_in_left[22] => line_in_left[22].IN1
line_in_left[23] => line_in_left[23].IN1
line_in_left[24] => line_in_left[24].IN1
line_in_left[25] => line_in_left[25].IN1
line_in_left[26] => line_in_left[26].IN1
line_in_left[27] => line_in_left[27].IN1
line_in_left[28] => line_in_left[28].IN1
line_in_left[29] => line_in_left[29].IN1
line_in_left[30] => line_in_left[30].IN1
line_in_left[31] => line_in_left[31].IN1
line_in_right[0] => line_in_right[0].IN1
line_in_right[1] => line_in_right[1].IN1
line_in_right[2] => line_in_right[2].IN1
line_in_right[3] => line_in_right[3].IN1
line_in_right[4] => line_in_right[4].IN1
line_in_right[5] => line_in_right[5].IN1
line_in_right[6] => line_in_right[6].IN1
line_in_right[7] => line_in_right[7].IN1
line_in_right[8] => line_in_right[8].IN1
line_in_right[9] => line_in_right[9].IN1
line_in_right[10] => line_in_right[10].IN1
line_in_right[11] => line_in_right[11].IN1
line_in_right[12] => line_in_right[12].IN1
line_in_right[13] => line_in_right[13].IN1
line_in_right[14] => line_in_right[14].IN1
line_in_right[15] => line_in_right[15].IN1
line_in_right[16] => line_in_right[16].IN1
line_in_right[17] => line_in_right[17].IN1
line_in_right[18] => line_in_right[18].IN1
line_in_right[19] => line_in_right[19].IN1
line_in_right[20] => line_in_right[20].IN1
line_in_right[21] => line_in_right[21].IN1
line_in_right[22] => line_in_right[22].IN1
line_in_right[23] => line_in_right[23].IN1
line_in_right[24] => line_in_right[24].IN1
line_in_right[25] => line_in_right[25].IN1
line_in_right[26] => line_in_right[26].IN1
line_in_right[27] => line_in_right[27].IN1
line_in_right[28] => line_in_right[28].IN1
line_in_right[29] => line_in_right[29].IN1
line_in_right[30] => line_in_right[30].IN1
line_in_right[31] => line_in_right[31].IN1
operand_out[0] <= operand[0].DB_MAX_OUTPUT_PORT_TYPE
operand_out[1] <= operand[1].DB_MAX_OUTPUT_PORT_TYPE
operand_out[2] <= operand[2].DB_MAX_OUTPUT_PORT_TYPE
operand_out[3] <= operand[3].DB_MAX_OUTPUT_PORT_TYPE
operand_out[4] <= operand[4].DB_MAX_OUTPUT_PORT_TYPE
operand_out[5] <= operand[5].DB_MAX_OUTPUT_PORT_TYPE
operand_out[6] <= operand[6].DB_MAX_OUTPUT_PORT_TYPE
operand_out[7] <= operand[7].DB_MAX_OUTPUT_PORT_TYPE
operand_out[8] <= operand[8].DB_MAX_OUTPUT_PORT_TYPE
operand_out[9] <= operand[9].DB_MAX_OUTPUT_PORT_TYPE
operand_out[10] <= operand[10].DB_MAX_OUTPUT_PORT_TYPE
operand_out[11] <= operand[11].DB_MAX_OUTPUT_PORT_TYPE
operand_out[12] <= operand[12].DB_MAX_OUTPUT_PORT_TYPE
operand_out[13] <= operand[13].DB_MAX_OUTPUT_PORT_TYPE
operand_out[14] <= operand[14].DB_MAX_OUTPUT_PORT_TYPE
operand_out[15] <= operand[15].DB_MAX_OUTPUT_PORT_TYPE
operand_out[16] <= operand[16].DB_MAX_OUTPUT_PORT_TYPE
operand_out[17] <= operand[17].DB_MAX_OUTPUT_PORT_TYPE
operand_out[18] <= operand[18].DB_MAX_OUTPUT_PORT_TYPE
operand_out[19] <= operand[19].DB_MAX_OUTPUT_PORT_TYPE
operand_out[20] <= operand[20].DB_MAX_OUTPUT_PORT_TYPE
operand_out[21] <= operand[21].DB_MAX_OUTPUT_PORT_TYPE
operand_out[22] <= operand[22].DB_MAX_OUTPUT_PORT_TYPE
operand_out[23] <= operand[23].DB_MAX_OUTPUT_PORT_TYPE
operand_out[24] <= operand[24].DB_MAX_OUTPUT_PORT_TYPE
operand_out[25] <= operand[25].DB_MAX_OUTPUT_PORT_TYPE
operand_out[26] <= operand[26].DB_MAX_OUTPUT_PORT_TYPE
operand_out[27] <= operand[27].DB_MAX_OUTPUT_PORT_TYPE
operand_out[28] <= operand[28].DB_MAX_OUTPUT_PORT_TYPE
operand_out[29] <= operand[29].DB_MAX_OUTPUT_PORT_TYPE
operand_out[30] <= operand[30].DB_MAX_OUTPUT_PORT_TYPE
operand_out[31] <= operand[31].DB_MAX_OUTPUT_PORT_TYPE
volume_out[0] <= volume_level[0].DB_MAX_OUTPUT_PORT_TYPE
volume_out[1] <= volume_level[1].DB_MAX_OUTPUT_PORT_TYPE
volume_out[2] <= volume_level[2].DB_MAX_OUTPUT_PORT_TYPE
volume_out[3] <= volume_level[3].DB_MAX_OUTPUT_PORT_TYPE
volume_out[4] <= volume_level[4].DB_MAX_OUTPUT_PORT_TYPE
volume_out[5] <= volume_level[5].DB_MAX_OUTPUT_PORT_TYPE
left_output[0] <= gain_fsm:fsm_L.modified_sample
left_output[1] <= gain_fsm:fsm_L.modified_sample
left_output[2] <= gain_fsm:fsm_L.modified_sample
left_output[3] <= gain_fsm:fsm_L.modified_sample
left_output[4] <= gain_fsm:fsm_L.modified_sample
left_output[5] <= gain_fsm:fsm_L.modified_sample
left_output[6] <= gain_fsm:fsm_L.modified_sample
left_output[7] <= gain_fsm:fsm_L.modified_sample
left_output[8] <= gain_fsm:fsm_L.modified_sample
left_output[9] <= gain_fsm:fsm_L.modified_sample
left_output[10] <= gain_fsm:fsm_L.modified_sample
left_output[11] <= gain_fsm:fsm_L.modified_sample
left_output[12] <= gain_fsm:fsm_L.modified_sample
left_output[13] <= gain_fsm:fsm_L.modified_sample
left_output[14] <= gain_fsm:fsm_L.modified_sample
left_output[15] <= gain_fsm:fsm_L.modified_sample
left_output[16] <= gain_fsm:fsm_L.modified_sample
left_output[17] <= gain_fsm:fsm_L.modified_sample
left_output[18] <= gain_fsm:fsm_L.modified_sample
left_output[19] <= gain_fsm:fsm_L.modified_sample
left_output[20] <= gain_fsm:fsm_L.modified_sample
left_output[21] <= gain_fsm:fsm_L.modified_sample
left_output[22] <= gain_fsm:fsm_L.modified_sample
left_output[23] <= gain_fsm:fsm_L.modified_sample
left_output[24] <= gain_fsm:fsm_L.modified_sample
left_output[25] <= gain_fsm:fsm_L.modified_sample
left_output[26] <= gain_fsm:fsm_L.modified_sample
left_output[27] <= gain_fsm:fsm_L.modified_sample
left_output[28] <= gain_fsm:fsm_L.modified_sample
left_output[29] <= gain_fsm:fsm_L.modified_sample
left_output[30] <= gain_fsm:fsm_L.modified_sample
left_output[31] <= gain_fsm:fsm_L.modified_sample
right_output[0] <= gain_fsm:fsm_R.modified_sample
right_output[1] <= gain_fsm:fsm_R.modified_sample
right_output[2] <= gain_fsm:fsm_R.modified_sample
right_output[3] <= gain_fsm:fsm_R.modified_sample
right_output[4] <= gain_fsm:fsm_R.modified_sample
right_output[5] <= gain_fsm:fsm_R.modified_sample
right_output[6] <= gain_fsm:fsm_R.modified_sample
right_output[7] <= gain_fsm:fsm_R.modified_sample
right_output[8] <= gain_fsm:fsm_R.modified_sample
right_output[9] <= gain_fsm:fsm_R.modified_sample
right_output[10] <= gain_fsm:fsm_R.modified_sample
right_output[11] <= gain_fsm:fsm_R.modified_sample
right_output[12] <= gain_fsm:fsm_R.modified_sample
right_output[13] <= gain_fsm:fsm_R.modified_sample
right_output[14] <= gain_fsm:fsm_R.modified_sample
right_output[15] <= gain_fsm:fsm_R.modified_sample
right_output[16] <= gain_fsm:fsm_R.modified_sample
right_output[17] <= gain_fsm:fsm_R.modified_sample
right_output[18] <= gain_fsm:fsm_R.modified_sample
right_output[19] <= gain_fsm:fsm_R.modified_sample
right_output[20] <= gain_fsm:fsm_R.modified_sample
right_output[21] <= gain_fsm:fsm_R.modified_sample
right_output[22] <= gain_fsm:fsm_R.modified_sample
right_output[23] <= gain_fsm:fsm_R.modified_sample
right_output[24] <= gain_fsm:fsm_R.modified_sample
right_output[25] <= gain_fsm:fsm_R.modified_sample
right_output[26] <= gain_fsm:fsm_R.modified_sample
right_output[27] <= gain_fsm:fsm_R.modified_sample
right_output[28] <= gain_fsm:fsm_R.modified_sample
right_output[29] <= gain_fsm:fsm_R.modified_sample
right_output[30] <= gain_fsm:fsm_R.modified_sample
right_output[31] <= gain_fsm:fsm_R.modified_sample


|part1|volumeControl:vol|altera_up_clock_edge:button_edge
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|gain_fsm:fsm_L
CLK => prev_datab[0].CLK
CLK => prev_datab[1].CLK
CLK => prev_datab[2].CLK
CLK => prev_datab[3].CLK
CLK => prev_datab[4].CLK
CLK => prev_datab[5].CLK
CLK => prev_datab[6].CLK
CLK => prev_datab[7].CLK
CLK => prev_datab[8].CLK
CLK => prev_datab[9].CLK
CLK => prev_datab[10].CLK
CLK => prev_datab[11].CLK
CLK => prev_datab[12].CLK
CLK => prev_datab[13].CLK
CLK => prev_datab[14].CLK
CLK => prev_datab[15].CLK
CLK => prev_datab[16].CLK
CLK => prev_datab[17].CLK
CLK => prev_datab[18].CLK
CLK => prev_datab[19].CLK
CLK => prev_datab[20].CLK
CLK => prev_datab[21].CLK
CLK => prev_datab[22].CLK
CLK => prev_datab[23].CLK
CLK => prev_datab[24].CLK
CLK => prev_datab[25].CLK
CLK => prev_datab[26].CLK
CLK => prev_datab[27].CLK
CLK => prev_datab[28].CLK
CLK => prev_datab[29].CLK
CLK => prev_datab[30].CLK
CLK => prev_datab[31].CLK
CLK => prev_dataa[0].CLK
CLK => prev_dataa[1].CLK
CLK => prev_dataa[2].CLK
CLK => prev_dataa[3].CLK
CLK => prev_dataa[4].CLK
CLK => prev_dataa[5].CLK
CLK => prev_dataa[6].CLK
CLK => prev_dataa[7].CLK
CLK => prev_dataa[8].CLK
CLK => prev_dataa[9].CLK
CLK => prev_dataa[10].CLK
CLK => prev_dataa[11].CLK
CLK => prev_dataa[12].CLK
CLK => prev_dataa[13].CLK
CLK => prev_dataa[14].CLK
CLK => prev_dataa[15].CLK
CLK => prev_dataa[16].CLK
CLK => prev_dataa[17].CLK
CLK => prev_dataa[18].CLK
CLK => prev_dataa[19].CLK
CLK => prev_dataa[20].CLK
CLK => prev_dataa[21].CLK
CLK => prev_dataa[22].CLK
CLK => prev_dataa[23].CLK
CLK => prev_dataa[24].CLK
CLK => prev_dataa[25].CLK
CLK => prev_dataa[26].CLK
CLK => prev_dataa[27].CLK
CLK => prev_dataa[28].CLK
CLK => prev_dataa[29].CLK
CLK => prev_dataa[30].CLK
CLK => prev_dataa[31].CLK
CLK => prev_modified_sample[0].CLK
CLK => prev_modified_sample[1].CLK
CLK => prev_modified_sample[2].CLK
CLK => prev_modified_sample[3].CLK
CLK => prev_modified_sample[4].CLK
CLK => prev_modified_sample[5].CLK
CLK => prev_modified_sample[6].CLK
CLK => prev_modified_sample[7].CLK
CLK => prev_modified_sample[8].CLK
CLK => prev_modified_sample[9].CLK
CLK => prev_modified_sample[10].CLK
CLK => prev_modified_sample[11].CLK
CLK => prev_modified_sample[12].CLK
CLK => prev_modified_sample[13].CLK
CLK => prev_modified_sample[14].CLK
CLK => prev_modified_sample[15].CLK
CLK => prev_modified_sample[16].CLK
CLK => prev_modified_sample[17].CLK
CLK => prev_modified_sample[18].CLK
CLK => prev_modified_sample[19].CLK
CLK => prev_modified_sample[20].CLK
CLK => prev_modified_sample[21].CLK
CLK => prev_modified_sample[22].CLK
CLK => prev_modified_sample[23].CLK
CLK => prev_modified_sample[24].CLK
CLK => prev_modified_sample[25].CLK
CLK => prev_modified_sample[26].CLK
CLK => prev_modified_sample[27].CLK
CLK => prev_modified_sample[28].CLK
CLK => prev_modified_sample[29].CLK
CLK => prev_modified_sample[30].CLK
CLK => prev_modified_sample[31].CLK
CLK => state~1.DATAIN
RESET => state.OUTPUTSELECT
RESET => state.OUTPUTSELECT
RESET => state.OUTPUTSELECT
RESET => state.OUTPUTSELECT
RESET => state.OUTPUTSELECT
RESET => state.OUTPUTSELECT
RESET => state.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
READY => next_state.FLOATIS_WAIT.DATAB
READY => Selector33.IN4
READY => Selector0.IN2
sample[0] => Selector32.IN4
sample[1] => Selector31.IN4
sample[2] => Selector30.IN4
sample[3] => Selector29.IN4
sample[4] => Selector28.IN4
sample[5] => Selector27.IN4
sample[6] => Selector26.IN4
sample[7] => Selector25.IN4
sample[8] => Selector24.IN4
sample[9] => Selector23.IN4
sample[10] => Selector22.IN4
sample[11] => Selector21.IN4
sample[12] => Selector20.IN4
sample[13] => Selector19.IN4
sample[14] => Selector18.IN4
sample[15] => Selector17.IN4
sample[16] => Selector16.IN4
sample[17] => Selector15.IN4
sample[18] => Selector14.IN4
sample[19] => Selector13.IN4
sample[20] => Selector12.IN4
sample[21] => Selector11.IN4
sample[22] => Selector10.IN4
sample[23] => Selector9.IN4
sample[24] => Selector8.IN4
sample[25] => Selector7.IN4
sample[26] => Selector6.IN4
sample[27] => Selector5.IN4
sample[28] => Selector4.IN4
sample[29] => Selector3.IN4
sample[30] => Selector2.IN4
sample[31] => Selector1.IN4
float_multiplier[0] => s2_datab.DATAB
float_multiplier[1] => s2_datab.DATAB
float_multiplier[2] => s2_datab.DATAB
float_multiplier[3] => s2_datab.DATAB
float_multiplier[4] => s2_datab.DATAB
float_multiplier[5] => s2_datab.DATAB
float_multiplier[6] => s2_datab.DATAB
float_multiplier[7] => s2_datab.DATAB
float_multiplier[8] => s2_datab.DATAB
float_multiplier[9] => s2_datab.DATAB
float_multiplier[10] => s2_datab.DATAB
float_multiplier[11] => s2_datab.DATAB
float_multiplier[12] => s2_datab.DATAB
float_multiplier[13] => s2_datab.DATAB
float_multiplier[14] => s2_datab.DATAB
float_multiplier[15] => s2_datab.DATAB
float_multiplier[16] => s2_datab.DATAB
float_multiplier[17] => s2_datab.DATAB
float_multiplier[18] => s2_datab.DATAB
float_multiplier[19] => s2_datab.DATAB
float_multiplier[20] => s2_datab.DATAB
float_multiplier[21] => s2_datab.DATAB
float_multiplier[22] => s2_datab.DATAB
float_multiplier[23] => s2_datab.DATAB
float_multiplier[24] => s2_datab.DATAB
float_multiplier[25] => s2_datab.DATAB
float_multiplier[26] => s2_datab.DATAB
float_multiplier[27] => s2_datab.DATAB
float_multiplier[28] => s2_datab.DATAB
float_multiplier[29] => s2_datab.DATAB
float_multiplier[30] => s2_datab.DATAB
float_multiplier[31] => s2_datab.DATAB
modified_sample[0] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[1] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[2] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[3] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[4] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[5] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[6] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[7] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[8] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[9] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[10] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[11] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[12] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[13] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[14] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[15] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[16] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[17] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[18] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[19] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[20] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[21] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[22] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[23] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[24] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[25] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[26] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[27] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[28] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[29] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[30] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[31] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
s2_result[0] => s2_dataa.DATAB
s2_result[0] => modified_sample.DATAB
s2_result[1] => s2_dataa.DATAB
s2_result[1] => modified_sample.DATAB
s2_result[2] => s2_dataa.DATAB
s2_result[2] => modified_sample.DATAB
s2_result[3] => s2_dataa.DATAB
s2_result[3] => modified_sample.DATAB
s2_result[4] => s2_dataa.DATAB
s2_result[4] => modified_sample.DATAB
s2_result[5] => s2_dataa.DATAB
s2_result[5] => modified_sample.DATAB
s2_result[6] => s2_dataa.DATAB
s2_result[6] => modified_sample.DATAB
s2_result[7] => s2_dataa.DATAB
s2_result[7] => modified_sample.DATAB
s2_result[8] => s2_dataa.DATAB
s2_result[8] => modified_sample.DATAB
s2_result[9] => s2_dataa.DATAB
s2_result[9] => modified_sample.DATAB
s2_result[10] => s2_dataa.DATAB
s2_result[10] => modified_sample.DATAB
s2_result[11] => s2_dataa.DATAB
s2_result[11] => modified_sample.DATAB
s2_result[12] => s2_dataa.DATAB
s2_result[12] => modified_sample.DATAB
s2_result[13] => s2_dataa.DATAB
s2_result[13] => modified_sample.DATAB
s2_result[14] => s2_dataa.DATAB
s2_result[14] => modified_sample.DATAB
s2_result[15] => s2_dataa.DATAB
s2_result[15] => modified_sample.DATAB
s2_result[16] => s2_dataa.DATAB
s2_result[16] => modified_sample.DATAB
s2_result[17] => s2_dataa.DATAB
s2_result[17] => modified_sample.DATAB
s2_result[18] => s2_dataa.DATAB
s2_result[18] => modified_sample.DATAB
s2_result[19] => s2_dataa.DATAB
s2_result[19] => modified_sample.DATAB
s2_result[20] => s2_dataa.DATAB
s2_result[20] => modified_sample.DATAB
s2_result[21] => s2_dataa.DATAB
s2_result[21] => modified_sample.DATAB
s2_result[22] => s2_dataa.DATAB
s2_result[22] => modified_sample.DATAB
s2_result[23] => s2_dataa.DATAB
s2_result[23] => modified_sample.DATAB
s2_result[24] => s2_dataa.DATAB
s2_result[24] => modified_sample.DATAB
s2_result[25] => s2_dataa.DATAB
s2_result[25] => modified_sample.DATAB
s2_result[26] => s2_dataa.DATAB
s2_result[26] => modified_sample.DATAB
s2_result[27] => s2_dataa.DATAB
s2_result[27] => modified_sample.DATAB
s2_result[28] => s2_dataa.DATAB
s2_result[28] => modified_sample.DATAB
s2_result[29] => s2_dataa.DATAB
s2_result[29] => modified_sample.DATAB
s2_result[30] => s2_dataa.DATAB
s2_result[30] => modified_sample.DATAB
s2_result[31] => s2_dataa.DATAB
s2_result[31] => modified_sample.DATAB
s2_dataa[0] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[1] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[2] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[3] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[4] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[5] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[6] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[7] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[8] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[9] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[10] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[11] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[12] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[13] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[14] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[15] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[16] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[17] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[18] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[19] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[20] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[21] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[22] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[23] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[24] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[25] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[26] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[27] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[28] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[29] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[30] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[31] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[0] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[1] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[2] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[3] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[4] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[5] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[6] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[7] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[8] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[9] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[10] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[11] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[12] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[13] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[14] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[15] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[16] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[17] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[18] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[19] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[20] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[21] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[22] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[23] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[24] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[25] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[26] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[27] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[28] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[29] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[30] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[31] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_n[0] <= s2_n.DB_MAX_OUTPUT_PORT_TYPE
s2_n[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
s2_n[2] <= s2_n.DB_MAX_OUTPUT_PORT_TYPE
s2_start <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT


|part1|volumeControl:vol|float:inst_L
s1_dataa[0] => s1_dataa[0].IN1
s1_dataa[1] => s1_dataa[1].IN1
s1_dataa[2] => s1_dataa[2].IN1
s1_dataa[3] => s1_dataa[3].IN1
s1_dataa[4] => s1_dataa[4].IN1
s1_dataa[5] => s1_dataa[5].IN1
s1_dataa[6] => s1_dataa[6].IN1
s1_dataa[7] => s1_dataa[7].IN1
s1_dataa[8] => s1_dataa[8].IN1
s1_dataa[9] => s1_dataa[9].IN1
s1_dataa[10] => s1_dataa[10].IN1
s1_dataa[11] => s1_dataa[11].IN1
s1_dataa[12] => s1_dataa[12].IN1
s1_dataa[13] => s1_dataa[13].IN1
s1_dataa[14] => s1_dataa[14].IN1
s1_dataa[15] => s1_dataa[15].IN1
s1_dataa[16] => s1_dataa[16].IN1
s1_dataa[17] => s1_dataa[17].IN1
s1_dataa[18] => s1_dataa[18].IN1
s1_dataa[19] => s1_dataa[19].IN1
s1_dataa[20] => s1_dataa[20].IN1
s1_dataa[21] => s1_dataa[21].IN1
s1_dataa[22] => s1_dataa[22].IN1
s1_dataa[23] => s1_dataa[23].IN1
s1_dataa[24] => s1_dataa[24].IN1
s1_dataa[25] => s1_dataa[25].IN1
s1_dataa[26] => s1_dataa[26].IN1
s1_dataa[27] => s1_dataa[27].IN1
s1_dataa[28] => s1_dataa[28].IN1
s1_dataa[29] => s1_dataa[29].IN1
s1_dataa[30] => s1_dataa[30].IN1
s1_dataa[31] => s1_dataa[31].IN1
s1_datab[0] => s1_datab[0].IN1
s1_datab[1] => s1_datab[1].IN1
s1_datab[2] => s1_datab[2].IN1
s1_datab[3] => s1_datab[3].IN1
s1_datab[4] => s1_datab[4].IN1
s1_datab[5] => s1_datab[5].IN1
s1_datab[6] => s1_datab[6].IN1
s1_datab[7] => s1_datab[7].IN1
s1_datab[8] => s1_datab[8].IN1
s1_datab[9] => s1_datab[9].IN1
s1_datab[10] => s1_datab[10].IN1
s1_datab[11] => s1_datab[11].IN1
s1_datab[12] => s1_datab[12].IN1
s1_datab[13] => s1_datab[13].IN1
s1_datab[14] => s1_datab[14].IN1
s1_datab[15] => s1_datab[15].IN1
s1_datab[16] => s1_datab[16].IN1
s1_datab[17] => s1_datab[17].IN1
s1_datab[18] => s1_datab[18].IN1
s1_datab[19] => s1_datab[19].IN1
s1_datab[20] => s1_datab[20].IN1
s1_datab[21] => s1_datab[21].IN1
s1_datab[22] => s1_datab[22].IN1
s1_datab[23] => s1_datab[23].IN1
s1_datab[24] => s1_datab[24].IN1
s1_datab[25] => s1_datab[25].IN1
s1_datab[26] => s1_datab[26].IN1
s1_datab[27] => s1_datab[27].IN1
s1_datab[28] => s1_datab[28].IN1
s1_datab[29] => s1_datab[29].IN1
s1_datab[30] => s1_datab[30].IN1
s1_datab[31] => s1_datab[31].IN1
s1_n[0] => s1_n[0].IN1
s1_n[1] => s1_n[1].IN1
s1_n[2] => s1_n[2].IN1
s1_n[3] => s1_n[3].IN1
s1_result[0] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[1] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[2] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[3] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[4] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[5] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[6] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[7] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[8] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[9] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[10] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[11] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[12] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[13] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[14] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[15] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[16] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[17] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[18] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[19] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[20] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[21] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[22] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[23] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[24] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[25] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[26] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[27] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[28] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[29] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[30] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[31] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s2_clk => s2_clk.IN1
s2_clk_en => s2_clk_en.IN1
s2_dataa[0] => s2_dataa[0].IN1
s2_dataa[1] => s2_dataa[1].IN1
s2_dataa[2] => s2_dataa[2].IN1
s2_dataa[3] => s2_dataa[3].IN1
s2_dataa[4] => s2_dataa[4].IN1
s2_dataa[5] => s2_dataa[5].IN1
s2_dataa[6] => s2_dataa[6].IN1
s2_dataa[7] => s2_dataa[7].IN1
s2_dataa[8] => s2_dataa[8].IN1
s2_dataa[9] => s2_dataa[9].IN1
s2_dataa[10] => s2_dataa[10].IN1
s2_dataa[11] => s2_dataa[11].IN1
s2_dataa[12] => s2_dataa[12].IN1
s2_dataa[13] => s2_dataa[13].IN1
s2_dataa[14] => s2_dataa[14].IN1
s2_dataa[15] => s2_dataa[15].IN1
s2_dataa[16] => s2_dataa[16].IN1
s2_dataa[17] => s2_dataa[17].IN1
s2_dataa[18] => s2_dataa[18].IN1
s2_dataa[19] => s2_dataa[19].IN1
s2_dataa[20] => s2_dataa[20].IN1
s2_dataa[21] => s2_dataa[21].IN1
s2_dataa[22] => s2_dataa[22].IN1
s2_dataa[23] => s2_dataa[23].IN1
s2_dataa[24] => s2_dataa[24].IN1
s2_dataa[25] => s2_dataa[25].IN1
s2_dataa[26] => s2_dataa[26].IN1
s2_dataa[27] => s2_dataa[27].IN1
s2_dataa[28] => s2_dataa[28].IN1
s2_dataa[29] => s2_dataa[29].IN1
s2_dataa[30] => s2_dataa[30].IN1
s2_dataa[31] => s2_dataa[31].IN1
s2_datab[0] => s2_datab[0].IN1
s2_datab[1] => s2_datab[1].IN1
s2_datab[2] => s2_datab[2].IN1
s2_datab[3] => s2_datab[3].IN1
s2_datab[4] => s2_datab[4].IN1
s2_datab[5] => s2_datab[5].IN1
s2_datab[6] => s2_datab[6].IN1
s2_datab[7] => s2_datab[7].IN1
s2_datab[8] => s2_datab[8].IN1
s2_datab[9] => s2_datab[9].IN1
s2_datab[10] => s2_datab[10].IN1
s2_datab[11] => s2_datab[11].IN1
s2_datab[12] => s2_datab[12].IN1
s2_datab[13] => s2_datab[13].IN1
s2_datab[14] => s2_datab[14].IN1
s2_datab[15] => s2_datab[15].IN1
s2_datab[16] => s2_datab[16].IN1
s2_datab[17] => s2_datab[17].IN1
s2_datab[18] => s2_datab[18].IN1
s2_datab[19] => s2_datab[19].IN1
s2_datab[20] => s2_datab[20].IN1
s2_datab[21] => s2_datab[21].IN1
s2_datab[22] => s2_datab[22].IN1
s2_datab[23] => s2_datab[23].IN1
s2_datab[24] => s2_datab[24].IN1
s2_datab[25] => s2_datab[25].IN1
s2_datab[26] => s2_datab[26].IN1
s2_datab[27] => s2_datab[27].IN1
s2_datab[28] => s2_datab[28].IN1
s2_datab[29] => s2_datab[29].IN1
s2_datab[30] => s2_datab[30].IN1
s2_datab[31] => s2_datab[31].IN1
s2_n[0] => s2_n[0].IN1
s2_n[1] => s2_n[1].IN1
s2_n[2] => s2_n[2].IN1
s2_reset => s2_reset.IN1
s2_reset_req => s2_reset_req.IN1
s2_start => s2_start.IN1
s2_done <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_done
s2_result[0] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[1] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[2] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[3] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[4] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[5] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[6] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[7] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[8] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[9] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[10] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[11] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[12] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[13] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[14] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[15] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[16] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[17] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[18] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[19] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[20] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[21] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[22] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[23] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[24] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[25] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[26] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[27] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[28] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[29] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[30] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[31] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0
s1_dataa[0] => s1_dataa[0].IN1
s1_dataa[1] => s1_dataa[1].IN1
s1_dataa[2] => s1_dataa[2].IN1
s1_dataa[3] => s1_dataa[3].IN1
s1_dataa[4] => s1_dataa[4].IN1
s1_dataa[5] => s1_dataa[5].IN1
s1_dataa[6] => s1_dataa[6].IN1
s1_dataa[7] => s1_dataa[7].IN1
s1_dataa[8] => s1_dataa[8].IN1
s1_dataa[9] => s1_dataa[9].IN1
s1_dataa[10] => s1_dataa[10].IN1
s1_dataa[11] => s1_dataa[11].IN1
s1_dataa[12] => s1_dataa[12].IN1
s1_dataa[13] => s1_dataa[13].IN1
s1_dataa[14] => s1_dataa[14].IN1
s1_dataa[15] => s1_dataa[15].IN1
s1_dataa[16] => s1_dataa[16].IN1
s1_dataa[17] => s1_dataa[17].IN1
s1_dataa[18] => s1_dataa[18].IN1
s1_dataa[19] => s1_dataa[19].IN1
s1_dataa[20] => s1_dataa[20].IN1
s1_dataa[21] => s1_dataa[21].IN1
s1_dataa[22] => s1_dataa[22].IN1
s1_dataa[23] => s1_dataa[23].IN1
s1_dataa[24] => s1_dataa[24].IN1
s1_dataa[25] => s1_dataa[25].IN1
s1_dataa[26] => s1_dataa[26].IN1
s1_dataa[27] => s1_dataa[27].IN1
s1_dataa[28] => s1_dataa[28].IN1
s1_dataa[29] => s1_dataa[29].IN1
s1_dataa[30] => s1_dataa[30].IN1
s1_dataa[31] => s1_dataa[31].IN1
s1_datab[0] => s1_datab[0].IN1
s1_datab[1] => s1_datab[1].IN1
s1_datab[2] => s1_datab[2].IN1
s1_datab[3] => s1_datab[3].IN1
s1_datab[4] => s1_datab[4].IN1
s1_datab[5] => s1_datab[5].IN1
s1_datab[6] => s1_datab[6].IN1
s1_datab[7] => s1_datab[7].IN1
s1_datab[8] => s1_datab[8].IN1
s1_datab[9] => s1_datab[9].IN1
s1_datab[10] => s1_datab[10].IN1
s1_datab[11] => s1_datab[11].IN1
s1_datab[12] => s1_datab[12].IN1
s1_datab[13] => s1_datab[13].IN1
s1_datab[14] => s1_datab[14].IN1
s1_datab[15] => s1_datab[15].IN1
s1_datab[16] => s1_datab[16].IN1
s1_datab[17] => s1_datab[17].IN1
s1_datab[18] => s1_datab[18].IN1
s1_datab[19] => s1_datab[19].IN1
s1_datab[20] => s1_datab[20].IN1
s1_datab[21] => s1_datab[21].IN1
s1_datab[22] => s1_datab[22].IN1
s1_datab[23] => s1_datab[23].IN1
s1_datab[24] => s1_datab[24].IN1
s1_datab[25] => s1_datab[25].IN1
s1_datab[26] => s1_datab[26].IN1
s1_datab[27] => s1_datab[27].IN1
s1_datab[28] => s1_datab[28].IN1
s1_datab[29] => s1_datab[29].IN1
s1_datab[30] => s1_datab[30].IN1
s1_datab[31] => s1_datab[31].IN1
s1_n[0] => s1_n[0].IN1
s1_n[1] => s1_n[1].IN1
s1_n[2] => s1_n[2].IN1
s1_n[3] => s1_n[3].IN1
s1_result[0] <= fpoint2_combi:fpci_combi.result
s1_result[1] <= fpoint2_combi:fpci_combi.result
s1_result[2] <= fpoint2_combi:fpci_combi.result
s1_result[3] <= fpoint2_combi:fpci_combi.result
s1_result[4] <= fpoint2_combi:fpci_combi.result
s1_result[5] <= fpoint2_combi:fpci_combi.result
s1_result[6] <= fpoint2_combi:fpci_combi.result
s1_result[7] <= fpoint2_combi:fpci_combi.result
s1_result[8] <= fpoint2_combi:fpci_combi.result
s1_result[9] <= fpoint2_combi:fpci_combi.result
s1_result[10] <= fpoint2_combi:fpci_combi.result
s1_result[11] <= fpoint2_combi:fpci_combi.result
s1_result[12] <= fpoint2_combi:fpci_combi.result
s1_result[13] <= fpoint2_combi:fpci_combi.result
s1_result[14] <= fpoint2_combi:fpci_combi.result
s1_result[15] <= fpoint2_combi:fpci_combi.result
s1_result[16] <= fpoint2_combi:fpci_combi.result
s1_result[17] <= fpoint2_combi:fpci_combi.result
s1_result[18] <= fpoint2_combi:fpci_combi.result
s1_result[19] <= fpoint2_combi:fpci_combi.result
s1_result[20] <= fpoint2_combi:fpci_combi.result
s1_result[21] <= fpoint2_combi:fpci_combi.result
s1_result[22] <= fpoint2_combi:fpci_combi.result
s1_result[23] <= fpoint2_combi:fpci_combi.result
s1_result[24] <= fpoint2_combi:fpci_combi.result
s1_result[25] <= fpoint2_combi:fpci_combi.result
s1_result[26] <= fpoint2_combi:fpci_combi.result
s1_result[27] <= fpoint2_combi:fpci_combi.result
s1_result[28] <= fpoint2_combi:fpci_combi.result
s1_result[29] <= fpoint2_combi:fpci_combi.result
s1_result[30] <= fpoint2_combi:fpci_combi.result
s1_result[31] <= fpoint2_combi:fpci_combi.result
s2_clk => s2_clk.IN1
s2_clk_en => s2_clk_en.IN1
s2_dataa[0] => s2_dataa[0].IN1
s2_dataa[1] => s2_dataa[1].IN1
s2_dataa[2] => s2_dataa[2].IN1
s2_dataa[3] => s2_dataa[3].IN1
s2_dataa[4] => s2_dataa[4].IN1
s2_dataa[5] => s2_dataa[5].IN1
s2_dataa[6] => s2_dataa[6].IN1
s2_dataa[7] => s2_dataa[7].IN1
s2_dataa[8] => s2_dataa[8].IN1
s2_dataa[9] => s2_dataa[9].IN1
s2_dataa[10] => s2_dataa[10].IN1
s2_dataa[11] => s2_dataa[11].IN1
s2_dataa[12] => s2_dataa[12].IN1
s2_dataa[13] => s2_dataa[13].IN1
s2_dataa[14] => s2_dataa[14].IN1
s2_dataa[15] => s2_dataa[15].IN1
s2_dataa[16] => s2_dataa[16].IN1
s2_dataa[17] => s2_dataa[17].IN1
s2_dataa[18] => s2_dataa[18].IN1
s2_dataa[19] => s2_dataa[19].IN1
s2_dataa[20] => s2_dataa[20].IN1
s2_dataa[21] => s2_dataa[21].IN1
s2_dataa[22] => s2_dataa[22].IN1
s2_dataa[23] => s2_dataa[23].IN1
s2_dataa[24] => s2_dataa[24].IN1
s2_dataa[25] => s2_dataa[25].IN1
s2_dataa[26] => s2_dataa[26].IN1
s2_dataa[27] => s2_dataa[27].IN1
s2_dataa[28] => s2_dataa[28].IN1
s2_dataa[29] => s2_dataa[29].IN1
s2_dataa[30] => s2_dataa[30].IN1
s2_dataa[31] => s2_dataa[31].IN1
s2_datab[0] => s2_datab[0].IN1
s2_datab[1] => s2_datab[1].IN1
s2_datab[2] => s2_datab[2].IN1
s2_datab[3] => s2_datab[3].IN1
s2_datab[4] => s2_datab[4].IN1
s2_datab[5] => s2_datab[5].IN1
s2_datab[6] => s2_datab[6].IN1
s2_datab[7] => s2_datab[7].IN1
s2_datab[8] => s2_datab[8].IN1
s2_datab[9] => s2_datab[9].IN1
s2_datab[10] => s2_datab[10].IN1
s2_datab[11] => s2_datab[11].IN1
s2_datab[12] => s2_datab[12].IN1
s2_datab[13] => s2_datab[13].IN1
s2_datab[14] => s2_datab[14].IN1
s2_datab[15] => s2_datab[15].IN1
s2_datab[16] => s2_datab[16].IN1
s2_datab[17] => s2_datab[17].IN1
s2_datab[18] => s2_datab[18].IN1
s2_datab[19] => s2_datab[19].IN1
s2_datab[20] => s2_datab[20].IN1
s2_datab[21] => s2_datab[21].IN1
s2_datab[22] => s2_datab[22].IN1
s2_datab[23] => s2_datab[23].IN1
s2_datab[24] => s2_datab[24].IN1
s2_datab[25] => s2_datab[25].IN1
s2_datab[26] => s2_datab[26].IN1
s2_datab[27] => s2_datab[27].IN1
s2_datab[28] => s2_datab[28].IN1
s2_datab[29] => s2_datab[29].IN1
s2_datab[30] => s2_datab[30].IN1
s2_datab[31] => s2_datab[31].IN1
s2_n[0] => s2_n[0].IN1
s2_n[1] => s2_n[1].IN1
s2_n[2] => s2_n[2].IN1
s2_reset => s2_reset.IN1
s2_reset_req => s2_reset_req.IN1
s2_start => s2_start.IN1
s2_done <= fpoint2_multi:fpci_multi.done
s2_result[0] <= fpoint2_multi:fpci_multi.result
s2_result[1] <= fpoint2_multi:fpci_multi.result
s2_result[2] <= fpoint2_multi:fpci_multi.result
s2_result[3] <= fpoint2_multi:fpci_multi.result
s2_result[4] <= fpoint2_multi:fpci_multi.result
s2_result[5] <= fpoint2_multi:fpci_multi.result
s2_result[6] <= fpoint2_multi:fpci_multi.result
s2_result[7] <= fpoint2_multi:fpci_multi.result
s2_result[8] <= fpoint2_multi:fpci_multi.result
s2_result[9] <= fpoint2_multi:fpci_multi.result
s2_result[10] <= fpoint2_multi:fpci_multi.result
s2_result[11] <= fpoint2_multi:fpci_multi.result
s2_result[12] <= fpoint2_multi:fpci_multi.result
s2_result[13] <= fpoint2_multi:fpci_multi.result
s2_result[14] <= fpoint2_multi:fpci_multi.result
s2_result[15] <= fpoint2_multi:fpci_multi.result
s2_result[16] <= fpoint2_multi:fpci_multi.result
s2_result[17] <= fpoint2_multi:fpci_multi.result
s2_result[18] <= fpoint2_multi:fpci_multi.result
s2_result[19] <= fpoint2_multi:fpci_multi.result
s2_result[20] <= fpoint2_multi:fpci_multi.result
s2_result[21] <= fpoint2_multi:fpci_multi.result
s2_result[22] <= fpoint2_multi:fpci_multi.result
s2_result[23] <= fpoint2_multi:fpci_multi.result
s2_result[24] <= fpoint2_multi:fpci_multi.result
s2_result[25] <= fpoint2_multi:fpci_multi.result
s2_result[26] <= fpoint2_multi:fpci_multi.result
s2_result[27] <= fpoint2_multi:fpci_multi.result
s2_result[28] <= fpoint2_multi:fpci_multi.result
s2_result[29] <= fpoint2_multi:fpci_multi.result
s2_result[30] <= fpoint2_multi:fpci_multi.result
s2_result[31] <= fpoint2_multi:fpci_multi.result


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi
dataa[0] => FPNeg:ARITH_GEN:neg_map.dataa[0]
dataa[0] => FPAbs:ARITH_GEN:abs_map.dataa[0]
dataa[0] => FPMinMaxFused:COMP_GEN:FPMinMax.x[0]
dataa[0] => FPCompareFused:COMP_GEN:compare.x[0]
dataa[1] => FPNeg:ARITH_GEN:neg_map.dataa[1]
dataa[1] => FPAbs:ARITH_GEN:abs_map.dataa[1]
dataa[1] => FPMinMaxFused:COMP_GEN:FPMinMax.x[1]
dataa[1] => FPCompareFused:COMP_GEN:compare.x[1]
dataa[2] => FPNeg:ARITH_GEN:neg_map.dataa[2]
dataa[2] => FPAbs:ARITH_GEN:abs_map.dataa[2]
dataa[2] => FPMinMaxFused:COMP_GEN:FPMinMax.x[2]
dataa[2] => FPCompareFused:COMP_GEN:compare.x[2]
dataa[3] => FPNeg:ARITH_GEN:neg_map.dataa[3]
dataa[3] => FPAbs:ARITH_GEN:abs_map.dataa[3]
dataa[3] => FPMinMaxFused:COMP_GEN:FPMinMax.x[3]
dataa[3] => FPCompareFused:COMP_GEN:compare.x[3]
dataa[4] => FPNeg:ARITH_GEN:neg_map.dataa[4]
dataa[4] => FPAbs:ARITH_GEN:abs_map.dataa[4]
dataa[4] => FPMinMaxFused:COMP_GEN:FPMinMax.x[4]
dataa[4] => FPCompareFused:COMP_GEN:compare.x[4]
dataa[5] => FPNeg:ARITH_GEN:neg_map.dataa[5]
dataa[5] => FPAbs:ARITH_GEN:abs_map.dataa[5]
dataa[5] => FPMinMaxFused:COMP_GEN:FPMinMax.x[5]
dataa[5] => FPCompareFused:COMP_GEN:compare.x[5]
dataa[6] => FPNeg:ARITH_GEN:neg_map.dataa[6]
dataa[6] => FPAbs:ARITH_GEN:abs_map.dataa[6]
dataa[6] => FPMinMaxFused:COMP_GEN:FPMinMax.x[6]
dataa[6] => FPCompareFused:COMP_GEN:compare.x[6]
dataa[7] => FPNeg:ARITH_GEN:neg_map.dataa[7]
dataa[7] => FPAbs:ARITH_GEN:abs_map.dataa[7]
dataa[7] => FPMinMaxFused:COMP_GEN:FPMinMax.x[7]
dataa[7] => FPCompareFused:COMP_GEN:compare.x[7]
dataa[8] => FPNeg:ARITH_GEN:neg_map.dataa[8]
dataa[8] => FPAbs:ARITH_GEN:abs_map.dataa[8]
dataa[8] => FPMinMaxFused:COMP_GEN:FPMinMax.x[8]
dataa[8] => FPCompareFused:COMP_GEN:compare.x[8]
dataa[9] => FPNeg:ARITH_GEN:neg_map.dataa[9]
dataa[9] => FPAbs:ARITH_GEN:abs_map.dataa[9]
dataa[9] => FPMinMaxFused:COMP_GEN:FPMinMax.x[9]
dataa[9] => FPCompareFused:COMP_GEN:compare.x[9]
dataa[10] => FPNeg:ARITH_GEN:neg_map.dataa[10]
dataa[10] => FPAbs:ARITH_GEN:abs_map.dataa[10]
dataa[10] => FPMinMaxFused:COMP_GEN:FPMinMax.x[10]
dataa[10] => FPCompareFused:COMP_GEN:compare.x[10]
dataa[11] => FPNeg:ARITH_GEN:neg_map.dataa[11]
dataa[11] => FPAbs:ARITH_GEN:abs_map.dataa[11]
dataa[11] => FPMinMaxFused:COMP_GEN:FPMinMax.x[11]
dataa[11] => FPCompareFused:COMP_GEN:compare.x[11]
dataa[12] => FPNeg:ARITH_GEN:neg_map.dataa[12]
dataa[12] => FPAbs:ARITH_GEN:abs_map.dataa[12]
dataa[12] => FPMinMaxFused:COMP_GEN:FPMinMax.x[12]
dataa[12] => FPCompareFused:COMP_GEN:compare.x[12]
dataa[13] => FPNeg:ARITH_GEN:neg_map.dataa[13]
dataa[13] => FPAbs:ARITH_GEN:abs_map.dataa[13]
dataa[13] => FPMinMaxFused:COMP_GEN:FPMinMax.x[13]
dataa[13] => FPCompareFused:COMP_GEN:compare.x[13]
dataa[14] => FPNeg:ARITH_GEN:neg_map.dataa[14]
dataa[14] => FPAbs:ARITH_GEN:abs_map.dataa[14]
dataa[14] => FPMinMaxFused:COMP_GEN:FPMinMax.x[14]
dataa[14] => FPCompareFused:COMP_GEN:compare.x[14]
dataa[15] => FPNeg:ARITH_GEN:neg_map.dataa[15]
dataa[15] => FPAbs:ARITH_GEN:abs_map.dataa[15]
dataa[15] => FPMinMaxFused:COMP_GEN:FPMinMax.x[15]
dataa[15] => FPCompareFused:COMP_GEN:compare.x[15]
dataa[16] => FPNeg:ARITH_GEN:neg_map.dataa[16]
dataa[16] => FPAbs:ARITH_GEN:abs_map.dataa[16]
dataa[16] => FPMinMaxFused:COMP_GEN:FPMinMax.x[16]
dataa[16] => FPCompareFused:COMP_GEN:compare.x[16]
dataa[17] => FPNeg:ARITH_GEN:neg_map.dataa[17]
dataa[17] => FPAbs:ARITH_GEN:abs_map.dataa[17]
dataa[17] => FPMinMaxFused:COMP_GEN:FPMinMax.x[17]
dataa[17] => FPCompareFused:COMP_GEN:compare.x[17]
dataa[18] => FPNeg:ARITH_GEN:neg_map.dataa[18]
dataa[18] => FPAbs:ARITH_GEN:abs_map.dataa[18]
dataa[18] => FPMinMaxFused:COMP_GEN:FPMinMax.x[18]
dataa[18] => FPCompareFused:COMP_GEN:compare.x[18]
dataa[19] => FPNeg:ARITH_GEN:neg_map.dataa[19]
dataa[19] => FPAbs:ARITH_GEN:abs_map.dataa[19]
dataa[19] => FPMinMaxFused:COMP_GEN:FPMinMax.x[19]
dataa[19] => FPCompareFused:COMP_GEN:compare.x[19]
dataa[20] => FPNeg:ARITH_GEN:neg_map.dataa[20]
dataa[20] => FPAbs:ARITH_GEN:abs_map.dataa[20]
dataa[20] => FPMinMaxFused:COMP_GEN:FPMinMax.x[20]
dataa[20] => FPCompareFused:COMP_GEN:compare.x[20]
dataa[21] => FPNeg:ARITH_GEN:neg_map.dataa[21]
dataa[21] => FPAbs:ARITH_GEN:abs_map.dataa[21]
dataa[21] => FPMinMaxFused:COMP_GEN:FPMinMax.x[21]
dataa[21] => FPCompareFused:COMP_GEN:compare.x[21]
dataa[22] => FPNeg:ARITH_GEN:neg_map.dataa[22]
dataa[22] => FPAbs:ARITH_GEN:abs_map.dataa[22]
dataa[22] => FPMinMaxFused:COMP_GEN:FPMinMax.x[22]
dataa[22] => FPCompareFused:COMP_GEN:compare.x[22]
dataa[23] => FPNeg:ARITH_GEN:neg_map.dataa[23]
dataa[23] => FPAbs:ARITH_GEN:abs_map.dataa[23]
dataa[23] => FPMinMaxFused:COMP_GEN:FPMinMax.x[23]
dataa[23] => FPCompareFused:COMP_GEN:compare.x[23]
dataa[24] => FPNeg:ARITH_GEN:neg_map.dataa[24]
dataa[24] => FPAbs:ARITH_GEN:abs_map.dataa[24]
dataa[24] => FPMinMaxFused:COMP_GEN:FPMinMax.x[24]
dataa[24] => FPCompareFused:COMP_GEN:compare.x[24]
dataa[25] => FPNeg:ARITH_GEN:neg_map.dataa[25]
dataa[25] => FPAbs:ARITH_GEN:abs_map.dataa[25]
dataa[25] => FPMinMaxFused:COMP_GEN:FPMinMax.x[25]
dataa[25] => FPCompareFused:COMP_GEN:compare.x[25]
dataa[26] => FPNeg:ARITH_GEN:neg_map.dataa[26]
dataa[26] => FPAbs:ARITH_GEN:abs_map.dataa[26]
dataa[26] => FPMinMaxFused:COMP_GEN:FPMinMax.x[26]
dataa[26] => FPCompareFused:COMP_GEN:compare.x[26]
dataa[27] => FPNeg:ARITH_GEN:neg_map.dataa[27]
dataa[27] => FPAbs:ARITH_GEN:abs_map.dataa[27]
dataa[27] => FPMinMaxFused:COMP_GEN:FPMinMax.x[27]
dataa[27] => FPCompareFused:COMP_GEN:compare.x[27]
dataa[28] => FPNeg:ARITH_GEN:neg_map.dataa[28]
dataa[28] => FPAbs:ARITH_GEN:abs_map.dataa[28]
dataa[28] => FPMinMaxFused:COMP_GEN:FPMinMax.x[28]
dataa[28] => FPCompareFused:COMP_GEN:compare.x[28]
dataa[29] => FPNeg:ARITH_GEN:neg_map.dataa[29]
dataa[29] => FPAbs:ARITH_GEN:abs_map.dataa[29]
dataa[29] => FPMinMaxFused:COMP_GEN:FPMinMax.x[29]
dataa[29] => FPCompareFused:COMP_GEN:compare.x[29]
dataa[30] => FPNeg:ARITH_GEN:neg_map.dataa[30]
dataa[30] => FPAbs:ARITH_GEN:abs_map.dataa[30]
dataa[30] => FPMinMaxFused:COMP_GEN:FPMinMax.x[30]
dataa[30] => FPCompareFused:COMP_GEN:compare.x[30]
dataa[31] => FPNeg:ARITH_GEN:neg_map.dataa[31]
dataa[31] => FPAbs:ARITH_GEN:abs_map.dataa[31]
dataa[31] => FPMinMaxFused:COMP_GEN:FPMinMax.x[31]
dataa[31] => FPCompareFused:COMP_GEN:compare.x[31]
datab[0] => FPMinMaxFused:COMP_GEN:FPMinMax.y[0]
datab[0] => FPCompareFused:COMP_GEN:compare.y[0]
datab[1] => FPMinMaxFused:COMP_GEN:FPMinMax.y[1]
datab[1] => FPCompareFused:COMP_GEN:compare.y[1]
datab[2] => FPMinMaxFused:COMP_GEN:FPMinMax.y[2]
datab[2] => FPCompareFused:COMP_GEN:compare.y[2]
datab[3] => FPMinMaxFused:COMP_GEN:FPMinMax.y[3]
datab[3] => FPCompareFused:COMP_GEN:compare.y[3]
datab[4] => FPMinMaxFused:COMP_GEN:FPMinMax.y[4]
datab[4] => FPCompareFused:COMP_GEN:compare.y[4]
datab[5] => FPMinMaxFused:COMP_GEN:FPMinMax.y[5]
datab[5] => FPCompareFused:COMP_GEN:compare.y[5]
datab[6] => FPMinMaxFused:COMP_GEN:FPMinMax.y[6]
datab[6] => FPCompareFused:COMP_GEN:compare.y[6]
datab[7] => FPMinMaxFused:COMP_GEN:FPMinMax.y[7]
datab[7] => FPCompareFused:COMP_GEN:compare.y[7]
datab[8] => FPMinMaxFused:COMP_GEN:FPMinMax.y[8]
datab[8] => FPCompareFused:COMP_GEN:compare.y[8]
datab[9] => FPMinMaxFused:COMP_GEN:FPMinMax.y[9]
datab[9] => FPCompareFused:COMP_GEN:compare.y[9]
datab[10] => FPMinMaxFused:COMP_GEN:FPMinMax.y[10]
datab[10] => FPCompareFused:COMP_GEN:compare.y[10]
datab[11] => FPMinMaxFused:COMP_GEN:FPMinMax.y[11]
datab[11] => FPCompareFused:COMP_GEN:compare.y[11]
datab[12] => FPMinMaxFused:COMP_GEN:FPMinMax.y[12]
datab[12] => FPCompareFused:COMP_GEN:compare.y[12]
datab[13] => FPMinMaxFused:COMP_GEN:FPMinMax.y[13]
datab[13] => FPCompareFused:COMP_GEN:compare.y[13]
datab[14] => FPMinMaxFused:COMP_GEN:FPMinMax.y[14]
datab[14] => FPCompareFused:COMP_GEN:compare.y[14]
datab[15] => FPMinMaxFused:COMP_GEN:FPMinMax.y[15]
datab[15] => FPCompareFused:COMP_GEN:compare.y[15]
datab[16] => FPMinMaxFused:COMP_GEN:FPMinMax.y[16]
datab[16] => FPCompareFused:COMP_GEN:compare.y[16]
datab[17] => FPMinMaxFused:COMP_GEN:FPMinMax.y[17]
datab[17] => FPCompareFused:COMP_GEN:compare.y[17]
datab[18] => FPMinMaxFused:COMP_GEN:FPMinMax.y[18]
datab[18] => FPCompareFused:COMP_GEN:compare.y[18]
datab[19] => FPMinMaxFused:COMP_GEN:FPMinMax.y[19]
datab[19] => FPCompareFused:COMP_GEN:compare.y[19]
datab[20] => FPMinMaxFused:COMP_GEN:FPMinMax.y[20]
datab[20] => FPCompareFused:COMP_GEN:compare.y[20]
datab[21] => FPMinMaxFused:COMP_GEN:FPMinMax.y[21]
datab[21] => FPCompareFused:COMP_GEN:compare.y[21]
datab[22] => FPMinMaxFused:COMP_GEN:FPMinMax.y[22]
datab[22] => FPCompareFused:COMP_GEN:compare.y[22]
datab[23] => FPMinMaxFused:COMP_GEN:FPMinMax.y[23]
datab[23] => FPCompareFused:COMP_GEN:compare.y[23]
datab[24] => FPMinMaxFused:COMP_GEN:FPMinMax.y[24]
datab[24] => FPCompareFused:COMP_GEN:compare.y[24]
datab[25] => FPMinMaxFused:COMP_GEN:FPMinMax.y[25]
datab[25] => FPCompareFused:COMP_GEN:compare.y[25]
datab[26] => FPMinMaxFused:COMP_GEN:FPMinMax.y[26]
datab[26] => FPCompareFused:COMP_GEN:compare.y[26]
datab[27] => FPMinMaxFused:COMP_GEN:FPMinMax.y[27]
datab[27] => FPCompareFused:COMP_GEN:compare.y[27]
datab[28] => FPMinMaxFused:COMP_GEN:FPMinMax.y[28]
datab[28] => FPCompareFused:COMP_GEN:compare.y[28]
datab[29] => FPMinMaxFused:COMP_GEN:FPMinMax.y[29]
datab[29] => FPCompareFused:COMP_GEN:compare.y[29]
datab[30] => FPMinMaxFused:COMP_GEN:FPMinMax.y[30]
datab[30] => FPCompareFused:COMP_GEN:compare.y[30]
datab[31] => FPMinMaxFused:COMP_GEN:FPMinMax.y[31]
datab[31] => FPCompareFused:COMP_GEN:compare.y[31]
n[0] => Mux0.IN15
n[0] => Mux1.IN15
n[0] => Mux2.IN15
n[0] => Mux3.IN15
n[0] => Mux4.IN15
n[0] => Mux5.IN15
n[0] => Mux6.IN15
n[0] => Mux7.IN15
n[0] => Mux8.IN15
n[0] => Mux9.IN15
n[0] => Mux10.IN15
n[0] => Mux11.IN15
n[0] => Mux12.IN15
n[0] => Mux13.IN15
n[0] => Mux14.IN15
n[0] => Mux15.IN15
n[0] => Mux16.IN15
n[0] => Mux17.IN15
n[0] => Mux18.IN15
n[0] => Mux19.IN15
n[0] => Mux20.IN15
n[0] => Mux21.IN15
n[0] => Mux22.IN15
n[0] => Mux23.IN15
n[0] => Mux24.IN15
n[0] => Mux25.IN15
n[0] => Mux26.IN15
n[0] => Mux27.IN15
n[0] => Mux28.IN15
n[0] => Mux29.IN15
n[0] => Mux30.IN15
n[0] => Mux31.IN3
n[0] => Mux32.IN19
n[0] => Mux33.IN19
n[0] => Mux34.IN19
n[0] => Equal0.IN2
n[1] => Mux0.IN14
n[1] => Mux1.IN14
n[1] => Mux2.IN14
n[1] => Mux3.IN14
n[1] => Mux4.IN14
n[1] => Mux5.IN14
n[1] => Mux6.IN14
n[1] => Mux7.IN14
n[1] => Mux8.IN14
n[1] => Mux9.IN14
n[1] => Mux10.IN14
n[1] => Mux11.IN14
n[1] => Mux12.IN14
n[1] => Mux13.IN14
n[1] => Mux14.IN14
n[1] => Mux15.IN14
n[1] => Mux16.IN14
n[1] => Mux17.IN14
n[1] => Mux18.IN14
n[1] => Mux19.IN14
n[1] => Mux20.IN14
n[1] => Mux21.IN14
n[1] => Mux22.IN14
n[1] => Mux23.IN14
n[1] => Mux24.IN14
n[1] => Mux25.IN14
n[1] => Mux26.IN14
n[1] => Mux27.IN14
n[1] => Mux28.IN14
n[1] => Mux29.IN14
n[1] => Mux30.IN14
n[1] => Mux31.IN2
n[1] => Mux32.IN18
n[1] => Mux33.IN18
n[1] => Mux34.IN18
n[1] => Equal0.IN1
n[2] => Mux0.IN13
n[2] => Mux1.IN13
n[2] => Mux2.IN13
n[2] => Mux3.IN13
n[2] => Mux4.IN13
n[2] => Mux5.IN13
n[2] => Mux6.IN13
n[2] => Mux7.IN13
n[2] => Mux8.IN13
n[2] => Mux9.IN13
n[2] => Mux10.IN13
n[2] => Mux11.IN13
n[2] => Mux12.IN13
n[2] => Mux13.IN13
n[2] => Mux14.IN13
n[2] => Mux15.IN13
n[2] => Mux16.IN13
n[2] => Mux17.IN13
n[2] => Mux18.IN13
n[2] => Mux19.IN13
n[2] => Mux20.IN13
n[2] => Mux21.IN13
n[2] => Mux22.IN13
n[2] => Mux23.IN13
n[2] => Mux24.IN13
n[2] => Mux25.IN13
n[2] => Mux26.IN13
n[2] => Mux27.IN13
n[2] => Mux28.IN13
n[2] => Mux29.IN13
n[2] => Mux30.IN13
n[2] => Mux31.IN1
n[2] => Mux32.IN17
n[2] => Mux33.IN17
n[2] => Mux34.IN17
n[2] => Equal0.IN0
n[3] => Mux0.IN12
n[3] => Mux1.IN12
n[3] => Mux2.IN12
n[3] => Mux3.IN12
n[3] => Mux4.IN12
n[3] => Mux5.IN12
n[3] => Mux6.IN12
n[3] => Mux7.IN12
n[3] => Mux8.IN12
n[3] => Mux9.IN12
n[3] => Mux10.IN12
n[3] => Mux11.IN12
n[3] => Mux12.IN12
n[3] => Mux13.IN12
n[3] => Mux14.IN12
n[3] => Mux15.IN12
n[3] => Mux16.IN12
n[3] => Mux17.IN12
n[3] => Mux18.IN12
n[3] => Mux19.IN12
n[3] => Mux20.IN12
n[3] => Mux21.IN12
n[3] => Mux22.IN12
n[3] => Mux23.IN12
n[3] => Mux24.IN12
n[3] => Mux25.IN12
n[3] => Mux26.IN12
n[3] => Mux27.IN12
n[3] => Mux28.IN12
n[3] => Mux29.IN12
n[3] => Mux30.IN12
n[3] => Mux31.IN0
n[3] => Mux32.IN16
n[3] => Mux33.IN16
n[3] => Mux34.IN16
n[3] => Equal0.IN3
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPNeg:\ARITH_GEN:neg_map
dataa[0] => result[0].DATAIN
dataa[1] => result[1].DATAIN
dataa[2] => result[2].DATAIN
dataa[3] => result[3].DATAIN
dataa[4] => result[4].DATAIN
dataa[5] => result[5].DATAIN
dataa[6] => result[6].DATAIN
dataa[7] => result[7].DATAIN
dataa[8] => result[8].DATAIN
dataa[9] => result[9].DATAIN
dataa[10] => result[10].DATAIN
dataa[11] => result[11].DATAIN
dataa[12] => result[12].DATAIN
dataa[13] => result[13].DATAIN
dataa[14] => result[14].DATAIN
dataa[15] => result[15].DATAIN
dataa[16] => result[16].DATAIN
dataa[17] => result[17].DATAIN
dataa[18] => result[18].DATAIN
dataa[19] => result[19].DATAIN
dataa[20] => result[20].DATAIN
dataa[21] => result[21].DATAIN
dataa[22] => result[22].DATAIN
dataa[23] => result[23].DATAIN
dataa[24] => result[24].DATAIN
dataa[25] => result[25].DATAIN
dataa[26] => result[26].DATAIN
dataa[27] => result[27].DATAIN
dataa[28] => result[28].DATAIN
dataa[29] => result[29].DATAIN
dataa[30] => result[30].DATAIN
dataa[31] => result[31].DATAIN
result[0] <= dataa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dataa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dataa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dataa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dataa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dataa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dataa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dataa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dataa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dataa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dataa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dataa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dataa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dataa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dataa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dataa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dataa[31].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPAbs:\ARITH_GEN:abs_map
dataa[0] => result[0].DATAIN
dataa[1] => result[1].DATAIN
dataa[2] => result[2].DATAIN
dataa[3] => result[3].DATAIN
dataa[4] => result[4].DATAIN
dataa[5] => result[5].DATAIN
dataa[6] => result[6].DATAIN
dataa[7] => result[7].DATAIN
dataa[8] => result[8].DATAIN
dataa[9] => result[9].DATAIN
dataa[10] => result[10].DATAIN
dataa[11] => result[11].DATAIN
dataa[12] => result[12].DATAIN
dataa[13] => result[13].DATAIN
dataa[14] => result[14].DATAIN
dataa[15] => result[15].DATAIN
dataa[16] => result[16].DATAIN
dataa[17] => result[17].DATAIN
dataa[18] => result[18].DATAIN
dataa[19] => result[19].DATAIN
dataa[20] => result[20].DATAIN
dataa[21] => result[21].DATAIN
dataa[22] => result[22].DATAIN
dataa[23] => result[23].DATAIN
dataa[24] => result[24].DATAIN
dataa[25] => result[25].DATAIN
dataa[26] => result[26].DATAIN
dataa[27] => result[27].DATAIN
dataa[28] => result[28].DATAIN
dataa[29] => result[29].DATAIN
dataa[30] => result[30].DATAIN
dataa[31] => ~NO_FANOUT~
result[0] <= dataa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dataa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dataa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dataa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dataa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dataa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dataa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dataa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dataa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dataa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dataa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dataa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dataa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dataa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dataa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dataa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= <GND>


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:\COMP_GEN:FPMinMax
x[0] => d1Mux_uid63_fpMinMaxFusedTest_q[0].DATAA
x[0] => d0Mux_uid62_fpMinMaxFusedTest_q[0].DATAB
x[0] => xNotNaN_uid43_fpMinMaxFusedTest_q[0].IN1
x[0] => Equal2.IN22
x[0] => Add0.IN37
x[1] => d1Mux_uid63_fpMinMaxFusedTest_q[1].DATAA
x[1] => d0Mux_uid62_fpMinMaxFusedTest_q[1].DATAB
x[1] => xNotNaN_uid43_fpMinMaxFusedTest_q[1].IN1
x[1] => Equal2.IN21
x[1] => Add0.IN36
x[2] => d1Mux_uid63_fpMinMaxFusedTest_q[2].DATAA
x[2] => d0Mux_uid62_fpMinMaxFusedTest_q[2].DATAB
x[2] => xNotNaN_uid43_fpMinMaxFusedTest_q[2].IN1
x[2] => Equal2.IN20
x[2] => Add0.IN35
x[3] => d1Mux_uid63_fpMinMaxFusedTest_q[3].DATAA
x[3] => d0Mux_uid62_fpMinMaxFusedTest_q[3].DATAB
x[3] => xNotNaN_uid43_fpMinMaxFusedTest_q[3].IN1
x[3] => Equal2.IN19
x[3] => Add0.IN34
x[4] => d1Mux_uid63_fpMinMaxFusedTest_q[4].DATAA
x[4] => d0Mux_uid62_fpMinMaxFusedTest_q[4].DATAB
x[4] => xNotNaN_uid43_fpMinMaxFusedTest_q[4].IN1
x[4] => Equal2.IN18
x[4] => Add0.IN33
x[5] => d1Mux_uid63_fpMinMaxFusedTest_q[5].DATAA
x[5] => d0Mux_uid62_fpMinMaxFusedTest_q[5].DATAB
x[5] => xNotNaN_uid43_fpMinMaxFusedTest_q[5].IN1
x[5] => Equal2.IN17
x[5] => Add0.IN32
x[6] => d1Mux_uid63_fpMinMaxFusedTest_q[6].DATAA
x[6] => d0Mux_uid62_fpMinMaxFusedTest_q[6].DATAB
x[6] => xNotNaN_uid43_fpMinMaxFusedTest_q[6].IN1
x[6] => Equal2.IN16
x[6] => Add0.IN31
x[7] => d1Mux_uid63_fpMinMaxFusedTest_q[7].DATAA
x[7] => d0Mux_uid62_fpMinMaxFusedTest_q[7].DATAB
x[7] => xNotNaN_uid43_fpMinMaxFusedTest_q[7].IN1
x[7] => Equal2.IN15
x[7] => Add0.IN30
x[8] => d1Mux_uid63_fpMinMaxFusedTest_q[8].DATAA
x[8] => d0Mux_uid62_fpMinMaxFusedTest_q[8].DATAB
x[8] => xNotNaN_uid43_fpMinMaxFusedTest_q[8].IN1
x[8] => Equal2.IN14
x[8] => Add0.IN29
x[9] => d1Mux_uid63_fpMinMaxFusedTest_q[9].DATAA
x[9] => d0Mux_uid62_fpMinMaxFusedTest_q[9].DATAB
x[9] => xNotNaN_uid43_fpMinMaxFusedTest_q[9].IN1
x[9] => Equal2.IN13
x[9] => Add0.IN28
x[10] => d1Mux_uid63_fpMinMaxFusedTest_q[10].DATAA
x[10] => d0Mux_uid62_fpMinMaxFusedTest_q[10].DATAB
x[10] => xNotNaN_uid43_fpMinMaxFusedTest_q[10].IN1
x[10] => Equal2.IN12
x[10] => Add0.IN27
x[11] => d1Mux_uid63_fpMinMaxFusedTest_q[11].DATAA
x[11] => d0Mux_uid62_fpMinMaxFusedTest_q[11].DATAB
x[11] => xNotNaN_uid43_fpMinMaxFusedTest_q[11].IN1
x[11] => Equal2.IN11
x[11] => Add0.IN26
x[12] => d1Mux_uid63_fpMinMaxFusedTest_q[12].DATAA
x[12] => d0Mux_uid62_fpMinMaxFusedTest_q[12].DATAB
x[12] => xNotNaN_uid43_fpMinMaxFusedTest_q[12].IN1
x[12] => Equal2.IN10
x[12] => Add0.IN25
x[13] => d1Mux_uid63_fpMinMaxFusedTest_q[13].DATAA
x[13] => d0Mux_uid62_fpMinMaxFusedTest_q[13].DATAB
x[13] => xNotNaN_uid43_fpMinMaxFusedTest_q[13].IN1
x[13] => Equal2.IN9
x[13] => Add0.IN24
x[14] => d1Mux_uid63_fpMinMaxFusedTest_q[14].DATAA
x[14] => d0Mux_uid62_fpMinMaxFusedTest_q[14].DATAB
x[14] => xNotNaN_uid43_fpMinMaxFusedTest_q[14].IN1
x[14] => Equal2.IN8
x[14] => Add0.IN23
x[15] => d1Mux_uid63_fpMinMaxFusedTest_q[15].DATAA
x[15] => d0Mux_uid62_fpMinMaxFusedTest_q[15].DATAB
x[15] => xNotNaN_uid43_fpMinMaxFusedTest_q[15].IN1
x[15] => Equal2.IN7
x[15] => Add0.IN22
x[16] => d1Mux_uid63_fpMinMaxFusedTest_q[16].DATAA
x[16] => d0Mux_uid62_fpMinMaxFusedTest_q[16].DATAB
x[16] => xNotNaN_uid43_fpMinMaxFusedTest_q[16].IN1
x[16] => Equal2.IN6
x[16] => Add0.IN21
x[17] => d1Mux_uid63_fpMinMaxFusedTest_q[17].DATAA
x[17] => d0Mux_uid62_fpMinMaxFusedTest_q[17].DATAB
x[17] => xNotNaN_uid43_fpMinMaxFusedTest_q[17].IN1
x[17] => Equal2.IN5
x[17] => Add0.IN20
x[18] => d1Mux_uid63_fpMinMaxFusedTest_q[18].DATAA
x[18] => d0Mux_uid62_fpMinMaxFusedTest_q[18].DATAB
x[18] => xNotNaN_uid43_fpMinMaxFusedTest_q[18].IN1
x[18] => Equal2.IN4
x[18] => Add0.IN19
x[19] => d1Mux_uid63_fpMinMaxFusedTest_q[19].DATAA
x[19] => d0Mux_uid62_fpMinMaxFusedTest_q[19].DATAB
x[19] => xNotNaN_uid43_fpMinMaxFusedTest_q[19].IN1
x[19] => Equal2.IN3
x[19] => Add0.IN18
x[20] => d1Mux_uid63_fpMinMaxFusedTest_q[20].DATAA
x[20] => d0Mux_uid62_fpMinMaxFusedTest_q[20].DATAB
x[20] => xNotNaN_uid43_fpMinMaxFusedTest_q[20].IN1
x[20] => Equal2.IN2
x[20] => Add0.IN17
x[21] => d1Mux_uid63_fpMinMaxFusedTest_q[21].DATAA
x[21] => d0Mux_uid62_fpMinMaxFusedTest_q[21].DATAB
x[21] => xNotNaN_uid43_fpMinMaxFusedTest_q[21].IN1
x[21] => Equal2.IN1
x[21] => Add0.IN16
x[22] => d1Mux_uid63_fpMinMaxFusedTest_q[22].DATAA
x[22] => d0Mux_uid62_fpMinMaxFusedTest_q[22].DATAB
x[22] => xNotNaN_uid43_fpMinMaxFusedTest_q[22].IN1
x[22] => Equal2.IN0
x[22] => Add0.IN15
x[23] => d1Mux_uid63_fpMinMaxFusedTest_q[23].DATAA
x[23] => d0Mux_uid62_fpMinMaxFusedTest_q[23].DATAB
x[23] => xNotNaN_uid43_fpMinMaxFusedTest_q[23].IN1
x[23] => Equal3.IN7
x[23] => Add0.IN14
x[24] => d1Mux_uid63_fpMinMaxFusedTest_q[24].DATAA
x[24] => d0Mux_uid62_fpMinMaxFusedTest_q[24].DATAB
x[24] => xNotNaN_uid43_fpMinMaxFusedTest_q[24].IN1
x[24] => Equal3.IN6
x[24] => Add0.IN13
x[25] => d1Mux_uid63_fpMinMaxFusedTest_q[25].DATAA
x[25] => d0Mux_uid62_fpMinMaxFusedTest_q[25].DATAB
x[25] => xNotNaN_uid43_fpMinMaxFusedTest_q[25].IN1
x[25] => Equal3.IN5
x[25] => Add0.IN12
x[26] => d1Mux_uid63_fpMinMaxFusedTest_q[26].DATAA
x[26] => d0Mux_uid62_fpMinMaxFusedTest_q[26].DATAB
x[26] => xNotNaN_uid43_fpMinMaxFusedTest_q[26].IN1
x[26] => Equal3.IN4
x[26] => Add0.IN11
x[27] => d1Mux_uid63_fpMinMaxFusedTest_q[27].DATAA
x[27] => d0Mux_uid62_fpMinMaxFusedTest_q[27].DATAB
x[27] => xNotNaN_uid43_fpMinMaxFusedTest_q[27].IN1
x[27] => Equal3.IN3
x[27] => Add0.IN10
x[28] => d1Mux_uid63_fpMinMaxFusedTest_q[28].DATAA
x[28] => d0Mux_uid62_fpMinMaxFusedTest_q[28].DATAB
x[28] => xNotNaN_uid43_fpMinMaxFusedTest_q[28].IN1
x[28] => Equal3.IN2
x[28] => Add0.IN9
x[29] => d1Mux_uid63_fpMinMaxFusedTest_q[29].DATAA
x[29] => d0Mux_uid62_fpMinMaxFusedTest_q[29].DATAB
x[29] => xNotNaN_uid43_fpMinMaxFusedTest_q[29].IN1
x[29] => Equal3.IN1
x[29] => Add0.IN8
x[30] => d1Mux_uid63_fpMinMaxFusedTest_q[30].DATAA
x[30] => d0Mux_uid62_fpMinMaxFusedTest_q[30].DATAB
x[30] => xNotNaN_uid43_fpMinMaxFusedTest_q[30].IN1
x[30] => Equal3.IN0
x[30] => Add0.IN7
x[31] => d1Mux_uid63_fpMinMaxFusedTest_q[31].DATAA
x[31] => d0Mux_uid62_fpMinMaxFusedTest_q[31].DATAB
x[31] => xNotNaN_uid43_fpMinMaxFusedTest_q[31].IN1
x[31] => xNegyNegYGTX_uid55_fpMinMaxFusedTest_q.IN0
x[31] => xPosyPosXGtY_uid58_fpMinMaxFusedTest_q.IN0
x[31] => xPosYNeg_uid60_fpMinMaxFusedTest_q[0].IN0
y[0] => d1Mux_uid63_fpMinMaxFusedTest_q[0].DATAB
y[0] => d0Mux_uid62_fpMinMaxFusedTest_q[0].DATAA
y[0] => yNotNaN_uid41_fpMinMaxFusedTest_q[0].IN1
y[0] => Add0.IN68
y[0] => Equal0.IN22
y[1] => d1Mux_uid63_fpMinMaxFusedTest_q[1].DATAB
y[1] => d0Mux_uid62_fpMinMaxFusedTest_q[1].DATAA
y[1] => yNotNaN_uid41_fpMinMaxFusedTest_q[1].IN1
y[1] => Add0.IN67
y[1] => Equal0.IN21
y[2] => d1Mux_uid63_fpMinMaxFusedTest_q[2].DATAB
y[2] => d0Mux_uid62_fpMinMaxFusedTest_q[2].DATAA
y[2] => yNotNaN_uid41_fpMinMaxFusedTest_q[2].IN1
y[2] => Add0.IN66
y[2] => Equal0.IN20
y[3] => d1Mux_uid63_fpMinMaxFusedTest_q[3].DATAB
y[3] => d0Mux_uid62_fpMinMaxFusedTest_q[3].DATAA
y[3] => yNotNaN_uid41_fpMinMaxFusedTest_q[3].IN1
y[3] => Add0.IN65
y[3] => Equal0.IN19
y[4] => d1Mux_uid63_fpMinMaxFusedTest_q[4].DATAB
y[4] => d0Mux_uid62_fpMinMaxFusedTest_q[4].DATAA
y[4] => yNotNaN_uid41_fpMinMaxFusedTest_q[4].IN1
y[4] => Add0.IN64
y[4] => Equal0.IN18
y[5] => d1Mux_uid63_fpMinMaxFusedTest_q[5].DATAB
y[5] => d0Mux_uid62_fpMinMaxFusedTest_q[5].DATAA
y[5] => yNotNaN_uid41_fpMinMaxFusedTest_q[5].IN1
y[5] => Add0.IN63
y[5] => Equal0.IN17
y[6] => d1Mux_uid63_fpMinMaxFusedTest_q[6].DATAB
y[6] => d0Mux_uid62_fpMinMaxFusedTest_q[6].DATAA
y[6] => yNotNaN_uid41_fpMinMaxFusedTest_q[6].IN1
y[6] => Add0.IN62
y[6] => Equal0.IN16
y[7] => d1Mux_uid63_fpMinMaxFusedTest_q[7].DATAB
y[7] => d0Mux_uid62_fpMinMaxFusedTest_q[7].DATAA
y[7] => yNotNaN_uid41_fpMinMaxFusedTest_q[7].IN1
y[7] => Add0.IN61
y[7] => Equal0.IN15
y[8] => d1Mux_uid63_fpMinMaxFusedTest_q[8].DATAB
y[8] => d0Mux_uid62_fpMinMaxFusedTest_q[8].DATAA
y[8] => yNotNaN_uid41_fpMinMaxFusedTest_q[8].IN1
y[8] => Add0.IN60
y[8] => Equal0.IN14
y[9] => d1Mux_uid63_fpMinMaxFusedTest_q[9].DATAB
y[9] => d0Mux_uid62_fpMinMaxFusedTest_q[9].DATAA
y[9] => yNotNaN_uid41_fpMinMaxFusedTest_q[9].IN1
y[9] => Add0.IN59
y[9] => Equal0.IN13
y[10] => d1Mux_uid63_fpMinMaxFusedTest_q[10].DATAB
y[10] => d0Mux_uid62_fpMinMaxFusedTest_q[10].DATAA
y[10] => yNotNaN_uid41_fpMinMaxFusedTest_q[10].IN1
y[10] => Add0.IN58
y[10] => Equal0.IN12
y[11] => d1Mux_uid63_fpMinMaxFusedTest_q[11].DATAB
y[11] => d0Mux_uid62_fpMinMaxFusedTest_q[11].DATAA
y[11] => yNotNaN_uid41_fpMinMaxFusedTest_q[11].IN1
y[11] => Add0.IN57
y[11] => Equal0.IN11
y[12] => d1Mux_uid63_fpMinMaxFusedTest_q[12].DATAB
y[12] => d0Mux_uid62_fpMinMaxFusedTest_q[12].DATAA
y[12] => yNotNaN_uid41_fpMinMaxFusedTest_q[12].IN1
y[12] => Add0.IN56
y[12] => Equal0.IN10
y[13] => d1Mux_uid63_fpMinMaxFusedTest_q[13].DATAB
y[13] => d0Mux_uid62_fpMinMaxFusedTest_q[13].DATAA
y[13] => yNotNaN_uid41_fpMinMaxFusedTest_q[13].IN1
y[13] => Add0.IN55
y[13] => Equal0.IN9
y[14] => d1Mux_uid63_fpMinMaxFusedTest_q[14].DATAB
y[14] => d0Mux_uid62_fpMinMaxFusedTest_q[14].DATAA
y[14] => yNotNaN_uid41_fpMinMaxFusedTest_q[14].IN1
y[14] => Add0.IN54
y[14] => Equal0.IN8
y[15] => d1Mux_uid63_fpMinMaxFusedTest_q[15].DATAB
y[15] => d0Mux_uid62_fpMinMaxFusedTest_q[15].DATAA
y[15] => yNotNaN_uid41_fpMinMaxFusedTest_q[15].IN1
y[15] => Add0.IN53
y[15] => Equal0.IN7
y[16] => d1Mux_uid63_fpMinMaxFusedTest_q[16].DATAB
y[16] => d0Mux_uid62_fpMinMaxFusedTest_q[16].DATAA
y[16] => yNotNaN_uid41_fpMinMaxFusedTest_q[16].IN1
y[16] => Add0.IN52
y[16] => Equal0.IN6
y[17] => d1Mux_uid63_fpMinMaxFusedTest_q[17].DATAB
y[17] => d0Mux_uid62_fpMinMaxFusedTest_q[17].DATAA
y[17] => yNotNaN_uid41_fpMinMaxFusedTest_q[17].IN1
y[17] => Add0.IN51
y[17] => Equal0.IN5
y[18] => d1Mux_uid63_fpMinMaxFusedTest_q[18].DATAB
y[18] => d0Mux_uid62_fpMinMaxFusedTest_q[18].DATAA
y[18] => yNotNaN_uid41_fpMinMaxFusedTest_q[18].IN1
y[18] => Add0.IN50
y[18] => Equal0.IN4
y[19] => d1Mux_uid63_fpMinMaxFusedTest_q[19].DATAB
y[19] => d0Mux_uid62_fpMinMaxFusedTest_q[19].DATAA
y[19] => yNotNaN_uid41_fpMinMaxFusedTest_q[19].IN1
y[19] => Add0.IN49
y[19] => Equal0.IN3
y[20] => d1Mux_uid63_fpMinMaxFusedTest_q[20].DATAB
y[20] => d0Mux_uid62_fpMinMaxFusedTest_q[20].DATAA
y[20] => yNotNaN_uid41_fpMinMaxFusedTest_q[20].IN1
y[20] => Add0.IN48
y[20] => Equal0.IN2
y[21] => d1Mux_uid63_fpMinMaxFusedTest_q[21].DATAB
y[21] => d0Mux_uid62_fpMinMaxFusedTest_q[21].DATAA
y[21] => yNotNaN_uid41_fpMinMaxFusedTest_q[21].IN1
y[21] => Add0.IN47
y[21] => Equal0.IN1
y[22] => d1Mux_uid63_fpMinMaxFusedTest_q[22].DATAB
y[22] => d0Mux_uid62_fpMinMaxFusedTest_q[22].DATAA
y[22] => yNotNaN_uid41_fpMinMaxFusedTest_q[22].IN1
y[22] => Add0.IN46
y[22] => Equal0.IN0
y[23] => d1Mux_uid63_fpMinMaxFusedTest_q[23].DATAB
y[23] => d0Mux_uid62_fpMinMaxFusedTest_q[23].DATAA
y[23] => yNotNaN_uid41_fpMinMaxFusedTest_q[23].IN1
y[23] => Add0.IN45
y[23] => Equal1.IN7
y[24] => d1Mux_uid63_fpMinMaxFusedTest_q[24].DATAB
y[24] => d0Mux_uid62_fpMinMaxFusedTest_q[24].DATAA
y[24] => yNotNaN_uid41_fpMinMaxFusedTest_q[24].IN1
y[24] => Add0.IN44
y[24] => Equal1.IN6
y[25] => d1Mux_uid63_fpMinMaxFusedTest_q[25].DATAB
y[25] => d0Mux_uid62_fpMinMaxFusedTest_q[25].DATAA
y[25] => yNotNaN_uid41_fpMinMaxFusedTest_q[25].IN1
y[25] => Add0.IN43
y[25] => Equal1.IN5
y[26] => d1Mux_uid63_fpMinMaxFusedTest_q[26].DATAB
y[26] => d0Mux_uid62_fpMinMaxFusedTest_q[26].DATAA
y[26] => yNotNaN_uid41_fpMinMaxFusedTest_q[26].IN1
y[26] => Add0.IN42
y[26] => Equal1.IN4
y[27] => d1Mux_uid63_fpMinMaxFusedTest_q[27].DATAB
y[27] => d0Mux_uid62_fpMinMaxFusedTest_q[27].DATAA
y[27] => yNotNaN_uid41_fpMinMaxFusedTest_q[27].IN1
y[27] => Add0.IN41
y[27] => Equal1.IN3
y[28] => d1Mux_uid63_fpMinMaxFusedTest_q[28].DATAB
y[28] => d0Mux_uid62_fpMinMaxFusedTest_q[28].DATAA
y[28] => yNotNaN_uid41_fpMinMaxFusedTest_q[28].IN1
y[28] => Add0.IN40
y[28] => Equal1.IN2
y[29] => d1Mux_uid63_fpMinMaxFusedTest_q[29].DATAB
y[29] => d0Mux_uid62_fpMinMaxFusedTest_q[29].DATAA
y[29] => yNotNaN_uid41_fpMinMaxFusedTest_q[29].IN1
y[29] => Add0.IN39
y[29] => Equal1.IN1
y[30] => d1Mux_uid63_fpMinMaxFusedTest_q[30].DATAB
y[30] => d0Mux_uid62_fpMinMaxFusedTest_q[30].DATAA
y[30] => yNotNaN_uid41_fpMinMaxFusedTest_q[30].IN1
y[30] => Add0.IN38
y[30] => Equal1.IN0
y[31] => d1Mux_uid63_fpMinMaxFusedTest_q[31].DATAB
y[31] => d0Mux_uid62_fpMinMaxFusedTest_q[31].DATAA
y[31] => yNotNaN_uid41_fpMinMaxFusedTest_q[31].IN1
y[31] => xNegyNegYGTX_uid55_fpMinMaxFusedTest_q.IN1
y[31] => xPosYNeg_uid60_fpMinMaxFusedTest_q[0].IN1
y[31] => xPosyPosXGtY_uid58_fpMinMaxFusedTest_q.IN1
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[31].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[30].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[29].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[28].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[27].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[26].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[25].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[24].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[23].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[22].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[21].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[20].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[19].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[18].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[17].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[16].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[15].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[14].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[13].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[12].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[11].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[10].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[9].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[8].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[7].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[6].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[5].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[4].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[3].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[2].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[1].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[0].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[31].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[30].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[29].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[28].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[27].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[26].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[25].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[24].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[23].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[22].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[21].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[20].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[19].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[18].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[17].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[16].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[15].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[14].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[13].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[12].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[11].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[10].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[9].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[8].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[7].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[6].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[5].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[4].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[3].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[2].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[1].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[0].OUTPUTSELECT
r[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare
x[0] => Equal0.IN40
x[0] => Add0.IN68
x[0] => Equal3.IN22
x[0] => Add1.IN37
x[1] => Equal0.IN39
x[1] => Add0.IN67
x[1] => Equal3.IN21
x[1] => Add1.IN36
x[2] => Equal0.IN38
x[2] => Add0.IN66
x[2] => Equal3.IN20
x[2] => Add1.IN35
x[3] => Equal0.IN37
x[3] => Add0.IN65
x[3] => Equal3.IN19
x[3] => Add1.IN34
x[4] => Equal0.IN36
x[4] => Add0.IN64
x[4] => Equal3.IN18
x[4] => Add1.IN33
x[5] => Equal0.IN35
x[5] => Add0.IN63
x[5] => Equal3.IN17
x[5] => Add1.IN32
x[6] => Equal0.IN34
x[6] => Add0.IN62
x[6] => Equal3.IN16
x[6] => Add1.IN31
x[7] => Equal0.IN33
x[7] => Add0.IN61
x[7] => Equal3.IN15
x[7] => Add1.IN30
x[8] => Equal0.IN32
x[8] => Add0.IN60
x[8] => Equal3.IN14
x[8] => Add1.IN29
x[9] => Equal0.IN31
x[9] => Add0.IN59
x[9] => Equal3.IN13
x[9] => Add1.IN28
x[10] => Equal0.IN30
x[10] => Add0.IN58
x[10] => Equal3.IN12
x[10] => Add1.IN27
x[11] => Equal0.IN29
x[11] => Add0.IN57
x[11] => Equal3.IN11
x[11] => Add1.IN26
x[12] => Equal0.IN28
x[12] => Add0.IN56
x[12] => Equal3.IN10
x[12] => Add1.IN25
x[13] => Equal0.IN27
x[13] => Add0.IN55
x[13] => Equal3.IN9
x[13] => Add1.IN24
x[14] => Equal0.IN26
x[14] => Add0.IN54
x[14] => Equal3.IN8
x[14] => Add1.IN23
x[15] => Equal0.IN25
x[15] => Add0.IN53
x[15] => Equal3.IN7
x[15] => Add1.IN22
x[16] => Equal0.IN24
x[16] => Add0.IN52
x[16] => Equal3.IN6
x[16] => Add1.IN21
x[17] => Equal0.IN23
x[17] => Add0.IN51
x[17] => Equal3.IN5
x[17] => Add1.IN20
x[18] => Equal0.IN22
x[18] => Add0.IN50
x[18] => Equal3.IN4
x[18] => Add1.IN19
x[19] => Equal0.IN21
x[19] => Add0.IN49
x[19] => Equal3.IN3
x[19] => Add1.IN18
x[20] => Equal0.IN20
x[20] => Add0.IN48
x[20] => Equal3.IN2
x[20] => Add1.IN17
x[21] => Equal0.IN19
x[21] => Add0.IN47
x[21] => Equal3.IN1
x[21] => Add1.IN16
x[22] => Equal0.IN18
x[22] => Add0.IN46
x[22] => Equal3.IN0
x[22] => Add1.IN15
x[23] => Equal0.IN7
x[23] => Add0.IN45
x[23] => Equal4.IN7
x[23] => Add1.IN14
x[23] => Equal8.IN7
x[24] => Equal0.IN6
x[24] => Add0.IN44
x[24] => Equal4.IN6
x[24] => Add1.IN13
x[24] => Equal8.IN6
x[25] => Equal0.IN5
x[25] => Add0.IN43
x[25] => Equal4.IN5
x[25] => Add1.IN12
x[25] => Equal8.IN5
x[26] => Equal0.IN4
x[26] => Add0.IN42
x[26] => Equal4.IN4
x[26] => Add1.IN11
x[26] => Equal8.IN4
x[27] => Equal0.IN3
x[27] => Add0.IN41
x[27] => Equal4.IN3
x[27] => Add1.IN10
x[27] => Equal8.IN3
x[28] => Equal0.IN2
x[28] => Add0.IN40
x[28] => Equal4.IN2
x[28] => Add1.IN9
x[28] => Equal8.IN2
x[29] => Equal0.IN1
x[29] => Add0.IN39
x[29] => Equal4.IN1
x[29] => Add1.IN8
x[29] => Equal8.IN1
x[30] => Equal0.IN0
x[30] => Add0.IN38
x[30] => Equal4.IN0
x[30] => Add1.IN7
x[30] => Equal8.IN0
x[31] => Equal0.IN8
x[31] => xorSigns_uid58_fpCompareFusedTest_q[0].IN0
x[31] => Equal5.IN0
x[31] => expFracCompMux_uid80_fpCompareFusedTest_q[0].OUTPUTSELECT
x[31] => expFracCompMuxGE_uid77_fpCompareFusedTest_q[0].OUTPUTSELECT
x[31] => expFracCompMuxLE_uid69_fpCompareFusedTest_q[0].OUTPUTSELECT
x[31] => expFracCompMuxLT_uid61_fpCompareFusedTest_q[0].OUTPUTSELECT
x[31] => Equal6.IN1
y[0] => Equal0.IN63
y[0] => Add1.IN68
y[0] => Equal1.IN22
y[0] => Add0.IN37
y[1] => Equal0.IN62
y[1] => Add1.IN67
y[1] => Equal1.IN21
y[1] => Add0.IN36
y[2] => Equal0.IN61
y[2] => Add1.IN66
y[2] => Equal1.IN20
y[2] => Add0.IN35
y[3] => Equal0.IN60
y[3] => Add1.IN65
y[3] => Equal1.IN19
y[3] => Add0.IN34
y[4] => Equal0.IN59
y[4] => Add1.IN64
y[4] => Equal1.IN18
y[4] => Add0.IN33
y[5] => Equal0.IN58
y[5] => Add1.IN63
y[5] => Equal1.IN17
y[5] => Add0.IN32
y[6] => Equal0.IN57
y[6] => Add1.IN62
y[6] => Equal1.IN16
y[6] => Add0.IN31
y[7] => Equal0.IN56
y[7] => Add1.IN61
y[7] => Equal1.IN15
y[7] => Add0.IN30
y[8] => Equal0.IN55
y[8] => Add1.IN60
y[8] => Equal1.IN14
y[8] => Add0.IN29
y[9] => Equal0.IN54
y[9] => Add1.IN59
y[9] => Equal1.IN13
y[9] => Add0.IN28
y[10] => Equal0.IN53
y[10] => Add1.IN58
y[10] => Equal1.IN12
y[10] => Add0.IN27
y[11] => Equal0.IN52
y[11] => Add1.IN57
y[11] => Equal1.IN11
y[11] => Add0.IN26
y[12] => Equal0.IN51
y[12] => Add1.IN56
y[12] => Equal1.IN10
y[12] => Add0.IN25
y[13] => Equal0.IN50
y[13] => Add1.IN55
y[13] => Equal1.IN9
y[13] => Add0.IN24
y[14] => Equal0.IN49
y[14] => Add1.IN54
y[14] => Equal1.IN8
y[14] => Add0.IN23
y[15] => Equal0.IN48
y[15] => Add1.IN53
y[15] => Equal1.IN7
y[15] => Add0.IN22
y[16] => Equal0.IN47
y[16] => Add1.IN52
y[16] => Equal1.IN6
y[16] => Add0.IN21
y[17] => Equal0.IN46
y[17] => Add1.IN51
y[17] => Equal1.IN5
y[17] => Add0.IN20
y[18] => Equal0.IN45
y[18] => Add1.IN50
y[18] => Equal1.IN4
y[18] => Add0.IN19
y[19] => Equal0.IN44
y[19] => Add1.IN49
y[19] => Equal1.IN3
y[19] => Add0.IN18
y[20] => Equal0.IN43
y[20] => Add1.IN48
y[20] => Equal1.IN2
y[20] => Add0.IN17
y[21] => Equal0.IN42
y[21] => Add1.IN47
y[21] => Equal1.IN1
y[21] => Add0.IN16
y[22] => Equal0.IN41
y[22] => Add1.IN46
y[22] => Equal1.IN0
y[22] => Add0.IN15
y[23] => Equal0.IN16
y[23] => Add1.IN45
y[23] => Equal2.IN7
y[23] => Add0.IN14
y[23] => Equal7.IN7
y[24] => Equal0.IN15
y[24] => Add1.IN44
y[24] => Equal2.IN6
y[24] => Add0.IN13
y[24] => Equal7.IN6
y[25] => Equal0.IN14
y[25] => Add1.IN43
y[25] => Equal2.IN5
y[25] => Add0.IN12
y[25] => Equal7.IN5
y[26] => Equal0.IN13
y[26] => Add1.IN42
y[26] => Equal2.IN4
y[26] => Add0.IN11
y[26] => Equal7.IN4
y[27] => Equal0.IN12
y[27] => Add1.IN41
y[27] => Equal2.IN3
y[27] => Add0.IN10
y[27] => Equal7.IN3
y[28] => Equal0.IN11
y[28] => Add1.IN40
y[28] => Equal2.IN2
y[28] => Add0.IN9
y[28] => Equal7.IN2
y[29] => Equal0.IN10
y[29] => Add1.IN39
y[29] => Equal2.IN1
y[29] => Add0.IN8
y[29] => Equal7.IN1
y[30] => Equal0.IN9
y[30] => Add1.IN38
y[30] => Equal2.IN0
y[30] => Add0.IN7
y[30] => Equal7.IN0
y[31] => Equal0.IN17
y[31] => xorSigns_uid58_fpCompareFusedTest_q[0].IN1
y[31] => Equal5.IN1
y[31] => Equal6.IN0
opSel[0] => Mux0.IN10
opSel[1] => Mux0.IN9
opSel[2] => Mux0.IN8
r[0] <= r_uid90_fpCompareFusedTest_q.DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi
clk => fpoint2_multi_datapath:datapath.clk
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => busy.CLK
clk_en => fpoint2_multi_datapath:datapath.clk_en
clk_en => counter[0].ENA
clk_en => counter[3].ENA
clk_en => counter[2].ENA
clk_en => counter[1].ENA
reset => fpoint2_multi_datapath:datapath.reset
reset => counter[0].PRESET
reset => counter[1].PRESET
reset => counter[2].PRESET
reset => counter[3].PRESET
reset => busy.ACLR
reset_req => fpoint2_multi_datapath:datapath.reset_req
dataa[0] => fpoint2_multi_datapath:datapath.dataa[0]
dataa[1] => fpoint2_multi_datapath:datapath.dataa[1]
dataa[2] => fpoint2_multi_datapath:datapath.dataa[2]
dataa[3] => fpoint2_multi_datapath:datapath.dataa[3]
dataa[4] => fpoint2_multi_datapath:datapath.dataa[4]
dataa[5] => fpoint2_multi_datapath:datapath.dataa[5]
dataa[6] => fpoint2_multi_datapath:datapath.dataa[6]
dataa[7] => fpoint2_multi_datapath:datapath.dataa[7]
dataa[8] => fpoint2_multi_datapath:datapath.dataa[8]
dataa[9] => fpoint2_multi_datapath:datapath.dataa[9]
dataa[10] => fpoint2_multi_datapath:datapath.dataa[10]
dataa[11] => fpoint2_multi_datapath:datapath.dataa[11]
dataa[12] => fpoint2_multi_datapath:datapath.dataa[12]
dataa[13] => fpoint2_multi_datapath:datapath.dataa[13]
dataa[14] => fpoint2_multi_datapath:datapath.dataa[14]
dataa[15] => fpoint2_multi_datapath:datapath.dataa[15]
dataa[16] => fpoint2_multi_datapath:datapath.dataa[16]
dataa[17] => fpoint2_multi_datapath:datapath.dataa[17]
dataa[18] => fpoint2_multi_datapath:datapath.dataa[18]
dataa[19] => fpoint2_multi_datapath:datapath.dataa[19]
dataa[20] => fpoint2_multi_datapath:datapath.dataa[20]
dataa[21] => fpoint2_multi_datapath:datapath.dataa[21]
dataa[22] => fpoint2_multi_datapath:datapath.dataa[22]
dataa[23] => fpoint2_multi_datapath:datapath.dataa[23]
dataa[24] => fpoint2_multi_datapath:datapath.dataa[24]
dataa[25] => fpoint2_multi_datapath:datapath.dataa[25]
dataa[26] => fpoint2_multi_datapath:datapath.dataa[26]
dataa[27] => fpoint2_multi_datapath:datapath.dataa[27]
dataa[28] => fpoint2_multi_datapath:datapath.dataa[28]
dataa[29] => fpoint2_multi_datapath:datapath.dataa[29]
dataa[30] => fpoint2_multi_datapath:datapath.dataa[30]
dataa[31] => fpoint2_multi_datapath:datapath.dataa[31]
datab[0] => fpoint2_multi_datapath:datapath.datab[0]
datab[1] => fpoint2_multi_datapath:datapath.datab[1]
datab[2] => fpoint2_multi_datapath:datapath.datab[2]
datab[3] => fpoint2_multi_datapath:datapath.datab[3]
datab[4] => fpoint2_multi_datapath:datapath.datab[4]
datab[5] => fpoint2_multi_datapath:datapath.datab[5]
datab[6] => fpoint2_multi_datapath:datapath.datab[6]
datab[7] => fpoint2_multi_datapath:datapath.datab[7]
datab[8] => fpoint2_multi_datapath:datapath.datab[8]
datab[9] => fpoint2_multi_datapath:datapath.datab[9]
datab[10] => fpoint2_multi_datapath:datapath.datab[10]
datab[11] => fpoint2_multi_datapath:datapath.datab[11]
datab[12] => fpoint2_multi_datapath:datapath.datab[12]
datab[13] => fpoint2_multi_datapath:datapath.datab[13]
datab[14] => fpoint2_multi_datapath:datapath.datab[14]
datab[15] => fpoint2_multi_datapath:datapath.datab[15]
datab[16] => fpoint2_multi_datapath:datapath.datab[16]
datab[17] => fpoint2_multi_datapath:datapath.datab[17]
datab[18] => fpoint2_multi_datapath:datapath.datab[18]
datab[19] => fpoint2_multi_datapath:datapath.datab[19]
datab[20] => fpoint2_multi_datapath:datapath.datab[20]
datab[21] => fpoint2_multi_datapath:datapath.datab[21]
datab[22] => fpoint2_multi_datapath:datapath.datab[22]
datab[23] => fpoint2_multi_datapath:datapath.datab[23]
datab[24] => fpoint2_multi_datapath:datapath.datab[24]
datab[25] => fpoint2_multi_datapath:datapath.datab[25]
datab[26] => fpoint2_multi_datapath:datapath.datab[26]
datab[27] => fpoint2_multi_datapath:datapath.datab[27]
datab[28] => fpoint2_multi_datapath:datapath.datab[28]
datab[29] => fpoint2_multi_datapath:datapath.datab[29]
datab[30] => fpoint2_multi_datapath:datapath.datab[30]
datab[31] => fpoint2_multi_datapath:datapath.datab[31]
result[0] <= fpoint2_multi_datapath:datapath.result[0]
result[1] <= fpoint2_multi_datapath:datapath.result[1]
result[2] <= fpoint2_multi_datapath:datapath.result[2]
result[3] <= fpoint2_multi_datapath:datapath.result[3]
result[4] <= fpoint2_multi_datapath:datapath.result[4]
result[5] <= fpoint2_multi_datapath:datapath.result[5]
result[6] <= fpoint2_multi_datapath:datapath.result[6]
result[7] <= fpoint2_multi_datapath:datapath.result[7]
result[8] <= fpoint2_multi_datapath:datapath.result[8]
result[9] <= fpoint2_multi_datapath:datapath.result[9]
result[10] <= fpoint2_multi_datapath:datapath.result[10]
result[11] <= fpoint2_multi_datapath:datapath.result[11]
result[12] <= fpoint2_multi_datapath:datapath.result[12]
result[13] <= fpoint2_multi_datapath:datapath.result[13]
result[14] <= fpoint2_multi_datapath:datapath.result[14]
result[15] <= fpoint2_multi_datapath:datapath.result[15]
result[16] <= fpoint2_multi_datapath:datapath.result[16]
result[17] <= fpoint2_multi_datapath:datapath.result[17]
result[18] <= fpoint2_multi_datapath:datapath.result[18]
result[19] <= fpoint2_multi_datapath:datapath.result[19]
result[20] <= fpoint2_multi_datapath:datapath.result[20]
result[21] <= fpoint2_multi_datapath:datapath.result[21]
result[22] <= fpoint2_multi_datapath:datapath.result[22]
result[23] <= fpoint2_multi_datapath:datapath.result[23]
result[24] <= fpoint2_multi_datapath:datapath.result[24]
result[25] <= fpoint2_multi_datapath:datapath.result[25]
result[26] <= fpoint2_multi_datapath:datapath.result[26]
result[27] <= fpoint2_multi_datapath:datapath.result[27]
result[28] <= fpoint2_multi_datapath:datapath.result[28]
result[29] <= fpoint2_multi_datapath:datapath.result[29]
result[30] <= fpoint2_multi_datapath:datapath.result[30]
result[31] <= fpoint2_multi_datapath:datapath.result[31]
n[0] => Mux0.IN10
n[0] => Mux1.IN5
n[0] => Mux2.IN10
n[0] => Mux3.IN10
n[0] => Equal1.IN5
n[0] => Equal2.IN5
n[0] => fpoint2_multi_datapath:datapath.op[0]
n[1] => Mux0.IN9
n[1] => Mux1.IN4
n[1] => Mux2.IN9
n[1] => Mux3.IN9
n[1] => Equal1.IN4
n[1] => Equal2.IN4
n[1] => fpoint2_multi_datapath:datapath.op[1]
n[2] => Mux0.IN8
n[2] => Mux2.IN8
n[2] => Mux3.IN8
n[2] => Equal1.IN3
n[2] => Equal2.IN3
n[2] => fpoint2_multi_datapath:datapath.op[2]
start => busy.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => done.IN1
start => fpoint2_multi_datapath:datapath.start
done <= done.DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath
clk => FPDiv:ARITH_GEN:div.clk
clk => FPMult:ARITH_GEN:multiply.clk
clk => FPAddSub:ARITH_GEN:addsub.clk
clk => IntToFloat:CON_GEN:int2float.clk
clk => FPSqrt:FPSQRT_GEN:sqrt.clk
clk_en => FPDiv:ARITH_GEN:div.clk_en
reset => FPDiv:ARITH_GEN:div.reset
reset => FPMult:ARITH_GEN:multiply.areset
reset => FPAddSub:ARITH_GEN:addsub.areset
reset => IntToFloat:CON_GEN:int2float.areset
reset => FPSqrt:FPSQRT_GEN:sqrt.areset
reset_req => FPSqrt:FPSQRT_GEN:sqrt.reset_req
start => div_start.IN1
dataa[0] => FPDiv:ARITH_GEN:div.dataa[0]
dataa[0] => FPMult:ARITH_GEN:multiply.x[0]
dataa[0] => FPAddSub:ARITH_GEN:addsub.x[0]
dataa[0] => IntToFloat:CON_GEN:int2float.x[0]
dataa[0] => FloatToInt:CON_GEN:Float2Int.x[0]
dataa[0] => FPSqrt:FPSQRT_GEN:sqrt.x[0]
dataa[1] => FPDiv:ARITH_GEN:div.dataa[1]
dataa[1] => FPMult:ARITH_GEN:multiply.x[1]
dataa[1] => FPAddSub:ARITH_GEN:addsub.x[1]
dataa[1] => IntToFloat:CON_GEN:int2float.x[1]
dataa[1] => FloatToInt:CON_GEN:Float2Int.x[1]
dataa[1] => FPSqrt:FPSQRT_GEN:sqrt.x[1]
dataa[2] => FPDiv:ARITH_GEN:div.dataa[2]
dataa[2] => FPMult:ARITH_GEN:multiply.x[2]
dataa[2] => FPAddSub:ARITH_GEN:addsub.x[2]
dataa[2] => IntToFloat:CON_GEN:int2float.x[2]
dataa[2] => FloatToInt:CON_GEN:Float2Int.x[2]
dataa[2] => FPSqrt:FPSQRT_GEN:sqrt.x[2]
dataa[3] => FPDiv:ARITH_GEN:div.dataa[3]
dataa[3] => FPMult:ARITH_GEN:multiply.x[3]
dataa[3] => FPAddSub:ARITH_GEN:addsub.x[3]
dataa[3] => IntToFloat:CON_GEN:int2float.x[3]
dataa[3] => FloatToInt:CON_GEN:Float2Int.x[3]
dataa[3] => FPSqrt:FPSQRT_GEN:sqrt.x[3]
dataa[4] => FPDiv:ARITH_GEN:div.dataa[4]
dataa[4] => FPMult:ARITH_GEN:multiply.x[4]
dataa[4] => FPAddSub:ARITH_GEN:addsub.x[4]
dataa[4] => IntToFloat:CON_GEN:int2float.x[4]
dataa[4] => FloatToInt:CON_GEN:Float2Int.x[4]
dataa[4] => FPSqrt:FPSQRT_GEN:sqrt.x[4]
dataa[5] => FPDiv:ARITH_GEN:div.dataa[5]
dataa[5] => FPMult:ARITH_GEN:multiply.x[5]
dataa[5] => FPAddSub:ARITH_GEN:addsub.x[5]
dataa[5] => IntToFloat:CON_GEN:int2float.x[5]
dataa[5] => FloatToInt:CON_GEN:Float2Int.x[5]
dataa[5] => FPSqrt:FPSQRT_GEN:sqrt.x[5]
dataa[6] => FPDiv:ARITH_GEN:div.dataa[6]
dataa[6] => FPMult:ARITH_GEN:multiply.x[6]
dataa[6] => FPAddSub:ARITH_GEN:addsub.x[6]
dataa[6] => IntToFloat:CON_GEN:int2float.x[6]
dataa[6] => FloatToInt:CON_GEN:Float2Int.x[6]
dataa[6] => FPSqrt:FPSQRT_GEN:sqrt.x[6]
dataa[7] => FPDiv:ARITH_GEN:div.dataa[7]
dataa[7] => FPMult:ARITH_GEN:multiply.x[7]
dataa[7] => FPAddSub:ARITH_GEN:addsub.x[7]
dataa[7] => IntToFloat:CON_GEN:int2float.x[7]
dataa[7] => FloatToInt:CON_GEN:Float2Int.x[7]
dataa[7] => FPSqrt:FPSQRT_GEN:sqrt.x[7]
dataa[8] => FPDiv:ARITH_GEN:div.dataa[8]
dataa[8] => FPMult:ARITH_GEN:multiply.x[8]
dataa[8] => FPAddSub:ARITH_GEN:addsub.x[8]
dataa[8] => IntToFloat:CON_GEN:int2float.x[8]
dataa[8] => FloatToInt:CON_GEN:Float2Int.x[8]
dataa[8] => FPSqrt:FPSQRT_GEN:sqrt.x[8]
dataa[9] => FPDiv:ARITH_GEN:div.dataa[9]
dataa[9] => FPMult:ARITH_GEN:multiply.x[9]
dataa[9] => FPAddSub:ARITH_GEN:addsub.x[9]
dataa[9] => IntToFloat:CON_GEN:int2float.x[9]
dataa[9] => FloatToInt:CON_GEN:Float2Int.x[9]
dataa[9] => FPSqrt:FPSQRT_GEN:sqrt.x[9]
dataa[10] => FPDiv:ARITH_GEN:div.dataa[10]
dataa[10] => FPMult:ARITH_GEN:multiply.x[10]
dataa[10] => FPAddSub:ARITH_GEN:addsub.x[10]
dataa[10] => IntToFloat:CON_GEN:int2float.x[10]
dataa[10] => FloatToInt:CON_GEN:Float2Int.x[10]
dataa[10] => FPSqrt:FPSQRT_GEN:sqrt.x[10]
dataa[11] => FPDiv:ARITH_GEN:div.dataa[11]
dataa[11] => FPMult:ARITH_GEN:multiply.x[11]
dataa[11] => FPAddSub:ARITH_GEN:addsub.x[11]
dataa[11] => IntToFloat:CON_GEN:int2float.x[11]
dataa[11] => FloatToInt:CON_GEN:Float2Int.x[11]
dataa[11] => FPSqrt:FPSQRT_GEN:sqrt.x[11]
dataa[12] => FPDiv:ARITH_GEN:div.dataa[12]
dataa[12] => FPMult:ARITH_GEN:multiply.x[12]
dataa[12] => FPAddSub:ARITH_GEN:addsub.x[12]
dataa[12] => IntToFloat:CON_GEN:int2float.x[12]
dataa[12] => FloatToInt:CON_GEN:Float2Int.x[12]
dataa[12] => FPSqrt:FPSQRT_GEN:sqrt.x[12]
dataa[13] => FPDiv:ARITH_GEN:div.dataa[13]
dataa[13] => FPMult:ARITH_GEN:multiply.x[13]
dataa[13] => FPAddSub:ARITH_GEN:addsub.x[13]
dataa[13] => IntToFloat:CON_GEN:int2float.x[13]
dataa[13] => FloatToInt:CON_GEN:Float2Int.x[13]
dataa[13] => FPSqrt:FPSQRT_GEN:sqrt.x[13]
dataa[14] => FPDiv:ARITH_GEN:div.dataa[14]
dataa[14] => FPMult:ARITH_GEN:multiply.x[14]
dataa[14] => FPAddSub:ARITH_GEN:addsub.x[14]
dataa[14] => IntToFloat:CON_GEN:int2float.x[14]
dataa[14] => FloatToInt:CON_GEN:Float2Int.x[14]
dataa[14] => FPSqrt:FPSQRT_GEN:sqrt.x[14]
dataa[15] => FPDiv:ARITH_GEN:div.dataa[15]
dataa[15] => FPMult:ARITH_GEN:multiply.x[15]
dataa[15] => FPAddSub:ARITH_GEN:addsub.x[15]
dataa[15] => IntToFloat:CON_GEN:int2float.x[15]
dataa[15] => FloatToInt:CON_GEN:Float2Int.x[15]
dataa[15] => FPSqrt:FPSQRT_GEN:sqrt.x[15]
dataa[16] => FPDiv:ARITH_GEN:div.dataa[16]
dataa[16] => FPMult:ARITH_GEN:multiply.x[16]
dataa[16] => FPAddSub:ARITH_GEN:addsub.x[16]
dataa[16] => IntToFloat:CON_GEN:int2float.x[16]
dataa[16] => FloatToInt:CON_GEN:Float2Int.x[16]
dataa[16] => FPSqrt:FPSQRT_GEN:sqrt.x[16]
dataa[17] => FPDiv:ARITH_GEN:div.dataa[17]
dataa[17] => FPMult:ARITH_GEN:multiply.x[17]
dataa[17] => FPAddSub:ARITH_GEN:addsub.x[17]
dataa[17] => IntToFloat:CON_GEN:int2float.x[17]
dataa[17] => FloatToInt:CON_GEN:Float2Int.x[17]
dataa[17] => FPSqrt:FPSQRT_GEN:sqrt.x[17]
dataa[18] => FPDiv:ARITH_GEN:div.dataa[18]
dataa[18] => FPMult:ARITH_GEN:multiply.x[18]
dataa[18] => FPAddSub:ARITH_GEN:addsub.x[18]
dataa[18] => IntToFloat:CON_GEN:int2float.x[18]
dataa[18] => FloatToInt:CON_GEN:Float2Int.x[18]
dataa[18] => FPSqrt:FPSQRT_GEN:sqrt.x[18]
dataa[19] => FPDiv:ARITH_GEN:div.dataa[19]
dataa[19] => FPMult:ARITH_GEN:multiply.x[19]
dataa[19] => FPAddSub:ARITH_GEN:addsub.x[19]
dataa[19] => IntToFloat:CON_GEN:int2float.x[19]
dataa[19] => FloatToInt:CON_GEN:Float2Int.x[19]
dataa[19] => FPSqrt:FPSQRT_GEN:sqrt.x[19]
dataa[20] => FPDiv:ARITH_GEN:div.dataa[20]
dataa[20] => FPMult:ARITH_GEN:multiply.x[20]
dataa[20] => FPAddSub:ARITH_GEN:addsub.x[20]
dataa[20] => IntToFloat:CON_GEN:int2float.x[20]
dataa[20] => FloatToInt:CON_GEN:Float2Int.x[20]
dataa[20] => FPSqrt:FPSQRT_GEN:sqrt.x[20]
dataa[21] => FPDiv:ARITH_GEN:div.dataa[21]
dataa[21] => FPMult:ARITH_GEN:multiply.x[21]
dataa[21] => FPAddSub:ARITH_GEN:addsub.x[21]
dataa[21] => IntToFloat:CON_GEN:int2float.x[21]
dataa[21] => FloatToInt:CON_GEN:Float2Int.x[21]
dataa[21] => FPSqrt:FPSQRT_GEN:sqrt.x[21]
dataa[22] => FPDiv:ARITH_GEN:div.dataa[22]
dataa[22] => FPMult:ARITH_GEN:multiply.x[22]
dataa[22] => FPAddSub:ARITH_GEN:addsub.x[22]
dataa[22] => IntToFloat:CON_GEN:int2float.x[22]
dataa[22] => FloatToInt:CON_GEN:Float2Int.x[22]
dataa[22] => FPSqrt:FPSQRT_GEN:sqrt.x[22]
dataa[23] => FPDiv:ARITH_GEN:div.dataa[23]
dataa[23] => FPMult:ARITH_GEN:multiply.x[23]
dataa[23] => FPAddSub:ARITH_GEN:addsub.x[23]
dataa[23] => IntToFloat:CON_GEN:int2float.x[23]
dataa[23] => FloatToInt:CON_GEN:Float2Int.x[23]
dataa[23] => FPSqrt:FPSQRT_GEN:sqrt.x[23]
dataa[24] => FPDiv:ARITH_GEN:div.dataa[24]
dataa[24] => FPMult:ARITH_GEN:multiply.x[24]
dataa[24] => FPAddSub:ARITH_GEN:addsub.x[24]
dataa[24] => IntToFloat:CON_GEN:int2float.x[24]
dataa[24] => FloatToInt:CON_GEN:Float2Int.x[24]
dataa[24] => FPSqrt:FPSQRT_GEN:sqrt.x[24]
dataa[25] => FPDiv:ARITH_GEN:div.dataa[25]
dataa[25] => FPMult:ARITH_GEN:multiply.x[25]
dataa[25] => FPAddSub:ARITH_GEN:addsub.x[25]
dataa[25] => IntToFloat:CON_GEN:int2float.x[25]
dataa[25] => FloatToInt:CON_GEN:Float2Int.x[25]
dataa[25] => FPSqrt:FPSQRT_GEN:sqrt.x[25]
dataa[26] => FPDiv:ARITH_GEN:div.dataa[26]
dataa[26] => FPMult:ARITH_GEN:multiply.x[26]
dataa[26] => FPAddSub:ARITH_GEN:addsub.x[26]
dataa[26] => IntToFloat:CON_GEN:int2float.x[26]
dataa[26] => FloatToInt:CON_GEN:Float2Int.x[26]
dataa[26] => FPSqrt:FPSQRT_GEN:sqrt.x[26]
dataa[27] => FPDiv:ARITH_GEN:div.dataa[27]
dataa[27] => FPMult:ARITH_GEN:multiply.x[27]
dataa[27] => FPAddSub:ARITH_GEN:addsub.x[27]
dataa[27] => IntToFloat:CON_GEN:int2float.x[27]
dataa[27] => FloatToInt:CON_GEN:Float2Int.x[27]
dataa[27] => FPSqrt:FPSQRT_GEN:sqrt.x[27]
dataa[28] => FPDiv:ARITH_GEN:div.dataa[28]
dataa[28] => FPMult:ARITH_GEN:multiply.x[28]
dataa[28] => FPAddSub:ARITH_GEN:addsub.x[28]
dataa[28] => IntToFloat:CON_GEN:int2float.x[28]
dataa[28] => FloatToInt:CON_GEN:Float2Int.x[28]
dataa[28] => FPSqrt:FPSQRT_GEN:sqrt.x[28]
dataa[29] => FPDiv:ARITH_GEN:div.dataa[29]
dataa[29] => FPMult:ARITH_GEN:multiply.x[29]
dataa[29] => FPAddSub:ARITH_GEN:addsub.x[29]
dataa[29] => IntToFloat:CON_GEN:int2float.x[29]
dataa[29] => FloatToInt:CON_GEN:Float2Int.x[29]
dataa[29] => FPSqrt:FPSQRT_GEN:sqrt.x[29]
dataa[30] => FPDiv:ARITH_GEN:div.dataa[30]
dataa[30] => FPMult:ARITH_GEN:multiply.x[30]
dataa[30] => FPAddSub:ARITH_GEN:addsub.x[30]
dataa[30] => IntToFloat:CON_GEN:int2float.x[30]
dataa[30] => FloatToInt:CON_GEN:Float2Int.x[30]
dataa[30] => FPSqrt:FPSQRT_GEN:sqrt.x[30]
dataa[31] => FPDiv:ARITH_GEN:div.dataa[31]
dataa[31] => FPMult:ARITH_GEN:multiply.x[31]
dataa[31] => FPAddSub:ARITH_GEN:addsub.x[31]
dataa[31] => IntToFloat:CON_GEN:int2float.x[31]
dataa[31] => FloatToInt:CON_GEN:Float2Int.x[31]
dataa[31] => FPSqrt:FPSQRT_GEN:sqrt.x[31]
datab[0] => FPDiv:ARITH_GEN:div.datab[0]
datab[0] => FPMult:ARITH_GEN:multiply.y[0]
datab[0] => FPAddSub:ARITH_GEN:addsub.y[0]
datab[1] => FPDiv:ARITH_GEN:div.datab[1]
datab[1] => FPMult:ARITH_GEN:multiply.y[1]
datab[1] => FPAddSub:ARITH_GEN:addsub.y[1]
datab[2] => FPDiv:ARITH_GEN:div.datab[2]
datab[2] => FPMult:ARITH_GEN:multiply.y[2]
datab[2] => FPAddSub:ARITH_GEN:addsub.y[2]
datab[3] => FPDiv:ARITH_GEN:div.datab[3]
datab[3] => FPMult:ARITH_GEN:multiply.y[3]
datab[3] => FPAddSub:ARITH_GEN:addsub.y[3]
datab[4] => FPDiv:ARITH_GEN:div.datab[4]
datab[4] => FPMult:ARITH_GEN:multiply.y[4]
datab[4] => FPAddSub:ARITH_GEN:addsub.y[4]
datab[5] => FPDiv:ARITH_GEN:div.datab[5]
datab[5] => FPMult:ARITH_GEN:multiply.y[5]
datab[5] => FPAddSub:ARITH_GEN:addsub.y[5]
datab[6] => FPDiv:ARITH_GEN:div.datab[6]
datab[6] => FPMult:ARITH_GEN:multiply.y[6]
datab[6] => FPAddSub:ARITH_GEN:addsub.y[6]
datab[7] => FPDiv:ARITH_GEN:div.datab[7]
datab[7] => FPMult:ARITH_GEN:multiply.y[7]
datab[7] => FPAddSub:ARITH_GEN:addsub.y[7]
datab[8] => FPDiv:ARITH_GEN:div.datab[8]
datab[8] => FPMult:ARITH_GEN:multiply.y[8]
datab[8] => FPAddSub:ARITH_GEN:addsub.y[8]
datab[9] => FPDiv:ARITH_GEN:div.datab[9]
datab[9] => FPMult:ARITH_GEN:multiply.y[9]
datab[9] => FPAddSub:ARITH_GEN:addsub.y[9]
datab[10] => FPDiv:ARITH_GEN:div.datab[10]
datab[10] => FPMult:ARITH_GEN:multiply.y[10]
datab[10] => FPAddSub:ARITH_GEN:addsub.y[10]
datab[11] => FPDiv:ARITH_GEN:div.datab[11]
datab[11] => FPMult:ARITH_GEN:multiply.y[11]
datab[11] => FPAddSub:ARITH_GEN:addsub.y[11]
datab[12] => FPDiv:ARITH_GEN:div.datab[12]
datab[12] => FPMult:ARITH_GEN:multiply.y[12]
datab[12] => FPAddSub:ARITH_GEN:addsub.y[12]
datab[13] => FPDiv:ARITH_GEN:div.datab[13]
datab[13] => FPMult:ARITH_GEN:multiply.y[13]
datab[13] => FPAddSub:ARITH_GEN:addsub.y[13]
datab[14] => FPDiv:ARITH_GEN:div.datab[14]
datab[14] => FPMult:ARITH_GEN:multiply.y[14]
datab[14] => FPAddSub:ARITH_GEN:addsub.y[14]
datab[15] => FPDiv:ARITH_GEN:div.datab[15]
datab[15] => FPMult:ARITH_GEN:multiply.y[15]
datab[15] => FPAddSub:ARITH_GEN:addsub.y[15]
datab[16] => FPDiv:ARITH_GEN:div.datab[16]
datab[16] => FPMult:ARITH_GEN:multiply.y[16]
datab[16] => FPAddSub:ARITH_GEN:addsub.y[16]
datab[17] => FPDiv:ARITH_GEN:div.datab[17]
datab[17] => FPMult:ARITH_GEN:multiply.y[17]
datab[17] => FPAddSub:ARITH_GEN:addsub.y[17]
datab[18] => FPDiv:ARITH_GEN:div.datab[18]
datab[18] => FPMult:ARITH_GEN:multiply.y[18]
datab[18] => FPAddSub:ARITH_GEN:addsub.y[18]
datab[19] => FPDiv:ARITH_GEN:div.datab[19]
datab[19] => FPMult:ARITH_GEN:multiply.y[19]
datab[19] => FPAddSub:ARITH_GEN:addsub.y[19]
datab[20] => FPDiv:ARITH_GEN:div.datab[20]
datab[20] => FPMult:ARITH_GEN:multiply.y[20]
datab[20] => FPAddSub:ARITH_GEN:addsub.y[20]
datab[21] => FPDiv:ARITH_GEN:div.datab[21]
datab[21] => FPMult:ARITH_GEN:multiply.y[21]
datab[21] => FPAddSub:ARITH_GEN:addsub.y[21]
datab[22] => FPDiv:ARITH_GEN:div.datab[22]
datab[22] => FPMult:ARITH_GEN:multiply.y[22]
datab[22] => FPAddSub:ARITH_GEN:addsub.y[22]
datab[23] => FPDiv:ARITH_GEN:div.datab[23]
datab[23] => FPMult:ARITH_GEN:multiply.y[23]
datab[23] => FPAddSub:ARITH_GEN:addsub.y[23]
datab[24] => FPDiv:ARITH_GEN:div.datab[24]
datab[24] => FPMult:ARITH_GEN:multiply.y[24]
datab[24] => FPAddSub:ARITH_GEN:addsub.y[24]
datab[25] => FPDiv:ARITH_GEN:div.datab[25]
datab[25] => FPMult:ARITH_GEN:multiply.y[25]
datab[25] => FPAddSub:ARITH_GEN:addsub.y[25]
datab[26] => FPDiv:ARITH_GEN:div.datab[26]
datab[26] => FPMult:ARITH_GEN:multiply.y[26]
datab[26] => FPAddSub:ARITH_GEN:addsub.y[26]
datab[27] => FPDiv:ARITH_GEN:div.datab[27]
datab[27] => FPMult:ARITH_GEN:multiply.y[27]
datab[27] => FPAddSub:ARITH_GEN:addsub.y[27]
datab[28] => FPDiv:ARITH_GEN:div.datab[28]
datab[28] => FPMult:ARITH_GEN:multiply.y[28]
datab[28] => FPAddSub:ARITH_GEN:addsub.y[28]
datab[29] => FPDiv:ARITH_GEN:div.datab[29]
datab[29] => FPMult:ARITH_GEN:multiply.y[29]
datab[29] => FPAddSub:ARITH_GEN:addsub.y[29]
datab[30] => FPDiv:ARITH_GEN:div.datab[30]
datab[30] => FPMult:ARITH_GEN:multiply.y[30]
datab[30] => FPAddSub:ARITH_GEN:addsub.y[30]
datab[31] => FPDiv:ARITH_GEN:div.datab[31]
datab[31] => FPMult:ARITH_GEN:multiply.y[31]
datab[31] => FPAddSub:ARITH_GEN:addsub.y[31]
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
op[0] => Mux0.IN2
op[0] => Mux1.IN2
op[0] => Mux2.IN2
op[0] => Mux3.IN2
op[0] => Mux4.IN2
op[0] => Mux5.IN2
op[0] => Mux6.IN2
op[0] => Mux7.IN2
op[0] => Mux8.IN2
op[0] => Mux9.IN2
op[0] => Mux10.IN2
op[0] => Mux11.IN2
op[0] => Mux12.IN2
op[0] => Mux13.IN2
op[0] => Mux14.IN2
op[0] => Mux15.IN2
op[0] => Mux16.IN2
op[0] => Mux17.IN2
op[0] => Mux18.IN2
op[0] => Mux19.IN2
op[0] => Mux20.IN2
op[0] => Mux21.IN2
op[0] => Mux22.IN2
op[0] => Mux23.IN2
op[0] => Mux24.IN2
op[0] => Mux25.IN2
op[0] => Mux26.IN2
op[0] => Mux27.IN2
op[0] => Mux28.IN2
op[0] => Mux29.IN2
op[0] => Mux30.IN2
op[0] => Mux31.IN2
op[0] => FPAddSub:ARITH_GEN:addsub.opSel[0]
op[0] => Equal0.IN2
op[0] => FloatToInt:CON_GEN:Float2Int.opSel[0]
op[1] => Mux0.IN1
op[1] => Mux1.IN1
op[1] => Mux2.IN1
op[1] => Mux3.IN1
op[1] => Mux4.IN1
op[1] => Mux5.IN1
op[1] => Mux6.IN1
op[1] => Mux7.IN1
op[1] => Mux8.IN1
op[1] => Mux9.IN1
op[1] => Mux10.IN1
op[1] => Mux11.IN1
op[1] => Mux12.IN1
op[1] => Mux13.IN1
op[1] => Mux14.IN1
op[1] => Mux15.IN1
op[1] => Mux16.IN1
op[1] => Mux17.IN1
op[1] => Mux18.IN1
op[1] => Mux19.IN1
op[1] => Mux20.IN1
op[1] => Mux21.IN1
op[1] => Mux22.IN1
op[1] => Mux23.IN1
op[1] => Mux24.IN1
op[1] => Mux25.IN1
op[1] => Mux26.IN1
op[1] => Mux27.IN1
op[1] => Mux28.IN1
op[1] => Mux29.IN1
op[1] => Mux30.IN1
op[1] => Mux31.IN1
op[1] => Equal0.IN1
op[2] => Mux0.IN0
op[2] => Mux1.IN0
op[2] => Mux2.IN0
op[2] => Mux3.IN0
op[2] => Mux4.IN0
op[2] => Mux5.IN0
op[2] => Mux6.IN0
op[2] => Mux7.IN0
op[2] => Mux8.IN0
op[2] => Mux9.IN0
op[2] => Mux10.IN0
op[2] => Mux11.IN0
op[2] => Mux12.IN0
op[2] => Mux13.IN0
op[2] => Mux14.IN0
op[2] => Mux15.IN0
op[2] => Mux16.IN0
op[2] => Mux17.IN0
op[2] => Mux18.IN0
op[2] => Mux19.IN0
op[2] => Mux20.IN0
op[2] => Mux21.IN0
op[2] => Mux22.IN0
op[2] => Mux23.IN0
op[2] => Mux24.IN0
op[2] => Mux25.IN0
op[2] => Mux26.IN0
op[2] => Mux27.IN0
op[2] => Mux28.IN0
op[2] => Mux29.IN0
op[2] => Mux30.IN0
op[2] => Mux31.IN0
op[2] => Equal0.IN0


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div
clk => quot_unbiased_exp[0].CLK
clk => quot_unbiased_exp[1].CLK
clk => quot_unbiased_exp[2].CLK
clk => quot_unbiased_exp[3].CLK
clk => quot_unbiased_exp[4].CLK
clk => quot_unbiased_exp[5].CLK
clk => quot_unbiased_exp[6].CLK
clk => quot_unbiased_exp[7].CLK
clk => quot_unbiased_exp[8].CLK
clk => div_cnt[0].CLK
clk => div_cnt[1].CLK
clk => div_cnt[2].CLK
clk => div_cnt[3].CLK
clk => div_step_en.CLK
clk => normalize.CLK
clk => quot_man[0].CLK
clk => quot_man[1].CLK
clk => quot_man[2].CLK
clk => quot_man[3].CLK
clk => quot_man[4].CLK
clk => quot_man[5].CLK
clk => quot_man[6].CLK
clk => quot_man[7].CLK
clk => quot_man[8].CLK
clk => quot_man[9].CLK
clk => quot_man[10].CLK
clk => quot_man[11].CLK
clk => quot_man[12].CLK
clk => quot_man[13].CLK
clk => quot_man[14].CLK
clk => quot_man[15].CLK
clk => quot_man[16].CLK
clk => quot_man[17].CLK
clk => quot_man[18].CLK
clk => quot_man[19].CLK
clk => quot_man[20].CLK
clk => quot_man[21].CLK
clk => quot_man[22].CLK
clk => quot_man[23].CLK
clk => quot_man[24].CLK
clk => quot_exp[0].CLK
clk => quot_exp[1].CLK
clk => quot_exp[2].CLK
clk => quot_exp[3].CLK
clk => quot_exp[4].CLK
clk => quot_exp[5].CLK
clk => quot_exp[6].CLK
clk => quot_exp[7].CLK
clk => quot_sign.CLK
clk => denom_man_x3[0].CLK
clk => denom_man_x3[1].CLK
clk => denom_man_x3[2].CLK
clk => denom_man_x3[3].CLK
clk => denom_man_x3[4].CLK
clk => denom_man_x3[5].CLK
clk => denom_man_x3[6].CLK
clk => denom_man_x3[7].CLK
clk => denom_man_x3[8].CLK
clk => denom_man_x3[9].CLK
clk => denom_man_x3[10].CLK
clk => denom_man_x3[11].CLK
clk => denom_man_x3[12].CLK
clk => denom_man_x3[13].CLK
clk => denom_man_x3[14].CLK
clk => denom_man_x3[15].CLK
clk => denom_man_x3[16].CLK
clk => denom_man_x3[17].CLK
clk => denom_man_x3[18].CLK
clk => denom_man_x3[19].CLK
clk => denom_man_x3[20].CLK
clk => denom_man_x3[21].CLK
clk => denom_man_x3[22].CLK
clk => denom_man_x3[23].CLK
clk => denom_man_x3[24].CLK
clk => denom_man_x3[25].CLK
clk => denom_man[0].CLK
clk => denom_man[1].CLK
clk => denom_man[2].CLK
clk => denom_man[3].CLK
clk => denom_man[4].CLK
clk => denom_man[5].CLK
clk => denom_man[6].CLK
clk => denom_man[7].CLK
clk => denom_man[8].CLK
clk => denom_man[9].CLK
clk => denom_man[10].CLK
clk => denom_man[11].CLK
clk => denom_man[12].CLK
clk => denom_man[13].CLK
clk => denom_man[14].CLK
clk => denom_man[15].CLK
clk => denom_man[16].CLK
clk => denom_man[17].CLK
clk => denom_man[18].CLK
clk => denom_man[19].CLK
clk => denom_man[20].CLK
clk => denom_man[21].CLK
clk => denom_man[22].CLK
clk => denom_man[23].CLK
clk => pr[0].CLK
clk => pr[1].CLK
clk => pr[2].CLK
clk => pr[3].CLK
clk => pr[4].CLK
clk => pr[5].CLK
clk => pr[6].CLK
clk => pr[7].CLK
clk => pr[8].CLK
clk => pr[9].CLK
clk => pr[10].CLK
clk => pr[11].CLK
clk => pr[12].CLK
clk => pr[13].CLK
clk => pr[14].CLK
clk => pr[15].CLK
clk => pr[16].CLK
clk => pr[17].CLK
clk => pr[18].CLK
clk => pr[19].CLK
clk => pr[20].CLK
clk => pr[21].CLK
clk => pr[22].CLK
clk => pr[23].CLK
clk => pr[24].CLK
clk => pr[25].CLK
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => pr[25].ENA
clk_en => pr[24].ENA
clk_en => pr[23].ENA
clk_en => pr[22].ENA
clk_en => pr[21].ENA
clk_en => pr[20].ENA
clk_en => pr[19].ENA
clk_en => pr[18].ENA
clk_en => pr[17].ENA
clk_en => pr[16].ENA
clk_en => pr[15].ENA
clk_en => pr[14].ENA
clk_en => pr[13].ENA
clk_en => pr[12].ENA
clk_en => pr[11].ENA
clk_en => pr[10].ENA
clk_en => pr[9].ENA
clk_en => pr[8].ENA
clk_en => pr[7].ENA
clk_en => pr[6].ENA
clk_en => pr[5].ENA
clk_en => pr[4].ENA
clk_en => pr[3].ENA
clk_en => pr[2].ENA
clk_en => pr[1].ENA
clk_en => pr[0].ENA
clk_en => denom_man[23].ENA
clk_en => denom_man[22].ENA
clk_en => denom_man[21].ENA
clk_en => denom_man[20].ENA
clk_en => denom_man[19].ENA
clk_en => denom_man[18].ENA
clk_en => denom_man[17].ENA
clk_en => denom_man[16].ENA
clk_en => denom_man[15].ENA
clk_en => denom_man[14].ENA
clk_en => denom_man[13].ENA
clk_en => denom_man[12].ENA
clk_en => denom_man[11].ENA
clk_en => denom_man[10].ENA
clk_en => denom_man[9].ENA
clk_en => denom_man[8].ENA
clk_en => denom_man[7].ENA
clk_en => denom_man[6].ENA
clk_en => denom_man[5].ENA
clk_en => denom_man[4].ENA
clk_en => denom_man[3].ENA
clk_en => denom_man[2].ENA
clk_en => denom_man[1].ENA
clk_en => denom_man[0].ENA
clk_en => denom_man_x3[25].ENA
clk_en => denom_man_x3[24].ENA
clk_en => denom_man_x3[23].ENA
clk_en => denom_man_x3[22].ENA
clk_en => denom_man_x3[21].ENA
clk_en => denom_man_x3[20].ENA
clk_en => denom_man_x3[19].ENA
clk_en => denom_man_x3[18].ENA
clk_en => denom_man_x3[17].ENA
clk_en => denom_man_x3[16].ENA
clk_en => denom_man_x3[15].ENA
clk_en => denom_man_x3[14].ENA
clk_en => denom_man_x3[13].ENA
clk_en => denom_man_x3[12].ENA
clk_en => denom_man_x3[11].ENA
clk_en => denom_man_x3[10].ENA
clk_en => denom_man_x3[9].ENA
clk_en => denom_man_x3[8].ENA
clk_en => denom_man_x3[7].ENA
clk_en => denom_man_x3[6].ENA
clk_en => denom_man_x3[5].ENA
clk_en => denom_man_x3[4].ENA
clk_en => denom_man_x3[3].ENA
clk_en => denom_man_x3[2].ENA
clk_en => denom_man_x3[1].ENA
clk_en => denom_man_x3[0].ENA
clk_en => quot_sign.ENA
clk_en => quot_exp[7].ENA
clk_en => quot_exp[6].ENA
clk_en => quot_exp[5].ENA
clk_en => quot_exp[4].ENA
clk_en => quot_exp[3].ENA
clk_en => quot_exp[2].ENA
clk_en => quot_exp[1].ENA
clk_en => quot_exp[0].ENA
clk_en => quot_man[24].ENA
clk_en => quot_man[23].ENA
clk_en => quot_man[22].ENA
clk_en => quot_man[21].ENA
clk_en => quot_man[20].ENA
clk_en => quot_man[19].ENA
clk_en => quot_man[18].ENA
clk_en => quot_man[17].ENA
clk_en => quot_man[16].ENA
clk_en => quot_man[15].ENA
clk_en => quot_man[14].ENA
clk_en => quot_man[13].ENA
clk_en => quot_man[12].ENA
clk_en => quot_man[11].ENA
clk_en => quot_man[10].ENA
clk_en => quot_man[9].ENA
clk_en => quot_man[8].ENA
clk_en => quot_man[7].ENA
clk_en => quot_man[6].ENA
clk_en => quot_man[5].ENA
clk_en => quot_man[4].ENA
clk_en => quot_man[3].ENA
clk_en => quot_man[2].ENA
clk_en => quot_man[1].ENA
clk_en => quot_man[0].ENA
clk_en => normalize.ENA
clk_en => div_step_en.ENA
clk_en => div_cnt[3].ENA
clk_en => div_cnt[2].ENA
clk_en => div_cnt[1].ENA
clk_en => div_cnt[0].ENA
reset => div_cnt[0].ACLR
reset => div_cnt[1].ACLR
reset => div_cnt[2].ACLR
reset => div_cnt[3].ACLR
reset => div_step_en.ACLR
reset => normalize.ACLR
reset => quot_man[0].ACLR
reset => quot_man[1].ACLR
reset => quot_man[2].ACLR
reset => quot_man[3].ACLR
reset => quot_man[4].ACLR
reset => quot_man[5].ACLR
reset => quot_man[6].ACLR
reset => quot_man[7].ACLR
reset => quot_man[8].ACLR
reset => quot_man[9].ACLR
reset => quot_man[10].ACLR
reset => quot_man[11].ACLR
reset => quot_man[12].ACLR
reset => quot_man[13].ACLR
reset => quot_man[14].ACLR
reset => quot_man[15].ACLR
reset => quot_man[16].ACLR
reset => quot_man[17].ACLR
reset => quot_man[18].ACLR
reset => quot_man[19].ACLR
reset => quot_man[20].ACLR
reset => quot_man[21].ACLR
reset => quot_man[22].ACLR
reset => quot_man[23].ACLR
reset => quot_man[24].ACLR
reset => quot_exp[0].ACLR
reset => quot_exp[1].ACLR
reset => quot_exp[2].ACLR
reset => quot_exp[3].ACLR
reset => quot_exp[4].ACLR
reset => quot_exp[5].ACLR
reset => quot_exp[6].ACLR
reset => quot_exp[7].ACLR
reset => quot_sign.ACLR
reset => denom_man_x3[0].ACLR
reset => denom_man_x3[1].ACLR
reset => denom_man_x3[2].ACLR
reset => denom_man_x3[3].ACLR
reset => denom_man_x3[4].ACLR
reset => denom_man_x3[5].ACLR
reset => denom_man_x3[6].ACLR
reset => denom_man_x3[7].ACLR
reset => denom_man_x3[8].ACLR
reset => denom_man_x3[9].ACLR
reset => denom_man_x3[10].ACLR
reset => denom_man_x3[11].ACLR
reset => denom_man_x3[12].ACLR
reset => denom_man_x3[13].ACLR
reset => denom_man_x3[14].ACLR
reset => denom_man_x3[15].ACLR
reset => denom_man_x3[16].ACLR
reset => denom_man_x3[17].ACLR
reset => denom_man_x3[18].ACLR
reset => denom_man_x3[19].ACLR
reset => denom_man_x3[20].ACLR
reset => denom_man_x3[21].ACLR
reset => denom_man_x3[22].ACLR
reset => denom_man_x3[23].ACLR
reset => denom_man_x3[24].ACLR
reset => denom_man_x3[25].ACLR
reset => denom_man[0].ACLR
reset => denom_man[1].ACLR
reset => denom_man[2].ACLR
reset => denom_man[3].ACLR
reset => denom_man[4].ACLR
reset => denom_man[5].ACLR
reset => denom_man[6].ACLR
reset => denom_man[7].ACLR
reset => denom_man[8].ACLR
reset => denom_man[9].ACLR
reset => denom_man[10].ACLR
reset => denom_man[11].ACLR
reset => denom_man[12].ACLR
reset => denom_man[13].ACLR
reset => denom_man[14].ACLR
reset => denom_man[15].ACLR
reset => denom_man[16].ACLR
reset => denom_man[17].ACLR
reset => denom_man[18].ACLR
reset => denom_man[19].ACLR
reset => denom_man[20].ACLR
reset => denom_man[21].ACLR
reset => denom_man[22].ACLR
reset => denom_man[23].ACLR
reset => pr[0].ACLR
reset => pr[1].ACLR
reset => pr[2].ACLR
reset => pr[3].ACLR
reset => pr[4].ACLR
reset => pr[5].ACLR
reset => pr[6].ACLR
reset => pr[7].ACLR
reset => pr[8].ACLR
reset => pr[9].ACLR
reset => pr[10].ACLR
reset => pr[11].ACLR
reset => pr[12].ACLR
reset => pr[13].ACLR
reset => pr[14].ACLR
reset => pr[15].ACLR
reset => pr[16].ACLR
reset => pr[17].ACLR
reset => pr[18].ACLR
reset => pr[19].ACLR
reset => pr[20].ACLR
reset => pr[21].ACLR
reset => pr[22].ACLR
reset => pr[23].ACLR
reset => pr[24].ACLR
reset => pr[25].ACLR
reset => quot_unbiased_exp[0].ENA
reset => quot_unbiased_exp[8].ENA
reset => quot_unbiased_exp[7].ENA
reset => quot_unbiased_exp[6].ENA
reset => quot_unbiased_exp[5].ENA
reset => quot_unbiased_exp[4].ENA
reset => quot_unbiased_exp[3].ENA
reset => quot_unbiased_exp[2].ENA
reset => quot_unbiased_exp[1].ENA
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => quot_sign.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => normalize.OUTPUTSELECT
start => div_step_en.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
dataa[0] => Equal2.IN45
dataa[0] => LessThan0.IN23
dataa[0] => pr.DATAB
dataa[1] => Equal2.IN44
dataa[1] => LessThan0.IN22
dataa[1] => pr.DATAB
dataa[2] => Equal2.IN43
dataa[2] => LessThan0.IN21
dataa[2] => pr.DATAB
dataa[3] => Equal2.IN42
dataa[3] => LessThan0.IN20
dataa[3] => pr.DATAB
dataa[4] => Equal2.IN41
dataa[4] => LessThan0.IN19
dataa[4] => pr.DATAB
dataa[5] => Equal2.IN40
dataa[5] => LessThan0.IN18
dataa[5] => pr.DATAB
dataa[6] => Equal2.IN39
dataa[6] => LessThan0.IN17
dataa[6] => pr.DATAB
dataa[7] => Equal2.IN38
dataa[7] => LessThan0.IN16
dataa[7] => pr.DATAB
dataa[8] => Equal2.IN37
dataa[8] => LessThan0.IN15
dataa[8] => pr.DATAB
dataa[9] => Equal2.IN36
dataa[9] => LessThan0.IN14
dataa[9] => pr.DATAB
dataa[10] => Equal2.IN35
dataa[10] => LessThan0.IN13
dataa[10] => pr.DATAB
dataa[11] => Equal2.IN34
dataa[11] => LessThan0.IN12
dataa[11] => pr.DATAB
dataa[12] => Equal2.IN33
dataa[12] => LessThan0.IN11
dataa[12] => pr.DATAB
dataa[13] => Equal2.IN32
dataa[13] => LessThan0.IN10
dataa[13] => pr.DATAB
dataa[14] => Equal2.IN31
dataa[14] => LessThan0.IN9
dataa[14] => pr.DATAB
dataa[15] => Equal2.IN30
dataa[15] => LessThan0.IN8
dataa[15] => pr.DATAB
dataa[16] => Equal2.IN29
dataa[16] => LessThan0.IN7
dataa[16] => pr.DATAB
dataa[17] => Equal2.IN28
dataa[17] => LessThan0.IN6
dataa[17] => pr.DATAB
dataa[18] => Equal2.IN27
dataa[18] => LessThan0.IN5
dataa[18] => pr.DATAB
dataa[19] => Equal2.IN26
dataa[19] => LessThan0.IN4
dataa[19] => pr.DATAB
dataa[20] => Equal2.IN25
dataa[20] => LessThan0.IN3
dataa[20] => pr.DATAB
dataa[21] => Equal2.IN24
dataa[21] => LessThan0.IN2
dataa[21] => pr.DATAB
dataa[22] => Equal2.IN23
dataa[22] => LessThan0.IN1
dataa[22] => pr.DATAB
dataa[23] => Equal0.IN15
dataa[23] => Equal1.IN15
dataa[23] => Add1.IN16
dataa[24] => Equal0.IN14
dataa[24] => Equal1.IN14
dataa[24] => Add1.IN15
dataa[25] => Equal0.IN13
dataa[25] => Equal1.IN13
dataa[25] => Add1.IN14
dataa[26] => Equal0.IN12
dataa[26] => Equal1.IN12
dataa[26] => Add1.IN13
dataa[27] => Equal0.IN11
dataa[27] => Equal1.IN11
dataa[27] => Add1.IN12
dataa[28] => Equal0.IN10
dataa[28] => Equal1.IN10
dataa[28] => Add1.IN11
dataa[29] => Equal0.IN9
dataa[29] => Equal1.IN9
dataa[29] => Add1.IN10
dataa[30] => Equal0.IN8
dataa[30] => Equal1.IN8
dataa[30] => Add1.IN9
dataa[31] => quot_sign.IN0
datab[0] => Equal5.IN45
datab[0] => Add0.IN46
datab[0] => LessThan0.IN46
datab[0] => denom_man.DATAB
datab[0] => denom_man_x3.DATAB
datab[1] => Equal5.IN44
datab[1] => Add0.IN44
datab[1] => Add0.IN45
datab[1] => LessThan0.IN45
datab[1] => denom_man.DATAB
datab[2] => Equal5.IN43
datab[2] => Add0.IN42
datab[2] => Add0.IN43
datab[2] => LessThan0.IN44
datab[2] => denom_man.DATAB
datab[3] => Equal5.IN42
datab[3] => Add0.IN40
datab[3] => Add0.IN41
datab[3] => LessThan0.IN43
datab[3] => denom_man.DATAB
datab[4] => Equal5.IN41
datab[4] => Add0.IN38
datab[4] => Add0.IN39
datab[4] => LessThan0.IN42
datab[4] => denom_man.DATAB
datab[5] => Equal5.IN40
datab[5] => Add0.IN36
datab[5] => Add0.IN37
datab[5] => LessThan0.IN41
datab[5] => denom_man.DATAB
datab[6] => Equal5.IN39
datab[6] => Add0.IN34
datab[6] => Add0.IN35
datab[6] => LessThan0.IN40
datab[6] => denom_man.DATAB
datab[7] => Equal5.IN38
datab[7] => Add0.IN32
datab[7] => Add0.IN33
datab[7] => LessThan0.IN39
datab[7] => denom_man.DATAB
datab[8] => Equal5.IN37
datab[8] => Add0.IN30
datab[8] => Add0.IN31
datab[8] => LessThan0.IN38
datab[8] => denom_man.DATAB
datab[9] => Equal5.IN36
datab[9] => Add0.IN28
datab[9] => Add0.IN29
datab[9] => LessThan0.IN37
datab[9] => denom_man.DATAB
datab[10] => Equal5.IN35
datab[10] => Add0.IN26
datab[10] => Add0.IN27
datab[10] => LessThan0.IN36
datab[10] => denom_man.DATAB
datab[11] => Equal5.IN34
datab[11] => Add0.IN24
datab[11] => Add0.IN25
datab[11] => LessThan0.IN35
datab[11] => denom_man.DATAB
datab[12] => Equal5.IN33
datab[12] => Add0.IN22
datab[12] => Add0.IN23
datab[12] => LessThan0.IN34
datab[12] => denom_man.DATAB
datab[13] => Equal5.IN32
datab[13] => Add0.IN20
datab[13] => Add0.IN21
datab[13] => LessThan0.IN33
datab[13] => denom_man.DATAB
datab[14] => Equal5.IN31
datab[14] => Add0.IN18
datab[14] => Add0.IN19
datab[14] => LessThan0.IN32
datab[14] => denom_man.DATAB
datab[15] => Equal5.IN30
datab[15] => Add0.IN16
datab[15] => Add0.IN17
datab[15] => LessThan0.IN31
datab[15] => denom_man.DATAB
datab[16] => Equal5.IN29
datab[16] => Add0.IN14
datab[16] => Add0.IN15
datab[16] => LessThan0.IN30
datab[16] => denom_man.DATAB
datab[17] => Equal5.IN28
datab[17] => Add0.IN12
datab[17] => Add0.IN13
datab[17] => LessThan0.IN29
datab[17] => denom_man.DATAB
datab[18] => Equal5.IN27
datab[18] => Add0.IN10
datab[18] => Add0.IN11
datab[18] => LessThan0.IN28
datab[18] => denom_man.DATAB
datab[19] => Equal5.IN26
datab[19] => Add0.IN8
datab[19] => Add0.IN9
datab[19] => LessThan0.IN27
datab[19] => denom_man.DATAB
datab[20] => Equal5.IN25
datab[20] => Add0.IN6
datab[20] => Add0.IN7
datab[20] => LessThan0.IN26
datab[20] => denom_man.DATAB
datab[21] => Equal5.IN24
datab[21] => Add0.IN4
datab[21] => Add0.IN5
datab[21] => LessThan0.IN25
datab[21] => denom_man.DATAB
datab[22] => Equal5.IN23
datab[22] => Add0.IN2
datab[22] => Add0.IN3
datab[22] => LessThan0.IN24
datab[22] => denom_man.DATAB
datab[23] => Equal3.IN15
datab[23] => Equal4.IN15
datab[23] => Add1.IN8
datab[24] => Equal3.IN14
datab[24] => Equal4.IN14
datab[24] => Add1.IN7
datab[25] => Equal3.IN13
datab[25] => Equal4.IN13
datab[25] => Add1.IN6
datab[26] => Equal3.IN12
datab[26] => Equal4.IN12
datab[26] => Add1.IN5
datab[27] => Equal3.IN11
datab[27] => Equal4.IN11
datab[27] => Add1.IN4
datab[28] => Equal3.IN10
datab[28] => Equal4.IN10
datab[28] => Add1.IN3
datab[29] => Equal3.IN9
datab[29] => Equal4.IN9
datab[29] => Add1.IN2
datab[30] => Equal3.IN8
datab[30] => Equal4.IN8
datab[30] => Add1.IN1
datab[31] => quot_sign.IN1
result[0] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= quot_sign.DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply
x[0] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[0]
x[0] => Equal0.IN22
x[1] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[1]
x[1] => Equal0.IN21
x[2] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[2]
x[2] => Equal0.IN20
x[3] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[3]
x[3] => Equal0.IN19
x[4] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[4]
x[4] => Equal0.IN18
x[5] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[5]
x[5] => Equal0.IN17
x[6] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[0]
x[6] => Equal0.IN16
x[7] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[1]
x[7] => Equal0.IN15
x[8] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[2]
x[8] => Equal0.IN14
x[9] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[3]
x[9] => Equal0.IN13
x[10] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[4]
x[10] => Equal0.IN12
x[11] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[5]
x[11] => Equal0.IN11
x[12] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[6]
x[12] => Equal0.IN10
x[13] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[7]
x[13] => Equal0.IN9
x[14] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[8]
x[14] => Equal0.IN8
x[15] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[0]
x[15] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[9]
x[15] => Equal0.IN7
x[16] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[1]
x[16] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[10]
x[16] => Equal0.IN6
x[17] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[2]
x[17] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[11]
x[17] => Equal0.IN5
x[18] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[3]
x[18] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[12]
x[18] => Equal0.IN4
x[19] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[4]
x[19] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[13]
x[19] => Equal0.IN3
x[20] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[5]
x[20] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[14]
x[20] => Equal0.IN2
x[21] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[6]
x[21] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[15]
x[21] => Equal0.IN1
x[22] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[7]
x[22] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[16]
x[22] => Equal0.IN0
x[23] => Add2.IN10
x[23] => Equal1.IN7
x[23] => Equal5.IN7
x[24] => Add2.IN9
x[24] => Equal1.IN6
x[24] => Equal5.IN6
x[25] => Add2.IN8
x[25] => Equal1.IN5
x[25] => Equal5.IN5
x[26] => Add2.IN7
x[26] => Equal1.IN4
x[26] => Equal5.IN4
x[27] => Add2.IN6
x[27] => Equal1.IN3
x[27] => Equal5.IN3
x[28] => Add2.IN5
x[28] => Equal1.IN2
x[28] => Equal5.IN2
x[29] => Add2.IN4
x[29] => Equal1.IN1
x[29] => Equal5.IN1
x[30] => Add2.IN3
x[30] => Equal1.IN0
x[30] => Equal5.IN0
x[31] => signR_uid61_fpMulTest_q[0].IN0
y[0] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[0]
y[0] => Equal3.IN22
y[1] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[1]
y[1] => Equal3.IN21
y[2] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[2]
y[2] => Equal3.IN20
y[3] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[3]
y[3] => Equal3.IN19
y[4] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[4]
y[4] => Equal3.IN18
y[5] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[5]
y[5] => Equal3.IN17
y[6] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[0]
y[6] => Equal3.IN16
y[7] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[1]
y[7] => Equal3.IN15
y[8] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[2]
y[8] => Equal3.IN14
y[9] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[3]
y[9] => Equal3.IN13
y[10] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[4]
y[10] => Equal3.IN12
y[11] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[5]
y[11] => Equal3.IN11
y[12] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[6]
y[12] => Equal3.IN10
y[13] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[7]
y[13] => Equal3.IN9
y[14] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[8]
y[14] => Equal3.IN8
y[15] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[0]
y[15] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[9]
y[15] => Equal3.IN7
y[16] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[1]
y[16] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[10]
y[16] => Equal3.IN6
y[17] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[2]
y[17] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[11]
y[17] => Equal3.IN5
y[18] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[3]
y[18] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[12]
y[18] => Equal3.IN4
y[19] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[4]
y[19] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[13]
y[19] => Equal3.IN3
y[20] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[5]
y[20] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[14]
y[20] => Equal3.IN2
y[21] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[6]
y[21] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[15]
y[21] => Equal3.IN1
y[22] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[7]
y[22] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[16]
y[22] => Equal3.IN0
y[23] => Add2.IN18
y[23] => Equal2.IN7
y[23] => Equal4.IN7
y[24] => Add2.IN17
y[24] => Equal2.IN6
y[24] => Equal4.IN6
y[25] => Add2.IN16
y[25] => Equal2.IN5
y[25] => Equal4.IN5
y[26] => Add2.IN15
y[26] => Equal2.IN4
y[26] => Equal4.IN4
y[27] => Add2.IN14
y[27] => Equal2.IN3
y[27] => Equal4.IN3
y[28] => Add2.IN13
y[28] => Equal2.IN2
y[28] => Equal4.IN2
y[29] => Add2.IN12
y[29] => Equal2.IN1
y[29] => Equal4.IN1
y[30] => Add2.IN11
y[30] => Equal2.IN0
y[30] => Equal4.IN0
y[31] => signR_uid61_fpMulTest_q[0].IN1
r[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.clk
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[0].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[1].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[2].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[3].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[4].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[5].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[6].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[7].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[8].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[9].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[10].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[11].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[12].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[13].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[14].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[15].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[16].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[17].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[18].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[19].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[20].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[21].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[22].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[23].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[25].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[26].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[27].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[28].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[29].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[30].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[31].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[32].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[33].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34].CLK
clk => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.CLOCK
clk => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.CLOCK
clk => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.CLOCK
clk => fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a.clk
areset => fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.aclr
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[0].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[1].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[2].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[3].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[4].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[5].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[6].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[7].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[8].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[9].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[10].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[11].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[12].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[13].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[14].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[15].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[16].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[17].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[18].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[19].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[20].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[21].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[22].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[23].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[25].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[26].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[27].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[28].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[29].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[30].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[31].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[32].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[33].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34].ACLR
areset => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.ACLR
areset => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.ACLR
areset => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.ACLR
areset => fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a.aclr


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component
dataa[0] => mult_rau:auto_generated.dataa[0]
dataa[1] => mult_rau:auto_generated.dataa[1]
dataa[2] => mult_rau:auto_generated.dataa[2]
dataa[3] => mult_rau:auto_generated.dataa[3]
dataa[4] => mult_rau:auto_generated.dataa[4]
dataa[5] => mult_rau:auto_generated.dataa[5]
dataa[6] => mult_rau:auto_generated.dataa[6]
dataa[7] => mult_rau:auto_generated.dataa[7]
dataa[8] => mult_rau:auto_generated.dataa[8]
datab[0] => mult_rau:auto_generated.datab[0]
datab[1] => mult_rau:auto_generated.datab[1]
datab[2] => mult_rau:auto_generated.datab[2]
datab[3] => mult_rau:auto_generated.datab[3]
datab[4] => mult_rau:auto_generated.datab[4]
datab[5] => mult_rau:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_rau:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_rau:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_rau:auto_generated.result[0]
result[1] <= mult_rau:auto_generated.result[1]
result[2] <= mult_rau:auto_generated.result[2]
result[3] <= mult_rau:auto_generated.result[3]
result[4] <= mult_rau:auto_generated.result[4]
result[5] <= mult_rau:auto_generated.result[5]
result[6] <= mult_rau:auto_generated.result[6]
result[7] <= mult_rau:auto_generated.result[7]
result[8] <= mult_rau:auto_generated.result[8]
result[9] <= mult_rau:auto_generated.result[9]
result[10] <= mult_rau:auto_generated.result[10]
result[11] <= mult_rau:auto_generated.result[11]
result[12] <= mult_rau:auto_generated.result[12]
result[13] <= mult_rau:auto_generated.result[13]
result[14] <= mult_rau:auto_generated.result[14]


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component|mult_rau:auto_generated
aclr => result_output_reg[0].ACLR
aclr => result_output_reg[1].ACLR
aclr => result_output_reg[2].ACLR
aclr => result_output_reg[3].ACLR
aclr => result_output_reg[4].ACLR
aclr => result_output_reg[5].ACLR
aclr => result_output_reg[6].ACLR
aclr => result_output_reg[7].ACLR
aclr => result_output_reg[8].ACLR
aclr => result_output_reg[9].ACLR
aclr => result_output_reg[10].ACLR
aclr => result_output_reg[11].ACLR
aclr => result_output_reg[12].ACLR
aclr => result_output_reg[13].ACLR
aclr => result_output_reg[14].ACLR
clock => result_output_reg[0].CLK
clock => result_output_reg[1].CLK
clock => result_output_reg[2].CLK
clock => result_output_reg[3].CLK
clock => result_output_reg[4].CLK
clock => result_output_reg[5].CLK
clock => result_output_reg[6].CLK
clock => result_output_reg[7].CLK
clock => result_output_reg[8].CLK
clock => result_output_reg[9].CLK
clock => result_output_reg[10].CLK
clock => result_output_reg[11].CLK
clock => result_output_reg[12].CLK
clock => result_output_reg[13].CLK
clock => result_output_reg[14].CLK
dataa[0] => Mult0.IN8
dataa[1] => Mult0.IN7
dataa[2] => Mult0.IN6
dataa[3] => Mult0.IN5
dataa[4] => Mult0.IN4
dataa[5] => Mult0.IN3
dataa[6] => Mult0.IN2
dataa[7] => Mult0.IN1
dataa[8] => Mult0.IN0
datab[0] => Mult0.IN14
datab[1] => Mult0.IN13
datab[2] => Mult0.IN12
datab[3] => Mult0.IN11
datab[4] => Mult0.IN10
datab[5] => Mult0.IN9
result[0] <= result_output_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_output_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_output_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_output_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_output_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_output_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_output_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_output_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_output_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_output_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_output_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_output_reg[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_output_reg[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_output_reg[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_output_reg[14].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component
dataa[0] => mult_sau:auto_generated.dataa[0]
dataa[1] => mult_sau:auto_generated.dataa[1]
dataa[2] => mult_sau:auto_generated.dataa[2]
dataa[3] => mult_sau:auto_generated.dataa[3]
dataa[4] => mult_sau:auto_generated.dataa[4]
dataa[5] => mult_sau:auto_generated.dataa[5]
datab[0] => mult_sau:auto_generated.datab[0]
datab[1] => mult_sau:auto_generated.datab[1]
datab[2] => mult_sau:auto_generated.datab[2]
datab[3] => mult_sau:auto_generated.datab[3]
datab[4] => mult_sau:auto_generated.datab[4]
datab[5] => mult_sau:auto_generated.datab[5]
datab[6] => mult_sau:auto_generated.datab[6]
datab[7] => mult_sau:auto_generated.datab[7]
datab[8] => mult_sau:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_sau:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_sau:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_sau:auto_generated.result[0]
result[1] <= mult_sau:auto_generated.result[1]
result[2] <= mult_sau:auto_generated.result[2]
result[3] <= mult_sau:auto_generated.result[3]
result[4] <= mult_sau:auto_generated.result[4]
result[5] <= mult_sau:auto_generated.result[5]
result[6] <= mult_sau:auto_generated.result[6]
result[7] <= mult_sau:auto_generated.result[7]
result[8] <= mult_sau:auto_generated.result[8]
result[9] <= mult_sau:auto_generated.result[9]
result[10] <= mult_sau:auto_generated.result[10]
result[11] <= mult_sau:auto_generated.result[11]
result[12] <= mult_sau:auto_generated.result[12]
result[13] <= mult_sau:auto_generated.result[13]
result[14] <= mult_sau:auto_generated.result[14]


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component|mult_sau:auto_generated
aclr => result_output_reg[0].ACLR
aclr => result_output_reg[1].ACLR
aclr => result_output_reg[2].ACLR
aclr => result_output_reg[3].ACLR
aclr => result_output_reg[4].ACLR
aclr => result_output_reg[5].ACLR
aclr => result_output_reg[6].ACLR
aclr => result_output_reg[7].ACLR
aclr => result_output_reg[8].ACLR
aclr => result_output_reg[9].ACLR
aclr => result_output_reg[10].ACLR
aclr => result_output_reg[11].ACLR
aclr => result_output_reg[12].ACLR
aclr => result_output_reg[13].ACLR
aclr => result_output_reg[14].ACLR
clock => result_output_reg[0].CLK
clock => result_output_reg[1].CLK
clock => result_output_reg[2].CLK
clock => result_output_reg[3].CLK
clock => result_output_reg[4].CLK
clock => result_output_reg[5].CLK
clock => result_output_reg[6].CLK
clock => result_output_reg[7].CLK
clock => result_output_reg[8].CLK
clock => result_output_reg[9].CLK
clock => result_output_reg[10].CLK
clock => result_output_reg[11].CLK
clock => result_output_reg[12].CLK
clock => result_output_reg[13].CLK
clock => result_output_reg[14].CLK
dataa[0] => Mult0.IN5
dataa[1] => Mult0.IN4
dataa[2] => Mult0.IN3
dataa[3] => Mult0.IN2
dataa[4] => Mult0.IN1
dataa[5] => Mult0.IN0
datab[0] => Mult0.IN14
datab[1] => Mult0.IN13
datab[2] => Mult0.IN12
datab[3] => Mult0.IN11
datab[4] => Mult0.IN10
datab[5] => Mult0.IN9
datab[6] => Mult0.IN8
datab[7] => Mult0.IN7
datab[8] => Mult0.IN6
result[0] <= result_output_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_output_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_output_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_output_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_output_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_output_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_output_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_output_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_output_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_output_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_output_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_output_reg[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_output_reg[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_output_reg[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_output_reg[14].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component
dataa[0] => mult_1eu:auto_generated.dataa[0]
dataa[1] => mult_1eu:auto_generated.dataa[1]
dataa[2] => mult_1eu:auto_generated.dataa[2]
dataa[3] => mult_1eu:auto_generated.dataa[3]
dataa[4] => mult_1eu:auto_generated.dataa[4]
dataa[5] => mult_1eu:auto_generated.dataa[5]
dataa[6] => mult_1eu:auto_generated.dataa[6]
dataa[7] => mult_1eu:auto_generated.dataa[7]
dataa[8] => mult_1eu:auto_generated.dataa[8]
dataa[9] => mult_1eu:auto_generated.dataa[9]
dataa[10] => mult_1eu:auto_generated.dataa[10]
dataa[11] => mult_1eu:auto_generated.dataa[11]
dataa[12] => mult_1eu:auto_generated.dataa[12]
dataa[13] => mult_1eu:auto_generated.dataa[13]
dataa[14] => mult_1eu:auto_generated.dataa[14]
dataa[15] => mult_1eu:auto_generated.dataa[15]
dataa[16] => mult_1eu:auto_generated.dataa[16]
dataa[17] => mult_1eu:auto_generated.dataa[17]
datab[0] => mult_1eu:auto_generated.datab[0]
datab[1] => mult_1eu:auto_generated.datab[1]
datab[2] => mult_1eu:auto_generated.datab[2]
datab[3] => mult_1eu:auto_generated.datab[3]
datab[4] => mult_1eu:auto_generated.datab[4]
datab[5] => mult_1eu:auto_generated.datab[5]
datab[6] => mult_1eu:auto_generated.datab[6]
datab[7] => mult_1eu:auto_generated.datab[7]
datab[8] => mult_1eu:auto_generated.datab[8]
datab[9] => mult_1eu:auto_generated.datab[9]
datab[10] => mult_1eu:auto_generated.datab[10]
datab[11] => mult_1eu:auto_generated.datab[11]
datab[12] => mult_1eu:auto_generated.datab[12]
datab[13] => mult_1eu:auto_generated.datab[13]
datab[14] => mult_1eu:auto_generated.datab[14]
datab[15] => mult_1eu:auto_generated.datab[15]
datab[16] => mult_1eu:auto_generated.datab[16]
datab[17] => mult_1eu:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_1eu:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_1eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_1eu:auto_generated.result[0]
result[1] <= mult_1eu:auto_generated.result[1]
result[2] <= mult_1eu:auto_generated.result[2]
result[3] <= mult_1eu:auto_generated.result[3]
result[4] <= mult_1eu:auto_generated.result[4]
result[5] <= mult_1eu:auto_generated.result[5]
result[6] <= mult_1eu:auto_generated.result[6]
result[7] <= mult_1eu:auto_generated.result[7]
result[8] <= mult_1eu:auto_generated.result[8]
result[9] <= mult_1eu:auto_generated.result[9]
result[10] <= mult_1eu:auto_generated.result[10]
result[11] <= mult_1eu:auto_generated.result[11]
result[12] <= mult_1eu:auto_generated.result[12]
result[13] <= mult_1eu:auto_generated.result[13]
result[14] <= mult_1eu:auto_generated.result[14]
result[15] <= mult_1eu:auto_generated.result[15]
result[16] <= mult_1eu:auto_generated.result[16]
result[17] <= mult_1eu:auto_generated.result[17]
result[18] <= mult_1eu:auto_generated.result[18]
result[19] <= mult_1eu:auto_generated.result[19]
result[20] <= mult_1eu:auto_generated.result[20]
result[21] <= mult_1eu:auto_generated.result[21]
result[22] <= mult_1eu:auto_generated.result[22]
result[23] <= mult_1eu:auto_generated.result[23]
result[24] <= mult_1eu:auto_generated.result[24]
result[25] <= mult_1eu:auto_generated.result[25]
result[26] <= mult_1eu:auto_generated.result[26]
result[27] <= mult_1eu:auto_generated.result[27]
result[28] <= mult_1eu:auto_generated.result[28]
result[29] <= mult_1eu:auto_generated.result[29]
result[30] <= mult_1eu:auto_generated.result[30]
result[31] <= mult_1eu:auto_generated.result[31]
result[32] <= mult_1eu:auto_generated.result[32]
result[33] <= mult_1eu:auto_generated.result[33]
result[34] <= mult_1eu:auto_generated.result[34]
result[35] <= mult_1eu:auto_generated.result[35]


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated
aclr => result_output_reg[0].ACLR
aclr => result_output_reg[1].ACLR
aclr => result_output_reg[2].ACLR
aclr => result_output_reg[3].ACLR
aclr => result_output_reg[4].ACLR
aclr => result_output_reg[5].ACLR
aclr => result_output_reg[6].ACLR
aclr => result_output_reg[7].ACLR
aclr => result_output_reg[8].ACLR
aclr => result_output_reg[9].ACLR
aclr => result_output_reg[10].ACLR
aclr => result_output_reg[11].ACLR
aclr => result_output_reg[12].ACLR
aclr => result_output_reg[13].ACLR
aclr => result_output_reg[14].ACLR
aclr => result_output_reg[15].ACLR
aclr => result_output_reg[16].ACLR
aclr => result_output_reg[17].ACLR
aclr => result_output_reg[18].ACLR
aclr => result_output_reg[19].ACLR
aclr => result_output_reg[20].ACLR
aclr => result_output_reg[21].ACLR
aclr => result_output_reg[22].ACLR
aclr => result_output_reg[23].ACLR
aclr => result_output_reg[24].ACLR
aclr => result_output_reg[25].ACLR
aclr => result_output_reg[26].ACLR
aclr => result_output_reg[27].ACLR
aclr => result_output_reg[28].ACLR
aclr => result_output_reg[29].ACLR
aclr => result_output_reg[30].ACLR
aclr => result_output_reg[31].ACLR
aclr => result_output_reg[32].ACLR
aclr => result_output_reg[33].ACLR
aclr => result_output_reg[34].ACLR
aclr => result_output_reg[35].ACLR
clock => result_output_reg[0].CLK
clock => result_output_reg[1].CLK
clock => result_output_reg[2].CLK
clock => result_output_reg[3].CLK
clock => result_output_reg[4].CLK
clock => result_output_reg[5].CLK
clock => result_output_reg[6].CLK
clock => result_output_reg[7].CLK
clock => result_output_reg[8].CLK
clock => result_output_reg[9].CLK
clock => result_output_reg[10].CLK
clock => result_output_reg[11].CLK
clock => result_output_reg[12].CLK
clock => result_output_reg[13].CLK
clock => result_output_reg[14].CLK
clock => result_output_reg[15].CLK
clock => result_output_reg[16].CLK
clock => result_output_reg[17].CLK
clock => result_output_reg[18].CLK
clock => result_output_reg[19].CLK
clock => result_output_reg[20].CLK
clock => result_output_reg[21].CLK
clock => result_output_reg[22].CLK
clock => result_output_reg[23].CLK
clock => result_output_reg[24].CLK
clock => result_output_reg[25].CLK
clock => result_output_reg[26].CLK
clock => result_output_reg[27].CLK
clock => result_output_reg[28].CLK
clock => result_output_reg[29].CLK
clock => result_output_reg[30].CLK
clock => result_output_reg[31].CLK
clock => result_output_reg[32].CLK
clock => result_output_reg[33].CLK
clock => result_output_reg[34].CLK
clock => result_output_reg[35].CLK
dataa[0] => Mult0.IN17
dataa[1] => Mult0.IN16
dataa[2] => Mult0.IN15
dataa[3] => Mult0.IN14
dataa[4] => Mult0.IN13
dataa[5] => Mult0.IN12
dataa[6] => Mult0.IN11
dataa[7] => Mult0.IN10
dataa[8] => Mult0.IN9
dataa[9] => Mult0.IN8
dataa[10] => Mult0.IN7
dataa[11] => Mult0.IN6
dataa[12] => Mult0.IN5
dataa[13] => Mult0.IN4
dataa[14] => Mult0.IN3
dataa[15] => Mult0.IN2
dataa[16] => Mult0.IN1
dataa[17] => Mult0.IN0
datab[0] => Mult0.IN35
datab[1] => Mult0.IN34
datab[2] => Mult0.IN33
datab[3] => Mult0.IN32
datab[4] => Mult0.IN31
datab[5] => Mult0.IN30
datab[6] => Mult0.IN29
datab[7] => Mult0.IN28
datab[8] => Mult0.IN27
datab[9] => Mult0.IN26
datab[10] => Mult0.IN25
datab[11] => Mult0.IN24
datab[12] => Mult0.IN23
datab[13] => Mult0.IN22
datab[14] => Mult0.IN21
datab[15] => Mult0.IN20
datab[16] => Mult0.IN19
datab[17] => Mult0.IN18
result[0] <= result_output_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_output_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_output_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_output_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_output_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_output_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_output_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_output_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_output_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_output_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_output_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_output_reg[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_output_reg[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_output_reg[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_output_reg[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_output_reg[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_output_reg[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_output_reg[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_output_reg[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_output_reg[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_output_reg[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_output_reg[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_output_reg[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_output_reg[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_output_reg[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_output_reg[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_output_reg[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_output_reg[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_output_reg[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_output_reg[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_output_reg[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_output_reg[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= result_output_reg[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= result_output_reg[33].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= result_output_reg[34].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= result_output_reg[35].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub
x[0] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[0].DATAB
x[0] => frac_uid27_fpAddSubTest_ieeeAdd_b[0].DATAA
x[0] => Add0.IN68
x[1] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[1].DATAB
x[1] => frac_uid27_fpAddSubTest_ieeeAdd_b[1].DATAA
x[1] => Add0.IN67
x[2] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[2].DATAB
x[2] => frac_uid27_fpAddSubTest_ieeeAdd_b[2].DATAA
x[2] => Add0.IN66
x[3] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[3].DATAB
x[3] => frac_uid27_fpAddSubTest_ieeeAdd_b[3].DATAA
x[3] => Add0.IN65
x[4] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[4].DATAB
x[4] => frac_uid27_fpAddSubTest_ieeeAdd_b[4].DATAA
x[4] => Add0.IN64
x[5] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[5].DATAB
x[5] => frac_uid27_fpAddSubTest_ieeeAdd_b[5].DATAA
x[5] => Add0.IN63
x[6] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[6].DATAB
x[6] => frac_uid27_fpAddSubTest_ieeeAdd_b[6].DATAA
x[6] => Add0.IN62
x[7] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[7].DATAB
x[7] => frac_uid27_fpAddSubTest_ieeeAdd_b[7].DATAA
x[7] => Add0.IN61
x[8] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[8].DATAB
x[8] => frac_uid27_fpAddSubTest_ieeeAdd_b[8].DATAA
x[8] => Add0.IN60
x[9] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[9].DATAB
x[9] => frac_uid27_fpAddSubTest_ieeeAdd_b[9].DATAA
x[9] => Add0.IN59
x[10] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[10].DATAB
x[10] => frac_uid27_fpAddSubTest_ieeeAdd_b[10].DATAA
x[10] => Add0.IN58
x[11] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[11].DATAB
x[11] => frac_uid27_fpAddSubTest_ieeeAdd_b[11].DATAA
x[11] => Add0.IN57
x[12] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[12].DATAB
x[12] => frac_uid27_fpAddSubTest_ieeeAdd_b[12].DATAA
x[12] => Add0.IN56
x[13] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[13].DATAB
x[13] => frac_uid27_fpAddSubTest_ieeeAdd_b[13].DATAA
x[13] => Add0.IN55
x[14] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[14].DATAB
x[14] => frac_uid27_fpAddSubTest_ieeeAdd_b[14].DATAA
x[14] => Add0.IN54
x[15] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[15].DATAB
x[15] => frac_uid27_fpAddSubTest_ieeeAdd_b[15].DATAA
x[15] => Add0.IN53
x[16] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[16].DATAB
x[16] => frac_uid27_fpAddSubTest_ieeeAdd_b[16].DATAA
x[16] => Add0.IN52
x[17] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[17].DATAB
x[17] => frac_uid27_fpAddSubTest_ieeeAdd_b[17].DATAA
x[17] => Add0.IN51
x[18] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[18].DATAB
x[18] => frac_uid27_fpAddSubTest_ieeeAdd_b[18].DATAA
x[18] => Add0.IN50
x[19] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[19].DATAB
x[19] => frac_uid27_fpAddSubTest_ieeeAdd_b[19].DATAA
x[19] => Add0.IN49
x[20] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[20].DATAB
x[20] => frac_uid27_fpAddSubTest_ieeeAdd_b[20].DATAA
x[20] => Add0.IN48
x[21] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[21].DATAB
x[21] => frac_uid27_fpAddSubTest_ieeeAdd_b[21].DATAA
x[21] => Add0.IN47
x[22] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[22].DATAB
x[22] => frac_uid27_fpAddSubTest_ieeeAdd_b[22].DATAA
x[22] => Add0.IN46
x[23] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[0].DATAB
x[23] => exp_uid23_fpAddSubTest_ieeeAdd_b[0].DATAA
x[23] => Add0.IN45
x[24] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[1].DATAB
x[24] => exp_uid23_fpAddSubTest_ieeeAdd_b[1].DATAA
x[24] => Add0.IN44
x[25] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[2].DATAB
x[25] => exp_uid23_fpAddSubTest_ieeeAdd_b[2].DATAA
x[25] => Add0.IN43
x[26] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[3].DATAB
x[26] => exp_uid23_fpAddSubTest_ieeeAdd_b[3].DATAA
x[26] => Add0.IN42
x[27] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[4].DATAB
x[27] => exp_uid23_fpAddSubTest_ieeeAdd_b[4].DATAA
x[27] => Add0.IN41
x[28] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[5].DATAB
x[28] => exp_uid23_fpAddSubTest_ieeeAdd_b[5].DATAA
x[28] => Add0.IN40
x[29] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[6].DATAB
x[29] => exp_uid23_fpAddSubTest_ieeeAdd_b[6].DATAA
x[29] => Add0.IN39
x[30] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[7].DATAB
x[30] => exp_uid23_fpAddSubTest_ieeeAdd_b[7].DATAA
x[30] => Add0.IN38
x[31] => sigBBInf_uid131_fpAddSubTest_ieeeAdd_a[0].DATAB
x[31] => sigA_uid56_fpAddSubTest_ieeeAdd_b[0].DATAA
y[0] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[0].DATAA
y[0] => frac_uid27_fpAddSubTest_ieeeAdd_b[0].DATAB
y[0] => Add0.IN37
y[1] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[1].DATAA
y[1] => frac_uid27_fpAddSubTest_ieeeAdd_b[1].DATAB
y[1] => Add0.IN36
y[2] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[2].DATAA
y[2] => frac_uid27_fpAddSubTest_ieeeAdd_b[2].DATAB
y[2] => Add0.IN35
y[3] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[3].DATAA
y[3] => frac_uid27_fpAddSubTest_ieeeAdd_b[3].DATAB
y[3] => Add0.IN34
y[4] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[4].DATAA
y[4] => frac_uid27_fpAddSubTest_ieeeAdd_b[4].DATAB
y[4] => Add0.IN33
y[5] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[5].DATAA
y[5] => frac_uid27_fpAddSubTest_ieeeAdd_b[5].DATAB
y[5] => Add0.IN32
y[6] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[6].DATAA
y[6] => frac_uid27_fpAddSubTest_ieeeAdd_b[6].DATAB
y[6] => Add0.IN31
y[7] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[7].DATAA
y[7] => frac_uid27_fpAddSubTest_ieeeAdd_b[7].DATAB
y[7] => Add0.IN30
y[8] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[8].DATAA
y[8] => frac_uid27_fpAddSubTest_ieeeAdd_b[8].DATAB
y[8] => Add0.IN29
y[9] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[9].DATAA
y[9] => frac_uid27_fpAddSubTest_ieeeAdd_b[9].DATAB
y[9] => Add0.IN28
y[10] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[10].DATAA
y[10] => frac_uid27_fpAddSubTest_ieeeAdd_b[10].DATAB
y[10] => Add0.IN27
y[11] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[11].DATAA
y[11] => frac_uid27_fpAddSubTest_ieeeAdd_b[11].DATAB
y[11] => Add0.IN26
y[12] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[12].DATAA
y[12] => frac_uid27_fpAddSubTest_ieeeAdd_b[12].DATAB
y[12] => Add0.IN25
y[13] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[13].DATAA
y[13] => frac_uid27_fpAddSubTest_ieeeAdd_b[13].DATAB
y[13] => Add0.IN24
y[14] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[14].DATAA
y[14] => frac_uid27_fpAddSubTest_ieeeAdd_b[14].DATAB
y[14] => Add0.IN23
y[15] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[15].DATAA
y[15] => frac_uid27_fpAddSubTest_ieeeAdd_b[15].DATAB
y[15] => Add0.IN22
y[16] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[16].DATAA
y[16] => frac_uid27_fpAddSubTest_ieeeAdd_b[16].DATAB
y[16] => Add0.IN21
y[17] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[17].DATAA
y[17] => frac_uid27_fpAddSubTest_ieeeAdd_b[17].DATAB
y[17] => Add0.IN20
y[18] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[18].DATAA
y[18] => frac_uid27_fpAddSubTest_ieeeAdd_b[18].DATAB
y[18] => Add0.IN19
y[19] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[19].DATAA
y[19] => frac_uid27_fpAddSubTest_ieeeAdd_b[19].DATAB
y[19] => Add0.IN18
y[20] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[20].DATAA
y[20] => frac_uid27_fpAddSubTest_ieeeAdd_b[20].DATAB
y[20] => Add0.IN17
y[21] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[21].DATAA
y[21] => frac_uid27_fpAddSubTest_ieeeAdd_b[21].DATAB
y[21] => Add0.IN16
y[22] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[22].DATAA
y[22] => frac_uid27_fpAddSubTest_ieeeAdd_b[22].DATAB
y[22] => Add0.IN15
y[23] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[0].DATAA
y[23] => exp_uid23_fpAddSubTest_ieeeAdd_b[0].DATAB
y[23] => Add0.IN14
y[24] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[1].DATAA
y[24] => exp_uid23_fpAddSubTest_ieeeAdd_b[1].DATAB
y[24] => Add0.IN13
y[25] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[2].DATAA
y[25] => exp_uid23_fpAddSubTest_ieeeAdd_b[2].DATAB
y[25] => Add0.IN12
y[26] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[3].DATAA
y[26] => exp_uid23_fpAddSubTest_ieeeAdd_b[3].DATAB
y[26] => Add0.IN11
y[27] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[4].DATAA
y[27] => exp_uid23_fpAddSubTest_ieeeAdd_b[4].DATAB
y[27] => Add0.IN10
y[28] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[5].DATAA
y[28] => exp_uid23_fpAddSubTest_ieeeAdd_b[5].DATAB
y[28] => Add0.IN9
y[29] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[6].DATAA
y[29] => exp_uid23_fpAddSubTest_ieeeAdd_b[6].DATAB
y[29] => Add0.IN8
y[30] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[7].DATAA
y[30] => exp_uid23_fpAddSubTest_ieeeAdd_b[7].DATAB
y[30] => Add0.IN7
y[31] => muxSignB_uid9_fpAddSubTest_q[0].DATAA
y[31] => muxSignB_uid9_fpAddSubTest_q[0].DATAB
opSel[0] => muxSignB_uid9_fpAddSubTest_q[0].OUTPUTSELECT
r[0] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b.clk
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[0].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[1].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[3].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[4].CLK
clk => reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0].CLK
clk => rOvf_uid114_fpAddSubTest_ieeeAdd_q[0].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[1].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[2].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[3].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[4].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[5].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[6].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[7].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[8].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[9].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[10].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[11].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[12].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[13].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[14].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[15].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[16].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[17].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[18].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[19].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[20].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[21].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[22].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[23].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[24].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[1].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[2].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[3].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[4].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[5].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[6].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[7].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[8].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[9].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[10].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[11].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[12].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[13].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[14].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[15].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[16].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[17].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[18].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[19].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[20].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[21].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[22].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[23].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[24].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[25].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[26].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[0].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[2].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[3].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[4].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[5].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[6].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[7].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[8].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[9].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[10].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[11].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[12].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[13].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[14].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[15].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[16].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[17].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[18].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[19].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[20].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[21].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[22].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[23].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[24].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[25].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[26].CLK
clk => fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e.clk
clk => fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d.clk
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b.aclr
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[0].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[1].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[3].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[4].ACLR
areset => reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0].ACLR
areset => rOvf_uid114_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[1].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[2].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[3].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[4].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[5].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[6].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[7].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[8].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[9].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[10].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[11].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[12].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[13].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[14].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[15].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[16].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[17].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[18].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[19].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[20].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[21].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[22].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[23].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[24].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[1].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[2].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[3].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[4].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[5].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[6].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[7].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[8].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[9].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[10].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[11].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[12].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[13].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[14].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[15].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[16].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[17].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[18].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[19].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[20].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[21].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[22].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[23].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[24].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[25].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[26].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[0].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[2].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[3].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[4].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[5].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[6].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[7].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[8].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[9].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[10].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[11].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[12].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[13].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[14].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[15].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[16].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[17].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[18].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[19].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[20].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[21].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[22].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[23].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[24].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[25].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[26].ACLR
areset => fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d.aclr


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float
x[0] => xXorSign_uid7_fxpToFPTest_q[0].IN0
x[1] => xXorSign_uid7_fxpToFPTest_q[1].IN0
x[2] => xXorSign_uid7_fxpToFPTest_q[2].IN0
x[3] => xXorSign_uid7_fxpToFPTest_q[3].IN0
x[4] => xXorSign_uid7_fxpToFPTest_q[4].IN0
x[5] => xXorSign_uid7_fxpToFPTest_q[5].IN0
x[6] => xXorSign_uid7_fxpToFPTest_q[6].IN0
x[7] => xXorSign_uid7_fxpToFPTest_q[7].IN0
x[8] => xXorSign_uid7_fxpToFPTest_q[8].IN0
x[9] => xXorSign_uid7_fxpToFPTest_q[9].IN0
x[10] => xXorSign_uid7_fxpToFPTest_q[10].IN0
x[11] => xXorSign_uid7_fxpToFPTest_q[11].IN0
x[12] => xXorSign_uid7_fxpToFPTest_q[12].IN0
x[13] => xXorSign_uid7_fxpToFPTest_q[13].IN0
x[14] => xXorSign_uid7_fxpToFPTest_q[14].IN0
x[15] => xXorSign_uid7_fxpToFPTest_q[15].IN0
x[16] => xXorSign_uid7_fxpToFPTest_q[16].IN0
x[17] => xXorSign_uid7_fxpToFPTest_q[17].IN0
x[18] => xXorSign_uid7_fxpToFPTest_q[18].IN0
x[19] => xXorSign_uid7_fxpToFPTest_q[19].IN0
x[20] => xXorSign_uid7_fxpToFPTest_q[20].IN0
x[21] => xXorSign_uid7_fxpToFPTest_q[21].IN0
x[22] => xXorSign_uid7_fxpToFPTest_q[22].IN0
x[23] => xXorSign_uid7_fxpToFPTest_q[23].IN0
x[24] => xXorSign_uid7_fxpToFPTest_q[24].IN0
x[25] => xXorSign_uid7_fxpToFPTest_q[25].IN0
x[26] => xXorSign_uid7_fxpToFPTest_q[26].IN0
x[27] => xXorSign_uid7_fxpToFPTest_q[27].IN0
x[28] => xXorSign_uid7_fxpToFPTest_q[28].IN0
x[29] => xXorSign_uid7_fxpToFPTest_q[29].IN0
x[30] => xXorSign_uid7_fxpToFPTest_q[30].IN0
x[31] => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.xin[0]
x[31] => xXorSign_uid7_fxpToFPTest_q[30].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[29].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[28].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[27].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[26].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[25].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[24].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[23].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[22].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[21].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[20].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[19].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[18].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[17].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[16].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[15].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[14].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[13].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[12].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[11].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[10].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[9].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[8].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[7].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[6].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[5].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[4].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[3].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[2].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[1].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[0].IN1
x[31] => Add0.IN34
r[0] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.clk
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[0].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[1].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[2].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[3].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[4].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[5].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[6].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[7].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[8].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[9].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[10].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[11].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[12].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[13].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[14].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[15].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[16].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[17].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[18].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[19].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[20].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[21].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[22].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[23].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[24].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[25].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[26].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[27].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[28].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[29].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[30].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[31].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7].CLK
clk => fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f.clk
clk => fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a.clk
areset => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.aclr
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[0].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[1].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[2].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[3].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[4].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[5].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[6].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[7].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[8].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[9].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[10].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[11].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[12].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[13].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[14].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[15].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[16].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[17].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[18].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[19].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[20].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[21].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[22].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[23].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[24].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[25].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[26].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[27].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[28].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[29].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[30].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[31].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7].ACLR
areset => fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f.aclr
areset => fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a.aclr


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int
x[0] => Mux25.IN5
x[0] => Mux26.IN5
x[0] => Mux27.IN5
x[0] => Mux28.IN5
x[1] => Mux24.IN5
x[1] => Mux25.IN4
x[1] => Mux26.IN4
x[1] => Mux27.IN4
x[2] => Mux23.IN5
x[2] => Mux24.IN4
x[2] => Mux25.IN3
x[2] => Mux26.IN3
x[3] => Mux22.IN5
x[3] => Mux23.IN4
x[3] => Mux24.IN3
x[3] => Mux25.IN2
x[4] => Mux21.IN5
x[4] => Mux22.IN4
x[4] => Mux23.IN3
x[4] => Mux24.IN2
x[5] => Mux20.IN5
x[5] => Mux21.IN4
x[5] => Mux22.IN3
x[5] => Mux23.IN2
x[6] => Mux19.IN5
x[6] => Mux20.IN4
x[6] => Mux21.IN3
x[6] => Mux22.IN2
x[7] => Mux18.IN5
x[7] => Mux19.IN4
x[7] => Mux20.IN3
x[7] => Mux21.IN2
x[8] => Mux17.IN5
x[8] => Mux18.IN4
x[8] => Mux19.IN3
x[8] => Mux20.IN2
x[9] => Mux16.IN5
x[9] => Mux17.IN4
x[9] => Mux18.IN3
x[9] => Mux19.IN2
x[10] => Mux15.IN5
x[10] => Mux16.IN4
x[10] => Mux17.IN3
x[10] => Mux18.IN2
x[11] => Mux14.IN5
x[11] => Mux15.IN4
x[11] => Mux16.IN3
x[11] => Mux17.IN2
x[12] => Mux13.IN5
x[12] => Mux14.IN4
x[12] => Mux15.IN3
x[12] => Mux16.IN2
x[13] => Mux12.IN5
x[13] => Mux13.IN4
x[13] => Mux14.IN3
x[13] => Mux15.IN2
x[14] => Mux11.IN5
x[14] => Mux12.IN4
x[14] => Mux13.IN3
x[14] => Mux14.IN2
x[15] => Mux10.IN5
x[15] => Mux11.IN4
x[15] => Mux12.IN3
x[15] => Mux13.IN2
x[16] => Mux9.IN5
x[16] => Mux10.IN4
x[16] => Mux11.IN3
x[16] => Mux12.IN2
x[17] => Mux8.IN5
x[17] => Mux9.IN4
x[17] => Mux10.IN3
x[17] => Mux11.IN2
x[18] => Mux7.IN5
x[18] => Mux8.IN4
x[18] => Mux9.IN3
x[18] => Mux10.IN2
x[19] => Mux6.IN5
x[19] => Mux7.IN4
x[19] => Mux8.IN3
x[19] => Mux9.IN2
x[20] => Mux5.IN5
x[20] => Mux6.IN4
x[20] => Mux7.IN3
x[20] => Mux8.IN2
x[21] => Mux4.IN5
x[21] => Mux5.IN4
x[21] => Mux6.IN3
x[21] => Mux7.IN2
x[22] => Mux3.IN5
x[22] => Mux4.IN4
x[22] => Mux5.IN3
x[22] => Mux6.IN2
x[23] => Add3.IN22
x[23] => Add0.IN5
x[23] => Add2.IN6
x[24] => Add3.IN21
x[24] => Add0.IN10
x[24] => Add2.IN13
x[25] => Add3.IN20
x[25] => Add0.IN4
x[25] => Add2.IN5
x[26] => Add3.IN19
x[26] => Add0.IN3
x[26] => Add2.IN4
x[27] => Add3.IN18
x[27] => Add0.IN2
x[27] => Add2.IN3
x[28] => Add3.IN17
x[28] => Add0.IN9
x[28] => Add2.IN2
x[29] => Add3.IN16
x[29] => Add0.IN8
x[29] => Add2.IN1
x[30] => Add3.IN15
x[30] => Add0.IN1
x[30] => Add2.IN12
x[31] => Mux0.IN4
x[31] => Mux1.IN4
x[31] => xXorSign_uid24_fpToFxPTest_q[31].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[30].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[29].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[28].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[27].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[26].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[25].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[24].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[23].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[22].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[21].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[20].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[19].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[18].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[17].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[16].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[15].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[14].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[13].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[12].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[11].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[10].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[9].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[8].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[7].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[6].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[5].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[4].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[3].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[2].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[1].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[0].IN1
x[31] => Mux93.IN8
x[31] => Mux94.IN8
x[31] => Add1.IN36
x[31] => Add1.IN34
x[31] => Add1.IN35
r[0] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
opSel[0] => Mux0.IN5
opSel[0] => Mux1.IN5


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt
x[0] => Add6.IN45
x[0] => fpoint2_multi_dspba_delay:redist2.xin[0]
x[1] => Add6.IN44
x[1] => fpoint2_multi_dspba_delay:redist2.xin[1]
x[2] => Add6.IN43
x[2] => fpoint2_multi_dspba_delay:redist2.xin[2]
x[3] => Add6.IN42
x[3] => fpoint2_multi_dspba_delay:redist2.xin[3]
x[4] => Add6.IN41
x[4] => fpoint2_multi_dspba_delay:redist2.xin[4]
x[5] => Add6.IN40
x[5] => fpoint2_multi_dspba_delay:redist2.xin[5]
x[6] => Add6.IN39
x[6] => fpoint2_multi_dspba_delay:redist2.xin[6]
x[7] => Add6.IN38
x[7] => fpoint2_multi_dspba_delay:redist2.xin[7]
x[8] => Add6.IN37
x[8] => fpoint2_multi_dspba_delay:redist2.xin[8]
x[9] => Add6.IN36
x[9] => fpoint2_multi_dspba_delay:redist2.xin[9]
x[10] => Add6.IN35
x[10] => fpoint2_multi_dspba_delay:redist2.xin[10]
x[11] => Add6.IN34
x[11] => fpoint2_multi_dspba_delay:redist2.xin[11]
x[12] => Add6.IN33
x[12] => fpoint2_multi_dspba_delay:redist2.xin[12]
x[13] => Add6.IN32
x[13] => fpoint2_multi_dspba_delay:redist2.xin[13]
x[14] => Add6.IN31
x[14] => fpoint2_multi_dspba_delay:redist2.xin[14]
x[15] => Add6.IN30
x[15] => fpoint2_multi_dspba_delay:redist2.xin[15]
x[16] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[0]
x[16] => fpoint2_multi_dspba_delay:redist4.xin[0]
x[16] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => Add6.IN52
x[17] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[1]
x[17] => fpoint2_multi_dspba_delay:redist4.xin[1]
x[17] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => Add6.IN51
x[18] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[2]
x[18] => fpoint2_multi_dspba_delay:redist4.xin[2]
x[18] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => Add6.IN50
x[19] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[3]
x[19] => fpoint2_multi_dspba_delay:redist4.xin[3]
x[19] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => Add6.IN49
x[20] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[4]
x[20] => fpoint2_multi_dspba_delay:redist4.xin[4]
x[20] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => Add6.IN48
x[21] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[5]
x[21] => fpoint2_multi_dspba_delay:redist4.xin[5]
x[21] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => Add6.IN47
x[22] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[6]
x[22] => fpoint2_multi_dspba_delay:redist4.xin[6]
x[22] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => Add6.IN46
x[23] => Add3.IN18
x[23] => Add4.IN18
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => Equal0.IN7
x[23] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[7]
x[23] => fpoint2_multi_dspba_delay:redist4.xin[7]
x[23] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => Equal2.IN7
x[24] => Add3.IN17
x[24] => Add4.IN17
x[24] => Equal0.IN6
x[24] => Equal2.IN6
x[25] => Add3.IN16
x[25] => Add4.IN16
x[25] => Equal0.IN5
x[25] => Equal2.IN5
x[26] => Add3.IN15
x[26] => Add4.IN15
x[26] => Equal0.IN4
x[26] => Equal2.IN4
x[27] => Add3.IN14
x[27] => Add4.IN14
x[27] => Equal0.IN3
x[27] => Equal2.IN3
x[28] => Add3.IN13
x[28] => Add4.IN13
x[28] => Equal0.IN2
x[28] => Equal2.IN2
x[29] => Add3.IN12
x[29] => Add4.IN12
x[29] => Equal0.IN1
x[29] => Equal2.IN1
x[30] => Add3.IN11
x[30] => Add4.IN11
x[30] => Equal0.IN0
x[30] => Equal2.IN0
x[31] => negZero_uid59_fpSqrtTest_q_i[0].IN1
x[31] => minReg_uid44_fpSqrtTest_q[0].IN1
x[31] => minInf_uid45_fpSqrtTest_q[0].IN1
x[31] => Mux0.IN16
x[31] => Mux1.IN16
x[31] => inInfAndNotNeg_uid43_fpSqrtTest_q[0].IN1
r[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:redist0.xout[0]
clk => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.clk
clk => fracSel_uid49_fpSqrtTest_q[0].CLK
clk => fracSel_uid49_fpSqrtTest_q[1].CLK
clk => redist6_wraddr_q[0].CLK
clk => redist6_wraddr_q[1].CLK
clk => expRMux_uid33_fpSqrtTest_q[0].CLK
clk => expRMux_uid33_fpSqrtTest_q[1].CLK
clk => expRMux_uid33_fpSqrtTest_q[2].CLK
clk => expRMux_uid33_fpSqrtTest_q[3].CLK
clk => expRMux_uid33_fpSqrtTest_q[4].CLK
clk => expRMux_uid33_fpSqrtTest_q[5].CLK
clk => expRMux_uid33_fpSqrtTest_q[6].CLK
clk => expRMux_uid33_fpSqrtTest_q[7].CLK
clk => redist6_rdcnt_i[0].CLK
clk => redist6_rdcnt_i[1].CLK
clk => redist6_sticky_ena_q[0].CLK
clk => redist6_cmpReg_q[0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].CLK
clk => fpoint2_multi_dspba_delay:redist0.clk
clk => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.clock0
clk => fpoint2_multi_dspba_delay:redist2.clk
clk => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.clk
clk => fpoint2_multi_dspba_delay:redist4.clk
clk => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.clock0
clk => fpoint2_multi_dspba_delay:redist3.clk
clk => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.clk
clk => fpoint2_multi_dspba_delay:redist5.clk
clk => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.clock0
clk => altsyncram:redist6_mem_dmem.clock0
clk => altsyncram:redist6_mem_dmem.clock1
clk => fpoint2_multi_dspba_delay:redist1.clk
reset_req => redist6_mem_ab[1].OUTPUTSELECT
reset_req => redist6_mem_ab[0].OUTPUTSELECT
reset_req => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist0.ena
reset_req => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => fpoint2_multi_dspba_delay:redist2.ena
reset_req => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist4.ena
reset_req => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => fpoint2_multi_dspba_delay:redist3.ena
reset_req => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist5.ena
reset_req => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => redist6_enaAnd_q[0].IN1
reset_req => altsyncram:redist6_mem_dmem.wren_a
reset_req => fpoint2_multi_dspba_delay:redist1.ena
reset_req => redist6_nor_q.IN1
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].ENA
reset_req => redist6_cmpReg_q[0].ENA
reset_req => redist6_rdcnt_i[1].ENA
reset_req => redist6_rdcnt_i[0].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[7].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[6].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[5].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[4].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[3].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[2].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[1].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[0].ENA
reset_req => fracSel_uid49_fpSqrtTest_q[1].ENA
reset_req => fracSel_uid49_fpSqrtTest_q[0].ENA
areset => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.aclr
areset => fracSel_uid49_fpSqrtTest_q[0].PRESET
areset => fracSel_uid49_fpSqrtTest_q[1].ACLR
areset => redist6_wraddr_q[0].ACLR
areset => redist6_wraddr_q[1].ACLR
areset => expRMux_uid33_fpSqrtTest_q[0].ACLR
areset => expRMux_uid33_fpSqrtTest_q[1].ACLR
areset => expRMux_uid33_fpSqrtTest_q[2].ACLR
areset => expRMux_uid33_fpSqrtTest_q[3].ACLR
areset => expRMux_uid33_fpSqrtTest_q[4].ACLR
areset => expRMux_uid33_fpSqrtTest_q[5].ACLR
areset => expRMux_uid33_fpSqrtTest_q[6].ACLR
areset => expRMux_uid33_fpSqrtTest_q[7].ACLR
areset => redist6_rdcnt_i[0].PRESET
areset => redist6_rdcnt_i[1].ACLR
areset => redist6_sticky_ena_q[0].ACLR
areset => redist6_cmpReg_q[0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].ACLR
areset => fpoint2_multi_dspba_delay:redist0.aclr
areset => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.aclr0
areset => fpoint2_multi_dspba_delay:redist2.aclr
areset => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.aclr
areset => fpoint2_multi_dspba_delay:redist4.aclr
areset => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.aclr0
areset => fpoint2_multi_dspba_delay:redist3.aclr
areset => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.aclr
areset => fpoint2_multi_dspba_delay:redist5.aclr
areset => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.aclr0
areset => altsyncram:redist6_mem_dmem.aclr1
areset => fpoint2_multi_dspba_delay:redist1.aclr


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_rf44:auto_generated.address_a[0]
address_a[1] => altsyncram_rf44:auto_generated.address_a[1]
address_a[2] => altsyncram_rf44:auto_generated.address_a[2]
address_a[3] => altsyncram_rf44:auto_generated.address_a[3]
address_a[4] => altsyncram_rf44:auto_generated.address_a[4]
address_a[5] => altsyncram_rf44:auto_generated.address_a[5]
address_a[6] => altsyncram_rf44:auto_generated.address_a[6]
address_a[7] => altsyncram_rf44:auto_generated.address_a[7]
address_b[0] => altsyncram_rf44:auto_generated.address_b[0]
address_b[1] => altsyncram_rf44:auto_generated.address_b[1]
address_b[2] => altsyncram_rf44:auto_generated.address_b[2]
address_b[3] => altsyncram_rf44:auto_generated.address_b[3]
address_b[4] => altsyncram_rf44:auto_generated.address_b[4]
address_b[5] => altsyncram_rf44:auto_generated.address_b[5]
address_b[6] => altsyncram_rf44:auto_generated.address_b[6]
address_b[7] => altsyncram_rf44:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rf44:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_rf44:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_rf44:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_rf44:auto_generated.q_b[0]
q_b[1] <= altsyncram_rf44:auto_generated.q_b[1]
q_b[2] <= altsyncram_rf44:auto_generated.q_b[2]
q_b[3] <= altsyncram_rf44:auto_generated.q_b[3]
q_b[4] <= altsyncram_rf44:auto_generated.q_b[4]
q_b[5] <= altsyncram_rf44:auto_generated.q_b[5]
q_b[6] <= altsyncram_rf44:auto_generated.q_b[6]
q_b[7] <= altsyncram_rf44:auto_generated.q_b[7]
q_b[8] <= altsyncram_rf44:auto_generated.q_b[8]
q_b[9] <= altsyncram_rf44:auto_generated.q_b[9]
q_b[10] <= altsyncram_rf44:auto_generated.q_b[10]
q_b[11] <= altsyncram_rf44:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_rf44:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
address_a[0] => altsyncram_pf44:auto_generated.address_a[0]
address_a[1] => altsyncram_pf44:auto_generated.address_a[1]
address_a[2] => altsyncram_pf44:auto_generated.address_a[2]
address_a[3] => altsyncram_pf44:auto_generated.address_a[3]
address_a[4] => altsyncram_pf44:auto_generated.address_a[4]
address_a[5] => altsyncram_pf44:auto_generated.address_a[5]
address_a[6] => altsyncram_pf44:auto_generated.address_a[6]
address_a[7] => altsyncram_pf44:auto_generated.address_a[7]
address_b[0] => altsyncram_pf44:auto_generated.address_b[0]
address_b[1] => altsyncram_pf44:auto_generated.address_b[1]
address_b[2] => altsyncram_pf44:auto_generated.address_b[2]
address_b[3] => altsyncram_pf44:auto_generated.address_b[3]
address_b[4] => altsyncram_pf44:auto_generated.address_b[4]
address_b[5] => altsyncram_pf44:auto_generated.address_b[5]
address_b[6] => altsyncram_pf44:auto_generated.address_b[6]
address_b[7] => altsyncram_pf44:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pf44:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_pf44:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_pf44:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_b[0] <= altsyncram_pf44:auto_generated.q_b[0]
q_b[1] <= altsyncram_pf44:auto_generated.q_b[1]
q_b[2] <= altsyncram_pf44:auto_generated.q_b[2]
q_b[3] <= altsyncram_pf44:auto_generated.q_b[3]
q_b[4] <= altsyncram_pf44:auto_generated.q_b[4]
q_b[5] <= altsyncram_pf44:auto_generated.q_b[5]
q_b[6] <= altsyncram_pf44:auto_generated.q_b[6]
q_b[7] <= altsyncram_pf44:auto_generated.q_b[7]
q_b[8] <= altsyncram_pf44:auto_generated.q_b[8]
q_b[9] <= altsyncram_pf44:auto_generated.q_b[9]
q_b[10] <= altsyncram_pf44:auto_generated.q_b[10]
q_b[11] <= altsyncram_pf44:auto_generated.q_b[11]
q_b[12] <= altsyncram_pf44:auto_generated.q_b[12]
q_b[13] <= altsyncram_pf44:auto_generated.q_b[13]
q_b[14] <= altsyncram_pf44:auto_generated.q_b[14]
q_b[15] <= altsyncram_pf44:auto_generated.q_b[15]
q_b[16] <= altsyncram_pf44:auto_generated.q_b[16]
q_b[17] <= altsyncram_pf44:auto_generated.q_b[17]
q_b[18] <= altsyncram_pf44:auto_generated.q_b[18]
q_b[19] <= altsyncram_pf44:auto_generated.q_b[19]
q_b[20] <= altsyncram_pf44:auto_generated.q_b[20]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_pf44:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist3
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xin[36] => xout[36].DATAIN
xin[37] => xout[37].DATAIN
xin[38] => xout[38].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= xin[36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= xin[37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= xin[38].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
address_a[0] => altsyncram_gg44:auto_generated.address_a[0]
address_a[1] => altsyncram_gg44:auto_generated.address_a[1]
address_a[2] => altsyncram_gg44:auto_generated.address_a[2]
address_a[3] => altsyncram_gg44:auto_generated.address_a[3]
address_a[4] => altsyncram_gg44:auto_generated.address_a[4]
address_a[5] => altsyncram_gg44:auto_generated.address_a[5]
address_a[6] => altsyncram_gg44:auto_generated.address_a[6]
address_a[7] => altsyncram_gg44:auto_generated.address_a[7]
address_b[0] => altsyncram_gg44:auto_generated.address_b[0]
address_b[1] => altsyncram_gg44:auto_generated.address_b[1]
address_b[2] => altsyncram_gg44:auto_generated.address_b[2]
address_b[3] => altsyncram_gg44:auto_generated.address_b[3]
address_b[4] => altsyncram_gg44:auto_generated.address_b[4]
address_b[5] => altsyncram_gg44:auto_generated.address_b[5]
address_b[6] => altsyncram_gg44:auto_generated.address_b[6]
address_b[7] => altsyncram_gg44:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gg44:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_gg44:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_gg44:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_b[0] <= altsyncram_gg44:auto_generated.q_b[0]
q_b[1] <= altsyncram_gg44:auto_generated.q_b[1]
q_b[2] <= altsyncram_gg44:auto_generated.q_b[2]
q_b[3] <= altsyncram_gg44:auto_generated.q_b[3]
q_b[4] <= altsyncram_gg44:auto_generated.q_b[4]
q_b[5] <= altsyncram_gg44:auto_generated.q_b[5]
q_b[6] <= altsyncram_gg44:auto_generated.q_b[6]
q_b[7] <= altsyncram_gg44:auto_generated.q_b[7]
q_b[8] <= altsyncram_gg44:auto_generated.q_b[8]
q_b[9] <= altsyncram_gg44:auto_generated.q_b[9]
q_b[10] <= altsyncram_gg44:auto_generated.q_b[10]
q_b[11] <= altsyncram_gg44:auto_generated.q_b[11]
q_b[12] <= altsyncram_gg44:auto_generated.q_b[12]
q_b[13] <= altsyncram_gg44:auto_generated.q_b[13]
q_b[14] <= altsyncram_gg44:auto_generated.q_b[14]
q_b[15] <= altsyncram_gg44:auto_generated.q_b[15]
q_b[16] <= altsyncram_gg44:auto_generated.q_b[16]
q_b[17] <= altsyncram_gg44:auto_generated.q_b[17]
q_b[18] <= altsyncram_gg44:auto_generated.q_b[18]
q_b[19] <= altsyncram_gg44:auto_generated.q_b[19]
q_b[20] <= altsyncram_gg44:auto_generated.q_b[20]
q_b[21] <= altsyncram_gg44:auto_generated.q_b[21]
q_b[22] <= altsyncram_gg44:auto_generated.q_b[22]
q_b[23] <= altsyncram_gg44:auto_generated.q_b[23]
q_b[24] <= altsyncram_gg44:auto_generated.q_b[24]
q_b[25] <= altsyncram_gg44:auto_generated.q_b[25]
q_b[26] <= altsyncram_gg44:auto_generated.q_b[26]
q_b[27] <= altsyncram_gg44:auto_generated.q_b[27]
q_b[28] <= altsyncram_gg44:auto_generated.q_b[28]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem
wren_a => altsyncram_5pv3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5pv3:auto_generated.data_a[0]
data_a[1] => altsyncram_5pv3:auto_generated.data_a[1]
data_a[2] => altsyncram_5pv3:auto_generated.data_a[2]
data_a[3] => altsyncram_5pv3:auto_generated.data_a[3]
data_a[4] => altsyncram_5pv3:auto_generated.data_a[4]
data_a[5] => altsyncram_5pv3:auto_generated.data_a[5]
data_a[6] => altsyncram_5pv3:auto_generated.data_a[6]
data_a[7] => altsyncram_5pv3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_5pv3:auto_generated.address_a[0]
address_a[1] => altsyncram_5pv3:auto_generated.address_a[1]
address_b[0] => altsyncram_5pv3:auto_generated.address_b[0]
address_b[1] => altsyncram_5pv3:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5pv3:auto_generated.clock0
clock1 => altsyncram_5pv3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_5pv3:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_5pv3:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_5pv3:auto_generated.q_b[0]
q_b[1] <= altsyncram_5pv3:auto_generated.q_b[1]
q_b[2] <= altsyncram_5pv3:auto_generated.q_b[2]
q_b[3] <= altsyncram_5pv3:auto_generated.q_b[3]
q_b[4] <= altsyncram_5pv3:auto_generated.q_b[4]
q_b[5] <= altsyncram_5pv3:auto_generated.q_b[5]
q_b[6] <= altsyncram_5pv3:auto_generated.q_b[6]
q_b[7] <= altsyncram_5pv3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_5pv3:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[4][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[4][1].ACLR
ena => delay_signals[4][1].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xin[1] => delay_signals[4][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|gain_fsm:fsm_R
CLK => prev_datab[0].CLK
CLK => prev_datab[1].CLK
CLK => prev_datab[2].CLK
CLK => prev_datab[3].CLK
CLK => prev_datab[4].CLK
CLK => prev_datab[5].CLK
CLK => prev_datab[6].CLK
CLK => prev_datab[7].CLK
CLK => prev_datab[8].CLK
CLK => prev_datab[9].CLK
CLK => prev_datab[10].CLK
CLK => prev_datab[11].CLK
CLK => prev_datab[12].CLK
CLK => prev_datab[13].CLK
CLK => prev_datab[14].CLK
CLK => prev_datab[15].CLK
CLK => prev_datab[16].CLK
CLK => prev_datab[17].CLK
CLK => prev_datab[18].CLK
CLK => prev_datab[19].CLK
CLK => prev_datab[20].CLK
CLK => prev_datab[21].CLK
CLK => prev_datab[22].CLK
CLK => prev_datab[23].CLK
CLK => prev_datab[24].CLK
CLK => prev_datab[25].CLK
CLK => prev_datab[26].CLK
CLK => prev_datab[27].CLK
CLK => prev_datab[28].CLK
CLK => prev_datab[29].CLK
CLK => prev_datab[30].CLK
CLK => prev_datab[31].CLK
CLK => prev_dataa[0].CLK
CLK => prev_dataa[1].CLK
CLK => prev_dataa[2].CLK
CLK => prev_dataa[3].CLK
CLK => prev_dataa[4].CLK
CLK => prev_dataa[5].CLK
CLK => prev_dataa[6].CLK
CLK => prev_dataa[7].CLK
CLK => prev_dataa[8].CLK
CLK => prev_dataa[9].CLK
CLK => prev_dataa[10].CLK
CLK => prev_dataa[11].CLK
CLK => prev_dataa[12].CLK
CLK => prev_dataa[13].CLK
CLK => prev_dataa[14].CLK
CLK => prev_dataa[15].CLK
CLK => prev_dataa[16].CLK
CLK => prev_dataa[17].CLK
CLK => prev_dataa[18].CLK
CLK => prev_dataa[19].CLK
CLK => prev_dataa[20].CLK
CLK => prev_dataa[21].CLK
CLK => prev_dataa[22].CLK
CLK => prev_dataa[23].CLK
CLK => prev_dataa[24].CLK
CLK => prev_dataa[25].CLK
CLK => prev_dataa[26].CLK
CLK => prev_dataa[27].CLK
CLK => prev_dataa[28].CLK
CLK => prev_dataa[29].CLK
CLK => prev_dataa[30].CLK
CLK => prev_dataa[31].CLK
CLK => prev_modified_sample[0].CLK
CLK => prev_modified_sample[1].CLK
CLK => prev_modified_sample[2].CLK
CLK => prev_modified_sample[3].CLK
CLK => prev_modified_sample[4].CLK
CLK => prev_modified_sample[5].CLK
CLK => prev_modified_sample[6].CLK
CLK => prev_modified_sample[7].CLK
CLK => prev_modified_sample[8].CLK
CLK => prev_modified_sample[9].CLK
CLK => prev_modified_sample[10].CLK
CLK => prev_modified_sample[11].CLK
CLK => prev_modified_sample[12].CLK
CLK => prev_modified_sample[13].CLK
CLK => prev_modified_sample[14].CLK
CLK => prev_modified_sample[15].CLK
CLK => prev_modified_sample[16].CLK
CLK => prev_modified_sample[17].CLK
CLK => prev_modified_sample[18].CLK
CLK => prev_modified_sample[19].CLK
CLK => prev_modified_sample[20].CLK
CLK => prev_modified_sample[21].CLK
CLK => prev_modified_sample[22].CLK
CLK => prev_modified_sample[23].CLK
CLK => prev_modified_sample[24].CLK
CLK => prev_modified_sample[25].CLK
CLK => prev_modified_sample[26].CLK
CLK => prev_modified_sample[27].CLK
CLK => prev_modified_sample[28].CLK
CLK => prev_modified_sample[29].CLK
CLK => prev_modified_sample[30].CLK
CLK => prev_modified_sample[31].CLK
CLK => state~1.DATAIN
RESET => state.OUTPUTSELECT
RESET => state.OUTPUTSELECT
RESET => state.OUTPUTSELECT
RESET => state.OUTPUTSELECT
RESET => state.OUTPUTSELECT
RESET => state.OUTPUTSELECT
RESET => state.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_modified_sample.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_dataa.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
RESET => prev_datab.OUTPUTSELECT
READY => next_state.FLOATIS_WAIT.DATAB
READY => Selector33.IN4
READY => Selector0.IN2
sample[0] => Selector32.IN4
sample[1] => Selector31.IN4
sample[2] => Selector30.IN4
sample[3] => Selector29.IN4
sample[4] => Selector28.IN4
sample[5] => Selector27.IN4
sample[6] => Selector26.IN4
sample[7] => Selector25.IN4
sample[8] => Selector24.IN4
sample[9] => Selector23.IN4
sample[10] => Selector22.IN4
sample[11] => Selector21.IN4
sample[12] => Selector20.IN4
sample[13] => Selector19.IN4
sample[14] => Selector18.IN4
sample[15] => Selector17.IN4
sample[16] => Selector16.IN4
sample[17] => Selector15.IN4
sample[18] => Selector14.IN4
sample[19] => Selector13.IN4
sample[20] => Selector12.IN4
sample[21] => Selector11.IN4
sample[22] => Selector10.IN4
sample[23] => Selector9.IN4
sample[24] => Selector8.IN4
sample[25] => Selector7.IN4
sample[26] => Selector6.IN4
sample[27] => Selector5.IN4
sample[28] => Selector4.IN4
sample[29] => Selector3.IN4
sample[30] => Selector2.IN4
sample[31] => Selector1.IN4
float_multiplier[0] => s2_datab.DATAB
float_multiplier[1] => s2_datab.DATAB
float_multiplier[2] => s2_datab.DATAB
float_multiplier[3] => s2_datab.DATAB
float_multiplier[4] => s2_datab.DATAB
float_multiplier[5] => s2_datab.DATAB
float_multiplier[6] => s2_datab.DATAB
float_multiplier[7] => s2_datab.DATAB
float_multiplier[8] => s2_datab.DATAB
float_multiplier[9] => s2_datab.DATAB
float_multiplier[10] => s2_datab.DATAB
float_multiplier[11] => s2_datab.DATAB
float_multiplier[12] => s2_datab.DATAB
float_multiplier[13] => s2_datab.DATAB
float_multiplier[14] => s2_datab.DATAB
float_multiplier[15] => s2_datab.DATAB
float_multiplier[16] => s2_datab.DATAB
float_multiplier[17] => s2_datab.DATAB
float_multiplier[18] => s2_datab.DATAB
float_multiplier[19] => s2_datab.DATAB
float_multiplier[20] => s2_datab.DATAB
float_multiplier[21] => s2_datab.DATAB
float_multiplier[22] => s2_datab.DATAB
float_multiplier[23] => s2_datab.DATAB
float_multiplier[24] => s2_datab.DATAB
float_multiplier[25] => s2_datab.DATAB
float_multiplier[26] => s2_datab.DATAB
float_multiplier[27] => s2_datab.DATAB
float_multiplier[28] => s2_datab.DATAB
float_multiplier[29] => s2_datab.DATAB
float_multiplier[30] => s2_datab.DATAB
float_multiplier[31] => s2_datab.DATAB
modified_sample[0] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[1] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[2] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[3] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[4] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[5] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[6] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[7] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[8] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[9] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[10] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[11] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[12] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[13] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[14] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[15] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[16] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[17] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[18] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[19] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[20] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[21] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[22] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[23] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[24] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[25] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[26] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[27] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[28] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[29] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[30] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
modified_sample[31] <= modified_sample.DB_MAX_OUTPUT_PORT_TYPE
s2_result[0] => s2_dataa.DATAB
s2_result[0] => modified_sample.DATAB
s2_result[1] => s2_dataa.DATAB
s2_result[1] => modified_sample.DATAB
s2_result[2] => s2_dataa.DATAB
s2_result[2] => modified_sample.DATAB
s2_result[3] => s2_dataa.DATAB
s2_result[3] => modified_sample.DATAB
s2_result[4] => s2_dataa.DATAB
s2_result[4] => modified_sample.DATAB
s2_result[5] => s2_dataa.DATAB
s2_result[5] => modified_sample.DATAB
s2_result[6] => s2_dataa.DATAB
s2_result[6] => modified_sample.DATAB
s2_result[7] => s2_dataa.DATAB
s2_result[7] => modified_sample.DATAB
s2_result[8] => s2_dataa.DATAB
s2_result[8] => modified_sample.DATAB
s2_result[9] => s2_dataa.DATAB
s2_result[9] => modified_sample.DATAB
s2_result[10] => s2_dataa.DATAB
s2_result[10] => modified_sample.DATAB
s2_result[11] => s2_dataa.DATAB
s2_result[11] => modified_sample.DATAB
s2_result[12] => s2_dataa.DATAB
s2_result[12] => modified_sample.DATAB
s2_result[13] => s2_dataa.DATAB
s2_result[13] => modified_sample.DATAB
s2_result[14] => s2_dataa.DATAB
s2_result[14] => modified_sample.DATAB
s2_result[15] => s2_dataa.DATAB
s2_result[15] => modified_sample.DATAB
s2_result[16] => s2_dataa.DATAB
s2_result[16] => modified_sample.DATAB
s2_result[17] => s2_dataa.DATAB
s2_result[17] => modified_sample.DATAB
s2_result[18] => s2_dataa.DATAB
s2_result[18] => modified_sample.DATAB
s2_result[19] => s2_dataa.DATAB
s2_result[19] => modified_sample.DATAB
s2_result[20] => s2_dataa.DATAB
s2_result[20] => modified_sample.DATAB
s2_result[21] => s2_dataa.DATAB
s2_result[21] => modified_sample.DATAB
s2_result[22] => s2_dataa.DATAB
s2_result[22] => modified_sample.DATAB
s2_result[23] => s2_dataa.DATAB
s2_result[23] => modified_sample.DATAB
s2_result[24] => s2_dataa.DATAB
s2_result[24] => modified_sample.DATAB
s2_result[25] => s2_dataa.DATAB
s2_result[25] => modified_sample.DATAB
s2_result[26] => s2_dataa.DATAB
s2_result[26] => modified_sample.DATAB
s2_result[27] => s2_dataa.DATAB
s2_result[27] => modified_sample.DATAB
s2_result[28] => s2_dataa.DATAB
s2_result[28] => modified_sample.DATAB
s2_result[29] => s2_dataa.DATAB
s2_result[29] => modified_sample.DATAB
s2_result[30] => s2_dataa.DATAB
s2_result[30] => modified_sample.DATAB
s2_result[31] => s2_dataa.DATAB
s2_result[31] => modified_sample.DATAB
s2_dataa[0] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[1] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[2] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[3] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[4] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[5] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[6] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[7] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[8] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[9] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[10] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[11] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[12] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[13] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[14] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[15] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[16] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[17] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[18] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[19] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[20] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[21] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[22] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[23] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[24] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[25] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[26] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[27] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[28] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[29] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[30] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
s2_dataa[31] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[0] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[1] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[2] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[3] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[4] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[5] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[6] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[7] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[8] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[9] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[10] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[11] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[12] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[13] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[14] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[15] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[16] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[17] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[18] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[19] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[20] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[21] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[22] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[23] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[24] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[25] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[26] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[27] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[28] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[29] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[30] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_datab[31] <= s2_datab.DB_MAX_OUTPUT_PORT_TYPE
s2_n[0] <= s2_n.DB_MAX_OUTPUT_PORT_TYPE
s2_n[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
s2_n[2] <= s2_n.DB_MAX_OUTPUT_PORT_TYPE
s2_start <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => s2_dataa.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT
s2_done => modified_sample.OUTPUTSELECT


|part1|volumeControl:vol|float:inst_R
s1_dataa[0] => s1_dataa[0].IN1
s1_dataa[1] => s1_dataa[1].IN1
s1_dataa[2] => s1_dataa[2].IN1
s1_dataa[3] => s1_dataa[3].IN1
s1_dataa[4] => s1_dataa[4].IN1
s1_dataa[5] => s1_dataa[5].IN1
s1_dataa[6] => s1_dataa[6].IN1
s1_dataa[7] => s1_dataa[7].IN1
s1_dataa[8] => s1_dataa[8].IN1
s1_dataa[9] => s1_dataa[9].IN1
s1_dataa[10] => s1_dataa[10].IN1
s1_dataa[11] => s1_dataa[11].IN1
s1_dataa[12] => s1_dataa[12].IN1
s1_dataa[13] => s1_dataa[13].IN1
s1_dataa[14] => s1_dataa[14].IN1
s1_dataa[15] => s1_dataa[15].IN1
s1_dataa[16] => s1_dataa[16].IN1
s1_dataa[17] => s1_dataa[17].IN1
s1_dataa[18] => s1_dataa[18].IN1
s1_dataa[19] => s1_dataa[19].IN1
s1_dataa[20] => s1_dataa[20].IN1
s1_dataa[21] => s1_dataa[21].IN1
s1_dataa[22] => s1_dataa[22].IN1
s1_dataa[23] => s1_dataa[23].IN1
s1_dataa[24] => s1_dataa[24].IN1
s1_dataa[25] => s1_dataa[25].IN1
s1_dataa[26] => s1_dataa[26].IN1
s1_dataa[27] => s1_dataa[27].IN1
s1_dataa[28] => s1_dataa[28].IN1
s1_dataa[29] => s1_dataa[29].IN1
s1_dataa[30] => s1_dataa[30].IN1
s1_dataa[31] => s1_dataa[31].IN1
s1_datab[0] => s1_datab[0].IN1
s1_datab[1] => s1_datab[1].IN1
s1_datab[2] => s1_datab[2].IN1
s1_datab[3] => s1_datab[3].IN1
s1_datab[4] => s1_datab[4].IN1
s1_datab[5] => s1_datab[5].IN1
s1_datab[6] => s1_datab[6].IN1
s1_datab[7] => s1_datab[7].IN1
s1_datab[8] => s1_datab[8].IN1
s1_datab[9] => s1_datab[9].IN1
s1_datab[10] => s1_datab[10].IN1
s1_datab[11] => s1_datab[11].IN1
s1_datab[12] => s1_datab[12].IN1
s1_datab[13] => s1_datab[13].IN1
s1_datab[14] => s1_datab[14].IN1
s1_datab[15] => s1_datab[15].IN1
s1_datab[16] => s1_datab[16].IN1
s1_datab[17] => s1_datab[17].IN1
s1_datab[18] => s1_datab[18].IN1
s1_datab[19] => s1_datab[19].IN1
s1_datab[20] => s1_datab[20].IN1
s1_datab[21] => s1_datab[21].IN1
s1_datab[22] => s1_datab[22].IN1
s1_datab[23] => s1_datab[23].IN1
s1_datab[24] => s1_datab[24].IN1
s1_datab[25] => s1_datab[25].IN1
s1_datab[26] => s1_datab[26].IN1
s1_datab[27] => s1_datab[27].IN1
s1_datab[28] => s1_datab[28].IN1
s1_datab[29] => s1_datab[29].IN1
s1_datab[30] => s1_datab[30].IN1
s1_datab[31] => s1_datab[31].IN1
s1_n[0] => s1_n[0].IN1
s1_n[1] => s1_n[1].IN1
s1_n[2] => s1_n[2].IN1
s1_n[3] => s1_n[3].IN1
s1_result[0] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[1] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[2] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[3] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[4] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[5] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[6] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[7] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[8] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[9] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[10] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[11] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[12] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[13] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[14] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[15] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[16] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[17] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[18] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[19] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[20] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[21] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[22] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[23] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[24] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[25] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[26] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[27] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[28] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[29] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[30] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s1_result[31] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s1_result
s2_clk => s2_clk.IN1
s2_clk_en => s2_clk_en.IN1
s2_dataa[0] => s2_dataa[0].IN1
s2_dataa[1] => s2_dataa[1].IN1
s2_dataa[2] => s2_dataa[2].IN1
s2_dataa[3] => s2_dataa[3].IN1
s2_dataa[4] => s2_dataa[4].IN1
s2_dataa[5] => s2_dataa[5].IN1
s2_dataa[6] => s2_dataa[6].IN1
s2_dataa[7] => s2_dataa[7].IN1
s2_dataa[8] => s2_dataa[8].IN1
s2_dataa[9] => s2_dataa[9].IN1
s2_dataa[10] => s2_dataa[10].IN1
s2_dataa[11] => s2_dataa[11].IN1
s2_dataa[12] => s2_dataa[12].IN1
s2_dataa[13] => s2_dataa[13].IN1
s2_dataa[14] => s2_dataa[14].IN1
s2_dataa[15] => s2_dataa[15].IN1
s2_dataa[16] => s2_dataa[16].IN1
s2_dataa[17] => s2_dataa[17].IN1
s2_dataa[18] => s2_dataa[18].IN1
s2_dataa[19] => s2_dataa[19].IN1
s2_dataa[20] => s2_dataa[20].IN1
s2_dataa[21] => s2_dataa[21].IN1
s2_dataa[22] => s2_dataa[22].IN1
s2_dataa[23] => s2_dataa[23].IN1
s2_dataa[24] => s2_dataa[24].IN1
s2_dataa[25] => s2_dataa[25].IN1
s2_dataa[26] => s2_dataa[26].IN1
s2_dataa[27] => s2_dataa[27].IN1
s2_dataa[28] => s2_dataa[28].IN1
s2_dataa[29] => s2_dataa[29].IN1
s2_dataa[30] => s2_dataa[30].IN1
s2_dataa[31] => s2_dataa[31].IN1
s2_datab[0] => s2_datab[0].IN1
s2_datab[1] => s2_datab[1].IN1
s2_datab[2] => s2_datab[2].IN1
s2_datab[3] => s2_datab[3].IN1
s2_datab[4] => s2_datab[4].IN1
s2_datab[5] => s2_datab[5].IN1
s2_datab[6] => s2_datab[6].IN1
s2_datab[7] => s2_datab[7].IN1
s2_datab[8] => s2_datab[8].IN1
s2_datab[9] => s2_datab[9].IN1
s2_datab[10] => s2_datab[10].IN1
s2_datab[11] => s2_datab[11].IN1
s2_datab[12] => s2_datab[12].IN1
s2_datab[13] => s2_datab[13].IN1
s2_datab[14] => s2_datab[14].IN1
s2_datab[15] => s2_datab[15].IN1
s2_datab[16] => s2_datab[16].IN1
s2_datab[17] => s2_datab[17].IN1
s2_datab[18] => s2_datab[18].IN1
s2_datab[19] => s2_datab[19].IN1
s2_datab[20] => s2_datab[20].IN1
s2_datab[21] => s2_datab[21].IN1
s2_datab[22] => s2_datab[22].IN1
s2_datab[23] => s2_datab[23].IN1
s2_datab[24] => s2_datab[24].IN1
s2_datab[25] => s2_datab[25].IN1
s2_datab[26] => s2_datab[26].IN1
s2_datab[27] => s2_datab[27].IN1
s2_datab[28] => s2_datab[28].IN1
s2_datab[29] => s2_datab[29].IN1
s2_datab[30] => s2_datab[30].IN1
s2_datab[31] => s2_datab[31].IN1
s2_n[0] => s2_n[0].IN1
s2_n[1] => s2_n[1].IN1
s2_n[2] => s2_n[2].IN1
s2_reset => s2_reset.IN1
s2_reset_req => s2_reset_req.IN1
s2_start => s2_start.IN1
s2_done <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_done
s2_result[0] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[1] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[2] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[3] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[4] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[5] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[6] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[7] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[8] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[9] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[10] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[11] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[12] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[13] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[14] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[15] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[16] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[17] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[18] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[19] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[20] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[21] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[22] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[23] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[24] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[25] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[26] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[27] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[28] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[29] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[30] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result
s2_result[31] <= float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0.s2_result


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0
s1_dataa[0] => s1_dataa[0].IN1
s1_dataa[1] => s1_dataa[1].IN1
s1_dataa[2] => s1_dataa[2].IN1
s1_dataa[3] => s1_dataa[3].IN1
s1_dataa[4] => s1_dataa[4].IN1
s1_dataa[5] => s1_dataa[5].IN1
s1_dataa[6] => s1_dataa[6].IN1
s1_dataa[7] => s1_dataa[7].IN1
s1_dataa[8] => s1_dataa[8].IN1
s1_dataa[9] => s1_dataa[9].IN1
s1_dataa[10] => s1_dataa[10].IN1
s1_dataa[11] => s1_dataa[11].IN1
s1_dataa[12] => s1_dataa[12].IN1
s1_dataa[13] => s1_dataa[13].IN1
s1_dataa[14] => s1_dataa[14].IN1
s1_dataa[15] => s1_dataa[15].IN1
s1_dataa[16] => s1_dataa[16].IN1
s1_dataa[17] => s1_dataa[17].IN1
s1_dataa[18] => s1_dataa[18].IN1
s1_dataa[19] => s1_dataa[19].IN1
s1_dataa[20] => s1_dataa[20].IN1
s1_dataa[21] => s1_dataa[21].IN1
s1_dataa[22] => s1_dataa[22].IN1
s1_dataa[23] => s1_dataa[23].IN1
s1_dataa[24] => s1_dataa[24].IN1
s1_dataa[25] => s1_dataa[25].IN1
s1_dataa[26] => s1_dataa[26].IN1
s1_dataa[27] => s1_dataa[27].IN1
s1_dataa[28] => s1_dataa[28].IN1
s1_dataa[29] => s1_dataa[29].IN1
s1_dataa[30] => s1_dataa[30].IN1
s1_dataa[31] => s1_dataa[31].IN1
s1_datab[0] => s1_datab[0].IN1
s1_datab[1] => s1_datab[1].IN1
s1_datab[2] => s1_datab[2].IN1
s1_datab[3] => s1_datab[3].IN1
s1_datab[4] => s1_datab[4].IN1
s1_datab[5] => s1_datab[5].IN1
s1_datab[6] => s1_datab[6].IN1
s1_datab[7] => s1_datab[7].IN1
s1_datab[8] => s1_datab[8].IN1
s1_datab[9] => s1_datab[9].IN1
s1_datab[10] => s1_datab[10].IN1
s1_datab[11] => s1_datab[11].IN1
s1_datab[12] => s1_datab[12].IN1
s1_datab[13] => s1_datab[13].IN1
s1_datab[14] => s1_datab[14].IN1
s1_datab[15] => s1_datab[15].IN1
s1_datab[16] => s1_datab[16].IN1
s1_datab[17] => s1_datab[17].IN1
s1_datab[18] => s1_datab[18].IN1
s1_datab[19] => s1_datab[19].IN1
s1_datab[20] => s1_datab[20].IN1
s1_datab[21] => s1_datab[21].IN1
s1_datab[22] => s1_datab[22].IN1
s1_datab[23] => s1_datab[23].IN1
s1_datab[24] => s1_datab[24].IN1
s1_datab[25] => s1_datab[25].IN1
s1_datab[26] => s1_datab[26].IN1
s1_datab[27] => s1_datab[27].IN1
s1_datab[28] => s1_datab[28].IN1
s1_datab[29] => s1_datab[29].IN1
s1_datab[30] => s1_datab[30].IN1
s1_datab[31] => s1_datab[31].IN1
s1_n[0] => s1_n[0].IN1
s1_n[1] => s1_n[1].IN1
s1_n[2] => s1_n[2].IN1
s1_n[3] => s1_n[3].IN1
s1_result[0] <= fpoint2_combi:fpci_combi.result
s1_result[1] <= fpoint2_combi:fpci_combi.result
s1_result[2] <= fpoint2_combi:fpci_combi.result
s1_result[3] <= fpoint2_combi:fpci_combi.result
s1_result[4] <= fpoint2_combi:fpci_combi.result
s1_result[5] <= fpoint2_combi:fpci_combi.result
s1_result[6] <= fpoint2_combi:fpci_combi.result
s1_result[7] <= fpoint2_combi:fpci_combi.result
s1_result[8] <= fpoint2_combi:fpci_combi.result
s1_result[9] <= fpoint2_combi:fpci_combi.result
s1_result[10] <= fpoint2_combi:fpci_combi.result
s1_result[11] <= fpoint2_combi:fpci_combi.result
s1_result[12] <= fpoint2_combi:fpci_combi.result
s1_result[13] <= fpoint2_combi:fpci_combi.result
s1_result[14] <= fpoint2_combi:fpci_combi.result
s1_result[15] <= fpoint2_combi:fpci_combi.result
s1_result[16] <= fpoint2_combi:fpci_combi.result
s1_result[17] <= fpoint2_combi:fpci_combi.result
s1_result[18] <= fpoint2_combi:fpci_combi.result
s1_result[19] <= fpoint2_combi:fpci_combi.result
s1_result[20] <= fpoint2_combi:fpci_combi.result
s1_result[21] <= fpoint2_combi:fpci_combi.result
s1_result[22] <= fpoint2_combi:fpci_combi.result
s1_result[23] <= fpoint2_combi:fpci_combi.result
s1_result[24] <= fpoint2_combi:fpci_combi.result
s1_result[25] <= fpoint2_combi:fpci_combi.result
s1_result[26] <= fpoint2_combi:fpci_combi.result
s1_result[27] <= fpoint2_combi:fpci_combi.result
s1_result[28] <= fpoint2_combi:fpci_combi.result
s1_result[29] <= fpoint2_combi:fpci_combi.result
s1_result[30] <= fpoint2_combi:fpci_combi.result
s1_result[31] <= fpoint2_combi:fpci_combi.result
s2_clk => s2_clk.IN1
s2_clk_en => s2_clk_en.IN1
s2_dataa[0] => s2_dataa[0].IN1
s2_dataa[1] => s2_dataa[1].IN1
s2_dataa[2] => s2_dataa[2].IN1
s2_dataa[3] => s2_dataa[3].IN1
s2_dataa[4] => s2_dataa[4].IN1
s2_dataa[5] => s2_dataa[5].IN1
s2_dataa[6] => s2_dataa[6].IN1
s2_dataa[7] => s2_dataa[7].IN1
s2_dataa[8] => s2_dataa[8].IN1
s2_dataa[9] => s2_dataa[9].IN1
s2_dataa[10] => s2_dataa[10].IN1
s2_dataa[11] => s2_dataa[11].IN1
s2_dataa[12] => s2_dataa[12].IN1
s2_dataa[13] => s2_dataa[13].IN1
s2_dataa[14] => s2_dataa[14].IN1
s2_dataa[15] => s2_dataa[15].IN1
s2_dataa[16] => s2_dataa[16].IN1
s2_dataa[17] => s2_dataa[17].IN1
s2_dataa[18] => s2_dataa[18].IN1
s2_dataa[19] => s2_dataa[19].IN1
s2_dataa[20] => s2_dataa[20].IN1
s2_dataa[21] => s2_dataa[21].IN1
s2_dataa[22] => s2_dataa[22].IN1
s2_dataa[23] => s2_dataa[23].IN1
s2_dataa[24] => s2_dataa[24].IN1
s2_dataa[25] => s2_dataa[25].IN1
s2_dataa[26] => s2_dataa[26].IN1
s2_dataa[27] => s2_dataa[27].IN1
s2_dataa[28] => s2_dataa[28].IN1
s2_dataa[29] => s2_dataa[29].IN1
s2_dataa[30] => s2_dataa[30].IN1
s2_dataa[31] => s2_dataa[31].IN1
s2_datab[0] => s2_datab[0].IN1
s2_datab[1] => s2_datab[1].IN1
s2_datab[2] => s2_datab[2].IN1
s2_datab[3] => s2_datab[3].IN1
s2_datab[4] => s2_datab[4].IN1
s2_datab[5] => s2_datab[5].IN1
s2_datab[6] => s2_datab[6].IN1
s2_datab[7] => s2_datab[7].IN1
s2_datab[8] => s2_datab[8].IN1
s2_datab[9] => s2_datab[9].IN1
s2_datab[10] => s2_datab[10].IN1
s2_datab[11] => s2_datab[11].IN1
s2_datab[12] => s2_datab[12].IN1
s2_datab[13] => s2_datab[13].IN1
s2_datab[14] => s2_datab[14].IN1
s2_datab[15] => s2_datab[15].IN1
s2_datab[16] => s2_datab[16].IN1
s2_datab[17] => s2_datab[17].IN1
s2_datab[18] => s2_datab[18].IN1
s2_datab[19] => s2_datab[19].IN1
s2_datab[20] => s2_datab[20].IN1
s2_datab[21] => s2_datab[21].IN1
s2_datab[22] => s2_datab[22].IN1
s2_datab[23] => s2_datab[23].IN1
s2_datab[24] => s2_datab[24].IN1
s2_datab[25] => s2_datab[25].IN1
s2_datab[26] => s2_datab[26].IN1
s2_datab[27] => s2_datab[27].IN1
s2_datab[28] => s2_datab[28].IN1
s2_datab[29] => s2_datab[29].IN1
s2_datab[30] => s2_datab[30].IN1
s2_datab[31] => s2_datab[31].IN1
s2_n[0] => s2_n[0].IN1
s2_n[1] => s2_n[1].IN1
s2_n[2] => s2_n[2].IN1
s2_reset => s2_reset.IN1
s2_reset_req => s2_reset_req.IN1
s2_start => s2_start.IN1
s2_done <= fpoint2_multi:fpci_multi.done
s2_result[0] <= fpoint2_multi:fpci_multi.result
s2_result[1] <= fpoint2_multi:fpci_multi.result
s2_result[2] <= fpoint2_multi:fpci_multi.result
s2_result[3] <= fpoint2_multi:fpci_multi.result
s2_result[4] <= fpoint2_multi:fpci_multi.result
s2_result[5] <= fpoint2_multi:fpci_multi.result
s2_result[6] <= fpoint2_multi:fpci_multi.result
s2_result[7] <= fpoint2_multi:fpci_multi.result
s2_result[8] <= fpoint2_multi:fpci_multi.result
s2_result[9] <= fpoint2_multi:fpci_multi.result
s2_result[10] <= fpoint2_multi:fpci_multi.result
s2_result[11] <= fpoint2_multi:fpci_multi.result
s2_result[12] <= fpoint2_multi:fpci_multi.result
s2_result[13] <= fpoint2_multi:fpci_multi.result
s2_result[14] <= fpoint2_multi:fpci_multi.result
s2_result[15] <= fpoint2_multi:fpci_multi.result
s2_result[16] <= fpoint2_multi:fpci_multi.result
s2_result[17] <= fpoint2_multi:fpci_multi.result
s2_result[18] <= fpoint2_multi:fpci_multi.result
s2_result[19] <= fpoint2_multi:fpci_multi.result
s2_result[20] <= fpoint2_multi:fpci_multi.result
s2_result[21] <= fpoint2_multi:fpci_multi.result
s2_result[22] <= fpoint2_multi:fpci_multi.result
s2_result[23] <= fpoint2_multi:fpci_multi.result
s2_result[24] <= fpoint2_multi:fpci_multi.result
s2_result[25] <= fpoint2_multi:fpci_multi.result
s2_result[26] <= fpoint2_multi:fpci_multi.result
s2_result[27] <= fpoint2_multi:fpci_multi.result
s2_result[28] <= fpoint2_multi:fpci_multi.result
s2_result[29] <= fpoint2_multi:fpci_multi.result
s2_result[30] <= fpoint2_multi:fpci_multi.result
s2_result[31] <= fpoint2_multi:fpci_multi.result


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi
dataa[0] => FPNeg:ARITH_GEN:neg_map.dataa[0]
dataa[0] => FPAbs:ARITH_GEN:abs_map.dataa[0]
dataa[0] => FPMinMaxFused:COMP_GEN:FPMinMax.x[0]
dataa[0] => FPCompareFused:COMP_GEN:compare.x[0]
dataa[1] => FPNeg:ARITH_GEN:neg_map.dataa[1]
dataa[1] => FPAbs:ARITH_GEN:abs_map.dataa[1]
dataa[1] => FPMinMaxFused:COMP_GEN:FPMinMax.x[1]
dataa[1] => FPCompareFused:COMP_GEN:compare.x[1]
dataa[2] => FPNeg:ARITH_GEN:neg_map.dataa[2]
dataa[2] => FPAbs:ARITH_GEN:abs_map.dataa[2]
dataa[2] => FPMinMaxFused:COMP_GEN:FPMinMax.x[2]
dataa[2] => FPCompareFused:COMP_GEN:compare.x[2]
dataa[3] => FPNeg:ARITH_GEN:neg_map.dataa[3]
dataa[3] => FPAbs:ARITH_GEN:abs_map.dataa[3]
dataa[3] => FPMinMaxFused:COMP_GEN:FPMinMax.x[3]
dataa[3] => FPCompareFused:COMP_GEN:compare.x[3]
dataa[4] => FPNeg:ARITH_GEN:neg_map.dataa[4]
dataa[4] => FPAbs:ARITH_GEN:abs_map.dataa[4]
dataa[4] => FPMinMaxFused:COMP_GEN:FPMinMax.x[4]
dataa[4] => FPCompareFused:COMP_GEN:compare.x[4]
dataa[5] => FPNeg:ARITH_GEN:neg_map.dataa[5]
dataa[5] => FPAbs:ARITH_GEN:abs_map.dataa[5]
dataa[5] => FPMinMaxFused:COMP_GEN:FPMinMax.x[5]
dataa[5] => FPCompareFused:COMP_GEN:compare.x[5]
dataa[6] => FPNeg:ARITH_GEN:neg_map.dataa[6]
dataa[6] => FPAbs:ARITH_GEN:abs_map.dataa[6]
dataa[6] => FPMinMaxFused:COMP_GEN:FPMinMax.x[6]
dataa[6] => FPCompareFused:COMP_GEN:compare.x[6]
dataa[7] => FPNeg:ARITH_GEN:neg_map.dataa[7]
dataa[7] => FPAbs:ARITH_GEN:abs_map.dataa[7]
dataa[7] => FPMinMaxFused:COMP_GEN:FPMinMax.x[7]
dataa[7] => FPCompareFused:COMP_GEN:compare.x[7]
dataa[8] => FPNeg:ARITH_GEN:neg_map.dataa[8]
dataa[8] => FPAbs:ARITH_GEN:abs_map.dataa[8]
dataa[8] => FPMinMaxFused:COMP_GEN:FPMinMax.x[8]
dataa[8] => FPCompareFused:COMP_GEN:compare.x[8]
dataa[9] => FPNeg:ARITH_GEN:neg_map.dataa[9]
dataa[9] => FPAbs:ARITH_GEN:abs_map.dataa[9]
dataa[9] => FPMinMaxFused:COMP_GEN:FPMinMax.x[9]
dataa[9] => FPCompareFused:COMP_GEN:compare.x[9]
dataa[10] => FPNeg:ARITH_GEN:neg_map.dataa[10]
dataa[10] => FPAbs:ARITH_GEN:abs_map.dataa[10]
dataa[10] => FPMinMaxFused:COMP_GEN:FPMinMax.x[10]
dataa[10] => FPCompareFused:COMP_GEN:compare.x[10]
dataa[11] => FPNeg:ARITH_GEN:neg_map.dataa[11]
dataa[11] => FPAbs:ARITH_GEN:abs_map.dataa[11]
dataa[11] => FPMinMaxFused:COMP_GEN:FPMinMax.x[11]
dataa[11] => FPCompareFused:COMP_GEN:compare.x[11]
dataa[12] => FPNeg:ARITH_GEN:neg_map.dataa[12]
dataa[12] => FPAbs:ARITH_GEN:abs_map.dataa[12]
dataa[12] => FPMinMaxFused:COMP_GEN:FPMinMax.x[12]
dataa[12] => FPCompareFused:COMP_GEN:compare.x[12]
dataa[13] => FPNeg:ARITH_GEN:neg_map.dataa[13]
dataa[13] => FPAbs:ARITH_GEN:abs_map.dataa[13]
dataa[13] => FPMinMaxFused:COMP_GEN:FPMinMax.x[13]
dataa[13] => FPCompareFused:COMP_GEN:compare.x[13]
dataa[14] => FPNeg:ARITH_GEN:neg_map.dataa[14]
dataa[14] => FPAbs:ARITH_GEN:abs_map.dataa[14]
dataa[14] => FPMinMaxFused:COMP_GEN:FPMinMax.x[14]
dataa[14] => FPCompareFused:COMP_GEN:compare.x[14]
dataa[15] => FPNeg:ARITH_GEN:neg_map.dataa[15]
dataa[15] => FPAbs:ARITH_GEN:abs_map.dataa[15]
dataa[15] => FPMinMaxFused:COMP_GEN:FPMinMax.x[15]
dataa[15] => FPCompareFused:COMP_GEN:compare.x[15]
dataa[16] => FPNeg:ARITH_GEN:neg_map.dataa[16]
dataa[16] => FPAbs:ARITH_GEN:abs_map.dataa[16]
dataa[16] => FPMinMaxFused:COMP_GEN:FPMinMax.x[16]
dataa[16] => FPCompareFused:COMP_GEN:compare.x[16]
dataa[17] => FPNeg:ARITH_GEN:neg_map.dataa[17]
dataa[17] => FPAbs:ARITH_GEN:abs_map.dataa[17]
dataa[17] => FPMinMaxFused:COMP_GEN:FPMinMax.x[17]
dataa[17] => FPCompareFused:COMP_GEN:compare.x[17]
dataa[18] => FPNeg:ARITH_GEN:neg_map.dataa[18]
dataa[18] => FPAbs:ARITH_GEN:abs_map.dataa[18]
dataa[18] => FPMinMaxFused:COMP_GEN:FPMinMax.x[18]
dataa[18] => FPCompareFused:COMP_GEN:compare.x[18]
dataa[19] => FPNeg:ARITH_GEN:neg_map.dataa[19]
dataa[19] => FPAbs:ARITH_GEN:abs_map.dataa[19]
dataa[19] => FPMinMaxFused:COMP_GEN:FPMinMax.x[19]
dataa[19] => FPCompareFused:COMP_GEN:compare.x[19]
dataa[20] => FPNeg:ARITH_GEN:neg_map.dataa[20]
dataa[20] => FPAbs:ARITH_GEN:abs_map.dataa[20]
dataa[20] => FPMinMaxFused:COMP_GEN:FPMinMax.x[20]
dataa[20] => FPCompareFused:COMP_GEN:compare.x[20]
dataa[21] => FPNeg:ARITH_GEN:neg_map.dataa[21]
dataa[21] => FPAbs:ARITH_GEN:abs_map.dataa[21]
dataa[21] => FPMinMaxFused:COMP_GEN:FPMinMax.x[21]
dataa[21] => FPCompareFused:COMP_GEN:compare.x[21]
dataa[22] => FPNeg:ARITH_GEN:neg_map.dataa[22]
dataa[22] => FPAbs:ARITH_GEN:abs_map.dataa[22]
dataa[22] => FPMinMaxFused:COMP_GEN:FPMinMax.x[22]
dataa[22] => FPCompareFused:COMP_GEN:compare.x[22]
dataa[23] => FPNeg:ARITH_GEN:neg_map.dataa[23]
dataa[23] => FPAbs:ARITH_GEN:abs_map.dataa[23]
dataa[23] => FPMinMaxFused:COMP_GEN:FPMinMax.x[23]
dataa[23] => FPCompareFused:COMP_GEN:compare.x[23]
dataa[24] => FPNeg:ARITH_GEN:neg_map.dataa[24]
dataa[24] => FPAbs:ARITH_GEN:abs_map.dataa[24]
dataa[24] => FPMinMaxFused:COMP_GEN:FPMinMax.x[24]
dataa[24] => FPCompareFused:COMP_GEN:compare.x[24]
dataa[25] => FPNeg:ARITH_GEN:neg_map.dataa[25]
dataa[25] => FPAbs:ARITH_GEN:abs_map.dataa[25]
dataa[25] => FPMinMaxFused:COMP_GEN:FPMinMax.x[25]
dataa[25] => FPCompareFused:COMP_GEN:compare.x[25]
dataa[26] => FPNeg:ARITH_GEN:neg_map.dataa[26]
dataa[26] => FPAbs:ARITH_GEN:abs_map.dataa[26]
dataa[26] => FPMinMaxFused:COMP_GEN:FPMinMax.x[26]
dataa[26] => FPCompareFused:COMP_GEN:compare.x[26]
dataa[27] => FPNeg:ARITH_GEN:neg_map.dataa[27]
dataa[27] => FPAbs:ARITH_GEN:abs_map.dataa[27]
dataa[27] => FPMinMaxFused:COMP_GEN:FPMinMax.x[27]
dataa[27] => FPCompareFused:COMP_GEN:compare.x[27]
dataa[28] => FPNeg:ARITH_GEN:neg_map.dataa[28]
dataa[28] => FPAbs:ARITH_GEN:abs_map.dataa[28]
dataa[28] => FPMinMaxFused:COMP_GEN:FPMinMax.x[28]
dataa[28] => FPCompareFused:COMP_GEN:compare.x[28]
dataa[29] => FPNeg:ARITH_GEN:neg_map.dataa[29]
dataa[29] => FPAbs:ARITH_GEN:abs_map.dataa[29]
dataa[29] => FPMinMaxFused:COMP_GEN:FPMinMax.x[29]
dataa[29] => FPCompareFused:COMP_GEN:compare.x[29]
dataa[30] => FPNeg:ARITH_GEN:neg_map.dataa[30]
dataa[30] => FPAbs:ARITH_GEN:abs_map.dataa[30]
dataa[30] => FPMinMaxFused:COMP_GEN:FPMinMax.x[30]
dataa[30] => FPCompareFused:COMP_GEN:compare.x[30]
dataa[31] => FPNeg:ARITH_GEN:neg_map.dataa[31]
dataa[31] => FPAbs:ARITH_GEN:abs_map.dataa[31]
dataa[31] => FPMinMaxFused:COMP_GEN:FPMinMax.x[31]
dataa[31] => FPCompareFused:COMP_GEN:compare.x[31]
datab[0] => FPMinMaxFused:COMP_GEN:FPMinMax.y[0]
datab[0] => FPCompareFused:COMP_GEN:compare.y[0]
datab[1] => FPMinMaxFused:COMP_GEN:FPMinMax.y[1]
datab[1] => FPCompareFused:COMP_GEN:compare.y[1]
datab[2] => FPMinMaxFused:COMP_GEN:FPMinMax.y[2]
datab[2] => FPCompareFused:COMP_GEN:compare.y[2]
datab[3] => FPMinMaxFused:COMP_GEN:FPMinMax.y[3]
datab[3] => FPCompareFused:COMP_GEN:compare.y[3]
datab[4] => FPMinMaxFused:COMP_GEN:FPMinMax.y[4]
datab[4] => FPCompareFused:COMP_GEN:compare.y[4]
datab[5] => FPMinMaxFused:COMP_GEN:FPMinMax.y[5]
datab[5] => FPCompareFused:COMP_GEN:compare.y[5]
datab[6] => FPMinMaxFused:COMP_GEN:FPMinMax.y[6]
datab[6] => FPCompareFused:COMP_GEN:compare.y[6]
datab[7] => FPMinMaxFused:COMP_GEN:FPMinMax.y[7]
datab[7] => FPCompareFused:COMP_GEN:compare.y[7]
datab[8] => FPMinMaxFused:COMP_GEN:FPMinMax.y[8]
datab[8] => FPCompareFused:COMP_GEN:compare.y[8]
datab[9] => FPMinMaxFused:COMP_GEN:FPMinMax.y[9]
datab[9] => FPCompareFused:COMP_GEN:compare.y[9]
datab[10] => FPMinMaxFused:COMP_GEN:FPMinMax.y[10]
datab[10] => FPCompareFused:COMP_GEN:compare.y[10]
datab[11] => FPMinMaxFused:COMP_GEN:FPMinMax.y[11]
datab[11] => FPCompareFused:COMP_GEN:compare.y[11]
datab[12] => FPMinMaxFused:COMP_GEN:FPMinMax.y[12]
datab[12] => FPCompareFused:COMP_GEN:compare.y[12]
datab[13] => FPMinMaxFused:COMP_GEN:FPMinMax.y[13]
datab[13] => FPCompareFused:COMP_GEN:compare.y[13]
datab[14] => FPMinMaxFused:COMP_GEN:FPMinMax.y[14]
datab[14] => FPCompareFused:COMP_GEN:compare.y[14]
datab[15] => FPMinMaxFused:COMP_GEN:FPMinMax.y[15]
datab[15] => FPCompareFused:COMP_GEN:compare.y[15]
datab[16] => FPMinMaxFused:COMP_GEN:FPMinMax.y[16]
datab[16] => FPCompareFused:COMP_GEN:compare.y[16]
datab[17] => FPMinMaxFused:COMP_GEN:FPMinMax.y[17]
datab[17] => FPCompareFused:COMP_GEN:compare.y[17]
datab[18] => FPMinMaxFused:COMP_GEN:FPMinMax.y[18]
datab[18] => FPCompareFused:COMP_GEN:compare.y[18]
datab[19] => FPMinMaxFused:COMP_GEN:FPMinMax.y[19]
datab[19] => FPCompareFused:COMP_GEN:compare.y[19]
datab[20] => FPMinMaxFused:COMP_GEN:FPMinMax.y[20]
datab[20] => FPCompareFused:COMP_GEN:compare.y[20]
datab[21] => FPMinMaxFused:COMP_GEN:FPMinMax.y[21]
datab[21] => FPCompareFused:COMP_GEN:compare.y[21]
datab[22] => FPMinMaxFused:COMP_GEN:FPMinMax.y[22]
datab[22] => FPCompareFused:COMP_GEN:compare.y[22]
datab[23] => FPMinMaxFused:COMP_GEN:FPMinMax.y[23]
datab[23] => FPCompareFused:COMP_GEN:compare.y[23]
datab[24] => FPMinMaxFused:COMP_GEN:FPMinMax.y[24]
datab[24] => FPCompareFused:COMP_GEN:compare.y[24]
datab[25] => FPMinMaxFused:COMP_GEN:FPMinMax.y[25]
datab[25] => FPCompareFused:COMP_GEN:compare.y[25]
datab[26] => FPMinMaxFused:COMP_GEN:FPMinMax.y[26]
datab[26] => FPCompareFused:COMP_GEN:compare.y[26]
datab[27] => FPMinMaxFused:COMP_GEN:FPMinMax.y[27]
datab[27] => FPCompareFused:COMP_GEN:compare.y[27]
datab[28] => FPMinMaxFused:COMP_GEN:FPMinMax.y[28]
datab[28] => FPCompareFused:COMP_GEN:compare.y[28]
datab[29] => FPMinMaxFused:COMP_GEN:FPMinMax.y[29]
datab[29] => FPCompareFused:COMP_GEN:compare.y[29]
datab[30] => FPMinMaxFused:COMP_GEN:FPMinMax.y[30]
datab[30] => FPCompareFused:COMP_GEN:compare.y[30]
datab[31] => FPMinMaxFused:COMP_GEN:FPMinMax.y[31]
datab[31] => FPCompareFused:COMP_GEN:compare.y[31]
n[0] => Mux0.IN15
n[0] => Mux1.IN15
n[0] => Mux2.IN15
n[0] => Mux3.IN15
n[0] => Mux4.IN15
n[0] => Mux5.IN15
n[0] => Mux6.IN15
n[0] => Mux7.IN15
n[0] => Mux8.IN15
n[0] => Mux9.IN15
n[0] => Mux10.IN15
n[0] => Mux11.IN15
n[0] => Mux12.IN15
n[0] => Mux13.IN15
n[0] => Mux14.IN15
n[0] => Mux15.IN15
n[0] => Mux16.IN15
n[0] => Mux17.IN15
n[0] => Mux18.IN15
n[0] => Mux19.IN15
n[0] => Mux20.IN15
n[0] => Mux21.IN15
n[0] => Mux22.IN15
n[0] => Mux23.IN15
n[0] => Mux24.IN15
n[0] => Mux25.IN15
n[0] => Mux26.IN15
n[0] => Mux27.IN15
n[0] => Mux28.IN15
n[0] => Mux29.IN15
n[0] => Mux30.IN15
n[0] => Mux31.IN3
n[0] => Mux32.IN19
n[0] => Mux33.IN19
n[0] => Mux34.IN19
n[0] => Equal0.IN2
n[1] => Mux0.IN14
n[1] => Mux1.IN14
n[1] => Mux2.IN14
n[1] => Mux3.IN14
n[1] => Mux4.IN14
n[1] => Mux5.IN14
n[1] => Mux6.IN14
n[1] => Mux7.IN14
n[1] => Mux8.IN14
n[1] => Mux9.IN14
n[1] => Mux10.IN14
n[1] => Mux11.IN14
n[1] => Mux12.IN14
n[1] => Mux13.IN14
n[1] => Mux14.IN14
n[1] => Mux15.IN14
n[1] => Mux16.IN14
n[1] => Mux17.IN14
n[1] => Mux18.IN14
n[1] => Mux19.IN14
n[1] => Mux20.IN14
n[1] => Mux21.IN14
n[1] => Mux22.IN14
n[1] => Mux23.IN14
n[1] => Mux24.IN14
n[1] => Mux25.IN14
n[1] => Mux26.IN14
n[1] => Mux27.IN14
n[1] => Mux28.IN14
n[1] => Mux29.IN14
n[1] => Mux30.IN14
n[1] => Mux31.IN2
n[1] => Mux32.IN18
n[1] => Mux33.IN18
n[1] => Mux34.IN18
n[1] => Equal0.IN1
n[2] => Mux0.IN13
n[2] => Mux1.IN13
n[2] => Mux2.IN13
n[2] => Mux3.IN13
n[2] => Mux4.IN13
n[2] => Mux5.IN13
n[2] => Mux6.IN13
n[2] => Mux7.IN13
n[2] => Mux8.IN13
n[2] => Mux9.IN13
n[2] => Mux10.IN13
n[2] => Mux11.IN13
n[2] => Mux12.IN13
n[2] => Mux13.IN13
n[2] => Mux14.IN13
n[2] => Mux15.IN13
n[2] => Mux16.IN13
n[2] => Mux17.IN13
n[2] => Mux18.IN13
n[2] => Mux19.IN13
n[2] => Mux20.IN13
n[2] => Mux21.IN13
n[2] => Mux22.IN13
n[2] => Mux23.IN13
n[2] => Mux24.IN13
n[2] => Mux25.IN13
n[2] => Mux26.IN13
n[2] => Mux27.IN13
n[2] => Mux28.IN13
n[2] => Mux29.IN13
n[2] => Mux30.IN13
n[2] => Mux31.IN1
n[2] => Mux32.IN17
n[2] => Mux33.IN17
n[2] => Mux34.IN17
n[2] => Equal0.IN0
n[3] => Mux0.IN12
n[3] => Mux1.IN12
n[3] => Mux2.IN12
n[3] => Mux3.IN12
n[3] => Mux4.IN12
n[3] => Mux5.IN12
n[3] => Mux6.IN12
n[3] => Mux7.IN12
n[3] => Mux8.IN12
n[3] => Mux9.IN12
n[3] => Mux10.IN12
n[3] => Mux11.IN12
n[3] => Mux12.IN12
n[3] => Mux13.IN12
n[3] => Mux14.IN12
n[3] => Mux15.IN12
n[3] => Mux16.IN12
n[3] => Mux17.IN12
n[3] => Mux18.IN12
n[3] => Mux19.IN12
n[3] => Mux20.IN12
n[3] => Mux21.IN12
n[3] => Mux22.IN12
n[3] => Mux23.IN12
n[3] => Mux24.IN12
n[3] => Mux25.IN12
n[3] => Mux26.IN12
n[3] => Mux27.IN12
n[3] => Mux28.IN12
n[3] => Mux29.IN12
n[3] => Mux30.IN12
n[3] => Mux31.IN0
n[3] => Mux32.IN16
n[3] => Mux33.IN16
n[3] => Mux34.IN16
n[3] => Equal0.IN3
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPNeg:\ARITH_GEN:neg_map
dataa[0] => result[0].DATAIN
dataa[1] => result[1].DATAIN
dataa[2] => result[2].DATAIN
dataa[3] => result[3].DATAIN
dataa[4] => result[4].DATAIN
dataa[5] => result[5].DATAIN
dataa[6] => result[6].DATAIN
dataa[7] => result[7].DATAIN
dataa[8] => result[8].DATAIN
dataa[9] => result[9].DATAIN
dataa[10] => result[10].DATAIN
dataa[11] => result[11].DATAIN
dataa[12] => result[12].DATAIN
dataa[13] => result[13].DATAIN
dataa[14] => result[14].DATAIN
dataa[15] => result[15].DATAIN
dataa[16] => result[16].DATAIN
dataa[17] => result[17].DATAIN
dataa[18] => result[18].DATAIN
dataa[19] => result[19].DATAIN
dataa[20] => result[20].DATAIN
dataa[21] => result[21].DATAIN
dataa[22] => result[22].DATAIN
dataa[23] => result[23].DATAIN
dataa[24] => result[24].DATAIN
dataa[25] => result[25].DATAIN
dataa[26] => result[26].DATAIN
dataa[27] => result[27].DATAIN
dataa[28] => result[28].DATAIN
dataa[29] => result[29].DATAIN
dataa[30] => result[30].DATAIN
dataa[31] => result[31].DATAIN
result[0] <= dataa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dataa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dataa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dataa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dataa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dataa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dataa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dataa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dataa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dataa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dataa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dataa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dataa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dataa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dataa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dataa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dataa[31].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPAbs:\ARITH_GEN:abs_map
dataa[0] => result[0].DATAIN
dataa[1] => result[1].DATAIN
dataa[2] => result[2].DATAIN
dataa[3] => result[3].DATAIN
dataa[4] => result[4].DATAIN
dataa[5] => result[5].DATAIN
dataa[6] => result[6].DATAIN
dataa[7] => result[7].DATAIN
dataa[8] => result[8].DATAIN
dataa[9] => result[9].DATAIN
dataa[10] => result[10].DATAIN
dataa[11] => result[11].DATAIN
dataa[12] => result[12].DATAIN
dataa[13] => result[13].DATAIN
dataa[14] => result[14].DATAIN
dataa[15] => result[15].DATAIN
dataa[16] => result[16].DATAIN
dataa[17] => result[17].DATAIN
dataa[18] => result[18].DATAIN
dataa[19] => result[19].DATAIN
dataa[20] => result[20].DATAIN
dataa[21] => result[21].DATAIN
dataa[22] => result[22].DATAIN
dataa[23] => result[23].DATAIN
dataa[24] => result[24].DATAIN
dataa[25] => result[25].DATAIN
dataa[26] => result[26].DATAIN
dataa[27] => result[27].DATAIN
dataa[28] => result[28].DATAIN
dataa[29] => result[29].DATAIN
dataa[30] => result[30].DATAIN
dataa[31] => ~NO_FANOUT~
result[0] <= dataa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dataa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dataa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dataa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dataa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dataa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dataa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dataa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dataa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dataa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dataa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dataa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dataa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dataa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dataa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dataa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= <GND>


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:\COMP_GEN:FPMinMax
x[0] => d1Mux_uid63_fpMinMaxFusedTest_q[0].DATAA
x[0] => d0Mux_uid62_fpMinMaxFusedTest_q[0].DATAB
x[0] => xNotNaN_uid43_fpMinMaxFusedTest_q[0].IN1
x[0] => Equal2.IN22
x[0] => Add0.IN37
x[1] => d1Mux_uid63_fpMinMaxFusedTest_q[1].DATAA
x[1] => d0Mux_uid62_fpMinMaxFusedTest_q[1].DATAB
x[1] => xNotNaN_uid43_fpMinMaxFusedTest_q[1].IN1
x[1] => Equal2.IN21
x[1] => Add0.IN36
x[2] => d1Mux_uid63_fpMinMaxFusedTest_q[2].DATAA
x[2] => d0Mux_uid62_fpMinMaxFusedTest_q[2].DATAB
x[2] => xNotNaN_uid43_fpMinMaxFusedTest_q[2].IN1
x[2] => Equal2.IN20
x[2] => Add0.IN35
x[3] => d1Mux_uid63_fpMinMaxFusedTest_q[3].DATAA
x[3] => d0Mux_uid62_fpMinMaxFusedTest_q[3].DATAB
x[3] => xNotNaN_uid43_fpMinMaxFusedTest_q[3].IN1
x[3] => Equal2.IN19
x[3] => Add0.IN34
x[4] => d1Mux_uid63_fpMinMaxFusedTest_q[4].DATAA
x[4] => d0Mux_uid62_fpMinMaxFusedTest_q[4].DATAB
x[4] => xNotNaN_uid43_fpMinMaxFusedTest_q[4].IN1
x[4] => Equal2.IN18
x[4] => Add0.IN33
x[5] => d1Mux_uid63_fpMinMaxFusedTest_q[5].DATAA
x[5] => d0Mux_uid62_fpMinMaxFusedTest_q[5].DATAB
x[5] => xNotNaN_uid43_fpMinMaxFusedTest_q[5].IN1
x[5] => Equal2.IN17
x[5] => Add0.IN32
x[6] => d1Mux_uid63_fpMinMaxFusedTest_q[6].DATAA
x[6] => d0Mux_uid62_fpMinMaxFusedTest_q[6].DATAB
x[6] => xNotNaN_uid43_fpMinMaxFusedTest_q[6].IN1
x[6] => Equal2.IN16
x[6] => Add0.IN31
x[7] => d1Mux_uid63_fpMinMaxFusedTest_q[7].DATAA
x[7] => d0Mux_uid62_fpMinMaxFusedTest_q[7].DATAB
x[7] => xNotNaN_uid43_fpMinMaxFusedTest_q[7].IN1
x[7] => Equal2.IN15
x[7] => Add0.IN30
x[8] => d1Mux_uid63_fpMinMaxFusedTest_q[8].DATAA
x[8] => d0Mux_uid62_fpMinMaxFusedTest_q[8].DATAB
x[8] => xNotNaN_uid43_fpMinMaxFusedTest_q[8].IN1
x[8] => Equal2.IN14
x[8] => Add0.IN29
x[9] => d1Mux_uid63_fpMinMaxFusedTest_q[9].DATAA
x[9] => d0Mux_uid62_fpMinMaxFusedTest_q[9].DATAB
x[9] => xNotNaN_uid43_fpMinMaxFusedTest_q[9].IN1
x[9] => Equal2.IN13
x[9] => Add0.IN28
x[10] => d1Mux_uid63_fpMinMaxFusedTest_q[10].DATAA
x[10] => d0Mux_uid62_fpMinMaxFusedTest_q[10].DATAB
x[10] => xNotNaN_uid43_fpMinMaxFusedTest_q[10].IN1
x[10] => Equal2.IN12
x[10] => Add0.IN27
x[11] => d1Mux_uid63_fpMinMaxFusedTest_q[11].DATAA
x[11] => d0Mux_uid62_fpMinMaxFusedTest_q[11].DATAB
x[11] => xNotNaN_uid43_fpMinMaxFusedTest_q[11].IN1
x[11] => Equal2.IN11
x[11] => Add0.IN26
x[12] => d1Mux_uid63_fpMinMaxFusedTest_q[12].DATAA
x[12] => d0Mux_uid62_fpMinMaxFusedTest_q[12].DATAB
x[12] => xNotNaN_uid43_fpMinMaxFusedTest_q[12].IN1
x[12] => Equal2.IN10
x[12] => Add0.IN25
x[13] => d1Mux_uid63_fpMinMaxFusedTest_q[13].DATAA
x[13] => d0Mux_uid62_fpMinMaxFusedTest_q[13].DATAB
x[13] => xNotNaN_uid43_fpMinMaxFusedTest_q[13].IN1
x[13] => Equal2.IN9
x[13] => Add0.IN24
x[14] => d1Mux_uid63_fpMinMaxFusedTest_q[14].DATAA
x[14] => d0Mux_uid62_fpMinMaxFusedTest_q[14].DATAB
x[14] => xNotNaN_uid43_fpMinMaxFusedTest_q[14].IN1
x[14] => Equal2.IN8
x[14] => Add0.IN23
x[15] => d1Mux_uid63_fpMinMaxFusedTest_q[15].DATAA
x[15] => d0Mux_uid62_fpMinMaxFusedTest_q[15].DATAB
x[15] => xNotNaN_uid43_fpMinMaxFusedTest_q[15].IN1
x[15] => Equal2.IN7
x[15] => Add0.IN22
x[16] => d1Mux_uid63_fpMinMaxFusedTest_q[16].DATAA
x[16] => d0Mux_uid62_fpMinMaxFusedTest_q[16].DATAB
x[16] => xNotNaN_uid43_fpMinMaxFusedTest_q[16].IN1
x[16] => Equal2.IN6
x[16] => Add0.IN21
x[17] => d1Mux_uid63_fpMinMaxFusedTest_q[17].DATAA
x[17] => d0Mux_uid62_fpMinMaxFusedTest_q[17].DATAB
x[17] => xNotNaN_uid43_fpMinMaxFusedTest_q[17].IN1
x[17] => Equal2.IN5
x[17] => Add0.IN20
x[18] => d1Mux_uid63_fpMinMaxFusedTest_q[18].DATAA
x[18] => d0Mux_uid62_fpMinMaxFusedTest_q[18].DATAB
x[18] => xNotNaN_uid43_fpMinMaxFusedTest_q[18].IN1
x[18] => Equal2.IN4
x[18] => Add0.IN19
x[19] => d1Mux_uid63_fpMinMaxFusedTest_q[19].DATAA
x[19] => d0Mux_uid62_fpMinMaxFusedTest_q[19].DATAB
x[19] => xNotNaN_uid43_fpMinMaxFusedTest_q[19].IN1
x[19] => Equal2.IN3
x[19] => Add0.IN18
x[20] => d1Mux_uid63_fpMinMaxFusedTest_q[20].DATAA
x[20] => d0Mux_uid62_fpMinMaxFusedTest_q[20].DATAB
x[20] => xNotNaN_uid43_fpMinMaxFusedTest_q[20].IN1
x[20] => Equal2.IN2
x[20] => Add0.IN17
x[21] => d1Mux_uid63_fpMinMaxFusedTest_q[21].DATAA
x[21] => d0Mux_uid62_fpMinMaxFusedTest_q[21].DATAB
x[21] => xNotNaN_uid43_fpMinMaxFusedTest_q[21].IN1
x[21] => Equal2.IN1
x[21] => Add0.IN16
x[22] => d1Mux_uid63_fpMinMaxFusedTest_q[22].DATAA
x[22] => d0Mux_uid62_fpMinMaxFusedTest_q[22].DATAB
x[22] => xNotNaN_uid43_fpMinMaxFusedTest_q[22].IN1
x[22] => Equal2.IN0
x[22] => Add0.IN15
x[23] => d1Mux_uid63_fpMinMaxFusedTest_q[23].DATAA
x[23] => d0Mux_uid62_fpMinMaxFusedTest_q[23].DATAB
x[23] => xNotNaN_uid43_fpMinMaxFusedTest_q[23].IN1
x[23] => Equal3.IN7
x[23] => Add0.IN14
x[24] => d1Mux_uid63_fpMinMaxFusedTest_q[24].DATAA
x[24] => d0Mux_uid62_fpMinMaxFusedTest_q[24].DATAB
x[24] => xNotNaN_uid43_fpMinMaxFusedTest_q[24].IN1
x[24] => Equal3.IN6
x[24] => Add0.IN13
x[25] => d1Mux_uid63_fpMinMaxFusedTest_q[25].DATAA
x[25] => d0Mux_uid62_fpMinMaxFusedTest_q[25].DATAB
x[25] => xNotNaN_uid43_fpMinMaxFusedTest_q[25].IN1
x[25] => Equal3.IN5
x[25] => Add0.IN12
x[26] => d1Mux_uid63_fpMinMaxFusedTest_q[26].DATAA
x[26] => d0Mux_uid62_fpMinMaxFusedTest_q[26].DATAB
x[26] => xNotNaN_uid43_fpMinMaxFusedTest_q[26].IN1
x[26] => Equal3.IN4
x[26] => Add0.IN11
x[27] => d1Mux_uid63_fpMinMaxFusedTest_q[27].DATAA
x[27] => d0Mux_uid62_fpMinMaxFusedTest_q[27].DATAB
x[27] => xNotNaN_uid43_fpMinMaxFusedTest_q[27].IN1
x[27] => Equal3.IN3
x[27] => Add0.IN10
x[28] => d1Mux_uid63_fpMinMaxFusedTest_q[28].DATAA
x[28] => d0Mux_uid62_fpMinMaxFusedTest_q[28].DATAB
x[28] => xNotNaN_uid43_fpMinMaxFusedTest_q[28].IN1
x[28] => Equal3.IN2
x[28] => Add0.IN9
x[29] => d1Mux_uid63_fpMinMaxFusedTest_q[29].DATAA
x[29] => d0Mux_uid62_fpMinMaxFusedTest_q[29].DATAB
x[29] => xNotNaN_uid43_fpMinMaxFusedTest_q[29].IN1
x[29] => Equal3.IN1
x[29] => Add0.IN8
x[30] => d1Mux_uid63_fpMinMaxFusedTest_q[30].DATAA
x[30] => d0Mux_uid62_fpMinMaxFusedTest_q[30].DATAB
x[30] => xNotNaN_uid43_fpMinMaxFusedTest_q[30].IN1
x[30] => Equal3.IN0
x[30] => Add0.IN7
x[31] => d1Mux_uid63_fpMinMaxFusedTest_q[31].DATAA
x[31] => d0Mux_uid62_fpMinMaxFusedTest_q[31].DATAB
x[31] => xNotNaN_uid43_fpMinMaxFusedTest_q[31].IN1
x[31] => xNegyNegYGTX_uid55_fpMinMaxFusedTest_q.IN0
x[31] => xPosyPosXGtY_uid58_fpMinMaxFusedTest_q.IN0
x[31] => xPosYNeg_uid60_fpMinMaxFusedTest_q[0].IN0
y[0] => d1Mux_uid63_fpMinMaxFusedTest_q[0].DATAB
y[0] => d0Mux_uid62_fpMinMaxFusedTest_q[0].DATAA
y[0] => yNotNaN_uid41_fpMinMaxFusedTest_q[0].IN1
y[0] => Add0.IN68
y[0] => Equal0.IN22
y[1] => d1Mux_uid63_fpMinMaxFusedTest_q[1].DATAB
y[1] => d0Mux_uid62_fpMinMaxFusedTest_q[1].DATAA
y[1] => yNotNaN_uid41_fpMinMaxFusedTest_q[1].IN1
y[1] => Add0.IN67
y[1] => Equal0.IN21
y[2] => d1Mux_uid63_fpMinMaxFusedTest_q[2].DATAB
y[2] => d0Mux_uid62_fpMinMaxFusedTest_q[2].DATAA
y[2] => yNotNaN_uid41_fpMinMaxFusedTest_q[2].IN1
y[2] => Add0.IN66
y[2] => Equal0.IN20
y[3] => d1Mux_uid63_fpMinMaxFusedTest_q[3].DATAB
y[3] => d0Mux_uid62_fpMinMaxFusedTest_q[3].DATAA
y[3] => yNotNaN_uid41_fpMinMaxFusedTest_q[3].IN1
y[3] => Add0.IN65
y[3] => Equal0.IN19
y[4] => d1Mux_uid63_fpMinMaxFusedTest_q[4].DATAB
y[4] => d0Mux_uid62_fpMinMaxFusedTest_q[4].DATAA
y[4] => yNotNaN_uid41_fpMinMaxFusedTest_q[4].IN1
y[4] => Add0.IN64
y[4] => Equal0.IN18
y[5] => d1Mux_uid63_fpMinMaxFusedTest_q[5].DATAB
y[5] => d0Mux_uid62_fpMinMaxFusedTest_q[5].DATAA
y[5] => yNotNaN_uid41_fpMinMaxFusedTest_q[5].IN1
y[5] => Add0.IN63
y[5] => Equal0.IN17
y[6] => d1Mux_uid63_fpMinMaxFusedTest_q[6].DATAB
y[6] => d0Mux_uid62_fpMinMaxFusedTest_q[6].DATAA
y[6] => yNotNaN_uid41_fpMinMaxFusedTest_q[6].IN1
y[6] => Add0.IN62
y[6] => Equal0.IN16
y[7] => d1Mux_uid63_fpMinMaxFusedTest_q[7].DATAB
y[7] => d0Mux_uid62_fpMinMaxFusedTest_q[7].DATAA
y[7] => yNotNaN_uid41_fpMinMaxFusedTest_q[7].IN1
y[7] => Add0.IN61
y[7] => Equal0.IN15
y[8] => d1Mux_uid63_fpMinMaxFusedTest_q[8].DATAB
y[8] => d0Mux_uid62_fpMinMaxFusedTest_q[8].DATAA
y[8] => yNotNaN_uid41_fpMinMaxFusedTest_q[8].IN1
y[8] => Add0.IN60
y[8] => Equal0.IN14
y[9] => d1Mux_uid63_fpMinMaxFusedTest_q[9].DATAB
y[9] => d0Mux_uid62_fpMinMaxFusedTest_q[9].DATAA
y[9] => yNotNaN_uid41_fpMinMaxFusedTest_q[9].IN1
y[9] => Add0.IN59
y[9] => Equal0.IN13
y[10] => d1Mux_uid63_fpMinMaxFusedTest_q[10].DATAB
y[10] => d0Mux_uid62_fpMinMaxFusedTest_q[10].DATAA
y[10] => yNotNaN_uid41_fpMinMaxFusedTest_q[10].IN1
y[10] => Add0.IN58
y[10] => Equal0.IN12
y[11] => d1Mux_uid63_fpMinMaxFusedTest_q[11].DATAB
y[11] => d0Mux_uid62_fpMinMaxFusedTest_q[11].DATAA
y[11] => yNotNaN_uid41_fpMinMaxFusedTest_q[11].IN1
y[11] => Add0.IN57
y[11] => Equal0.IN11
y[12] => d1Mux_uid63_fpMinMaxFusedTest_q[12].DATAB
y[12] => d0Mux_uid62_fpMinMaxFusedTest_q[12].DATAA
y[12] => yNotNaN_uid41_fpMinMaxFusedTest_q[12].IN1
y[12] => Add0.IN56
y[12] => Equal0.IN10
y[13] => d1Mux_uid63_fpMinMaxFusedTest_q[13].DATAB
y[13] => d0Mux_uid62_fpMinMaxFusedTest_q[13].DATAA
y[13] => yNotNaN_uid41_fpMinMaxFusedTest_q[13].IN1
y[13] => Add0.IN55
y[13] => Equal0.IN9
y[14] => d1Mux_uid63_fpMinMaxFusedTest_q[14].DATAB
y[14] => d0Mux_uid62_fpMinMaxFusedTest_q[14].DATAA
y[14] => yNotNaN_uid41_fpMinMaxFusedTest_q[14].IN1
y[14] => Add0.IN54
y[14] => Equal0.IN8
y[15] => d1Mux_uid63_fpMinMaxFusedTest_q[15].DATAB
y[15] => d0Mux_uid62_fpMinMaxFusedTest_q[15].DATAA
y[15] => yNotNaN_uid41_fpMinMaxFusedTest_q[15].IN1
y[15] => Add0.IN53
y[15] => Equal0.IN7
y[16] => d1Mux_uid63_fpMinMaxFusedTest_q[16].DATAB
y[16] => d0Mux_uid62_fpMinMaxFusedTest_q[16].DATAA
y[16] => yNotNaN_uid41_fpMinMaxFusedTest_q[16].IN1
y[16] => Add0.IN52
y[16] => Equal0.IN6
y[17] => d1Mux_uid63_fpMinMaxFusedTest_q[17].DATAB
y[17] => d0Mux_uid62_fpMinMaxFusedTest_q[17].DATAA
y[17] => yNotNaN_uid41_fpMinMaxFusedTest_q[17].IN1
y[17] => Add0.IN51
y[17] => Equal0.IN5
y[18] => d1Mux_uid63_fpMinMaxFusedTest_q[18].DATAB
y[18] => d0Mux_uid62_fpMinMaxFusedTest_q[18].DATAA
y[18] => yNotNaN_uid41_fpMinMaxFusedTest_q[18].IN1
y[18] => Add0.IN50
y[18] => Equal0.IN4
y[19] => d1Mux_uid63_fpMinMaxFusedTest_q[19].DATAB
y[19] => d0Mux_uid62_fpMinMaxFusedTest_q[19].DATAA
y[19] => yNotNaN_uid41_fpMinMaxFusedTest_q[19].IN1
y[19] => Add0.IN49
y[19] => Equal0.IN3
y[20] => d1Mux_uid63_fpMinMaxFusedTest_q[20].DATAB
y[20] => d0Mux_uid62_fpMinMaxFusedTest_q[20].DATAA
y[20] => yNotNaN_uid41_fpMinMaxFusedTest_q[20].IN1
y[20] => Add0.IN48
y[20] => Equal0.IN2
y[21] => d1Mux_uid63_fpMinMaxFusedTest_q[21].DATAB
y[21] => d0Mux_uid62_fpMinMaxFusedTest_q[21].DATAA
y[21] => yNotNaN_uid41_fpMinMaxFusedTest_q[21].IN1
y[21] => Add0.IN47
y[21] => Equal0.IN1
y[22] => d1Mux_uid63_fpMinMaxFusedTest_q[22].DATAB
y[22] => d0Mux_uid62_fpMinMaxFusedTest_q[22].DATAA
y[22] => yNotNaN_uid41_fpMinMaxFusedTest_q[22].IN1
y[22] => Add0.IN46
y[22] => Equal0.IN0
y[23] => d1Mux_uid63_fpMinMaxFusedTest_q[23].DATAB
y[23] => d0Mux_uid62_fpMinMaxFusedTest_q[23].DATAA
y[23] => yNotNaN_uid41_fpMinMaxFusedTest_q[23].IN1
y[23] => Add0.IN45
y[23] => Equal1.IN7
y[24] => d1Mux_uid63_fpMinMaxFusedTest_q[24].DATAB
y[24] => d0Mux_uid62_fpMinMaxFusedTest_q[24].DATAA
y[24] => yNotNaN_uid41_fpMinMaxFusedTest_q[24].IN1
y[24] => Add0.IN44
y[24] => Equal1.IN6
y[25] => d1Mux_uid63_fpMinMaxFusedTest_q[25].DATAB
y[25] => d0Mux_uid62_fpMinMaxFusedTest_q[25].DATAA
y[25] => yNotNaN_uid41_fpMinMaxFusedTest_q[25].IN1
y[25] => Add0.IN43
y[25] => Equal1.IN5
y[26] => d1Mux_uid63_fpMinMaxFusedTest_q[26].DATAB
y[26] => d0Mux_uid62_fpMinMaxFusedTest_q[26].DATAA
y[26] => yNotNaN_uid41_fpMinMaxFusedTest_q[26].IN1
y[26] => Add0.IN42
y[26] => Equal1.IN4
y[27] => d1Mux_uid63_fpMinMaxFusedTest_q[27].DATAB
y[27] => d0Mux_uid62_fpMinMaxFusedTest_q[27].DATAA
y[27] => yNotNaN_uid41_fpMinMaxFusedTest_q[27].IN1
y[27] => Add0.IN41
y[27] => Equal1.IN3
y[28] => d1Mux_uid63_fpMinMaxFusedTest_q[28].DATAB
y[28] => d0Mux_uid62_fpMinMaxFusedTest_q[28].DATAA
y[28] => yNotNaN_uid41_fpMinMaxFusedTest_q[28].IN1
y[28] => Add0.IN40
y[28] => Equal1.IN2
y[29] => d1Mux_uid63_fpMinMaxFusedTest_q[29].DATAB
y[29] => d0Mux_uid62_fpMinMaxFusedTest_q[29].DATAA
y[29] => yNotNaN_uid41_fpMinMaxFusedTest_q[29].IN1
y[29] => Add0.IN39
y[29] => Equal1.IN1
y[30] => d1Mux_uid63_fpMinMaxFusedTest_q[30].DATAB
y[30] => d0Mux_uid62_fpMinMaxFusedTest_q[30].DATAA
y[30] => yNotNaN_uid41_fpMinMaxFusedTest_q[30].IN1
y[30] => Add0.IN38
y[30] => Equal1.IN0
y[31] => d1Mux_uid63_fpMinMaxFusedTest_q[31].DATAB
y[31] => d0Mux_uid62_fpMinMaxFusedTest_q[31].DATAA
y[31] => yNotNaN_uid41_fpMinMaxFusedTest_q[31].IN1
y[31] => xNegyNegYGTX_uid55_fpMinMaxFusedTest_q.IN1
y[31] => xPosYNeg_uid60_fpMinMaxFusedTest_q[0].IN1
y[31] => xPosyPosXGtY_uid58_fpMinMaxFusedTest_q.IN1
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[31].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[30].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[29].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[28].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[27].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[26].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[25].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[24].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[23].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[22].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[21].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[20].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[19].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[18].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[17].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[16].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[15].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[14].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[13].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[12].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[11].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[10].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[9].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[8].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[7].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[6].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[5].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[4].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[3].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[2].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[1].OUTPUTSELECT
opSel[0] => d1Mux_uid63_fpMinMaxFusedTest_q[0].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[31].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[30].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[29].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[28].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[27].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[26].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[25].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[24].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[23].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[22].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[21].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[20].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[19].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[18].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[17].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[16].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[15].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[14].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[13].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[12].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[11].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[10].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[9].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[8].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[7].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[6].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[5].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[4].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[3].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[2].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[1].OUTPUTSELECT
opSel[0] => d0Mux_uid62_fpMinMaxFusedTest_q[0].OUTPUTSELECT
r[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare
x[0] => Equal0.IN40
x[0] => Add0.IN68
x[0] => Equal3.IN22
x[0] => Add1.IN37
x[1] => Equal0.IN39
x[1] => Add0.IN67
x[1] => Equal3.IN21
x[1] => Add1.IN36
x[2] => Equal0.IN38
x[2] => Add0.IN66
x[2] => Equal3.IN20
x[2] => Add1.IN35
x[3] => Equal0.IN37
x[3] => Add0.IN65
x[3] => Equal3.IN19
x[3] => Add1.IN34
x[4] => Equal0.IN36
x[4] => Add0.IN64
x[4] => Equal3.IN18
x[4] => Add1.IN33
x[5] => Equal0.IN35
x[5] => Add0.IN63
x[5] => Equal3.IN17
x[5] => Add1.IN32
x[6] => Equal0.IN34
x[6] => Add0.IN62
x[6] => Equal3.IN16
x[6] => Add1.IN31
x[7] => Equal0.IN33
x[7] => Add0.IN61
x[7] => Equal3.IN15
x[7] => Add1.IN30
x[8] => Equal0.IN32
x[8] => Add0.IN60
x[8] => Equal3.IN14
x[8] => Add1.IN29
x[9] => Equal0.IN31
x[9] => Add0.IN59
x[9] => Equal3.IN13
x[9] => Add1.IN28
x[10] => Equal0.IN30
x[10] => Add0.IN58
x[10] => Equal3.IN12
x[10] => Add1.IN27
x[11] => Equal0.IN29
x[11] => Add0.IN57
x[11] => Equal3.IN11
x[11] => Add1.IN26
x[12] => Equal0.IN28
x[12] => Add0.IN56
x[12] => Equal3.IN10
x[12] => Add1.IN25
x[13] => Equal0.IN27
x[13] => Add0.IN55
x[13] => Equal3.IN9
x[13] => Add1.IN24
x[14] => Equal0.IN26
x[14] => Add0.IN54
x[14] => Equal3.IN8
x[14] => Add1.IN23
x[15] => Equal0.IN25
x[15] => Add0.IN53
x[15] => Equal3.IN7
x[15] => Add1.IN22
x[16] => Equal0.IN24
x[16] => Add0.IN52
x[16] => Equal3.IN6
x[16] => Add1.IN21
x[17] => Equal0.IN23
x[17] => Add0.IN51
x[17] => Equal3.IN5
x[17] => Add1.IN20
x[18] => Equal0.IN22
x[18] => Add0.IN50
x[18] => Equal3.IN4
x[18] => Add1.IN19
x[19] => Equal0.IN21
x[19] => Add0.IN49
x[19] => Equal3.IN3
x[19] => Add1.IN18
x[20] => Equal0.IN20
x[20] => Add0.IN48
x[20] => Equal3.IN2
x[20] => Add1.IN17
x[21] => Equal0.IN19
x[21] => Add0.IN47
x[21] => Equal3.IN1
x[21] => Add1.IN16
x[22] => Equal0.IN18
x[22] => Add0.IN46
x[22] => Equal3.IN0
x[22] => Add1.IN15
x[23] => Equal0.IN7
x[23] => Add0.IN45
x[23] => Equal4.IN7
x[23] => Add1.IN14
x[23] => Equal8.IN7
x[24] => Equal0.IN6
x[24] => Add0.IN44
x[24] => Equal4.IN6
x[24] => Add1.IN13
x[24] => Equal8.IN6
x[25] => Equal0.IN5
x[25] => Add0.IN43
x[25] => Equal4.IN5
x[25] => Add1.IN12
x[25] => Equal8.IN5
x[26] => Equal0.IN4
x[26] => Add0.IN42
x[26] => Equal4.IN4
x[26] => Add1.IN11
x[26] => Equal8.IN4
x[27] => Equal0.IN3
x[27] => Add0.IN41
x[27] => Equal4.IN3
x[27] => Add1.IN10
x[27] => Equal8.IN3
x[28] => Equal0.IN2
x[28] => Add0.IN40
x[28] => Equal4.IN2
x[28] => Add1.IN9
x[28] => Equal8.IN2
x[29] => Equal0.IN1
x[29] => Add0.IN39
x[29] => Equal4.IN1
x[29] => Add1.IN8
x[29] => Equal8.IN1
x[30] => Equal0.IN0
x[30] => Add0.IN38
x[30] => Equal4.IN0
x[30] => Add1.IN7
x[30] => Equal8.IN0
x[31] => Equal0.IN8
x[31] => xorSigns_uid58_fpCompareFusedTest_q[0].IN0
x[31] => Equal5.IN0
x[31] => expFracCompMux_uid80_fpCompareFusedTest_q[0].OUTPUTSELECT
x[31] => expFracCompMuxGE_uid77_fpCompareFusedTest_q[0].OUTPUTSELECT
x[31] => expFracCompMuxLE_uid69_fpCompareFusedTest_q[0].OUTPUTSELECT
x[31] => expFracCompMuxLT_uid61_fpCompareFusedTest_q[0].OUTPUTSELECT
x[31] => Equal6.IN1
y[0] => Equal0.IN63
y[0] => Add1.IN68
y[0] => Equal1.IN22
y[0] => Add0.IN37
y[1] => Equal0.IN62
y[1] => Add1.IN67
y[1] => Equal1.IN21
y[1] => Add0.IN36
y[2] => Equal0.IN61
y[2] => Add1.IN66
y[2] => Equal1.IN20
y[2] => Add0.IN35
y[3] => Equal0.IN60
y[3] => Add1.IN65
y[3] => Equal1.IN19
y[3] => Add0.IN34
y[4] => Equal0.IN59
y[4] => Add1.IN64
y[4] => Equal1.IN18
y[4] => Add0.IN33
y[5] => Equal0.IN58
y[5] => Add1.IN63
y[5] => Equal1.IN17
y[5] => Add0.IN32
y[6] => Equal0.IN57
y[6] => Add1.IN62
y[6] => Equal1.IN16
y[6] => Add0.IN31
y[7] => Equal0.IN56
y[7] => Add1.IN61
y[7] => Equal1.IN15
y[7] => Add0.IN30
y[8] => Equal0.IN55
y[8] => Add1.IN60
y[8] => Equal1.IN14
y[8] => Add0.IN29
y[9] => Equal0.IN54
y[9] => Add1.IN59
y[9] => Equal1.IN13
y[9] => Add0.IN28
y[10] => Equal0.IN53
y[10] => Add1.IN58
y[10] => Equal1.IN12
y[10] => Add0.IN27
y[11] => Equal0.IN52
y[11] => Add1.IN57
y[11] => Equal1.IN11
y[11] => Add0.IN26
y[12] => Equal0.IN51
y[12] => Add1.IN56
y[12] => Equal1.IN10
y[12] => Add0.IN25
y[13] => Equal0.IN50
y[13] => Add1.IN55
y[13] => Equal1.IN9
y[13] => Add0.IN24
y[14] => Equal0.IN49
y[14] => Add1.IN54
y[14] => Equal1.IN8
y[14] => Add0.IN23
y[15] => Equal0.IN48
y[15] => Add1.IN53
y[15] => Equal1.IN7
y[15] => Add0.IN22
y[16] => Equal0.IN47
y[16] => Add1.IN52
y[16] => Equal1.IN6
y[16] => Add0.IN21
y[17] => Equal0.IN46
y[17] => Add1.IN51
y[17] => Equal1.IN5
y[17] => Add0.IN20
y[18] => Equal0.IN45
y[18] => Add1.IN50
y[18] => Equal1.IN4
y[18] => Add0.IN19
y[19] => Equal0.IN44
y[19] => Add1.IN49
y[19] => Equal1.IN3
y[19] => Add0.IN18
y[20] => Equal0.IN43
y[20] => Add1.IN48
y[20] => Equal1.IN2
y[20] => Add0.IN17
y[21] => Equal0.IN42
y[21] => Add1.IN47
y[21] => Equal1.IN1
y[21] => Add0.IN16
y[22] => Equal0.IN41
y[22] => Add1.IN46
y[22] => Equal1.IN0
y[22] => Add0.IN15
y[23] => Equal0.IN16
y[23] => Add1.IN45
y[23] => Equal2.IN7
y[23] => Add0.IN14
y[23] => Equal7.IN7
y[24] => Equal0.IN15
y[24] => Add1.IN44
y[24] => Equal2.IN6
y[24] => Add0.IN13
y[24] => Equal7.IN6
y[25] => Equal0.IN14
y[25] => Add1.IN43
y[25] => Equal2.IN5
y[25] => Add0.IN12
y[25] => Equal7.IN5
y[26] => Equal0.IN13
y[26] => Add1.IN42
y[26] => Equal2.IN4
y[26] => Add0.IN11
y[26] => Equal7.IN4
y[27] => Equal0.IN12
y[27] => Add1.IN41
y[27] => Equal2.IN3
y[27] => Add0.IN10
y[27] => Equal7.IN3
y[28] => Equal0.IN11
y[28] => Add1.IN40
y[28] => Equal2.IN2
y[28] => Add0.IN9
y[28] => Equal7.IN2
y[29] => Equal0.IN10
y[29] => Add1.IN39
y[29] => Equal2.IN1
y[29] => Add0.IN8
y[29] => Equal7.IN1
y[30] => Equal0.IN9
y[30] => Add1.IN38
y[30] => Equal2.IN0
y[30] => Add0.IN7
y[30] => Equal7.IN0
y[31] => Equal0.IN17
y[31] => xorSigns_uid58_fpCompareFusedTest_q[0].IN1
y[31] => Equal5.IN1
y[31] => Equal6.IN0
opSel[0] => Mux0.IN10
opSel[1] => Mux0.IN9
opSel[2] => Mux0.IN8
r[0] <= r_uid90_fpCompareFusedTest_q.DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi
clk => fpoint2_multi_datapath:datapath.clk
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => busy.CLK
clk_en => fpoint2_multi_datapath:datapath.clk_en
clk_en => counter[0].ENA
clk_en => counter[3].ENA
clk_en => counter[2].ENA
clk_en => counter[1].ENA
reset => fpoint2_multi_datapath:datapath.reset
reset => counter[0].PRESET
reset => counter[1].PRESET
reset => counter[2].PRESET
reset => counter[3].PRESET
reset => busy.ACLR
reset_req => fpoint2_multi_datapath:datapath.reset_req
dataa[0] => fpoint2_multi_datapath:datapath.dataa[0]
dataa[1] => fpoint2_multi_datapath:datapath.dataa[1]
dataa[2] => fpoint2_multi_datapath:datapath.dataa[2]
dataa[3] => fpoint2_multi_datapath:datapath.dataa[3]
dataa[4] => fpoint2_multi_datapath:datapath.dataa[4]
dataa[5] => fpoint2_multi_datapath:datapath.dataa[5]
dataa[6] => fpoint2_multi_datapath:datapath.dataa[6]
dataa[7] => fpoint2_multi_datapath:datapath.dataa[7]
dataa[8] => fpoint2_multi_datapath:datapath.dataa[8]
dataa[9] => fpoint2_multi_datapath:datapath.dataa[9]
dataa[10] => fpoint2_multi_datapath:datapath.dataa[10]
dataa[11] => fpoint2_multi_datapath:datapath.dataa[11]
dataa[12] => fpoint2_multi_datapath:datapath.dataa[12]
dataa[13] => fpoint2_multi_datapath:datapath.dataa[13]
dataa[14] => fpoint2_multi_datapath:datapath.dataa[14]
dataa[15] => fpoint2_multi_datapath:datapath.dataa[15]
dataa[16] => fpoint2_multi_datapath:datapath.dataa[16]
dataa[17] => fpoint2_multi_datapath:datapath.dataa[17]
dataa[18] => fpoint2_multi_datapath:datapath.dataa[18]
dataa[19] => fpoint2_multi_datapath:datapath.dataa[19]
dataa[20] => fpoint2_multi_datapath:datapath.dataa[20]
dataa[21] => fpoint2_multi_datapath:datapath.dataa[21]
dataa[22] => fpoint2_multi_datapath:datapath.dataa[22]
dataa[23] => fpoint2_multi_datapath:datapath.dataa[23]
dataa[24] => fpoint2_multi_datapath:datapath.dataa[24]
dataa[25] => fpoint2_multi_datapath:datapath.dataa[25]
dataa[26] => fpoint2_multi_datapath:datapath.dataa[26]
dataa[27] => fpoint2_multi_datapath:datapath.dataa[27]
dataa[28] => fpoint2_multi_datapath:datapath.dataa[28]
dataa[29] => fpoint2_multi_datapath:datapath.dataa[29]
dataa[30] => fpoint2_multi_datapath:datapath.dataa[30]
dataa[31] => fpoint2_multi_datapath:datapath.dataa[31]
datab[0] => fpoint2_multi_datapath:datapath.datab[0]
datab[1] => fpoint2_multi_datapath:datapath.datab[1]
datab[2] => fpoint2_multi_datapath:datapath.datab[2]
datab[3] => fpoint2_multi_datapath:datapath.datab[3]
datab[4] => fpoint2_multi_datapath:datapath.datab[4]
datab[5] => fpoint2_multi_datapath:datapath.datab[5]
datab[6] => fpoint2_multi_datapath:datapath.datab[6]
datab[7] => fpoint2_multi_datapath:datapath.datab[7]
datab[8] => fpoint2_multi_datapath:datapath.datab[8]
datab[9] => fpoint2_multi_datapath:datapath.datab[9]
datab[10] => fpoint2_multi_datapath:datapath.datab[10]
datab[11] => fpoint2_multi_datapath:datapath.datab[11]
datab[12] => fpoint2_multi_datapath:datapath.datab[12]
datab[13] => fpoint2_multi_datapath:datapath.datab[13]
datab[14] => fpoint2_multi_datapath:datapath.datab[14]
datab[15] => fpoint2_multi_datapath:datapath.datab[15]
datab[16] => fpoint2_multi_datapath:datapath.datab[16]
datab[17] => fpoint2_multi_datapath:datapath.datab[17]
datab[18] => fpoint2_multi_datapath:datapath.datab[18]
datab[19] => fpoint2_multi_datapath:datapath.datab[19]
datab[20] => fpoint2_multi_datapath:datapath.datab[20]
datab[21] => fpoint2_multi_datapath:datapath.datab[21]
datab[22] => fpoint2_multi_datapath:datapath.datab[22]
datab[23] => fpoint2_multi_datapath:datapath.datab[23]
datab[24] => fpoint2_multi_datapath:datapath.datab[24]
datab[25] => fpoint2_multi_datapath:datapath.datab[25]
datab[26] => fpoint2_multi_datapath:datapath.datab[26]
datab[27] => fpoint2_multi_datapath:datapath.datab[27]
datab[28] => fpoint2_multi_datapath:datapath.datab[28]
datab[29] => fpoint2_multi_datapath:datapath.datab[29]
datab[30] => fpoint2_multi_datapath:datapath.datab[30]
datab[31] => fpoint2_multi_datapath:datapath.datab[31]
result[0] <= fpoint2_multi_datapath:datapath.result[0]
result[1] <= fpoint2_multi_datapath:datapath.result[1]
result[2] <= fpoint2_multi_datapath:datapath.result[2]
result[3] <= fpoint2_multi_datapath:datapath.result[3]
result[4] <= fpoint2_multi_datapath:datapath.result[4]
result[5] <= fpoint2_multi_datapath:datapath.result[5]
result[6] <= fpoint2_multi_datapath:datapath.result[6]
result[7] <= fpoint2_multi_datapath:datapath.result[7]
result[8] <= fpoint2_multi_datapath:datapath.result[8]
result[9] <= fpoint2_multi_datapath:datapath.result[9]
result[10] <= fpoint2_multi_datapath:datapath.result[10]
result[11] <= fpoint2_multi_datapath:datapath.result[11]
result[12] <= fpoint2_multi_datapath:datapath.result[12]
result[13] <= fpoint2_multi_datapath:datapath.result[13]
result[14] <= fpoint2_multi_datapath:datapath.result[14]
result[15] <= fpoint2_multi_datapath:datapath.result[15]
result[16] <= fpoint2_multi_datapath:datapath.result[16]
result[17] <= fpoint2_multi_datapath:datapath.result[17]
result[18] <= fpoint2_multi_datapath:datapath.result[18]
result[19] <= fpoint2_multi_datapath:datapath.result[19]
result[20] <= fpoint2_multi_datapath:datapath.result[20]
result[21] <= fpoint2_multi_datapath:datapath.result[21]
result[22] <= fpoint2_multi_datapath:datapath.result[22]
result[23] <= fpoint2_multi_datapath:datapath.result[23]
result[24] <= fpoint2_multi_datapath:datapath.result[24]
result[25] <= fpoint2_multi_datapath:datapath.result[25]
result[26] <= fpoint2_multi_datapath:datapath.result[26]
result[27] <= fpoint2_multi_datapath:datapath.result[27]
result[28] <= fpoint2_multi_datapath:datapath.result[28]
result[29] <= fpoint2_multi_datapath:datapath.result[29]
result[30] <= fpoint2_multi_datapath:datapath.result[30]
result[31] <= fpoint2_multi_datapath:datapath.result[31]
n[0] => Mux0.IN10
n[0] => Mux1.IN5
n[0] => Mux2.IN10
n[0] => Mux3.IN10
n[0] => Equal1.IN5
n[0] => Equal2.IN5
n[0] => fpoint2_multi_datapath:datapath.op[0]
n[1] => Mux0.IN9
n[1] => Mux1.IN4
n[1] => Mux2.IN9
n[1] => Mux3.IN9
n[1] => Equal1.IN4
n[1] => Equal2.IN4
n[1] => fpoint2_multi_datapath:datapath.op[1]
n[2] => Mux0.IN8
n[2] => Mux2.IN8
n[2] => Mux3.IN8
n[2] => Equal1.IN3
n[2] => Equal2.IN3
n[2] => fpoint2_multi_datapath:datapath.op[2]
start => busy.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => done.IN1
start => fpoint2_multi_datapath:datapath.start
done <= done.DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath
clk => FPDiv:ARITH_GEN:div.clk
clk => FPMult:ARITH_GEN:multiply.clk
clk => FPAddSub:ARITH_GEN:addsub.clk
clk => IntToFloat:CON_GEN:int2float.clk
clk => FPSqrt:FPSQRT_GEN:sqrt.clk
clk_en => FPDiv:ARITH_GEN:div.clk_en
reset => FPDiv:ARITH_GEN:div.reset
reset => FPMult:ARITH_GEN:multiply.areset
reset => FPAddSub:ARITH_GEN:addsub.areset
reset => IntToFloat:CON_GEN:int2float.areset
reset => FPSqrt:FPSQRT_GEN:sqrt.areset
reset_req => FPSqrt:FPSQRT_GEN:sqrt.reset_req
start => div_start.IN1
dataa[0] => FPDiv:ARITH_GEN:div.dataa[0]
dataa[0] => FPMult:ARITH_GEN:multiply.x[0]
dataa[0] => FPAddSub:ARITH_GEN:addsub.x[0]
dataa[0] => IntToFloat:CON_GEN:int2float.x[0]
dataa[0] => FloatToInt:CON_GEN:Float2Int.x[0]
dataa[0] => FPSqrt:FPSQRT_GEN:sqrt.x[0]
dataa[1] => FPDiv:ARITH_GEN:div.dataa[1]
dataa[1] => FPMult:ARITH_GEN:multiply.x[1]
dataa[1] => FPAddSub:ARITH_GEN:addsub.x[1]
dataa[1] => IntToFloat:CON_GEN:int2float.x[1]
dataa[1] => FloatToInt:CON_GEN:Float2Int.x[1]
dataa[1] => FPSqrt:FPSQRT_GEN:sqrt.x[1]
dataa[2] => FPDiv:ARITH_GEN:div.dataa[2]
dataa[2] => FPMult:ARITH_GEN:multiply.x[2]
dataa[2] => FPAddSub:ARITH_GEN:addsub.x[2]
dataa[2] => IntToFloat:CON_GEN:int2float.x[2]
dataa[2] => FloatToInt:CON_GEN:Float2Int.x[2]
dataa[2] => FPSqrt:FPSQRT_GEN:sqrt.x[2]
dataa[3] => FPDiv:ARITH_GEN:div.dataa[3]
dataa[3] => FPMult:ARITH_GEN:multiply.x[3]
dataa[3] => FPAddSub:ARITH_GEN:addsub.x[3]
dataa[3] => IntToFloat:CON_GEN:int2float.x[3]
dataa[3] => FloatToInt:CON_GEN:Float2Int.x[3]
dataa[3] => FPSqrt:FPSQRT_GEN:sqrt.x[3]
dataa[4] => FPDiv:ARITH_GEN:div.dataa[4]
dataa[4] => FPMult:ARITH_GEN:multiply.x[4]
dataa[4] => FPAddSub:ARITH_GEN:addsub.x[4]
dataa[4] => IntToFloat:CON_GEN:int2float.x[4]
dataa[4] => FloatToInt:CON_GEN:Float2Int.x[4]
dataa[4] => FPSqrt:FPSQRT_GEN:sqrt.x[4]
dataa[5] => FPDiv:ARITH_GEN:div.dataa[5]
dataa[5] => FPMult:ARITH_GEN:multiply.x[5]
dataa[5] => FPAddSub:ARITH_GEN:addsub.x[5]
dataa[5] => IntToFloat:CON_GEN:int2float.x[5]
dataa[5] => FloatToInt:CON_GEN:Float2Int.x[5]
dataa[5] => FPSqrt:FPSQRT_GEN:sqrt.x[5]
dataa[6] => FPDiv:ARITH_GEN:div.dataa[6]
dataa[6] => FPMult:ARITH_GEN:multiply.x[6]
dataa[6] => FPAddSub:ARITH_GEN:addsub.x[6]
dataa[6] => IntToFloat:CON_GEN:int2float.x[6]
dataa[6] => FloatToInt:CON_GEN:Float2Int.x[6]
dataa[6] => FPSqrt:FPSQRT_GEN:sqrt.x[6]
dataa[7] => FPDiv:ARITH_GEN:div.dataa[7]
dataa[7] => FPMult:ARITH_GEN:multiply.x[7]
dataa[7] => FPAddSub:ARITH_GEN:addsub.x[7]
dataa[7] => IntToFloat:CON_GEN:int2float.x[7]
dataa[7] => FloatToInt:CON_GEN:Float2Int.x[7]
dataa[7] => FPSqrt:FPSQRT_GEN:sqrt.x[7]
dataa[8] => FPDiv:ARITH_GEN:div.dataa[8]
dataa[8] => FPMult:ARITH_GEN:multiply.x[8]
dataa[8] => FPAddSub:ARITH_GEN:addsub.x[8]
dataa[8] => IntToFloat:CON_GEN:int2float.x[8]
dataa[8] => FloatToInt:CON_GEN:Float2Int.x[8]
dataa[8] => FPSqrt:FPSQRT_GEN:sqrt.x[8]
dataa[9] => FPDiv:ARITH_GEN:div.dataa[9]
dataa[9] => FPMult:ARITH_GEN:multiply.x[9]
dataa[9] => FPAddSub:ARITH_GEN:addsub.x[9]
dataa[9] => IntToFloat:CON_GEN:int2float.x[9]
dataa[9] => FloatToInt:CON_GEN:Float2Int.x[9]
dataa[9] => FPSqrt:FPSQRT_GEN:sqrt.x[9]
dataa[10] => FPDiv:ARITH_GEN:div.dataa[10]
dataa[10] => FPMult:ARITH_GEN:multiply.x[10]
dataa[10] => FPAddSub:ARITH_GEN:addsub.x[10]
dataa[10] => IntToFloat:CON_GEN:int2float.x[10]
dataa[10] => FloatToInt:CON_GEN:Float2Int.x[10]
dataa[10] => FPSqrt:FPSQRT_GEN:sqrt.x[10]
dataa[11] => FPDiv:ARITH_GEN:div.dataa[11]
dataa[11] => FPMult:ARITH_GEN:multiply.x[11]
dataa[11] => FPAddSub:ARITH_GEN:addsub.x[11]
dataa[11] => IntToFloat:CON_GEN:int2float.x[11]
dataa[11] => FloatToInt:CON_GEN:Float2Int.x[11]
dataa[11] => FPSqrt:FPSQRT_GEN:sqrt.x[11]
dataa[12] => FPDiv:ARITH_GEN:div.dataa[12]
dataa[12] => FPMult:ARITH_GEN:multiply.x[12]
dataa[12] => FPAddSub:ARITH_GEN:addsub.x[12]
dataa[12] => IntToFloat:CON_GEN:int2float.x[12]
dataa[12] => FloatToInt:CON_GEN:Float2Int.x[12]
dataa[12] => FPSqrt:FPSQRT_GEN:sqrt.x[12]
dataa[13] => FPDiv:ARITH_GEN:div.dataa[13]
dataa[13] => FPMult:ARITH_GEN:multiply.x[13]
dataa[13] => FPAddSub:ARITH_GEN:addsub.x[13]
dataa[13] => IntToFloat:CON_GEN:int2float.x[13]
dataa[13] => FloatToInt:CON_GEN:Float2Int.x[13]
dataa[13] => FPSqrt:FPSQRT_GEN:sqrt.x[13]
dataa[14] => FPDiv:ARITH_GEN:div.dataa[14]
dataa[14] => FPMult:ARITH_GEN:multiply.x[14]
dataa[14] => FPAddSub:ARITH_GEN:addsub.x[14]
dataa[14] => IntToFloat:CON_GEN:int2float.x[14]
dataa[14] => FloatToInt:CON_GEN:Float2Int.x[14]
dataa[14] => FPSqrt:FPSQRT_GEN:sqrt.x[14]
dataa[15] => FPDiv:ARITH_GEN:div.dataa[15]
dataa[15] => FPMult:ARITH_GEN:multiply.x[15]
dataa[15] => FPAddSub:ARITH_GEN:addsub.x[15]
dataa[15] => IntToFloat:CON_GEN:int2float.x[15]
dataa[15] => FloatToInt:CON_GEN:Float2Int.x[15]
dataa[15] => FPSqrt:FPSQRT_GEN:sqrt.x[15]
dataa[16] => FPDiv:ARITH_GEN:div.dataa[16]
dataa[16] => FPMult:ARITH_GEN:multiply.x[16]
dataa[16] => FPAddSub:ARITH_GEN:addsub.x[16]
dataa[16] => IntToFloat:CON_GEN:int2float.x[16]
dataa[16] => FloatToInt:CON_GEN:Float2Int.x[16]
dataa[16] => FPSqrt:FPSQRT_GEN:sqrt.x[16]
dataa[17] => FPDiv:ARITH_GEN:div.dataa[17]
dataa[17] => FPMult:ARITH_GEN:multiply.x[17]
dataa[17] => FPAddSub:ARITH_GEN:addsub.x[17]
dataa[17] => IntToFloat:CON_GEN:int2float.x[17]
dataa[17] => FloatToInt:CON_GEN:Float2Int.x[17]
dataa[17] => FPSqrt:FPSQRT_GEN:sqrt.x[17]
dataa[18] => FPDiv:ARITH_GEN:div.dataa[18]
dataa[18] => FPMult:ARITH_GEN:multiply.x[18]
dataa[18] => FPAddSub:ARITH_GEN:addsub.x[18]
dataa[18] => IntToFloat:CON_GEN:int2float.x[18]
dataa[18] => FloatToInt:CON_GEN:Float2Int.x[18]
dataa[18] => FPSqrt:FPSQRT_GEN:sqrt.x[18]
dataa[19] => FPDiv:ARITH_GEN:div.dataa[19]
dataa[19] => FPMult:ARITH_GEN:multiply.x[19]
dataa[19] => FPAddSub:ARITH_GEN:addsub.x[19]
dataa[19] => IntToFloat:CON_GEN:int2float.x[19]
dataa[19] => FloatToInt:CON_GEN:Float2Int.x[19]
dataa[19] => FPSqrt:FPSQRT_GEN:sqrt.x[19]
dataa[20] => FPDiv:ARITH_GEN:div.dataa[20]
dataa[20] => FPMult:ARITH_GEN:multiply.x[20]
dataa[20] => FPAddSub:ARITH_GEN:addsub.x[20]
dataa[20] => IntToFloat:CON_GEN:int2float.x[20]
dataa[20] => FloatToInt:CON_GEN:Float2Int.x[20]
dataa[20] => FPSqrt:FPSQRT_GEN:sqrt.x[20]
dataa[21] => FPDiv:ARITH_GEN:div.dataa[21]
dataa[21] => FPMult:ARITH_GEN:multiply.x[21]
dataa[21] => FPAddSub:ARITH_GEN:addsub.x[21]
dataa[21] => IntToFloat:CON_GEN:int2float.x[21]
dataa[21] => FloatToInt:CON_GEN:Float2Int.x[21]
dataa[21] => FPSqrt:FPSQRT_GEN:sqrt.x[21]
dataa[22] => FPDiv:ARITH_GEN:div.dataa[22]
dataa[22] => FPMult:ARITH_GEN:multiply.x[22]
dataa[22] => FPAddSub:ARITH_GEN:addsub.x[22]
dataa[22] => IntToFloat:CON_GEN:int2float.x[22]
dataa[22] => FloatToInt:CON_GEN:Float2Int.x[22]
dataa[22] => FPSqrt:FPSQRT_GEN:sqrt.x[22]
dataa[23] => FPDiv:ARITH_GEN:div.dataa[23]
dataa[23] => FPMult:ARITH_GEN:multiply.x[23]
dataa[23] => FPAddSub:ARITH_GEN:addsub.x[23]
dataa[23] => IntToFloat:CON_GEN:int2float.x[23]
dataa[23] => FloatToInt:CON_GEN:Float2Int.x[23]
dataa[23] => FPSqrt:FPSQRT_GEN:sqrt.x[23]
dataa[24] => FPDiv:ARITH_GEN:div.dataa[24]
dataa[24] => FPMult:ARITH_GEN:multiply.x[24]
dataa[24] => FPAddSub:ARITH_GEN:addsub.x[24]
dataa[24] => IntToFloat:CON_GEN:int2float.x[24]
dataa[24] => FloatToInt:CON_GEN:Float2Int.x[24]
dataa[24] => FPSqrt:FPSQRT_GEN:sqrt.x[24]
dataa[25] => FPDiv:ARITH_GEN:div.dataa[25]
dataa[25] => FPMult:ARITH_GEN:multiply.x[25]
dataa[25] => FPAddSub:ARITH_GEN:addsub.x[25]
dataa[25] => IntToFloat:CON_GEN:int2float.x[25]
dataa[25] => FloatToInt:CON_GEN:Float2Int.x[25]
dataa[25] => FPSqrt:FPSQRT_GEN:sqrt.x[25]
dataa[26] => FPDiv:ARITH_GEN:div.dataa[26]
dataa[26] => FPMult:ARITH_GEN:multiply.x[26]
dataa[26] => FPAddSub:ARITH_GEN:addsub.x[26]
dataa[26] => IntToFloat:CON_GEN:int2float.x[26]
dataa[26] => FloatToInt:CON_GEN:Float2Int.x[26]
dataa[26] => FPSqrt:FPSQRT_GEN:sqrt.x[26]
dataa[27] => FPDiv:ARITH_GEN:div.dataa[27]
dataa[27] => FPMult:ARITH_GEN:multiply.x[27]
dataa[27] => FPAddSub:ARITH_GEN:addsub.x[27]
dataa[27] => IntToFloat:CON_GEN:int2float.x[27]
dataa[27] => FloatToInt:CON_GEN:Float2Int.x[27]
dataa[27] => FPSqrt:FPSQRT_GEN:sqrt.x[27]
dataa[28] => FPDiv:ARITH_GEN:div.dataa[28]
dataa[28] => FPMult:ARITH_GEN:multiply.x[28]
dataa[28] => FPAddSub:ARITH_GEN:addsub.x[28]
dataa[28] => IntToFloat:CON_GEN:int2float.x[28]
dataa[28] => FloatToInt:CON_GEN:Float2Int.x[28]
dataa[28] => FPSqrt:FPSQRT_GEN:sqrt.x[28]
dataa[29] => FPDiv:ARITH_GEN:div.dataa[29]
dataa[29] => FPMult:ARITH_GEN:multiply.x[29]
dataa[29] => FPAddSub:ARITH_GEN:addsub.x[29]
dataa[29] => IntToFloat:CON_GEN:int2float.x[29]
dataa[29] => FloatToInt:CON_GEN:Float2Int.x[29]
dataa[29] => FPSqrt:FPSQRT_GEN:sqrt.x[29]
dataa[30] => FPDiv:ARITH_GEN:div.dataa[30]
dataa[30] => FPMult:ARITH_GEN:multiply.x[30]
dataa[30] => FPAddSub:ARITH_GEN:addsub.x[30]
dataa[30] => IntToFloat:CON_GEN:int2float.x[30]
dataa[30] => FloatToInt:CON_GEN:Float2Int.x[30]
dataa[30] => FPSqrt:FPSQRT_GEN:sqrt.x[30]
dataa[31] => FPDiv:ARITH_GEN:div.dataa[31]
dataa[31] => FPMult:ARITH_GEN:multiply.x[31]
dataa[31] => FPAddSub:ARITH_GEN:addsub.x[31]
dataa[31] => IntToFloat:CON_GEN:int2float.x[31]
dataa[31] => FloatToInt:CON_GEN:Float2Int.x[31]
dataa[31] => FPSqrt:FPSQRT_GEN:sqrt.x[31]
datab[0] => FPDiv:ARITH_GEN:div.datab[0]
datab[0] => FPMult:ARITH_GEN:multiply.y[0]
datab[0] => FPAddSub:ARITH_GEN:addsub.y[0]
datab[1] => FPDiv:ARITH_GEN:div.datab[1]
datab[1] => FPMult:ARITH_GEN:multiply.y[1]
datab[1] => FPAddSub:ARITH_GEN:addsub.y[1]
datab[2] => FPDiv:ARITH_GEN:div.datab[2]
datab[2] => FPMult:ARITH_GEN:multiply.y[2]
datab[2] => FPAddSub:ARITH_GEN:addsub.y[2]
datab[3] => FPDiv:ARITH_GEN:div.datab[3]
datab[3] => FPMult:ARITH_GEN:multiply.y[3]
datab[3] => FPAddSub:ARITH_GEN:addsub.y[3]
datab[4] => FPDiv:ARITH_GEN:div.datab[4]
datab[4] => FPMult:ARITH_GEN:multiply.y[4]
datab[4] => FPAddSub:ARITH_GEN:addsub.y[4]
datab[5] => FPDiv:ARITH_GEN:div.datab[5]
datab[5] => FPMult:ARITH_GEN:multiply.y[5]
datab[5] => FPAddSub:ARITH_GEN:addsub.y[5]
datab[6] => FPDiv:ARITH_GEN:div.datab[6]
datab[6] => FPMult:ARITH_GEN:multiply.y[6]
datab[6] => FPAddSub:ARITH_GEN:addsub.y[6]
datab[7] => FPDiv:ARITH_GEN:div.datab[7]
datab[7] => FPMult:ARITH_GEN:multiply.y[7]
datab[7] => FPAddSub:ARITH_GEN:addsub.y[7]
datab[8] => FPDiv:ARITH_GEN:div.datab[8]
datab[8] => FPMult:ARITH_GEN:multiply.y[8]
datab[8] => FPAddSub:ARITH_GEN:addsub.y[8]
datab[9] => FPDiv:ARITH_GEN:div.datab[9]
datab[9] => FPMult:ARITH_GEN:multiply.y[9]
datab[9] => FPAddSub:ARITH_GEN:addsub.y[9]
datab[10] => FPDiv:ARITH_GEN:div.datab[10]
datab[10] => FPMult:ARITH_GEN:multiply.y[10]
datab[10] => FPAddSub:ARITH_GEN:addsub.y[10]
datab[11] => FPDiv:ARITH_GEN:div.datab[11]
datab[11] => FPMult:ARITH_GEN:multiply.y[11]
datab[11] => FPAddSub:ARITH_GEN:addsub.y[11]
datab[12] => FPDiv:ARITH_GEN:div.datab[12]
datab[12] => FPMult:ARITH_GEN:multiply.y[12]
datab[12] => FPAddSub:ARITH_GEN:addsub.y[12]
datab[13] => FPDiv:ARITH_GEN:div.datab[13]
datab[13] => FPMult:ARITH_GEN:multiply.y[13]
datab[13] => FPAddSub:ARITH_GEN:addsub.y[13]
datab[14] => FPDiv:ARITH_GEN:div.datab[14]
datab[14] => FPMult:ARITH_GEN:multiply.y[14]
datab[14] => FPAddSub:ARITH_GEN:addsub.y[14]
datab[15] => FPDiv:ARITH_GEN:div.datab[15]
datab[15] => FPMult:ARITH_GEN:multiply.y[15]
datab[15] => FPAddSub:ARITH_GEN:addsub.y[15]
datab[16] => FPDiv:ARITH_GEN:div.datab[16]
datab[16] => FPMult:ARITH_GEN:multiply.y[16]
datab[16] => FPAddSub:ARITH_GEN:addsub.y[16]
datab[17] => FPDiv:ARITH_GEN:div.datab[17]
datab[17] => FPMult:ARITH_GEN:multiply.y[17]
datab[17] => FPAddSub:ARITH_GEN:addsub.y[17]
datab[18] => FPDiv:ARITH_GEN:div.datab[18]
datab[18] => FPMult:ARITH_GEN:multiply.y[18]
datab[18] => FPAddSub:ARITH_GEN:addsub.y[18]
datab[19] => FPDiv:ARITH_GEN:div.datab[19]
datab[19] => FPMult:ARITH_GEN:multiply.y[19]
datab[19] => FPAddSub:ARITH_GEN:addsub.y[19]
datab[20] => FPDiv:ARITH_GEN:div.datab[20]
datab[20] => FPMult:ARITH_GEN:multiply.y[20]
datab[20] => FPAddSub:ARITH_GEN:addsub.y[20]
datab[21] => FPDiv:ARITH_GEN:div.datab[21]
datab[21] => FPMult:ARITH_GEN:multiply.y[21]
datab[21] => FPAddSub:ARITH_GEN:addsub.y[21]
datab[22] => FPDiv:ARITH_GEN:div.datab[22]
datab[22] => FPMult:ARITH_GEN:multiply.y[22]
datab[22] => FPAddSub:ARITH_GEN:addsub.y[22]
datab[23] => FPDiv:ARITH_GEN:div.datab[23]
datab[23] => FPMult:ARITH_GEN:multiply.y[23]
datab[23] => FPAddSub:ARITH_GEN:addsub.y[23]
datab[24] => FPDiv:ARITH_GEN:div.datab[24]
datab[24] => FPMult:ARITH_GEN:multiply.y[24]
datab[24] => FPAddSub:ARITH_GEN:addsub.y[24]
datab[25] => FPDiv:ARITH_GEN:div.datab[25]
datab[25] => FPMult:ARITH_GEN:multiply.y[25]
datab[25] => FPAddSub:ARITH_GEN:addsub.y[25]
datab[26] => FPDiv:ARITH_GEN:div.datab[26]
datab[26] => FPMult:ARITH_GEN:multiply.y[26]
datab[26] => FPAddSub:ARITH_GEN:addsub.y[26]
datab[27] => FPDiv:ARITH_GEN:div.datab[27]
datab[27] => FPMult:ARITH_GEN:multiply.y[27]
datab[27] => FPAddSub:ARITH_GEN:addsub.y[27]
datab[28] => FPDiv:ARITH_GEN:div.datab[28]
datab[28] => FPMult:ARITH_GEN:multiply.y[28]
datab[28] => FPAddSub:ARITH_GEN:addsub.y[28]
datab[29] => FPDiv:ARITH_GEN:div.datab[29]
datab[29] => FPMult:ARITH_GEN:multiply.y[29]
datab[29] => FPAddSub:ARITH_GEN:addsub.y[29]
datab[30] => FPDiv:ARITH_GEN:div.datab[30]
datab[30] => FPMult:ARITH_GEN:multiply.y[30]
datab[30] => FPAddSub:ARITH_GEN:addsub.y[30]
datab[31] => FPDiv:ARITH_GEN:div.datab[31]
datab[31] => FPMult:ARITH_GEN:multiply.y[31]
datab[31] => FPAddSub:ARITH_GEN:addsub.y[31]
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
op[0] => Mux0.IN2
op[0] => Mux1.IN2
op[0] => Mux2.IN2
op[0] => Mux3.IN2
op[0] => Mux4.IN2
op[0] => Mux5.IN2
op[0] => Mux6.IN2
op[0] => Mux7.IN2
op[0] => Mux8.IN2
op[0] => Mux9.IN2
op[0] => Mux10.IN2
op[0] => Mux11.IN2
op[0] => Mux12.IN2
op[0] => Mux13.IN2
op[0] => Mux14.IN2
op[0] => Mux15.IN2
op[0] => Mux16.IN2
op[0] => Mux17.IN2
op[0] => Mux18.IN2
op[0] => Mux19.IN2
op[0] => Mux20.IN2
op[0] => Mux21.IN2
op[0] => Mux22.IN2
op[0] => Mux23.IN2
op[0] => Mux24.IN2
op[0] => Mux25.IN2
op[0] => Mux26.IN2
op[0] => Mux27.IN2
op[0] => Mux28.IN2
op[0] => Mux29.IN2
op[0] => Mux30.IN2
op[0] => Mux31.IN2
op[0] => FPAddSub:ARITH_GEN:addsub.opSel[0]
op[0] => Equal0.IN2
op[0] => FloatToInt:CON_GEN:Float2Int.opSel[0]
op[1] => Mux0.IN1
op[1] => Mux1.IN1
op[1] => Mux2.IN1
op[1] => Mux3.IN1
op[1] => Mux4.IN1
op[1] => Mux5.IN1
op[1] => Mux6.IN1
op[1] => Mux7.IN1
op[1] => Mux8.IN1
op[1] => Mux9.IN1
op[1] => Mux10.IN1
op[1] => Mux11.IN1
op[1] => Mux12.IN1
op[1] => Mux13.IN1
op[1] => Mux14.IN1
op[1] => Mux15.IN1
op[1] => Mux16.IN1
op[1] => Mux17.IN1
op[1] => Mux18.IN1
op[1] => Mux19.IN1
op[1] => Mux20.IN1
op[1] => Mux21.IN1
op[1] => Mux22.IN1
op[1] => Mux23.IN1
op[1] => Mux24.IN1
op[1] => Mux25.IN1
op[1] => Mux26.IN1
op[1] => Mux27.IN1
op[1] => Mux28.IN1
op[1] => Mux29.IN1
op[1] => Mux30.IN1
op[1] => Mux31.IN1
op[1] => Equal0.IN1
op[2] => Mux0.IN0
op[2] => Mux1.IN0
op[2] => Mux2.IN0
op[2] => Mux3.IN0
op[2] => Mux4.IN0
op[2] => Mux5.IN0
op[2] => Mux6.IN0
op[2] => Mux7.IN0
op[2] => Mux8.IN0
op[2] => Mux9.IN0
op[2] => Mux10.IN0
op[2] => Mux11.IN0
op[2] => Mux12.IN0
op[2] => Mux13.IN0
op[2] => Mux14.IN0
op[2] => Mux15.IN0
op[2] => Mux16.IN0
op[2] => Mux17.IN0
op[2] => Mux18.IN0
op[2] => Mux19.IN0
op[2] => Mux20.IN0
op[2] => Mux21.IN0
op[2] => Mux22.IN0
op[2] => Mux23.IN0
op[2] => Mux24.IN0
op[2] => Mux25.IN0
op[2] => Mux26.IN0
op[2] => Mux27.IN0
op[2] => Mux28.IN0
op[2] => Mux29.IN0
op[2] => Mux30.IN0
op[2] => Mux31.IN0
op[2] => Equal0.IN0


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div
clk => quot_unbiased_exp[0].CLK
clk => quot_unbiased_exp[1].CLK
clk => quot_unbiased_exp[2].CLK
clk => quot_unbiased_exp[3].CLK
clk => quot_unbiased_exp[4].CLK
clk => quot_unbiased_exp[5].CLK
clk => quot_unbiased_exp[6].CLK
clk => quot_unbiased_exp[7].CLK
clk => quot_unbiased_exp[8].CLK
clk => div_cnt[0].CLK
clk => div_cnt[1].CLK
clk => div_cnt[2].CLK
clk => div_cnt[3].CLK
clk => div_step_en.CLK
clk => normalize.CLK
clk => quot_man[0].CLK
clk => quot_man[1].CLK
clk => quot_man[2].CLK
clk => quot_man[3].CLK
clk => quot_man[4].CLK
clk => quot_man[5].CLK
clk => quot_man[6].CLK
clk => quot_man[7].CLK
clk => quot_man[8].CLK
clk => quot_man[9].CLK
clk => quot_man[10].CLK
clk => quot_man[11].CLK
clk => quot_man[12].CLK
clk => quot_man[13].CLK
clk => quot_man[14].CLK
clk => quot_man[15].CLK
clk => quot_man[16].CLK
clk => quot_man[17].CLK
clk => quot_man[18].CLK
clk => quot_man[19].CLK
clk => quot_man[20].CLK
clk => quot_man[21].CLK
clk => quot_man[22].CLK
clk => quot_man[23].CLK
clk => quot_man[24].CLK
clk => quot_exp[0].CLK
clk => quot_exp[1].CLK
clk => quot_exp[2].CLK
clk => quot_exp[3].CLK
clk => quot_exp[4].CLK
clk => quot_exp[5].CLK
clk => quot_exp[6].CLK
clk => quot_exp[7].CLK
clk => quot_sign.CLK
clk => denom_man_x3[0].CLK
clk => denom_man_x3[1].CLK
clk => denom_man_x3[2].CLK
clk => denom_man_x3[3].CLK
clk => denom_man_x3[4].CLK
clk => denom_man_x3[5].CLK
clk => denom_man_x3[6].CLK
clk => denom_man_x3[7].CLK
clk => denom_man_x3[8].CLK
clk => denom_man_x3[9].CLK
clk => denom_man_x3[10].CLK
clk => denom_man_x3[11].CLK
clk => denom_man_x3[12].CLK
clk => denom_man_x3[13].CLK
clk => denom_man_x3[14].CLK
clk => denom_man_x3[15].CLK
clk => denom_man_x3[16].CLK
clk => denom_man_x3[17].CLK
clk => denom_man_x3[18].CLK
clk => denom_man_x3[19].CLK
clk => denom_man_x3[20].CLK
clk => denom_man_x3[21].CLK
clk => denom_man_x3[22].CLK
clk => denom_man_x3[23].CLK
clk => denom_man_x3[24].CLK
clk => denom_man_x3[25].CLK
clk => denom_man[0].CLK
clk => denom_man[1].CLK
clk => denom_man[2].CLK
clk => denom_man[3].CLK
clk => denom_man[4].CLK
clk => denom_man[5].CLK
clk => denom_man[6].CLK
clk => denom_man[7].CLK
clk => denom_man[8].CLK
clk => denom_man[9].CLK
clk => denom_man[10].CLK
clk => denom_man[11].CLK
clk => denom_man[12].CLK
clk => denom_man[13].CLK
clk => denom_man[14].CLK
clk => denom_man[15].CLK
clk => denom_man[16].CLK
clk => denom_man[17].CLK
clk => denom_man[18].CLK
clk => denom_man[19].CLK
clk => denom_man[20].CLK
clk => denom_man[21].CLK
clk => denom_man[22].CLK
clk => denom_man[23].CLK
clk => pr[0].CLK
clk => pr[1].CLK
clk => pr[2].CLK
clk => pr[3].CLK
clk => pr[4].CLK
clk => pr[5].CLK
clk => pr[6].CLK
clk => pr[7].CLK
clk => pr[8].CLK
clk => pr[9].CLK
clk => pr[10].CLK
clk => pr[11].CLK
clk => pr[12].CLK
clk => pr[13].CLK
clk => pr[14].CLK
clk => pr[15].CLK
clk => pr[16].CLK
clk => pr[17].CLK
clk => pr[18].CLK
clk => pr[19].CLK
clk => pr[20].CLK
clk => pr[21].CLK
clk => pr[22].CLK
clk => pr[23].CLK
clk => pr[24].CLK
clk => pr[25].CLK
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => pr[25].ENA
clk_en => pr[24].ENA
clk_en => pr[23].ENA
clk_en => pr[22].ENA
clk_en => pr[21].ENA
clk_en => pr[20].ENA
clk_en => pr[19].ENA
clk_en => pr[18].ENA
clk_en => pr[17].ENA
clk_en => pr[16].ENA
clk_en => pr[15].ENA
clk_en => pr[14].ENA
clk_en => pr[13].ENA
clk_en => pr[12].ENA
clk_en => pr[11].ENA
clk_en => pr[10].ENA
clk_en => pr[9].ENA
clk_en => pr[8].ENA
clk_en => pr[7].ENA
clk_en => pr[6].ENA
clk_en => pr[5].ENA
clk_en => pr[4].ENA
clk_en => pr[3].ENA
clk_en => pr[2].ENA
clk_en => pr[1].ENA
clk_en => pr[0].ENA
clk_en => denom_man[23].ENA
clk_en => denom_man[22].ENA
clk_en => denom_man[21].ENA
clk_en => denom_man[20].ENA
clk_en => denom_man[19].ENA
clk_en => denom_man[18].ENA
clk_en => denom_man[17].ENA
clk_en => denom_man[16].ENA
clk_en => denom_man[15].ENA
clk_en => denom_man[14].ENA
clk_en => denom_man[13].ENA
clk_en => denom_man[12].ENA
clk_en => denom_man[11].ENA
clk_en => denom_man[10].ENA
clk_en => denom_man[9].ENA
clk_en => denom_man[8].ENA
clk_en => denom_man[7].ENA
clk_en => denom_man[6].ENA
clk_en => denom_man[5].ENA
clk_en => denom_man[4].ENA
clk_en => denom_man[3].ENA
clk_en => denom_man[2].ENA
clk_en => denom_man[1].ENA
clk_en => denom_man[0].ENA
clk_en => denom_man_x3[25].ENA
clk_en => denom_man_x3[24].ENA
clk_en => denom_man_x3[23].ENA
clk_en => denom_man_x3[22].ENA
clk_en => denom_man_x3[21].ENA
clk_en => denom_man_x3[20].ENA
clk_en => denom_man_x3[19].ENA
clk_en => denom_man_x3[18].ENA
clk_en => denom_man_x3[17].ENA
clk_en => denom_man_x3[16].ENA
clk_en => denom_man_x3[15].ENA
clk_en => denom_man_x3[14].ENA
clk_en => denom_man_x3[13].ENA
clk_en => denom_man_x3[12].ENA
clk_en => denom_man_x3[11].ENA
clk_en => denom_man_x3[10].ENA
clk_en => denom_man_x3[9].ENA
clk_en => denom_man_x3[8].ENA
clk_en => denom_man_x3[7].ENA
clk_en => denom_man_x3[6].ENA
clk_en => denom_man_x3[5].ENA
clk_en => denom_man_x3[4].ENA
clk_en => denom_man_x3[3].ENA
clk_en => denom_man_x3[2].ENA
clk_en => denom_man_x3[1].ENA
clk_en => denom_man_x3[0].ENA
clk_en => quot_sign.ENA
clk_en => quot_exp[7].ENA
clk_en => quot_exp[6].ENA
clk_en => quot_exp[5].ENA
clk_en => quot_exp[4].ENA
clk_en => quot_exp[3].ENA
clk_en => quot_exp[2].ENA
clk_en => quot_exp[1].ENA
clk_en => quot_exp[0].ENA
clk_en => quot_man[24].ENA
clk_en => quot_man[23].ENA
clk_en => quot_man[22].ENA
clk_en => quot_man[21].ENA
clk_en => quot_man[20].ENA
clk_en => quot_man[19].ENA
clk_en => quot_man[18].ENA
clk_en => quot_man[17].ENA
clk_en => quot_man[16].ENA
clk_en => quot_man[15].ENA
clk_en => quot_man[14].ENA
clk_en => quot_man[13].ENA
clk_en => quot_man[12].ENA
clk_en => quot_man[11].ENA
clk_en => quot_man[10].ENA
clk_en => quot_man[9].ENA
clk_en => quot_man[8].ENA
clk_en => quot_man[7].ENA
clk_en => quot_man[6].ENA
clk_en => quot_man[5].ENA
clk_en => quot_man[4].ENA
clk_en => quot_man[3].ENA
clk_en => quot_man[2].ENA
clk_en => quot_man[1].ENA
clk_en => quot_man[0].ENA
clk_en => normalize.ENA
clk_en => div_step_en.ENA
clk_en => div_cnt[3].ENA
clk_en => div_cnt[2].ENA
clk_en => div_cnt[1].ENA
clk_en => div_cnt[0].ENA
reset => div_cnt[0].ACLR
reset => div_cnt[1].ACLR
reset => div_cnt[2].ACLR
reset => div_cnt[3].ACLR
reset => div_step_en.ACLR
reset => normalize.ACLR
reset => quot_man[0].ACLR
reset => quot_man[1].ACLR
reset => quot_man[2].ACLR
reset => quot_man[3].ACLR
reset => quot_man[4].ACLR
reset => quot_man[5].ACLR
reset => quot_man[6].ACLR
reset => quot_man[7].ACLR
reset => quot_man[8].ACLR
reset => quot_man[9].ACLR
reset => quot_man[10].ACLR
reset => quot_man[11].ACLR
reset => quot_man[12].ACLR
reset => quot_man[13].ACLR
reset => quot_man[14].ACLR
reset => quot_man[15].ACLR
reset => quot_man[16].ACLR
reset => quot_man[17].ACLR
reset => quot_man[18].ACLR
reset => quot_man[19].ACLR
reset => quot_man[20].ACLR
reset => quot_man[21].ACLR
reset => quot_man[22].ACLR
reset => quot_man[23].ACLR
reset => quot_man[24].ACLR
reset => quot_exp[0].ACLR
reset => quot_exp[1].ACLR
reset => quot_exp[2].ACLR
reset => quot_exp[3].ACLR
reset => quot_exp[4].ACLR
reset => quot_exp[5].ACLR
reset => quot_exp[6].ACLR
reset => quot_exp[7].ACLR
reset => quot_sign.ACLR
reset => denom_man_x3[0].ACLR
reset => denom_man_x3[1].ACLR
reset => denom_man_x3[2].ACLR
reset => denom_man_x3[3].ACLR
reset => denom_man_x3[4].ACLR
reset => denom_man_x3[5].ACLR
reset => denom_man_x3[6].ACLR
reset => denom_man_x3[7].ACLR
reset => denom_man_x3[8].ACLR
reset => denom_man_x3[9].ACLR
reset => denom_man_x3[10].ACLR
reset => denom_man_x3[11].ACLR
reset => denom_man_x3[12].ACLR
reset => denom_man_x3[13].ACLR
reset => denom_man_x3[14].ACLR
reset => denom_man_x3[15].ACLR
reset => denom_man_x3[16].ACLR
reset => denom_man_x3[17].ACLR
reset => denom_man_x3[18].ACLR
reset => denom_man_x3[19].ACLR
reset => denom_man_x3[20].ACLR
reset => denom_man_x3[21].ACLR
reset => denom_man_x3[22].ACLR
reset => denom_man_x3[23].ACLR
reset => denom_man_x3[24].ACLR
reset => denom_man_x3[25].ACLR
reset => denom_man[0].ACLR
reset => denom_man[1].ACLR
reset => denom_man[2].ACLR
reset => denom_man[3].ACLR
reset => denom_man[4].ACLR
reset => denom_man[5].ACLR
reset => denom_man[6].ACLR
reset => denom_man[7].ACLR
reset => denom_man[8].ACLR
reset => denom_man[9].ACLR
reset => denom_man[10].ACLR
reset => denom_man[11].ACLR
reset => denom_man[12].ACLR
reset => denom_man[13].ACLR
reset => denom_man[14].ACLR
reset => denom_man[15].ACLR
reset => denom_man[16].ACLR
reset => denom_man[17].ACLR
reset => denom_man[18].ACLR
reset => denom_man[19].ACLR
reset => denom_man[20].ACLR
reset => denom_man[21].ACLR
reset => denom_man[22].ACLR
reset => denom_man[23].ACLR
reset => pr[0].ACLR
reset => pr[1].ACLR
reset => pr[2].ACLR
reset => pr[3].ACLR
reset => pr[4].ACLR
reset => pr[5].ACLR
reset => pr[6].ACLR
reset => pr[7].ACLR
reset => pr[8].ACLR
reset => pr[9].ACLR
reset => pr[10].ACLR
reset => pr[11].ACLR
reset => pr[12].ACLR
reset => pr[13].ACLR
reset => pr[14].ACLR
reset => pr[15].ACLR
reset => pr[16].ACLR
reset => pr[17].ACLR
reset => pr[18].ACLR
reset => pr[19].ACLR
reset => pr[20].ACLR
reset => pr[21].ACLR
reset => pr[22].ACLR
reset => pr[23].ACLR
reset => pr[24].ACLR
reset => pr[25].ACLR
reset => quot_unbiased_exp[0].ENA
reset => quot_unbiased_exp[8].ENA
reset => quot_unbiased_exp[7].ENA
reset => quot_unbiased_exp[6].ENA
reset => quot_unbiased_exp[5].ENA
reset => quot_unbiased_exp[4].ENA
reset => quot_unbiased_exp[3].ENA
reset => quot_unbiased_exp[2].ENA
reset => quot_unbiased_exp[1].ENA
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => quot_sign.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => normalize.OUTPUTSELECT
start => div_step_en.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
dataa[0] => Equal2.IN45
dataa[0] => LessThan0.IN23
dataa[0] => pr.DATAB
dataa[1] => Equal2.IN44
dataa[1] => LessThan0.IN22
dataa[1] => pr.DATAB
dataa[2] => Equal2.IN43
dataa[2] => LessThan0.IN21
dataa[2] => pr.DATAB
dataa[3] => Equal2.IN42
dataa[3] => LessThan0.IN20
dataa[3] => pr.DATAB
dataa[4] => Equal2.IN41
dataa[4] => LessThan0.IN19
dataa[4] => pr.DATAB
dataa[5] => Equal2.IN40
dataa[5] => LessThan0.IN18
dataa[5] => pr.DATAB
dataa[6] => Equal2.IN39
dataa[6] => LessThan0.IN17
dataa[6] => pr.DATAB
dataa[7] => Equal2.IN38
dataa[7] => LessThan0.IN16
dataa[7] => pr.DATAB
dataa[8] => Equal2.IN37
dataa[8] => LessThan0.IN15
dataa[8] => pr.DATAB
dataa[9] => Equal2.IN36
dataa[9] => LessThan0.IN14
dataa[9] => pr.DATAB
dataa[10] => Equal2.IN35
dataa[10] => LessThan0.IN13
dataa[10] => pr.DATAB
dataa[11] => Equal2.IN34
dataa[11] => LessThan0.IN12
dataa[11] => pr.DATAB
dataa[12] => Equal2.IN33
dataa[12] => LessThan0.IN11
dataa[12] => pr.DATAB
dataa[13] => Equal2.IN32
dataa[13] => LessThan0.IN10
dataa[13] => pr.DATAB
dataa[14] => Equal2.IN31
dataa[14] => LessThan0.IN9
dataa[14] => pr.DATAB
dataa[15] => Equal2.IN30
dataa[15] => LessThan0.IN8
dataa[15] => pr.DATAB
dataa[16] => Equal2.IN29
dataa[16] => LessThan0.IN7
dataa[16] => pr.DATAB
dataa[17] => Equal2.IN28
dataa[17] => LessThan0.IN6
dataa[17] => pr.DATAB
dataa[18] => Equal2.IN27
dataa[18] => LessThan0.IN5
dataa[18] => pr.DATAB
dataa[19] => Equal2.IN26
dataa[19] => LessThan0.IN4
dataa[19] => pr.DATAB
dataa[20] => Equal2.IN25
dataa[20] => LessThan0.IN3
dataa[20] => pr.DATAB
dataa[21] => Equal2.IN24
dataa[21] => LessThan0.IN2
dataa[21] => pr.DATAB
dataa[22] => Equal2.IN23
dataa[22] => LessThan0.IN1
dataa[22] => pr.DATAB
dataa[23] => Equal0.IN15
dataa[23] => Equal1.IN15
dataa[23] => Add1.IN16
dataa[24] => Equal0.IN14
dataa[24] => Equal1.IN14
dataa[24] => Add1.IN15
dataa[25] => Equal0.IN13
dataa[25] => Equal1.IN13
dataa[25] => Add1.IN14
dataa[26] => Equal0.IN12
dataa[26] => Equal1.IN12
dataa[26] => Add1.IN13
dataa[27] => Equal0.IN11
dataa[27] => Equal1.IN11
dataa[27] => Add1.IN12
dataa[28] => Equal0.IN10
dataa[28] => Equal1.IN10
dataa[28] => Add1.IN11
dataa[29] => Equal0.IN9
dataa[29] => Equal1.IN9
dataa[29] => Add1.IN10
dataa[30] => Equal0.IN8
dataa[30] => Equal1.IN8
dataa[30] => Add1.IN9
dataa[31] => quot_sign.IN0
datab[0] => Equal5.IN45
datab[0] => Add0.IN46
datab[0] => LessThan0.IN46
datab[0] => denom_man.DATAB
datab[0] => denom_man_x3.DATAB
datab[1] => Equal5.IN44
datab[1] => Add0.IN44
datab[1] => Add0.IN45
datab[1] => LessThan0.IN45
datab[1] => denom_man.DATAB
datab[2] => Equal5.IN43
datab[2] => Add0.IN42
datab[2] => Add0.IN43
datab[2] => LessThan0.IN44
datab[2] => denom_man.DATAB
datab[3] => Equal5.IN42
datab[3] => Add0.IN40
datab[3] => Add0.IN41
datab[3] => LessThan0.IN43
datab[3] => denom_man.DATAB
datab[4] => Equal5.IN41
datab[4] => Add0.IN38
datab[4] => Add0.IN39
datab[4] => LessThan0.IN42
datab[4] => denom_man.DATAB
datab[5] => Equal5.IN40
datab[5] => Add0.IN36
datab[5] => Add0.IN37
datab[5] => LessThan0.IN41
datab[5] => denom_man.DATAB
datab[6] => Equal5.IN39
datab[6] => Add0.IN34
datab[6] => Add0.IN35
datab[6] => LessThan0.IN40
datab[6] => denom_man.DATAB
datab[7] => Equal5.IN38
datab[7] => Add0.IN32
datab[7] => Add0.IN33
datab[7] => LessThan0.IN39
datab[7] => denom_man.DATAB
datab[8] => Equal5.IN37
datab[8] => Add0.IN30
datab[8] => Add0.IN31
datab[8] => LessThan0.IN38
datab[8] => denom_man.DATAB
datab[9] => Equal5.IN36
datab[9] => Add0.IN28
datab[9] => Add0.IN29
datab[9] => LessThan0.IN37
datab[9] => denom_man.DATAB
datab[10] => Equal5.IN35
datab[10] => Add0.IN26
datab[10] => Add0.IN27
datab[10] => LessThan0.IN36
datab[10] => denom_man.DATAB
datab[11] => Equal5.IN34
datab[11] => Add0.IN24
datab[11] => Add0.IN25
datab[11] => LessThan0.IN35
datab[11] => denom_man.DATAB
datab[12] => Equal5.IN33
datab[12] => Add0.IN22
datab[12] => Add0.IN23
datab[12] => LessThan0.IN34
datab[12] => denom_man.DATAB
datab[13] => Equal5.IN32
datab[13] => Add0.IN20
datab[13] => Add0.IN21
datab[13] => LessThan0.IN33
datab[13] => denom_man.DATAB
datab[14] => Equal5.IN31
datab[14] => Add0.IN18
datab[14] => Add0.IN19
datab[14] => LessThan0.IN32
datab[14] => denom_man.DATAB
datab[15] => Equal5.IN30
datab[15] => Add0.IN16
datab[15] => Add0.IN17
datab[15] => LessThan0.IN31
datab[15] => denom_man.DATAB
datab[16] => Equal5.IN29
datab[16] => Add0.IN14
datab[16] => Add0.IN15
datab[16] => LessThan0.IN30
datab[16] => denom_man.DATAB
datab[17] => Equal5.IN28
datab[17] => Add0.IN12
datab[17] => Add0.IN13
datab[17] => LessThan0.IN29
datab[17] => denom_man.DATAB
datab[18] => Equal5.IN27
datab[18] => Add0.IN10
datab[18] => Add0.IN11
datab[18] => LessThan0.IN28
datab[18] => denom_man.DATAB
datab[19] => Equal5.IN26
datab[19] => Add0.IN8
datab[19] => Add0.IN9
datab[19] => LessThan0.IN27
datab[19] => denom_man.DATAB
datab[20] => Equal5.IN25
datab[20] => Add0.IN6
datab[20] => Add0.IN7
datab[20] => LessThan0.IN26
datab[20] => denom_man.DATAB
datab[21] => Equal5.IN24
datab[21] => Add0.IN4
datab[21] => Add0.IN5
datab[21] => LessThan0.IN25
datab[21] => denom_man.DATAB
datab[22] => Equal5.IN23
datab[22] => Add0.IN2
datab[22] => Add0.IN3
datab[22] => LessThan0.IN24
datab[22] => denom_man.DATAB
datab[23] => Equal3.IN15
datab[23] => Equal4.IN15
datab[23] => Add1.IN8
datab[24] => Equal3.IN14
datab[24] => Equal4.IN14
datab[24] => Add1.IN7
datab[25] => Equal3.IN13
datab[25] => Equal4.IN13
datab[25] => Add1.IN6
datab[26] => Equal3.IN12
datab[26] => Equal4.IN12
datab[26] => Add1.IN5
datab[27] => Equal3.IN11
datab[27] => Equal4.IN11
datab[27] => Add1.IN4
datab[28] => Equal3.IN10
datab[28] => Equal4.IN10
datab[28] => Add1.IN3
datab[29] => Equal3.IN9
datab[29] => Equal4.IN9
datab[29] => Add1.IN2
datab[30] => Equal3.IN8
datab[30] => Equal4.IN8
datab[30] => Add1.IN1
datab[31] => quot_sign.IN1
result[0] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= quot_sign.DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply
x[0] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[0]
x[0] => Equal0.IN22
x[1] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[1]
x[1] => Equal0.IN21
x[2] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[2]
x[2] => Equal0.IN20
x[3] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[3]
x[3] => Equal0.IN19
x[4] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[4]
x[4] => Equal0.IN18
x[5] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[5]
x[5] => Equal0.IN17
x[6] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[0]
x[6] => Equal0.IN16
x[7] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[1]
x[7] => Equal0.IN15
x[8] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[2]
x[8] => Equal0.IN14
x[9] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[3]
x[9] => Equal0.IN13
x[10] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[4]
x[10] => Equal0.IN12
x[11] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[5]
x[11] => Equal0.IN11
x[12] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[6]
x[12] => Equal0.IN10
x[13] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[7]
x[13] => Equal0.IN9
x[14] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[8]
x[14] => Equal0.IN8
x[15] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[0]
x[15] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[9]
x[15] => Equal0.IN7
x[16] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[1]
x[16] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[10]
x[16] => Equal0.IN6
x[17] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[2]
x[17] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[11]
x[17] => Equal0.IN5
x[18] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[3]
x[18] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[12]
x[18] => Equal0.IN4
x[19] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[4]
x[19] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[13]
x[19] => Equal0.IN3
x[20] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[5]
x[20] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[14]
x[20] => Equal0.IN2
x[21] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[6]
x[21] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[15]
x[21] => Equal0.IN1
x[22] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[7]
x[22] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[16]
x[22] => Equal0.IN0
x[23] => Add2.IN10
x[23] => Equal1.IN7
x[23] => Equal5.IN7
x[24] => Add2.IN9
x[24] => Equal1.IN6
x[24] => Equal5.IN6
x[25] => Add2.IN8
x[25] => Equal1.IN5
x[25] => Equal5.IN5
x[26] => Add2.IN7
x[26] => Equal1.IN4
x[26] => Equal5.IN4
x[27] => Add2.IN6
x[27] => Equal1.IN3
x[27] => Equal5.IN3
x[28] => Add2.IN5
x[28] => Equal1.IN2
x[28] => Equal5.IN2
x[29] => Add2.IN4
x[29] => Equal1.IN1
x[29] => Equal5.IN1
x[30] => Add2.IN3
x[30] => Equal1.IN0
x[30] => Equal5.IN0
x[31] => signR_uid61_fpMulTest_q[0].IN0
y[0] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[0]
y[0] => Equal3.IN22
y[1] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[1]
y[1] => Equal3.IN21
y[2] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[2]
y[2] => Equal3.IN20
y[3] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[3]
y[3] => Equal3.IN19
y[4] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[4]
y[4] => Equal3.IN18
y[5] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[5]
y[5] => Equal3.IN17
y[6] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[0]
y[6] => Equal3.IN16
y[7] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[1]
y[7] => Equal3.IN15
y[8] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[2]
y[8] => Equal3.IN14
y[9] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[3]
y[9] => Equal3.IN13
y[10] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[4]
y[10] => Equal3.IN12
y[11] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[5]
y[11] => Equal3.IN11
y[12] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[6]
y[12] => Equal3.IN10
y[13] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[7]
y[13] => Equal3.IN9
y[14] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[8]
y[14] => Equal3.IN8
y[15] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[0]
y[15] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[9]
y[15] => Equal3.IN7
y[16] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[1]
y[16] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[10]
y[16] => Equal3.IN6
y[17] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[2]
y[17] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[11]
y[17] => Equal3.IN5
y[18] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[3]
y[18] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[12]
y[18] => Equal3.IN4
y[19] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[4]
y[19] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[13]
y[19] => Equal3.IN3
y[20] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[5]
y[20] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[14]
y[20] => Equal3.IN2
y[21] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[6]
y[21] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[15]
y[21] => Equal3.IN1
y[22] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[7]
y[22] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[16]
y[22] => Equal3.IN0
y[23] => Add2.IN18
y[23] => Equal2.IN7
y[23] => Equal4.IN7
y[24] => Add2.IN17
y[24] => Equal2.IN6
y[24] => Equal4.IN6
y[25] => Add2.IN16
y[25] => Equal2.IN5
y[25] => Equal4.IN5
y[26] => Add2.IN15
y[26] => Equal2.IN4
y[26] => Equal4.IN4
y[27] => Add2.IN14
y[27] => Equal2.IN3
y[27] => Equal4.IN3
y[28] => Add2.IN13
y[28] => Equal2.IN2
y[28] => Equal4.IN2
y[29] => Add2.IN12
y[29] => Equal2.IN1
y[29] => Equal4.IN1
y[30] => Add2.IN11
y[30] => Equal2.IN0
y[30] => Equal4.IN0
y[31] => signR_uid61_fpMulTest_q[0].IN1
r[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.clk
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[0].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[1].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[2].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[3].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[4].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[5].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[6].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[7].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[8].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[9].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[10].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[11].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[12].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[13].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[14].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[15].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[16].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[17].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[18].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[19].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[20].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[21].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[22].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[23].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[25].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[26].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[27].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[28].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[29].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[30].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[31].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[32].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[33].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34].CLK
clk => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.CLOCK
clk => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.CLOCK
clk => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.CLOCK
clk => fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a.clk
areset => fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.aclr
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[0].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[1].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[2].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[3].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[4].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[5].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[6].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[7].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[8].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[9].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[10].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[11].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[12].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[13].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[14].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[15].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[16].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[17].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[18].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[19].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[20].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[21].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[22].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[23].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[25].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[26].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[27].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[28].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[29].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[30].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[31].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[32].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[33].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34].ACLR
areset => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.ACLR
areset => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.ACLR
areset => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.ACLR
areset => fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a.aclr


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component
dataa[0] => mult_rau:auto_generated.dataa[0]
dataa[1] => mult_rau:auto_generated.dataa[1]
dataa[2] => mult_rau:auto_generated.dataa[2]
dataa[3] => mult_rau:auto_generated.dataa[3]
dataa[4] => mult_rau:auto_generated.dataa[4]
dataa[5] => mult_rau:auto_generated.dataa[5]
dataa[6] => mult_rau:auto_generated.dataa[6]
dataa[7] => mult_rau:auto_generated.dataa[7]
dataa[8] => mult_rau:auto_generated.dataa[8]
datab[0] => mult_rau:auto_generated.datab[0]
datab[1] => mult_rau:auto_generated.datab[1]
datab[2] => mult_rau:auto_generated.datab[2]
datab[3] => mult_rau:auto_generated.datab[3]
datab[4] => mult_rau:auto_generated.datab[4]
datab[5] => mult_rau:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_rau:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_rau:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_rau:auto_generated.result[0]
result[1] <= mult_rau:auto_generated.result[1]
result[2] <= mult_rau:auto_generated.result[2]
result[3] <= mult_rau:auto_generated.result[3]
result[4] <= mult_rau:auto_generated.result[4]
result[5] <= mult_rau:auto_generated.result[5]
result[6] <= mult_rau:auto_generated.result[6]
result[7] <= mult_rau:auto_generated.result[7]
result[8] <= mult_rau:auto_generated.result[8]
result[9] <= mult_rau:auto_generated.result[9]
result[10] <= mult_rau:auto_generated.result[10]
result[11] <= mult_rau:auto_generated.result[11]
result[12] <= mult_rau:auto_generated.result[12]
result[13] <= mult_rau:auto_generated.result[13]
result[14] <= mult_rau:auto_generated.result[14]


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component|mult_rau:auto_generated
aclr => result_output_reg[0].ACLR
aclr => result_output_reg[1].ACLR
aclr => result_output_reg[2].ACLR
aclr => result_output_reg[3].ACLR
aclr => result_output_reg[4].ACLR
aclr => result_output_reg[5].ACLR
aclr => result_output_reg[6].ACLR
aclr => result_output_reg[7].ACLR
aclr => result_output_reg[8].ACLR
aclr => result_output_reg[9].ACLR
aclr => result_output_reg[10].ACLR
aclr => result_output_reg[11].ACLR
aclr => result_output_reg[12].ACLR
aclr => result_output_reg[13].ACLR
aclr => result_output_reg[14].ACLR
clock => result_output_reg[0].CLK
clock => result_output_reg[1].CLK
clock => result_output_reg[2].CLK
clock => result_output_reg[3].CLK
clock => result_output_reg[4].CLK
clock => result_output_reg[5].CLK
clock => result_output_reg[6].CLK
clock => result_output_reg[7].CLK
clock => result_output_reg[8].CLK
clock => result_output_reg[9].CLK
clock => result_output_reg[10].CLK
clock => result_output_reg[11].CLK
clock => result_output_reg[12].CLK
clock => result_output_reg[13].CLK
clock => result_output_reg[14].CLK
dataa[0] => Mult0.IN8
dataa[1] => Mult0.IN7
dataa[2] => Mult0.IN6
dataa[3] => Mult0.IN5
dataa[4] => Mult0.IN4
dataa[5] => Mult0.IN3
dataa[6] => Mult0.IN2
dataa[7] => Mult0.IN1
dataa[8] => Mult0.IN0
datab[0] => Mult0.IN14
datab[1] => Mult0.IN13
datab[2] => Mult0.IN12
datab[3] => Mult0.IN11
datab[4] => Mult0.IN10
datab[5] => Mult0.IN9
result[0] <= result_output_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_output_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_output_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_output_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_output_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_output_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_output_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_output_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_output_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_output_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_output_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_output_reg[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_output_reg[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_output_reg[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_output_reg[14].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component
dataa[0] => mult_sau:auto_generated.dataa[0]
dataa[1] => mult_sau:auto_generated.dataa[1]
dataa[2] => mult_sau:auto_generated.dataa[2]
dataa[3] => mult_sau:auto_generated.dataa[3]
dataa[4] => mult_sau:auto_generated.dataa[4]
dataa[5] => mult_sau:auto_generated.dataa[5]
datab[0] => mult_sau:auto_generated.datab[0]
datab[1] => mult_sau:auto_generated.datab[1]
datab[2] => mult_sau:auto_generated.datab[2]
datab[3] => mult_sau:auto_generated.datab[3]
datab[4] => mult_sau:auto_generated.datab[4]
datab[5] => mult_sau:auto_generated.datab[5]
datab[6] => mult_sau:auto_generated.datab[6]
datab[7] => mult_sau:auto_generated.datab[7]
datab[8] => mult_sau:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_sau:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_sau:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_sau:auto_generated.result[0]
result[1] <= mult_sau:auto_generated.result[1]
result[2] <= mult_sau:auto_generated.result[2]
result[3] <= mult_sau:auto_generated.result[3]
result[4] <= mult_sau:auto_generated.result[4]
result[5] <= mult_sau:auto_generated.result[5]
result[6] <= mult_sau:auto_generated.result[6]
result[7] <= mult_sau:auto_generated.result[7]
result[8] <= mult_sau:auto_generated.result[8]
result[9] <= mult_sau:auto_generated.result[9]
result[10] <= mult_sau:auto_generated.result[10]
result[11] <= mult_sau:auto_generated.result[11]
result[12] <= mult_sau:auto_generated.result[12]
result[13] <= mult_sau:auto_generated.result[13]
result[14] <= mult_sau:auto_generated.result[14]


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component|mult_sau:auto_generated
aclr => result_output_reg[0].ACLR
aclr => result_output_reg[1].ACLR
aclr => result_output_reg[2].ACLR
aclr => result_output_reg[3].ACLR
aclr => result_output_reg[4].ACLR
aclr => result_output_reg[5].ACLR
aclr => result_output_reg[6].ACLR
aclr => result_output_reg[7].ACLR
aclr => result_output_reg[8].ACLR
aclr => result_output_reg[9].ACLR
aclr => result_output_reg[10].ACLR
aclr => result_output_reg[11].ACLR
aclr => result_output_reg[12].ACLR
aclr => result_output_reg[13].ACLR
aclr => result_output_reg[14].ACLR
clock => result_output_reg[0].CLK
clock => result_output_reg[1].CLK
clock => result_output_reg[2].CLK
clock => result_output_reg[3].CLK
clock => result_output_reg[4].CLK
clock => result_output_reg[5].CLK
clock => result_output_reg[6].CLK
clock => result_output_reg[7].CLK
clock => result_output_reg[8].CLK
clock => result_output_reg[9].CLK
clock => result_output_reg[10].CLK
clock => result_output_reg[11].CLK
clock => result_output_reg[12].CLK
clock => result_output_reg[13].CLK
clock => result_output_reg[14].CLK
dataa[0] => Mult0.IN5
dataa[1] => Mult0.IN4
dataa[2] => Mult0.IN3
dataa[3] => Mult0.IN2
dataa[4] => Mult0.IN1
dataa[5] => Mult0.IN0
datab[0] => Mult0.IN14
datab[1] => Mult0.IN13
datab[2] => Mult0.IN12
datab[3] => Mult0.IN11
datab[4] => Mult0.IN10
datab[5] => Mult0.IN9
datab[6] => Mult0.IN8
datab[7] => Mult0.IN7
datab[8] => Mult0.IN6
result[0] <= result_output_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_output_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_output_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_output_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_output_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_output_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_output_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_output_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_output_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_output_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_output_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_output_reg[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_output_reg[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_output_reg[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_output_reg[14].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component
dataa[0] => mult_1eu:auto_generated.dataa[0]
dataa[1] => mult_1eu:auto_generated.dataa[1]
dataa[2] => mult_1eu:auto_generated.dataa[2]
dataa[3] => mult_1eu:auto_generated.dataa[3]
dataa[4] => mult_1eu:auto_generated.dataa[4]
dataa[5] => mult_1eu:auto_generated.dataa[5]
dataa[6] => mult_1eu:auto_generated.dataa[6]
dataa[7] => mult_1eu:auto_generated.dataa[7]
dataa[8] => mult_1eu:auto_generated.dataa[8]
dataa[9] => mult_1eu:auto_generated.dataa[9]
dataa[10] => mult_1eu:auto_generated.dataa[10]
dataa[11] => mult_1eu:auto_generated.dataa[11]
dataa[12] => mult_1eu:auto_generated.dataa[12]
dataa[13] => mult_1eu:auto_generated.dataa[13]
dataa[14] => mult_1eu:auto_generated.dataa[14]
dataa[15] => mult_1eu:auto_generated.dataa[15]
dataa[16] => mult_1eu:auto_generated.dataa[16]
dataa[17] => mult_1eu:auto_generated.dataa[17]
datab[0] => mult_1eu:auto_generated.datab[0]
datab[1] => mult_1eu:auto_generated.datab[1]
datab[2] => mult_1eu:auto_generated.datab[2]
datab[3] => mult_1eu:auto_generated.datab[3]
datab[4] => mult_1eu:auto_generated.datab[4]
datab[5] => mult_1eu:auto_generated.datab[5]
datab[6] => mult_1eu:auto_generated.datab[6]
datab[7] => mult_1eu:auto_generated.datab[7]
datab[8] => mult_1eu:auto_generated.datab[8]
datab[9] => mult_1eu:auto_generated.datab[9]
datab[10] => mult_1eu:auto_generated.datab[10]
datab[11] => mult_1eu:auto_generated.datab[11]
datab[12] => mult_1eu:auto_generated.datab[12]
datab[13] => mult_1eu:auto_generated.datab[13]
datab[14] => mult_1eu:auto_generated.datab[14]
datab[15] => mult_1eu:auto_generated.datab[15]
datab[16] => mult_1eu:auto_generated.datab[16]
datab[17] => mult_1eu:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_1eu:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_1eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_1eu:auto_generated.result[0]
result[1] <= mult_1eu:auto_generated.result[1]
result[2] <= mult_1eu:auto_generated.result[2]
result[3] <= mult_1eu:auto_generated.result[3]
result[4] <= mult_1eu:auto_generated.result[4]
result[5] <= mult_1eu:auto_generated.result[5]
result[6] <= mult_1eu:auto_generated.result[6]
result[7] <= mult_1eu:auto_generated.result[7]
result[8] <= mult_1eu:auto_generated.result[8]
result[9] <= mult_1eu:auto_generated.result[9]
result[10] <= mult_1eu:auto_generated.result[10]
result[11] <= mult_1eu:auto_generated.result[11]
result[12] <= mult_1eu:auto_generated.result[12]
result[13] <= mult_1eu:auto_generated.result[13]
result[14] <= mult_1eu:auto_generated.result[14]
result[15] <= mult_1eu:auto_generated.result[15]
result[16] <= mult_1eu:auto_generated.result[16]
result[17] <= mult_1eu:auto_generated.result[17]
result[18] <= mult_1eu:auto_generated.result[18]
result[19] <= mult_1eu:auto_generated.result[19]
result[20] <= mult_1eu:auto_generated.result[20]
result[21] <= mult_1eu:auto_generated.result[21]
result[22] <= mult_1eu:auto_generated.result[22]
result[23] <= mult_1eu:auto_generated.result[23]
result[24] <= mult_1eu:auto_generated.result[24]
result[25] <= mult_1eu:auto_generated.result[25]
result[26] <= mult_1eu:auto_generated.result[26]
result[27] <= mult_1eu:auto_generated.result[27]
result[28] <= mult_1eu:auto_generated.result[28]
result[29] <= mult_1eu:auto_generated.result[29]
result[30] <= mult_1eu:auto_generated.result[30]
result[31] <= mult_1eu:auto_generated.result[31]
result[32] <= mult_1eu:auto_generated.result[32]
result[33] <= mult_1eu:auto_generated.result[33]
result[34] <= mult_1eu:auto_generated.result[34]
result[35] <= mult_1eu:auto_generated.result[35]


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated
aclr => result_output_reg[0].ACLR
aclr => result_output_reg[1].ACLR
aclr => result_output_reg[2].ACLR
aclr => result_output_reg[3].ACLR
aclr => result_output_reg[4].ACLR
aclr => result_output_reg[5].ACLR
aclr => result_output_reg[6].ACLR
aclr => result_output_reg[7].ACLR
aclr => result_output_reg[8].ACLR
aclr => result_output_reg[9].ACLR
aclr => result_output_reg[10].ACLR
aclr => result_output_reg[11].ACLR
aclr => result_output_reg[12].ACLR
aclr => result_output_reg[13].ACLR
aclr => result_output_reg[14].ACLR
aclr => result_output_reg[15].ACLR
aclr => result_output_reg[16].ACLR
aclr => result_output_reg[17].ACLR
aclr => result_output_reg[18].ACLR
aclr => result_output_reg[19].ACLR
aclr => result_output_reg[20].ACLR
aclr => result_output_reg[21].ACLR
aclr => result_output_reg[22].ACLR
aclr => result_output_reg[23].ACLR
aclr => result_output_reg[24].ACLR
aclr => result_output_reg[25].ACLR
aclr => result_output_reg[26].ACLR
aclr => result_output_reg[27].ACLR
aclr => result_output_reg[28].ACLR
aclr => result_output_reg[29].ACLR
aclr => result_output_reg[30].ACLR
aclr => result_output_reg[31].ACLR
aclr => result_output_reg[32].ACLR
aclr => result_output_reg[33].ACLR
aclr => result_output_reg[34].ACLR
aclr => result_output_reg[35].ACLR
clock => result_output_reg[0].CLK
clock => result_output_reg[1].CLK
clock => result_output_reg[2].CLK
clock => result_output_reg[3].CLK
clock => result_output_reg[4].CLK
clock => result_output_reg[5].CLK
clock => result_output_reg[6].CLK
clock => result_output_reg[7].CLK
clock => result_output_reg[8].CLK
clock => result_output_reg[9].CLK
clock => result_output_reg[10].CLK
clock => result_output_reg[11].CLK
clock => result_output_reg[12].CLK
clock => result_output_reg[13].CLK
clock => result_output_reg[14].CLK
clock => result_output_reg[15].CLK
clock => result_output_reg[16].CLK
clock => result_output_reg[17].CLK
clock => result_output_reg[18].CLK
clock => result_output_reg[19].CLK
clock => result_output_reg[20].CLK
clock => result_output_reg[21].CLK
clock => result_output_reg[22].CLK
clock => result_output_reg[23].CLK
clock => result_output_reg[24].CLK
clock => result_output_reg[25].CLK
clock => result_output_reg[26].CLK
clock => result_output_reg[27].CLK
clock => result_output_reg[28].CLK
clock => result_output_reg[29].CLK
clock => result_output_reg[30].CLK
clock => result_output_reg[31].CLK
clock => result_output_reg[32].CLK
clock => result_output_reg[33].CLK
clock => result_output_reg[34].CLK
clock => result_output_reg[35].CLK
dataa[0] => Mult0.IN17
dataa[1] => Mult0.IN16
dataa[2] => Mult0.IN15
dataa[3] => Mult0.IN14
dataa[4] => Mult0.IN13
dataa[5] => Mult0.IN12
dataa[6] => Mult0.IN11
dataa[7] => Mult0.IN10
dataa[8] => Mult0.IN9
dataa[9] => Mult0.IN8
dataa[10] => Mult0.IN7
dataa[11] => Mult0.IN6
dataa[12] => Mult0.IN5
dataa[13] => Mult0.IN4
dataa[14] => Mult0.IN3
dataa[15] => Mult0.IN2
dataa[16] => Mult0.IN1
dataa[17] => Mult0.IN0
datab[0] => Mult0.IN35
datab[1] => Mult0.IN34
datab[2] => Mult0.IN33
datab[3] => Mult0.IN32
datab[4] => Mult0.IN31
datab[5] => Mult0.IN30
datab[6] => Mult0.IN29
datab[7] => Mult0.IN28
datab[8] => Mult0.IN27
datab[9] => Mult0.IN26
datab[10] => Mult0.IN25
datab[11] => Mult0.IN24
datab[12] => Mult0.IN23
datab[13] => Mult0.IN22
datab[14] => Mult0.IN21
datab[15] => Mult0.IN20
datab[16] => Mult0.IN19
datab[17] => Mult0.IN18
result[0] <= result_output_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_output_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_output_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_output_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_output_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_output_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_output_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_output_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_output_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_output_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_output_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_output_reg[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_output_reg[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_output_reg[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_output_reg[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_output_reg[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_output_reg[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_output_reg[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_output_reg[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_output_reg[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_output_reg[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_output_reg[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_output_reg[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_output_reg[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_output_reg[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_output_reg[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_output_reg[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_output_reg[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_output_reg[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_output_reg[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_output_reg[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_output_reg[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= result_output_reg[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= result_output_reg[33].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= result_output_reg[34].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= result_output_reg[35].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub
x[0] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[0].DATAB
x[0] => frac_uid27_fpAddSubTest_ieeeAdd_b[0].DATAA
x[0] => Add0.IN68
x[1] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[1].DATAB
x[1] => frac_uid27_fpAddSubTest_ieeeAdd_b[1].DATAA
x[1] => Add0.IN67
x[2] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[2].DATAB
x[2] => frac_uid27_fpAddSubTest_ieeeAdd_b[2].DATAA
x[2] => Add0.IN66
x[3] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[3].DATAB
x[3] => frac_uid27_fpAddSubTest_ieeeAdd_b[3].DATAA
x[3] => Add0.IN65
x[4] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[4].DATAB
x[4] => frac_uid27_fpAddSubTest_ieeeAdd_b[4].DATAA
x[4] => Add0.IN64
x[5] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[5].DATAB
x[5] => frac_uid27_fpAddSubTest_ieeeAdd_b[5].DATAA
x[5] => Add0.IN63
x[6] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[6].DATAB
x[6] => frac_uid27_fpAddSubTest_ieeeAdd_b[6].DATAA
x[6] => Add0.IN62
x[7] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[7].DATAB
x[7] => frac_uid27_fpAddSubTest_ieeeAdd_b[7].DATAA
x[7] => Add0.IN61
x[8] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[8].DATAB
x[8] => frac_uid27_fpAddSubTest_ieeeAdd_b[8].DATAA
x[8] => Add0.IN60
x[9] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[9].DATAB
x[9] => frac_uid27_fpAddSubTest_ieeeAdd_b[9].DATAA
x[9] => Add0.IN59
x[10] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[10].DATAB
x[10] => frac_uid27_fpAddSubTest_ieeeAdd_b[10].DATAA
x[10] => Add0.IN58
x[11] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[11].DATAB
x[11] => frac_uid27_fpAddSubTest_ieeeAdd_b[11].DATAA
x[11] => Add0.IN57
x[12] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[12].DATAB
x[12] => frac_uid27_fpAddSubTest_ieeeAdd_b[12].DATAA
x[12] => Add0.IN56
x[13] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[13].DATAB
x[13] => frac_uid27_fpAddSubTest_ieeeAdd_b[13].DATAA
x[13] => Add0.IN55
x[14] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[14].DATAB
x[14] => frac_uid27_fpAddSubTest_ieeeAdd_b[14].DATAA
x[14] => Add0.IN54
x[15] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[15].DATAB
x[15] => frac_uid27_fpAddSubTest_ieeeAdd_b[15].DATAA
x[15] => Add0.IN53
x[16] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[16].DATAB
x[16] => frac_uid27_fpAddSubTest_ieeeAdd_b[16].DATAA
x[16] => Add0.IN52
x[17] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[17].DATAB
x[17] => frac_uid27_fpAddSubTest_ieeeAdd_b[17].DATAA
x[17] => Add0.IN51
x[18] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[18].DATAB
x[18] => frac_uid27_fpAddSubTest_ieeeAdd_b[18].DATAA
x[18] => Add0.IN50
x[19] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[19].DATAB
x[19] => frac_uid27_fpAddSubTest_ieeeAdd_b[19].DATAA
x[19] => Add0.IN49
x[20] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[20].DATAB
x[20] => frac_uid27_fpAddSubTest_ieeeAdd_b[20].DATAA
x[20] => Add0.IN48
x[21] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[21].DATAB
x[21] => frac_uid27_fpAddSubTest_ieeeAdd_b[21].DATAA
x[21] => Add0.IN47
x[22] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[22].DATAB
x[22] => frac_uid27_fpAddSubTest_ieeeAdd_b[22].DATAA
x[22] => Add0.IN46
x[23] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[0].DATAB
x[23] => exp_uid23_fpAddSubTest_ieeeAdd_b[0].DATAA
x[23] => Add0.IN45
x[24] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[1].DATAB
x[24] => exp_uid23_fpAddSubTest_ieeeAdd_b[1].DATAA
x[24] => Add0.IN44
x[25] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[2].DATAB
x[25] => exp_uid23_fpAddSubTest_ieeeAdd_b[2].DATAA
x[25] => Add0.IN43
x[26] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[3].DATAB
x[26] => exp_uid23_fpAddSubTest_ieeeAdd_b[3].DATAA
x[26] => Add0.IN42
x[27] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[4].DATAB
x[27] => exp_uid23_fpAddSubTest_ieeeAdd_b[4].DATAA
x[27] => Add0.IN41
x[28] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[5].DATAB
x[28] => exp_uid23_fpAddSubTest_ieeeAdd_b[5].DATAA
x[28] => Add0.IN40
x[29] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[6].DATAB
x[29] => exp_uid23_fpAddSubTest_ieeeAdd_b[6].DATAA
x[29] => Add0.IN39
x[30] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[7].DATAB
x[30] => exp_uid23_fpAddSubTest_ieeeAdd_b[7].DATAA
x[30] => Add0.IN38
x[31] => sigBBInf_uid131_fpAddSubTest_ieeeAdd_a[0].DATAB
x[31] => sigA_uid56_fpAddSubTest_ieeeAdd_b[0].DATAA
y[0] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[0].DATAA
y[0] => frac_uid27_fpAddSubTest_ieeeAdd_b[0].DATAB
y[0] => Add0.IN37
y[1] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[1].DATAA
y[1] => frac_uid27_fpAddSubTest_ieeeAdd_b[1].DATAB
y[1] => Add0.IN36
y[2] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[2].DATAA
y[2] => frac_uid27_fpAddSubTest_ieeeAdd_b[2].DATAB
y[2] => Add0.IN35
y[3] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[3].DATAA
y[3] => frac_uid27_fpAddSubTest_ieeeAdd_b[3].DATAB
y[3] => Add0.IN34
y[4] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[4].DATAA
y[4] => frac_uid27_fpAddSubTest_ieeeAdd_b[4].DATAB
y[4] => Add0.IN33
y[5] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[5].DATAA
y[5] => frac_uid27_fpAddSubTest_ieeeAdd_b[5].DATAB
y[5] => Add0.IN32
y[6] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[6].DATAA
y[6] => frac_uid27_fpAddSubTest_ieeeAdd_b[6].DATAB
y[6] => Add0.IN31
y[7] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[7].DATAA
y[7] => frac_uid27_fpAddSubTest_ieeeAdd_b[7].DATAB
y[7] => Add0.IN30
y[8] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[8].DATAA
y[8] => frac_uid27_fpAddSubTest_ieeeAdd_b[8].DATAB
y[8] => Add0.IN29
y[9] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[9].DATAA
y[9] => frac_uid27_fpAddSubTest_ieeeAdd_b[9].DATAB
y[9] => Add0.IN28
y[10] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[10].DATAA
y[10] => frac_uid27_fpAddSubTest_ieeeAdd_b[10].DATAB
y[10] => Add0.IN27
y[11] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[11].DATAA
y[11] => frac_uid27_fpAddSubTest_ieeeAdd_b[11].DATAB
y[11] => Add0.IN26
y[12] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[12].DATAA
y[12] => frac_uid27_fpAddSubTest_ieeeAdd_b[12].DATAB
y[12] => Add0.IN25
y[13] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[13].DATAA
y[13] => frac_uid27_fpAddSubTest_ieeeAdd_b[13].DATAB
y[13] => Add0.IN24
y[14] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[14].DATAA
y[14] => frac_uid27_fpAddSubTest_ieeeAdd_b[14].DATAB
y[14] => Add0.IN23
y[15] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[15].DATAA
y[15] => frac_uid27_fpAddSubTest_ieeeAdd_b[15].DATAB
y[15] => Add0.IN22
y[16] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[16].DATAA
y[16] => frac_uid27_fpAddSubTest_ieeeAdd_b[16].DATAB
y[16] => Add0.IN21
y[17] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[17].DATAA
y[17] => frac_uid27_fpAddSubTest_ieeeAdd_b[17].DATAB
y[17] => Add0.IN20
y[18] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[18].DATAA
y[18] => frac_uid27_fpAddSubTest_ieeeAdd_b[18].DATAB
y[18] => Add0.IN19
y[19] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[19].DATAA
y[19] => frac_uid27_fpAddSubTest_ieeeAdd_b[19].DATAB
y[19] => Add0.IN18
y[20] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[20].DATAA
y[20] => frac_uid27_fpAddSubTest_ieeeAdd_b[20].DATAB
y[20] => Add0.IN17
y[21] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[21].DATAA
y[21] => frac_uid27_fpAddSubTest_ieeeAdd_b[21].DATAB
y[21] => Add0.IN16
y[22] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[22].DATAA
y[22] => frac_uid27_fpAddSubTest_ieeeAdd_b[22].DATAB
y[22] => Add0.IN15
y[23] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[0].DATAA
y[23] => exp_uid23_fpAddSubTest_ieeeAdd_b[0].DATAB
y[23] => Add0.IN14
y[24] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[1].DATAA
y[24] => exp_uid23_fpAddSubTest_ieeeAdd_b[1].DATAB
y[24] => Add0.IN13
y[25] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[2].DATAA
y[25] => exp_uid23_fpAddSubTest_ieeeAdd_b[2].DATAB
y[25] => Add0.IN12
y[26] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[3].DATAA
y[26] => exp_uid23_fpAddSubTest_ieeeAdd_b[3].DATAB
y[26] => Add0.IN11
y[27] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[4].DATAA
y[27] => exp_uid23_fpAddSubTest_ieeeAdd_b[4].DATAB
y[27] => Add0.IN10
y[28] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[5].DATAA
y[28] => exp_uid23_fpAddSubTest_ieeeAdd_b[5].DATAB
y[28] => Add0.IN9
y[29] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[6].DATAA
y[29] => exp_uid23_fpAddSubTest_ieeeAdd_b[6].DATAB
y[29] => Add0.IN8
y[30] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[7].DATAA
y[30] => exp_uid23_fpAddSubTest_ieeeAdd_b[7].DATAB
y[30] => Add0.IN7
y[31] => muxSignB_uid9_fpAddSubTest_q[0].DATAA
y[31] => muxSignB_uid9_fpAddSubTest_q[0].DATAB
opSel[0] => muxSignB_uid9_fpAddSubTest_q[0].OUTPUTSELECT
r[0] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b.clk
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[0].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[1].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[3].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[4].CLK
clk => reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0].CLK
clk => rOvf_uid114_fpAddSubTest_ieeeAdd_q[0].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[1].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[2].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[3].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[4].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[5].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[6].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[7].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[8].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[9].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[10].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[11].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[12].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[13].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[14].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[15].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[16].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[17].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[18].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[19].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[20].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[21].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[22].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[23].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[24].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[1].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[2].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[3].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[4].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[5].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[6].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[7].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[8].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[9].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[10].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[11].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[12].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[13].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[14].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[15].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[16].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[17].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[18].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[19].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[20].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[21].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[22].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[23].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[24].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[25].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[26].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[0].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[2].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[3].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[4].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[5].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[6].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[7].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[8].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[9].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[10].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[11].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[12].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[13].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[14].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[15].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[16].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[17].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[18].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[19].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[20].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[21].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[22].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[23].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[24].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[25].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[26].CLK
clk => fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e.clk
clk => fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d.clk
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b.aclr
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[0].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[1].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[3].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[4].ACLR
areset => reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0].ACLR
areset => rOvf_uid114_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[1].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[2].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[3].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[4].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[5].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[6].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[7].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[8].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[9].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[10].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[11].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[12].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[13].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[14].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[15].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[16].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[17].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[18].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[19].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[20].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[21].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[22].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[23].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[24].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[1].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[2].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[3].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[4].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[5].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[6].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[7].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[8].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[9].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[10].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[11].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[12].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[13].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[14].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[15].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[16].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[17].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[18].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[19].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[20].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[21].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[22].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[23].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[24].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[25].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[26].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[0].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[2].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[3].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[4].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[5].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[6].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[7].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[8].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[9].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[10].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[11].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[12].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[13].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[14].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[15].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[16].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[17].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[18].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[19].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[20].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[21].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[22].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[23].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[24].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[25].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[26].ACLR
areset => fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d.aclr


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float
x[0] => xXorSign_uid7_fxpToFPTest_q[0].IN0
x[1] => xXorSign_uid7_fxpToFPTest_q[1].IN0
x[2] => xXorSign_uid7_fxpToFPTest_q[2].IN0
x[3] => xXorSign_uid7_fxpToFPTest_q[3].IN0
x[4] => xXorSign_uid7_fxpToFPTest_q[4].IN0
x[5] => xXorSign_uid7_fxpToFPTest_q[5].IN0
x[6] => xXorSign_uid7_fxpToFPTest_q[6].IN0
x[7] => xXorSign_uid7_fxpToFPTest_q[7].IN0
x[8] => xXorSign_uid7_fxpToFPTest_q[8].IN0
x[9] => xXorSign_uid7_fxpToFPTest_q[9].IN0
x[10] => xXorSign_uid7_fxpToFPTest_q[10].IN0
x[11] => xXorSign_uid7_fxpToFPTest_q[11].IN0
x[12] => xXorSign_uid7_fxpToFPTest_q[12].IN0
x[13] => xXorSign_uid7_fxpToFPTest_q[13].IN0
x[14] => xXorSign_uid7_fxpToFPTest_q[14].IN0
x[15] => xXorSign_uid7_fxpToFPTest_q[15].IN0
x[16] => xXorSign_uid7_fxpToFPTest_q[16].IN0
x[17] => xXorSign_uid7_fxpToFPTest_q[17].IN0
x[18] => xXorSign_uid7_fxpToFPTest_q[18].IN0
x[19] => xXorSign_uid7_fxpToFPTest_q[19].IN0
x[20] => xXorSign_uid7_fxpToFPTest_q[20].IN0
x[21] => xXorSign_uid7_fxpToFPTest_q[21].IN0
x[22] => xXorSign_uid7_fxpToFPTest_q[22].IN0
x[23] => xXorSign_uid7_fxpToFPTest_q[23].IN0
x[24] => xXorSign_uid7_fxpToFPTest_q[24].IN0
x[25] => xXorSign_uid7_fxpToFPTest_q[25].IN0
x[26] => xXorSign_uid7_fxpToFPTest_q[26].IN0
x[27] => xXorSign_uid7_fxpToFPTest_q[27].IN0
x[28] => xXorSign_uid7_fxpToFPTest_q[28].IN0
x[29] => xXorSign_uid7_fxpToFPTest_q[29].IN0
x[30] => xXorSign_uid7_fxpToFPTest_q[30].IN0
x[31] => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.xin[0]
x[31] => xXorSign_uid7_fxpToFPTest_q[30].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[29].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[28].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[27].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[26].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[25].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[24].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[23].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[22].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[21].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[20].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[19].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[18].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[17].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[16].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[15].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[14].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[13].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[12].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[11].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[10].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[9].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[8].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[7].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[6].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[5].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[4].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[3].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[2].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[1].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[0].IN1
x[31] => Add0.IN34
r[0] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.clk
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[0].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[1].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[2].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[3].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[4].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[5].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[6].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[7].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[8].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[9].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[10].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[11].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[12].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[13].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[14].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[15].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[16].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[17].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[18].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[19].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[20].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[21].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[22].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[23].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[24].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[25].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[26].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[27].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[28].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[29].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[30].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[31].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7].CLK
clk => fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f.clk
clk => fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a.clk
areset => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.aclr
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[0].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[1].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[2].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[3].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[4].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[5].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[6].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[7].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[8].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[9].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[10].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[11].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[12].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[13].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[14].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[15].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[16].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[17].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[18].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[19].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[20].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[21].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[22].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[23].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[24].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[25].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[26].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[27].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[28].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[29].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[30].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[31].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7].ACLR
areset => fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f.aclr
areset => fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a.aclr


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int
x[0] => Mux25.IN5
x[0] => Mux26.IN5
x[0] => Mux27.IN5
x[0] => Mux28.IN5
x[1] => Mux24.IN5
x[1] => Mux25.IN4
x[1] => Mux26.IN4
x[1] => Mux27.IN4
x[2] => Mux23.IN5
x[2] => Mux24.IN4
x[2] => Mux25.IN3
x[2] => Mux26.IN3
x[3] => Mux22.IN5
x[3] => Mux23.IN4
x[3] => Mux24.IN3
x[3] => Mux25.IN2
x[4] => Mux21.IN5
x[4] => Mux22.IN4
x[4] => Mux23.IN3
x[4] => Mux24.IN2
x[5] => Mux20.IN5
x[5] => Mux21.IN4
x[5] => Mux22.IN3
x[5] => Mux23.IN2
x[6] => Mux19.IN5
x[6] => Mux20.IN4
x[6] => Mux21.IN3
x[6] => Mux22.IN2
x[7] => Mux18.IN5
x[7] => Mux19.IN4
x[7] => Mux20.IN3
x[7] => Mux21.IN2
x[8] => Mux17.IN5
x[8] => Mux18.IN4
x[8] => Mux19.IN3
x[8] => Mux20.IN2
x[9] => Mux16.IN5
x[9] => Mux17.IN4
x[9] => Mux18.IN3
x[9] => Mux19.IN2
x[10] => Mux15.IN5
x[10] => Mux16.IN4
x[10] => Mux17.IN3
x[10] => Mux18.IN2
x[11] => Mux14.IN5
x[11] => Mux15.IN4
x[11] => Mux16.IN3
x[11] => Mux17.IN2
x[12] => Mux13.IN5
x[12] => Mux14.IN4
x[12] => Mux15.IN3
x[12] => Mux16.IN2
x[13] => Mux12.IN5
x[13] => Mux13.IN4
x[13] => Mux14.IN3
x[13] => Mux15.IN2
x[14] => Mux11.IN5
x[14] => Mux12.IN4
x[14] => Mux13.IN3
x[14] => Mux14.IN2
x[15] => Mux10.IN5
x[15] => Mux11.IN4
x[15] => Mux12.IN3
x[15] => Mux13.IN2
x[16] => Mux9.IN5
x[16] => Mux10.IN4
x[16] => Mux11.IN3
x[16] => Mux12.IN2
x[17] => Mux8.IN5
x[17] => Mux9.IN4
x[17] => Mux10.IN3
x[17] => Mux11.IN2
x[18] => Mux7.IN5
x[18] => Mux8.IN4
x[18] => Mux9.IN3
x[18] => Mux10.IN2
x[19] => Mux6.IN5
x[19] => Mux7.IN4
x[19] => Mux8.IN3
x[19] => Mux9.IN2
x[20] => Mux5.IN5
x[20] => Mux6.IN4
x[20] => Mux7.IN3
x[20] => Mux8.IN2
x[21] => Mux4.IN5
x[21] => Mux5.IN4
x[21] => Mux6.IN3
x[21] => Mux7.IN2
x[22] => Mux3.IN5
x[22] => Mux4.IN4
x[22] => Mux5.IN3
x[22] => Mux6.IN2
x[23] => Add3.IN22
x[23] => Add0.IN5
x[23] => Add2.IN6
x[24] => Add3.IN21
x[24] => Add0.IN10
x[24] => Add2.IN13
x[25] => Add3.IN20
x[25] => Add0.IN4
x[25] => Add2.IN5
x[26] => Add3.IN19
x[26] => Add0.IN3
x[26] => Add2.IN4
x[27] => Add3.IN18
x[27] => Add0.IN2
x[27] => Add2.IN3
x[28] => Add3.IN17
x[28] => Add0.IN9
x[28] => Add2.IN2
x[29] => Add3.IN16
x[29] => Add0.IN8
x[29] => Add2.IN1
x[30] => Add3.IN15
x[30] => Add0.IN1
x[30] => Add2.IN12
x[31] => Mux0.IN4
x[31] => Mux1.IN4
x[31] => xXorSign_uid24_fpToFxPTest_q[31].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[30].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[29].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[28].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[27].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[26].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[25].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[24].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[23].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[22].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[21].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[20].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[19].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[18].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[17].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[16].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[15].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[14].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[13].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[12].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[11].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[10].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[9].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[8].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[7].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[6].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[5].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[4].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[3].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[2].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[1].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[0].IN1
x[31] => Mux93.IN8
x[31] => Mux94.IN8
x[31] => Add1.IN36
x[31] => Add1.IN34
x[31] => Add1.IN35
r[0] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
opSel[0] => Mux0.IN5
opSel[0] => Mux1.IN5


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt
x[0] => Add6.IN45
x[0] => fpoint2_multi_dspba_delay:redist2.xin[0]
x[1] => Add6.IN44
x[1] => fpoint2_multi_dspba_delay:redist2.xin[1]
x[2] => Add6.IN43
x[2] => fpoint2_multi_dspba_delay:redist2.xin[2]
x[3] => Add6.IN42
x[3] => fpoint2_multi_dspba_delay:redist2.xin[3]
x[4] => Add6.IN41
x[4] => fpoint2_multi_dspba_delay:redist2.xin[4]
x[5] => Add6.IN40
x[5] => fpoint2_multi_dspba_delay:redist2.xin[5]
x[6] => Add6.IN39
x[6] => fpoint2_multi_dspba_delay:redist2.xin[6]
x[7] => Add6.IN38
x[7] => fpoint2_multi_dspba_delay:redist2.xin[7]
x[8] => Add6.IN37
x[8] => fpoint2_multi_dspba_delay:redist2.xin[8]
x[9] => Add6.IN36
x[9] => fpoint2_multi_dspba_delay:redist2.xin[9]
x[10] => Add6.IN35
x[10] => fpoint2_multi_dspba_delay:redist2.xin[10]
x[11] => Add6.IN34
x[11] => fpoint2_multi_dspba_delay:redist2.xin[11]
x[12] => Add6.IN33
x[12] => fpoint2_multi_dspba_delay:redist2.xin[12]
x[13] => Add6.IN32
x[13] => fpoint2_multi_dspba_delay:redist2.xin[13]
x[14] => Add6.IN31
x[14] => fpoint2_multi_dspba_delay:redist2.xin[14]
x[15] => Add6.IN30
x[15] => fpoint2_multi_dspba_delay:redist2.xin[15]
x[16] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[0]
x[16] => fpoint2_multi_dspba_delay:redist4.xin[0]
x[16] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => Add6.IN52
x[17] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[1]
x[17] => fpoint2_multi_dspba_delay:redist4.xin[1]
x[17] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => Add6.IN51
x[18] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[2]
x[18] => fpoint2_multi_dspba_delay:redist4.xin[2]
x[18] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => Add6.IN50
x[19] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[3]
x[19] => fpoint2_multi_dspba_delay:redist4.xin[3]
x[19] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => Add6.IN49
x[20] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[4]
x[20] => fpoint2_multi_dspba_delay:redist4.xin[4]
x[20] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => Add6.IN48
x[21] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[5]
x[21] => fpoint2_multi_dspba_delay:redist4.xin[5]
x[21] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => Add6.IN47
x[22] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[6]
x[22] => fpoint2_multi_dspba_delay:redist4.xin[6]
x[22] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => Add6.IN46
x[23] => Add3.IN18
x[23] => Add4.IN18
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => Equal0.IN7
x[23] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[7]
x[23] => fpoint2_multi_dspba_delay:redist4.xin[7]
x[23] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => Equal2.IN7
x[24] => Add3.IN17
x[24] => Add4.IN17
x[24] => Equal0.IN6
x[24] => Equal2.IN6
x[25] => Add3.IN16
x[25] => Add4.IN16
x[25] => Equal0.IN5
x[25] => Equal2.IN5
x[26] => Add3.IN15
x[26] => Add4.IN15
x[26] => Equal0.IN4
x[26] => Equal2.IN4
x[27] => Add3.IN14
x[27] => Add4.IN14
x[27] => Equal0.IN3
x[27] => Equal2.IN3
x[28] => Add3.IN13
x[28] => Add4.IN13
x[28] => Equal0.IN2
x[28] => Equal2.IN2
x[29] => Add3.IN12
x[29] => Add4.IN12
x[29] => Equal0.IN1
x[29] => Equal2.IN1
x[30] => Add3.IN11
x[30] => Add4.IN11
x[30] => Equal0.IN0
x[30] => Equal2.IN0
x[31] => negZero_uid59_fpSqrtTest_q_i[0].IN1
x[31] => minReg_uid44_fpSqrtTest_q[0].IN1
x[31] => minInf_uid45_fpSqrtTest_q[0].IN1
x[31] => Mux0.IN16
x[31] => Mux1.IN16
x[31] => inInfAndNotNeg_uid43_fpSqrtTest_q[0].IN1
r[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:redist0.xout[0]
clk => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.clk
clk => fracSel_uid49_fpSqrtTest_q[0].CLK
clk => fracSel_uid49_fpSqrtTest_q[1].CLK
clk => redist6_wraddr_q[0].CLK
clk => redist6_wraddr_q[1].CLK
clk => expRMux_uid33_fpSqrtTest_q[0].CLK
clk => expRMux_uid33_fpSqrtTest_q[1].CLK
clk => expRMux_uid33_fpSqrtTest_q[2].CLK
clk => expRMux_uid33_fpSqrtTest_q[3].CLK
clk => expRMux_uid33_fpSqrtTest_q[4].CLK
clk => expRMux_uid33_fpSqrtTest_q[5].CLK
clk => expRMux_uid33_fpSqrtTest_q[6].CLK
clk => expRMux_uid33_fpSqrtTest_q[7].CLK
clk => redist6_rdcnt_i[0].CLK
clk => redist6_rdcnt_i[1].CLK
clk => redist6_sticky_ena_q[0].CLK
clk => redist6_cmpReg_q[0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].CLK
clk => fpoint2_multi_dspba_delay:redist0.clk
clk => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.clock0
clk => fpoint2_multi_dspba_delay:redist2.clk
clk => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.clk
clk => fpoint2_multi_dspba_delay:redist4.clk
clk => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.clock0
clk => fpoint2_multi_dspba_delay:redist3.clk
clk => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.clk
clk => fpoint2_multi_dspba_delay:redist5.clk
clk => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.clock0
clk => altsyncram:redist6_mem_dmem.clock0
clk => altsyncram:redist6_mem_dmem.clock1
clk => fpoint2_multi_dspba_delay:redist1.clk
reset_req => redist6_mem_ab[1].OUTPUTSELECT
reset_req => redist6_mem_ab[0].OUTPUTSELECT
reset_req => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist0.ena
reset_req => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => fpoint2_multi_dspba_delay:redist2.ena
reset_req => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist4.ena
reset_req => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => fpoint2_multi_dspba_delay:redist3.ena
reset_req => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist5.ena
reset_req => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => redist6_enaAnd_q[0].IN1
reset_req => altsyncram:redist6_mem_dmem.wren_a
reset_req => fpoint2_multi_dspba_delay:redist1.ena
reset_req => redist6_nor_q.IN1
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].ENA
reset_req => redist6_cmpReg_q[0].ENA
reset_req => redist6_rdcnt_i[1].ENA
reset_req => redist6_rdcnt_i[0].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[7].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[6].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[5].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[4].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[3].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[2].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[1].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[0].ENA
reset_req => fracSel_uid49_fpSqrtTest_q[1].ENA
reset_req => fracSel_uid49_fpSqrtTest_q[0].ENA
areset => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.aclr
areset => fracSel_uid49_fpSqrtTest_q[0].PRESET
areset => fracSel_uid49_fpSqrtTest_q[1].ACLR
areset => redist6_wraddr_q[0].ACLR
areset => redist6_wraddr_q[1].ACLR
areset => expRMux_uid33_fpSqrtTest_q[0].ACLR
areset => expRMux_uid33_fpSqrtTest_q[1].ACLR
areset => expRMux_uid33_fpSqrtTest_q[2].ACLR
areset => expRMux_uid33_fpSqrtTest_q[3].ACLR
areset => expRMux_uid33_fpSqrtTest_q[4].ACLR
areset => expRMux_uid33_fpSqrtTest_q[5].ACLR
areset => expRMux_uid33_fpSqrtTest_q[6].ACLR
areset => expRMux_uid33_fpSqrtTest_q[7].ACLR
areset => redist6_rdcnt_i[0].PRESET
areset => redist6_rdcnt_i[1].ACLR
areset => redist6_sticky_ena_q[0].ACLR
areset => redist6_cmpReg_q[0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].ACLR
areset => fpoint2_multi_dspba_delay:redist0.aclr
areset => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.aclr0
areset => fpoint2_multi_dspba_delay:redist2.aclr
areset => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.aclr
areset => fpoint2_multi_dspba_delay:redist4.aclr
areset => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.aclr0
areset => fpoint2_multi_dspba_delay:redist3.aclr
areset => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.aclr
areset => fpoint2_multi_dspba_delay:redist5.aclr
areset => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.aclr0
areset => altsyncram:redist6_mem_dmem.aclr1
areset => fpoint2_multi_dspba_delay:redist1.aclr


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_rf44:auto_generated.address_a[0]
address_a[1] => altsyncram_rf44:auto_generated.address_a[1]
address_a[2] => altsyncram_rf44:auto_generated.address_a[2]
address_a[3] => altsyncram_rf44:auto_generated.address_a[3]
address_a[4] => altsyncram_rf44:auto_generated.address_a[4]
address_a[5] => altsyncram_rf44:auto_generated.address_a[5]
address_a[6] => altsyncram_rf44:auto_generated.address_a[6]
address_a[7] => altsyncram_rf44:auto_generated.address_a[7]
address_b[0] => altsyncram_rf44:auto_generated.address_b[0]
address_b[1] => altsyncram_rf44:auto_generated.address_b[1]
address_b[2] => altsyncram_rf44:auto_generated.address_b[2]
address_b[3] => altsyncram_rf44:auto_generated.address_b[3]
address_b[4] => altsyncram_rf44:auto_generated.address_b[4]
address_b[5] => altsyncram_rf44:auto_generated.address_b[5]
address_b[6] => altsyncram_rf44:auto_generated.address_b[6]
address_b[7] => altsyncram_rf44:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rf44:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_rf44:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_rf44:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_rf44:auto_generated.q_b[0]
q_b[1] <= altsyncram_rf44:auto_generated.q_b[1]
q_b[2] <= altsyncram_rf44:auto_generated.q_b[2]
q_b[3] <= altsyncram_rf44:auto_generated.q_b[3]
q_b[4] <= altsyncram_rf44:auto_generated.q_b[4]
q_b[5] <= altsyncram_rf44:auto_generated.q_b[5]
q_b[6] <= altsyncram_rf44:auto_generated.q_b[6]
q_b[7] <= altsyncram_rf44:auto_generated.q_b[7]
q_b[8] <= altsyncram_rf44:auto_generated.q_b[8]
q_b[9] <= altsyncram_rf44:auto_generated.q_b[9]
q_b[10] <= altsyncram_rf44:auto_generated.q_b[10]
q_b[11] <= altsyncram_rf44:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_rf44:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
address_a[0] => altsyncram_pf44:auto_generated.address_a[0]
address_a[1] => altsyncram_pf44:auto_generated.address_a[1]
address_a[2] => altsyncram_pf44:auto_generated.address_a[2]
address_a[3] => altsyncram_pf44:auto_generated.address_a[3]
address_a[4] => altsyncram_pf44:auto_generated.address_a[4]
address_a[5] => altsyncram_pf44:auto_generated.address_a[5]
address_a[6] => altsyncram_pf44:auto_generated.address_a[6]
address_a[7] => altsyncram_pf44:auto_generated.address_a[7]
address_b[0] => altsyncram_pf44:auto_generated.address_b[0]
address_b[1] => altsyncram_pf44:auto_generated.address_b[1]
address_b[2] => altsyncram_pf44:auto_generated.address_b[2]
address_b[3] => altsyncram_pf44:auto_generated.address_b[3]
address_b[4] => altsyncram_pf44:auto_generated.address_b[4]
address_b[5] => altsyncram_pf44:auto_generated.address_b[5]
address_b[6] => altsyncram_pf44:auto_generated.address_b[6]
address_b[7] => altsyncram_pf44:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pf44:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_pf44:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_pf44:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_b[0] <= altsyncram_pf44:auto_generated.q_b[0]
q_b[1] <= altsyncram_pf44:auto_generated.q_b[1]
q_b[2] <= altsyncram_pf44:auto_generated.q_b[2]
q_b[3] <= altsyncram_pf44:auto_generated.q_b[3]
q_b[4] <= altsyncram_pf44:auto_generated.q_b[4]
q_b[5] <= altsyncram_pf44:auto_generated.q_b[5]
q_b[6] <= altsyncram_pf44:auto_generated.q_b[6]
q_b[7] <= altsyncram_pf44:auto_generated.q_b[7]
q_b[8] <= altsyncram_pf44:auto_generated.q_b[8]
q_b[9] <= altsyncram_pf44:auto_generated.q_b[9]
q_b[10] <= altsyncram_pf44:auto_generated.q_b[10]
q_b[11] <= altsyncram_pf44:auto_generated.q_b[11]
q_b[12] <= altsyncram_pf44:auto_generated.q_b[12]
q_b[13] <= altsyncram_pf44:auto_generated.q_b[13]
q_b[14] <= altsyncram_pf44:auto_generated.q_b[14]
q_b[15] <= altsyncram_pf44:auto_generated.q_b[15]
q_b[16] <= altsyncram_pf44:auto_generated.q_b[16]
q_b[17] <= altsyncram_pf44:auto_generated.q_b[17]
q_b[18] <= altsyncram_pf44:auto_generated.q_b[18]
q_b[19] <= altsyncram_pf44:auto_generated.q_b[19]
q_b[20] <= altsyncram_pf44:auto_generated.q_b[20]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_pf44:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist3
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xin[36] => xout[36].DATAIN
xin[37] => xout[37].DATAIN
xin[38] => xout[38].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= xin[36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= xin[37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= xin[38].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
address_a[0] => altsyncram_gg44:auto_generated.address_a[0]
address_a[1] => altsyncram_gg44:auto_generated.address_a[1]
address_a[2] => altsyncram_gg44:auto_generated.address_a[2]
address_a[3] => altsyncram_gg44:auto_generated.address_a[3]
address_a[4] => altsyncram_gg44:auto_generated.address_a[4]
address_a[5] => altsyncram_gg44:auto_generated.address_a[5]
address_a[6] => altsyncram_gg44:auto_generated.address_a[6]
address_a[7] => altsyncram_gg44:auto_generated.address_a[7]
address_b[0] => altsyncram_gg44:auto_generated.address_b[0]
address_b[1] => altsyncram_gg44:auto_generated.address_b[1]
address_b[2] => altsyncram_gg44:auto_generated.address_b[2]
address_b[3] => altsyncram_gg44:auto_generated.address_b[3]
address_b[4] => altsyncram_gg44:auto_generated.address_b[4]
address_b[5] => altsyncram_gg44:auto_generated.address_b[5]
address_b[6] => altsyncram_gg44:auto_generated.address_b[6]
address_b[7] => altsyncram_gg44:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gg44:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_gg44:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_gg44:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_b[0] <= altsyncram_gg44:auto_generated.q_b[0]
q_b[1] <= altsyncram_gg44:auto_generated.q_b[1]
q_b[2] <= altsyncram_gg44:auto_generated.q_b[2]
q_b[3] <= altsyncram_gg44:auto_generated.q_b[3]
q_b[4] <= altsyncram_gg44:auto_generated.q_b[4]
q_b[5] <= altsyncram_gg44:auto_generated.q_b[5]
q_b[6] <= altsyncram_gg44:auto_generated.q_b[6]
q_b[7] <= altsyncram_gg44:auto_generated.q_b[7]
q_b[8] <= altsyncram_gg44:auto_generated.q_b[8]
q_b[9] <= altsyncram_gg44:auto_generated.q_b[9]
q_b[10] <= altsyncram_gg44:auto_generated.q_b[10]
q_b[11] <= altsyncram_gg44:auto_generated.q_b[11]
q_b[12] <= altsyncram_gg44:auto_generated.q_b[12]
q_b[13] <= altsyncram_gg44:auto_generated.q_b[13]
q_b[14] <= altsyncram_gg44:auto_generated.q_b[14]
q_b[15] <= altsyncram_gg44:auto_generated.q_b[15]
q_b[16] <= altsyncram_gg44:auto_generated.q_b[16]
q_b[17] <= altsyncram_gg44:auto_generated.q_b[17]
q_b[18] <= altsyncram_gg44:auto_generated.q_b[18]
q_b[19] <= altsyncram_gg44:auto_generated.q_b[19]
q_b[20] <= altsyncram_gg44:auto_generated.q_b[20]
q_b[21] <= altsyncram_gg44:auto_generated.q_b[21]
q_b[22] <= altsyncram_gg44:auto_generated.q_b[22]
q_b[23] <= altsyncram_gg44:auto_generated.q_b[23]
q_b[24] <= altsyncram_gg44:auto_generated.q_b[24]
q_b[25] <= altsyncram_gg44:auto_generated.q_b[25]
q_b[26] <= altsyncram_gg44:auto_generated.q_b[26]
q_b[27] <= altsyncram_gg44:auto_generated.q_b[27]
q_b[28] <= altsyncram_gg44:auto_generated.q_b[28]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem
wren_a => altsyncram_5pv3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5pv3:auto_generated.data_a[0]
data_a[1] => altsyncram_5pv3:auto_generated.data_a[1]
data_a[2] => altsyncram_5pv3:auto_generated.data_a[2]
data_a[3] => altsyncram_5pv3:auto_generated.data_a[3]
data_a[4] => altsyncram_5pv3:auto_generated.data_a[4]
data_a[5] => altsyncram_5pv3:auto_generated.data_a[5]
data_a[6] => altsyncram_5pv3:auto_generated.data_a[6]
data_a[7] => altsyncram_5pv3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_5pv3:auto_generated.address_a[0]
address_a[1] => altsyncram_5pv3:auto_generated.address_a[1]
address_b[0] => altsyncram_5pv3:auto_generated.address_b[0]
address_b[1] => altsyncram_5pv3:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5pv3:auto_generated.clock0
clock1 => altsyncram_5pv3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_5pv3:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_5pv3:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_5pv3:auto_generated.q_b[0]
q_b[1] <= altsyncram_5pv3:auto_generated.q_b[1]
q_b[2] <= altsyncram_5pv3:auto_generated.q_b[2]
q_b[3] <= altsyncram_5pv3:auto_generated.q_b[3]
q_b[4] <= altsyncram_5pv3:auto_generated.q_b[4]
q_b[5] <= altsyncram_5pv3:auto_generated.q_b[5]
q_b[6] <= altsyncram_5pv3:auto_generated.q_b[6]
q_b[7] <= altsyncram_5pv3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_5pv3:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[4][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[4][1].ACLR
ena => delay_signals[4][1].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xin[1] => delay_signals[4][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


