INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/Risingedge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RisingEdgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/add/add.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/control/control.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/control_all/control_all.srcs/sources_1/new/control_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_all
WARNING: [VRFC 10-2938] 'control_out' is already implicitly declared on line 28 [C:/Users/thuyh/OneDrive/Documents/control_all/control_all.srcs/sources_1/new/control_all.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/normal/normal.srcs/sources_1/new/create1hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module create1hz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/reset/reset.srcs/sources_1/new/reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/control_all/control_all.srcs/sim_1/new/control_all_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_main_module
