m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11f vlog 2021.1 2021.01, Jan 19 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs
T_opt
!s110 1720765917
VDh:SzODWj^]_4DfPAKZd@3
04 5 4 work Q5_tb fast 0
=1-ccf9e498c556-6690cdd8-1cf-52b4
Z2 !s124 OEM100
Z3 o-quiet -auto_acc_if_foreign -work work +acc
Z4 tCvgOpt 0
n@_opt
Z5 OL;O;2021.1;73
T_opt1
!s110 1720648141
V2iS[B;dig5QDZH_J0TE9<0
04 5 4 work Q6_tb fast 0
=1-ccf9e498c556-668f01cc-172-3cc8
R2
R3
R4
n@_opt1
R5
R1
T_opt2
!s110 1720761292
VNE0R4eJ_Q?VcQ`9D@a8;L1
04 5 4 work Q4_tb fast 0
=1-ccf9e498c556-6690bbc8-1c8-1918
R2
R3
R4
n@_opt2
R5
R1
vALU_N_bits
!s110 1720765894
!i10b 1
!s100 <l:7ON::6iQD`eP>JncbC1
IZK99JKf?jZh:]KlMT?jWD2
Z6 dD:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment
w1720765883
8D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q5/Q5.v
FD:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q5/Q5.v
!i122 76
L0 2 23
Z7 VDg1SIo80bB@j0V0VzS_@n1
Z8 OL;L;2021.1;73
r1
!s85 0
31
!s108 1720765894.000000
!s107 D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q5/Q5.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q5/Q5.v|
!i113 0
Z9 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R4
n@a@l@u_@n_bits
vALU_with_7segment_decoder
Z10 !s110 1720648116
!i10b 1
!s100 k8lBV79n^LGb:m<e`Y@YA3
IjhSSz3nj@60e8@AZG_UK31
R6
w1720647900
8D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q6/Q6.v
FD:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q6/Q6.v
!i122 69
L0 1 45
R7
R8
r1
!s85 0
31
Z11 !s108 1720648116.000000
!s107 D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q6/Q6.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q6/Q6.v|
!i113 0
R9
R4
n@a@l@u_with_7segment_decoder
vDecimal_to_BCD_Encoder
!s110 1720641412
!i10b 1
!s100 a0X?b5ZiDJ2:56^cRB]ff0
IN@FXePZFjOZOPTYFJLgoS1
R6
w1720608439
8D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q3/Q3.v
FD:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q3/Q3.v
!i122 60
L0 4 25
R7
R8
r1
!s85 0
31
!s108 1720641412.000000
!s107 D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q3/Q3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q3/Q3.v|
!i113 0
R9
R4
n@decimal_to_@b@c@d_@encoder
vDecimal_to_BCD_Encoder_tb
!s110 1720608882
!i10b 1
!s100 JE;bk_CmSOoZXf>92jfVd2
IXW0WlW45EWcX0<SmUCQ>d1
R6
w1720608871
8D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q3/Q3_tb.v
FD:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q3/Q3_tb.v
!i122 47
L0 1 51
R7
R8
r1
!s85 0
31
!s108 1720608882.000000
!s107 D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q3/Q3_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q3/Q3_tb.v|
!i113 0
R9
R4
n@decimal_to_@b@c@d_@encoder_tb
vFunc
Z12 !s110 1720445953
!i10b 1
!s100 [1_k4[R]fcQiI494R3HG:2
I<3YSLn0HofWbXD4eN7BN]0
R6
Z13 w1720445045
Z14 8D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q1/Q1.v
Z15 FD:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q1/Q1.v
!i122 34
L0 11 15
R7
R8
r1
!s85 0
31
Z16 !s108 1720445953.000000
Z17 !s107 D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q1/Q1.v|
Z18 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q1/Q1.v|
!i113 0
R9
R4
n@func
vN_bit_adder
Z19 !s110 1720761255
!i10b 1
!s100 DYhF[e34ONBJ@V[_RJ?VA1
IgN_WOf;k[dA5a@HkSf^oU3
R6
w1720628706
8D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q4/Q4.v
FD:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q4/Q4.v
!i122 71
Z20 L0 2 8
R7
R8
r1
!s85 0
31
!s108 1720761254.000000
!s107 D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q4/Q4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q4/Q4.v|
!i113 0
R9
R4
n@n_bit_adder
vN_bus_2_1_mux
R12
!i10b 1
!s100 F^@R@aEB]F6mK_^I?BW811
IQEmlU8R79VcP0g_Xj8hO;0
R6
R13
R14
R15
!i122 34
R20
R7
R8
r1
!s85 0
31
R16
R17
R18
!i113 0
R9
R4
n@n_bus_2_1_mux
vN_way_2_1_mux
!s110 1720440471
!i10b 1
!s100 8K>K:<bQbZDKYQjE>@K6l0
I3QWk9zoC;g@f@mW^A]8CB0
R6
w1720381958
R14
R15
!i122 23
R20
R7
R8
r1
!s85 0
31
!s108 1720440471.000000
R17
R18
!i113 0
R9
R4
n@n_way_2_1_mux
vPriority_encoder_4bit
!s110 1720528852
!i10b 1
!s100 g1R7G1MCOWmRfM<f3jGk=1
IjfQHmdXBZSS;P]iPk`23F0
R6
w1720528813
8D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q2/Q2.v
FD:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q2/Q2.v
!i122 37
L0 2 16
R7
R8
r1
!s85 0
31
!s108 1720528852.000000
!s107 D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q2/Q2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q2/Q2.v|
!i113 0
R9
R4
n@priority_encoder_4bit
vQ1_tb
!s110 1720548329
!i10b 1
!s100 ?GK5Xm14<G_d=Y:A^afkW1
IS3?B7aoSNgX_NJBW_=nOH3
R6
w1720548321
8D:\Digital IC design\-Digital-Design-using-Verilog-FPGA-flow-using-Vivado\Session2_labs\Assignment\Q1\Q1_tb.v
FD:\Digital IC design\-Digital-Design-using-Verilog-FPGA-flow-using-Vivado\Session2_labs\Assignment\Q1\Q1_tb.v
!i122 41
L0 2 47
R7
R8
r1
!s85 0
31
!s108 1720548329.000000
!s107 D:\Digital IC design\-Digital-Design-using-Verilog-FPGA-flow-using-Vivado\Session2_labs\Assignment\Q1\Q1_tb.v|
!s90 -reportprogress|300|-work|work|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:\Digital IC design\-Digital-Design-using-Verilog-FPGA-flow-using-Vivado\Session2_labs\Assignment\Q1\Q1_tb.v|
!i113 0
R9
R4
n@q1_tb
vQ2_tb
!s110 1720548994
!i10b 1
!s100 [n;NT^OZVcj7KOnOhHJLo3
I7OOdgVkY@IdHnKDUXRXc11
R6
w1720548836
8D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q2/Q2_tb.v
FD:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q2/Q2_tb.v
!i122 42
L0 1 43
R7
R8
r1
!s85 0
31
!s108 1720548994.000000
!s107 D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q2/Q2_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q2/Q2_tb.v|
!i113 0
R9
R4
n@q2_tb
vQ4_tb
R19
!i10b 1
!s100 SRL8ILDE52H@nPKUG:74Z3
I6nchIAEQ@:4X[[7ch;a9l2
R6
w1720641149
8D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q4/Q4_tb.v
FD:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q4/Q4_tb.v
!i122 72
L0 1 39
R7
R8
r1
!s85 0
31
!s108 1720761255.000000
!s107 D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q4/Q4_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q4/Q4_tb.v|
!i113 0
R9
R4
n@q4_tb
vQ5_tb
!s110 1720761438
!i10b 1
!s100 io4cZ1OnAODZiUDPl[^fi3
IdT?;;UAHI@ka_FkCZoMlh1
R6
w1720761429
8D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q5/Q5_tb.v
FD:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q5/Q5_tb.v
!i122 75
L0 1 50
R7
R8
r1
!s85 0
31
!s108 1720761438.000000
!s107 D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q5/Q5_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q5/Q5_tb.v|
!i113 0
R9
R4
n@q5_tb
vQ6_tb
R10
!i10b 1
!s100 W8C]6TWIaFDcQaz_eUkKO1
ISMAjEiNUGNmLDnVbE14H?3
R6
w1720648066
8D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q6/Q6_tb.v
FD:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q6/Q6_tb.v
!i122 70
L0 1 119
R7
R8
r1
!s85 0
31
R11
!s107 D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q6/Q6_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q6/Q6_tb.v|
!i113 0
R9
R4
n@q6_tb
