{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "BIG_ARRAY = []\n",
    "\n",
    "BIG_ARRAY += [['margin_pin_mc2[0]', 'MC1', 116]]\n",
    "BIG_ARRAY += [['margin_pin_mc2[1]', 'MC1', 112]]\n",
    "BIG_ARRAY += [['margin_pin_mc2[2]', 'MC1', 110]]\n",
    "BIG_ARRAY += [['margin_pin_mc2[3]', 'MC1', 108]]\n",
    "BIG_ARRAY += [['margin_pin_mc2[4]', 'MC1', 106]]\n",
    "BIG_ARRAY += [['margin_pin_mc2[5]', 'MC1', 104]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[29]', 'MC1', 102]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[32]', 'MC1', 100]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[34]', 'MC1', 98]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[36]', 'MC1', 96]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[38]', 'MC1', 94]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[30]', 'MC1', 92]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[28]', 'MC1', 90]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[20]', 'MC1', 88]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[22]', 'MC1', 86]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[24]', 'MC1', 82]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[26]', 'MC1', 80]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[27]', 'MC1', 76]]\n",
    "BIG_ARRAY += [['margin_pin_mc2[6]', 'MC1', 74]]\n",
    "BIG_ARRAY += [['margin_pin_mc2[7]', 'MC1', 70]]\n",
    "BIG_ARRAY += [['margin_pin_mc2[8]', 'MC1', 68]]\n",
    "BIG_ARRAY += [['margin_pin_mc2[9]', 'MC1', 64]]\n",
    "BIG_ARRAY += [['margin_pin_mc2[10]', 'MC1', 62]]\n",
    "\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[31]', 'MC1', 117]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[33]', 'MC1', 115]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[35]', 'MC1', 111]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[37]', 'MC1', 109]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[39]', 'MC1', 105]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[41]', 'MC1', 101]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[43]', 'MC1', 99]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[45]', 'MC1', 97]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[44]', 'MC1', 95]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[42]', 'MC1', 93]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[40]', 'MC1', 91]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[18]', 'MC1', 89]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[16]', 'MC1', 87]]\n",
    "BIG_ARRAY += [['start_training_signal_from_fpga_to_asic', 'MC1', 85]]\n",
    "BIG_ARRAY += [['reset_n_from_fpga_to_asic', 'MC1', 81]]\n",
    "BIG_ARRAY += [['start_inference_signal_from_fpga_to_asic', 'MC1', 79]]\n",
    "BIG_ARRAY += [['input_streaming_valid_from_fpga_to_asic', 'MC1', 75]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[17]', 'MC1', 73]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[19]', 'MC1', 69]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[21]', 'MC1', 67]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[23]', 'MC1', 63]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[25]', 'MC1', 61]]\n",
    "\n",
    "BIG_ARRAY += [['margin_pin_mc2[11]', 'MC1', 32]]\n",
    "BIG_ARRAY += [['margin_pin_mc2[12]', 'MC1', 30]]\n",
    "BIG_ARRAY += [['margin_pin_mc2[13]', 'MC1', 28]]\n",
    "BIG_ARRAY += [['margin_pin_mc2[14]', 'MC1', 26]]\n",
    "BIG_ARRAY += [['clk_clock_generator', 'MC1', 25]]\n",
    "BIG_ARRAY += [['margin_pin_mc2[15]', 'MC1', 22]]\n",
    "BIG_ARRAY += [['margin_pin_mc2[16]', 'MC1', 20]]\n",
    "BIG_ARRAY += [['margin_pin_mc2[17]', 'MC1', 16]]\n",
    "BIG_ARRAY += [['margin_pin_mc2[18]', 'MC1', 14]]\n",
    "BIG_ARRAY += [['margin_pin_mc2[19]', 'MC1', 10]]\n",
    "BIG_ARRAY += [['margin_pin_mc2[20]', 'MC1', 8]]\n",
    "BIG_ARRAY += [['margin_pin_mc2[21]', 'MC1', 4]]\n",
    "BIG_ARRAY += [['margin_pin_mc2[22]', 'MC1', 2]]\n",
    "\n",
    "\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[63]', 'MC2', 118]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[61]', 'MC2', 116]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[59]', 'MC2', 112]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[57]', 'MC2', 110]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[55]', 'MC2', 108]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[53]', 'MC2', 106]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[51]', 'MC2', 104]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[49]', 'MC2', 102]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[47]', 'MC2', 100]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[46]', 'MC2', 98]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[48]', 'MC2', 96]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[50]', 'MC2', 94]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[52]', 'MC2', 92]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[54]', 'MC2', 90]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[13]', 'MC2', 88]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[15]', 'MC2', 86]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[14]', 'MC2', 82]]\n",
    "BIG_ARRAY += [['input_streaming_ready_from_asic_to_fpga', 'MC2', 80]]\n",
    "BIG_ARRAY += [['inferenced_label_from_asic_to_fpga', 'MC2', 76]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[11]', 'MC2', 74]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[9]', 'MC2', 70]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[7]', 'MC2', 68]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[5]', 'MC2', 64]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[3]', 'MC2', 62]]\n",
    "\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[65]', 'MC2', 101]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[62]', 'MC2', 99]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[60]', 'MC2', 97]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[58]', 'MC2', 95]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[56]', 'MC2', 93]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[64]', 'MC2', 91]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[0]', 'MC2', 87]]\n",
    "BIG_ARRAY += [['start_ready_from_asic_to_fpga', 'MC2', 85]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[12]', 'MC2', 81]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[10]', 'MC2', 79]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[8]', 'MC2', 75]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[6]', 'MC2', 73]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[4]', 'MC2', 69]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[2]', 'MC2', 67]]\n",
    "BIG_ARRAY += [['input_streaming_data_from_fpga_to_asic[1]', 'MC2', 63]]\n",
    "\n",
    "BIG_ARRAY += [['clk_from_fpga', 'MC2', 38]]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "# Auto-generated XDC Output with Validation\n",
      "# Checked for FPGA I/O and Clock Capable Pins\n",
      "\n",
      "# MC1-116\n",
      "set_property PACKAGE_PIN A9 [get_ports {margin_pin_mc2[0]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[0]}]\n",
      "\n",
      "# MC1-112\n",
      "set_property PACKAGE_PIN B9 [get_ports {margin_pin_mc2[1]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[1]}]\n",
      "\n",
      "# MC1-110\n",
      "set_property PACKAGE_PIN C9 [get_ports {margin_pin_mc2[2]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[2]}]\n",
      "\n",
      "# MC1-108\n",
      "set_property PACKAGE_PIN C14 [get_ports {margin_pin_mc2[3]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[3]}]\n",
      "\n",
      "# MC1-106\n",
      "set_property PACKAGE_PIN A10 [get_ports {margin_pin_mc2[4]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[4]}]\n",
      "\n",
      "# MC1-104\n",
      "set_property PACKAGE_PIN B10 [get_ports {margin_pin_mc2[5]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[5]}]\n",
      "\n",
      "# MC1-102\n",
      "set_property PACKAGE_PIN J14 [get_ports {input_streaming_data_from_fpga_to_asic[29]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[29]}]\n",
      "\n",
      "# MC1-100\n",
      "set_property PACKAGE_PIN F10 [get_ports {input_streaming_data_from_fpga_to_asic[32]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[32]}]\n",
      "\n",
      "# MC1-98\n",
      "set_property PACKAGE_PIN G11 [get_ports {input_streaming_data_from_fpga_to_asic[34]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[34]}]\n",
      "\n",
      "# MC1-96\n",
      "set_property PACKAGE_PIN A15 [get_ports {input_streaming_data_from_fpga_to_asic[36]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[36]}]\n",
      "\n",
      "# MC1-94\n",
      "set_property PACKAGE_PIN A14 [get_ports {input_streaming_data_from_fpga_to_asic[38]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[38]}]\n",
      "\n",
      "# MC1-92\n",
      "set_property PACKAGE_PIN B14 [get_ports {input_streaming_data_from_fpga_to_asic[30]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[30]}]\n",
      "\n",
      "# MC1-90\n",
      "set_property PACKAGE_PIN B15 [get_ports {input_streaming_data_from_fpga_to_asic[28]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[28]}]\n",
      "\n",
      "# MC1-88\n",
      "set_property PACKAGE_PIN C11 [get_ports {input_streaming_data_from_fpga_to_asic[20]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[20]}]\n",
      "\n",
      "# MC1-86\n",
      "set_property PACKAGE_PIN C12 [get_ports {input_streaming_data_from_fpga_to_asic[22]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[22]}]\n",
      "\n",
      "# MC1-82\n",
      "set_property PACKAGE_PIN B11 [get_ports {input_streaming_data_from_fpga_to_asic[24]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[24]}]\n",
      "\n",
      "# MC1-80\n",
      "set_property PACKAGE_PIN B12 [get_ports {input_streaming_data_from_fpga_to_asic[26]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[26]}]\n",
      "\n",
      "# MC1-76\n",
      "set_property PACKAGE_PIN F13 [get_ports {input_streaming_data_from_fpga_to_asic[27]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[27]}]\n",
      "\n",
      "# MC1-74\n",
      "set_property PACKAGE_PIN F14 [get_ports {margin_pin_mc2[6]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[6]}]\n",
      "\n",
      "# MC1-70\n",
      "set_property PACKAGE_PIN F12 [get_ports {margin_pin_mc2[7]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[7]}]\n",
      "\n",
      "# MC1-68\n",
      "set_property PACKAGE_PIN G12 [get_ports {margin_pin_mc2[8]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[8]}]\n",
      "\n",
      "# MC1-64\n",
      "set_property PACKAGE_PIN G14 [get_ports {margin_pin_mc2[9]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[9]}]\n",
      "\n",
      "# MC1-62\n",
      "set_property PACKAGE_PIN H14 [get_ports {margin_pin_mc2[10]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[10]}]\n",
      "\n",
      "# MC1-117\n",
      "set_property PACKAGE_PIN H8 [get_ports {input_streaming_data_from_fpga_to_asic[31]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[31]}]\n",
      "\n",
      "# MC1-115\n",
      "set_property PACKAGE_PIN H9 [get_ports {input_streaming_data_from_fpga_to_asic[33]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[33]}]\n",
      "\n",
      "# MC1-111\n",
      "set_property PACKAGE_PIN G9 [get_ports {input_streaming_data_from_fpga_to_asic[35]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[35]}]\n",
      "\n",
      "# MC1-109\n",
      "set_property PACKAGE_PIN G10 [get_ports {input_streaming_data_from_fpga_to_asic[37]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[37]}]\n",
      "\n",
      "# MC1-105\n",
      "set_property PACKAGE_PIN J10 [get_ports {input_streaming_data_from_fpga_to_asic[39]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[39]}]\n",
      "\n",
      "# MC1-101\n",
      "set_property PACKAGE_PIN A12 [get_ports {input_streaming_data_from_fpga_to_asic[41]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[41]}]\n",
      "\n",
      "# MC1-99\n",
      "set_property PACKAGE_PIN F8 [get_ports {input_streaming_data_from_fpga_to_asic[43]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[43]}]\n",
      "\n",
      "# MC1-97\n",
      "set_property PACKAGE_PIN F9 [get_ports {input_streaming_data_from_fpga_to_asic[45]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[45]}]\n",
      "\n",
      "# MC1-95\n",
      "set_property PACKAGE_PIN A13 [get_ports {input_streaming_data_from_fpga_to_asic[44]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[44]}]\n",
      "\n",
      "# MC1-93\n",
      "set_property PACKAGE_PIN D8 [get_ports {input_streaming_data_from_fpga_to_asic[42]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[42]}]\n",
      "\n",
      "# MC1-91\n",
      "set_property PACKAGE_PIN D9 [get_ports {input_streaming_data_from_fpga_to_asic[40]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[40]}]\n",
      "\n",
      "# MC1-89\n",
      "set_property PACKAGE_PIN J8 [get_ports {input_streaming_data_from_fpga_to_asic[18]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[18]}]\n",
      "\n",
      "# MC1-87\n",
      "set_property PACKAGE_PIN D10 [get_ports {input_streaming_data_from_fpga_to_asic[16]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[16]}]\n",
      "\n",
      "# MC1-85\n",
      "set_property PACKAGE_PIN E10 [get_ports {start_training_signal_from_fpga_to_asic}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {start_training_signal_from_fpga_to_asic}]\n",
      "\n",
      "# MC1-81\n",
      "set_property PACKAGE_PIN E12 [get_ports {reset_n_from_fpga_to_asic}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {reset_n_from_fpga_to_asic}]\n",
      "\n",
      "# MC1-79\n",
      "set_property PACKAGE_PIN E13 [get_ports {start_inference_signal_from_fpga_to_asic}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {start_inference_signal_from_fpga_to_asic}]\n",
      "\n",
      "# MC1-75\n",
      "set_property PACKAGE_PIN D13 [get_ports {input_streaming_valid_from_fpga_to_asic}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_valid_from_fpga_to_asic}]\n",
      "\n",
      "# MC1-73\n",
      "set_property PACKAGE_PIN D14 [get_ports {input_streaming_data_from_fpga_to_asic[17]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[17]}]\n",
      "\n",
      "# MC1-69\n",
      "set_property PACKAGE_PIN H13 [get_ports {input_streaming_data_from_fpga_to_asic[19]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[19]}]\n",
      "\n",
      "# MC1-67\n",
      "set_property PACKAGE_PIN J13 [get_ports {input_streaming_data_from_fpga_to_asic[21]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[21]}]\n",
      "\n",
      "# MC1-63\n",
      "set_property PACKAGE_PIN D11 [get_ports {input_streaming_data_from_fpga_to_asic[23]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[23]}]\n",
      "\n",
      "# MC1-61\n",
      "set_property PACKAGE_PIN E11 [get_ports {input_streaming_data_from_fpga_to_asic[25]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[25]}]\n",
      "\n",
      "# MC1-32\n",
      "set_property PACKAGE_PIN C16 [get_ports {margin_pin_mc2[11]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[11]}]\n",
      "\n",
      "# MC1-30\n",
      "set_property PACKAGE_PIN D15 [get_ports {margin_pin_mc2[12]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[12]}]\n",
      "\n",
      "# MC1-28\n",
      "set_property PACKAGE_PIN C18 [get_ports {margin_pin_mc2[13]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[13]}]\n",
      "\n",
      "# MC1-26\n",
      "set_property PACKAGE_PIN C17 [get_ports {margin_pin_mc2[14]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[14]}]\n",
      "\n",
      "# MC1-25\n",
      "set_property PACKAGE_PIN F17 [get_ports {clk_clock_generator}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {clk_clock_generator}]\n",
      "\n",
      "# MC1-22\n",
      "set_property PACKAGE_PIN G20 [get_ports {margin_pin_mc2[15]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[15]}]\n",
      "\n",
      "# MC1-20\n",
      "set_property PACKAGE_PIN H19 [get_ports {margin_pin_mc2[16]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[16]}]\n",
      "\n",
      "# MC1-16\n",
      "set_property PACKAGE_PIN E16 [get_ports {margin_pin_mc2[17]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[17]}]\n",
      "\n",
      "# MC1-14\n",
      "set_property PACKAGE_PIN E15 [get_ports {margin_pin_mc2[18]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[18]}]\n",
      "\n",
      "# MC1-10\n",
      "set_property PACKAGE_PIN A19 [get_ports {margin_pin_mc2[19]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[19]}]\n",
      "\n",
      "# MC1-8\n",
      "set_property PACKAGE_PIN A18 [get_ports {margin_pin_mc2[20]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[20]}]\n",
      "\n",
      "# MC1-4\n",
      "set_property PACKAGE_PIN B19 [get_ports {margin_pin_mc2[21]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[21]}]\n",
      "\n",
      "# MC1-2\n",
      "set_property PACKAGE_PIN C19 [get_ports {margin_pin_mc2[22]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[22]}]\n",
      "\n",
      "# MC2-118\n",
      "set_property PACKAGE_PIN AA20 [get_ports {input_streaming_data_from_fpga_to_asic[63]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[63]}]\n",
      "\n",
      "# MC2-116\n",
      "set_property PACKAGE_PIN AA19 [get_ports {input_streaming_data_from_fpga_to_asic[61]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[61]}]\n",
      "\n",
      "# MC2-112\n",
      "set_property PACKAGE_PIN AB20 [get_ports {input_streaming_data_from_fpga_to_asic[59]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[59]}]\n",
      "\n",
      "# MC2-110\n",
      "set_property PACKAGE_PIN AB19 [get_ports {input_streaming_data_from_fpga_to_asic[57]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[57]}]\n",
      "\n",
      "# MC2-108\n",
      "set_property PACKAGE_PIN W15 [get_ports {input_streaming_data_from_fpga_to_asic[55]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[55]}]\n",
      "\n",
      "# MC2-106\n",
      "set_property PACKAGE_PIN AD18 [get_ports {input_streaming_data_from_fpga_to_asic[53]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[53]}]\n",
      "\n",
      "# MC2-104\n",
      "set_property PACKAGE_PIN AC18 [get_ports {input_streaming_data_from_fpga_to_asic[51]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[51]}]\n",
      "\n",
      "# MC2-102\n",
      "set_property PACKAGE_PIN V19 [get_ports {input_streaming_data_from_fpga_to_asic[49]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[49]}]\n",
      "\n",
      "# MC2-100\n",
      "set_property PACKAGE_PIN AD19 [get_ports {input_streaming_data_from_fpga_to_asic[47]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[47]}]\n",
      "\n",
      "# MC2-98\n",
      "set_property PACKAGE_PIN AC19 [get_ports {input_streaming_data_from_fpga_to_asic[46]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[46]}]\n",
      "\n",
      "# MC2-96\n",
      "set_property PACKAGE_PIN W16 [get_ports {input_streaming_data_from_fpga_to_asic[48]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[48]}]\n",
      "\n",
      "# MC2-94\n",
      "set_property PACKAGE_PIN AE20 [get_ports {input_streaming_data_from_fpga_to_asic[50]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[50]}]\n",
      "\n",
      "# MC2-92\n",
      "set_property PACKAGE_PIN AD20 [get_ports {input_streaming_data_from_fpga_to_asic[52]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[52]}]\n",
      "\n",
      "# MC2-90\n",
      "set_property PACKAGE_PIN AD16 [get_ports {input_streaming_data_from_fpga_to_asic[54]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[54]}]\n",
      "\n",
      "# MC2-88\n",
      "set_property PACKAGE_PIN AD14 [get_ports {input_streaming_data_from_fpga_to_asic[13]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[13]}]\n",
      "\n",
      "# MC2-86\n",
      "set_property PACKAGE_PIN AC14 [get_ports {input_streaming_data_from_fpga_to_asic[15]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[15]}]\n",
      "\n",
      "# MC2-82\n",
      "set_property PACKAGE_PIN Y16 [get_ports {input_streaming_data_from_fpga_to_asic[14]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[14]}]\n",
      "\n",
      "# MC2-80\n",
      "set_property PACKAGE_PIN Y15 [get_ports {input_streaming_ready_from_asic_to_fpga}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_ready_from_asic_to_fpga}]\n",
      "\n",
      "# MC2-76\n",
      "set_property PACKAGE_PIN V17 [get_ports {inferenced_label_from_asic_to_fpga}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {inferenced_label_from_asic_to_fpga}]\n",
      "\n",
      "# MC2-74\n",
      "set_property PACKAGE_PIN V16 [get_ports {input_streaming_data_from_fpga_to_asic[11]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[11]}]\n",
      "\n",
      "# MC2-70\n",
      "set_property PACKAGE_PIN Y18 [get_ports {input_streaming_data_from_fpga_to_asic[9]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[9]}]\n",
      "\n",
      "# MC2-68\n",
      "set_property PACKAGE_PIN Y17 [get_ports {input_streaming_data_from_fpga_to_asic[7]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[7]}]\n",
      "\n",
      "# MC2-64\n",
      "set_property PACKAGE_PIN W19 [get_ports {input_streaming_data_from_fpga_to_asic[5]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[5]}]\n",
      "\n",
      "# MC2-62\n",
      "set_property PACKAGE_PIN W18 [get_ports {input_streaming_data_from_fpga_to_asic[3]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[3]}]\n",
      "\n",
      "# MC2-101\n",
      "set_property PACKAGE_PIN V18 [get_ports {input_streaming_data_from_fpga_to_asic[65]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[65]}]\n",
      "\n",
      "# MC2-99\n",
      "set_property PACKAGE_PIN AC17 [get_ports {input_streaming_data_from_fpga_to_asic[62]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[62]}]\n",
      "\n",
      "# MC2-97\n",
      "set_property PACKAGE_PIN AB17 [get_ports {input_streaming_data_from_fpga_to_asic[60]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[60]}]\n",
      "\n",
      "# MC2-95\n",
      "set_property PACKAGE_PIN W14 [get_ports {input_streaming_data_from_fpga_to_asic[58]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[58]}]\n",
      "\n",
      "# MC2-93\n",
      "set_property PACKAGE_PIN AF18 [get_ports {input_streaming_data_from_fpga_to_asic[56]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[56]}]\n",
      "\n",
      "# MC2-91\n",
      "set_property PACKAGE_PIN AE18 [get_ports {input_streaming_data_from_fpga_to_asic[64]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[64]}]\n",
      "\n",
      "# MC2-87\n",
      "set_property PACKAGE_PIN AC16 [get_ports {input_streaming_data_from_fpga_to_asic[0]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[0]}]\n",
      "\n",
      "# MC2-85\n",
      "set_property PACKAGE_PIN AB16 [get_ports {start_ready_from_asic_to_fpga}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {start_ready_from_asic_to_fpga}]\n",
      "\n",
      "# MC2-81\n",
      "set_property PACKAGE_PIN AA15 [get_ports {input_streaming_data_from_fpga_to_asic[12]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[12]}]\n",
      "\n",
      "# MC2-79\n",
      "set_property PACKAGE_PIN AA14 [get_ports {input_streaming_data_from_fpga_to_asic[10]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[10]}]\n",
      "\n",
      "# MC2-75\n",
      "set_property PACKAGE_PIN AA18 [get_ports {input_streaming_data_from_fpga_to_asic[8]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[8]}]\n",
      "\n",
      "# MC2-73\n",
      "set_property PACKAGE_PIN AA17 [get_ports {input_streaming_data_from_fpga_to_asic[6]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[6]}]\n",
      "\n",
      "# MC2-69\n",
      "set_property PACKAGE_PIN AF20 [get_ports {input_streaming_data_from_fpga_to_asic[4]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[4]}]\n",
      "\n",
      "# MC2-67\n",
      "set_property PACKAGE_PIN AF19 [get_ports {input_streaming_data_from_fpga_to_asic[2]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[2]}]\n",
      "\n",
      "# MC2-63\n",
      "set_property PACKAGE_PIN AF17 [get_ports {input_streaming_data_from_fpga_to_asic[1]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[1]}]\n",
      "\n",
      "# MC2-38\n",
      "set_property PACKAGE_PIN AA23 [get_ports {clk_from_fpga}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {clk_from_fpga}]\n",
      "\n"
     ]
    }
   ],
   "source": [
    "import csv\n",
    "import os\n",
    "import sys\n",
    "\n",
    "# 검사 대상 클럭 신호 이름 목록\n",
    "TARGET_CLOCK_SIGNALS = ['clk_from_fpga', 'clk_clock_generator']\n",
    "\n",
    "def parse_bool(value):\n",
    "    \"\"\"CSV의 'true', 'TRUE' 문자열을 Boolean으로 변환\"\"\"\n",
    "    return str(value).strip().lower() == 'true'\n",
    "\n",
    "def load_fpga_pin_attributes(csv_filename):\n",
    "    \"\"\"\n",
    "    CSV를 읽어 핀의 상세 속성을 딕셔너리로 반환합니다.\n",
    "    Key: (Connector, Pin)\n",
    "    Value: {\n",
    "        'fpga_pin': 'B17',\n",
    "        'is_io': True/False,\n",
    "        'is_clock_in': True/False\n",
    "    }\n",
    "    \"\"\"\n",
    "    pin_info = {}\n",
    "    \n",
    "    if not os.path.exists(csv_filename):\n",
    "        print(f\"Error: '{csv_filename}' not found.\")\n",
    "        sys.exit(1)\n",
    "\n",
    "    with open(csv_filename, mode='r', encoding='utf-8') as f:\n",
    "        reader = csv.reader(f)\n",
    "        try:\n",
    "            headers = next(reader)  # Header skip\n",
    "        except StopIteration:\n",
    "            return pin_info\n",
    "        \n",
    "        for row in reader:\n",
    "            if len(row) < 17: # 최소한 FPGA Clock In 컬럼까지는 있어야 함\n",
    "                continue\n",
    "            \n",
    "            connector = row[0].strip()\n",
    "            pin = row[1].strip()\n",
    "            fpga_pin = row[2].strip()\n",
    "            \n",
    "            # CSV 컬럼 인덱스 (헤더 기준)\n",
    "            # 12: FPGA I/O\n",
    "            # 16: FPGA Clock In\n",
    "            is_io = parse_bool(row[12])\n",
    "            is_clock_in = parse_bool(row[16])\n",
    "            \n",
    "            if connector and pin:\n",
    "                pin_info[(connector, pin)] = {\n",
    "                    'fpga_pin': fpga_pin,\n",
    "                    'is_io': is_io,\n",
    "                    'is_clock_in': is_clock_in\n",
    "                }\n",
    "                \n",
    "    return pin_info\n",
    "\n",
    "def validate_and_generate_xdc(mapping_list, csv_filename='XEM7360.csv'):\n",
    "    # 1. CSV 데이터 로드\n",
    "    pin_db = load_fpga_pin_attributes(csv_filename)\n",
    "    \n",
    "    if not pin_db:\n",
    "        print(\"Error: CSV data is empty or invalid.\")\n",
    "        return\n",
    "\n",
    "    print(f\"# Auto-generated XDC Output with Validation\")\n",
    "    print(f\"# Checked for FPGA I/O and Clock Capable Pins\\n\")\n",
    "    \n",
    "    # 2. 유효성 검사 및 출력 루프\n",
    "    for item in mapping_list:\n",
    "        signal_name = item[0]\n",
    "        connector = item[1]\n",
    "        pin_num = str(item[2])\n",
    "        key = (connector, pin_num)\n",
    "        \n",
    "        # 2-1. 핀 존재 여부 확인\n",
    "        if key not in pin_db:\n",
    "            raise ValueError(f\"[ERROR] Pin definition not found in CSV: {connector}-{pin_num} (Signal: {signal_name})\")\n",
    "        \n",
    "        pin_data = pin_db[key]\n",
    "        fpga_pin = pin_data['fpga_pin']\n",
    "        \n",
    "        # 2-2. FPGA I/O 유효성 검사 (모든 핀 공통)\n",
    "        # 핀 매핑이 되어 있어도 FPGA I/O가 False라면(예: 전원핀) 에러\n",
    "        if not pin_data['is_io']:\n",
    "            raise ValueError(f\"[ERROR] Invalid I/O Assignment! \\n\"\n",
    "                             f\"    Signal: {signal_name}\\n\"\n",
    "                             f\"    Pin: {connector}-{pin_num} ({fpga_pin})\\n\"\n",
    "                             f\"    Reason: This pin is NOT an FPGA I/O pin (Check Power/GND column).\")\n",
    "\n",
    "        # 2-3. 클럭 핀 유효성 검사 (특정 신호만)\n",
    "        if signal_name in TARGET_CLOCK_SIGNALS:\n",
    "            if not pin_data['is_clock_in']:\n",
    "                raise ValueError(f\"[ERROR] Invalid Clock Assignment! \\n\"\n",
    "                                 f\"    Signal: {signal_name}\\n\"\n",
    "                                 f\"    Pin: {connector}-{pin_num} ({fpga_pin})\\n\"\n",
    "                                 f\"    Reason: This pin does not support 'FPGA Clock In'. Please connect to a GC (Global Clock) capable pin.\")\n",
    "\n",
    "        # 3. 검사 통과 시 XDC 출력\n",
    "        print(f\"# {connector}-{pin_num}\")\n",
    "        print(f\"set_property PACKAGE_PIN {fpga_pin} [get_ports {{{signal_name}}}]\")\n",
    "        print(f\"set_property IOSTANDARD LVCMOS18 [get_ports {{{signal_name}}}]\")\n",
    "        print(\"\")\n",
    "\n",
    "# 실행\n",
    "if __name__ == \"__main__\":\n",
    "    # BIG_ARRAY는 위에 선언되어 있다고 가정\n",
    "    validate_and_generate_xdc(BIG_ARRAY)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "# import pandas as pd\n",
    "\n",
    "# # 1. 데이터 로드\n",
    "# try:\n",
    "#     df = pd.read_csv('XEM7360.csv')\n",
    "# except FileNotFoundError:\n",
    "#     print(\"XEM7360.csv 파일을 찾을 수 없습니다. 파일 경로를 확인해주세요.\")\n",
    "#     df = pd.DataFrame(columns=['Connector', 'Pin', 'FPGA Pin', 'Pin Attributes', 'FPGA Clock In', 'FPGA I/O', 'I/O Bank'])\n",
    "\n",
    "# # ---------------------------------------------------------\n",
    "# # 2. 설정 및 신호 정의\n",
    "# # ---------------------------------------------------------\n",
    "\n",
    "# what_mc = 'MC1'  # 사용할 커넥터\n",
    "\n",
    "# # [수정됨] 클럭 신호 수동 매핑 (신호명 : 핀번호)\n",
    "# # ★★★ 여기에 원하는 핀 번호를 직접 입력하세요 ★★★\n",
    "# manual_clock_map = {\n",
    "#     \"clk_clock_generator\": 7,   # 예: MC2-98에 할당\n",
    "#     \"clk_from_fpga\": 25,   # 예: MC2-98에 할당\n",
    "# }\n",
    "\n",
    "# # 일반 데이터/제어 신호 정의\n",
    "# regular_signals = []\n",
    "# regular_signals.append(\"margin_pin_mc1[0]\")\n",
    "\n",
    "# for i in range(66):\n",
    "#     regular_signals.append(f\"input_streaming_data_from_fpga_to_asic[{i}]\")\n",
    "# regular_signals.append(\"input_streaming_valid_from_fpga_to_asic\")\n",
    "# regular_signals.append(\"input_streaming_ready_from_asic_to_fpga\")\n",
    "# regular_signals.append(\"start_training_signal_from_fpga_to_asic\")\n",
    "# regular_signals.append(\"start_ready_from_asic_to_fpga\")\n",
    "# regular_signals.append(\"start_inference_signal_from_fpga_to_asic\")\n",
    "# regular_signals.append(\"inferenced_label_from_asic_to_fpga\")\n",
    "# regular_signals.append(\"reset_n_from_fpga_to_asic\")\n",
    "\n",
    "# # for i in range(10): \n",
    "# #     regular_signals.append(f\"margin_pin[{i}]\")\n",
    "\n",
    "\n",
    "# # ---------------------------------------------------------\n",
    "# # 3. 데이터 전처리 및 필터링\n",
    "# # ---------------------------------------------------------\n",
    "\n",
    "# df['FPGA Clock In'] = df['FPGA Clock In'].fillna(False)\n",
    "# df['FPGA I/O'] = df['FPGA I/O'].fillna(False)\n",
    "# df['I/O Bank'] = df['I/O Bank'].fillna(0).astype(int)\n",
    "\n",
    "# # 유효한 핀 필터링 (일반 신호 할당용 후보군)\n",
    "# valid_pins = df[\n",
    "#     (df['Connector'] == what_mc) & \n",
    "#     (df['I/O Bank'].isin([12, 15, 16, 32])) &\n",
    "#     (df['FPGA I/O'].astype(str).str.upper() == 'TRUE')\n",
    "# ].copy()\n",
    "\n",
    "# # 일반 신호는 핀 번호 역순으로 할당 (MC2-100 -> MC2-99 ...)\n",
    "# valid_pins = valid_pins.sort_values(by='Pin', ascending=False)\n",
    "\n",
    "\n",
    "# # ---------------------------------------------------------\n",
    "# # 4. 핀 할당 로직\n",
    "# # ---------------------------------------------------------\n",
    "\n",
    "# used_pin_indices = [] \n",
    "# xdc_output = []\n",
    "\n",
    "# print(\"#--- Generating XDC Constraints ---\\n\")\n",
    "\n",
    "# # --- [Step 1] 클럭 신호 수동 할당 ---\n",
    "# for signal, pin_num in manual_clock_map.items():\n",
    "#     # 해당 커넥터와 핀 번호에 맞는 행 찾기\n",
    "#     target_pin = df[(df['Connector'] == what_mc) & (df['Pin'] == pin_num)]\n",
    "    \n",
    "#     if target_pin.empty:\n",
    "#         print(f\"# Error: Pin {what_mc}-{pin_num} not found in CSV for signal {signal}\")\n",
    "#         continue\n",
    "    \n",
    "#     # 정보 추출\n",
    "#     pin_row = target_pin.iloc[0]\n",
    "    \n",
    "#     # 사용된 핀으로 등록 (나중에 중복 할당 방지)\n",
    "#     used_pin_indices.append(pin_row.name)\n",
    "    \n",
    "#     # XDC 생성\n",
    "#     xdc_output.append(f\"# {what_mc}-{pin_row['Pin']} (Manually Assigned Clock)\")\n",
    "#     xdc_output.append(f\"set_property PACKAGE_PIN {pin_row['FPGA Pin']} [get_ports {{{signal}}}]\")\n",
    "#     xdc_output.append(f\"set_property IOSTANDARD LVCMOS18 [get_ports {{{signal}}}]\")\n",
    "\n",
    "\n",
    "# # --- [Step 2] 일반 신호 할당 ---\n",
    "\n",
    "# # 1. 이미 수동으로 할당한 핀(클럭 등)은 후보에서 제외\n",
    "# remaining_pins = valid_pins.drop(used_pin_indices, errors='ignore')\n",
    "\n",
    "# # (참고) 남은 핀 중 클럭 가능 핀을 제외하는 코드는 주석 처리 유지 (요청사항 반영)\n",
    "# # remaining_pins = remaining_pins[\n",
    "# #     remaining_pins['FPGA Clock In'].astype(str).str.upper() != 'TRUE'\n",
    "# # ]\n",
    "\n",
    "# for signal in regular_signals:\n",
    "#     if remaining_pins.empty:\n",
    "#         print(f\"# Error: Not enough regular pins for {signal}!\")\n",
    "#         break\n",
    "        \n",
    "#     pin_row = remaining_pins.iloc[0]\n",
    "    \n",
    "#     # 선택된 핀 제거 (다음 루프를 위해)\n",
    "#     remaining_pins = remaining_pins.iloc[1:]\n",
    "    \n",
    "#     xdc_output.append(f\"# {what_mc}-{pin_row['Pin']}\")\n",
    "#     xdc_output.append(f\"set_property PACKAGE_PIN {pin_row['FPGA Pin']} [get_ports {{{signal}}}]\")\n",
    "#     xdc_output.append(f\"set_property IOSTANDARD LVCMOS18 [get_ports {{{signal}}}]\")\n",
    "\n",
    "# # ---------------------------------------------------------\n",
    "# # 5. 결과 출력\n",
    "# # ---------------------------------------------------------\n",
    "# for line in xdc_output:\n",
    "#     print(line)\n",
    "\n",
    "\n",
    "# print('\\n\\n\\n\\n\\n\\n\\n\\n\\n\\n\\n\\n')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# MC2 에 마진 핀 할당"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "# import pandas as pd\n",
    "\n",
    "# # 1. 데이터 로드\n",
    "# try:\n",
    "#     df = pd.read_csv('XEM7360.csv')\n",
    "# except FileNotFoundError:\n",
    "#     print(\"XEM7360.csv 파일을 찾을 수 없습니다. 파일 경로를 확인해주세요.\")\n",
    "#     df = pd.DataFrame(columns=['Connector', 'Pin', 'FPGA Pin', 'Pin Attributes', 'FPGA Clock In', 'FPGA I/O', 'I/O Bank'])\n",
    "\n",
    "# # ---------------------------------------------------------\n",
    "# # 2. 설정 및 신호 정의\n",
    "# # ---------------------------------------------------------\n",
    "\n",
    "# what_mc = 'MC2'  # 사용할 커넥터\n",
    "\n",
    "# # [수정됨] 클럭 신호 수동 매핑 (신호명 : 핀번호)\n",
    "# # ★★★ 여기에 원하는 핀 번호를 직접 입력하세요 ★★★\n",
    "# manual_clock_map = {\n",
    "# }\n",
    "\n",
    "# # 일반 데이터/제어 신호 정의\n",
    "# regular_signals = []\n",
    "\n",
    "# for i in range(22, -1, -1):\n",
    "#     regular_signals.append(f\"margin_pin_mc2[{i}]\")\n",
    "\n",
    "# # for i in range(10): \n",
    "# #     regular_signals.append(f\"margin_pin[{i}]\")\n",
    "\n",
    "\n",
    "# # ---------------------------------------------------------\n",
    "# # 3. 데이터 전처리 및 필터링\n",
    "# # ---------------------------------------------------------\n",
    "\n",
    "# df['FPGA Clock In'] = df['FPGA Clock In'].fillna(False)\n",
    "# df['FPGA I/O'] = df['FPGA I/O'].fillna(False)\n",
    "# df['I/O Bank'] = df['I/O Bank'].fillna(0).astype(int)\n",
    "\n",
    "# # 유효한 핀 필터링 (일반 신호 할당용 후보군)\n",
    "# valid_pins = df[\n",
    "#     (df['Connector'] == what_mc) & \n",
    "#     (df['I/O Bank'].isin([12, 15, 16, 32])) &\n",
    "#     (df['FPGA I/O'].astype(str).str.upper() == 'TRUE') &\n",
    "#     (df['Pin']%2 == 1)\n",
    "# ].copy()\n",
    "\n",
    "# # 일반 신호는 핀 번호 역순으로 할당 (MC2-100 -> MC2-99 ...)\n",
    "# valid_pins = valid_pins.sort_values(by='Pin', ascending=False)\n",
    "\n",
    "\n",
    "# # ---------------------------------------------------------\n",
    "# # 4. 핀 할당 로직\n",
    "# # ---------------------------------------------------------\n",
    "\n",
    "# used_pin_indices = [] \n",
    "# xdc_output = []\n",
    "\n",
    "# print(\"#--- Generating XDC Constraints ---\\n\")\n",
    "\n",
    "# # --- [Step 1] 클럭 신호 수동 할당 ---\n",
    "# for signal, pin_num in manual_clock_map.items():\n",
    "#     # 해당 커넥터와 핀 번호에 맞는 행 찾기\n",
    "#     target_pin = df[(df['Connector'] == what_mc) & (df['Pin'] == pin_num)]\n",
    "    \n",
    "#     if target_pin.empty:\n",
    "#         print(f\"# Error: Pin {what_mc}-{pin_num} not found in CSV for signal {signal}\")\n",
    "#         continue\n",
    "    \n",
    "#     # 정보 추출\n",
    "#     pin_row = target_pin.iloc[0]\n",
    "    \n",
    "#     # 사용된 핀으로 등록 (나중에 중복 할당 방지)\n",
    "#     used_pin_indices.append(pin_row.name)\n",
    "    \n",
    "#     # XDC 생성\n",
    "#     xdc_output.append(f\"# {what_mc}-{pin_row['Pin']} (Manually Assigned Clock)\")\n",
    "#     xdc_output.append(f\"set_property PACKAGE_PIN {pin_row['FPGA Pin']} [get_ports {{{signal}}}]\")\n",
    "#     xdc_output.append(f\"set_property IOSTANDARD LVCMOS18 [get_ports {{{signal}}}]\")\n",
    "\n",
    "\n",
    "# # --- [Step 2] 일반 신호 할당 ---\n",
    "\n",
    "# # 1. 이미 수동으로 할당한 핀(클럭 등)은 후보에서 제외\n",
    "# remaining_pins = valid_pins.drop(used_pin_indices, errors='ignore')\n",
    "\n",
    "# # (참고) 남은 핀 중 클럭 가능 핀을 제외하는 코드는 주석 처리 유지 (요청사항 반영)\n",
    "# # remaining_pins = remaining_pins[\n",
    "# #     remaining_pins['FPGA Clock In'].astype(str).str.upper() != 'TRUE'\n",
    "# # ]\n",
    "\n",
    "# for signal in regular_signals:\n",
    "#     if remaining_pins.empty:\n",
    "#         print(f\"# Error: Not enough regular pins for {signal}!\")\n",
    "#         break\n",
    "        \n",
    "#     pin_row = remaining_pins.iloc[0]\n",
    "    \n",
    "#     # 선택된 핀 제거 (다음 루프를 위해)\n",
    "#     remaining_pins = remaining_pins.iloc[1:]\n",
    "    \n",
    "#     xdc_output.append(f\"# {what_mc}-{pin_row['Pin']}\")\n",
    "#     xdc_output.append(f\"set_property PACKAGE_PIN {pin_row['FPGA Pin']} [get_ports {{{signal}}}]\")\n",
    "#     xdc_output.append(f\"set_property IOSTANDARD LVCMOS18 [get_ports {{{signal}}}]\")\n",
    "\n",
    "# # ---------------------------------------------------------\n",
    "# # 5. 결과 출력\n",
    "# # ---------------------------------------------------------\n",
    "# for line in xdc_output:\n",
    "#     print(line)\n",
    "\n",
    "# print('\\n\\n\\n\\n\\n\\n\\n\\n\\n\\n\\n\\n')\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
