Simulator report for main-project
Tue Jun 20 16:45:21 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ALTSYNCRAM
  6. |main-project|XRAM:inst7|dram:inst|altsyncram:altsyncram_component|altsyncram_8ca1:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 121 nodes    ;
; Simulation Coverage         ;      61.83 % ;
; Total Number of Transitions ; 3585         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C8T144C8  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+----------------------------------------------------------------------------------------------------------------+
; |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------------------------------------------------+
; |main-project|XRAM:inst7|dram:inst|altsyncram:altsyncram_component|altsyncram_8ca1:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      61.83 % ;
; Total nodes checked                                 ; 121          ;
; Total output ports checked                          ; 131          ;
; Total output ports with complete 1/0-value coverage ; 81           ;
; Total output ports with no 1/0-value coverage       ; 43           ;
; Total output ports with no 1-value coverage         ; 43           ;
; Total output ports with no 0-value coverage         ; 50           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                        ; Output Port Name                                                                                           ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0 ; |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] ; portadataout0    ;
; |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0 ; |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[1] ; portadataout1    ;
; |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0 ; |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[2] ; portadataout2    ;
; |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0 ; |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[3] ; portadataout3    ;
; |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0 ; |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[4] ; portadataout4    ;
; |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0 ; |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[5] ; portadataout5    ;
; |main-project|XRAM:inst7|dram:inst|altsyncram:altsyncram_component|altsyncram_8ca1:auto_generated|ram_block1a0   ; |main-project|XRAM:inst7|dram:inst|altsyncram:altsyncram_component|altsyncram_8ca1:auto_generated|q_a[1]   ; portadataout1    ;
; |main-project|XRAM:inst7|dram:inst|altsyncram:altsyncram_component|altsyncram_8ca1:auto_generated|ram_block1a0   ; |main-project|XRAM:inst7|dram:inst|altsyncram:altsyncram_component|altsyncram_8ca1:auto_generated|q_a[2]   ; portadataout2    ;
; |main-project|XRAM:inst7|dram:inst|altsyncram:altsyncram_component|altsyncram_8ca1:auto_generated|ram_block1a0   ; |main-project|XRAM:inst7|dram:inst|altsyncram:altsyncram_component|altsyncram_8ca1:auto_generated|q_a[3]   ; portadataout3    ;
; |main-project|T-COUNTER:inst16|74163:inst|f74163:sub|34                                                          ; |main-project|T-COUNTER:inst16|74163:inst|f74163:sub|34                                                    ; regout           ;
; |main-project|T-COUNTER:inst16|74163:inst|f74163:sub|111                                                         ; |main-project|T-COUNTER:inst16|74163:inst|f74163:sub|111                                                   ; regout           ;
; |main-project|T-COUNTER:inst16|74163:inst|f74163:sub|122                                                         ; |main-project|T-COUNTER:inst16|74163:inst|f74163:sub|122                                                   ; regout           ;
; |main-project|T-COUNTER:inst16|74163:inst|f74163:sub|134                                                         ; |main-project|T-COUNTER:inst16|74163:inst|f74163:sub|134                                                   ; regout           ;
; |main-project|COUNTER-PLUS:inst32|74163:inst|f74163:sub|34                                                       ; |main-project|COUNTER-PLUS:inst32|74163:inst|f74163:sub|34                                                 ; regout           ;
; |main-project|COUNTER-PLUS:inst32|74163:inst|f74163:sub|111                                                      ; |main-project|COUNTER-PLUS:inst32|74163:inst|f74163:sub|111                                                ; regout           ;
; |main-project|COUNTER-PLUS:inst32|74163:inst|f74163:sub|122                                                      ; |main-project|COUNTER-PLUS:inst32|74163:inst|f74163:sub|122                                                ; regout           ;
; |main-project|COUNTER-PLUS:inst32|74163:inst|f74163:sub|134                                                      ; |main-project|COUNTER-PLUS:inst32|74163:inst|f74163:sub|134                                                ; regout           ;
; |main-project|COUNTER-PLUS:inst32|74163:inst1|f74163:sub|34                                                      ; |main-project|COUNTER-PLUS:inst32|74163:inst1|f74163:sub|34                                                ; regout           ;
; |main-project|COUNTER-PLUS:inst32|74163:inst1|f74163:sub|111                                                     ; |main-project|COUNTER-PLUS:inst32|74163:inst1|f74163:sub|111                                               ; regout           ;
; |main-project|logicProcess:inst17|logicPr2:inst|74138:inst8|15~0                                                 ; |main-project|logicProcess:inst17|logicPr2:inst|74138:inst8|15~0                                           ; combout          ;
; |main-project|74377:MBR|30                                                                                       ; |main-project|74377:MBR|30                                                                                 ; regout           ;
; |main-project|logicProcess:inst17|inst25~1                                                                       ; |main-project|logicProcess:inst17|inst25~1                                                                 ; combout          ;
; |main-project|74377:MBR|29                                                                                       ; |main-project|74377:MBR|29                                                                                 ; regout           ;
; |main-project|logicProcess:inst17|IR:inst31|74138:inst3|15~0                                                     ; |main-project|logicProcess:inst17|IR:inst31|74138:inst3|15~0                                               ; combout          ;
; |main-project|74377:MBR|31                                                                                       ; |main-project|74377:MBR|31                                                                                 ; regout           ;
; |main-project|logicProcess:inst17|inst25~2                                                                       ; |main-project|logicProcess:inst17|inst25~2                                                                 ; combout          ;
; |main-project|logicProcess:inst17|inst25~3                                                                       ; |main-project|logicProcess:inst17|inst25~3                                                                 ; combout          ;
; |main-project|T-COUNTER:inst16|74163:inst|f74163:sub|106~0                                                       ; |main-project|T-COUNTER:inst16|74163:inst|f74163:sub|106~0                                                 ; combout          ;
; |main-project|logicProcess:inst17|logicPr2:inst|74138:inst10|18~0                                                ; |main-project|logicProcess:inst17|logicPr2:inst|74138:inst10|18~0                                          ; combout          ;
; |main-project|logicProcess:inst17|inst25~5                                                                       ; |main-project|logicProcess:inst17|inst25~5                                                                 ; combout          ;
; |main-project|logicProcess:inst17|inst25~6                                                                       ; |main-project|logicProcess:inst17|inst25~6                                                                 ; combout          ;
; |main-project|logicProcess:inst17|IR:inst31|74138:inst|18~0                                                      ; |main-project|logicProcess:inst17|IR:inst31|74138:inst|18~0                                                ; combout          ;
; |main-project|logicProcess:inst17|IR:inst31|74138:inst|18~1                                                      ; |main-project|logicProcess:inst17|IR:inst31|74138:inst|18~1                                                ; combout          ;
; |main-project|logicProcess:inst17|inst25~7                                                                       ; |main-project|logicProcess:inst17|inst25~7                                                                 ; combout          ;
; |main-project|T-COUNTER:inst16|74163:inst|f74163:sub|115                                                         ; |main-project|T-COUNTER:inst16|74163:inst|f74163:sub|115                                                   ; combout          ;
; |main-project|T-COUNTER:inst16|74163:inst|f74163:sub|117                                                         ; |main-project|T-COUNTER:inst16|74163:inst|f74163:sub|117                                                   ; combout          ;
; |main-project|T-COUNTER:inst16|74163:inst|f74163:sub|137                                                         ; |main-project|T-COUNTER:inst16|74163:inst|f74163:sub|137                                                   ; combout          ;
; |main-project|T-COUNTER:inst16|74163:inst1|f74163:sub|68                                                         ; |main-project|T-COUNTER:inst16|74163:inst1|f74163:sub|68                                                   ; combout          ;
; |main-project|COUNTER-PLUS:inst32|74163:inst|f74163:sub|111~0                                                    ; |main-project|COUNTER-PLUS:inst32|74163:inst|f74163:sub|111~0                                              ; combout          ;
; |main-project|COUNTER-PLUS:inst32|74163:inst|f74163:sub|122~0                                                    ; |main-project|COUNTER-PLUS:inst32|74163:inst|f74163:sub|122~0                                              ; combout          ;
; |main-project|COUNTER-PLUS:inst32|74163:inst|f74163:sub|134~0                                                    ; |main-project|COUNTER-PLUS:inst32|74163:inst|f74163:sub|134~0                                              ; combout          ;
; |main-project|COUNTER-PLUS:inst32|74163:inst|f74163:sub|106                                                      ; |main-project|COUNTER-PLUS:inst32|74163:inst|f74163:sub|106                                                ; combout          ;
; |main-project|COUNTER-PLUS:inst32|74163:inst1|f74163:sub|34~0                                                    ; |main-project|COUNTER-PLUS:inst32|74163:inst1|f74163:sub|34~0                                              ; combout          ;
; |main-project|COUNTER-PLUS:inst32|74163:inst1|f74163:sub|73                                                      ; |main-project|COUNTER-PLUS:inst32|74163:inst1|f74163:sub|73                                                ; combout          ;
; |main-project|COUNTER-PLUS:inst32|74163:inst1|f74163:sub|111~0                                                   ; |main-project|COUNTER-PLUS:inst32|74163:inst1|f74163:sub|111~0                                             ; combout          ;
; |main-project|COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122~0                                                   ; |main-project|COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122~0                                             ; combout          ;
; |main-project|COUNTER-PLUS:inst32|74163:inst1|f74163:sub|134~0                                                   ; |main-project|COUNTER-PLUS:inst32|74163:inst1|f74163:sub|134~0                                             ; combout          ;
; |main-project|logicProcess:inst17|logicPr2:inst|74138:inst10|21~0                                                ; |main-project|logicProcess:inst17|logicPr2:inst|74138:inst10|21~0                                          ; combout          ;
; |main-project|74377:MBR|30~0                                                                                     ; |main-project|74377:MBR|30~0                                                                               ; combout          ;
; |main-project|74377:MBR|29~0                                                                                     ; |main-project|74377:MBR|29~0                                                                               ; combout          ;
; |main-project|74377:MBR|31~0                                                                                     ; |main-project|74377:MBR|31~0                                                                               ; combout          ;
; |main-project|logicProcess:inst17|logicPr2:inst|74138:inst8|18~0                                                 ; |main-project|logicProcess:inst17|logicPr2:inst|74138:inst8|18~0                                           ; combout          ;
; |main-project|logicProcess:inst17|logicPr2:inst|74138:inst10|21~1                                                ; |main-project|logicProcess:inst17|logicPr2:inst|74138:inst10|21~1                                          ; combout          ;
; |main-project|logicProcess:inst17|inst27~0                                                                       ; |main-project|logicProcess:inst17|inst27~0                                                                 ; combout          ;
; |main-project|logicProcess:inst17|inst10                                                                         ; |main-project|logicProcess:inst17|inst10                                                                   ; combout          ;
; |main-project|PC:inst4|D0                                                                                        ; |main-project|PC:inst4|D0                                                                                  ; regout           ;
; |main-project|inst14~2                                                                                           ; |main-project|inst14~2                                                                                     ; combout          ;
; |main-project|T-COUNTER:inst16|74163:inst|f74163:sub|126                                                         ; |main-project|T-COUNTER:inst16|74163:inst|f74163:sub|126                                                   ; combout          ;
; |main-project|T-COUNTER:inst16|74163:inst|f74163:sub|34~0                                                        ; |main-project|T-COUNTER:inst16|74163:inst|f74163:sub|34~0                                                  ; combout          ;
; |main-project|COUNTER-PLUS:inst32|74163:inst|f74163:sub|34~0                                                     ; |main-project|COUNTER-PLUS:inst32|74163:inst|f74163:sub|34~0                                               ; combout          ;
; |main-project|PC:inst4|D0~0                                                                                      ; |main-project|PC:inst4|D0~0                                                                                ; combout          ;
; |main-project|PC:inst4|D1~0                                                                                      ; |main-project|PC:inst4|D1~0                                                                                ; combout          ;
; |main-project|COUNT1                                                                                             ; |main-project|COUNT1                                                                                       ; padio            ;
; |main-project|COUNT2                                                                                             ; |main-project|COUNT2                                                                                       ; padio            ;
; |main-project|COUNT3                                                                                             ; |main-project|COUNT3                                                                                       ; padio            ;
; |main-project|COUNT4                                                                                             ; |main-project|COUNT4                                                                                       ; padio            ;
; |main-project|A3                                                                                                 ; |main-project|A3                                                                                           ; padio            ;
; |main-project|A4                                                                                                 ; |main-project|A4                                                                                           ; padio            ;
; |main-project|A5                                                                                                 ; |main-project|A5                                                                                           ; padio            ;
; |main-project|A6                                                                                                 ; |main-project|A6                                                                                           ; padio            ;
; |main-project|A7                                                                                                 ; |main-project|A7                                                                                           ; padio            ;
; |main-project|A8                                                                                                 ; |main-project|A8                                                                                           ; padio            ;
; |main-project|OUT1                                                                                               ; |main-project|OUT1                                                                                         ; padio            ;
; |main-project|OUT2                                                                                               ; |main-project|OUT2                                                                                         ; padio            ;
; |main-project|OUT3                                                                                               ; |main-project|OUT3                                                                                         ; padio            ;
; |main-project|OUT4                                                                                               ; |main-project|OUT4                                                                                         ; padio            ;
; |main-project|OUT5                                                                                               ; |main-project|OUT5                                                                                         ; padio            ;
; |main-project|OUT6                                                                                               ; |main-project|OUT6                                                                                         ; padio            ;
; |main-project|CLK                                                                                                ; |main-project|CLK~corein                                                                                   ; combout          ;
; |main-project|CLK~clkctrl                                                                                        ; |main-project|CLK~clkctrl                                                                                  ; outclk           ;
; |main-project|74377:MAR|29~feeder                                                                                ; |main-project|74377:MAR|29~feeder                                                                          ; combout          ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                        ; Output Port Name                                                                                           ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0 ; |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[6] ; portadataout6    ;
; |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0 ; |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[7] ; portadataout7    ;
; |main-project|T-COUNTER:inst16|74163:inst1|f74163:sub|34                                                         ; |main-project|T-COUNTER:inst16|74163:inst1|f74163:sub|34                                                   ; regout           ;
; |main-project|COUNTER-PLUS:inst32|74163:inst1|f74163:sub|134                                                     ; |main-project|COUNTER-PLUS:inst32|74163:inst1|f74163:sub|134                                               ; regout           ;
; |main-project|logicProcess:inst17|inst25~0                                                                       ; |main-project|logicProcess:inst17|inst25~0                                                                 ; combout          ;
; |main-project|logicProcess:inst17|inst25~4                                                                       ; |main-project|logicProcess:inst17|inst25~4                                                                 ; combout          ;
; |main-project|logicProcess:inst17|logicPr2:inst|74138:inst11|18~0                                                ; |main-project|logicProcess:inst17|logicPr2:inst|74138:inst11|18~0                                          ; combout          ;
; |main-project|logicProcess:inst17|IR:inst31|74138:inst3|15~1                                                     ; |main-project|logicProcess:inst17|IR:inst31|74138:inst3|15~1                                               ; combout          ;
; |main-project|logicProcess:inst17|inst12~0                                                                       ; |main-project|logicProcess:inst17|inst12~0                                                                 ; combout          ;
; |main-project|inst12~0                                                                                           ; |main-project|inst12~0                                                                                     ; combout          ;
; |main-project|74377:MAR|29                                                                                       ; |main-project|74377:MAR|29                                                                                 ; regout           ;
; |main-project|74377:MAR|31                                                                                       ; |main-project|74377:MAR|31                                                                                 ; regout           ;
; |main-project|74377:MAR|30                                                                                       ; |main-project|74377:MAR|30                                                                                 ; regout           ;
; |main-project|74377:MAR|35                                                                                       ; |main-project|74377:MAR|35                                                                                 ; regout           ;
; |main-project|74377:MAR|34                                                                                       ; |main-project|74377:MAR|34                                                                                 ; regout           ;
; |main-project|74377:MAR|33                                                                                       ; |main-project|74377:MAR|33                                                                                 ; regout           ;
; |main-project|74377:MAR|32                                                                                       ; |main-project|74377:MAR|32                                                                                 ; regout           ;
; |main-project|logicProcess:inst17|inst10~0                                                                       ; |main-project|logicProcess:inst17|inst10~0                                                                 ; combout          ;
; |main-project|inst14~0                                                                                           ; |main-project|inst14~0                                                                                     ; combout          ;
; |main-project|inst14~1                                                                                           ; |main-project|inst14~1                                                                                     ; combout          ;
; |main-project|PC:inst4|D2                                                                                        ; |main-project|PC:inst4|D2                                                                                  ; regout           ;
; |main-project|PC:inst4|D3                                                                                        ; |main-project|PC:inst4|D3                                                                                  ; regout           ;
; |main-project|PC:inst4|D4                                                                                        ; |main-project|PC:inst4|D4                                                                                  ; regout           ;
; |main-project|PC:inst4|D5                                                                                        ; |main-project|PC:inst4|D5                                                                                  ; regout           ;
; |main-project|PC:inst4|D6                                                                                        ; |main-project|PC:inst4|D6                                                                                  ; regout           ;
; |main-project|PC:inst4|D7                                                                                        ; |main-project|PC:inst4|D7                                                                                  ; regout           ;
; |main-project|PC:inst4|D2~0                                                                                      ; |main-project|PC:inst4|D2~0                                                                                ; combout          ;
; |main-project|PC:inst4|D3~0                                                                                      ; |main-project|PC:inst4|D3~0                                                                                ; combout          ;
; |main-project|PC:inst4|D4~0                                                                                      ; |main-project|PC:inst4|D4~0                                                                                ; combout          ;
; |main-project|PC:inst4|D5~0                                                                                      ; |main-project|PC:inst4|D5~0                                                                                ; combout          ;
; |main-project|PC:inst4|D6~0                                                                                      ; |main-project|PC:inst4|D6~0                                                                                ; combout          ;
; |main-project|PC:inst4|D7~0                                                                                      ; |main-project|PC:inst4|D7~0                                                                                ; combout          ;
; |main-project|~GND                                                                                               ; |main-project|~GND                                                                                         ; combout          ;
; |main-project|COUNT5                                                                                             ; |main-project|COUNT5                                                                                       ; padio            ;
; |main-project|A1                                                                                                 ; |main-project|A1                                                                                           ; padio            ;
; |main-project|A2                                                                                                 ; |main-project|A2                                                                                           ; padio            ;
; |main-project|OUT8                                                                                               ; |main-project|OUT8                                                                                         ; padio            ;
; |main-project|74377:MAR|31~feeder                                                                                ; |main-project|74377:MAR|31~feeder                                                                          ; combout          ;
; |main-project|74377:MAR|30~feeder                                                                                ; |main-project|74377:MAR|30~feeder                                                                          ; combout          ;
; |main-project|74377:MAR|35~feeder                                                                                ; |main-project|74377:MAR|35~feeder                                                                          ; combout          ;
; |main-project|74377:MAR|34~feeder                                                                                ; |main-project|74377:MAR|34~feeder                                                                          ; combout          ;
; |main-project|74377:MAR|33~feeder                                                                                ; |main-project|74377:MAR|33~feeder                                                                          ; combout          ;
; |main-project|74377:MAR|32~feeder                                                                                ; |main-project|74377:MAR|32~feeder                                                                          ; combout          ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                        ; Output Port Name                                                                                           ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0 ; |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[6] ; portadataout6    ;
; |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0 ; |main-project|A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[7] ; portadataout7    ;
; |main-project|XRAM:inst7|dram:inst|altsyncram:altsyncram_component|altsyncram_8ca1:auto_generated|ram_block1a0   ; |main-project|XRAM:inst7|dram:inst|altsyncram:altsyncram_component|altsyncram_8ca1:auto_generated|q_a[0]   ; portadataout0    ;
; |main-project|T-COUNTER:inst16|74163:inst1|f74163:sub|34                                                         ; |main-project|T-COUNTER:inst16|74163:inst1|f74163:sub|34                                                   ; regout           ;
; |main-project|COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122                                                     ; |main-project|COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122                                               ; regout           ;
; |main-project|COUNTER-PLUS:inst32|74163:inst1|f74163:sub|134                                                     ; |main-project|COUNTER-PLUS:inst32|74163:inst1|f74163:sub|134                                               ; regout           ;
; |main-project|logicProcess:inst17|inst25~0                                                                       ; |main-project|logicProcess:inst17|inst25~0                                                                 ; combout          ;
; |main-project|74377:MBR|28                                                                                       ; |main-project|74377:MBR|28                                                                                 ; regout           ;
; |main-project|logicProcess:inst17|inst25~4                                                                       ; |main-project|logicProcess:inst17|inst25~4                                                                 ; combout          ;
; |main-project|logicProcess:inst17|logicPr2:inst|74138:inst11|18~0                                                ; |main-project|logicProcess:inst17|logicPr2:inst|74138:inst11|18~0                                          ; combout          ;
; |main-project|logicProcess:inst17|IR:inst31|74138:inst3|15~1                                                     ; |main-project|logicProcess:inst17|IR:inst31|74138:inst3|15~1                                               ; combout          ;
; |main-project|logicProcess:inst17|inst12~0                                                                       ; |main-project|logicProcess:inst17|inst12~0                                                                 ; combout          ;
; |main-project|inst12~0                                                                                           ; |main-project|inst12~0                                                                                     ; combout          ;
; |main-project|74377:MBR|28~0                                                                                     ; |main-project|74377:MBR|28~0                                                                               ; combout          ;
; |main-project|74377:MAR|28                                                                                       ; |main-project|74377:MAR|28                                                                                 ; regout           ;
; |main-project|74377:MAR|29                                                                                       ; |main-project|74377:MAR|29                                                                                 ; regout           ;
; |main-project|74377:MAR|31                                                                                       ; |main-project|74377:MAR|31                                                                                 ; regout           ;
; |main-project|74377:MAR|30                                                                                       ; |main-project|74377:MAR|30                                                                                 ; regout           ;
; |main-project|74377:MAR|35                                                                                       ; |main-project|74377:MAR|35                                                                                 ; regout           ;
; |main-project|74377:MAR|34                                                                                       ; |main-project|74377:MAR|34                                                                                 ; regout           ;
; |main-project|74377:MAR|33                                                                                       ; |main-project|74377:MAR|33                                                                                 ; regout           ;
; |main-project|74377:MAR|32                                                                                       ; |main-project|74377:MAR|32                                                                                 ; regout           ;
; |main-project|logicProcess:inst17|inst10~0                                                                       ; |main-project|logicProcess:inst17|inst10~0                                                                 ; combout          ;
; |main-project|inst14~0                                                                                           ; |main-project|inst14~0                                                                                     ; combout          ;
; |main-project|inst14~1                                                                                           ; |main-project|inst14~1                                                                                     ; combout          ;
; |main-project|PC:inst4|D1                                                                                        ; |main-project|PC:inst4|D1                                                                                  ; regout           ;
; |main-project|PC:inst4|D2                                                                                        ; |main-project|PC:inst4|D2                                                                                  ; regout           ;
; |main-project|PC:inst4|D3                                                                                        ; |main-project|PC:inst4|D3                                                                                  ; regout           ;
; |main-project|PC:inst4|D4                                                                                        ; |main-project|PC:inst4|D4                                                                                  ; regout           ;
; |main-project|PC:inst4|D5                                                                                        ; |main-project|PC:inst4|D5                                                                                  ; regout           ;
; |main-project|PC:inst4|D6                                                                                        ; |main-project|PC:inst4|D6                                                                                  ; regout           ;
; |main-project|PC:inst4|D7                                                                                        ; |main-project|PC:inst4|D7                                                                                  ; regout           ;
; |main-project|PC:inst4|D2~0                                                                                      ; |main-project|PC:inst4|D2~0                                                                                ; combout          ;
; |main-project|PC:inst4|D3~0                                                                                      ; |main-project|PC:inst4|D3~0                                                                                ; combout          ;
; |main-project|PC:inst4|D4~0                                                                                      ; |main-project|PC:inst4|D4~0                                                                                ; combout          ;
; |main-project|PC:inst4|D5~0                                                                                      ; |main-project|PC:inst4|D5~0                                                                                ; combout          ;
; |main-project|PC:inst4|D6~0                                                                                      ; |main-project|PC:inst4|D6~0                                                                                ; combout          ;
; |main-project|PC:inst4|D7~0                                                                                      ; |main-project|PC:inst4|D7~0                                                                                ; combout          ;
; |main-project|~GND                                                                                               ; |main-project|~GND                                                                                         ; combout          ;
; |main-project|COUNT5                                                                                             ; |main-project|COUNT5                                                                                       ; padio            ;
; |main-project|A1                                                                                                 ; |main-project|A1                                                                                           ; padio            ;
; |main-project|A2                                                                                                 ; |main-project|A2                                                                                           ; padio            ;
; |main-project|OUT7                                                                                               ; |main-project|OUT7                                                                                         ; padio            ;
; |main-project|OUT8                                                                                               ; |main-project|OUT8                                                                                         ; padio            ;
; |main-project|74377:MAR|31~feeder                                                                                ; |main-project|74377:MAR|31~feeder                                                                          ; combout          ;
; |main-project|74377:MAR|30~feeder                                                                                ; |main-project|74377:MAR|30~feeder                                                                          ; combout          ;
; |main-project|74377:MAR|35~feeder                                                                                ; |main-project|74377:MAR|35~feeder                                                                          ; combout          ;
; |main-project|74377:MAR|34~feeder                                                                                ; |main-project|74377:MAR|34~feeder                                                                          ; combout          ;
; |main-project|74377:MAR|33~feeder                                                                                ; |main-project|74377:MAR|33~feeder                                                                          ; combout          ;
; |main-project|74377:MAR|32~feeder                                                                                ; |main-project|74377:MAR|32~feeder                                                                          ; combout          ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Jun 20 16:45:19 2017
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off main-project -c main-project
Info: Using vector source file "G:/ComputerFinal/main-project/main-project.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock high time violation at 99.9 ns on register "|main-project|PC:inst4|D0"
Warning: Found clock high time violation at 101.26 ns on register "|main-project|PC:inst4|D1"
Warning: Found clock high time violation at 195.9 ns on register "|main-project|PC:inst4|D0"
Warning: Found clock high time violation at 197.26 ns on register "|main-project|PC:inst4|D1"
Warning: Found clock high time violation at 291.9 ns on register "|main-project|PC:inst4|D0"
Warning: Found clock high time violation at 293.26 ns on register "|main-project|PC:inst4|D1"
Warning: Found clock high time violation at 387.9 ns on register "|main-project|PC:inst4|D0"
Warning: Found clock high time violation at 389.26 ns on register "|main-project|PC:inst4|D1"
Warning: Found clock high time violation at 483.9 ns on register "|main-project|PC:inst4|D0"
Warning: Found clock high time violation at 485.26 ns on register "|main-project|PC:inst4|D1"
Warning: Found clock high time violation at 579.9 ns on register "|main-project|PC:inst4|D0"
Warning: Found clock high time violation at 581.26 ns on register "|main-project|PC:inst4|D1"
Warning: Found clock high time violation at 675.9 ns on register "|main-project|PC:inst4|D0"
Warning: Found clock high time violation at 677.26 ns on register "|main-project|PC:inst4|D1"
Warning: Found clock high time violation at 771.9 ns on register "|main-project|PC:inst4|D0"
Warning: Found clock high time violation at 773.26 ns on register "|main-project|PC:inst4|D1"
Warning: Found clock high time violation at 867.9 ns on register "|main-project|PC:inst4|D0"
Warning: Found clock high time violation at 869.26 ns on register "|main-project|PC:inst4|D1"
Warning: Found clock high time violation at 963.9 ns on register "|main-project|PC:inst4|D0"
Warning: Found clock high time violation at 965.26 ns on register "|main-project|PC:inst4|D1"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      61.83 %
Info: Number of transitions in simulation is 3585
Info: Quartus II Simulator was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 122 megabytes
    Info: Processing ended: Tue Jun 20 16:45:22 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


