Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Oct 21 18:47:28 2024
| Host         : hacc-gpu0 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  4545 |       |     23040 | 19.73 |
|   SLR1 -> SLR2                   |  2357 |       |           | 10.23 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   529 |     1 |           |       |
|   SLR2 -> SLR1                   |  2188 |       |           |  9.50 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   681 |     0 |           |       |
| SLR1 <-> SLR0                    | 12552 |       |     23040 | 54.48 |
|   SLR0 -> SLR1                   |  5714 |       |           | 24.80 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   583 |    55 |           |       |
|   SLR1 -> SLR0                   |  6838 |       |           | 29.68 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    72 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   741 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 17097 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2053 |  135 |
| SLR1      | 2253 |    0 | 6703 |
| SLR0      |  104 | 5610 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  46958 |  15144 |  7717 |  85.44 |  28.04 |  14.29 |
|   CLBL                     |  24354 |   7861 |  3939 |  83.18 |  26.85 |  13.45 |
|   CLBM                     |  22604 |   7283 |  3778 |  88.02 |  29.46 |  15.28 |
| CLB LUTs                   | 178215 |  74949 | 33703 |  40.53 |  17.35 |   7.80 |
|   LUT as Logic             | 120762 |  65118 | 30944 |  27.47 |  15.07 |   7.16 |
|     using O5 output only   |   3006 |    426 |   928 |   0.68 |   0.10 |   0.21 |
|     using O6 output only   |  77015 |  48965 | 18866 |  17.52 |  11.33 |   4.37 |
|     using O5 and O6        |  40741 |  15727 | 11150 |   9.27 |   3.64 |   2.58 |
|   LUT as Memory            |  57453 |   9831 |  2759 |  27.97 |   4.97 |   1.40 |
|     LUT as Distributed RAM |  37086 |   3837 |   936 |  18.05 |   1.94 |   0.47 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |     84 |    215 |    80 |   0.04 |   0.11 |   0.04 |
|       using O5 and O6      |  37002 |   3622 |   856 |  18.01 |   1.83 |   0.43 |
|     LUT as Shift Register  |  20367 |   5994 |  1823 |   9.91 |   3.03 |   0.92 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |  12397 |   3626 |  1693 |   6.03 |   1.83 |   0.86 |
|       using O5 and O6      |   7970 |   2368 |   130 |   3.88 |   1.20 |   0.07 |
| CLB Registers              | 349926 | 104009 | 60074 |  39.79 |  12.04 |   6.95 |
| CARRY8                     |   3596 |   1421 |   299 |   6.54 |   2.63 |   0.55 |
| F7 Muxes                   |   5095 |   2063 |  1316 |   2.32 |   0.96 |   0.61 |
| F8 Muxes                   |   1408 |    605 |    47 |   1.28 |   0.56 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  566.5 |  263.5 |    94 |  84.30 |  39.21 |  13.99 |
|   RAMB36/FIFO              |    565 |    263 |    92 |  84.08 |  39.14 |  13.69 |
|     RAMB36E2 only          |    565 |    263 |    92 |  84.08 |  39.14 |  13.69 |
|   RAMB18                   |      3 |      1 |     4 |   0.22 |   0.07 |   0.30 |
|     RAMB18E2 only          |      3 |      1 |     4 |   0.22 |   0.07 |   0.30 |
| URAM                       |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |   1176 |    392 |     4 |  40.83 |  12.76 |   0.13 |
| Unique Control Sets        |   8249 |   2578 |  2604 |   7.50 |   2.39 |   2.41 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        19 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


