# CASM
Vivado HLS-based design for cumulative addition, subtraction, and multiplication. Input two values, obtain results for each operation, enabling efficient FPGA integration.
