# system info mvm_noc_top_tb on 2024.11.13.19:38:37
system_info:
name,value
DEVICE,5CSXFC6D6F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1731551916
#
#
# Files generated for mvm_noc_top_tb on 2024.11.13.19:38:37
files:
filepath,kind,attributes,module,is_top
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/mvm_noc_top_tb.v,VERILOG,,mvm_noc_top_tb,true
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top.v,VERILOG,,mvm_noc_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_DEBUG.v,VERILOG,,mvm_noc_top_DEBUG,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_NIOSV.v,VERILOG,,mvm_noc_top_NIOSV,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_SRAM.hex,HEX,,mvm_noc_top_SRAM,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_SRAM.v,VERILOG,,mvm_noc_top_SRAM,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_controller.v,VERILOG,,mvm_noc_top_mvm_noc_controller_0,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/accum.v,VERILOG,,mvm_noc_top_mvm_noc_controller_0,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/axis_mesh.sv,SYSTEM_VERILOG,,mvm_noc_top_mvm_noc_controller_0,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/axis_passthrough.sv,SYSTEM_VERILOG,,mvm_noc_top_mvm_noc_controller_0,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/axis_serdes_shims.sv,SYSTEM_VERILOG,,mvm_noc_top_mvm_noc_controller_0,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/components.v,VERILOG,,mvm_noc_top_mvm_noc_controller_0,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/datapath.v,VERILOG,,mvm_noc_top_mvm_noc_controller_0,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/dcfifo_agilex7.sv,SYSTEM_VERILOG,,mvm_noc_top_mvm_noc_controller_0,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/dcfifo_mixed_width_agilex7.sv,SYSTEM_VERILOG,,mvm_noc_top_mvm_noc_controller_0,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/dpe.v,VERILOG,,mvm_noc_top_mvm_noc_controller_0,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/fifo_agilex7.sv,SYSTEM_VERILOG,,mvm_noc_top_mvm_noc_controller_0,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mesh.sv,SYSTEM_VERILOG,,mvm_noc_top_mvm_noc_controller_0,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc.sv,SYSTEM_VERILOG,,mvm_noc_top_mvm_noc_controller_0,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_tb.csv,OTHER,,mvm_noc_top_mvm_noc_controller_0,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/noc_pipeline_link.sv,SYSTEM_VERILOG,,mvm_noc_top_mvm_noc_controller_0,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/parameters.sv,SYSTEM_VERILOG,,mvm_noc_top_mvm_noc_controller_0,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/reduce.v,VERILOG,,mvm_noc_top_mvm_noc_controller_0,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/reset_synchronizer.sv,SYSTEM_VERILOG,,mvm_noc_top_mvm_noc_controller_0,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/router.sv,SYSTEM_VERILOG,,mvm_noc_top_mvm_noc_controller_0,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/rtl_mvm.v,VERILOG,,mvm_noc_top_mvm_noc_controller_0,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_mm_interconnect_0.v,VERILOG,,mvm_noc_top_mm_interconnect_0,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_irq_mapper.sv,SYSTEM_VERILOG,,mvm_noc_top_irq_mapper,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_opcode_def.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_mem_op_state.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_ram.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_reg_file.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_csr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_interrupt_handler.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_instr_buffer.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_bus_req.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_shift.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_altecc_32dec.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_altecc_32enc.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_altecc_dec20.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_altecc_enc20.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_altecc_dec21.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_altecc_enc21.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_altecc_dec22.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_altecc_enc22.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_altecc_dec23.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_altecc_enc23.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_altecc_dec24.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_altecc_enc24.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_altecc_dec25.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_altecc_enc25.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_altecc_dec26.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_altecc_enc26.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_ecc_ram.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_enc_dec.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_c_alu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_c_decoder.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_c_lsu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_c_core.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_c_csr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_m_top.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_m_alu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_m_decoder.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_m_lsu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_m_core.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_m_instr_prefetch.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_m_shift_module.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_opcode_def.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_mem_op_state.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_ram.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_reg_file.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_csr.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_interrupt_handler.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_instr_buffer.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_bus_req.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_shift.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_altecc_32dec.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_altecc_32enc.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_altecc_dec20.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_altecc_enc20.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_altecc_dec21.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_altecc_enc21.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_altecc_dec22.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_altecc_enc22.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_altecc_dec23.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_altecc_enc23.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_altecc_dec24.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_altecc_enc24.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_altecc_dec25.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_altecc_enc25.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_altecc_dec26.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_altecc_enc26.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_ecc_ram.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_enc_dec.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_c_alu.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_c_decoder.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_c_lsu.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_c_core.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_c_csr.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_m_top.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_m_alu.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_m_decoder.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_m_lsu.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_m_core.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_m_instr_prefetch.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_m_shift_module.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_opcode_def.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_mem_op_state.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_ram.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_reg_file.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_csr.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_interrupt_handler.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_instr_buffer.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_bus_req.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_shift.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_altecc_32dec.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_altecc_32enc.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_altecc_dec20.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_altecc_enc20.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_altecc_dec21.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_altecc_enc21.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_altecc_dec22.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_altecc_enc22.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_altecc_dec23.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_altecc_enc23.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_altecc_dec24.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_altecc_enc24.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_altecc_dec25.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_altecc_enc25.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_altecc_dec26.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_altecc_enc26.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_ecc_ram.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_enc_dec.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_c_alu.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_c_decoder.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_c_lsu.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_c_core.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_c_csr.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_m_top.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_m_alu.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_m_decoder.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_m_lsu.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_m_core.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_m_instr_prefetch.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_m_shift_module.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_opcode_def.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_mem_op_state.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_ram.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_reg_file.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_csr.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_interrupt_handler.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_instr_buffer.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_bus_req.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_shift.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_altecc_32dec.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_altecc_32enc.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_altecc_dec20.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_altecc_enc20.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_altecc_dec21.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_altecc_enc21.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_altecc_dec22.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_altecc_enc22.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_altecc_dec23.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_altecc_enc23.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_altecc_dec24.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_altecc_enc24.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_altecc_dec25.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_altecc_enc25.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_altecc_dec26.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_altecc_enc26.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_ecc_ram.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_enc_dec.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_c_alu.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_c_decoder.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_c_lsu.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_c_core.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_c_csr.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_m_top.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_m_alu.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_m_decoder.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_m_lsu.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_m_core.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_m_instr_prefetch.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_m_shift_module.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,niosv_m_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_timer_msip.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_timer_msip,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_timer_msip.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_timer_msip,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_timer_msip.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_timer_msip,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_timer_msip.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_timer_msip,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/csr_mlab.mif,MIF,,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/debug_rom.mif,MIF,,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_dm_def.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_ram.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_dm_top.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_debug_module.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/aldec/niosv_debug_rom.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_dm_def.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_ram.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_dm_top.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_debug_module.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/cadence/niosv_debug_rom.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_dm_def.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_ram.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_dm_top.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_debug_module.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mentor/niosv_debug_rom.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_dm_def.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_ram.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_dm_top.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_debug_module.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/synopsys/niosv_debug_rom.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_std_synchronizer_bundle.v,SYSTEM_VERILOG,,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_std_synchronizer.v,SYSTEM_VERILOG,,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,niosv_dm_top,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_NIOSV_irq_mapper.sv,SYSTEM_VERILOG,,mvm_noc_top_NIOSV_irq_mapper,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,mvm_noc_top_mm_interconnect_0_router,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,mvm_noc_top_mm_interconnect_0_router_002,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,mvm_noc_top_mm_interconnect_0_router_004,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,mvm_noc_top_mm_interconnect_0_router_006,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,mvm_noc_top_mm_interconnect_0_cmd_demux,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,mvm_noc_top_mm_interconnect_0_cmd_demux_002,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,mvm_noc_top_mm_interconnect_0_cmd_mux,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mvm_noc_top_mm_interconnect_0_cmd_mux,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,mvm_noc_top_mm_interconnect_0_cmd_mux_002,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mvm_noc_top_mm_interconnect_0_cmd_mux_002,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,mvm_noc_top_mm_interconnect_0_rsp_demux,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,mvm_noc_top_mm_interconnect_0_rsp_demux_002,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,mvm_noc_top_mm_interconnect_0_rsp_mux,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mvm_noc_top_mm_interconnect_0_rsp_mux,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,mvm_noc_top_mm_interconnect_0_rsp_mux_002,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mvm_noc_top_mm_interconnect_0_rsp_mux_002,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,mvm_noc_top_mm_interconnect_0_avalon_st_adapter,false
mvm_noc_top/testbench/mvm_noc_top_tb/simulation/submodules/mvm_noc_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,mvm_noc_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
mvm_noc_top_tb.mvm_noc_top_inst,mvm_noc_top
mvm_noc_top_tb.mvm_noc_top_inst.DEBUG,mvm_noc_top_DEBUG
mvm_noc_top_tb.mvm_noc_top_inst.NIOSV,mvm_noc_top_NIOSV
mvm_noc_top_tb.mvm_noc_top_inst.NIOSV.hart,niosv_m_top
mvm_noc_top_tb.mvm_noc_top_inst.NIOSV.timer_module,niosv_timer_msip
mvm_noc_top_tb.mvm_noc_top_inst.NIOSV.dbg_mod,niosv_dm_top
mvm_noc_top_tb.mvm_noc_top_inst.NIOSV.irq_mapper,mvm_noc_top_NIOSV_irq_mapper
mvm_noc_top_tb.mvm_noc_top_inst.NIOSV.irq_mapper_001,mvm_noc_top_NIOSV_irq_mapper
mvm_noc_top_tb.mvm_noc_top_inst.NIOSV.irq_mapper_002,mvm_noc_top_NIOSV_irq_mapper
mvm_noc_top_tb.mvm_noc_top_inst.NIOSV.rst_controller,altera_reset_controller
mvm_noc_top_tb.mvm_noc_top_inst.NIOSV.rst_controller_001,altera_reset_controller
mvm_noc_top_tb.mvm_noc_top_inst.SRAM,mvm_noc_top_SRAM
mvm_noc_top_tb.mvm_noc_top_inst.mvm_noc_controller_0,mvm_noc_top_mvm_noc_controller_0
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0,mvm_noc_top_mm_interconnect_0
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.DEBUG_avalon_jtag_slave_translator,altera_merlin_slave_translator
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.mvm_noc_controller_0_avalon_slave_1_translator,altera_merlin_slave_translator
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.NIOSV_dm_agent_translator,altera_merlin_slave_translator
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.SRAM_s1_translator,altera_merlin_slave_translator
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.NIOSV_timer_sw_agent_translator,altera_merlin_slave_translator
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.NIOSV_data_manager_agent,altera_merlin_axi_master_ni
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.NIOSV_instruction_manager_agent,altera_merlin_axi_master_ni
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.DEBUG_avalon_jtag_slave_agent,altera_merlin_slave_agent
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.mvm_noc_controller_0_avalon_slave_1_agent,altera_merlin_slave_agent
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.NIOSV_dm_agent_agent,altera_merlin_slave_agent
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.SRAM_s1_agent,altera_merlin_slave_agent
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.NIOSV_timer_sw_agent_agent,altera_merlin_slave_agent
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.DEBUG_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.DEBUG_avalon_jtag_slave_agent_rdata_fifo,altera_avalon_sc_fifo
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.mvm_noc_controller_0_avalon_slave_1_agent_rsp_fifo,altera_avalon_sc_fifo
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.mvm_noc_controller_0_avalon_slave_1_agent_rdata_fifo,altera_avalon_sc_fifo
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.NIOSV_dm_agent_agent_rsp_fifo,altera_avalon_sc_fifo
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.NIOSV_dm_agent_agent_rdata_fifo,altera_avalon_sc_fifo
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.SRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.SRAM_s1_agent_rdata_fifo,altera_avalon_sc_fifo
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.NIOSV_timer_sw_agent_agent_rsp_fifo,altera_avalon_sc_fifo
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.NIOSV_timer_sw_agent_agent_rdata_fifo,altera_avalon_sc_fifo
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.router,mvm_noc_top_mm_interconnect_0_router
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.router_001,mvm_noc_top_mm_interconnect_0_router
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.router_002,mvm_noc_top_mm_interconnect_0_router_002
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.router_003,mvm_noc_top_mm_interconnect_0_router_002
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.router_004,mvm_noc_top_mm_interconnect_0_router_004
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.router_005,mvm_noc_top_mm_interconnect_0_router_004
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.router_008,mvm_noc_top_mm_interconnect_0_router_004
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.router_006,mvm_noc_top_mm_interconnect_0_router_006
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.router_007,mvm_noc_top_mm_interconnect_0_router_006
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.NIOSV_instruction_manager_wr_limiter,altera_merlin_traffic_limiter
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.NIOSV_instruction_manager_rd_limiter,altera_merlin_traffic_limiter
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.cmd_demux,mvm_noc_top_mm_interconnect_0_cmd_demux
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.cmd_demux_001,mvm_noc_top_mm_interconnect_0_cmd_demux
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.cmd_demux_002,mvm_noc_top_mm_interconnect_0_cmd_demux_002
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.cmd_demux_003,mvm_noc_top_mm_interconnect_0_cmd_demux_002
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.cmd_mux,mvm_noc_top_mm_interconnect_0_cmd_mux
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.cmd_mux_001,mvm_noc_top_mm_interconnect_0_cmd_mux
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.cmd_mux_004,mvm_noc_top_mm_interconnect_0_cmd_mux
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.cmd_mux_002,mvm_noc_top_mm_interconnect_0_cmd_mux_002
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.cmd_mux_003,mvm_noc_top_mm_interconnect_0_cmd_mux_002
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.rsp_demux,mvm_noc_top_mm_interconnect_0_rsp_demux
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.rsp_demux_001,mvm_noc_top_mm_interconnect_0_rsp_demux
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.rsp_demux_004,mvm_noc_top_mm_interconnect_0_rsp_demux
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.rsp_demux_002,mvm_noc_top_mm_interconnect_0_rsp_demux_002
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.rsp_demux_003,mvm_noc_top_mm_interconnect_0_rsp_demux_002
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.rsp_mux,mvm_noc_top_mm_interconnect_0_rsp_mux
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.rsp_mux_001,mvm_noc_top_mm_interconnect_0_rsp_mux
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.rsp_mux_002,mvm_noc_top_mm_interconnect_0_rsp_mux_002
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.rsp_mux_003,mvm_noc_top_mm_interconnect_0_rsp_mux_002
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.avalon_st_adapter,mvm_noc_top_mm_interconnect_0_avalon_st_adapter
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,mvm_noc_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.avalon_st_adapter_001,mvm_noc_top_mm_interconnect_0_avalon_st_adapter
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,mvm_noc_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.avalon_st_adapter_002,mvm_noc_top_mm_interconnect_0_avalon_st_adapter
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,mvm_noc_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.avalon_st_adapter_003,mvm_noc_top_mm_interconnect_0_avalon_st_adapter
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,mvm_noc_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.avalon_st_adapter_004,mvm_noc_top_mm_interconnect_0_avalon_st_adapter
mvm_noc_top_tb.mvm_noc_top_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,mvm_noc_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0
mvm_noc_top_tb.mvm_noc_top_inst.irq_mapper,mvm_noc_top_irq_mapper
mvm_noc_top_tb.mvm_noc_top_inst.rst_controller,altera_reset_controller
mvm_noc_top_tb.mvm_noc_top_inst_clk_bfm,altera_avalon_clock_source
mvm_noc_top_tb.mvm_noc_top_inst_data_out_bfm,altera_conduit_bfm
mvm_noc_top_tb.mvm_noc_top_inst_switches_bfm,altera_conduit_bfm_0002
