<!DOCTYPE HTML>

<!--Converted with LaTeX2HTML 2021.2 (Released July 1, 2021) -->
<HTML lang="en">
<HEAD>
<TITLE>Introduction</TITLE>
<META NAME="description" CONTENT="Introduction">
<META NAME="keywords" CONTENT="html">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">

<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=utf-8">
<META NAME="viewport" CONTENT="width=device-width, initial-scale=1.0">
<META NAME="Generator" CONTENT="LaTeX2HTML v2021.2">

<LINK REL="STYLESHEET" HREF="html.css">

<LINK REL="next" HREF="project_afrl_hdl_rf_node4.html">
<LINK REL="previous" HREF="project_afrl_hdl_rf_node2.html">
<LINK REL="next" HREF="project_afrl_hdl_rf_node4.html">
</HEAD>

<BODY >

<DIV CLASS="navigation"><!--Navigation Panel-->
<A
 HREF="project_afrl_hdl_rf_node4.html">
<IMG WIDTH="37" HEIGHT="24" ALT="next" SRC="next.png"></A> 
<A
 HREF="project_afrl_hdl_rf_node2.html">
<IMG WIDTH="26" HEIGHT="24" ALT="up" SRC="up.png"></A> 
<A
 HREF="project_afrl_hdl_rf_node2.html">
<IMG WIDTH="63" HEIGHT="24" ALT="previous" SRC="prev.png"></A> 
<A ID="tex2html48"
  HREF="project_afrl_hdl_rf_node1.html">
<IMG WIDTH="65" HEIGHT="24" ALT="contents" SRC="contents.png"></A>  
<BR>
<B> Next:</B> <A
 HREF="project_afrl_hdl_rf_node4.html">Quick Start</A>
<B> Up:</B> <A
 HREF="project_afrl_hdl_rf_node2.html">Usage</A>
<B> Previous:</B> <A
 HREF="project_afrl_hdl_rf_node2.html">Usage</A>
 &nbsp; <B>  <A ID="tex2html49"
  HREF="project_afrl_hdl_rf_node1.html">Contents</A></B> 
<BR>
<BR></DIV>
<!--End of Navigation Panel-->

<H2><A ID="SECTION00021000000000000000">
Introduction</A>
</H2>

<P>
AFRL HDL RF contains FPGA RF projects. The goal of this project is to have all RF projects in one place. On top of that this uses a build system
to simplify all of the steps for generating the RF system into one step. These projects provide a base system that targets various RF frontends.
Targets have the RF frontend built into the board, the fpga, or are a separate development board added to the FPGA development board.
This project uses a python based build system to tie together image generation. Meaning that if you choose a target that FPGA image,
the software (linux at the moment) are all built for the target. Then the results are put into a SDCARD image (future allow for other targets such as flash).
This image can be written to an SDCARD using various utilities.

<P>
<BR><HR>

</BODY>
</HTML>
