# Reading E:/maven-silicon/new-softwares/modelsim_ase/tcl/vsim/pref.tcl
# Loading project perfcompare
# Compile of tb.v was successful.
# Compile of PE.v was successful.
# Compile of PE_enhanced.v was successful.
# 3 compiles, 0 failed with no errors.
vsim tb.v
# OpenFile tb.v
vsim work.PE_Comparison_TB
# vsim work.PE_Comparison_TB 
# Start time: 16:14:28 on Jun 03,2025
# Loading work.PE_Comparison_TB
# Loading work.PE
# ** Warning: (vsim-3017) E:/CGU-notes/research-work/Masters-project/performance-comparison/tb.v(33): [TFMPC] - Too few port connections. Expected 13, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /PE_Comparison_TB/orig_pe File: E:/CGU-notes/research-work/Masters-project/performance-comparison/PE_enhanced.v
# ** Warning: (vsim-3722) E:/CGU-notes/research-work/Masters-project/performance-comparison/tb.v(33): [TFMPC] - Missing connection for port 'input_sparse'.
# ** Warning: (vsim-3722) E:/CGU-notes/research-work/Masters-project/performance-comparison/tb.v(33): [TFMPC] - Missing connection for port 'weight_sparse'.
# ** Warning: (vsim-3722) E:/CGU-notes/research-work/Masters-project/performance-comparison/tb.v(33): [TFMPC] - Missing connection for port 'computation_skipped'.
# ** Warning: (vsim-3722) E:/CGU-notes/research-work/Masters-project/performance-comparison/tb.v(33): [TFMPC] - Missing connection for port 'sparse_count'.
# ** Warning: (vsim-3722) E:/CGU-notes/research-work/Masters-project/performance-comparison/tb.v(33): [TFMPC] - Missing connection for port 'total_count'.
# ** Warning: (vsim-3017) E:/CGU-notes/research-work/Masters-project/performance-comparison/tb.v(40): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /PE_Comparison_TB/enh_pe File: E:/CGU-notes/research-work/Masters-project/performance-comparison/PE_enhanced.v
# ** Warning: (vsim-3722) E:/CGU-notes/research-work/Masters-project/performance-comparison/tb.v(40): [TFMPC] - Missing connection for port 'input_sparse'.
# ** Warning: (vsim-3722) E:/CGU-notes/research-work/Masters-project/performance-comparison/tb.v(40): [TFMPC] - Missing connection for port 'weight_sparse'.
run -all
# Cycle                    2: In=     0, W=     4, Skipped=1, Out_Orig=     0, Out_Enh=     0
# Cycle                    3: In=   -15, W=     0, Skipped=1, Out_Orig=     0, Out_Enh=     0
# Cycle                    4: In=    -7, W=   -13, Skipped=1, Out_Orig=     0, Out_Enh=     0
# Cycle                    5: In=     0, W=    13, Skipped=1, Out_Orig=     0, Out_Enh=     0
# Cycle                    6: In=    13, W=     0, Skipped=1, Out_Orig=     0, Out_Enh=     0
# Cycle                    7: In=   -11, W=   -14, Skipped=1, Out_Orig=     0, Out_Enh=     0
# Cycle                    8: In=     0, W=     1, Skipped=1, Out_Orig=     0, Out_Enh=     0
# Cycle                    9: In=   129, W=   418, Skipped=0, Out_Orig=     0, Out_Enh=     0
# Cycle                   10: In=   697, W=   729, Skipped=0, Out_Orig=     0, Out_Enh=     0
# Cycle                   11: In=   712, W=   389, Skipped=0, Out_Orig=-11614, Out_Enh=-11614
# Cycle                   12: In=   -10, W=     0, Skipped=1, Out_Orig=-27789, Out_Enh=-27789
# Cycle                   13: In=   -11, W=    -6, Skipped=1, Out_Orig=-12965, Out_Enh=-12965
# Cycle                   14: In=     0, W=     5, Skipped=1, Out_Orig=-12965, Out_Enh=-12965
# Cycle                   15: In=    -9, W=     0, Skipped=1, Out_Orig=-12965, Out_Enh=-12965
# Cycle                   16: In=   -14, W=    15, Skipped=1, Out_Orig=-12965, Out_Enh=-12965
# Cycle                   17: In=     0, W=     2, Skipped=1, Out_Orig=-12965, Out_Enh=-12965
# Cycle                   18: In=    -2, W=     0, Skipped=1, Out_Orig=-12965, Out_Enh=-12965
# Cycle                   19: In=   -28, W=    57, Skipped=0, Out_Orig=-12965, Out_Enh=-12965
# Cycle                   20: In=   984, W=  -703, Skipped=0, Out_Orig=-12965, Out_Enh=-12965
# Cycle                   21: In=  -567, W=  -407, Skipped=0, Out_Orig=-14561, Out_Enh=-14561
# Cycle                   22: In=   -13, W=    10, Skipped=1, Out_Orig= 14583, Out_Enh= 14583
# Cycle                   23: In=     0, W=     0, Skipped=1, Out_Orig=-16792, Out_Enh=-16792
# Cycle                   24: In=     0, W=     0, Skipped=1, Out_Orig=-16792, Out_Enh=-16792
# Cycle                   25: In=    10, W=    -3, Skipped=1, Out_Orig=-16792, Out_Enh=-16792
# Cycle                   26: In=     0, W=   -10, Skipped=1, Out_Orig=-16792, Out_Enh=-16792
# Cycle                   27: In=   -13, W=     0, Skipped=1, Out_Orig=-16792, Out_Enh=-16792
# Cycle                   28: In=    -3, W=   -13, Skipped=1, Out_Orig=-16792, Out_Enh=-16792
# Cycle                   29: In=   455, W=  -711, Skipped=0, Out_Orig=-16792, Out_Enh=-16792
# Cycle                   30: In=   -58, W=  -614, Skipped=0, Out_Orig=-16792, Out_Enh=-16792
# Cycle                   31: In=   481, W=  -317, Skipped=0, Out_Orig=-12617, Out_Enh=-12617
# Cycle                   32: In=     0, W=     3, Skipped=1, Out_Orig= 22995, Out_Enh= 22995
# Cycle                   33: In=    10, W=     0, Skipped=1, Out_Orig=  1590, Out_Enh=  1590
# Cycle                   34: In=    -6, W=    -4, Skipped=1, Out_Orig=  1590, Out_Enh=  1590
# Cycle                   35: In=     0, W=     2, Skipped=1, Out_Orig=  1590, Out_Enh=  1590
# Cycle                   36: In=    10, W=     0, Skipped=1, Out_Orig=  1590, Out_Enh=  1590
# Cycle                   37: In=     1, W=    -8, Skipped=1, Out_Orig=  1590, Out_Enh=  1590
# Cycle                   38: In=     0, W=     8, Skipped=1, Out_Orig=  1590, Out_Enh=  1590
# Cycle                   39: In=  -147, W=   527, Skipped=0, Out_Orig=  1590, Out_Enh=  1590
# Cycle                   40: In=   866, W=   626, Skipped=0, Out_Orig=  1590, Out_Enh=  1590
# Cycle                   41: In=   186, W=  -832, Skipped=0, Out_Orig=-10343, Out_Enh=-10343
# Cycle                   42: In=    10, W=     0, Skipped=1, Out_Orig=  7485, Out_Enh=  7485
# Cycle                   43: In=    -5, W=   -15, Skipped=1, Out_Orig=-16195, Out_Enh=-16195
# Cycle                   44: In=     0, W=     5, Skipped=1, Out_Orig=-16195, Out_Enh=-16195
# Cycle                   45: In=    15, W=     0, Skipped=1, Out_Orig=-16195, Out_Enh=-16195
# Cycle                   46: In=    -5, W=    10, Skipped=1, Out_Orig=-16195, Out_Enh=-16195
# Cycle                   47: In=     0, W=    -2, Skipped=1, Out_Orig=-16195, Out_Enh=-16195
# Cycle                   48: In=     5, W=     0, Skipped=1, Out_Orig=-16195, Out_Enh=-16195
# Cycle                   49: In=   253, W=   461, Skipped=0, Out_Orig=-16195, Out_Enh=-16195
# Cycle                   50: In=   334, W=  1048, Skipped=0, Out_Orig=-16195, Out_Enh=-16195
# Cycle                   51: In=   379, W=   955, Skipped=0, Out_Orig=-30634, Out_Enh=-30634
# Cycle                   52: In=     8, W=    -9, Skipped=1, Out_Orig= -8282, Out_Enh= -8282
# Cycle                   53: In=     0, W=    -1, Skipped=1, Out_Orig= 25983, Out_Enh= 25983
# Cycle                   54: In=    -4, W=     0, Skipped=1, Out_Orig= 25983, Out_Enh= 25983
# Cycle                   55: In=    -5, W=     9, Skipped=1, Out_Orig= 25983, Out_Enh= 25983
# Cycle                   56: In=     0, W=    -7, Skipped=1, Out_Orig= 25983, Out_Enh= 25983
# Cycle                   57: In=     0, W=     0, Skipped=1, Out_Orig= 25983, Out_Enh= 25983
# Cycle                   58: In=    -9, W=   -15, Skipped=1, Out_Orig= 25983, Out_Enh= 25983
# Cycle                   59: In=   170, W=   464, Skipped=0, Out_Orig= 25983, Out_Enh= 25983
# Cycle                   60: In=   -82, W=   204, Skipped=0, Out_Orig= 25983, Out_Enh= 25983
# Cycle                   61: In=    35, W=  1025, Skipped=0, Out_Orig=-26209, Out_Enh=-26209
# Cycle                   62: In=     0, W=     2, Skipped=1, Out_Orig= 22599, Out_Enh= 22599
# Cycle                   63: In=    -2, W=     0, Skipped=1, Out_Orig= -7062, Out_Enh= -7062
# Cycle                   64: In=    13, W=     9, Skipped=1, Out_Orig= -7062, Out_Enh= -7062
# Cycle                   65: In=     0, W=    15, Skipped=1, Out_Orig= -7062, Out_Enh= -7062
# Cycle                   66: In=   -13, W=     0, Skipped=1, Out_Orig= -7062, Out_Enh= -7062
# Cycle                   67: In=     5, W=    -8, Skipped=1, Out_Orig= -7062, Out_Enh= -7062
# Cycle                   68: In=     0, W=    11, Skipped=1, Out_Orig= -7062, Out_Enh= -7062
# Cycle                   69: In=   653, W=  -533, Skipped=0, Out_Orig= -7062, Out_Enh= -7062
# Cycle                   70: In=   910, W=   292, Skipped=0, Out_Orig= -7062, Out_Enh= -7062
# Cycle                   71: In=  -838, W=   -62, Skipped=0, Out_Orig=-27431, Out_Enh=-27431
# Cycle                   72: In=    -4, W=     0, Skipped=1, Out_Orig=-23855, Out_Enh=-23855
# Cycle                   73: In=    10, W=   -10, Skipped=1, Out_Orig= 28101, Out_Enh= 28101
# Cycle                   74: In=     0, W=     3, Skipped=1, Out_Orig= 28101, Out_Enh= 28101
# Cycle                   75: In=   -13, W=     0, Skipped=1, Out_Orig= 28101, Out_Enh= 28101
# Cycle                   76: In=    -1, W=   -13, Skipped=1, Out_Orig= 28101, Out_Enh= 28101
# Cycle                   77: In=     0, W=    -1, Skipped=1, Out_Orig= 28101, Out_Enh= 28101
# Cycle                   78: In=     4, W=     0, Skipped=1, Out_Orig= 28101, Out_Enh= 28101
# Cycle                   79: In=   611, W=  -625, Skipped=0, Out_Orig= 28101, Out_Enh= 28101
# Cycle                   80: In=     2, W=   414, Skipped=1, Out_Orig= 28101, Out_Enh= 28101
# Cycle                   81: In=   821, W=  -287, Skipped=0, Out_Orig=-26094, Out_Enh=-26094
# Cycle                   82: In=    -6, W=   -11, Skipped=1, Out_Orig=-26094, Out_Enh=-26094
# Cycle                   83: In=     0, W=   -11, Skipped=1, Out_Orig=   423, Out_Enh=   423
# Cycle                   84: In=    -1, W=     0, Skipped=1, Out_Orig=   423, Out_Enh=   423
# Cycle                   85: In=     9, W=     4, Skipped=1, Out_Orig=   423, Out_Enh=   423
# Cycle                   86: In=     0, W=     0, Skipped=1, Out_Orig=   423, Out_Enh=   423
# Cycle                   87: In=    10, W=     0, Skipped=1, Out_Orig=   423, Out_Enh=   423
# Cycle                   88: In=    11, W=    14, Skipped=1, Out_Orig=   423, Out_Enh=   423
# Cycle                   89: In=   216, W=  -250, Skipped=0, Out_Orig=   423, Out_Enh=   423
# Cycle                   90: In=  -367, W=  -713, Skipped=0, Out_Orig=   423, Out_Enh=   423
# Cycle                   91: In=   650, W=   106, Skipped=0, Out_Orig= 11959, Out_Enh= 11959
# Cycle                   92: In=     0, W=    -9, Skipped=1, Out_Orig= 11486, Out_Enh= 11486
# Cycle                   93: In=    -6, W=     0, Skipped=1, Out_Orig= 14850, Out_Enh= 14850
# Cycle                   94: In=     6, W=    -8, Skipped=1, Out_Orig= 14850, Out_Enh= 14850
# Cycle                   95: In=     0, W=     9, Skipped=1, Out_Orig= 14850, Out_Enh= 14850
# Cycle                   96: In=    -8, W=     0, Skipped=1, Out_Orig= 14850, Out_Enh= 14850
# Cycle                   97: In=     4, W=     3, Skipped=1, Out_Orig= 14850, Out_Enh= 14850
# Cycle                   98: In=     0, W=   -12, Skipped=1, Out_Orig= 14850, Out_Enh= 14850
# Cycle                   99: In=  -155, W=   551, Skipped=0, Out_Orig= 14850, Out_Enh= 14850
# Cycle                  100: In=  -359, W=   829, Skipped=0, Out_Orig= 14850, Out_Enh= 14850
# Cycle                  101: In=  -143, W=  -846, Skipped=0, Out_Orig= -5019, Out_Enh= -5019
# 
# === PERFORMANCE COMPARISON ===
# Test Cycles:         100
# Original Operations:        100
# Enhanced Operations:         29
# Operations Skipped:         71
# Power Savings:         71%
# Sparsity Ratio:         71%
# Accuracy: PASS
# RESULT: Enhanced PE shows significant improvement!
# ** Note: $finish    : E:/CGU-notes/research-work/Masters-project/performance-comparison/tb.v(103)
#    Time: 1015 ns  Iteration: 1  Instance: /PE_Comparison_TB
# 1
# Break in Module PE_Comparison_TB at E:/CGU-notes/research-work/Masters-project/performance-comparison/tb.v line 103
set PrefMain(saveFile) results
# results


