# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../spartan_cam.srcs/sources_1/bd/system/ipshared/8b3d" --include "../../../../spartan_cam.srcs/sources_1/bd/system/ipshared/ec67/hdl" \
"../../../../spartan_cam.ip_user_files/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../spartan_cam.srcs/sources_1/new/csi2dvp.v" \
"../../../../spartan_cam.ip_user_files/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" \
"../../../../spartan_cam.srcs/sources_1/new/bayer2rgb.v" \
"../../../../spartan_cam.srcs/sources_1/new/gamma_correction.v" \
"../../../../spartan_cam.ip_user_files/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1_clk_wiz.v" \
"../../../../spartan_cam.ip_user_files/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1.v" \
"../../../../spartan_cam.ip_user_files/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
"../../../../spartan_cam.ip_user_files/bd/system/ip/system_lmb_bram_0/sim/system_lmb_bram_0.v" \
"../../../../spartan_cam.ip_user_files/bd/system/ip/system_csi2dvp_0_0/sim/system_csi2dvp_0_0.v" \
"../../../../spartan_cam.ip_user_files/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_clk_wiz.v" \
"../../../../spartan_cam.ip_user_files/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.v" \
"../../../../spartan_cam.ip_user_files/bd/system/ip/system_bayer2rgb_0_0/sim/system_bayer2rgb_0_0.v" \
"../../../../spartan_cam.ip_user_files/bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../../spartan_cam.ip_user_files/bd/system/ip/system_gamma_correction_0_0/sim/system_gamma_correction_0_0.v" \
"../../../../spartan_cam.ip_user_files/bd/system/sim/system.v" \
"../../../../spartan_cam.srcs/sources_1/bd/system/hdl/system_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
