
*** Running vivado
    with args -log tb_calculator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_calculator.tcl


ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source tb_calculator.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 445.762 ; gain = 163.535
Command: read_checkpoint -auto_incremental -incremental C:/Verilog/vivado/project_2/project_2.srcs/utils_1/imports/synth_1/tb_calculator.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Verilog/vivado/project_2/project_2.srcs/utils_1/imports/synth_1/tb_calculator.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top tb_calculator -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29088
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'keypad_driver' [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:96]
INFO: [Synth 8-9937] previous definition of design element 'keypad_driver' is here [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:96]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 889.426 ; gain = 412.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_calculator' [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:4]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:14]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
INFO: [Common 17-14] Message 'Synth 8-311' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:15]
INFO: [Synth 8-6157] synthesizing module 'keypad_driver' [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:41]
INFO: [Synth 8-6155] done synthesizing module 'keypad_driver' (0#1) [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tb_calculator' (0#1) [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:4]
WARNING: [Synth 8-3848] Net sw_clk in module/entity tb_calculator does not have driver. [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:5]
WARNING: [Synth 8-3848] Net sw_clk in module/entity tb_calculator does not have driver. [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/tb_calculator.v:5]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1033.895 ; gain = 556.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1033.895 ; gain = 556.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1033.895 ; gain = 556.547
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1033.895 ; gain = 556.547
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	  18 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	  18 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1174.820 ; gain = 697.473
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1174.820 ; gain = 697.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1174.820 ; gain = 697.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1174.820 ; gain = 697.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1174.820 ; gain = 697.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1174.820 ; gain = 697.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1174.820 ; gain = 697.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1174.820 ; gain = 697.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1174.820 ; gain = 697.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1174.820 ; gain = 697.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 65542 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1174.820 ; gain = 697.473
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1174.820 ; gain = 697.473
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1174.820 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1276.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a9f58982
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 104 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1276.477 ; gain = 805.863
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Verilog/vivado/project_2/project_2.runs/synth_1/tb_calculator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tb_calculator_utilization_synth.rpt -pb tb_calculator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 02:33:41 2023...
