

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_59_5'
================================================================
* Date:           Thu May  9 21:58:26 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_18 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.894 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_59_5  |        9|        9|         3|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2161|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   128|       0|     791|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     108|    -|
|Register         |        -|     -|    2155|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   128|    2155|    3060|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     5|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_64ns_128_1_1_U107  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U108  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U109  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U110  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U111  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U112  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U113  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U114  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mux_8_3_64_1_1_U115         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U116         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U117         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_9_4_64_1_1_U118         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U119         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U120         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U121         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U122         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U123         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0| 128|  0| 791|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln59_fu_600_p2       |         +|   0|  0|   12|           4|           2|
    |add_ln69_fu_508_p2       |         +|   0|  0|   12|           4|           4|
    |add_ln72_1_fu_833_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln72_2_fu_851_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln72_3_fu_869_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln72_4_fu_887_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln72_5_fu_905_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln72_6_fu_923_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln72_7_fu_941_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln72_fu_816_p2       |         +|   0|  0|  135|         128|         128|
    |sub_ln69_1_fu_738_p2     |         -|   0|  0|   12|           4|           4|
    |sub_ln69_3_fu_524_p2     |         -|   0|  0|   12|           4|           4|
    |sub_ln69_4_fu_540_p2     |         -|   0|  0|   12|           4|           4|
    |sub_ln69_fu_566_p2       |         -|   0|  0|   12|           4|           4|
    |tmp_10_fu_772_p10        |         -|   0|  0|   12|           4|           4|
    |and_ln72_1_fu_846_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln72_2_fu_864_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln72_3_fu_882_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln72_4_fu_900_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln72_5_fu_918_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln72_6_fu_936_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln72_fu_828_p2       |       and|   0|  0|  128|         128|         128|
    |icmp_ln72_1_fu_514_p2    |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln72_2_fu_530_p2    |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln72_3_fu_556_p2    |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln72_4_fu_572_p2    |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln72_5_fu_588_p2    |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln72_6_fu_594_p2    |      icmp|   0|  0|   12|           4|           1|
    |icmp_ln72_fu_494_p2      |      icmp|   0|  0|   12|           4|           3|
    |select_ln69_fu_500_p3    |    select|   0|  0|    3|           1|           3|
    |select_ln72_1_fu_839_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln72_2_fu_857_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln72_3_fu_875_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln72_4_fu_893_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln72_5_fu_911_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln72_6_fu_929_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln72_fu_821_p3    |    select|   0|  0|    2|           1|           2|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |xor_ln62_fu_462_p2       |       xor|   0|  0|    3|           3|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 2161|        1985|        1981|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add11575_fu_128          |   9|          2|  128|        256|
    |add115_12576_fu_132      |   9|          2|  128|        256|
    |add115_177_fu_136        |   9|          2|  128|        256|
    |add115_1_178_fu_140      |   9|          2|  128|        256|
    |add115_279_fu_144        |   9|          2|  128|        256|
    |add115_2_180_fu_148      |   9|          2|  128|        256|
    |add115_381_fu_152        |   9|          2|  128|        256|
    |add115_3_182_fu_156      |   9|          2|  128|        256|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_160                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         24| 1034|       2068|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |add11575_fu_128                     |  128|   0|  128|          0|
    |add115_12576_fu_132                 |  128|   0|  128|          0|
    |add115_177_fu_136                   |  128|   0|  128|          0|
    |add115_1_178_fu_140                 |  128|   0|  128|          0|
    |add115_279_fu_144                   |  128|   0|  128|          0|
    |add115_2_180_fu_148                 |  128|   0|  128|          0|
    |add115_381_fu_152                   |  128|   0|  128|          0|
    |add115_3_182_fu_156                 |  128|   0|  128|          0|
    |add_ln69_reg_1215                   |    4|   0|    4|          0|
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |    1|   0|    1|          0|
    |i_fu_160                            |    4|   0|    4|          0|
    |icmp_ln72_1_reg_1220                |    1|   0|    1|          0|
    |icmp_ln72_1_reg_1220_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln72_2_reg_1230                |    1|   0|    1|          0|
    |icmp_ln72_2_reg_1230_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln72_3_reg_1240                |    1|   0|    1|          0|
    |icmp_ln72_3_reg_1240_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln72_4_reg_1251                |    1|   0|    1|          0|
    |icmp_ln72_4_reg_1251_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln72_5_reg_1257                |    1|   0|    1|          0|
    |icmp_ln72_5_reg_1257_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln72_6_reg_1263                |    1|   0|    1|          0|
    |icmp_ln72_6_reg_1263_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln72_reg_1210                  |    1|   0|    1|          0|
    |icmp_ln72_reg_1210_pp0_iter1_reg    |    1|   0|    1|          0|
    |mul_ln72_1_reg_1273                 |  128|   0|  128|          0|
    |mul_ln72_2_reg_1278                 |  128|   0|  128|          0|
    |mul_ln72_3_reg_1283                 |  128|   0|  128|          0|
    |mul_ln72_4_reg_1288                 |  128|   0|  128|          0|
    |mul_ln72_5_reg_1293                 |  128|   0|  128|          0|
    |mul_ln72_6_reg_1298                 |  128|   0|  128|          0|
    |mul_ln72_7_reg_1303                 |  128|   0|  128|          0|
    |mul_ln72_reg_1268                   |  128|   0|  128|          0|
    |sub_ln69_3_reg_1225                 |    4|   0|    4|          0|
    |sub_ln69_4_reg_1235                 |    4|   0|    4|          0|
    |sub_ln69_reg_1245                   |    4|   0|    4|          0|
    |tmp_reg_1195                        |    1|   0|    1|          0|
    |tmp_s_reg_1205                      |   64|   0|   64|          0|
    |xor_ln62_reg_1199                   |    3|   0|    3|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 2155|   0| 2155|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_59_5|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_59_5|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_59_5|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_59_5|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_59_5|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_59_5|  return value|
|add55_791_reload         |   in|  128|     ap_none|               add55_791_reload|        scalar|
|add55_690_reload         |   in|  128|     ap_none|               add55_690_reload|        scalar|
|add55_589_reload         |   in|  128|     ap_none|               add55_589_reload|        scalar|
|add55_488_reload         |   in|  128|     ap_none|               add55_488_reload|        scalar|
|add55_37087_reload       |   in|  128|     ap_none|             add55_37087_reload|        scalar|
|add55_25586_reload       |   in|  128|     ap_none|             add55_25586_reload|        scalar|
|add55_14085_reload       |   in|  128|     ap_none|             add55_14085_reload|        scalar|
|add5584_reload           |   in|  128|     ap_none|                 add5584_reload|        scalar|
|arg1_r_reload            |   in|   64|     ap_none|                  arg1_r_reload|        scalar|
|arg1_r_1_reload          |   in|   64|     ap_none|                arg1_r_1_reload|        scalar|
|arg1_r_2_reload          |   in|   64|     ap_none|                arg1_r_2_reload|        scalar|
|arg1_r_3_reload          |   in|   64|     ap_none|                arg1_r_3_reload|        scalar|
|arg1_r_4_reload          |   in|   64|     ap_none|                arg1_r_4_reload|        scalar|
|arg1_r_5_reload          |   in|   64|     ap_none|                arg1_r_5_reload|        scalar|
|arg1_r_6_reload          |   in|   64|     ap_none|                arg1_r_6_reload|        scalar|
|arg1_r_7_reload          |   in|   64|     ap_none|                arg1_r_7_reload|        scalar|
|arg2_r_reload            |   in|   64|     ap_none|                  arg2_r_reload|        scalar|
|arg2_r_1_reload          |   in|   64|     ap_none|                arg2_r_1_reload|        scalar|
|arg2_r_2_reload          |   in|   64|     ap_none|                arg2_r_2_reload|        scalar|
|arg2_r_3_reload          |   in|   64|     ap_none|                arg2_r_3_reload|        scalar|
|arg2_r_4_reload          |   in|   64|     ap_none|                arg2_r_4_reload|        scalar|
|arg2_r_5_reload          |   in|   64|     ap_none|                arg2_r_5_reload|        scalar|
|arg2_r_6_reload          |   in|   64|     ap_none|                arg2_r_6_reload|        scalar|
|arg2_r_7_reload          |   in|   64|     ap_none|                arg2_r_7_reload|        scalar|
|arg2_r_8_reload          |   in|   64|     ap_none|                arg2_r_8_reload|        scalar|
|add115_3_182_out         |  out|  128|      ap_vld|               add115_3_182_out|       pointer|
|add115_3_182_out_ap_vld  |  out|    1|      ap_vld|               add115_3_182_out|       pointer|
|add115_381_out           |  out|  128|      ap_vld|                 add115_381_out|       pointer|
|add115_381_out_ap_vld    |  out|    1|      ap_vld|                 add115_381_out|       pointer|
|add115_2_180_out         |  out|  128|      ap_vld|               add115_2_180_out|       pointer|
|add115_2_180_out_ap_vld  |  out|    1|      ap_vld|               add115_2_180_out|       pointer|
|add115_279_out           |  out|  128|      ap_vld|                 add115_279_out|       pointer|
|add115_279_out_ap_vld    |  out|    1|      ap_vld|                 add115_279_out|       pointer|
|add115_1_178_out         |  out|  128|      ap_vld|               add115_1_178_out|       pointer|
|add115_1_178_out_ap_vld  |  out|    1|      ap_vld|               add115_1_178_out|       pointer|
|add115_177_out           |  out|  128|      ap_vld|                 add115_177_out|       pointer|
|add115_177_out_ap_vld    |  out|    1|      ap_vld|                 add115_177_out|       pointer|
|add115_12576_out         |  out|  128|      ap_vld|               add115_12576_out|       pointer|
|add115_12576_out_ap_vld  |  out|    1|      ap_vld|               add115_12576_out|       pointer|
|add11575_out             |  out|  128|      ap_vld|                   add11575_out|       pointer|
|add11575_out_ap_vld      |  out|    1|      ap_vld|                   add11575_out|       pointer|
+-------------------------+-----+-----+------------+-------------------------------+--------------+

