{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680599077742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680599077743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 04 16:04:37 2023 " "Processing started: Tue Apr 04 16:04:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680599077743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680599077743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680599077743 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680599078266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680599078267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 2 2 " "Found 2 design units, including 2 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 KS_left_shift " "Found entity 1: KS_left_shift" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680599091419 ""} { "Info" "ISGN_ENTITY_NAME" "2 main " "Found entity 2: main" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680599091419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680599091419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pc1.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/pc1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC1 " "Found entity 1: PC1" {  } { { "output_files/PC1.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/output_files/PC1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680599091422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680599091422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "K k testbench.v(4) " "Verilog HDL Declaration information at testbench.v(4): object \"K\" differs only in case from object \"k\" in the same scope" {  } { { "output_files/testbench.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/output_files/testbench.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680599091424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "output_files/testbench.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/output_files/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680599091425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680599091425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680599091474 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[64..57\] main.v(11) " "Output port \"out\[64..57\]\" at main.v(11) has no driver" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680599091476 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC1 PC1:pc1_inst " "Elaborating entity \"PC1\" for hierarchy \"PC1:pc1_inst\"" {  } { { "main.v" "pc1_inst" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680599091488 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out\[57\] GND " "Pin \"out\[57\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680599091893 "|main|out[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[58\] GND " "Pin \"out\[58\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680599091893 "|main|out[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[59\] GND " "Pin \"out\[59\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680599091893 "|main|out[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[60\] GND " "Pin \"out\[60\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680599091893 "|main|out[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[61\] GND " "Pin \"out\[61\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680599091893 "|main|out[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[62\] GND " "Pin \"out\[62\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680599091893 "|main|out[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[63\] GND " "Pin \"out\[63\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680599091893 "|main|out[63]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[64\] GND " "Pin \"out\[64\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680599091893 "|main|out[64]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680599091893 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/output_files/main.map.smsg " "Generated suppressed messages file C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680599091941 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680599092089 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680599092089 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "72 " "Design contains 72 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[1\] " "No output dependent on input pin \"in\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[2\] " "No output dependent on input pin \"in\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[3\] " "No output dependent on input pin \"in\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[4\] " "No output dependent on input pin \"in\[4\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[5\] " "No output dependent on input pin \"in\[5\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[6\] " "No output dependent on input pin \"in\[6\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[7\] " "No output dependent on input pin \"in\[7\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[8\] " "No output dependent on input pin \"in\[8\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[9\] " "No output dependent on input pin \"in\[9\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[10\] " "No output dependent on input pin \"in\[10\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[11\] " "No output dependent on input pin \"in\[11\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[12\] " "No output dependent on input pin \"in\[12\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[13\] " "No output dependent on input pin \"in\[13\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[14\] " "No output dependent on input pin \"in\[14\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[15\] " "No output dependent on input pin \"in\[15\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[16\] " "No output dependent on input pin \"in\[16\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[17\] " "No output dependent on input pin \"in\[17\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[18\] " "No output dependent on input pin \"in\[18\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[19\] " "No output dependent on input pin \"in\[19\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[20\] " "No output dependent on input pin \"in\[20\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[21\] " "No output dependent on input pin \"in\[21\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[22\] " "No output dependent on input pin \"in\[22\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[23\] " "No output dependent on input pin \"in\[23\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[24\] " "No output dependent on input pin \"in\[24\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[25\] " "No output dependent on input pin \"in\[25\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[26\] " "No output dependent on input pin \"in\[26\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[27\] " "No output dependent on input pin \"in\[27\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[28\] " "No output dependent on input pin \"in\[28\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[29\] " "No output dependent on input pin \"in\[29\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[30\] " "No output dependent on input pin \"in\[30\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[31\] " "No output dependent on input pin \"in\[31\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[32\] " "No output dependent on input pin \"in\[32\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[33\] " "No output dependent on input pin \"in\[33\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[34\] " "No output dependent on input pin \"in\[34\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[35\] " "No output dependent on input pin \"in\[35\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[36\] " "No output dependent on input pin \"in\[36\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[37\] " "No output dependent on input pin \"in\[37\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[38\] " "No output dependent on input pin \"in\[38\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[39\] " "No output dependent on input pin \"in\[39\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[40\] " "No output dependent on input pin \"in\[40\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[41\] " "No output dependent on input pin \"in\[41\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[42\] " "No output dependent on input pin \"in\[42\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[42]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[43\] " "No output dependent on input pin \"in\[43\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[43]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[44\] " "No output dependent on input pin \"in\[44\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[45\] " "No output dependent on input pin \"in\[45\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[45]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[46\] " "No output dependent on input pin \"in\[46\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[47\] " "No output dependent on input pin \"in\[47\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[48\] " "No output dependent on input pin \"in\[48\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[48]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[49\] " "No output dependent on input pin \"in\[49\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[49]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[50\] " "No output dependent on input pin \"in\[50\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[50]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[51\] " "No output dependent on input pin \"in\[51\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[51]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[52\] " "No output dependent on input pin \"in\[52\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[52]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[53\] " "No output dependent on input pin \"in\[53\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[53]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[54\] " "No output dependent on input pin \"in\[54\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[54]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[55\] " "No output dependent on input pin \"in\[55\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[55]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[56\] " "No output dependent on input pin \"in\[56\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[56]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[57\] " "No output dependent on input pin \"in\[57\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[57]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[58\] " "No output dependent on input pin \"in\[58\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[58]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[59\] " "No output dependent on input pin \"in\[59\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[59]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[60\] " "No output dependent on input pin \"in\[60\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[60]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[61\] " "No output dependent on input pin \"in\[61\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[61]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[62\] " "No output dependent on input pin \"in\[62\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[62]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[63\] " "No output dependent on input pin \"in\[63\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[63]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[64\] " "No output dependent on input pin \"in\[64\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|in[64]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[9\] " "No output dependent on input pin \"key\[9\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|key[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[17\] " "No output dependent on input pin \"key\[17\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|key[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[25\] " "No output dependent on input pin \"key\[25\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|key[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[33\] " "No output dependent on input pin \"key\[33\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|key[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[41\] " "No output dependent on input pin \"key\[41\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|key[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[49\] " "No output dependent on input pin \"key\[49\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|key[49]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[57\] " "No output dependent on input pin \"key\[57\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680599092158 "|main|key[57]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680599092158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "128 " "Implemented 128 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680599092163 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680599092163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680599092163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680599092192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 04 16:04:52 2023 " "Processing ended: Tue Apr 04 16:04:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680599092192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680599092192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680599092192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680599092192 ""}
