Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Admin00/Documents/Polito/Specification and simulation of digital systems/Mini assignment/subtractor_16_s/subtractor_16_s/subtractor_16_s_tb_isim_beh.exe -prj C:/Users/Admin00/Documents/Polito/Specification and simulation of digital systems/Mini assignment/subtractor_16_s/subtractor_16_s/subtractor_16_s_tb_beh.prj work.subtractor_16_s_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Admin00/Documents/Polito/Specification and simulation of digital systems/Mini assignment/subtractor_16_s/subtractor_16_s/ipcore_dir/subtractor_16_s_core.vhd" into library work
Parsing VHDL file "C:/Users/Admin00/Documents/Polito/Specification and simulation of digital systems/Mini assignment/subtractor_16_s/subtractor_16_s/top_level_subtractor_16_s.vhd" into library work
Parsing VHDL file "C:/Users/Admin00/Documents/Polito/Specification and simulation of digital systems/Mini assignment/subtractor_16_s/subtractor_16_s/subtractor_16_s_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package std_logic_textio
Compiling package numeric_std
Compiling package xbip_addsub_v2_0_comp
Compiling package bip_utils_pkg_v2_0
Compiling package bip_usecase_utils_pkg_v2_0
Compiling package c_addsub_pkg_v11_0
Compiling package xbip_pipe_v2_0_xst_comp
Compiling package c_reg_fd_v11_0_comp
Compiling architecture behavioral of entity c_reg_fd_v11_0 [\c_reg_fd_v11_0(17,"0","0",1,0,1...]
Compiling architecture behavioral of entity c_addsub_v11_0_legacy [\c_addsub_v11_0_legacy(16,16,17,...]
Compiling architecture behavioral of entity c_addsub_v11_0 [\c_addsub_v11_0(0,"spartan6",0,1...]
Compiling architecture subtractor_16_s_core_a of entity subtractor_16_s_core [subtractor_16_s_core_default]
Compiling architecture behavioral of entity top_level_subtractor_16_s [top_level_subtractor_16_s_defaul...]
Compiling architecture behavior of entity subtractor_16_s_tb
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
Compiled 22 VHDL Units
Built simulation executable C:/Users/Admin00/Documents/Polito/Specification and simulation of digital systems/Mini assignment/subtractor_16_s/subtractor_16_s/subtractor_16_s_tb_isim_beh.exe
Fuse Memory Usage: 41220 KB
Fuse CPU Usage: 874 ms
