"{\n  \"Subsections\": {\n    \"Introduction\": [\n      \"Purpose and Scope\",\n      \"Features and Capabilities\",\n      \"Standards Compliance\",\n      \"External Dependencies and Assumptions\",\n      \"Supported Modes and Speeds\",\n      \"Use Cases and System Context\",\n      \"Limitations and Out-of-Scope\"\n    ],\n    \"Architecture\": [\n      \"Top-Level Block Diagram and Composition\",\n      \"Data Path Overview\",\n      \"Control and Status Path\",\n      \"Clock and Reset Domains\",\n      \"Clock-Domain Crossing Strategy\",\n      \"Memory/Buffer Architecture and Arbitration\",\n      \"Address Map Partitioning\",\n      \"DMA Architecture\",\n      \"Interrupt Architecture\",\n      \"Power Management and Link State Control\"\n    ],\n    \"Operation\": [\n      \"Reset and Initialization Sequence\",\n      \"Attach/Detach, USB Reset, and Speed Negotiation\",\n      \"Suspend/Resume and Remote Wakeup\",\n      \"Receive Path Operation\",\n      \"Transmit Path Operation\",\n      \"Endpoint Policy and Buffer Management\",\n      \"Memory Arbitration Behavior\",\n      \"Wishbone Transaction Sequencing and Acknowledge\",\n      \"Error Detection, Reporting, and Recovery\",\n      \"Timing and Latency Considerations\",\n      \"Corner Cases and Sequencing Rules\"\n    ],\n    \"Register Map\": [\n      \"Addressing Scheme and Regions\",\n      \"System/Core Registers\",\n      \"Interrupt Masks and Status\",\n      \"Per-Endpoint Windows (CSR, INT, BUF0, BUF1)\",\n      \"Vendor/PHY Access Registers\",\n      \"Resume/Wakeup Control\",\n      \"Memory Access Window and Alignment\",\n      \"Reset Values and Access Types\"\n    ],\n    \"Interface Specifications\": [\n      \"Clock and Reset Interfaces\",\n      \"Wishbone Slave Interface\",\n      \"UTMI PHY Data and Control Interface\",\n      \"External SSRAM Interface\",\n      \"DMA Handshake Interface\",\n      \"Interrupt Outputs\",\n      \"Power and Status Signals\",\n      \"Timing and Handshake Requirements\",\n      \"Signal Polarity and Conventions\"\n    ],\n    \"Parameterization and Configuration\": [\n      \"Generic Parameters (Address Widths, Buffer Sizes)\",\n      \"Build-Time Macros and Options\",\n      \"Endpoint Presence and Configuration\",\n      \"Address Split Configuration\",\n      \"Timing and Protocol Constants\",\n      \"Simulation and Debug Options\",\n      \"Configuration Constraints and Dependencies\"\n    ],\n    \"Module Hierarchy and Integration Notes\": [\n      \"Submodule Overview and Responsibilities\",\n      \"Hierarchical Connectivity and Interfaces\",\n      \"CDC Boundaries and Synchronization\",\n      \"Reset Distribution and Power-Up\",\n      \"Memory Arbiter Integration\",\n      \"Software Integration Guidelines\",\n      \"Addressing and Alignment Guidelines\",\n      \"Remote Wakeup Integration\",\n      \"Verification and Bring-Up Notes\",\n      \"Known Limitations and Best Practices\"\n    ]\n  }\n}"