============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Nov 08 2025  10:44:48 pm
  Module:                 cabbage_pipelined
  Operating conditions:   PVT_1P2V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (284 ps) Setup Check with Pin ctrl_reg[26]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) c1_pipe_reg[10][1]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl_reg[26]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     104                  
       Uncertainty:-       0                  
     Required Time:=    1896                  
      Launch Clock:-       0                  
         Data Path:-    1612                  
             Slack:=     284                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  c1_pipe_reg[10][1]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  c1_pipe_reg[10][1]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  c1_pipe_reg[10][1]/Q   -       CLK->Q R     dffrq_1x      17 53.7   254   316     316    (-,-) 
  g705833/X              -       A->X   F     nor2_1x        2  6.7   102   109     424    (-,-) 
  g705293/X              -       A->X   R     nor3_1x        1  3.7    95    81     505    (-,-) 
  g704871/X              -       A->X   F     oai21_1x       1  3.6    88    48     553    (-,-) 
  g704588/X              -       A1->X  F     ao22_1x        5 16.2    64   121     674    (-,-) 
  g704527/X              -       A->X   R     inv_1x         4 13.1    70    64     738    (-,-) 
  g704164/X              -       A0->X  F     aoi22_1x       5 16.2   130   100     838    (-,-) 
  g702846/X              -       C->X   F     oa21_1x        1  3.6    28    74     911    (-,-) 
  g702837/X              -       C->X   F     ao21_1x        2  7.0    38    89    1000    (-,-) 
  g702804/X              -       A->X   F     oa21_1x        1  3.6    28    70    1070    (-,-) 
  g702788/X              -       C->X   F     ao21_1x        1  3.6    29    78    1148    (-,-) 
  g702759/X              -       C->X   F     oa21_1x        1  3.6    32    53    1202    (-,-) 
  g702725/X              -       C->X   R     aoi21_1x       1  4.9    94    66    1267    (-,-) 
  g702663/X              -       S->X   F     mux2_1x       10 32.1   126   228    1495    (-,-) 
  g702651/X              -       A->X   R     inv_1x         8 24.6   129   117    1612    (-,-) 
  ctrl_reg[26]/D         -       -      R     dffrq_1x       8    -     -     0    1612    (-,-) 
#------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[26]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 2: MET (362 ps) Setup Check with Pin ctrl_reg[28]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) c1_pipe_reg[12][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) ctrl_reg[28]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     154                  
       Uncertainty:-       0                  
     Required Time:=    1846                  
      Launch Clock:-       0                  
         Data Path:-    1483                  
             Slack:=     362                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  c1_pipe_reg[12][1]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  c1_pipe_reg[12][1]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  c1_pipe_reg[12][1]/Q   -       CLK->Q R     dffrq_1x      17 54.0   256   317     317    (-,-) 
  g99/X                  -       A->X   F     aoi21_1x       2  6.5    96    84     401    (-,-) 
  g97/X                  -       A1->X  R     oai22_1x       1  3.5    84    67     468    (-,-) 
  g96/X                  -       C->X   F     aoi21_1x       1  3.6    62    42     510    (-,-) 
  g95/X                  -       C->X   R     aoi21_1x       5 16.2   179   140     650    (-,-) 
  g704528/X              -       A->X   F     inv_1x         4 13.1    80    83     732    (-,-) 
  g704158/X              -       B0->X  R     aoi22_1x       6 19.8   226   169     902    (-,-) 
  g702866/X              -       C->X   R     ao21_1x        1  3.7    37    86     988    (-,-) 
  g702850/X              -       C->X   R     oa21_1x        1  3.6    27    66    1054    (-,-) 
  g702843/X              -       C->X   F     oai21_1x       2  6.1    92    51    1105    (-,-) 
  g702828/X              -       A->X   R     nand3_1x       1  3.6    58    57    1162    (-,-) 
  g702798/X              -       A1->X  F     aoi22_1x       1  4.9    72    47    1208    (-,-) 
  g702747/X              -       S->X   R     mux2_1x        6 19.2   101   167    1376    (-,-) 
  g702731/X              -       A->X   F     inv_1x        10 31.2   101   108    1483    (-,-) 
  ctrl_reg[28]/D         -       -      F     dffrq_1x      10    -     -     0    1483    (-,-) 
#------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[28]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 3: MET (379 ps) Setup Check with Pin ctrl_reg[24]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) c1_pipe_reg[8][3]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl_reg[24]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      99                  
       Uncertainty:-       0                  
     Required Time:=    1901                  
      Launch Clock:-       0                  
         Data Path:-    1522                  
             Slack:=     379                  

Launch clock path:
#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  clk                   (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  c1_pipe_reg[8][3]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  c1_pipe_reg[8][3]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  c1_pipe_reg[8][3]/Q   -       CLK->Q R     dffrq_1x      14 46.6   222   296     296    (-,-) 
  g706761/X             -       A->X   F     inv_1x         2  6.3    73    61     356    (-,-) 
  g706282/X             -       A->X   F     or2_1x         1  3.6    31    86     442    (-,-) 
  g704587/X             -       A0->X  F     ao22_1x        5 18.5    70   118     560    (-,-) 
  g704526/X             -       A->X   R     inv_1x         4 15.6    81    74     633    (-,-) 
  g704155/X             -       A0->X  F     aoi22_1x       6 19.3   123   115     749    (-,-) 
  g702882/X             -       C->X   F     oa21_1x        1  3.6    28    73     821    (-,-) 
  g702856/X             -       C->X   F     ao21_1x        2  7.0    38    89     910    (-,-) 
  g702827/X             -       A->X   F     oa21_1x        1  3.6    27    70     980    (-,-) 
  g702812/X             -       C->X   F     ao21_1x        1  3.6    29    78    1058    (-,-) 
  g702797/X             -       C->X   F     oa21_1x        1  3.6    30    53    1111    (-,-) 
  g702776/X             -       C->X   R     aoi21_1x       1  4.9    84    65    1176    (-,-) 
  g702729/X             -       S->X   F     mux2_1x       12 38.6   146   241    1418    (-,-) 
  g702706/X             -       A->X   R     inv_1x         6 18.7   112   104    1522    (-,-) 
  ctrl_reg[24]/D        -       -      R     dffrq_1x       6    -     -     0    1522    (-,-) 
#-----------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[24]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 4: MET (417 ps) Setup Check with Pin ctrl_reg[29]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) c1_pipe_reg[28][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) ctrl_reg[29]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     153                  
       Uncertainty:-       0                  
     Required Time:=    1847                  
      Launch Clock:-       0                  
         Data Path:-    1430                  
             Slack:=     417                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  c1_pipe_reg[28][2]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  c1_pipe_reg[28][2]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  c1_pipe_reg[28][2]/Q   -       CLK->Q R     dffrq_1x      15 47.6   227   298     298    (-,-) 
  g706763/X              -       A->X   F     inv_1x         2  6.3    74    61     360    (-,-) 
  g706285/X              -       A->X   F     or2_1x         1  3.6    31    86     445    (-,-) 
  g704878/X              -       A0->X  R     aoi22_1x       1  3.6    70    55     501    (-,-) 
  g704704/X              -       C->X   R     ao21_1x        1  3.6    39    60     561    (-,-) 
  g704591/X              -       C->X   F     oai21_1x       5 16.2   136    94     655    (-,-) 
  g704177/X              -       B0->X  R     aoi22_1x       7 21.7   242   192     846    (-,-) 
  drc_bufs707004/X       -       A->X   R     buf_1x         2  6.9    50   105     952    (-,-) 
  g702873/X              -       A1->X  F     oai22_1x       1  3.6    70    43     995    (-,-) 
  g702834/X              -       C->X   R     aoi21_1x       1  3.5    67    64    1059    (-,-) 
  g702815/X              -       C->X   F     aoi21_1x       1  4.9    89    43    1101    (-,-) 
  g702780/X              -       S->X   R     mux2_1x       12 38.8   190   228    1329    (-,-) 
  g702768/X              -       A->X   F     inv_1x         6 18.6    94   102    1430    (-,-) 
  ctrl_reg[29]/D         -       -      F     dffrq_1x       6    -     -     0    1430    (-,-) 
#------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[29]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 5: MET (424 ps) Setup Check with Pin ctrl_reg[27]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) c1_pipe_reg[26][1]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl_reg[27]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     101                  
       Uncertainty:-       0                  
     Required Time:=    1899                  
      Launch Clock:-       0                  
         Data Path:-    1475                  
             Slack:=     424                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  c1_pipe_reg[26][1]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  c1_pipe_reg[26][1]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  c1_pipe_reg[26][1]/Q   -       CLK->Q R     dffrq_1x      17 53.6   254   316     316    (-,-) 
  g705779/X              -       A->X   F     nand2_1x       1  3.5    81    58     374    (-,-) 
  g705305/X              -       C->X   R     oai21_1x       1  3.7    65    45     419    (-,-) 
  g704877/X              -       A1->X  F     oai22_1x       1  3.6    74    47     466    (-,-) 
  g704703/X              -       C->X   F     oa21_1x        1  3.6    29    65     531    (-,-) 
  g704590/X              -       C->X   F     ao21_1x        5 23.1    82   129     660    (-,-) 
  g704529/X              -       A->X   R     inv_1x         4 20.6   105    92     752    (-,-) 
  g704168/X              -       A1->X  F     aoi22_1x       7 21.8   154   121     873    (-,-) 
  drc_bufs706994/X       -       A->X   F     buf_1x         2  6.8    39    92     965    (-,-) 
  g702871/X              -       A1->X  R     aoi22_1x       1  3.7    76    54    1019    (-,-) 
  g702841/X              -       A->X   F     aoi21_1x       1  3.6    43    44    1063    (-,-) 
  g702831/X              -       C->X   R     aoi21_1x       1  4.9    86    68    1131    (-,-) 
  g702801/X              -       S->X   F     mux2_1x       11 35.3   135   234    1365    (-,-) 
  g702794/X              -       A->X   R     inv_1x         7 21.4   119   110    1475    (-,-) 
  ctrl_reg[27]/D         -       -      R     dffrq_1x       7    -     -     0    1475    (-,-) 
#------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[27]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 6: MET (428 ps) Setup Check with Pin ctrl_reg[30]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) c1_pipe_reg[14][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) ctrl_reg[30]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     158                  
       Uncertainty:-       0                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-    1414                  
             Slack:=     428                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  c1_pipe_reg[14][1]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  c1_pipe_reg[14][1]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  c1_pipe_reg[14][1]/Q   -       CLK->Q R     dffrq_1x      17 53.8   255   316     316    (-,-) 
  g705866/X              -       A->X   F     nand2_1x       2  6.5    95    79     395    (-,-) 
  g705051/X              -       A->X   R     aoi21_1x       1  3.5    67    61     456    (-,-) 
  g704869/X              -       C->X   F     aoi21_1x       1  3.6    63    39     495    (-,-) 
  g704592/X              -       A1->X  F     oa22_1x        5 19.9    77   128     623    (-,-) 
  g704531/X              -       A->X   R     inv_1x         3 11.9    68    64     687    (-,-) 
  g704165/X              -       B0->X  F     aoi22_1x       3  9.9    98    75     762    (-,-) 
  g702838/X              -       A1->X  F     ao22_1x        2  7.0    39    98     860    (-,-) 
  g702796/X              -       A->X   F     oa21_1x        1  3.6    27    70     930    (-,-) 
  g702772/X              -       C->X   F     ao21_1x        1  3.6    29    78    1008    (-,-) 
  g702756/X              -       C->X   F     oa21_1x        1  3.6    31    53    1062    (-,-) 
  g702724/X              -       C->X   R     aoi21_1x       1  4.9    85    65    1127    (-,-) 
  g702662/X              -       S->X   R     muxi2_1x       2  6.6   170   156    1283    (-,-) 
  g702650/X              -       A->X   F     inv_1x        10 31.2   115   131    1414    (-,-) 
  ctrl_reg[30]/D         -       -      F     dffrq_1x      10    -     -     0    1414    (-,-) 
#------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[30]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 7: MET (452 ps) Setup Check with Pin ctrl_reg[31]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) c1_pipe_reg[30][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) ctrl_reg[31]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     145                  
       Uncertainty:-       0                  
     Required Time:=    1855                  
      Launch Clock:-       0                  
         Data Path:-    1403                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  c1_pipe_reg[30][1]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  c1_pipe_reg[30][1]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  c1_pipe_reg[30][1]/Q   -       CLK->Q R     dffrq_1x      17 53.6   254   316     316    (-,-) 
  g705778/X              -       A->X   F     nand2_1x       1  3.5    81    58     374    (-,-) 
  g705306/X              -       C->X   R     oai21_1x       1  3.6    64    45     419    (-,-) 
  g705029/X              -       C->X   R     ao21_1x        1  3.6    36    59     477    (-,-) 
  g704879/X              -       C->X   F     oai21_1x       1  3.6    76    44     522    (-,-) 
  g704702/X              -       C->X   F     oa21_1x        1  3.6    28    65     587    (-,-) 
  g704594/X              -       C->X   F     ao21_1x        5 18.5    69   119     706    (-,-) 
  g704176/X              -       B0->X  R     aoi22_1x       7 21.8   244   179     885    (-,-) 
  drc_bufs707014/X       -       A->X   R     buf_1x         2  6.6    49   104     989    (-,-) 
  g702895/X              -       B0->X  F     oai22_1x       1  3.6    84    51    1040    (-,-) 
  g702840/X              -       C->X   R     aoi21_1x       1  3.5    67    67    1107    (-,-) 
  g702830/X              -       C->X   F     aoi21_1x       1  4.9    86    43    1149    (-,-) 
  g702800/X              -       S->X   R     mux2_1x        7 22.3   115   180    1329    (-,-) 
  g702793/X              -       A->X   F     inv_1x         5 14.7    64    74    1403    (-,-) 
  ctrl_reg[31]/D         -       -      F     dffrq_1x       5    -     -     0    1403    (-,-) 
#------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[31]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 8: MET (492 ps) Setup Check with Pin ctrl_reg[20]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) c1_pipe_reg[4][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) ctrl_reg[20]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     153                  
       Uncertainty:-       0                  
     Required Time:=    1847                  
      Launch Clock:-       0                  
         Data Path:-    1354                  
             Slack:=     492                  

Launch clock path:
#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  clk                   (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  c1_pipe_reg[4][1]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  c1_pipe_reg[4][1]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  c1_pipe_reg[4][1]/Q   -       CLK->Q R     dffrq_1x      17 53.7   254   316     316    (-,-) 
  g705834/X             -       A->X   F     nor2_1x        2  6.6   102   108     424    (-,-) 
  g705748/X             -       A->X   R     inv_1x         1  3.3    43    35     458    (-,-) 
  g705303/X             -       A->X   F     nand2_1x       1  3.7    32    34     492    (-,-) 
  g704875/X             -       A->X   R     aoi21_1x       1  3.6    68    48     540    (-,-) 
  g704761/X             -       C->X   F     oai21_1x       4 13.1   102    91     630    (-,-) 
  g704698/X             -       A->X   R     inv_1x         3  9.9    68    64     695    (-,-) 
  g704391/X             -       A1->X  F     aoi22_1x       5 16.2   130    90     785    (-,-) 
  g702822/X             -       C->X   F     oa21_1x        1  3.6    28    74     858    (-,-) 
  g702808/X             -       C->X   F     ao21_1x        2  7.0    38    89     947    (-,-) 
  g702762/X             -       A->X   R     oai21_1x       1  3.2    60    48     995    (-,-) 
  g702726/X             -       B->X   F     nand2_1x       1  4.9    39    48    1043    (-,-) 
  g702664/X             -       S->X   R     mux2_1x       11 35.0   171   204    1248    (-,-) 
  g702652/X             -       A->X   F     inv_1x         7 21.8    95   107    1354    (-,-) 
  ctrl_reg[20]/D        -       -      F     dffrq_1x       7    -     -     0    1354    (-,-) 
#-----------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[20]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 9: MET (510 ps) Setup Check with Pin ctrl_reg[23]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) c1_pipe_reg[22][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) ctrl_reg[23]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     144                  
       Uncertainty:-       0                  
     Required Time:=    1856                  
      Launch Clock:-       0                  
         Data Path:-    1346                  
             Slack:=     510                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  c1_pipe_reg[22][1]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  c1_pipe_reg[22][1]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  c1_pipe_reg[22][1]/Q   -       CLK->Q R     dffrq_1x      17 53.7   254   316     316    (-,-) 
  g705811/X              -       A->X   F     nor2_1x        2  6.6   102   108     424    (-,-) 
  g705741/X              -       A->X   R     inv_1x         1  3.3    43    35     458    (-,-) 
  g705294/X              -       A->X   F     nand2_1x       1  3.7    32    34     492    (-,-) 
  g704872/X              -       A->X   R     aoi21_1x       1  3.6    68    48     540    (-,-) 
  g704763/X              -       C->X   F     oai21_1x       4 13.1   122    91     630    (-,-) 
  g704700/X              -       A->X   R     inv_1x         3  9.9    73    67     698    (-,-) 
  g704401/X              -       A1->X  F     aoi22_1x       8 24.3   162   120     818    (-,-) 
  g702864/X              -       A->X   F     oa21_1x        2  6.1    39    98     916    (-,-) 
  g702847/X              -       A->X   F     or2_1x         1  3.7    30    78     993    (-,-) 
  g702813/X              -       A->X   R     aoi21_1x       1  3.6    65    47    1041    (-,-) 
  g702799/X              -       C->X   F     oai21_1x       1  4.9    50    58    1099    (-,-) 
  g702746/X              -       S->X   R     mux2_1x        9 28.0   142   187    1286    (-,-) 
  g702730/X              -       A->X   F     inv_1x         3  8.6    59    60    1346    (-,-) 
  ctrl_reg[23]/D         -       -      F     dffrq_1x       3    -     -     0    1346    (-,-) 
#------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[23]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 10: MET (518 ps) Setup Check with Pin ctrl_reg[25]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) c1_pipe_reg[24][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl_reg[25]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     104                  
       Uncertainty:-       0                  
     Required Time:=    1895                  
      Launch Clock:-       0                  
         Data Path:-    1378                  
             Slack:=     518                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  c1_pipe_reg[24][2]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  c1_pipe_reg[24][2]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  c1_pipe_reg[24][2]/Q   -       CLK->Q R     dffrq_1x       6 21.3   110   224     224    (-,-) 
  g706762/X              -       A->X   F     inv_1x         2  6.3    46    47     270    (-,-) 
  g706286/X              -       A->X   F     or2_1x         1  3.6    31    79     350    (-,-) 
  g704880/X              -       A0->X  R     aoi22_1x       1  3.6    70    55     405    (-,-) 
  g704705/X              -       C->X   R     ao21_1x        1  3.7    38    60     465    (-,-) 
  g704593/X              -       C->X   R     oa21_1x        5 21.2   108   117     582    (-,-) 
  g704532/X              -       A->X   F     inv_1x         4 17.7    69    79     662    (-,-) 
  g704170/X              -       B0->X  R     aoi22_2x       9 29.1   180   138     799    (-,-) 
  g703234/X              -       A->X   F     nand2_1x       2  6.2    75    70     869    (-,-) 
  g702961/X              -       A->X   R     nand2_1x       1  3.6    47    47     915    (-,-) 
  g702916/X              -       C->X   F     oai21_1x       1  3.6    66    48     963    (-,-) 
  g702855/X              -       C->X   R     aoi21_1x       1  4.9    78    72    1035    (-,-) 
  g702832/X              -       S->X   F     mux2_1x       10 32.3   127   224    1260    (-,-) 
  g702826/X              -       A->X   R     inv_1x         8 24.9   131   118    1378    (-,-) 
  ctrl_reg[25]/D         -       -      R     dffrq_1x       8    -     -     0    1378    (-,-) 
#------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[25]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 11: MET (562 ps) Setup Check with Pin ctrl_reg[21]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) c1_pipe_reg[20][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) ctrl_reg[21]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     152                  
       Uncertainty:-       0                  
     Required Time:=    1848                  
      Launch Clock:-       0                  
         Data Path:-    1286                  
             Slack:=     562                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  c1_pipe_reg[20][1]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  c1_pipe_reg[20][1]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  c1_pipe_reg[20][1]/Q   -       CLK->Q R     dffrq_1x      17 54.0   256   317     317    (-,-) 
  g143/X                 -       A->X   F     oai21_1x       2  6.7    97    85     402    (-,-) 
  g141/X                 -       A->X   R     aoi21_1x       1  3.6    69    62     464    (-,-) 
  g140/X                 -       C->X   F     oai21_1x       4 13.1   102    91     555    (-,-) 
  g139/X                 -       A->X   R     inv_1x         3  9.9    68    64     620    (-,-) 
  g138/X                 -       B0->X  F     oai22_1x       5 16.0   126   105     724    (-,-) 
  g702884/X              -       A->X   R     oai21_1x       2  6.5    98    88     813    (-,-) 
  g702851/X              -       A->X   F     nand2_1x       1  3.7    44    45     857    (-,-) 
  g702835/X              -       A->X   R     aoi21_1x       1  3.6    65    51     908    (-,-) 
  g702814/X              -       C->X   F     oai21_1x       1  4.9    49    58     966    (-,-) 
  g702779/X              -       S->X   R     mux2_1x       13 41.7   202   226    1192    (-,-) 
  g702767/X              -       A->X   F     inv_1x         5 15.2    90    94    1286    (-,-) 
  ctrl_reg[21]/D         -       -      F     dffrq_1x       5    -     -     0    1286    (-,-) 
#------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[21]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 12: MET (590 ps) Setup Check with Pin ctrl_reg[22]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) c1_pipe_reg[6][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) ctrl_reg[22]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     143                  
       Uncertainty:-       0                  
     Required Time:=    1857                  
      Launch Clock:-       0                  
         Data Path:-    1268                  
             Slack:=     590                  

Launch clock path:
#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  clk                   (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  c1_pipe_reg[6][1]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  c1_pipe_reg[6][1]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  c1_pipe_reg[6][1]/Q   -       CLK->Q R     dffrq_1x      17 53.7   254   316     316    (-,-) 
  g705814/X             -       A->X   F     nor2_1x        2  6.6   102   108     424    (-,-) 
  g705742/X             -       A->X   R     inv_1x         1  3.3    43    35     458    (-,-) 
  g705296/X             -       A->X   F     nand2_1x       1  3.7    32    34     492    (-,-) 
  g704873/X             -       A->X   R     aoi21_1x       1  3.6    68    48     540    (-,-) 
  g704760/X             -       C->X   F     oai21_1x       4 13.1   122    91     630    (-,-) 
  g704697/X             -       A->X   R     inv_1x         3  9.9    73    67     698    (-,-) 
  g704394/X             -       A1->X  F     aoi22_1x       5 16.2   130    92     789    (-,-) 
  g702836/X             -       C->X   F     oa21_1x        1  3.6    28    74     863    (-,-) 
  g702823/X             -       C->X   F     ao21_1x        2  7.0    38    89     952    (-,-) 
  g702790/X             -       A->X   R     oai21_1x       1  3.2    63    48    1000    (-,-) 
  g702764/X             -       B->X   F     nand2_1x       1  4.9    39    49    1049    (-,-) 
  g702680/X             -       S->X   R     mux2_1x        8 24.2   123   173    1222    (-,-) 
  g702672/X             -       A->X   F     inv_1x         2  5.5    47    45    1267    (-,-) 
  ctrl_reg[22]/D        -       -      F     dffrq_1x       2    -     -     0    1268    (-,-) 
#-----------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[22]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 13: MET (732 ps) Setup Check with Pin ctrl_reg[10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) d0_1_pipe_reg[20][3]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl_reg[10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     133                  
       Uncertainty:-       0                  
     Required Time:=    1866                  
      Launch Clock:-       0                  
         Data Path:-    1134                  
             Slack:=     732                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  clk                      (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  d0_1_pipe_reg[20][3]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  d0_1_pipe_reg[20][3]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  d0_1_pipe_reg[20][3]/Q   -       CLK->Q R     sdffrq_1x     12 37.7   231   293     293    (-,-) 
  g594236/X                -       A->X   F     nor2_1x        2  6.4    94   102     395    (-,-) 
  g593669/X                -       A->X   R     nor3_1x        2  6.0   122   101     496    (-,-) 
  g593153/X                -       A->X   R     or2_1x         1  3.4    30    77     574    (-,-) 
  g592144/X                -       B->X   F     oai21_1x       1  3.5    62    35     608    (-,-) 
  g592073/X                -       C->X   R     oai21_1x       1  4.9    70    46     654    (-,-) 
  g591909__5107/X          -       S->X   F     mux2_1x       18 54.7   193   277     932    (-,-) 
  g591867/X                -       A->X   R     inv_1x        16 47.0   233   203    1134    (-,-) 
  ctrl_reg[10]/D           -       -      R     dffrq_1x      16    -     -     0    1134    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[10]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 14: MET (758 ps) Setup Check with Pin ctrl_reg[13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) d0_1_pipe_reg[26][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl_reg[13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     139                  
       Uncertainty:-       0                  
     Required Time:=    1861                  
      Launch Clock:-       0                  
         Data Path:-    1103                  
             Slack:=     758                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  clk                      (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  d0_1_pipe_reg[26][2]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  d0_1_pipe_reg[26][2]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  d0_1_pipe_reg[26][2]/Q   -       CLK->Q R     dffrq_1x      16 50.9   242   308     308    (-,-) 
  g861412/X                -       A->X   F     inv_1x         2  6.9    79    66     374    (-,-) 
  g861411/X                -       B0->X  F     oa22_1x        1  3.6    33    96     470    (-,-) 
  g861408/X                -       A1->X  F     oa22_1x        1  3.6    33    75     545    (-,-) 
  g861407/X                -       A0->X  R     aoi22_1x       1  4.9    80    64     609    (-,-) 
  g861405/X                -       S->X   F     mux2_1x       17 53.7   190   277     886    (-,-) 
  g591760/X                -       A->X   R     inv_1x        17 52.3   254   217    1103    (-,-) 
  ctrl_reg[13]/D           -       -      R     dffrq_1x      17    -     -     0    1103    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[13]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 15: MET (759 ps) Setup Check with Pin ctrl_reg[8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) d0_1_pipe_reg[16][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl_reg[8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     137                  
       Uncertainty:-       0                  
     Required Time:=    1863                  
      Launch Clock:-       0                  
         Data Path:-    1105                  
             Slack:=     759                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  clk                      (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  d0_1_pipe_reg[16][2]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  d0_1_pipe_reg[16][2]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  d0_1_pipe_reg[16][2]/Q   -       CLK->Q R     dffrq_1x      16 50.9   242   308     308    (-,-) 
  g861423/X                -       A->X   F     inv_1x         2  6.9    79    66     374    (-,-) 
  g861422/X                -       B0->X  F     oa22_1x        1  3.6    33    96     470    (-,-) 
  g861419/X                -       A1->X  F     oa22_1x        1  3.6    33    75     545    (-,-) 
  g861418/X                -       A0->X  R     aoi22_1x       1  4.9    80    64     609    (-,-) 
  g861416/X                -       S->X   F     mux2_1x       18 56.5   199   284     893    (-,-) 
  g591756/X                -       A->X   R     inv_1x        16 49.6   245   212    1105    (-,-) 
  ctrl_reg[8]/D            -       -      R     dffrq_1x      16    -     -     0    1105    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[8]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#----------------------------------------------------------------------------------------



Path 16: MET (779 ps) Setup Check with Pin ctrl_reg[9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) d0_1_pipe_reg[18][3]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl_reg[9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     121                  
       Uncertainty:-       0                  
     Required Time:=    1879                  
      Launch Clock:-       0                  
         Data Path:-    1100                  
             Slack:=     779                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  clk                      (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  d0_1_pipe_reg[18][3]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  d0_1_pipe_reg[18][3]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  d0_1_pipe_reg[18][3]/Q   -       CLK->Q R     dffrq_1x      16 50.9   242   308     308    (-,-) 
  g861443/X                -       A->X   F     inv_1x         2  6.6    78    64     372    (-,-) 
  g861442/X                -       A->X   R     nand2_1x       2  6.5    64    62     434    (-,-) 
  g861448/X                -       A->X   F     nand3_1x       1  3.5    77    47     482    (-,-) 
  g861447/X                -       C->X   R     oai21_1x       1  3.5    63    44     526    (-,-) 
  g861439/X                -       C->X   F     aoi21_1x       1  3.6    34    38     564    (-,-) 
  g147/X                   -       C->X   F     ao21_1x        1  3.5    28    79     643    (-,-) 
  g146/X                   -       C->X   R     oai21_1x       1  4.9    74    36     678    (-,-) 
  g145/X                   -       S->X   F     mux2_2x       21 62.9   139   260     939    (-,-) 
  g591868/X                -       A->X   R     inv_1x        13 38.4   189   161    1100    (-,-) 
  ctrl_reg[9]/D            -       -      R     dffrq_1x      13    -     -     0    1100    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[9]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#----------------------------------------------------------------------------------------



Path 17: MET (785 ps) Setup Check with Pin ctrl_reg[3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) d0_1_pipe_reg[6][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) ctrl_reg[3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     171                  
       Uncertainty:-       0                  
     Required Time:=    1829                  
      Launch Clock:-       0                  
         Data Path:-    1044                  
             Slack:=     785                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  clk                     (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  d0_1_pipe_reg[6][1]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  d0_1_pipe_reg[6][1]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  d0_1_pipe_reg[6][1]/Q   -       CLK->Q R     sdffrq_1x     12 38.2   234   295     295    (-,-) 
  g594187/X               -       A->X   F     nor2_1x        2  6.4    95   102     398    (-,-) 
  g592534/X               -       B->X   F     oa21_1x        1  3.4    28    80     477    (-,-) 
  g592271/X               -       A->X   R     nor3_1x        1  3.6    84    64     542    (-,-) 
  g592156/X               -       C->X   F     oai21_1x       1  4.9    82    64     605    (-,-) 
  g591999__8428/X         -       S->X   R     mux2_1x       16 46.7   224   248     854    (-,-) 
  g591964/X               -       A->X   F     inv_1x        18 50.2   173   190    1044    (-,-) 
  ctrl_reg[3]/D           -       -      F     dffrq_1x      18    -     -     0    1044    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[3]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#----------------------------------------------------------------------------------------



Path 18: MET (834 ps) Setup Check with Pin ctrl_reg[11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) d0_1_pipe_reg[22][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl_reg[11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     138                  
       Uncertainty:-       0                  
     Required Time:=    1862                  
      Launch Clock:-       0                  
         Data Path:-    1027                  
             Slack:=     834                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  clk                      (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  d0_1_pipe_reg[22][2]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  d0_1_pipe_reg[22][2]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  d0_1_pipe_reg[22][2]/Q   -       CLK->Q R     dffrq_1x      16 50.9   242   308     308    (-,-) 
  g861471/X                -       A->X   F     inv_1x         2  6.6    78    64     372    (-,-) 
  g861472/X                -       A->X   R     oai21_1x       1  3.6    64    60     432    (-,-) 
  g861469/X                -       A1->X  F     aoi22_1x       1  3.6    97    43     474    (-,-) 
  g861465/X                -       A1->X  R     oai22_1x       1  4.9    93    77     552    (-,-) 
  g861463/X                -       S->X   F     mux2_1x       16 47.2   171   265     816    (-,-) 
  g591758/X                -       A->X   R     inv_1x        18 52.4   251   211    1027    (-,-) 
  ctrl_reg[11]/D           -       -      R     dffrq_1x      18    -     -     0    1027    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[11]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 19: MET (838 ps) Setup Check with Pin ctrl_reg[14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) d0_1_pipe_reg[28][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl_reg[14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     117                  
       Uncertainty:-       0                  
     Required Time:=    1883                  
      Launch Clock:-       0                  
         Data Path:-    1045                  
             Slack:=     838                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  clk                      (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  d0_1_pipe_reg[28][2]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  d0_1_pipe_reg[28][2]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  d0_1_pipe_reg[28][2]/Q   -       CLK->Q R     dffrq_1x      16 50.9   242   308     308    (-,-) 
  g156/X                   -       A->X   F     inv_1x         2  6.9    79    66     374    (-,-) 
  g153/X                   -       B0->X  F     oa22_1x        1  3.6    33    96     470    (-,-) 
  g150/X                   -       A1->X  F     oa22_1x        1  3.6    33    75     545    (-,-) 
  g149/X                   -       A0->X  R     aoi22_1x       1  4.9    80    64     609    (-,-) 
  g148/X                   -       S->X   F     mux2_1x       18 53.6   190   277     886    (-,-) 
  g591755/X                -       A->X   R     inv_1x        11 32.4   174   159    1045    (-,-) 
  ctrl_reg[14]/D           -       -      R     dffrq_1x      11    -     -     0    1045    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[14]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 20: MET (856 ps) Setup Check with Pin ctrl_reg[12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) d0_1_pipe_reg[24][4]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl_reg[12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     137                  
       Uncertainty:-       0                  
     Required Time:=    1863                  
      Launch Clock:-       0                  
         Data Path:-    1007                  
             Slack:=     856                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  clk                      (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  d0_1_pipe_reg[24][4]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  d0_1_pipe_reg[24][4]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  d0_1_pipe_reg[24][4]/Q   -       CLK->Q R     dffrq_1x      16 50.9   242   308     308    (-,-) 
  g861431/X                -       A->X   F     inv_1x         2  6.3    77    63     371    (-,-) 
  g861430/X                -       A->X   F     or2_1x         1  3.6    31    86     457    (-,-) 
  g861429/X                -       A0->X  R     aoi22_1x       1  4.9    80    63     520    (-,-) 
  g861427/X                -       S->X   F     mux2_1x       17 52.6   187   274     795    (-,-) 
  g591759/X                -       A->X   R     inv_1x        17 50.8   247   212    1007    (-,-) 
  ctrl_reg[12]/D           -       -      R     dffrq_1x      17    -     -     0    1007    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[12]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 21: MET (884 ps) Setup Check with Pin ctrl_reg[15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) d0_1_pipe_reg[30][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl_reg[15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     140                  
       Uncertainty:-       0                  
     Required Time:=    1860                  
      Launch Clock:-       0                  
         Data Path:-     976                  
             Slack:=     884                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  clk                      (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  d0_1_pipe_reg[30][2]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  d0_1_pipe_reg[30][2]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  d0_1_pipe_reg[30][2]/Q   -       CLK->Q R     sdffrq_1x      9 27.5   172   257     257    (-,-) 
  g861457/X                -       A->X   F     inv_1x         2  6.6    62    57     314    (-,-) 
  g861458/X                -       A->X   R     oai21_1x       1  3.6    60    56     370    (-,-) 
  g861455/X                -       A1->X  F     aoi22_1x       1  3.6    49    42     412    (-,-) 
  g861451/X                -       A1->X  R     oai22_1x       1  4.9    92    64     476    (-,-) 
  g861449/X                -       S->X   F     mux2_1x       17 53.8   191   281     757    (-,-) 
  g591757/X                -       A->X   R     inv_1x        17 53.0   257   219     976    (-,-) 
  ctrl_reg[15]/D           -       -      R     dffrq_1x      17    -     -     0     976    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[15]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 22: MET (901 ps) Setup Check with Pin ctrl_reg[2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) d0_1_pipe_reg[4][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) ctrl_reg[2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     158                  
       Uncertainty:-       0                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     940                  
             Slack:=     901                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  clk                     (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  d0_1_pipe_reg[4][1]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  d0_1_pipe_reg[4][1]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  d0_1_pipe_reg[4][1]/Q   -       CLK->Q R     dffrq_1x      16 50.5   240   307     307    (-,-) 
  g593672/X               -       B->X   F     nor2_1x        2  6.7   102   112     419    (-,-) 
  g592536/X               -       A->X   F     oa21_1x        1  3.4    29    82     501    (-,-) 
  g592275/X               -       A->X   R     nor3_1x        1  3.6    84    65     565    (-,-) 
  g592157/X               -       C->X   F     oai21_1x       2  6.8    72    72     637    (-,-) 
  g591997__2398/X         -       B0->X  R     aoi22_1x       7 21.4   238   177     814    (-,-) 
  g591962/X               -       A->X   F     inv_1x         8 23.3   117   126     940    (-,-) 
  ctrl_reg[2]/D           -       -      F     dffrq_1x       8    -     -     0     940    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[2]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#----------------------------------------------------------------------------------------



Path 23: MET (903 ps) Setup Check with Pin ctrl_reg[6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) d0_1_pipe_reg[12][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl_reg[6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     120                  
       Uncertainty:-       0                  
     Required Time:=    1880                  
      Launch Clock:-       0                  
         Data Path:-     977                  
             Slack:=     903                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  clk                      (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  d0_1_pipe_reg[12][2]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  d0_1_pipe_reg[12][2]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  d0_1_pipe_reg[12][2]/Q   -       CLK->Q R     sdffrq_1x     15 47.6   288   329     329    (-,-) 
  g594344/X                -       A->X   F     inv_1x         2  6.9    90    71     400    (-,-) 
  g593455/X                -       A->X   R     oai21_1x       1  3.4    66    60     460    (-,-) 
  g592277/X                -       B1->X  F     aoi22_1x       1  3.4    44    56     516    (-,-) 
  g592163/X                -       A->X   R     nor2_1x        1  4.9    63    55     571    (-,-) 
  g591998__3680/X          -       S->X   F     mux2_1x       14 41.6   154   243     814    (-,-) 
  g591963/X                -       A->X   R     inv_1x        13 37.2   186   162     977    (-,-) 
  ctrl_reg[6]/D            -       -      R     dffrq_1x      13    -     -     0     977    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[6]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#----------------------------------------------------------------------------------------



Path 24: MET (908 ps) Setup Check with Pin ctrl_reg[7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) d0_1_pipe_reg[14][1]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl_reg[7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     111                  
       Uncertainty:-       0                  
     Required Time:=    1889                  
      Launch Clock:-       0                  
         Data Path:-     981                  
             Slack:=     908                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  clk                      (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  d0_1_pipe_reg[14][1]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  d0_1_pipe_reg[14][1]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  d0_1_pipe_reg[14][1]/Q   -       CLK->Q R     sdffrq_1x     14 44.2   268   317     317    (-,-) 
  g593657/X                -       B->X   F     nor2_1x        1  3.6    94    95     412    (-,-) 
  g593135/X                -       C->X   R     aoi21_1x       1  3.6    67    69     481    (-,-) 
  g592276/X                -       A1->X  F     aoi22_1x       1  3.4    43    42     523    (-,-) 
  g592165/X                -       A->X   R     nor2_1x        1  4.9    63    55     578    (-,-) 
  g592002__6260/X          -       S->X   F     mux2_1x       15 48.3   174   260     838    (-,-) 
  g591967/X                -       A->X   R     inv_2x        19 57.0   154   143     981    (-,-) 
  ctrl_reg[7]/D            -       -      R     dffrq_1x      19    -     -     0     981    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[7]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#----------------------------------------------------------------------------------------



Path 25: MET (926 ps) Setup Check with Pin ctrl_reg[5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) d0_1_pipe_reg[10][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl_reg[5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     105                  
       Uncertainty:-       0                  
     Required Time:=    1895                  
      Launch Clock:-       0                  
         Data Path:-     970                  
             Slack:=     926                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  clk                      (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  d0_1_pipe_reg[10][2]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  d0_1_pipe_reg[10][2]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  d0_1_pipe_reg[10][2]/Q   -       CLK->Q R     sdffrq_1x     15 47.6   288   329     329    (-,-) 
  g594336/X                -       A->X   F     inv_1x         2  6.9    90    71     400    (-,-) 
  g593456/X                -       A->X   R     oai21_1x       1  3.4    66    60     460    (-,-) 
  g592278/X                -       B1->X  F     aoi22_1x       1  3.4    44    56     516    (-,-) 
  g592161/X                -       A->X   R     nor2_1x        1  4.9    63    55     571    (-,-) 
  g592001__5526/X          -       S->X   F     mux2_2x       26 77.5   161   276     848    (-,-) 
  g591966/X                -       A->X   R     inv_1x         8 23.0   131   122     970    (-,-) 
  ctrl_reg[5]/D            -       -      R     dffrq_1x       8    -     -     0     970    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[5]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#----------------------------------------------------------------------------------------



Path 26: MET (983 ps) Setup Check with Pin ctrl_reg[4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) d0_1_pipe_reg[8][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl_reg[4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     106                  
       Uncertainty:-       0                  
     Required Time:=    1894                  
      Launch Clock:-       0                  
         Data Path:-     910                  
             Slack:=     983                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  clk                     (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  d0_1_pipe_reg[8][2]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  d0_1_pipe_reg[8][2]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  d0_1_pipe_reg[8][2]/Q   -       CLK->Q R     sdffrq_1x     10 31.8   197   272     272    (-,-) 
  g594335/X               -       A->X   F     inv_1x         2  6.9    69    61     333    (-,-) 
  g593453/X               -       A->X   R     oai21_1x       1  3.4    60    56     390    (-,-) 
  g592279/X               -       B1->X  F     aoi22_1x       1  3.4    43    54     444    (-,-) 
  g592159/X               -       A->X   R     nor2_1x        1  4.9    63    55     499    (-,-) 
  g592000__6783/X         -       S->X   F     mux2_2x       26 82.3   168   283     782    (-,-) 
  g591965/X               -       A->X   R     inv_1x         8 24.3   137   129     910    (-,-) 
  ctrl_reg[4]/D           -       -      R     dffrq_1x       8    -     -     0     910    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[4]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#----------------------------------------------------------------------------------------



Path 27: MET (1162 ps) Setup Check with Pin ctrl_reg[18]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) c1_pipe_reg[2][1]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl_reg[18]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      86                  
       Uncertainty:-       0                  
     Required Time:=    1914                  
      Launch Clock:-       0                  
         Data Path:-     752                  
             Slack:=    1162                  

Launch clock path:
#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  clk                   (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  c1_pipe_reg[2][1]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  c1_pipe_reg[2][1]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  c1_pipe_reg[2][1]/Q   -       CLK->Q R     dffrq_1x       3  9.8    63   189     189    (-,-) 
  g705465/X             -       A->X   F     oai21_1x       3  9.9    67    65     254    (-,-) 
  g704925/X             -       B0->X  R     aoi22_1x       5 15.7   182   142     395    (-,-) 
  g861393/X             -       A->X   F     aoi21_1x       1  3.4    65    57     453    (-,-) 
  g861392/X             -       A->X   F     and2_1x        1  3.6    23    62     515    (-,-) 
  g702839/X             -       A1->X  R     oai22_1x       5 15.5   192   123     638    (-,-) 
  drc_bufs706970/X      -       A->X   F     inv_1x         2  5.9    64    56     694    (-,-) 
  drc_bufs706969/X      -       A->X   R     inv_1x         4 10.9    61    58     752    (-,-) 
  ctrl_reg[18]/D        -       -      R     dffrq_1x       4    -     -     0     752    (-,-) 
#-----------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[18]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 28: MET (1171 ps) Setup Check with Pin ctrl_reg[1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) d0_1_pipe_reg[2][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) ctrl_reg[1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     160                  
       Uncertainty:-       0                  
     Required Time:=    1839                  
      Launch Clock:-       0                  
         Data Path:-     668                  
             Slack:=    1171                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  clk                     (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  d0_1_pipe_reg[2][1]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  d0_1_pipe_reg[2][1]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  d0_1_pipe_reg[2][1]/Q   -       CLK->Q R     dffrq_1x       5 15.6    86   207     207    (-,-) 
  g594162/X               -       A->X   F     nor2_1x        1  3.4    42    53     260    (-,-) 
  g592505/X               -       A->X   R     nor3_1x        1  3.7    86    68     328    (-,-) 
  g592178__4319/X         -       A->X   R     oa21_1x       16 50.8   241   201     530    (-,-) 
  g592142/X               -       A->X   F     inv_2x        18 55.3   128   139     668    (-,-) 
  ctrl_reg[1]/D           -       -      F     dffrq_1x      18    -     -     0     668    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[1]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#----------------------------------------------------------------------------------------



Path 29: MET (1182 ps) Setup Check with Pin ctrl_reg[19]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) c1_pipe_reg[18][1]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl_reg[19]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     125                  
       Uncertainty:-       0                  
     Required Time:=    1874                  
      Launch Clock:-       0                  
         Data Path:-     693                  
             Slack:=    1182                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  c1_pipe_reg[18][1]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  c1_pipe_reg[18][1]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  c1_pipe_reg[18][1]/Q   -       CLK->Q R     dffrq_1x       3 10.0    64   189     189    (-,-) 
  g705464/X              -       A->X   F     oai21_1x       2  9.4    64    64     253    (-,-) 
  g704927/X              -       S->X   R     mux2_1x        9 29.4   146   195     448    (-,-) 
  g33/X                  -       A->X   F     aoi21_1x       1  3.4    56    53     501    (-,-) 
  g32/X                  -       A->X   F     and2_1x        1  3.6    22    61     562    (-,-) 
  g702825/X              -       A1->X  R     oai22_1x       6 16.8   205   131     693    (-,-) 
  ctrl_reg[19]/D         -       -      R     dffrq_1x       6    -     -     0     693    (-,-) 
#------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  ctrl_reg[19]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 30: MET (1792 ps) Late External Delay Assertion at pin ctrl[100]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) L2_pipe_reg[2][0]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[100]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=    1792                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_202_1   

Launch clock path:
#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  clk                   (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  L2_pipe_reg[2][0]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  L2_pipe_reg[2][0]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  L2_pipe_reg[2][0]/Q   -       CLK->Q R     dffrq_1x       6 15.5    86   207     207    (-,-) 
  ctrl[100]             -       -      R     (port)         -    -     -     0     207    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 31: MET (1792 ps) Late External Delay Assertion at pin ctrl[104]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) L2_pipe_reg[4][0]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[104]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=    1792                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_198_1   

Launch clock path:
#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  clk                   (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  L2_pipe_reg[4][0]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  L2_pipe_reg[4][0]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  L2_pipe_reg[4][0]/Q   -       CLK->Q R     dffrq_1x       6 15.5    86   207     207    (-,-) 
  ctrl[104]             -       -      R     (port)         -    -     -     0     207    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 32: MET (1792 ps) Late External Delay Assertion at pin ctrl[105]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) L2_pipe_reg[12][0]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[105]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=    1792                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_197_1   

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  L2_pipe_reg[12][0]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  L2_pipe_reg[12][0]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  L2_pipe_reg[12][0]/Q   -       CLK->Q R     dffrq_1x       6 15.5    86   207     207    (-,-) 
  ctrl[105]              -       -      R     (port)         -    -     -     0     207    (-,-) 
#------------------------------------------------------------------------------------------------



Path 33: MET (1792 ps) Late External Delay Assertion at pin ctrl[107]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) L2_pipe_reg[28][0]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[107]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=    1792                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_195_1   

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  L2_pipe_reg[28][0]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  L2_pipe_reg[28][0]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  L2_pipe_reg[28][0]/Q   -       CLK->Q R     dffrq_1x       6 15.5    86   207     207    (-,-) 
  ctrl[107]              -       -      R     (port)         -    -     -     0     207    (-,-) 
#------------------------------------------------------------------------------------------------



Path 34: MET (1792 ps) Late External Delay Assertion at pin ctrl[108]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) L2_pipe_reg[6][0]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[108]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=    1792                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_194_1   

Launch clock path:
#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  clk                   (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  L2_pipe_reg[6][0]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  L2_pipe_reg[6][0]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  L2_pipe_reg[6][0]/Q   -       CLK->Q R     dffrq_1x       6 15.5    86   207     207    (-,-) 
  ctrl[108]             -       -      R     (port)         -    -     -     0     207    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 35: MET (1792 ps) Late External Delay Assertion at pin ctrl[109]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) L2_pipe_reg[14][0]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[109]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=    1792                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_193_1   

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  L2_pipe_reg[14][0]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  L2_pipe_reg[14][0]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  L2_pipe_reg[14][0]/Q   -       CLK->Q R     dffrq_1x       6 15.5    86   207     207    (-,-) 
  ctrl[109]              -       -      R     (port)         -    -     -     0     207    (-,-) 
#------------------------------------------------------------------------------------------------



Path 36: MET (1792 ps) Late External Delay Assertion at pin ctrl[111]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) L2_pipe_reg[30][0]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[111]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=    1792                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_191_1   

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  L2_pipe_reg[30][0]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  L2_pipe_reg[30][0]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  L2_pipe_reg[30][0]/Q   -       CLK->Q R     dffrq_1x       6 15.5    86   207     207    (-,-) 
  ctrl[111]              -       -      R     (port)         -    -     -     0     207    (-,-) 
#------------------------------------------------------------------------------------------------



Path 37: MET (1792 ps) Late External Delay Assertion at pin ctrl[101]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) L2_pipe_reg[10][0]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[101]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=    1792                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_201_1   

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  L2_pipe_reg[10][0]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  L2_pipe_reg[10][0]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  L2_pipe_reg[10][0]/Q   -       CLK->Q R     dffrq_1x       6 15.4    85   207     207    (-,-) 
  ctrl[101]              -       -      R     (port)         -    -     -     0     207    (-,-) 
#------------------------------------------------------------------------------------------------



Path 38: MET (1792 ps) Late External Delay Assertion at pin ctrl[102]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) L2_pipe_reg[18][0]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[102]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=    1792                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_200_1   

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  L2_pipe_reg[18][0]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  L2_pipe_reg[18][0]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  L2_pipe_reg[18][0]/Q   -       CLK->Q R     dffrq_1x       6 15.4    85   207     207    (-,-) 
  ctrl[102]              -       -      R     (port)         -    -     -     0     207    (-,-) 
#------------------------------------------------------------------------------------------------



Path 39: MET (1792 ps) Late External Delay Assertion at pin ctrl[103]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) L2_pipe_reg[26][0]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[103]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=    1792                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_199_1   

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  L2_pipe_reg[26][0]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  L2_pipe_reg[26][0]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  L2_pipe_reg[26][0]/Q   -       CLK->Q R     dffrq_1x       6 15.4    85   207     207    (-,-) 
  ctrl[103]              -       -      R     (port)         -    -     -     0     207    (-,-) 
#------------------------------------------------------------------------------------------------



Path 40: MET (1792 ps) Late External Delay Assertion at pin ctrl[106]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) L2_pipe_reg[20][0]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[106]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=    1792                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_196_1   

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  L2_pipe_reg[20][0]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  L2_pipe_reg[20][0]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  L2_pipe_reg[20][0]/Q   -       CLK->Q R     dffrq_1x       6 15.4    85   207     207    (-,-) 
  ctrl[106]              -       -      R     (port)         -    -     -     0     207    (-,-) 
#------------------------------------------------------------------------------------------------



Path 41: MET (1792 ps) Late External Delay Assertion at pin ctrl[110]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) L2_pipe_reg[22][0]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[110]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=    1792                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_192_1   

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  L2_pipe_reg[22][0]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  L2_pipe_reg[22][0]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  L2_pipe_reg[22][0]/Q   -       CLK->Q R     dffrq_1x       6 15.4    85   207     207    (-,-) 
  ctrl[110]              -       -      R     (port)         -    -     -     0     207    (-,-) 
#------------------------------------------------------------------------------------------------



Path 42: MET (1823 ps) Late External Delay Assertion at pin ctrl[96]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) L2_pipe_reg[0][0]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[96]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     176                  
             Slack:=    1823                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_206_1   

Launch clock path:
#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  clk                   (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  L2_pipe_reg[0][0]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  L2_pipe_reg[0][0]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  L2_pipe_reg[0][0]/Q   -       CLK->Q R     dffrq_1x       3  6.2    49   176     176    (-,-) 
  ctrl[96]              -       -      R     (port)         -    -     -     0     176    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 43: MET (1823 ps) Late External Delay Assertion at pin ctrl[97]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) L2_pipe_reg[8][0]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[97]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     176                  
             Slack:=    1823                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_205_1   

Launch clock path:
#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  clk                   (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  L2_pipe_reg[8][0]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  L2_pipe_reg[8][0]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  L2_pipe_reg[8][0]/Q   -       CLK->Q R     dffrq_1x       3  6.2    49   176     176    (-,-) 
  ctrl[97]              -       -      R     (port)         -    -     -     0     176    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 44: MET (1823 ps) Late External Delay Assertion at pin ctrl[98]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) L2_pipe_reg[16][0]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[98]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     176                  
             Slack:=    1823                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_204_1   

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  L2_pipe_reg[16][0]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  L2_pipe_reg[16][0]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  L2_pipe_reg[16][0]/Q   -       CLK->Q R     dffrq_1x       3  6.2    49   176     176    (-,-) 
  ctrl[98]               -       -      R     (port)         -    -     -     0     176    (-,-) 
#------------------------------------------------------------------------------------------------



Path 45: MET (1823 ps) Late External Delay Assertion at pin ctrl[99]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) L2_pipe_reg[24][0]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[99]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     176                  
             Slack:=    1823                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_203_1   

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  L2_pipe_reg[24][0]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  L2_pipe_reg[24][0]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  L2_pipe_reg[24][0]/Q   -       CLK->Q R     dffrq_1x       3  6.2    49   176     176    (-,-) 
  ctrl[99]               -       -      R     (port)         -    -     -     0     176    (-,-) 
#------------------------------------------------------------------------------------------------



Path 46: MET (1847 ps) Late External Delay Assertion at pin ctrl[1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[1]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_301_1   

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[1]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  ctrl_reg[1]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[1]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[1]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-----------------------------------------------------------------------------------------



Path 47: MET (1847 ps) Late External Delay Assertion at pin ctrl[2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[2]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_300_1   

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[2]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  ctrl_reg[2]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[2]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[2]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-----------------------------------------------------------------------------------------



Path 48: MET (1847 ps) Late External Delay Assertion at pin ctrl[3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[3]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_299_1   

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[3]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  ctrl_reg[3]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[3]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[3]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-----------------------------------------------------------------------------------------



Path 49: MET (1847 ps) Late External Delay Assertion at pin ctrl[4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[4]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_298_1   

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[4]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  ctrl_reg[4]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[4]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[4]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-----------------------------------------------------------------------------------------



Path 50: MET (1847 ps) Late External Delay Assertion at pin ctrl[5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[5]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_297_1   

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[5]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  ctrl_reg[5]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[5]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[5]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-----------------------------------------------------------------------------------------



Path 51: MET (1847 ps) Late External Delay Assertion at pin ctrl[6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[6]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_296_1   

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[6]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  ctrl_reg[6]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[6]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[6]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-----------------------------------------------------------------------------------------



Path 52: MET (1847 ps) Late External Delay Assertion at pin ctrl[7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[7]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_295_1   

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[7]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  ctrl_reg[7]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[7]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[7]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-----------------------------------------------------------------------------------------



Path 53: MET (1847 ps) Late External Delay Assertion at pin ctrl[8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[8]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_294_1   

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[8]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  ctrl_reg[8]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[8]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[8]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-----------------------------------------------------------------------------------------



Path 54: MET (1847 ps) Late External Delay Assertion at pin ctrl[9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[9]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_293_1   

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[9]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  ctrl_reg[9]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[9]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[9]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-----------------------------------------------------------------------------------------



Path 55: MET (1847 ps) Late External Delay Assertion at pin ctrl[10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[10]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_292_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[10]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[10]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[10]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[10]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 56: MET (1847 ps) Late External Delay Assertion at pin ctrl[11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[11]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_291_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[11]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[11]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[11]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[11]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 57: MET (1847 ps) Late External Delay Assertion at pin ctrl[12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[12]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_290_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[12]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[12]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[12]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[12]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 58: MET (1847 ps) Late External Delay Assertion at pin ctrl[13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[13]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_289_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[13]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[13]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[13]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[13]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 59: MET (1847 ps) Late External Delay Assertion at pin ctrl[14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[14]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_288_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[14]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[14]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[14]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[14]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 60: MET (1847 ps) Late External Delay Assertion at pin ctrl[15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[15]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_287_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[15]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[15]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[15]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[15]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 61: MET (1847 ps) Late External Delay Assertion at pin ctrl[18]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[18]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[18]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_284_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[18]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[18]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[18]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[18]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 62: MET (1847 ps) Late External Delay Assertion at pin ctrl[19]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[19]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[19]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_283_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[19]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[19]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[19]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[19]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 63: MET (1847 ps) Late External Delay Assertion at pin ctrl[20]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[20]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[20]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_282_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[20]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[20]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[20]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[20]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 64: MET (1847 ps) Late External Delay Assertion at pin ctrl[21]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[21]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[21]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_281_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[21]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[21]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[21]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[21]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 65: MET (1847 ps) Late External Delay Assertion at pin ctrl[22]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[22]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[22]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_280_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[22]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[22]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[22]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[22]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 66: MET (1847 ps) Late External Delay Assertion at pin ctrl[23]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[23]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[23]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_279_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[23]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[23]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[23]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[23]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 67: MET (1847 ps) Late External Delay Assertion at pin ctrl[24]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[24]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[24]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_278_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[24]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[24]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[24]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[24]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 68: MET (1847 ps) Late External Delay Assertion at pin ctrl[25]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[25]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[25]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_277_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[25]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[25]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[25]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[25]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 69: MET (1847 ps) Late External Delay Assertion at pin ctrl[26]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[26]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[26]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_276_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[26]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[26]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[26]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[26]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 70: MET (1847 ps) Late External Delay Assertion at pin ctrl[27]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[27]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[27]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_275_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[27]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[27]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[27]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[27]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 71: MET (1847 ps) Late External Delay Assertion at pin ctrl[28]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[28]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[28]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_274_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[28]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[28]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[28]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[28]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 72: MET (1847 ps) Late External Delay Assertion at pin ctrl[29]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[29]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[29]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_273_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[29]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[29]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[29]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[29]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 73: MET (1847 ps) Late External Delay Assertion at pin ctrl[30]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[30]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[30]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_272_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[30]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[30]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[30]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[30]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 74: MET (1847 ps) Late External Delay Assertion at pin ctrl[31]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[31]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[31]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_271_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[31]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[31]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[31]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[31]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 75: MET (1847 ps) Late External Delay Assertion at pin ctrl[36]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[36]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[36]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_266_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[36]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[36]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[36]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[36]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 76: MET (1847 ps) Late External Delay Assertion at pin ctrl[37]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[37]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[37]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_265_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[37]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[37]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[37]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[37]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 77: MET (1847 ps) Late External Delay Assertion at pin ctrl[38]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[38]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[38]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_264_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[38]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[38]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[38]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[38]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 78: MET (1847 ps) Late External Delay Assertion at pin ctrl[39]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[39]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[39]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_263_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[39]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[39]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[39]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[39]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 79: MET (1847 ps) Late External Delay Assertion at pin ctrl[40]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[40]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[40]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_262_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[40]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[40]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[40]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[40]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 80: MET (1847 ps) Late External Delay Assertion at pin ctrl[41]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[41]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[41]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_261_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[41]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[41]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[41]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[41]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 81: MET (1847 ps) Late External Delay Assertion at pin ctrl[42]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[42]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[42]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_260_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[42]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[42]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[42]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[42]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 82: MET (1847 ps) Late External Delay Assertion at pin ctrl[43]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[43]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[43]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_259_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[43]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[43]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[43]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[43]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 83: MET (1847 ps) Late External Delay Assertion at pin ctrl[44]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[44]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[44]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_258_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[44]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[44]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[44]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[44]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 84: MET (1847 ps) Late External Delay Assertion at pin ctrl[45]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[45]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[45]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_257_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[45]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[45]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[45]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[45]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 85: MET (1847 ps) Late External Delay Assertion at pin ctrl[46]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[46]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[46]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_256_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[46]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[46]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[46]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[46]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 86: MET (1847 ps) Late External Delay Assertion at pin ctrl[47]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[47]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[47]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_255_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[47]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[47]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[47]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[47]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 87: MET (1847 ps) Late External Delay Assertion at pin ctrl[56]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[56]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[56]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_246_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[56]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[56]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[56]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[56]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 88: MET (1847 ps) Late External Delay Assertion at pin ctrl[57]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[57]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[57]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_245_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[57]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[57]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[57]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[57]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 89: MET (1847 ps) Late External Delay Assertion at pin ctrl[58]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[58]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[58]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_244_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[58]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[58]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[58]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[58]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 90: MET (1847 ps) Late External Delay Assertion at pin ctrl[59]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[59]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[59]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_243_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[59]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[59]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[59]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[59]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 91: MET (1847 ps) Late External Delay Assertion at pin ctrl[60]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[60]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[60]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_242_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[60]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[60]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[60]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[60]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 92: MET (1847 ps) Late External Delay Assertion at pin ctrl[61]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[61]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[61]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_241_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[61]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[61]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[61]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[61]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 93: MET (1847 ps) Late External Delay Assertion at pin ctrl[62]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[62]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[62]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_240_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[62]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[62]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[62]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[62]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 94: MET (1847 ps) Late External Delay Assertion at pin ctrl[63]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[63]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[63]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_239_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[63]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[63]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[63]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[63]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 95: MET (1847 ps) Late External Delay Assertion at pin ctrl[80]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[80]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[80]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_222_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[80]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[80]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[80]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[80]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 96: MET (1847 ps) Late External Delay Assertion at pin ctrl[81]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[81]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[81]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_221_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[81]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[81]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[81]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[81]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 97: MET (1847 ps) Late External Delay Assertion at pin ctrl[82]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[82]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[82]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_220_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[82]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[82]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[82]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[82]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 98: MET (1847 ps) Late External Delay Assertion at pin ctrl[83]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[83]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[83]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_219_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[83]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[83]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[83]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[83]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 99: MET (1847 ps) Late External Delay Assertion at pin ctrl[84]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[84]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[84]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_218_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[84]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[84]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[84]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[84]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 100: MET (1847 ps) Late External Delay Assertion at pin ctrl[85]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[85]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[85]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_217_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[85]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[85]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[85]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[85]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 101: MET (1847 ps) Late External Delay Assertion at pin ctrl[86]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[86]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[86]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_216_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[86]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[86]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[86]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[86]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 102: MET (1847 ps) Late External Delay Assertion at pin ctrl[87]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[87]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[87]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_215_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[87]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[87]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[87]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[87]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 103: MET (1847 ps) Late External Delay Assertion at pin ctrl[88]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[88]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[88]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_214_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[88]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[88]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[88]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[88]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 104: MET (1847 ps) Late External Delay Assertion at pin ctrl[89]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[89]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[89]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_213_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[89]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[89]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[89]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[89]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 105: MET (1847 ps) Late External Delay Assertion at pin ctrl[90]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[90]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[90]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_212_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[90]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[90]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[90]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[90]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 106: MET (1847 ps) Late External Delay Assertion at pin ctrl[91]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[91]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[91]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_211_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[91]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[91]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[91]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[91]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 107: MET (1847 ps) Late External Delay Assertion at pin ctrl[92]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[92]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[92]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_210_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[92]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[92]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[92]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[92]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 108: MET (1847 ps) Late External Delay Assertion at pin ctrl[93]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[93]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[93]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_209_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[93]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[93]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[93]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[93]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 109: MET (1847 ps) Late External Delay Assertion at pin ctrl[94]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[94]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[94]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_208_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[94]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[94]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[94]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[94]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 110: MET (1847 ps) Late External Delay Assertion at pin ctrl[95]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[95]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[95]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_207_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[95]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[95]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[95]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[95]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------



Path 111: MET (1847 ps) Late External Delay Assertion at pin ctrl[112]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[112]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[112]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_190_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[112]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[112]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[112]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[112]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 112: MET (1847 ps) Late External Delay Assertion at pin ctrl[113]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[113]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[113]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_189_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[113]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[113]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[113]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[113]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 113: MET (1847 ps) Late External Delay Assertion at pin ctrl[114]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[114]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[114]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_188_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[114]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[114]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[114]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[114]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 114: MET (1847 ps) Late External Delay Assertion at pin ctrl[115]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[115]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[115]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_187_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[115]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[115]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[115]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[115]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 115: MET (1847 ps) Late External Delay Assertion at pin ctrl[116]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[116]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[116]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_186_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[116]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[116]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[116]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[116]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 116: MET (1847 ps) Late External Delay Assertion at pin ctrl[117]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[117]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[117]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_185_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[117]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[117]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[117]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[117]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 117: MET (1847 ps) Late External Delay Assertion at pin ctrl[118]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[118]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[118]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_184_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[118]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[118]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[118]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[118]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 118: MET (1847 ps) Late External Delay Assertion at pin ctrl[119]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[119]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[119]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_183_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[119]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[119]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[119]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[119]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 119: MET (1847 ps) Late External Delay Assertion at pin ctrl[120]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[120]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[120]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_182_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[120]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[120]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[120]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[120]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 120: MET (1847 ps) Late External Delay Assertion at pin ctrl[121]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[121]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[121]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_181_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[121]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[121]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[121]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[121]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 121: MET (1847 ps) Late External Delay Assertion at pin ctrl[122]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[122]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[122]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_180_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[122]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[122]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[122]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[122]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 122: MET (1847 ps) Late External Delay Assertion at pin ctrl[123]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[123]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[123]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_179_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[123]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[123]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[123]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[123]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 123: MET (1847 ps) Late External Delay Assertion at pin ctrl[124]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[124]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[124]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_178_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[124]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[124]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[124]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[124]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 124: MET (1847 ps) Late External Delay Assertion at pin ctrl[125]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[125]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[125]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_177_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[125]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[125]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[125]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[125]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 125: MET (1847 ps) Late External Delay Assertion at pin ctrl[126]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[126]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[126]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_176_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[126]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[126]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[126]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[126]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 126: MET (1847 ps) Late External Delay Assertion at pin ctrl[127]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[127]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[127]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_175_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[127]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[127]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[127]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[127]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 127: MET (1847 ps) Late External Delay Assertion at pin ctrl[128]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[128]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[128]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_174_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[128]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[128]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[128]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[128]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 128: MET (1847 ps) Late External Delay Assertion at pin ctrl[129]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[129]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[129]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_173_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[129]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[129]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[129]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[129]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 129: MET (1847 ps) Late External Delay Assertion at pin ctrl[130]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[130]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[130]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_172_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[130]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[130]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[130]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[130]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 130: MET (1847 ps) Late External Delay Assertion at pin ctrl[131]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[131]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[131]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_171_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[131]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[131]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[131]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[131]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 131: MET (1847 ps) Late External Delay Assertion at pin ctrl[132]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[132]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[132]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_170_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[132]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[132]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[132]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[132]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 132: MET (1847 ps) Late External Delay Assertion at pin ctrl[133]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[133]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[133]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_169_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[133]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[133]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[133]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[133]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 133: MET (1847 ps) Late External Delay Assertion at pin ctrl[134]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[134]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[134]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_168_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[134]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[134]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[134]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[134]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 134: MET (1847 ps) Late External Delay Assertion at pin ctrl[135]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[135]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[135]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_167_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[135]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[135]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[135]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[135]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 135: MET (1847 ps) Late External Delay Assertion at pin ctrl[136]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[136]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[136]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_166_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[136]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[136]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[136]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[136]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 136: MET (1847 ps) Late External Delay Assertion at pin ctrl[137]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[137]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[137]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_165_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[137]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[137]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[137]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[137]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 137: MET (1847 ps) Late External Delay Assertion at pin ctrl[138]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[138]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[138]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_164_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[138]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[138]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[138]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[138]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 138: MET (1847 ps) Late External Delay Assertion at pin ctrl[139]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[139]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[139]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_163_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[139]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[139]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[139]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[139]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 139: MET (1847 ps) Late External Delay Assertion at pin ctrl[140]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[140]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[140]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_162_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[140]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[140]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[140]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[140]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 140: MET (1847 ps) Late External Delay Assertion at pin ctrl[141]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[141]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[141]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_161_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[141]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[141]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[141]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[141]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 141: MET (1847 ps) Late External Delay Assertion at pin ctrl[142]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[142]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[142]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_160_1   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[142]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[142]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[142]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[142]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 142: MET (1847 ps) Late External Delay Assertion at pin ctrl[143]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[143]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[143]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=    1847                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19   

Launch clock path:
#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  clk               (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[143]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ctrl_reg[143]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[143]/Q   -       CLK->Q R     dffrq_1x       1  0.9    27   152     152    (-,-) 
  ctrl[143]         -       -      R     (port)         -    -     -     0     152    (-,-) 
#-------------------------------------------------------------------------------------------



Path 143: MET (1853 ps) Late External Delay Assertion at pin ctrl[64]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[64]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[64]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     146                  
             Slack:=    1853                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_238_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[64]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[64]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[64]/Q   -       CLK->Q R     sdffrq_1x      1  0.9    29   146     146    (-,-) 
  ctrl[64]         -       -      R     (port)         -    -     -     0     146    (-,-) 
#------------------------------------------------------------------------------------------



Path 144: MET (1853 ps) Late External Delay Assertion at pin ctrl[65]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[65]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[65]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     146                  
             Slack:=    1853                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_237_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[65]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[65]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[65]/Q   -       CLK->Q R     sdffrq_1x      1  0.9    29   146     146    (-,-) 
  ctrl[65]         -       -      R     (port)         -    -     -     0     146    (-,-) 
#------------------------------------------------------------------------------------------



Path 145: MET (1853 ps) Late External Delay Assertion at pin ctrl[66]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[66]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[66]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     146                  
             Slack:=    1853                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_236_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[66]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[66]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[66]/Q   -       CLK->Q R     sdffrq_1x      1  0.9    29   146     146    (-,-) 
  ctrl[66]         -       -      R     (port)         -    -     -     0     146    (-,-) 
#------------------------------------------------------------------------------------------



Path 146: MET (1853 ps) Late External Delay Assertion at pin ctrl[67]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[67]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[67]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     146                  
             Slack:=    1853                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_235_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[67]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[67]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[67]/Q   -       CLK->Q R     sdffrq_1x      1  0.9    29   146     146    (-,-) 
  ctrl[67]         -       -      R     (port)         -    -     -     0     146    (-,-) 
#------------------------------------------------------------------------------------------



Path 147: MET (1853 ps) Late External Delay Assertion at pin ctrl[68]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[68]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[68]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     146                  
             Slack:=    1853                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_234_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[68]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[68]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[68]/Q   -       CLK->Q R     sdffrq_1x      1  0.9    29   146     146    (-,-) 
  ctrl[68]         -       -      R     (port)         -    -     -     0     146    (-,-) 
#------------------------------------------------------------------------------------------



Path 148: MET (1853 ps) Late External Delay Assertion at pin ctrl[69]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[69]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[69]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     146                  
             Slack:=    1853                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_233_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[69]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[69]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[69]/Q   -       CLK->Q R     sdffrq_1x      1  0.9    29   146     146    (-,-) 
  ctrl[69]         -       -      R     (port)         -    -     -     0     146    (-,-) 
#------------------------------------------------------------------------------------------



Path 149: MET (1853 ps) Late External Delay Assertion at pin ctrl[70]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[70]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[70]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     146                  
             Slack:=    1853                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_232_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[70]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[70]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[70]/Q   -       CLK->Q R     sdffrq_1x      1  0.9    29   146     146    (-,-) 
  ctrl[70]         -       -      R     (port)         -    -     -     0     146    (-,-) 
#------------------------------------------------------------------------------------------



Path 150: MET (1853 ps) Late External Delay Assertion at pin ctrl[71]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[71]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[71]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     146                  
             Slack:=    1853                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_231_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[71]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[71]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[71]/Q   -       CLK->Q R     sdffrq_1x      1  0.9    29   146     146    (-,-) 
  ctrl[71]         -       -      R     (port)         -    -     -     0     146    (-,-) 
#------------------------------------------------------------------------------------------



Path 151: MET (1853 ps) Late External Delay Assertion at pin ctrl[72]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[72]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[72]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     146                  
             Slack:=    1853                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_230_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[72]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[72]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[72]/Q   -       CLK->Q R     sdffrq_1x      1  0.9    29   146     146    (-,-) 
  ctrl[72]         -       -      R     (port)         -    -     -     0     146    (-,-) 
#------------------------------------------------------------------------------------------



Path 152: MET (1853 ps) Late External Delay Assertion at pin ctrl[73]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[73]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[73]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     146                  
             Slack:=    1853                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_229_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[73]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[73]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[73]/Q   -       CLK->Q R     sdffrq_1x      1  0.9    29   146     146    (-,-) 
  ctrl[73]         -       -      R     (port)         -    -     -     0     146    (-,-) 
#------------------------------------------------------------------------------------------



Path 153: MET (1853 ps) Late External Delay Assertion at pin ctrl[74]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[74]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[74]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     146                  
             Slack:=    1853                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_228_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[74]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[74]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[74]/Q   -       CLK->Q R     sdffrq_1x      1  0.9    29   146     146    (-,-) 
  ctrl[74]         -       -      R     (port)         -    -     -     0     146    (-,-) 
#------------------------------------------------------------------------------------------



Path 154: MET (1853 ps) Late External Delay Assertion at pin ctrl[75]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[75]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[75]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     146                  
             Slack:=    1853                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_227_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[75]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[75]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[75]/Q   -       CLK->Q R     sdffrq_1x      1  0.9    29   146     146    (-,-) 
  ctrl[75]         -       -      R     (port)         -    -     -     0     146    (-,-) 
#------------------------------------------------------------------------------------------



Path 155: MET (1853 ps) Late External Delay Assertion at pin ctrl[76]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[76]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[76]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     146                  
             Slack:=    1853                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_226_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[76]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[76]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[76]/Q   -       CLK->Q R     sdffrq_1x      1  0.9    29   146     146    (-,-) 
  ctrl[76]         -       -      R     (port)         -    -     -     0     146    (-,-) 
#------------------------------------------------------------------------------------------



Path 156: MET (1853 ps) Late External Delay Assertion at pin ctrl[77]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[77]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[77]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     146                  
             Slack:=    1853                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_225_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[77]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[77]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[77]/Q   -       CLK->Q R     sdffrq_1x      1  0.9    29   146     146    (-,-) 
  ctrl[77]         -       -      R     (port)         -    -     -     0     146    (-,-) 
#------------------------------------------------------------------------------------------



Path 157: MET (1853 ps) Late External Delay Assertion at pin ctrl[78]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[78]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[78]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     146                  
             Slack:=    1853                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_224_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[78]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[78]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[78]/Q   -       CLK->Q R     sdffrq_1x      1  0.9    29   146     146    (-,-) 
  ctrl[78]         -       -      R     (port)         -    -     -     0     146    (-,-) 
#------------------------------------------------------------------------------------------



Path 158: MET (1853 ps) Late External Delay Assertion at pin ctrl[79]
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) ctrl_reg[79]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl[79]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-     146                  
             Slack:=    1853                  

Exceptions/Constraints:
  output_delay              1              cabbage_pipelined.sd_line_19_223_1   

Launch clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  ctrl_reg[79]/CLK <<<     -     R     sdffrq_1x    469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  ctrl_reg[79]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  ctrl_reg[79]/Q   -       CLK->Q R     sdffrq_1x      1  0.9    29   146     146    (-,-) 
  ctrl[79]         -       -      R     (port)         -    -     -     0     146    (-,-) 
#------------------------------------------------------------------------------------------


