
CARRITOFERIABLUEPILL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006364  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000044c  08006478  08006478  00007478  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080068c4  080068c4  000081d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080068c4  080068c4  000078c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080068cc  080068cc  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080068cc  080068cc  000078cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080068d0  080068d0  000078d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080068d4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000170  200001d4  08006aa8  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000344  08006aa8  00008344  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002ec4  00000000  00000000  000081fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000ffc  00000000  00000000  0000b0c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004a8  00000000  00000000  0000c0c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000350  00000000  00000000  0000c568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001747e  00000000  00000000  0000c8b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000051a6  00000000  00000000  00023d36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081336  00000000  00000000  00028edc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000aa212  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002570  00000000  00000000  000aa258  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000ac7c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800645c 	.word	0x0800645c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	0800645c 	.word	0x0800645c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_fmul>:
 8000160:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000164:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000168:	bf1e      	ittt	ne
 800016a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800016e:	ea92 0f0c 	teqne	r2, ip
 8000172:	ea93 0f0c 	teqne	r3, ip
 8000176:	d06f      	beq.n	8000258 <__aeabi_fmul+0xf8>
 8000178:	441a      	add	r2, r3
 800017a:	ea80 0c01 	eor.w	ip, r0, r1
 800017e:	0240      	lsls	r0, r0, #9
 8000180:	bf18      	it	ne
 8000182:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000186:	d01e      	beq.n	80001c6 <__aeabi_fmul+0x66>
 8000188:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800018c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000190:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000194:	fba0 3101 	umull	r3, r1, r0, r1
 8000198:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800019c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80001a0:	bf3e      	ittt	cc
 80001a2:	0049      	lslcc	r1, r1, #1
 80001a4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001a8:	005b      	lslcc	r3, r3, #1
 80001aa:	ea40 0001 	orr.w	r0, r0, r1
 80001ae:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001b2:	2afd      	cmp	r2, #253	@ 0xfd
 80001b4:	d81d      	bhi.n	80001f2 <__aeabi_fmul+0x92>
 80001b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001be:	bf08      	it	eq
 80001c0:	f020 0001 	biceq.w	r0, r0, #1
 80001c4:	4770      	bx	lr
 80001c6:	f090 0f00 	teq	r0, #0
 80001ca:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001ce:	bf08      	it	eq
 80001d0:	0249      	lsleq	r1, r1, #9
 80001d2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001d6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001da:	3a7f      	subs	r2, #127	@ 0x7f
 80001dc:	bfc2      	ittt	gt
 80001de:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001e2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001e6:	4770      	bxgt	lr
 80001e8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001ec:	f04f 0300 	mov.w	r3, #0
 80001f0:	3a01      	subs	r2, #1
 80001f2:	dc5d      	bgt.n	80002b0 <__aeabi_fmul+0x150>
 80001f4:	f112 0f19 	cmn.w	r2, #25
 80001f8:	bfdc      	itt	le
 80001fa:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80001fe:	4770      	bxle	lr
 8000200:	f1c2 0200 	rsb	r2, r2, #0
 8000204:	0041      	lsls	r1, r0, #1
 8000206:	fa21 f102 	lsr.w	r1, r1, r2
 800020a:	f1c2 0220 	rsb	r2, r2, #32
 800020e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000212:	ea5f 0031 	movs.w	r0, r1, rrx
 8000216:	f140 0000 	adc.w	r0, r0, #0
 800021a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800021e:	bf08      	it	eq
 8000220:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000224:	4770      	bx	lr
 8000226:	f092 0f00 	teq	r2, #0
 800022a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800022e:	bf02      	ittt	eq
 8000230:	0040      	lsleq	r0, r0, #1
 8000232:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000236:	3a01      	subeq	r2, #1
 8000238:	d0f9      	beq.n	800022e <__aeabi_fmul+0xce>
 800023a:	ea40 000c 	orr.w	r0, r0, ip
 800023e:	f093 0f00 	teq	r3, #0
 8000242:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000246:	bf02      	ittt	eq
 8000248:	0049      	lsleq	r1, r1, #1
 800024a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800024e:	3b01      	subeq	r3, #1
 8000250:	d0f9      	beq.n	8000246 <__aeabi_fmul+0xe6>
 8000252:	ea41 010c 	orr.w	r1, r1, ip
 8000256:	e78f      	b.n	8000178 <__aeabi_fmul+0x18>
 8000258:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800025c:	ea92 0f0c 	teq	r2, ip
 8000260:	bf18      	it	ne
 8000262:	ea93 0f0c 	teqne	r3, ip
 8000266:	d00a      	beq.n	800027e <__aeabi_fmul+0x11e>
 8000268:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800026c:	bf18      	it	ne
 800026e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000272:	d1d8      	bne.n	8000226 <__aeabi_fmul+0xc6>
 8000274:	ea80 0001 	eor.w	r0, r0, r1
 8000278:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f090 0f00 	teq	r0, #0
 8000282:	bf17      	itett	ne
 8000284:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000288:	4608      	moveq	r0, r1
 800028a:	f091 0f00 	teqne	r1, #0
 800028e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000292:	d014      	beq.n	80002be <__aeabi_fmul+0x15e>
 8000294:	ea92 0f0c 	teq	r2, ip
 8000298:	d101      	bne.n	800029e <__aeabi_fmul+0x13e>
 800029a:	0242      	lsls	r2, r0, #9
 800029c:	d10f      	bne.n	80002be <__aeabi_fmul+0x15e>
 800029e:	ea93 0f0c 	teq	r3, ip
 80002a2:	d103      	bne.n	80002ac <__aeabi_fmul+0x14c>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	bf18      	it	ne
 80002a8:	4608      	movne	r0, r1
 80002aa:	d108      	bne.n	80002be <__aeabi_fmul+0x15e>
 80002ac:	ea80 0001 	eor.w	r0, r0, r1
 80002b0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002b4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002b8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002bc:	4770      	bx	lr
 80002be:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002c2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_drsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002cc:	e002      	b.n	80002d4 <__adddf3>
 80002ce:	bf00      	nop

080002d0 <__aeabi_dsub>:
 80002d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002d4 <__adddf3>:
 80002d4:	b530      	push	{r4, r5, lr}
 80002d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002de:	ea94 0f05 	teq	r4, r5
 80002e2:	bf08      	it	eq
 80002e4:	ea90 0f02 	teqeq	r0, r2
 80002e8:	bf1f      	itttt	ne
 80002ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002fa:	f000 80e2 	beq.w	80004c2 <__adddf3+0x1ee>
 80002fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000302:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000306:	bfb8      	it	lt
 8000308:	426d      	neglt	r5, r5
 800030a:	dd0c      	ble.n	8000326 <__adddf3+0x52>
 800030c:	442c      	add	r4, r5
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	ea82 0000 	eor.w	r0, r2, r0
 800031a:	ea83 0101 	eor.w	r1, r3, r1
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	2d36      	cmp	r5, #54	@ 0x36
 8000328:	bf88      	it	hi
 800032a:	bd30      	pophi	{r4, r5, pc}
 800032c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000330:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000334:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000338:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x70>
 800033e:	4240      	negs	r0, r0
 8000340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000344:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000348:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800034c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x84>
 8000352:	4252      	negs	r2, r2
 8000354:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000358:	ea94 0f05 	teq	r4, r5
 800035c:	f000 80a7 	beq.w	80004ae <__adddf3+0x1da>
 8000360:	f1a4 0401 	sub.w	r4, r4, #1
 8000364:	f1d5 0e20 	rsbs	lr, r5, #32
 8000368:	db0d      	blt.n	8000386 <__adddf3+0xb2>
 800036a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800036e:	fa22 f205 	lsr.w	r2, r2, r5
 8000372:	1880      	adds	r0, r0, r2
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	fa03 f20e 	lsl.w	r2, r3, lr
 800037c:	1880      	adds	r0, r0, r2
 800037e:	fa43 f305 	asr.w	r3, r3, r5
 8000382:	4159      	adcs	r1, r3
 8000384:	e00e      	b.n	80003a4 <__adddf3+0xd0>
 8000386:	f1a5 0520 	sub.w	r5, r5, #32
 800038a:	f10e 0e20 	add.w	lr, lr, #32
 800038e:	2a01      	cmp	r2, #1
 8000390:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000394:	bf28      	it	cs
 8000396:	f04c 0c02 	orrcs.w	ip, ip, #2
 800039a:	fa43 f305 	asr.w	r3, r3, r5
 800039e:	18c0      	adds	r0, r0, r3
 80003a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a8:	d507      	bpl.n	80003ba <__adddf3+0xe6>
 80003aa:	f04f 0e00 	mov.w	lr, #0
 80003ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80003b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003be:	d31b      	bcc.n	80003f8 <__adddf3+0x124>
 80003c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003c4:	d30c      	bcc.n	80003e0 <__adddf3+0x10c>
 80003c6:	0849      	lsrs	r1, r1, #1
 80003c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d0:	f104 0401 	add.w	r4, r4, #1
 80003d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003dc:	f080 809a 	bcs.w	8000514 <__adddf3+0x240>
 80003e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003e4:	bf08      	it	eq
 80003e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ea:	f150 0000 	adcs.w	r0, r0, #0
 80003ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003f2:	ea41 0105 	orr.w	r1, r1, r5
 80003f6:	bd30      	pop	{r4, r5, pc}
 80003f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003fc:	4140      	adcs	r0, r0
 80003fe:	eb41 0101 	adc.w	r1, r1, r1
 8000402:	3c01      	subs	r4, #1
 8000404:	bf28      	it	cs
 8000406:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800040a:	d2e9      	bcs.n	80003e0 <__adddf3+0x10c>
 800040c:	f091 0f00 	teq	r1, #0
 8000410:	bf04      	itt	eq
 8000412:	4601      	moveq	r1, r0
 8000414:	2000      	moveq	r0, #0
 8000416:	fab1 f381 	clz	r3, r1
 800041a:	bf08      	it	eq
 800041c:	3320      	addeq	r3, #32
 800041e:	f1a3 030b 	sub.w	r3, r3, #11
 8000422:	f1b3 0220 	subs.w	r2, r3, #32
 8000426:	da0c      	bge.n	8000442 <__adddf3+0x16e>
 8000428:	320c      	adds	r2, #12
 800042a:	dd08      	ble.n	800043e <__adddf3+0x16a>
 800042c:	f102 0c14 	add.w	ip, r2, #20
 8000430:	f1c2 020c 	rsb	r2, r2, #12
 8000434:	fa01 f00c 	lsl.w	r0, r1, ip
 8000438:	fa21 f102 	lsr.w	r1, r1, r2
 800043c:	e00c      	b.n	8000458 <__adddf3+0x184>
 800043e:	f102 0214 	add.w	r2, r2, #20
 8000442:	bfd8      	it	le
 8000444:	f1c2 0c20 	rsble	ip, r2, #32
 8000448:	fa01 f102 	lsl.w	r1, r1, r2
 800044c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000450:	bfdc      	itt	le
 8000452:	ea41 010c 	orrle.w	r1, r1, ip
 8000456:	4090      	lslle	r0, r2
 8000458:	1ae4      	subs	r4, r4, r3
 800045a:	bfa2      	ittt	ge
 800045c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000460:	4329      	orrge	r1, r5
 8000462:	bd30      	popge	{r4, r5, pc}
 8000464:	ea6f 0404 	mvn.w	r4, r4
 8000468:	3c1f      	subs	r4, #31
 800046a:	da1c      	bge.n	80004a6 <__adddf3+0x1d2>
 800046c:	340c      	adds	r4, #12
 800046e:	dc0e      	bgt.n	800048e <__adddf3+0x1ba>
 8000470:	f104 0414 	add.w	r4, r4, #20
 8000474:	f1c4 0220 	rsb	r2, r4, #32
 8000478:	fa20 f004 	lsr.w	r0, r0, r4
 800047c:	fa01 f302 	lsl.w	r3, r1, r2
 8000480:	ea40 0003 	orr.w	r0, r0, r3
 8000484:	fa21 f304 	lsr.w	r3, r1, r4
 8000488:	ea45 0103 	orr.w	r1, r5, r3
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f1c4 040c 	rsb	r4, r4, #12
 8000492:	f1c4 0220 	rsb	r2, r4, #32
 8000496:	fa20 f002 	lsr.w	r0, r0, r2
 800049a:	fa01 f304 	lsl.w	r3, r1, r4
 800049e:	ea40 0003 	orr.w	r0, r0, r3
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	fa21 f004 	lsr.w	r0, r1, r4
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f094 0f00 	teq	r4, #0
 80004b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004b6:	bf06      	itte	eq
 80004b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004bc:	3401      	addeq	r4, #1
 80004be:	3d01      	subne	r5, #1
 80004c0:	e74e      	b.n	8000360 <__adddf3+0x8c>
 80004c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c6:	bf18      	it	ne
 80004c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004cc:	d029      	beq.n	8000522 <__adddf3+0x24e>
 80004ce:	ea94 0f05 	teq	r4, r5
 80004d2:	bf08      	it	eq
 80004d4:	ea90 0f02 	teqeq	r0, r2
 80004d8:	d005      	beq.n	80004e6 <__adddf3+0x212>
 80004da:	ea54 0c00 	orrs.w	ip, r4, r0
 80004de:	bf04      	itt	eq
 80004e0:	4619      	moveq	r1, r3
 80004e2:	4610      	moveq	r0, r2
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	ea91 0f03 	teq	r1, r3
 80004ea:	bf1e      	ittt	ne
 80004ec:	2100      	movne	r1, #0
 80004ee:	2000      	movne	r0, #0
 80004f0:	bd30      	popne	{r4, r5, pc}
 80004f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004f6:	d105      	bne.n	8000504 <__adddf3+0x230>
 80004f8:	0040      	lsls	r0, r0, #1
 80004fa:	4149      	adcs	r1, r1
 80004fc:	bf28      	it	cs
 80004fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000502:	bd30      	pop	{r4, r5, pc}
 8000504:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000508:	bf3c      	itt	cc
 800050a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800050e:	bd30      	popcc	{r4, r5, pc}
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000514:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000518:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800051c:	f04f 0000 	mov.w	r0, #0
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000526:	bf1a      	itte	ne
 8000528:	4619      	movne	r1, r3
 800052a:	4610      	movne	r0, r2
 800052c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000530:	bf1c      	itt	ne
 8000532:	460b      	movne	r3, r1
 8000534:	4602      	movne	r2, r0
 8000536:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800053a:	bf06      	itte	eq
 800053c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000540:	ea91 0f03 	teqeq	r1, r3
 8000544:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	bf00      	nop

0800054c <__aeabi_ui2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f04f 0500 	mov.w	r5, #0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e750      	b.n	800040c <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_i2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000580:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000584:	bf48      	it	mi
 8000586:	4240      	negmi	r0, r0
 8000588:	f04f 0100 	mov.w	r1, #0
 800058c:	e73e      	b.n	800040c <__adddf3+0x138>
 800058e:	bf00      	nop

08000590 <__aeabi_f2d>:
 8000590:	0042      	lsls	r2, r0, #1
 8000592:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000596:	ea4f 0131 	mov.w	r1, r1, rrx
 800059a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800059e:	bf1f      	itttt	ne
 80005a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005ac:	4770      	bxne	lr
 80005ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005b2:	bf08      	it	eq
 80005b4:	4770      	bxeq	lr
 80005b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ba:	bf04      	itt	eq
 80005bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d0:	e71c      	b.n	800040c <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aed8 	beq.w	80003ba <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6bd      	b.n	80003ba <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__gedf2>:
 8000a64:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a68:	e006      	b.n	8000a78 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__ledf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	e002      	b.n	8000a78 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__cmpdf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8e:	d01b      	beq.n	8000ac8 <__cmpdf2+0x54>
 8000a90:	b001      	add	sp, #4
 8000a92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a96:	bf0c      	ite	eq
 8000a98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a9c:	ea91 0f03 	teqne	r1, r3
 8000aa0:	bf02      	ittt	eq
 8000aa2:	ea90 0f02 	teqeq	r0, r2
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	4770      	bxeq	lr
 8000aaa:	f110 0f00 	cmn.w	r0, #0
 8000aae:	ea91 0f03 	teq	r1, r3
 8000ab2:	bf58      	it	pl
 8000ab4:	4299      	cmppl	r1, r3
 8000ab6:	bf08      	it	eq
 8000ab8:	4290      	cmpeq	r0, r2
 8000aba:	bf2c      	ite	cs
 8000abc:	17d8      	asrcs	r0, r3, #31
 8000abe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ac2:	f040 0001 	orr.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d102      	bne.n	8000ad8 <__cmpdf2+0x64>
 8000ad2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad6:	d107      	bne.n	8000ae8 <__cmpdf2+0x74>
 8000ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d1d6      	bne.n	8000a90 <__cmpdf2+0x1c>
 8000ae2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae6:	d0d3      	beq.n	8000a90 <__cmpdf2+0x1c>
 8000ae8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdrcmple>:
 8000af0:	4684      	mov	ip, r0
 8000af2:	4610      	mov	r0, r2
 8000af4:	4662      	mov	r2, ip
 8000af6:	468c      	mov	ip, r1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4663      	mov	r3, ip
 8000afc:	e000      	b.n	8000b00 <__aeabi_cdcmpeq>
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdcmpeq>:
 8000b00:	b501      	push	{r0, lr}
 8000b02:	f7ff ffb7 	bl	8000a74 <__cmpdf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd01      	pop	{r0, pc}

08000b10 <__aeabi_dcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffce 	bl	8000af0 <__aeabi_cdrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc4 	bl	8000af0 <__aeabi_cdrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpun>:
 8000b74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x10>
 8000b7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b82:	d10a      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b8c:	d102      	bne.n	8000b94 <__aeabi_dcmpun+0x20>
 8000b8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0001 	mov.w	r0, #1
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2iz>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba8:	d215      	bcs.n	8000bd6 <__aeabi_d2iz+0x36>
 8000baa:	d511      	bpl.n	8000bd0 <__aeabi_d2iz+0x30>
 8000bac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb4:	d912      	bls.n	8000bdc <__aeabi_d2iz+0x3c>
 8000bb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bc6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bca:	bf18      	it	ne
 8000bcc:	4240      	negne	r0, r0
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d105      	bne.n	8000be8 <__aeabi_d2iz+0x48>
 8000bdc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	bf08      	it	eq
 8000be2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_d2uiz>:
 8000bf0:	004a      	lsls	r2, r1, #1
 8000bf2:	d211      	bcs.n	8000c18 <__aeabi_d2uiz+0x28>
 8000bf4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf8:	d211      	bcs.n	8000c1e <__aeabi_d2uiz+0x2e>
 8000bfa:	d50d      	bpl.n	8000c18 <__aeabi_d2uiz+0x28>
 8000bfc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c04:	d40e      	bmi.n	8000c24 <__aeabi_d2uiz+0x34>
 8000c06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c12:	fa23 f002 	lsr.w	r0, r3, r2
 8000c16:	4770      	bx	lr
 8000c18:	f04f 0000 	mov.w	r0, #0
 8000c1c:	4770      	bx	lr
 8000c1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c22:	d102      	bne.n	8000c2a <__aeabi_d2uiz+0x3a>
 8000c24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c28:	4770      	bx	lr
 8000c2a:	f04f 0000 	mov.w	r0, #0
 8000c2e:	4770      	bx	lr

08000c30 <__aeabi_d2f>:
 8000c30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c38:	bf24      	itt	cs
 8000c3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c42:	d90d      	bls.n	8000c60 <__aeabi_d2f+0x30>
 8000c44:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c50:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c58:	bf08      	it	eq
 8000c5a:	f020 0001 	biceq.w	r0, r0, #1
 8000c5e:	4770      	bx	lr
 8000c60:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c64:	d121      	bne.n	8000caa <__aeabi_d2f+0x7a>
 8000c66:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c6a:	bfbc      	itt	lt
 8000c6c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c70:	4770      	bxlt	lr
 8000c72:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c7a:	f1c2 0218 	rsb	r2, r2, #24
 8000c7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c86:	fa20 f002 	lsr.w	r0, r0, r2
 8000c8a:	bf18      	it	ne
 8000c8c:	f040 0001 	orrne.w	r0, r0, #1
 8000c90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ca0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ca4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca8:	e7cc      	b.n	8000c44 <__aeabi_d2f+0x14>
 8000caa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cae:	d107      	bne.n	8000cc0 <__aeabi_d2f+0x90>
 8000cb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cb4:	bf1e      	ittt	ne
 8000cb6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cba:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cbe:	4770      	bxne	lr
 8000cc0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cc4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop

08000cd0 <__aeabi_d2lz>:
 8000cd0:	b538      	push	{r3, r4, r5, lr}
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	4604      	mov	r4, r0
 8000cd8:	460d      	mov	r5, r1
 8000cda:	f7ff ff23 	bl	8000b24 <__aeabi_dcmplt>
 8000cde:	b928      	cbnz	r0, 8000cec <__aeabi_d2lz+0x1c>
 8000ce0:	4620      	mov	r0, r4
 8000ce2:	4629      	mov	r1, r5
 8000ce4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce8:	f000 b80a 	b.w	8000d00 <__aeabi_d2ulz>
 8000cec:	4620      	mov	r0, r4
 8000cee:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cf2:	f000 f805 	bl	8000d00 <__aeabi_d2ulz>
 8000cf6:	4240      	negs	r0, r0
 8000cf8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cfc:	bd38      	pop	{r3, r4, r5, pc}
 8000cfe:	bf00      	nop

08000d00 <__aeabi_d2ulz>:
 8000d00:	b5d0      	push	{r4, r6, r7, lr}
 8000d02:	2200      	movs	r2, #0
 8000d04:	4b0b      	ldr	r3, [pc, #44]	@ (8000d34 <__aeabi_d2ulz+0x34>)
 8000d06:	4606      	mov	r6, r0
 8000d08:	460f      	mov	r7, r1
 8000d0a:	f7ff fc99 	bl	8000640 <__aeabi_dmul>
 8000d0e:	f7ff ff6f 	bl	8000bf0 <__aeabi_d2uiz>
 8000d12:	4604      	mov	r4, r0
 8000d14:	f7ff fc1a 	bl	800054c <__aeabi_ui2d>
 8000d18:	2200      	movs	r2, #0
 8000d1a:	4b07      	ldr	r3, [pc, #28]	@ (8000d38 <__aeabi_d2ulz+0x38>)
 8000d1c:	f7ff fc90 	bl	8000640 <__aeabi_dmul>
 8000d20:	4602      	mov	r2, r0
 8000d22:	460b      	mov	r3, r1
 8000d24:	4630      	mov	r0, r6
 8000d26:	4639      	mov	r1, r7
 8000d28:	f7ff fad2 	bl	80002d0 <__aeabi_dsub>
 8000d2c:	f7ff ff60 	bl	8000bf0 <__aeabi_d2uiz>
 8000d30:	4621      	mov	r1, r4
 8000d32:	bdd0      	pop	{r4, r6, r7, pc}
 8000d34:	3df00000 	.word	0x3df00000
 8000d38:	41f00000 	.word	0x41f00000

08000d3c <CAR_Speed>:

}


/* Motor Functions */
void CAR_Speed(uint16_t speed){
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	80fb      	strh	r3, [r7, #6]
    if(speed>100)speed=100;
 8000d46:	88fb      	ldrh	r3, [r7, #6]
 8000d48:	2b64      	cmp	r3, #100	@ 0x64
 8000d4a:	d901      	bls.n	8000d50 <CAR_Speed+0x14>
 8000d4c:	2364      	movs	r3, #100	@ 0x64
 8000d4e:	80fb      	strh	r3, [r7, #6]
    TIM2->CCR1= (65535*speed)/100; //DUTYCYCLE 50% CHANEL1
 8000d50:	88fa      	ldrh	r2, [r7, #6]
 8000d52:	4613      	mov	r3, r2
 8000d54:	041b      	lsls	r3, r3, #16
 8000d56:	1a9b      	subs	r3, r3, r2
 8000d58:	4a0d      	ldr	r2, [pc, #52]	@ (8000d90 <CAR_Speed+0x54>)
 8000d5a:	fb82 1203 	smull	r1, r2, r2, r3
 8000d5e:	1152      	asrs	r2, r2, #5
 8000d60:	17db      	asrs	r3, r3, #31
 8000d62:	1ad2      	subs	r2, r2, r3
 8000d64:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000d68:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM2->CCR2= (65535*speed)/100; //DUTYCYCLE 50% CHANEL2
 8000d6a:	88fa      	ldrh	r2, [r7, #6]
 8000d6c:	4613      	mov	r3, r2
 8000d6e:	041b      	lsls	r3, r3, #16
 8000d70:	1a9b      	subs	r3, r3, r2
 8000d72:	4a07      	ldr	r2, [pc, #28]	@ (8000d90 <CAR_Speed+0x54>)
 8000d74:	fb82 1203 	smull	r1, r2, r2, r3
 8000d78:	1152      	asrs	r2, r2, #5
 8000d7a:	17db      	asrs	r3, r3, #31
 8000d7c:	1ad2      	subs	r2, r2, r3
 8000d7e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000d82:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000d84:	bf00      	nop
 8000d86:	370c      	adds	r7, #12
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bc80      	pop	{r7}
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	51eb851f 	.word	0x51eb851f

08000d94 <CAR_Back>:

void CAR_Front(void){
    GPIOA->ODR &=(0<<RightBack)|(0<<LeftBack);
    GPIOA->ODR |=(1<<RightFront)|(1<<LeftFront);
}
void CAR_Back(void){
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
    GPIOA->ODR &=(0<<RightFront)|(0<<LeftFront);
 8000d98:	4b07      	ldr	r3, [pc, #28]	@ (8000db8 <CAR_Back+0x24>)
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	4b06      	ldr	r3, [pc, #24]	@ (8000db8 <CAR_Back+0x24>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	60da      	str	r2, [r3, #12]
    GPIOA->ODR |=(1<<RightBack)|(1<<LeftBack);
 8000da2:	4b05      	ldr	r3, [pc, #20]	@ (8000db8 <CAR_Back+0x24>)
 8000da4:	68db      	ldr	r3, [r3, #12]
 8000da6:	4a04      	ldr	r2, [pc, #16]	@ (8000db8 <CAR_Back+0x24>)
 8000da8:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8000dac:	60d3      	str	r3, [r2, #12]
}
 8000dae:	bf00      	nop
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bc80      	pop	{r7}
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	40010800 	.word	0x40010800
 8000dbc:	00000000 	.word	0x00000000

08000dc0 <CAR_Direction>:

void CAR_Direction(float angle){//HAY QUE LIMITAR EL RANGO DE ANGULOS CON UN IF
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b084      	sub	sp, #16
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
    if(((PI/4 > angle) ||(-PI/4 < angle)))
 8000dc8:	6878      	ldr	r0, [r7, #4]
 8000dca:	f7ff fbe1 	bl	8000590 <__aeabi_f2d>
 8000dce:	a324      	add	r3, pc, #144	@ (adr r3, 8000e60 <CAR_Direction+0xa0>)
 8000dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dd4:	f7ff fea6 	bl	8000b24 <__aeabi_dcmplt>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d13c      	bne.n	8000e58 <CAR_Direction+0x98>
 8000dde:	6878      	ldr	r0, [r7, #4]
 8000de0:	f7ff fbd6 	bl	8000590 <__aeabi_f2d>
 8000de4:	a320      	add	r3, pc, #128	@ (adr r3, 8000e68 <CAR_Direction+0xa8>)
 8000de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dea:	f7ff feb9 	bl	8000b60 <__aeabi_dcmpgt>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d131      	bne.n	8000e58 <CAR_Direction+0x98>
        return;
    uint8_t mangol =101 + (uint8_t)(40*angle+20*PI)/PI;
 8000df4:	4922      	ldr	r1, [pc, #136]	@ (8000e80 <CAR_Direction+0xc0>)
 8000df6:	6878      	ldr	r0, [r7, #4]
 8000df8:	f7ff f9b2 	bl	8000160 <__aeabi_fmul>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f7ff fbc6 	bl	8000590 <__aeabi_f2d>
 8000e04:	a31a      	add	r3, pc, #104	@ (adr r3, 8000e70 <CAR_Direction+0xb0>)
 8000e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e0a:	f7ff fa63 	bl	80002d4 <__adddf3>
 8000e0e:	4602      	mov	r2, r0
 8000e10:	460b      	mov	r3, r1
 8000e12:	4610      	mov	r0, r2
 8000e14:	4619      	mov	r1, r3
 8000e16:	f7ff feeb 	bl	8000bf0 <__aeabi_d2uiz>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f7ff fba4 	bl	800056c <__aeabi_i2d>
 8000e24:	a314      	add	r3, pc, #80	@ (adr r3, 8000e78 <CAR_Direction+0xb8>)
 8000e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e2a:	f7ff fd33 	bl	8000894 <__aeabi_ddiv>
 8000e2e:	4602      	mov	r2, r0
 8000e30:	460b      	mov	r3, r1
 8000e32:	4610      	mov	r0, r2
 8000e34:	4619      	mov	r1, r3
 8000e36:	f04f 0200 	mov.w	r2, #0
 8000e3a:	4b12      	ldr	r3, [pc, #72]	@ (8000e84 <CAR_Direction+0xc4>)
 8000e3c:	f7ff fa4a 	bl	80002d4 <__adddf3>
 8000e40:	4602      	mov	r2, r0
 8000e42:	460b      	mov	r3, r1
 8000e44:	4610      	mov	r0, r2
 8000e46:	4619      	mov	r1, r3
 8000e48:	f7ff fed2 	bl	8000bf0 <__aeabi_d2uiz>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	73fb      	strb	r3, [r7, #15]
    TIM3->CCR2= mangol;
 8000e50:	4a0d      	ldr	r2, [pc, #52]	@ (8000e88 <CAR_Direction+0xc8>)
 8000e52:	7bfb      	ldrb	r3, [r7, #15]
 8000e54:	6393      	str	r3, [r2, #56]	@ 0x38
 8000e56:	e000      	b.n	8000e5a <CAR_Direction+0x9a>
        return;
 8000e58:	bf00      	nop
}
 8000e5a:	3710      	adds	r7, #16
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	54442d11 	.word	0x54442d11
 8000e64:	3fe921fb 	.word	0x3fe921fb
 8000e68:	54442d11 	.word	0x54442d11
 8000e6c:	bfe921fb 	.word	0xbfe921fb
 8000e70:	29553855 	.word	0x29553855
 8000e74:	404f6a7a 	.word	0x404f6a7a
 8000e78:	54442d11 	.word	0x54442d11
 8000e7c:	400921fb 	.word	0x400921fb
 8000e80:	42200000 	.word	0x42200000
 8000e84:	40594000 	.word	0x40594000
 8000e88:	40000400 	.word	0x40000400

08000e8c <confRCC>:

/*----- Configuration -----*/
void confRCC(void){
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
                /*    IOB,    IOA,   AF*/
    RCC->APB2ENR |= (1<<3)|(1<<2)|(1<<0); // GPIOA GPIOB
 8000e90:	4b07      	ldr	r3, [pc, #28]	@ (8000eb0 <confRCC+0x24>)
 8000e92:	699b      	ldr	r3, [r3, #24]
 8000e94:	4a06      	ldr	r2, [pc, #24]	@ (8000eb0 <confRCC+0x24>)
 8000e96:	f043 030d 	orr.w	r3, r3, #13
 8000e9a:	6193      	str	r3, [r2, #24]

    RCC->APB1ENR |= (1<<0) | (1<<1); //TIM2 y TIM3
 8000e9c:	4b04      	ldr	r3, [pc, #16]	@ (8000eb0 <confRCC+0x24>)
 8000e9e:	69db      	ldr	r3, [r3, #28]
 8000ea0:	4a03      	ldr	r2, [pc, #12]	@ (8000eb0 <confRCC+0x24>)
 8000ea2:	f043 0303 	orr.w	r3, r3, #3
 8000ea6:	61d3      	str	r3, [r2, #28]
}
 8000ea8:	bf00      	nop
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bc80      	pop	{r7}
 8000eae:	4770      	bx	lr
 8000eb0:	40021000 	.word	0x40021000

08000eb4 <confGPIO>:
void confGPIO(void){
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0

    GPIOA->CRL &= ~(0x0FFFF0FF);
 8000eb8:	4b16      	ldr	r3, [pc, #88]	@ (8000f14 <confGPIO+0x60>)
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	4915      	ldr	r1, [pc, #84]	@ (8000f14 <confGPIO+0x60>)
 8000ebe:	4b16      	ldr	r3, [pc, #88]	@ (8000f18 <confGPIO+0x64>)
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	600b      	str	r3, [r1, #0]
    /*A0 A1 Outs OpenDrain MaxSpeed*/
    GPIOA->CRL |= (2<<6)|(3<<4)|(2<<2)|(3<<0);
 8000ec4:	4b13      	ldr	r3, [pc, #76]	@ (8000f14 <confGPIO+0x60>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a12      	ldr	r2, [pc, #72]	@ (8000f14 <confGPIO+0x60>)
 8000eca:	f043 03bb 	orr.w	r3, r3, #187	@ 0xbb
 8000ece:	6013      	str	r3, [r2, #0]
    /*A3 A4 A5 A6 Output PushPull */
    GPIOA->CRL |= (3<<24)|(3<<20)|(3<<16)|(3<<12);
 8000ed0:	4b10      	ldr	r3, [pc, #64]	@ (8000f14 <confGPIO+0x60>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a0f      	ldr	r2, [pc, #60]	@ (8000f14 <confGPIO+0x60>)
 8000ed6:	f043 734c 	orr.w	r3, r3, #53477376	@ 0x3300000
 8000eda:	f443 334c 	orr.w	r3, r3, #208896	@ 0x33000
 8000ede:	6013      	str	r3, [r2, #0]
    // AF01 Se configuran

    //GPIOB
    GPIOB->CRL &= ~(0xF000FF);
 8000ee0:	4b0e      	ldr	r3, [pc, #56]	@ (8000f1c <confGPIO+0x68>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a0d      	ldr	r2, [pc, #52]	@ (8000f1c <confGPIO+0x68>)
 8000ee6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8000eea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000eee:	6013      	str	r3, [r2, #0]
    GPIOB->CRL |= (2<<22)|(3<<20)|(3<<4)|(3<<0);
 8000ef0:	4b0a      	ldr	r3, [pc, #40]	@ (8000f1c <confGPIO+0x68>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a09      	ldr	r2, [pc, #36]	@ (8000f1c <confGPIO+0x68>)
 8000ef6:	f443 0330 	orr.w	r3, r3, #11534336	@ 0xb00000
 8000efa:	f043 0333 	orr.w	r3, r3, #51	@ 0x33
 8000efe:	6013      	str	r3, [r2, #0]
    AFIO->MAPR |= (2<<10);
 8000f00:	4b07      	ldr	r3, [pc, #28]	@ (8000f20 <confGPIO+0x6c>)
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	4a06      	ldr	r2, [pc, #24]	@ (8000f20 <confGPIO+0x6c>)
 8000f06:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000f0a:	6053      	str	r3, [r2, #4]
    //PB4 AF2 TIM3 CH1
    


}
 8000f0c:	bf00      	nop
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bc80      	pop	{r7}
 8000f12:	4770      	bx	lr
 8000f14:	40010800 	.word	0x40010800
 8000f18:	f0000f00 	.word	0xf0000f00
 8000f1c:	40010c00 	.word	0x40010c00
 8000f20:	40010000 	.word	0x40010000

08000f24 <confTIMER>:

void confTIMER(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
   
    TIM2->PSC = 1;
 8000f28:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	629a      	str	r2, [r3, #40]	@ 0x28
                /* CH1      CH2*/
    TIM2->CCMR1 |=(6<<4)|(6<<12); // Enable PWM
 8000f30:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000f34:	699b      	ldr	r3, [r3, #24]
 8000f36:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f3a:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8000f3e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000f42:	6193      	str	r3, [r2, #24]
    //TIM2->CCMR1 |=(1<<3)|(1<<11); // Preload
    TIM2->CCER  |=(1<<0) |(1<<4);//ENABLECHANEL1
 8000f44:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000f48:	6a1b      	ldr	r3, [r3, #32]
 8000f4a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f4e:	f043 0311 	orr.w	r3, r3, #17
 8000f52:	6213      	str	r3, [r2, #32]

    TIM2->ARR  =65535; /*8.2 mS*/
 8000f54:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000f58:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f5c:	62da      	str	r2, [r3, #44]	@ 0x2c

    TIM2->CCR1= 0;//DUTYCYCLE 50% CHANEL1
 8000f5e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000f62:	2200      	movs	r2, #0
 8000f64:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM2->CCR2 =0;//pwm duty cycle 50% CHANEL 2
 8000f66:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM2->CR1 |= (1<<0);
 8000f6e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f78:	f043 0301 	orr.w	r3, r3, #1
 8000f7c:	6013      	str	r3, [r2, #0]

	/*CH1    CH2*/
    
    TIM3->PSC = 99;
 8000f7e:	4b10      	ldr	r3, [pc, #64]	@ (8000fc0 <confTIMER+0x9c>)
 8000f80:	2263      	movs	r2, #99	@ 0x63
 8000f82:	629a      	str	r2, [r3, #40]	@ 0x28
                /* CH1*/
    TIM3->CCMR1 |=(6<<12); // Enable PWM
 8000f84:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc0 <confTIMER+0x9c>)
 8000f86:	699b      	ldr	r3, [r3, #24]
 8000f88:	4a0d      	ldr	r2, [pc, #52]	@ (8000fc0 <confTIMER+0x9c>)
 8000f8a:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8000f8e:	6193      	str	r3, [r2, #24]
    TIM3->CCER  |=(1<<4);//ENABLE CHANEL 2
 8000f90:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc0 <confTIMER+0x9c>)
 8000f92:	6a1b      	ldr	r3, [r3, #32]
 8000f94:	4a0a      	ldr	r2, [pc, #40]	@ (8000fc0 <confTIMER+0x9c>)
 8000f96:	f043 0310 	orr.w	r3, r3, #16
 8000f9a:	6213      	str	r3, [r2, #32]
    2 ms 90
    1 ms -90

    20 ms  50hz PERIOD
    */
    TIM3->ARR  =1599; /*8k/50*/
 8000f9c:	4b08      	ldr	r3, [pc, #32]	@ (8000fc0 <confTIMER+0x9c>)
 8000f9e:	f240 623f 	movw	r2, #1599	@ 0x63f
 8000fa2:	62da      	str	r2, [r3, #44]	@ 0x2c

    TIM3->CCR2= 120;//1600*1.5/20 => 120  7.5% 0
 8000fa4:	4b06      	ldr	r3, [pc, #24]	@ (8000fc0 <confTIMER+0x9c>)
 8000fa6:	2278      	movs	r2, #120	@ 0x78
 8000fa8:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM3->CR1 |= (1<<0);
 8000faa:	4b05      	ldr	r3, [pc, #20]	@ (8000fc0 <confTIMER+0x9c>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4a04      	ldr	r2, [pc, #16]	@ (8000fc0 <confTIMER+0x9c>)
 8000fb0:	f043 0301 	orr.w	r3, r3, #1
 8000fb4:	6013      	str	r3, [r2, #0]
    /*
    Valor minimo 100 -45
    Valor maximo 140 +45
    */ 

}
 8000fb6:	bf00      	nop
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bc80      	pop	{r7}
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	40000400 	.word	0x40000400

08000fc4 <config>:
	for(uint32_t j=0;j<11500;j++);
	}
}


void config(void){
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
    confRCC();
 8000fc8:	f7ff ff60 	bl	8000e8c <confRCC>
    confGPIO();
 8000fcc:	f7ff ff72 	bl	8000eb4 <confGPIO>
    confTIMER();
 8000fd0:	f7ff ffa8 	bl	8000f24 <confTIMER>
}
 8000fd4:	bf00      	nop
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b085      	sub	sp, #20
 8000fdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000fde:	4b15      	ldr	r3, [pc, #84]	@ (8001034 <HAL_MspInit+0x5c>)
 8000fe0:	699b      	ldr	r3, [r3, #24]
 8000fe2:	4a14      	ldr	r2, [pc, #80]	@ (8001034 <HAL_MspInit+0x5c>)
 8000fe4:	f043 0301 	orr.w	r3, r3, #1
 8000fe8:	6193      	str	r3, [r2, #24]
 8000fea:	4b12      	ldr	r3, [pc, #72]	@ (8001034 <HAL_MspInit+0x5c>)
 8000fec:	699b      	ldr	r3, [r3, #24]
 8000fee:	f003 0301 	and.w	r3, r3, #1
 8000ff2:	60bb      	str	r3, [r7, #8]
 8000ff4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ff6:	4b0f      	ldr	r3, [pc, #60]	@ (8001034 <HAL_MspInit+0x5c>)
 8000ff8:	69db      	ldr	r3, [r3, #28]
 8000ffa:	4a0e      	ldr	r2, [pc, #56]	@ (8001034 <HAL_MspInit+0x5c>)
 8000ffc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001000:	61d3      	str	r3, [r2, #28]
 8001002:	4b0c      	ldr	r3, [pc, #48]	@ (8001034 <HAL_MspInit+0x5c>)
 8001004:	69db      	ldr	r3, [r3, #28]
 8001006:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800100a:	607b      	str	r3, [r7, #4]
 800100c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800100e:	4b0a      	ldr	r3, [pc, #40]	@ (8001038 <HAL_MspInit+0x60>)
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	60fb      	str	r3, [r7, #12]
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	4a04      	ldr	r2, [pc, #16]	@ (8001038 <HAL_MspInit+0x60>)
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800102a:	bf00      	nop
 800102c:	3714      	adds	r7, #20
 800102e:	46bd      	mov	sp, r7
 8001030:	bc80      	pop	{r7}
 8001032:	4770      	bx	lr
 8001034:	40021000 	.word	0x40021000
 8001038:	40010000 	.word	0x40010000

0800103c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001040:	bf00      	nop
 8001042:	e7fd      	b.n	8001040 <NMI_Handler+0x4>

08001044 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001048:	bf00      	nop
 800104a:	e7fd      	b.n	8001048 <HardFault_Handler+0x4>

0800104c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001050:	bf00      	nop
 8001052:	e7fd      	b.n	8001050 <MemManage_Handler+0x4>

08001054 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001058:	bf00      	nop
 800105a:	e7fd      	b.n	8001058 <BusFault_Handler+0x4>

0800105c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001060:	bf00      	nop
 8001062:	e7fd      	b.n	8001060 <UsageFault_Handler+0x4>

08001064 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001068:	bf00      	nop
 800106a:	46bd      	mov	sp, r7
 800106c:	bc80      	pop	{r7}
 800106e:	4770      	bx	lr

08001070 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001074:	bf00      	nop
 8001076:	46bd      	mov	sp, r7
 8001078:	bc80      	pop	{r7}
 800107a:	4770      	bx	lr

0800107c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001080:	bf00      	nop
 8001082:	46bd      	mov	sp, r7
 8001084:	bc80      	pop	{r7}
 8001086:	4770      	bx	lr

08001088 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800108c:	f000 f9ae 	bl	80013ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001090:	bf00      	nop
 8001092:	bd80      	pop	{r7, pc}

08001094 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  return 1;
 8001098:	2301      	movs	r3, #1
}
 800109a:	4618      	mov	r0, r3
 800109c:	46bd      	mov	sp, r7
 800109e:	bc80      	pop	{r7}
 80010a0:	4770      	bx	lr

080010a2 <_kill>:

int _kill(int pid, int sig)
{
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b082      	sub	sp, #8
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	6078      	str	r0, [r7, #4]
 80010aa:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80010ac:	f001 fe5a 	bl	8002d64 <__errno>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2216      	movs	r2, #22
 80010b4:	601a      	str	r2, [r3, #0]
  return -1;
 80010b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <_exit>:

void _exit (int status)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b082      	sub	sp, #8
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80010ca:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f7ff ffe7 	bl	80010a2 <_kill>
  while (1) {}    /* Make sure we hang here */
 80010d4:	bf00      	nop
 80010d6:	e7fd      	b.n	80010d4 <_exit+0x12>

080010d8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010e4:	2300      	movs	r3, #0
 80010e6:	617b      	str	r3, [r7, #20]
 80010e8:	e00a      	b.n	8001100 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80010ea:	f3af 8000 	nop.w
 80010ee:	4601      	mov	r1, r0
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	1c5a      	adds	r2, r3, #1
 80010f4:	60ba      	str	r2, [r7, #8]
 80010f6:	b2ca      	uxtb	r2, r1
 80010f8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	3301      	adds	r3, #1
 80010fe:	617b      	str	r3, [r7, #20]
 8001100:	697a      	ldr	r2, [r7, #20]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	429a      	cmp	r2, r3
 8001106:	dbf0      	blt.n	80010ea <_read+0x12>
  }

  return len;
 8001108:	687b      	ldr	r3, [r7, #4]
}
 800110a:	4618      	mov	r0, r3
 800110c:	3718      	adds	r7, #24
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}

08001112 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001112:	b580      	push	{r7, lr}
 8001114:	b086      	sub	sp, #24
 8001116:	af00      	add	r7, sp, #0
 8001118:	60f8      	str	r0, [r7, #12]
 800111a:	60b9      	str	r1, [r7, #8]
 800111c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800111e:	2300      	movs	r3, #0
 8001120:	617b      	str	r3, [r7, #20]
 8001122:	e009      	b.n	8001138 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	1c5a      	adds	r2, r3, #1
 8001128:	60ba      	str	r2, [r7, #8]
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	4618      	mov	r0, r3
 800112e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	3301      	adds	r3, #1
 8001136:	617b      	str	r3, [r7, #20]
 8001138:	697a      	ldr	r2, [r7, #20]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	429a      	cmp	r2, r3
 800113e:	dbf1      	blt.n	8001124 <_write+0x12>
  }
  return len;
 8001140:	687b      	ldr	r3, [r7, #4]
}
 8001142:	4618      	mov	r0, r3
 8001144:	3718      	adds	r7, #24
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <_close>:

int _close(int file)
{
 800114a:	b480      	push	{r7}
 800114c:	b083      	sub	sp, #12
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001152:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001156:	4618      	mov	r0, r3
 8001158:	370c      	adds	r7, #12
 800115a:	46bd      	mov	sp, r7
 800115c:	bc80      	pop	{r7}
 800115e:	4770      	bx	lr

08001160 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001170:	605a      	str	r2, [r3, #4]
  return 0;
 8001172:	2300      	movs	r3, #0
}
 8001174:	4618      	mov	r0, r3
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	bc80      	pop	{r7}
 800117c:	4770      	bx	lr

0800117e <_isatty>:

int _isatty(int file)
{
 800117e:	b480      	push	{r7}
 8001180:	b083      	sub	sp, #12
 8001182:	af00      	add	r7, sp, #0
 8001184:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001186:	2301      	movs	r3, #1
}
 8001188:	4618      	mov	r0, r3
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	bc80      	pop	{r7}
 8001190:	4770      	bx	lr

08001192 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001192:	b480      	push	{r7}
 8001194:	b085      	sub	sp, #20
 8001196:	af00      	add	r7, sp, #0
 8001198:	60f8      	str	r0, [r7, #12]
 800119a:	60b9      	str	r1, [r7, #8]
 800119c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800119e:	2300      	movs	r3, #0
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3714      	adds	r7, #20
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bc80      	pop	{r7}
 80011a8:	4770      	bx	lr
	...

080011ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b086      	sub	sp, #24
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011b4:	4a14      	ldr	r2, [pc, #80]	@ (8001208 <_sbrk+0x5c>)
 80011b6:	4b15      	ldr	r3, [pc, #84]	@ (800120c <_sbrk+0x60>)
 80011b8:	1ad3      	subs	r3, r2, r3
 80011ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011c0:	4b13      	ldr	r3, [pc, #76]	@ (8001210 <_sbrk+0x64>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d102      	bne.n	80011ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011c8:	4b11      	ldr	r3, [pc, #68]	@ (8001210 <_sbrk+0x64>)
 80011ca:	4a12      	ldr	r2, [pc, #72]	@ (8001214 <_sbrk+0x68>)
 80011cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011ce:	4b10      	ldr	r3, [pc, #64]	@ (8001210 <_sbrk+0x64>)
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4413      	add	r3, r2
 80011d6:	693a      	ldr	r2, [r7, #16]
 80011d8:	429a      	cmp	r2, r3
 80011da:	d207      	bcs.n	80011ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011dc:	f001 fdc2 	bl	8002d64 <__errno>
 80011e0:	4603      	mov	r3, r0
 80011e2:	220c      	movs	r2, #12
 80011e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011ea:	e009      	b.n	8001200 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011ec:	4b08      	ldr	r3, [pc, #32]	@ (8001210 <_sbrk+0x64>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011f2:	4b07      	ldr	r3, [pc, #28]	@ (8001210 <_sbrk+0x64>)
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4413      	add	r3, r2
 80011fa:	4a05      	ldr	r2, [pc, #20]	@ (8001210 <_sbrk+0x64>)
 80011fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011fe:	68fb      	ldr	r3, [r7, #12]
}
 8001200:	4618      	mov	r0, r3
 8001202:	3718      	adds	r7, #24
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	20005000 	.word	0x20005000
 800120c:	00000400 	.word	0x00000400
 8001210:	200001f0 	.word	0x200001f0
 8001214:	20000348 	.word	0x20000348

08001218 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800121c:	bf00      	nop
 800121e:	46bd      	mov	sp, r7
 8001220:	bc80      	pop	{r7}
 8001222:	4770      	bx	lr

08001224 <main>:
// -------- Variables --------
// ----------- Main -----------
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
int main(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
    HAL_Init();
 8001228:	f000 f89a 	bl	8001360 <HAL_Init>

    SystemClock_Config();
 800122c:	f000 f810 	bl	8001250 <SystemClock_Config>
    MX_GPIO_Init();
 8001230:	f000 f854 	bl	80012dc <MX_GPIO_Init>
    config();
 8001234:	f7ff fec6 	bl	8000fc4 <config>
    CAR_Speed(90);
 8001238:	205a      	movs	r0, #90	@ 0x5a
 800123a:	f7ff fd7f 	bl	8000d3c <CAR_Speed>
    CAR_Back();
 800123e:	f7ff fda9 	bl	8000d94 <CAR_Back>
    CAR_Direction(1.57);
 8001242:	4802      	ldr	r0, [pc, #8]	@ (800124c <main+0x28>)
 8001244:	f7ff fdbc 	bl	8000dc0 <CAR_Direction>

  while (1)
 8001248:	bf00      	nop
 800124a:	e7fd      	b.n	8001248 <main+0x24>
 800124c:	3fc8f5c3 	.word	0x3fc8f5c3

08001250 <SystemClock_Config>:
  {
    }
}

void SystemClock_Config(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b090      	sub	sp, #64	@ 0x40
 8001254:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001256:	f107 0318 	add.w	r3, r7, #24
 800125a:	2228      	movs	r2, #40	@ 0x28
 800125c:	2100      	movs	r1, #0
 800125e:	4618      	mov	r0, r3
 8001260:	f001 fd2d 	bl	8002cbe <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001264:	1d3b      	adds	r3, r7, #4
 8001266:	2200      	movs	r2, #0
 8001268:	601a      	str	r2, [r3, #0]
 800126a:	605a      	str	r2, [r3, #4]
 800126c:	609a      	str	r2, [r3, #8]
 800126e:	60da      	str	r2, [r3, #12]
 8001270:	611a      	str	r2, [r3, #16]

    /** Initializes the RCC Oscillators according to the specified parameters
    * in the RCC_OscInitTypeDef structure.
    */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001272:	2301      	movs	r3, #1
 8001274:	61bb      	str	r3, [r7, #24]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001276:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800127a:	61fb      	str	r3, [r7, #28]
    RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800127c:	2300      	movs	r3, #0
 800127e:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001280:	2301      	movs	r3, #1
 8001282:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001284:	2302      	movs	r3, #2
 8001286:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001288:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800128c:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800128e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001292:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001294:	f107 0318 	add.w	r3, r7, #24
 8001298:	4618      	mov	r0, r3
 800129a:	f000 f9a7 	bl	80015ec <HAL_RCC_OscConfig>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <SystemClock_Config+0x58>
    {
        Error_Handler();
 80012a4:	f000 f830 	bl	8001308 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
    */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012a8:	230f      	movs	r3, #15
 80012aa:	607b      	str	r3, [r7, #4]
                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012ac:	2302      	movs	r3, #2
 80012ae:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012b0:	2300      	movs	r3, #0
 80012b2:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012b8:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012ba:	2300      	movs	r3, #0
 80012bc:	617b      	str	r3, [r7, #20]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012be:	1d3b      	adds	r3, r7, #4
 80012c0:	2102      	movs	r1, #2
 80012c2:	4618      	mov	r0, r3
 80012c4:	f000 fc14 	bl	8001af0 <HAL_RCC_ClockConfig>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <SystemClock_Config+0x82>
    {
        Error_Handler();
 80012ce:	f000 f81b 	bl	8001308 <Error_Handler>
    }
}
 80012d2:	bf00      	nop
 80012d4:	3740      	adds	r7, #64	@ 0x40
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
	...

080012dc <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012e2:	4b08      	ldr	r3, [pc, #32]	@ (8001304 <MX_GPIO_Init+0x28>)
 80012e4:	699b      	ldr	r3, [r3, #24]
 80012e6:	4a07      	ldr	r2, [pc, #28]	@ (8001304 <MX_GPIO_Init+0x28>)
 80012e8:	f043 0320 	orr.w	r3, r3, #32
 80012ec:	6193      	str	r3, [r2, #24]
 80012ee:	4b05      	ldr	r3, [pc, #20]	@ (8001304 <MX_GPIO_Init+0x28>)
 80012f0:	699b      	ldr	r3, [r3, #24]
 80012f2:	f003 0320 	and.w	r3, r3, #32
 80012f6:	607b      	str	r3, [r7, #4]
 80012f8:	687b      	ldr	r3, [r7, #4]
}
 80012fa:	bf00      	nop
 80012fc:	370c      	adds	r7, #12
 80012fe:	46bd      	mov	sp, r7
 8001300:	bc80      	pop	{r7}
 8001302:	4770      	bx	lr
 8001304:	40021000 	.word	0x40021000

08001308 <Error_Handler>:

void Error_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800130c:	b672      	cpsid	i
}
 800130e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001310:	bf00      	nop
 8001312:	e7fd      	b.n	8001310 <Error_Handler+0x8>

08001314 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001314:	f7ff ff80 	bl	8001218 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001318:	480b      	ldr	r0, [pc, #44]	@ (8001348 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800131a:	490c      	ldr	r1, [pc, #48]	@ (800134c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800131c:	4a0c      	ldr	r2, [pc, #48]	@ (8001350 <LoopFillZerobss+0x16>)
  movs r3, #0
 800131e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001320:	e002      	b.n	8001328 <LoopCopyDataInit>

08001322 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001322:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001324:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001326:	3304      	adds	r3, #4

08001328 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001328:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800132a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800132c:	d3f9      	bcc.n	8001322 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800132e:	4a09      	ldr	r2, [pc, #36]	@ (8001354 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001330:	4c09      	ldr	r4, [pc, #36]	@ (8001358 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001332:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001334:	e001      	b.n	800133a <LoopFillZerobss>

08001336 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001336:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001338:	3204      	adds	r2, #4

0800133a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800133a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800133c:	d3fb      	bcc.n	8001336 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800133e:	f001 fd17 	bl	8002d70 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001342:	f7ff ff6f 	bl	8001224 <main>
  bx lr
 8001346:	4770      	bx	lr
  ldr r0, =_sdata
 8001348:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800134c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001350:	080068d4 	.word	0x080068d4
  ldr r2, =_sbss
 8001354:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001358:	20000344 	.word	0x20000344

0800135c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800135c:	e7fe      	b.n	800135c <ADC1_2_IRQHandler>
	...

08001360 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001364:	4b08      	ldr	r3, [pc, #32]	@ (8001388 <HAL_Init+0x28>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a07      	ldr	r2, [pc, #28]	@ (8001388 <HAL_Init+0x28>)
 800136a:	f043 0310 	orr.w	r3, r3, #16
 800136e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001370:	2003      	movs	r0, #3
 8001372:	f000 f907 	bl	8001584 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001376:	200f      	movs	r0, #15
 8001378:	f000 f808 	bl	800138c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800137c:	f7ff fe2c 	bl	8000fd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001380:	2300      	movs	r3, #0
}
 8001382:	4618      	mov	r0, r3
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40022000 	.word	0x40022000

0800138c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001394:	4b12      	ldr	r3, [pc, #72]	@ (80013e0 <HAL_InitTick+0x54>)
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	4b12      	ldr	r3, [pc, #72]	@ (80013e4 <HAL_InitTick+0x58>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	4619      	mov	r1, r3
 800139e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80013a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80013aa:	4618      	mov	r0, r3
 80013ac:	f000 f911 	bl	80015d2 <HAL_SYSTICK_Config>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e00e      	b.n	80013d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2b0f      	cmp	r3, #15
 80013be:	d80a      	bhi.n	80013d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013c0:	2200      	movs	r2, #0
 80013c2:	6879      	ldr	r1, [r7, #4]
 80013c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80013c8:	f000 f8e7 	bl	800159a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013cc:	4a06      	ldr	r2, [pc, #24]	@ (80013e8 <HAL_InitTick+0x5c>)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013d2:	2300      	movs	r3, #0
 80013d4:	e000      	b.n	80013d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3708      	adds	r7, #8
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	20000000 	.word	0x20000000
 80013e4:	20000008 	.word	0x20000008
 80013e8:	20000004 	.word	0x20000004

080013ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013f0:	4b05      	ldr	r3, [pc, #20]	@ (8001408 <HAL_IncTick+0x1c>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	461a      	mov	r2, r3
 80013f6:	4b05      	ldr	r3, [pc, #20]	@ (800140c <HAL_IncTick+0x20>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4413      	add	r3, r2
 80013fc:	4a03      	ldr	r2, [pc, #12]	@ (800140c <HAL_IncTick+0x20>)
 80013fe:	6013      	str	r3, [r2, #0]
}
 8001400:	bf00      	nop
 8001402:	46bd      	mov	sp, r7
 8001404:	bc80      	pop	{r7}
 8001406:	4770      	bx	lr
 8001408:	20000008 	.word	0x20000008
 800140c:	200001f4 	.word	0x200001f4

08001410 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  return uwTick;
 8001414:	4b02      	ldr	r3, [pc, #8]	@ (8001420 <HAL_GetTick+0x10>)
 8001416:	681b      	ldr	r3, [r3, #0]
}
 8001418:	4618      	mov	r0, r3
 800141a:	46bd      	mov	sp, r7
 800141c:	bc80      	pop	{r7}
 800141e:	4770      	bx	lr
 8001420:	200001f4 	.word	0x200001f4

08001424 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001424:	b480      	push	{r7}
 8001426:	b085      	sub	sp, #20
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	f003 0307 	and.w	r3, r3, #7
 8001432:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001434:	4b0c      	ldr	r3, [pc, #48]	@ (8001468 <__NVIC_SetPriorityGrouping+0x44>)
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800143a:	68ba      	ldr	r2, [r7, #8]
 800143c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001440:	4013      	ands	r3, r2
 8001442:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800144c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001450:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001454:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001456:	4a04      	ldr	r2, [pc, #16]	@ (8001468 <__NVIC_SetPriorityGrouping+0x44>)
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	60d3      	str	r3, [r2, #12]
}
 800145c:	bf00      	nop
 800145e:	3714      	adds	r7, #20
 8001460:	46bd      	mov	sp, r7
 8001462:	bc80      	pop	{r7}
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	e000ed00 	.word	0xe000ed00

0800146c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001470:	4b04      	ldr	r3, [pc, #16]	@ (8001484 <__NVIC_GetPriorityGrouping+0x18>)
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	0a1b      	lsrs	r3, r3, #8
 8001476:	f003 0307 	and.w	r3, r3, #7
}
 800147a:	4618      	mov	r0, r3
 800147c:	46bd      	mov	sp, r7
 800147e:	bc80      	pop	{r7}
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	e000ed00 	.word	0xe000ed00

08001488 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	6039      	str	r1, [r7, #0]
 8001492:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001494:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001498:	2b00      	cmp	r3, #0
 800149a:	db0a      	blt.n	80014b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	b2da      	uxtb	r2, r3
 80014a0:	490c      	ldr	r1, [pc, #48]	@ (80014d4 <__NVIC_SetPriority+0x4c>)
 80014a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a6:	0112      	lsls	r2, r2, #4
 80014a8:	b2d2      	uxtb	r2, r2
 80014aa:	440b      	add	r3, r1
 80014ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014b0:	e00a      	b.n	80014c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	b2da      	uxtb	r2, r3
 80014b6:	4908      	ldr	r1, [pc, #32]	@ (80014d8 <__NVIC_SetPriority+0x50>)
 80014b8:	79fb      	ldrb	r3, [r7, #7]
 80014ba:	f003 030f 	and.w	r3, r3, #15
 80014be:	3b04      	subs	r3, #4
 80014c0:	0112      	lsls	r2, r2, #4
 80014c2:	b2d2      	uxtb	r2, r2
 80014c4:	440b      	add	r3, r1
 80014c6:	761a      	strb	r2, [r3, #24]
}
 80014c8:	bf00      	nop
 80014ca:	370c      	adds	r7, #12
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bc80      	pop	{r7}
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	e000e100 	.word	0xe000e100
 80014d8:	e000ed00 	.word	0xe000ed00

080014dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014dc:	b480      	push	{r7}
 80014de:	b089      	sub	sp, #36	@ 0x24
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	60f8      	str	r0, [r7, #12]
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	f003 0307 	and.w	r3, r3, #7
 80014ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014f0:	69fb      	ldr	r3, [r7, #28]
 80014f2:	f1c3 0307 	rsb	r3, r3, #7
 80014f6:	2b04      	cmp	r3, #4
 80014f8:	bf28      	it	cs
 80014fa:	2304      	movcs	r3, #4
 80014fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	3304      	adds	r3, #4
 8001502:	2b06      	cmp	r3, #6
 8001504:	d902      	bls.n	800150c <NVIC_EncodePriority+0x30>
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	3b03      	subs	r3, #3
 800150a:	e000      	b.n	800150e <NVIC_EncodePriority+0x32>
 800150c:	2300      	movs	r3, #0
 800150e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001510:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001514:	69bb      	ldr	r3, [r7, #24]
 8001516:	fa02 f303 	lsl.w	r3, r2, r3
 800151a:	43da      	mvns	r2, r3
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	401a      	ands	r2, r3
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001524:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	fa01 f303 	lsl.w	r3, r1, r3
 800152e:	43d9      	mvns	r1, r3
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001534:	4313      	orrs	r3, r2
         );
}
 8001536:	4618      	mov	r0, r3
 8001538:	3724      	adds	r7, #36	@ 0x24
 800153a:	46bd      	mov	sp, r7
 800153c:	bc80      	pop	{r7}
 800153e:	4770      	bx	lr

08001540 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	3b01      	subs	r3, #1
 800154c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001550:	d301      	bcc.n	8001556 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001552:	2301      	movs	r3, #1
 8001554:	e00f      	b.n	8001576 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001556:	4a0a      	ldr	r2, [pc, #40]	@ (8001580 <SysTick_Config+0x40>)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	3b01      	subs	r3, #1
 800155c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800155e:	210f      	movs	r1, #15
 8001560:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001564:	f7ff ff90 	bl	8001488 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001568:	4b05      	ldr	r3, [pc, #20]	@ (8001580 <SysTick_Config+0x40>)
 800156a:	2200      	movs	r2, #0
 800156c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800156e:	4b04      	ldr	r3, [pc, #16]	@ (8001580 <SysTick_Config+0x40>)
 8001570:	2207      	movs	r2, #7
 8001572:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001574:	2300      	movs	r3, #0
}
 8001576:	4618      	mov	r0, r3
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	e000e010 	.word	0xe000e010

08001584 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800158c:	6878      	ldr	r0, [r7, #4]
 800158e:	f7ff ff49 	bl	8001424 <__NVIC_SetPriorityGrouping>
}
 8001592:	bf00      	nop
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800159a:	b580      	push	{r7, lr}
 800159c:	b086      	sub	sp, #24
 800159e:	af00      	add	r7, sp, #0
 80015a0:	4603      	mov	r3, r0
 80015a2:	60b9      	str	r1, [r7, #8]
 80015a4:	607a      	str	r2, [r7, #4]
 80015a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015a8:	2300      	movs	r3, #0
 80015aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015ac:	f7ff ff5e 	bl	800146c <__NVIC_GetPriorityGrouping>
 80015b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015b2:	687a      	ldr	r2, [r7, #4]
 80015b4:	68b9      	ldr	r1, [r7, #8]
 80015b6:	6978      	ldr	r0, [r7, #20]
 80015b8:	f7ff ff90 	bl	80014dc <NVIC_EncodePriority>
 80015bc:	4602      	mov	r2, r0
 80015be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015c2:	4611      	mov	r1, r2
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff ff5f 	bl	8001488 <__NVIC_SetPriority>
}
 80015ca:	bf00      	nop
 80015cc:	3718      	adds	r7, #24
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b082      	sub	sp, #8
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f7ff ffb0 	bl	8001540 <SysTick_Config>
 80015e0:	4603      	mov	r3, r0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
	...

080015ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d101      	bne.n	80015fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e272      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	2b00      	cmp	r3, #0
 8001608:	f000 8087 	beq.w	800171a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800160c:	4b92      	ldr	r3, [pc, #584]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f003 030c 	and.w	r3, r3, #12
 8001614:	2b04      	cmp	r3, #4
 8001616:	d00c      	beq.n	8001632 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001618:	4b8f      	ldr	r3, [pc, #572]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f003 030c 	and.w	r3, r3, #12
 8001620:	2b08      	cmp	r3, #8
 8001622:	d112      	bne.n	800164a <HAL_RCC_OscConfig+0x5e>
 8001624:	4b8c      	ldr	r3, [pc, #560]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800162c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001630:	d10b      	bne.n	800164a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001632:	4b89      	ldr	r3, [pc, #548]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800163a:	2b00      	cmp	r3, #0
 800163c:	d06c      	beq.n	8001718 <HAL_RCC_OscConfig+0x12c>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d168      	bne.n	8001718 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e24c      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001652:	d106      	bne.n	8001662 <HAL_RCC_OscConfig+0x76>
 8001654:	4b80      	ldr	r3, [pc, #512]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a7f      	ldr	r2, [pc, #508]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 800165a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800165e:	6013      	str	r3, [r2, #0]
 8001660:	e02e      	b.n	80016c0 <HAL_RCC_OscConfig+0xd4>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d10c      	bne.n	8001684 <HAL_RCC_OscConfig+0x98>
 800166a:	4b7b      	ldr	r3, [pc, #492]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a7a      	ldr	r2, [pc, #488]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001670:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001674:	6013      	str	r3, [r2, #0]
 8001676:	4b78      	ldr	r3, [pc, #480]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a77      	ldr	r2, [pc, #476]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 800167c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001680:	6013      	str	r3, [r2, #0]
 8001682:	e01d      	b.n	80016c0 <HAL_RCC_OscConfig+0xd4>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800168c:	d10c      	bne.n	80016a8 <HAL_RCC_OscConfig+0xbc>
 800168e:	4b72      	ldr	r3, [pc, #456]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4a71      	ldr	r2, [pc, #452]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001694:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001698:	6013      	str	r3, [r2, #0]
 800169a:	4b6f      	ldr	r3, [pc, #444]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a6e      	ldr	r2, [pc, #440]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 80016a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016a4:	6013      	str	r3, [r2, #0]
 80016a6:	e00b      	b.n	80016c0 <HAL_RCC_OscConfig+0xd4>
 80016a8:	4b6b      	ldr	r3, [pc, #428]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a6a      	ldr	r2, [pc, #424]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 80016ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016b2:	6013      	str	r3, [r2, #0]
 80016b4:	4b68      	ldr	r3, [pc, #416]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a67      	ldr	r2, [pc, #412]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 80016ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d013      	beq.n	80016f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c8:	f7ff fea2 	bl	8001410 <HAL_GetTick>
 80016cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ce:	e008      	b.n	80016e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016d0:	f7ff fe9e 	bl	8001410 <HAL_GetTick>
 80016d4:	4602      	mov	r2, r0
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	2b64      	cmp	r3, #100	@ 0x64
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e200      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016e2:	4b5d      	ldr	r3, [pc, #372]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d0f0      	beq.n	80016d0 <HAL_RCC_OscConfig+0xe4>
 80016ee:	e014      	b.n	800171a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f0:	f7ff fe8e 	bl	8001410 <HAL_GetTick>
 80016f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016f6:	e008      	b.n	800170a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016f8:	f7ff fe8a 	bl	8001410 <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	2b64      	cmp	r3, #100	@ 0x64
 8001704:	d901      	bls.n	800170a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001706:	2303      	movs	r3, #3
 8001708:	e1ec      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800170a:	4b53      	ldr	r3, [pc, #332]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1f0      	bne.n	80016f8 <HAL_RCC_OscConfig+0x10c>
 8001716:	e000      	b.n	800171a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001718:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	2b00      	cmp	r3, #0
 8001724:	d063      	beq.n	80017ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001726:	4b4c      	ldr	r3, [pc, #304]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	f003 030c 	and.w	r3, r3, #12
 800172e:	2b00      	cmp	r3, #0
 8001730:	d00b      	beq.n	800174a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001732:	4b49      	ldr	r3, [pc, #292]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	f003 030c 	and.w	r3, r3, #12
 800173a:	2b08      	cmp	r3, #8
 800173c:	d11c      	bne.n	8001778 <HAL_RCC_OscConfig+0x18c>
 800173e:	4b46      	ldr	r3, [pc, #280]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001746:	2b00      	cmp	r3, #0
 8001748:	d116      	bne.n	8001778 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800174a:	4b43      	ldr	r3, [pc, #268]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f003 0302 	and.w	r3, r3, #2
 8001752:	2b00      	cmp	r3, #0
 8001754:	d005      	beq.n	8001762 <HAL_RCC_OscConfig+0x176>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	691b      	ldr	r3, [r3, #16]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d001      	beq.n	8001762 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	e1c0      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001762:	4b3d      	ldr	r3, [pc, #244]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	695b      	ldr	r3, [r3, #20]
 800176e:	00db      	lsls	r3, r3, #3
 8001770:	4939      	ldr	r1, [pc, #228]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001772:	4313      	orrs	r3, r2
 8001774:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001776:	e03a      	b.n	80017ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	691b      	ldr	r3, [r3, #16]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d020      	beq.n	80017c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001780:	4b36      	ldr	r3, [pc, #216]	@ (800185c <HAL_RCC_OscConfig+0x270>)
 8001782:	2201      	movs	r2, #1
 8001784:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001786:	f7ff fe43 	bl	8001410 <HAL_GetTick>
 800178a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800178c:	e008      	b.n	80017a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800178e:	f7ff fe3f 	bl	8001410 <HAL_GetTick>
 8001792:	4602      	mov	r2, r0
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	2b02      	cmp	r3, #2
 800179a:	d901      	bls.n	80017a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800179c:	2303      	movs	r3, #3
 800179e:	e1a1      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017a0:	4b2d      	ldr	r3, [pc, #180]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f003 0302 	and.w	r3, r3, #2
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d0f0      	beq.n	800178e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	695b      	ldr	r3, [r3, #20]
 80017b8:	00db      	lsls	r3, r3, #3
 80017ba:	4927      	ldr	r1, [pc, #156]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 80017bc:	4313      	orrs	r3, r2
 80017be:	600b      	str	r3, [r1, #0]
 80017c0:	e015      	b.n	80017ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017c2:	4b26      	ldr	r3, [pc, #152]	@ (800185c <HAL_RCC_OscConfig+0x270>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c8:	f7ff fe22 	bl	8001410 <HAL_GetTick>
 80017cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017ce:	e008      	b.n	80017e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017d0:	f7ff fe1e 	bl	8001410 <HAL_GetTick>
 80017d4:	4602      	mov	r2, r0
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	2b02      	cmp	r3, #2
 80017dc:	d901      	bls.n	80017e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e180      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d1f0      	bne.n	80017d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 0308 	and.w	r3, r3, #8
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d03a      	beq.n	8001870 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	699b      	ldr	r3, [r3, #24]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d019      	beq.n	8001836 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001802:	4b17      	ldr	r3, [pc, #92]	@ (8001860 <HAL_RCC_OscConfig+0x274>)
 8001804:	2201      	movs	r2, #1
 8001806:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001808:	f7ff fe02 	bl	8001410 <HAL_GetTick>
 800180c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800180e:	e008      	b.n	8001822 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001810:	f7ff fdfe 	bl	8001410 <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	2b02      	cmp	r3, #2
 800181c:	d901      	bls.n	8001822 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e160      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001822:	4b0d      	ldr	r3, [pc, #52]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	2b00      	cmp	r3, #0
 800182c:	d0f0      	beq.n	8001810 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800182e:	2001      	movs	r0, #1
 8001830:	f000 fa9c 	bl	8001d6c <RCC_Delay>
 8001834:	e01c      	b.n	8001870 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001836:	4b0a      	ldr	r3, [pc, #40]	@ (8001860 <HAL_RCC_OscConfig+0x274>)
 8001838:	2200      	movs	r2, #0
 800183a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800183c:	f7ff fde8 	bl	8001410 <HAL_GetTick>
 8001840:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001842:	e00f      	b.n	8001864 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001844:	f7ff fde4 	bl	8001410 <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b02      	cmp	r3, #2
 8001850:	d908      	bls.n	8001864 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e146      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
 8001856:	bf00      	nop
 8001858:	40021000 	.word	0x40021000
 800185c:	42420000 	.word	0x42420000
 8001860:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001864:	4b92      	ldr	r3, [pc, #584]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001868:	f003 0302 	and.w	r3, r3, #2
 800186c:	2b00      	cmp	r3, #0
 800186e:	d1e9      	bne.n	8001844 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f003 0304 	and.w	r3, r3, #4
 8001878:	2b00      	cmp	r3, #0
 800187a:	f000 80a6 	beq.w	80019ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800187e:	2300      	movs	r3, #0
 8001880:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001882:	4b8b      	ldr	r3, [pc, #556]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001884:	69db      	ldr	r3, [r3, #28]
 8001886:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d10d      	bne.n	80018aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800188e:	4b88      	ldr	r3, [pc, #544]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001890:	69db      	ldr	r3, [r3, #28]
 8001892:	4a87      	ldr	r2, [pc, #540]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001894:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001898:	61d3      	str	r3, [r2, #28]
 800189a:	4b85      	ldr	r3, [pc, #532]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 800189c:	69db      	ldr	r3, [r3, #28]
 800189e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018a2:	60bb      	str	r3, [r7, #8]
 80018a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018a6:	2301      	movs	r3, #1
 80018a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018aa:	4b82      	ldr	r3, [pc, #520]	@ (8001ab4 <HAL_RCC_OscConfig+0x4c8>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d118      	bne.n	80018e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018b6:	4b7f      	ldr	r3, [pc, #508]	@ (8001ab4 <HAL_RCC_OscConfig+0x4c8>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a7e      	ldr	r2, [pc, #504]	@ (8001ab4 <HAL_RCC_OscConfig+0x4c8>)
 80018bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018c2:	f7ff fda5 	bl	8001410 <HAL_GetTick>
 80018c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018c8:	e008      	b.n	80018dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018ca:	f7ff fda1 	bl	8001410 <HAL_GetTick>
 80018ce:	4602      	mov	r2, r0
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	2b64      	cmp	r3, #100	@ 0x64
 80018d6:	d901      	bls.n	80018dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80018d8:	2303      	movs	r3, #3
 80018da:	e103      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018dc:	4b75      	ldr	r3, [pc, #468]	@ (8001ab4 <HAL_RCC_OscConfig+0x4c8>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d0f0      	beq.n	80018ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d106      	bne.n	80018fe <HAL_RCC_OscConfig+0x312>
 80018f0:	4b6f      	ldr	r3, [pc, #444]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 80018f2:	6a1b      	ldr	r3, [r3, #32]
 80018f4:	4a6e      	ldr	r2, [pc, #440]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 80018f6:	f043 0301 	orr.w	r3, r3, #1
 80018fa:	6213      	str	r3, [r2, #32]
 80018fc:	e02d      	b.n	800195a <HAL_RCC_OscConfig+0x36e>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	68db      	ldr	r3, [r3, #12]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d10c      	bne.n	8001920 <HAL_RCC_OscConfig+0x334>
 8001906:	4b6a      	ldr	r3, [pc, #424]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001908:	6a1b      	ldr	r3, [r3, #32]
 800190a:	4a69      	ldr	r2, [pc, #420]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 800190c:	f023 0301 	bic.w	r3, r3, #1
 8001910:	6213      	str	r3, [r2, #32]
 8001912:	4b67      	ldr	r3, [pc, #412]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001914:	6a1b      	ldr	r3, [r3, #32]
 8001916:	4a66      	ldr	r2, [pc, #408]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001918:	f023 0304 	bic.w	r3, r3, #4
 800191c:	6213      	str	r3, [r2, #32]
 800191e:	e01c      	b.n	800195a <HAL_RCC_OscConfig+0x36e>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	2b05      	cmp	r3, #5
 8001926:	d10c      	bne.n	8001942 <HAL_RCC_OscConfig+0x356>
 8001928:	4b61      	ldr	r3, [pc, #388]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 800192a:	6a1b      	ldr	r3, [r3, #32]
 800192c:	4a60      	ldr	r2, [pc, #384]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 800192e:	f043 0304 	orr.w	r3, r3, #4
 8001932:	6213      	str	r3, [r2, #32]
 8001934:	4b5e      	ldr	r3, [pc, #376]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001936:	6a1b      	ldr	r3, [r3, #32]
 8001938:	4a5d      	ldr	r2, [pc, #372]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 800193a:	f043 0301 	orr.w	r3, r3, #1
 800193e:	6213      	str	r3, [r2, #32]
 8001940:	e00b      	b.n	800195a <HAL_RCC_OscConfig+0x36e>
 8001942:	4b5b      	ldr	r3, [pc, #364]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001944:	6a1b      	ldr	r3, [r3, #32]
 8001946:	4a5a      	ldr	r2, [pc, #360]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001948:	f023 0301 	bic.w	r3, r3, #1
 800194c:	6213      	str	r3, [r2, #32]
 800194e:	4b58      	ldr	r3, [pc, #352]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001950:	6a1b      	ldr	r3, [r3, #32]
 8001952:	4a57      	ldr	r2, [pc, #348]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001954:	f023 0304 	bic.w	r3, r3, #4
 8001958:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	68db      	ldr	r3, [r3, #12]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d015      	beq.n	800198e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001962:	f7ff fd55 	bl	8001410 <HAL_GetTick>
 8001966:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001968:	e00a      	b.n	8001980 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800196a:	f7ff fd51 	bl	8001410 <HAL_GetTick>
 800196e:	4602      	mov	r2, r0
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001978:	4293      	cmp	r3, r2
 800197a:	d901      	bls.n	8001980 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800197c:	2303      	movs	r3, #3
 800197e:	e0b1      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001980:	4b4b      	ldr	r3, [pc, #300]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001982:	6a1b      	ldr	r3, [r3, #32]
 8001984:	f003 0302 	and.w	r3, r3, #2
 8001988:	2b00      	cmp	r3, #0
 800198a:	d0ee      	beq.n	800196a <HAL_RCC_OscConfig+0x37e>
 800198c:	e014      	b.n	80019b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800198e:	f7ff fd3f 	bl	8001410 <HAL_GetTick>
 8001992:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001994:	e00a      	b.n	80019ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001996:	f7ff fd3b 	bl	8001410 <HAL_GetTick>
 800199a:	4602      	mov	r2, r0
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e09b      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019ac:	4b40      	ldr	r3, [pc, #256]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 80019ae:	6a1b      	ldr	r3, [r3, #32]
 80019b0:	f003 0302 	and.w	r3, r3, #2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d1ee      	bne.n	8001996 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80019b8:	7dfb      	ldrb	r3, [r7, #23]
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d105      	bne.n	80019ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019be:	4b3c      	ldr	r3, [pc, #240]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 80019c0:	69db      	ldr	r3, [r3, #28]
 80019c2:	4a3b      	ldr	r2, [pc, #236]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 80019c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80019c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	69db      	ldr	r3, [r3, #28]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	f000 8087 	beq.w	8001ae2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019d4:	4b36      	ldr	r3, [pc, #216]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f003 030c 	and.w	r3, r3, #12
 80019dc:	2b08      	cmp	r3, #8
 80019de:	d061      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	69db      	ldr	r3, [r3, #28]
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	d146      	bne.n	8001a76 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019e8:	4b33      	ldr	r3, [pc, #204]	@ (8001ab8 <HAL_RCC_OscConfig+0x4cc>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ee:	f7ff fd0f 	bl	8001410 <HAL_GetTick>
 80019f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019f4:	e008      	b.n	8001a08 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019f6:	f7ff fd0b 	bl	8001410 <HAL_GetTick>
 80019fa:	4602      	mov	r2, r0
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	1ad3      	subs	r3, r2, r3
 8001a00:	2b02      	cmp	r3, #2
 8001a02:	d901      	bls.n	8001a08 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001a04:	2303      	movs	r3, #3
 8001a06:	e06d      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a08:	4b29      	ldr	r3, [pc, #164]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d1f0      	bne.n	80019f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6a1b      	ldr	r3, [r3, #32]
 8001a18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a1c:	d108      	bne.n	8001a30 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001a1e:	4b24      	ldr	r3, [pc, #144]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	4921      	ldr	r1, [pc, #132]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a30:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6a19      	ldr	r1, [r3, #32]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a40:	430b      	orrs	r3, r1
 8001a42:	491b      	ldr	r1, [pc, #108]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001a44:	4313      	orrs	r3, r2
 8001a46:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a48:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab8 <HAL_RCC_OscConfig+0x4cc>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a4e:	f7ff fcdf 	bl	8001410 <HAL_GetTick>
 8001a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a54:	e008      	b.n	8001a68 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a56:	f7ff fcdb 	bl	8001410 <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e03d      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a68:	4b11      	ldr	r3, [pc, #68]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d0f0      	beq.n	8001a56 <HAL_RCC_OscConfig+0x46a>
 8001a74:	e035      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a76:	4b10      	ldr	r3, [pc, #64]	@ (8001ab8 <HAL_RCC_OscConfig+0x4cc>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a7c:	f7ff fcc8 	bl	8001410 <HAL_GetTick>
 8001a80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a82:	e008      	b.n	8001a96 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a84:	f7ff fcc4 	bl	8001410 <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d901      	bls.n	8001a96 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e026      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a96:	4b06      	ldr	r3, [pc, #24]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d1f0      	bne.n	8001a84 <HAL_RCC_OscConfig+0x498>
 8001aa2:	e01e      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	69db      	ldr	r3, [r3, #28]
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d107      	bne.n	8001abc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e019      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	40007000 	.word	0x40007000
 8001ab8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001abc:	4b0b      	ldr	r3, [pc, #44]	@ (8001aec <HAL_RCC_OscConfig+0x500>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6a1b      	ldr	r3, [r3, #32]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d106      	bne.n	8001ade <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d001      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e000      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001ae2:	2300      	movs	r3, #0
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3718      	adds	r7, #24
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40021000 	.word	0x40021000

08001af0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d101      	bne.n	8001b04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b00:	2301      	movs	r3, #1
 8001b02:	e0d0      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b04:	4b6a      	ldr	r3, [pc, #424]	@ (8001cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 0307 	and.w	r3, r3, #7
 8001b0c:	683a      	ldr	r2, [r7, #0]
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	d910      	bls.n	8001b34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b12:	4b67      	ldr	r3, [pc, #412]	@ (8001cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f023 0207 	bic.w	r2, r3, #7
 8001b1a:	4965      	ldr	r1, [pc, #404]	@ (8001cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b22:	4b63      	ldr	r3, [pc, #396]	@ (8001cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 0307 	and.w	r3, r3, #7
 8001b2a:	683a      	ldr	r2, [r7, #0]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d001      	beq.n	8001b34 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	e0b8      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f003 0302 	and.w	r3, r3, #2
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d020      	beq.n	8001b82 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 0304 	and.w	r3, r3, #4
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d005      	beq.n	8001b58 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b4c:	4b59      	ldr	r3, [pc, #356]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	4a58      	ldr	r2, [pc, #352]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b52:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001b56:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0308 	and.w	r3, r3, #8
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d005      	beq.n	8001b70 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b64:	4b53      	ldr	r3, [pc, #332]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	4a52      	ldr	r2, [pc, #328]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b6a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001b6e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b70:	4b50      	ldr	r3, [pc, #320]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	494d      	ldr	r1, [pc, #308]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 0301 	and.w	r3, r3, #1
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d040      	beq.n	8001c10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d107      	bne.n	8001ba6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b96:	4b47      	ldr	r3, [pc, #284]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d115      	bne.n	8001bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e07f      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d107      	bne.n	8001bbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bae:	4b41      	ldr	r3, [pc, #260]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d109      	bne.n	8001bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e073      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bbe:	4b3d      	ldr	r3, [pc, #244]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 0302 	and.w	r3, r3, #2
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d101      	bne.n	8001bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e06b      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bce:	4b39      	ldr	r3, [pc, #228]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	f023 0203 	bic.w	r2, r3, #3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	4936      	ldr	r1, [pc, #216]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001be0:	f7ff fc16 	bl	8001410 <HAL_GetTick>
 8001be4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001be6:	e00a      	b.n	8001bfe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001be8:	f7ff fc12 	bl	8001410 <HAL_GetTick>
 8001bec:	4602      	mov	r2, r0
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e053      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bfe:	4b2d      	ldr	r3, [pc, #180]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f003 020c 	and.w	r2, r3, #12
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d1eb      	bne.n	8001be8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c10:	4b27      	ldr	r3, [pc, #156]	@ (8001cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f003 0307 	and.w	r3, r3, #7
 8001c18:	683a      	ldr	r2, [r7, #0]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d210      	bcs.n	8001c40 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c1e:	4b24      	ldr	r3, [pc, #144]	@ (8001cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f023 0207 	bic.w	r2, r3, #7
 8001c26:	4922      	ldr	r1, [pc, #136]	@ (8001cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c2e:	4b20      	ldr	r3, [pc, #128]	@ (8001cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 0307 	and.w	r3, r3, #7
 8001c36:	683a      	ldr	r2, [r7, #0]
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d001      	beq.n	8001c40 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e032      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 0304 	and.w	r3, r3, #4
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d008      	beq.n	8001c5e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c4c:	4b19      	ldr	r3, [pc, #100]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	4916      	ldr	r1, [pc, #88]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0308 	and.w	r3, r3, #8
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d009      	beq.n	8001c7e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c6a:	4b12      	ldr	r3, [pc, #72]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	691b      	ldr	r3, [r3, #16]
 8001c76:	00db      	lsls	r3, r3, #3
 8001c78:	490e      	ldr	r1, [pc, #56]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c7e:	f000 f821 	bl	8001cc4 <HAL_RCC_GetSysClockFreq>
 8001c82:	4602      	mov	r2, r0
 8001c84:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	091b      	lsrs	r3, r3, #4
 8001c8a:	f003 030f 	and.w	r3, r3, #15
 8001c8e:	490a      	ldr	r1, [pc, #40]	@ (8001cb8 <HAL_RCC_ClockConfig+0x1c8>)
 8001c90:	5ccb      	ldrb	r3, [r1, r3]
 8001c92:	fa22 f303 	lsr.w	r3, r2, r3
 8001c96:	4a09      	ldr	r2, [pc, #36]	@ (8001cbc <HAL_RCC_ClockConfig+0x1cc>)
 8001c98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001c9a:	4b09      	ldr	r3, [pc, #36]	@ (8001cc0 <HAL_RCC_ClockConfig+0x1d0>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f7ff fb74 	bl	800138c <HAL_InitTick>

  return HAL_OK;
 8001ca4:	2300      	movs	r3, #0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3710      	adds	r7, #16
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	40022000 	.word	0x40022000
 8001cb4:	40021000 	.word	0x40021000
 8001cb8:	08006478 	.word	0x08006478
 8001cbc:	20000000 	.word	0x20000000
 8001cc0:	20000004 	.word	0x20000004

08001cc4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b087      	sub	sp, #28
 8001cc8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	60fb      	str	r3, [r7, #12]
 8001cce:	2300      	movs	r3, #0
 8001cd0:	60bb      	str	r3, [r7, #8]
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	617b      	str	r3, [r7, #20]
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001cde:	4b1e      	ldr	r3, [pc, #120]	@ (8001d58 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	f003 030c 	and.w	r3, r3, #12
 8001cea:	2b04      	cmp	r3, #4
 8001cec:	d002      	beq.n	8001cf4 <HAL_RCC_GetSysClockFreq+0x30>
 8001cee:	2b08      	cmp	r3, #8
 8001cf0:	d003      	beq.n	8001cfa <HAL_RCC_GetSysClockFreq+0x36>
 8001cf2:	e027      	b.n	8001d44 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001cf4:	4b19      	ldr	r3, [pc, #100]	@ (8001d5c <HAL_RCC_GetSysClockFreq+0x98>)
 8001cf6:	613b      	str	r3, [r7, #16]
      break;
 8001cf8:	e027      	b.n	8001d4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	0c9b      	lsrs	r3, r3, #18
 8001cfe:	f003 030f 	and.w	r3, r3, #15
 8001d02:	4a17      	ldr	r2, [pc, #92]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001d04:	5cd3      	ldrb	r3, [r2, r3]
 8001d06:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d010      	beq.n	8001d34 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001d12:	4b11      	ldr	r3, [pc, #68]	@ (8001d58 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	0c5b      	lsrs	r3, r3, #17
 8001d18:	f003 0301 	and.w	r3, r3, #1
 8001d1c:	4a11      	ldr	r2, [pc, #68]	@ (8001d64 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d1e:	5cd3      	ldrb	r3, [r2, r3]
 8001d20:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4a0d      	ldr	r2, [pc, #52]	@ (8001d5c <HAL_RCC_GetSysClockFreq+0x98>)
 8001d26:	fb03 f202 	mul.w	r2, r3, r2
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d30:	617b      	str	r3, [r7, #20]
 8001d32:	e004      	b.n	8001d3e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	4a0c      	ldr	r2, [pc, #48]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001d38:	fb02 f303 	mul.w	r3, r2, r3
 8001d3c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	613b      	str	r3, [r7, #16]
      break;
 8001d42:	e002      	b.n	8001d4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d44:	4b05      	ldr	r3, [pc, #20]	@ (8001d5c <HAL_RCC_GetSysClockFreq+0x98>)
 8001d46:	613b      	str	r3, [r7, #16]
      break;
 8001d48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d4a:	693b      	ldr	r3, [r7, #16]
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	371c      	adds	r7, #28
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bc80      	pop	{r7}
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	007a1200 	.word	0x007a1200
 8001d60:	08006488 	.word	0x08006488
 8001d64:	08006498 	.word	0x08006498
 8001d68:	003d0900 	.word	0x003d0900

08001d6c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001d74:	4b0a      	ldr	r3, [pc, #40]	@ (8001da0 <RCC_Delay+0x34>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a0a      	ldr	r2, [pc, #40]	@ (8001da4 <RCC_Delay+0x38>)
 8001d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d7e:	0a5b      	lsrs	r3, r3, #9
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	fb02 f303 	mul.w	r3, r2, r3
 8001d86:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001d88:	bf00      	nop
  }
  while (Delay --);
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	1e5a      	subs	r2, r3, #1
 8001d8e:	60fa      	str	r2, [r7, #12]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d1f9      	bne.n	8001d88 <RCC_Delay+0x1c>
}
 8001d94:	bf00      	nop
 8001d96:	bf00      	nop
 8001d98:	3714      	adds	r7, #20
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bc80      	pop	{r7}
 8001d9e:	4770      	bx	lr
 8001da0:	20000000 	.word	0x20000000
 8001da4:	10624dd3 	.word	0x10624dd3

08001da8 <__cvt>:
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001dae:	461d      	mov	r5, r3
 8001db0:	bfbb      	ittet	lt
 8001db2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8001db6:	461d      	movlt	r5, r3
 8001db8:	2300      	movge	r3, #0
 8001dba:	232d      	movlt	r3, #45	@ 0x2d
 8001dbc:	b088      	sub	sp, #32
 8001dbe:	4614      	mov	r4, r2
 8001dc0:	bfb8      	it	lt
 8001dc2:	4614      	movlt	r4, r2
 8001dc4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8001dc6:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8001dc8:	7013      	strb	r3, [r2, #0]
 8001dca:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8001dcc:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8001dd0:	f023 0820 	bic.w	r8, r3, #32
 8001dd4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8001dd8:	d005      	beq.n	8001de6 <__cvt+0x3e>
 8001dda:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8001dde:	d100      	bne.n	8001de2 <__cvt+0x3a>
 8001de0:	3601      	adds	r6, #1
 8001de2:	2302      	movs	r3, #2
 8001de4:	e000      	b.n	8001de8 <__cvt+0x40>
 8001de6:	2303      	movs	r3, #3
 8001de8:	aa07      	add	r2, sp, #28
 8001dea:	9204      	str	r2, [sp, #16]
 8001dec:	aa06      	add	r2, sp, #24
 8001dee:	e9cd a202 	strd	sl, r2, [sp, #8]
 8001df2:	e9cd 3600 	strd	r3, r6, [sp]
 8001df6:	4622      	mov	r2, r4
 8001df8:	462b      	mov	r3, r5
 8001dfa:	f001 f87d 	bl	8002ef8 <_dtoa_r>
 8001dfe:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8001e02:	4607      	mov	r7, r0
 8001e04:	d119      	bne.n	8001e3a <__cvt+0x92>
 8001e06:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8001e08:	07db      	lsls	r3, r3, #31
 8001e0a:	d50e      	bpl.n	8001e2a <__cvt+0x82>
 8001e0c:	eb00 0906 	add.w	r9, r0, r6
 8001e10:	2200      	movs	r2, #0
 8001e12:	2300      	movs	r3, #0
 8001e14:	4620      	mov	r0, r4
 8001e16:	4629      	mov	r1, r5
 8001e18:	f7fe fe7a 	bl	8000b10 <__aeabi_dcmpeq>
 8001e1c:	b108      	cbz	r0, 8001e22 <__cvt+0x7a>
 8001e1e:	f8cd 901c 	str.w	r9, [sp, #28]
 8001e22:	2230      	movs	r2, #48	@ 0x30
 8001e24:	9b07      	ldr	r3, [sp, #28]
 8001e26:	454b      	cmp	r3, r9
 8001e28:	d31e      	bcc.n	8001e68 <__cvt+0xc0>
 8001e2a:	4638      	mov	r0, r7
 8001e2c:	9b07      	ldr	r3, [sp, #28]
 8001e2e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8001e30:	1bdb      	subs	r3, r3, r7
 8001e32:	6013      	str	r3, [r2, #0]
 8001e34:	b008      	add	sp, #32
 8001e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001e3a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8001e3e:	eb00 0906 	add.w	r9, r0, r6
 8001e42:	d1e5      	bne.n	8001e10 <__cvt+0x68>
 8001e44:	7803      	ldrb	r3, [r0, #0]
 8001e46:	2b30      	cmp	r3, #48	@ 0x30
 8001e48:	d10a      	bne.n	8001e60 <__cvt+0xb8>
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	4620      	mov	r0, r4
 8001e50:	4629      	mov	r1, r5
 8001e52:	f7fe fe5d 	bl	8000b10 <__aeabi_dcmpeq>
 8001e56:	b918      	cbnz	r0, 8001e60 <__cvt+0xb8>
 8001e58:	f1c6 0601 	rsb	r6, r6, #1
 8001e5c:	f8ca 6000 	str.w	r6, [sl]
 8001e60:	f8da 3000 	ldr.w	r3, [sl]
 8001e64:	4499      	add	r9, r3
 8001e66:	e7d3      	b.n	8001e10 <__cvt+0x68>
 8001e68:	1c59      	adds	r1, r3, #1
 8001e6a:	9107      	str	r1, [sp, #28]
 8001e6c:	701a      	strb	r2, [r3, #0]
 8001e6e:	e7d9      	b.n	8001e24 <__cvt+0x7c>

08001e70 <__exponent>:
 8001e70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001e72:	2900      	cmp	r1, #0
 8001e74:	bfb6      	itet	lt
 8001e76:	232d      	movlt	r3, #45	@ 0x2d
 8001e78:	232b      	movge	r3, #43	@ 0x2b
 8001e7a:	4249      	neglt	r1, r1
 8001e7c:	2909      	cmp	r1, #9
 8001e7e:	7002      	strb	r2, [r0, #0]
 8001e80:	7043      	strb	r3, [r0, #1]
 8001e82:	dd29      	ble.n	8001ed8 <__exponent+0x68>
 8001e84:	f10d 0307 	add.w	r3, sp, #7
 8001e88:	461d      	mov	r5, r3
 8001e8a:	270a      	movs	r7, #10
 8001e8c:	fbb1 f6f7 	udiv	r6, r1, r7
 8001e90:	461a      	mov	r2, r3
 8001e92:	fb07 1416 	mls	r4, r7, r6, r1
 8001e96:	3430      	adds	r4, #48	@ 0x30
 8001e98:	f802 4c01 	strb.w	r4, [r2, #-1]
 8001e9c:	460c      	mov	r4, r1
 8001e9e:	2c63      	cmp	r4, #99	@ 0x63
 8001ea0:	4631      	mov	r1, r6
 8001ea2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8001ea6:	dcf1      	bgt.n	8001e8c <__exponent+0x1c>
 8001ea8:	3130      	adds	r1, #48	@ 0x30
 8001eaa:	1e94      	subs	r4, r2, #2
 8001eac:	f803 1c01 	strb.w	r1, [r3, #-1]
 8001eb0:	4623      	mov	r3, r4
 8001eb2:	1c41      	adds	r1, r0, #1
 8001eb4:	42ab      	cmp	r3, r5
 8001eb6:	d30a      	bcc.n	8001ece <__exponent+0x5e>
 8001eb8:	f10d 0309 	add.w	r3, sp, #9
 8001ebc:	1a9b      	subs	r3, r3, r2
 8001ebe:	42ac      	cmp	r4, r5
 8001ec0:	bf88      	it	hi
 8001ec2:	2300      	movhi	r3, #0
 8001ec4:	3302      	adds	r3, #2
 8001ec6:	4403      	add	r3, r0
 8001ec8:	1a18      	subs	r0, r3, r0
 8001eca:	b003      	add	sp, #12
 8001ecc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ece:	f813 6b01 	ldrb.w	r6, [r3], #1
 8001ed2:	f801 6f01 	strb.w	r6, [r1, #1]!
 8001ed6:	e7ed      	b.n	8001eb4 <__exponent+0x44>
 8001ed8:	2330      	movs	r3, #48	@ 0x30
 8001eda:	3130      	adds	r1, #48	@ 0x30
 8001edc:	7083      	strb	r3, [r0, #2]
 8001ede:	70c1      	strb	r1, [r0, #3]
 8001ee0:	1d03      	adds	r3, r0, #4
 8001ee2:	e7f1      	b.n	8001ec8 <__exponent+0x58>

08001ee4 <_printf_float>:
 8001ee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ee8:	b091      	sub	sp, #68	@ 0x44
 8001eea:	460c      	mov	r4, r1
 8001eec:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8001ef0:	4616      	mov	r6, r2
 8001ef2:	461f      	mov	r7, r3
 8001ef4:	4605      	mov	r5, r0
 8001ef6:	f000 feeb 	bl	8002cd0 <_localeconv_r>
 8001efa:	6803      	ldr	r3, [r0, #0]
 8001efc:	4618      	mov	r0, r3
 8001efe:	9308      	str	r3, [sp, #32]
 8001f00:	f7fe f926 	bl	8000150 <strlen>
 8001f04:	2300      	movs	r3, #0
 8001f06:	930e      	str	r3, [sp, #56]	@ 0x38
 8001f08:	f8d8 3000 	ldr.w	r3, [r8]
 8001f0c:	9009      	str	r0, [sp, #36]	@ 0x24
 8001f0e:	3307      	adds	r3, #7
 8001f10:	f023 0307 	bic.w	r3, r3, #7
 8001f14:	f103 0208 	add.w	r2, r3, #8
 8001f18:	f894 a018 	ldrb.w	sl, [r4, #24]
 8001f1c:	f8d4 b000 	ldr.w	fp, [r4]
 8001f20:	f8c8 2000 	str.w	r2, [r8]
 8001f24:	e9d3 8900 	ldrd	r8, r9, [r3]
 8001f28:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8001f2c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001f2e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8001f32:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f36:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8001f3a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8001f3e:	4b9c      	ldr	r3, [pc, #624]	@ (80021b0 <_printf_float+0x2cc>)
 8001f40:	f7fe fe18 	bl	8000b74 <__aeabi_dcmpun>
 8001f44:	bb70      	cbnz	r0, 8001fa4 <_printf_float+0xc0>
 8001f46:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8001f4a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f4e:	4b98      	ldr	r3, [pc, #608]	@ (80021b0 <_printf_float+0x2cc>)
 8001f50:	f7fe fdf2 	bl	8000b38 <__aeabi_dcmple>
 8001f54:	bb30      	cbnz	r0, 8001fa4 <_printf_float+0xc0>
 8001f56:	2200      	movs	r2, #0
 8001f58:	2300      	movs	r3, #0
 8001f5a:	4640      	mov	r0, r8
 8001f5c:	4649      	mov	r1, r9
 8001f5e:	f7fe fde1 	bl	8000b24 <__aeabi_dcmplt>
 8001f62:	b110      	cbz	r0, 8001f6a <_printf_float+0x86>
 8001f64:	232d      	movs	r3, #45	@ 0x2d
 8001f66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001f6a:	4a92      	ldr	r2, [pc, #584]	@ (80021b4 <_printf_float+0x2d0>)
 8001f6c:	4b92      	ldr	r3, [pc, #584]	@ (80021b8 <_printf_float+0x2d4>)
 8001f6e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8001f72:	bf8c      	ite	hi
 8001f74:	4690      	movhi	r8, r2
 8001f76:	4698      	movls	r8, r3
 8001f78:	2303      	movs	r3, #3
 8001f7a:	f04f 0900 	mov.w	r9, #0
 8001f7e:	6123      	str	r3, [r4, #16]
 8001f80:	f02b 0304 	bic.w	r3, fp, #4
 8001f84:	6023      	str	r3, [r4, #0]
 8001f86:	4633      	mov	r3, r6
 8001f88:	4621      	mov	r1, r4
 8001f8a:	4628      	mov	r0, r5
 8001f8c:	9700      	str	r7, [sp, #0]
 8001f8e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8001f90:	f000 f9d4 	bl	800233c <_printf_common>
 8001f94:	3001      	adds	r0, #1
 8001f96:	f040 8090 	bne.w	80020ba <_printf_float+0x1d6>
 8001f9a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f9e:	b011      	add	sp, #68	@ 0x44
 8001fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001fa4:	4642      	mov	r2, r8
 8001fa6:	464b      	mov	r3, r9
 8001fa8:	4640      	mov	r0, r8
 8001faa:	4649      	mov	r1, r9
 8001fac:	f7fe fde2 	bl	8000b74 <__aeabi_dcmpun>
 8001fb0:	b148      	cbz	r0, 8001fc6 <_printf_float+0xe2>
 8001fb2:	464b      	mov	r3, r9
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	bfb8      	it	lt
 8001fb8:	232d      	movlt	r3, #45	@ 0x2d
 8001fba:	4a80      	ldr	r2, [pc, #512]	@ (80021bc <_printf_float+0x2d8>)
 8001fbc:	bfb8      	it	lt
 8001fbe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8001fc2:	4b7f      	ldr	r3, [pc, #508]	@ (80021c0 <_printf_float+0x2dc>)
 8001fc4:	e7d3      	b.n	8001f6e <_printf_float+0x8a>
 8001fc6:	6863      	ldr	r3, [r4, #4]
 8001fc8:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8001fcc:	1c5a      	adds	r2, r3, #1
 8001fce:	d13f      	bne.n	8002050 <_printf_float+0x16c>
 8001fd0:	2306      	movs	r3, #6
 8001fd2:	6063      	str	r3, [r4, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8001fda:	6023      	str	r3, [r4, #0]
 8001fdc:	9206      	str	r2, [sp, #24]
 8001fde:	aa0e      	add	r2, sp, #56	@ 0x38
 8001fe0:	e9cd a204 	strd	sl, r2, [sp, #16]
 8001fe4:	aa0d      	add	r2, sp, #52	@ 0x34
 8001fe6:	9203      	str	r2, [sp, #12]
 8001fe8:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8001fec:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8001ff0:	6863      	ldr	r3, [r4, #4]
 8001ff2:	4642      	mov	r2, r8
 8001ff4:	9300      	str	r3, [sp, #0]
 8001ff6:	4628      	mov	r0, r5
 8001ff8:	464b      	mov	r3, r9
 8001ffa:	910a      	str	r1, [sp, #40]	@ 0x28
 8001ffc:	f7ff fed4 	bl	8001da8 <__cvt>
 8002000:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8002002:	4680      	mov	r8, r0
 8002004:	2947      	cmp	r1, #71	@ 0x47
 8002006:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8002008:	d128      	bne.n	800205c <_printf_float+0x178>
 800200a:	1cc8      	adds	r0, r1, #3
 800200c:	db02      	blt.n	8002014 <_printf_float+0x130>
 800200e:	6863      	ldr	r3, [r4, #4]
 8002010:	4299      	cmp	r1, r3
 8002012:	dd40      	ble.n	8002096 <_printf_float+0x1b2>
 8002014:	f1aa 0a02 	sub.w	sl, sl, #2
 8002018:	fa5f fa8a 	uxtb.w	sl, sl
 800201c:	4652      	mov	r2, sl
 800201e:	3901      	subs	r1, #1
 8002020:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002024:	910d      	str	r1, [sp, #52]	@ 0x34
 8002026:	f7ff ff23 	bl	8001e70 <__exponent>
 800202a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800202c:	4681      	mov	r9, r0
 800202e:	1813      	adds	r3, r2, r0
 8002030:	2a01      	cmp	r2, #1
 8002032:	6123      	str	r3, [r4, #16]
 8002034:	dc02      	bgt.n	800203c <_printf_float+0x158>
 8002036:	6822      	ldr	r2, [r4, #0]
 8002038:	07d2      	lsls	r2, r2, #31
 800203a:	d501      	bpl.n	8002040 <_printf_float+0x15c>
 800203c:	3301      	adds	r3, #1
 800203e:	6123      	str	r3, [r4, #16]
 8002040:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8002044:	2b00      	cmp	r3, #0
 8002046:	d09e      	beq.n	8001f86 <_printf_float+0xa2>
 8002048:	232d      	movs	r3, #45	@ 0x2d
 800204a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800204e:	e79a      	b.n	8001f86 <_printf_float+0xa2>
 8002050:	2947      	cmp	r1, #71	@ 0x47
 8002052:	d1bf      	bne.n	8001fd4 <_printf_float+0xf0>
 8002054:	2b00      	cmp	r3, #0
 8002056:	d1bd      	bne.n	8001fd4 <_printf_float+0xf0>
 8002058:	2301      	movs	r3, #1
 800205a:	e7ba      	b.n	8001fd2 <_printf_float+0xee>
 800205c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002060:	d9dc      	bls.n	800201c <_printf_float+0x138>
 8002062:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8002066:	d118      	bne.n	800209a <_printf_float+0x1b6>
 8002068:	2900      	cmp	r1, #0
 800206a:	6863      	ldr	r3, [r4, #4]
 800206c:	dd0b      	ble.n	8002086 <_printf_float+0x1a2>
 800206e:	6121      	str	r1, [r4, #16]
 8002070:	b913      	cbnz	r3, 8002078 <_printf_float+0x194>
 8002072:	6822      	ldr	r2, [r4, #0]
 8002074:	07d0      	lsls	r0, r2, #31
 8002076:	d502      	bpl.n	800207e <_printf_float+0x19a>
 8002078:	3301      	adds	r3, #1
 800207a:	440b      	add	r3, r1
 800207c:	6123      	str	r3, [r4, #16]
 800207e:	f04f 0900 	mov.w	r9, #0
 8002082:	65a1      	str	r1, [r4, #88]	@ 0x58
 8002084:	e7dc      	b.n	8002040 <_printf_float+0x15c>
 8002086:	b913      	cbnz	r3, 800208e <_printf_float+0x1aa>
 8002088:	6822      	ldr	r2, [r4, #0]
 800208a:	07d2      	lsls	r2, r2, #31
 800208c:	d501      	bpl.n	8002092 <_printf_float+0x1ae>
 800208e:	3302      	adds	r3, #2
 8002090:	e7f4      	b.n	800207c <_printf_float+0x198>
 8002092:	2301      	movs	r3, #1
 8002094:	e7f2      	b.n	800207c <_printf_float+0x198>
 8002096:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800209a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800209c:	4299      	cmp	r1, r3
 800209e:	db05      	blt.n	80020ac <_printf_float+0x1c8>
 80020a0:	6823      	ldr	r3, [r4, #0]
 80020a2:	6121      	str	r1, [r4, #16]
 80020a4:	07d8      	lsls	r0, r3, #31
 80020a6:	d5ea      	bpl.n	800207e <_printf_float+0x19a>
 80020a8:	1c4b      	adds	r3, r1, #1
 80020aa:	e7e7      	b.n	800207c <_printf_float+0x198>
 80020ac:	2900      	cmp	r1, #0
 80020ae:	bfcc      	ite	gt
 80020b0:	2201      	movgt	r2, #1
 80020b2:	f1c1 0202 	rsble	r2, r1, #2
 80020b6:	4413      	add	r3, r2
 80020b8:	e7e0      	b.n	800207c <_printf_float+0x198>
 80020ba:	6823      	ldr	r3, [r4, #0]
 80020bc:	055a      	lsls	r2, r3, #21
 80020be:	d407      	bmi.n	80020d0 <_printf_float+0x1ec>
 80020c0:	6923      	ldr	r3, [r4, #16]
 80020c2:	4642      	mov	r2, r8
 80020c4:	4631      	mov	r1, r6
 80020c6:	4628      	mov	r0, r5
 80020c8:	47b8      	blx	r7
 80020ca:	3001      	adds	r0, #1
 80020cc:	d12b      	bne.n	8002126 <_printf_float+0x242>
 80020ce:	e764      	b.n	8001f9a <_printf_float+0xb6>
 80020d0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80020d4:	f240 80dc 	bls.w	8002290 <_printf_float+0x3ac>
 80020d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80020dc:	2200      	movs	r2, #0
 80020de:	2300      	movs	r3, #0
 80020e0:	f7fe fd16 	bl	8000b10 <__aeabi_dcmpeq>
 80020e4:	2800      	cmp	r0, #0
 80020e6:	d033      	beq.n	8002150 <_printf_float+0x26c>
 80020e8:	2301      	movs	r3, #1
 80020ea:	4631      	mov	r1, r6
 80020ec:	4628      	mov	r0, r5
 80020ee:	4a35      	ldr	r2, [pc, #212]	@ (80021c4 <_printf_float+0x2e0>)
 80020f0:	47b8      	blx	r7
 80020f2:	3001      	adds	r0, #1
 80020f4:	f43f af51 	beq.w	8001f9a <_printf_float+0xb6>
 80020f8:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80020fc:	4543      	cmp	r3, r8
 80020fe:	db02      	blt.n	8002106 <_printf_float+0x222>
 8002100:	6823      	ldr	r3, [r4, #0]
 8002102:	07d8      	lsls	r0, r3, #31
 8002104:	d50f      	bpl.n	8002126 <_printf_float+0x242>
 8002106:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800210a:	4631      	mov	r1, r6
 800210c:	4628      	mov	r0, r5
 800210e:	47b8      	blx	r7
 8002110:	3001      	adds	r0, #1
 8002112:	f43f af42 	beq.w	8001f9a <_printf_float+0xb6>
 8002116:	f04f 0900 	mov.w	r9, #0
 800211a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800211e:	f104 0a1a 	add.w	sl, r4, #26
 8002122:	45c8      	cmp	r8, r9
 8002124:	dc09      	bgt.n	800213a <_printf_float+0x256>
 8002126:	6823      	ldr	r3, [r4, #0]
 8002128:	079b      	lsls	r3, r3, #30
 800212a:	f100 8102 	bmi.w	8002332 <_printf_float+0x44e>
 800212e:	68e0      	ldr	r0, [r4, #12]
 8002130:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8002132:	4298      	cmp	r0, r3
 8002134:	bfb8      	it	lt
 8002136:	4618      	movlt	r0, r3
 8002138:	e731      	b.n	8001f9e <_printf_float+0xba>
 800213a:	2301      	movs	r3, #1
 800213c:	4652      	mov	r2, sl
 800213e:	4631      	mov	r1, r6
 8002140:	4628      	mov	r0, r5
 8002142:	47b8      	blx	r7
 8002144:	3001      	adds	r0, #1
 8002146:	f43f af28 	beq.w	8001f9a <_printf_float+0xb6>
 800214a:	f109 0901 	add.w	r9, r9, #1
 800214e:	e7e8      	b.n	8002122 <_printf_float+0x23e>
 8002150:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002152:	2b00      	cmp	r3, #0
 8002154:	dc38      	bgt.n	80021c8 <_printf_float+0x2e4>
 8002156:	2301      	movs	r3, #1
 8002158:	4631      	mov	r1, r6
 800215a:	4628      	mov	r0, r5
 800215c:	4a19      	ldr	r2, [pc, #100]	@ (80021c4 <_printf_float+0x2e0>)
 800215e:	47b8      	blx	r7
 8002160:	3001      	adds	r0, #1
 8002162:	f43f af1a 	beq.w	8001f9a <_printf_float+0xb6>
 8002166:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800216a:	ea59 0303 	orrs.w	r3, r9, r3
 800216e:	d102      	bne.n	8002176 <_printf_float+0x292>
 8002170:	6823      	ldr	r3, [r4, #0]
 8002172:	07d9      	lsls	r1, r3, #31
 8002174:	d5d7      	bpl.n	8002126 <_printf_float+0x242>
 8002176:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800217a:	4631      	mov	r1, r6
 800217c:	4628      	mov	r0, r5
 800217e:	47b8      	blx	r7
 8002180:	3001      	adds	r0, #1
 8002182:	f43f af0a 	beq.w	8001f9a <_printf_float+0xb6>
 8002186:	f04f 0a00 	mov.w	sl, #0
 800218a:	f104 0b1a 	add.w	fp, r4, #26
 800218e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002190:	425b      	negs	r3, r3
 8002192:	4553      	cmp	r3, sl
 8002194:	dc01      	bgt.n	800219a <_printf_float+0x2b6>
 8002196:	464b      	mov	r3, r9
 8002198:	e793      	b.n	80020c2 <_printf_float+0x1de>
 800219a:	2301      	movs	r3, #1
 800219c:	465a      	mov	r2, fp
 800219e:	4631      	mov	r1, r6
 80021a0:	4628      	mov	r0, r5
 80021a2:	47b8      	blx	r7
 80021a4:	3001      	adds	r0, #1
 80021a6:	f43f aef8 	beq.w	8001f9a <_printf_float+0xb6>
 80021aa:	f10a 0a01 	add.w	sl, sl, #1
 80021ae:	e7ee      	b.n	800218e <_printf_float+0x2aa>
 80021b0:	7fefffff 	.word	0x7fefffff
 80021b4:	0800649e 	.word	0x0800649e
 80021b8:	0800649a 	.word	0x0800649a
 80021bc:	080064a6 	.word	0x080064a6
 80021c0:	080064a2 	.word	0x080064a2
 80021c4:	080064aa 	.word	0x080064aa
 80021c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80021ca:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80021ce:	4553      	cmp	r3, sl
 80021d0:	bfa8      	it	ge
 80021d2:	4653      	movge	r3, sl
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	4699      	mov	r9, r3
 80021d8:	dc36      	bgt.n	8002248 <_printf_float+0x364>
 80021da:	f04f 0b00 	mov.w	fp, #0
 80021de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80021e2:	f104 021a 	add.w	r2, r4, #26
 80021e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80021e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80021ea:	eba3 0309 	sub.w	r3, r3, r9
 80021ee:	455b      	cmp	r3, fp
 80021f0:	dc31      	bgt.n	8002256 <_printf_float+0x372>
 80021f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80021f4:	459a      	cmp	sl, r3
 80021f6:	dc3a      	bgt.n	800226e <_printf_float+0x38a>
 80021f8:	6823      	ldr	r3, [r4, #0]
 80021fa:	07da      	lsls	r2, r3, #31
 80021fc:	d437      	bmi.n	800226e <_printf_float+0x38a>
 80021fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002200:	ebaa 0903 	sub.w	r9, sl, r3
 8002204:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002206:	ebaa 0303 	sub.w	r3, sl, r3
 800220a:	4599      	cmp	r9, r3
 800220c:	bfa8      	it	ge
 800220e:	4699      	movge	r9, r3
 8002210:	f1b9 0f00 	cmp.w	r9, #0
 8002214:	dc33      	bgt.n	800227e <_printf_float+0x39a>
 8002216:	f04f 0800 	mov.w	r8, #0
 800221a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800221e:	f104 0b1a 	add.w	fp, r4, #26
 8002222:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002224:	ebaa 0303 	sub.w	r3, sl, r3
 8002228:	eba3 0309 	sub.w	r3, r3, r9
 800222c:	4543      	cmp	r3, r8
 800222e:	f77f af7a 	ble.w	8002126 <_printf_float+0x242>
 8002232:	2301      	movs	r3, #1
 8002234:	465a      	mov	r2, fp
 8002236:	4631      	mov	r1, r6
 8002238:	4628      	mov	r0, r5
 800223a:	47b8      	blx	r7
 800223c:	3001      	adds	r0, #1
 800223e:	f43f aeac 	beq.w	8001f9a <_printf_float+0xb6>
 8002242:	f108 0801 	add.w	r8, r8, #1
 8002246:	e7ec      	b.n	8002222 <_printf_float+0x33e>
 8002248:	4642      	mov	r2, r8
 800224a:	4631      	mov	r1, r6
 800224c:	4628      	mov	r0, r5
 800224e:	47b8      	blx	r7
 8002250:	3001      	adds	r0, #1
 8002252:	d1c2      	bne.n	80021da <_printf_float+0x2f6>
 8002254:	e6a1      	b.n	8001f9a <_printf_float+0xb6>
 8002256:	2301      	movs	r3, #1
 8002258:	4631      	mov	r1, r6
 800225a:	4628      	mov	r0, r5
 800225c:	920a      	str	r2, [sp, #40]	@ 0x28
 800225e:	47b8      	blx	r7
 8002260:	3001      	adds	r0, #1
 8002262:	f43f ae9a 	beq.w	8001f9a <_printf_float+0xb6>
 8002266:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002268:	f10b 0b01 	add.w	fp, fp, #1
 800226c:	e7bb      	b.n	80021e6 <_printf_float+0x302>
 800226e:	4631      	mov	r1, r6
 8002270:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002274:	4628      	mov	r0, r5
 8002276:	47b8      	blx	r7
 8002278:	3001      	adds	r0, #1
 800227a:	d1c0      	bne.n	80021fe <_printf_float+0x31a>
 800227c:	e68d      	b.n	8001f9a <_printf_float+0xb6>
 800227e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002280:	464b      	mov	r3, r9
 8002282:	4631      	mov	r1, r6
 8002284:	4628      	mov	r0, r5
 8002286:	4442      	add	r2, r8
 8002288:	47b8      	blx	r7
 800228a:	3001      	adds	r0, #1
 800228c:	d1c3      	bne.n	8002216 <_printf_float+0x332>
 800228e:	e684      	b.n	8001f9a <_printf_float+0xb6>
 8002290:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8002294:	f1ba 0f01 	cmp.w	sl, #1
 8002298:	dc01      	bgt.n	800229e <_printf_float+0x3ba>
 800229a:	07db      	lsls	r3, r3, #31
 800229c:	d536      	bpl.n	800230c <_printf_float+0x428>
 800229e:	2301      	movs	r3, #1
 80022a0:	4642      	mov	r2, r8
 80022a2:	4631      	mov	r1, r6
 80022a4:	4628      	mov	r0, r5
 80022a6:	47b8      	blx	r7
 80022a8:	3001      	adds	r0, #1
 80022aa:	f43f ae76 	beq.w	8001f9a <_printf_float+0xb6>
 80022ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80022b2:	4631      	mov	r1, r6
 80022b4:	4628      	mov	r0, r5
 80022b6:	47b8      	blx	r7
 80022b8:	3001      	adds	r0, #1
 80022ba:	f43f ae6e 	beq.w	8001f9a <_printf_float+0xb6>
 80022be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80022c2:	2200      	movs	r2, #0
 80022c4:	2300      	movs	r3, #0
 80022c6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80022ca:	f7fe fc21 	bl	8000b10 <__aeabi_dcmpeq>
 80022ce:	b9c0      	cbnz	r0, 8002302 <_printf_float+0x41e>
 80022d0:	4653      	mov	r3, sl
 80022d2:	f108 0201 	add.w	r2, r8, #1
 80022d6:	4631      	mov	r1, r6
 80022d8:	4628      	mov	r0, r5
 80022da:	47b8      	blx	r7
 80022dc:	3001      	adds	r0, #1
 80022de:	d10c      	bne.n	80022fa <_printf_float+0x416>
 80022e0:	e65b      	b.n	8001f9a <_printf_float+0xb6>
 80022e2:	2301      	movs	r3, #1
 80022e4:	465a      	mov	r2, fp
 80022e6:	4631      	mov	r1, r6
 80022e8:	4628      	mov	r0, r5
 80022ea:	47b8      	blx	r7
 80022ec:	3001      	adds	r0, #1
 80022ee:	f43f ae54 	beq.w	8001f9a <_printf_float+0xb6>
 80022f2:	f108 0801 	add.w	r8, r8, #1
 80022f6:	45d0      	cmp	r8, sl
 80022f8:	dbf3      	blt.n	80022e2 <_printf_float+0x3fe>
 80022fa:	464b      	mov	r3, r9
 80022fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8002300:	e6e0      	b.n	80020c4 <_printf_float+0x1e0>
 8002302:	f04f 0800 	mov.w	r8, #0
 8002306:	f104 0b1a 	add.w	fp, r4, #26
 800230a:	e7f4      	b.n	80022f6 <_printf_float+0x412>
 800230c:	2301      	movs	r3, #1
 800230e:	4642      	mov	r2, r8
 8002310:	e7e1      	b.n	80022d6 <_printf_float+0x3f2>
 8002312:	2301      	movs	r3, #1
 8002314:	464a      	mov	r2, r9
 8002316:	4631      	mov	r1, r6
 8002318:	4628      	mov	r0, r5
 800231a:	47b8      	blx	r7
 800231c:	3001      	adds	r0, #1
 800231e:	f43f ae3c 	beq.w	8001f9a <_printf_float+0xb6>
 8002322:	f108 0801 	add.w	r8, r8, #1
 8002326:	68e3      	ldr	r3, [r4, #12]
 8002328:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800232a:	1a5b      	subs	r3, r3, r1
 800232c:	4543      	cmp	r3, r8
 800232e:	dcf0      	bgt.n	8002312 <_printf_float+0x42e>
 8002330:	e6fd      	b.n	800212e <_printf_float+0x24a>
 8002332:	f04f 0800 	mov.w	r8, #0
 8002336:	f104 0919 	add.w	r9, r4, #25
 800233a:	e7f4      	b.n	8002326 <_printf_float+0x442>

0800233c <_printf_common>:
 800233c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002340:	4616      	mov	r6, r2
 8002342:	4698      	mov	r8, r3
 8002344:	688a      	ldr	r2, [r1, #8]
 8002346:	690b      	ldr	r3, [r1, #16]
 8002348:	4607      	mov	r7, r0
 800234a:	4293      	cmp	r3, r2
 800234c:	bfb8      	it	lt
 800234e:	4613      	movlt	r3, r2
 8002350:	6033      	str	r3, [r6, #0]
 8002352:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002356:	460c      	mov	r4, r1
 8002358:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800235c:	b10a      	cbz	r2, 8002362 <_printf_common+0x26>
 800235e:	3301      	adds	r3, #1
 8002360:	6033      	str	r3, [r6, #0]
 8002362:	6823      	ldr	r3, [r4, #0]
 8002364:	0699      	lsls	r1, r3, #26
 8002366:	bf42      	ittt	mi
 8002368:	6833      	ldrmi	r3, [r6, #0]
 800236a:	3302      	addmi	r3, #2
 800236c:	6033      	strmi	r3, [r6, #0]
 800236e:	6825      	ldr	r5, [r4, #0]
 8002370:	f015 0506 	ands.w	r5, r5, #6
 8002374:	d106      	bne.n	8002384 <_printf_common+0x48>
 8002376:	f104 0a19 	add.w	sl, r4, #25
 800237a:	68e3      	ldr	r3, [r4, #12]
 800237c:	6832      	ldr	r2, [r6, #0]
 800237e:	1a9b      	subs	r3, r3, r2
 8002380:	42ab      	cmp	r3, r5
 8002382:	dc2b      	bgt.n	80023dc <_printf_common+0xa0>
 8002384:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002388:	6822      	ldr	r2, [r4, #0]
 800238a:	3b00      	subs	r3, #0
 800238c:	bf18      	it	ne
 800238e:	2301      	movne	r3, #1
 8002390:	0692      	lsls	r2, r2, #26
 8002392:	d430      	bmi.n	80023f6 <_printf_common+0xba>
 8002394:	4641      	mov	r1, r8
 8002396:	4638      	mov	r0, r7
 8002398:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800239c:	47c8      	blx	r9
 800239e:	3001      	adds	r0, #1
 80023a0:	d023      	beq.n	80023ea <_printf_common+0xae>
 80023a2:	6823      	ldr	r3, [r4, #0]
 80023a4:	6922      	ldr	r2, [r4, #16]
 80023a6:	f003 0306 	and.w	r3, r3, #6
 80023aa:	2b04      	cmp	r3, #4
 80023ac:	bf14      	ite	ne
 80023ae:	2500      	movne	r5, #0
 80023b0:	6833      	ldreq	r3, [r6, #0]
 80023b2:	f04f 0600 	mov.w	r6, #0
 80023b6:	bf08      	it	eq
 80023b8:	68e5      	ldreq	r5, [r4, #12]
 80023ba:	f104 041a 	add.w	r4, r4, #26
 80023be:	bf08      	it	eq
 80023c0:	1aed      	subeq	r5, r5, r3
 80023c2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80023c6:	bf08      	it	eq
 80023c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80023cc:	4293      	cmp	r3, r2
 80023ce:	bfc4      	itt	gt
 80023d0:	1a9b      	subgt	r3, r3, r2
 80023d2:	18ed      	addgt	r5, r5, r3
 80023d4:	42b5      	cmp	r5, r6
 80023d6:	d11a      	bne.n	800240e <_printf_common+0xd2>
 80023d8:	2000      	movs	r0, #0
 80023da:	e008      	b.n	80023ee <_printf_common+0xb2>
 80023dc:	2301      	movs	r3, #1
 80023de:	4652      	mov	r2, sl
 80023e0:	4641      	mov	r1, r8
 80023e2:	4638      	mov	r0, r7
 80023e4:	47c8      	blx	r9
 80023e6:	3001      	adds	r0, #1
 80023e8:	d103      	bne.n	80023f2 <_printf_common+0xb6>
 80023ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80023ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80023f2:	3501      	adds	r5, #1
 80023f4:	e7c1      	b.n	800237a <_printf_common+0x3e>
 80023f6:	2030      	movs	r0, #48	@ 0x30
 80023f8:	18e1      	adds	r1, r4, r3
 80023fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80023fe:	1c5a      	adds	r2, r3, #1
 8002400:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002404:	4422      	add	r2, r4
 8002406:	3302      	adds	r3, #2
 8002408:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800240c:	e7c2      	b.n	8002394 <_printf_common+0x58>
 800240e:	2301      	movs	r3, #1
 8002410:	4622      	mov	r2, r4
 8002412:	4641      	mov	r1, r8
 8002414:	4638      	mov	r0, r7
 8002416:	47c8      	blx	r9
 8002418:	3001      	adds	r0, #1
 800241a:	d0e6      	beq.n	80023ea <_printf_common+0xae>
 800241c:	3601      	adds	r6, #1
 800241e:	e7d9      	b.n	80023d4 <_printf_common+0x98>

08002420 <_printf_i>:
 8002420:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002424:	7e0f      	ldrb	r7, [r1, #24]
 8002426:	4691      	mov	r9, r2
 8002428:	2f78      	cmp	r7, #120	@ 0x78
 800242a:	4680      	mov	r8, r0
 800242c:	460c      	mov	r4, r1
 800242e:	469a      	mov	sl, r3
 8002430:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002432:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002436:	d807      	bhi.n	8002448 <_printf_i+0x28>
 8002438:	2f62      	cmp	r7, #98	@ 0x62
 800243a:	d80a      	bhi.n	8002452 <_printf_i+0x32>
 800243c:	2f00      	cmp	r7, #0
 800243e:	f000 80d1 	beq.w	80025e4 <_printf_i+0x1c4>
 8002442:	2f58      	cmp	r7, #88	@ 0x58
 8002444:	f000 80b8 	beq.w	80025b8 <_printf_i+0x198>
 8002448:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800244c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002450:	e03a      	b.n	80024c8 <_printf_i+0xa8>
 8002452:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002456:	2b15      	cmp	r3, #21
 8002458:	d8f6      	bhi.n	8002448 <_printf_i+0x28>
 800245a:	a101      	add	r1, pc, #4	@ (adr r1, 8002460 <_printf_i+0x40>)
 800245c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002460:	080024b9 	.word	0x080024b9
 8002464:	080024cd 	.word	0x080024cd
 8002468:	08002449 	.word	0x08002449
 800246c:	08002449 	.word	0x08002449
 8002470:	08002449 	.word	0x08002449
 8002474:	08002449 	.word	0x08002449
 8002478:	080024cd 	.word	0x080024cd
 800247c:	08002449 	.word	0x08002449
 8002480:	08002449 	.word	0x08002449
 8002484:	08002449 	.word	0x08002449
 8002488:	08002449 	.word	0x08002449
 800248c:	080025cb 	.word	0x080025cb
 8002490:	080024f7 	.word	0x080024f7
 8002494:	08002585 	.word	0x08002585
 8002498:	08002449 	.word	0x08002449
 800249c:	08002449 	.word	0x08002449
 80024a0:	080025ed 	.word	0x080025ed
 80024a4:	08002449 	.word	0x08002449
 80024a8:	080024f7 	.word	0x080024f7
 80024ac:	08002449 	.word	0x08002449
 80024b0:	08002449 	.word	0x08002449
 80024b4:	0800258d 	.word	0x0800258d
 80024b8:	6833      	ldr	r3, [r6, #0]
 80024ba:	1d1a      	adds	r2, r3, #4
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	6032      	str	r2, [r6, #0]
 80024c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80024c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80024c8:	2301      	movs	r3, #1
 80024ca:	e09c      	b.n	8002606 <_printf_i+0x1e6>
 80024cc:	6833      	ldr	r3, [r6, #0]
 80024ce:	6820      	ldr	r0, [r4, #0]
 80024d0:	1d19      	adds	r1, r3, #4
 80024d2:	6031      	str	r1, [r6, #0]
 80024d4:	0606      	lsls	r6, r0, #24
 80024d6:	d501      	bpl.n	80024dc <_printf_i+0xbc>
 80024d8:	681d      	ldr	r5, [r3, #0]
 80024da:	e003      	b.n	80024e4 <_printf_i+0xc4>
 80024dc:	0645      	lsls	r5, r0, #25
 80024de:	d5fb      	bpl.n	80024d8 <_printf_i+0xb8>
 80024e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80024e4:	2d00      	cmp	r5, #0
 80024e6:	da03      	bge.n	80024f0 <_printf_i+0xd0>
 80024e8:	232d      	movs	r3, #45	@ 0x2d
 80024ea:	426d      	negs	r5, r5
 80024ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80024f0:	230a      	movs	r3, #10
 80024f2:	4858      	ldr	r0, [pc, #352]	@ (8002654 <_printf_i+0x234>)
 80024f4:	e011      	b.n	800251a <_printf_i+0xfa>
 80024f6:	6821      	ldr	r1, [r4, #0]
 80024f8:	6833      	ldr	r3, [r6, #0]
 80024fa:	0608      	lsls	r0, r1, #24
 80024fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8002500:	d402      	bmi.n	8002508 <_printf_i+0xe8>
 8002502:	0649      	lsls	r1, r1, #25
 8002504:	bf48      	it	mi
 8002506:	b2ad      	uxthmi	r5, r5
 8002508:	2f6f      	cmp	r7, #111	@ 0x6f
 800250a:	6033      	str	r3, [r6, #0]
 800250c:	bf14      	ite	ne
 800250e:	230a      	movne	r3, #10
 8002510:	2308      	moveq	r3, #8
 8002512:	4850      	ldr	r0, [pc, #320]	@ (8002654 <_printf_i+0x234>)
 8002514:	2100      	movs	r1, #0
 8002516:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800251a:	6866      	ldr	r6, [r4, #4]
 800251c:	2e00      	cmp	r6, #0
 800251e:	60a6      	str	r6, [r4, #8]
 8002520:	db05      	blt.n	800252e <_printf_i+0x10e>
 8002522:	6821      	ldr	r1, [r4, #0]
 8002524:	432e      	orrs	r6, r5
 8002526:	f021 0104 	bic.w	r1, r1, #4
 800252a:	6021      	str	r1, [r4, #0]
 800252c:	d04b      	beq.n	80025c6 <_printf_i+0x1a6>
 800252e:	4616      	mov	r6, r2
 8002530:	fbb5 f1f3 	udiv	r1, r5, r3
 8002534:	fb03 5711 	mls	r7, r3, r1, r5
 8002538:	5dc7      	ldrb	r7, [r0, r7]
 800253a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800253e:	462f      	mov	r7, r5
 8002540:	42bb      	cmp	r3, r7
 8002542:	460d      	mov	r5, r1
 8002544:	d9f4      	bls.n	8002530 <_printf_i+0x110>
 8002546:	2b08      	cmp	r3, #8
 8002548:	d10b      	bne.n	8002562 <_printf_i+0x142>
 800254a:	6823      	ldr	r3, [r4, #0]
 800254c:	07df      	lsls	r7, r3, #31
 800254e:	d508      	bpl.n	8002562 <_printf_i+0x142>
 8002550:	6923      	ldr	r3, [r4, #16]
 8002552:	6861      	ldr	r1, [r4, #4]
 8002554:	4299      	cmp	r1, r3
 8002556:	bfde      	ittt	le
 8002558:	2330      	movle	r3, #48	@ 0x30
 800255a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800255e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8002562:	1b92      	subs	r2, r2, r6
 8002564:	6122      	str	r2, [r4, #16]
 8002566:	464b      	mov	r3, r9
 8002568:	4621      	mov	r1, r4
 800256a:	4640      	mov	r0, r8
 800256c:	f8cd a000 	str.w	sl, [sp]
 8002570:	aa03      	add	r2, sp, #12
 8002572:	f7ff fee3 	bl	800233c <_printf_common>
 8002576:	3001      	adds	r0, #1
 8002578:	d14a      	bne.n	8002610 <_printf_i+0x1f0>
 800257a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800257e:	b004      	add	sp, #16
 8002580:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002584:	6823      	ldr	r3, [r4, #0]
 8002586:	f043 0320 	orr.w	r3, r3, #32
 800258a:	6023      	str	r3, [r4, #0]
 800258c:	2778      	movs	r7, #120	@ 0x78
 800258e:	4832      	ldr	r0, [pc, #200]	@ (8002658 <_printf_i+0x238>)
 8002590:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002594:	6823      	ldr	r3, [r4, #0]
 8002596:	6831      	ldr	r1, [r6, #0]
 8002598:	061f      	lsls	r7, r3, #24
 800259a:	f851 5b04 	ldr.w	r5, [r1], #4
 800259e:	d402      	bmi.n	80025a6 <_printf_i+0x186>
 80025a0:	065f      	lsls	r7, r3, #25
 80025a2:	bf48      	it	mi
 80025a4:	b2ad      	uxthmi	r5, r5
 80025a6:	6031      	str	r1, [r6, #0]
 80025a8:	07d9      	lsls	r1, r3, #31
 80025aa:	bf44      	itt	mi
 80025ac:	f043 0320 	orrmi.w	r3, r3, #32
 80025b0:	6023      	strmi	r3, [r4, #0]
 80025b2:	b11d      	cbz	r5, 80025bc <_printf_i+0x19c>
 80025b4:	2310      	movs	r3, #16
 80025b6:	e7ad      	b.n	8002514 <_printf_i+0xf4>
 80025b8:	4826      	ldr	r0, [pc, #152]	@ (8002654 <_printf_i+0x234>)
 80025ba:	e7e9      	b.n	8002590 <_printf_i+0x170>
 80025bc:	6823      	ldr	r3, [r4, #0]
 80025be:	f023 0320 	bic.w	r3, r3, #32
 80025c2:	6023      	str	r3, [r4, #0]
 80025c4:	e7f6      	b.n	80025b4 <_printf_i+0x194>
 80025c6:	4616      	mov	r6, r2
 80025c8:	e7bd      	b.n	8002546 <_printf_i+0x126>
 80025ca:	6833      	ldr	r3, [r6, #0]
 80025cc:	6825      	ldr	r5, [r4, #0]
 80025ce:	1d18      	adds	r0, r3, #4
 80025d0:	6961      	ldr	r1, [r4, #20]
 80025d2:	6030      	str	r0, [r6, #0]
 80025d4:	062e      	lsls	r6, r5, #24
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	d501      	bpl.n	80025de <_printf_i+0x1be>
 80025da:	6019      	str	r1, [r3, #0]
 80025dc:	e002      	b.n	80025e4 <_printf_i+0x1c4>
 80025de:	0668      	lsls	r0, r5, #25
 80025e0:	d5fb      	bpl.n	80025da <_printf_i+0x1ba>
 80025e2:	8019      	strh	r1, [r3, #0]
 80025e4:	2300      	movs	r3, #0
 80025e6:	4616      	mov	r6, r2
 80025e8:	6123      	str	r3, [r4, #16]
 80025ea:	e7bc      	b.n	8002566 <_printf_i+0x146>
 80025ec:	6833      	ldr	r3, [r6, #0]
 80025ee:	2100      	movs	r1, #0
 80025f0:	1d1a      	adds	r2, r3, #4
 80025f2:	6032      	str	r2, [r6, #0]
 80025f4:	681e      	ldr	r6, [r3, #0]
 80025f6:	6862      	ldr	r2, [r4, #4]
 80025f8:	4630      	mov	r0, r6
 80025fa:	f000 fbe0 	bl	8002dbe <memchr>
 80025fe:	b108      	cbz	r0, 8002604 <_printf_i+0x1e4>
 8002600:	1b80      	subs	r0, r0, r6
 8002602:	6060      	str	r0, [r4, #4]
 8002604:	6863      	ldr	r3, [r4, #4]
 8002606:	6123      	str	r3, [r4, #16]
 8002608:	2300      	movs	r3, #0
 800260a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800260e:	e7aa      	b.n	8002566 <_printf_i+0x146>
 8002610:	4632      	mov	r2, r6
 8002612:	4649      	mov	r1, r9
 8002614:	4640      	mov	r0, r8
 8002616:	6923      	ldr	r3, [r4, #16]
 8002618:	47d0      	blx	sl
 800261a:	3001      	adds	r0, #1
 800261c:	d0ad      	beq.n	800257a <_printf_i+0x15a>
 800261e:	6823      	ldr	r3, [r4, #0]
 8002620:	079b      	lsls	r3, r3, #30
 8002622:	d413      	bmi.n	800264c <_printf_i+0x22c>
 8002624:	68e0      	ldr	r0, [r4, #12]
 8002626:	9b03      	ldr	r3, [sp, #12]
 8002628:	4298      	cmp	r0, r3
 800262a:	bfb8      	it	lt
 800262c:	4618      	movlt	r0, r3
 800262e:	e7a6      	b.n	800257e <_printf_i+0x15e>
 8002630:	2301      	movs	r3, #1
 8002632:	4632      	mov	r2, r6
 8002634:	4649      	mov	r1, r9
 8002636:	4640      	mov	r0, r8
 8002638:	47d0      	blx	sl
 800263a:	3001      	adds	r0, #1
 800263c:	d09d      	beq.n	800257a <_printf_i+0x15a>
 800263e:	3501      	adds	r5, #1
 8002640:	68e3      	ldr	r3, [r4, #12]
 8002642:	9903      	ldr	r1, [sp, #12]
 8002644:	1a5b      	subs	r3, r3, r1
 8002646:	42ab      	cmp	r3, r5
 8002648:	dcf2      	bgt.n	8002630 <_printf_i+0x210>
 800264a:	e7eb      	b.n	8002624 <_printf_i+0x204>
 800264c:	2500      	movs	r5, #0
 800264e:	f104 0619 	add.w	r6, r4, #25
 8002652:	e7f5      	b.n	8002640 <_printf_i+0x220>
 8002654:	080064ac 	.word	0x080064ac
 8002658:	080064bd 	.word	0x080064bd

0800265c <_scanf_float>:
 800265c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002660:	b087      	sub	sp, #28
 8002662:	9303      	str	r3, [sp, #12]
 8002664:	688b      	ldr	r3, [r1, #8]
 8002666:	4691      	mov	r9, r2
 8002668:	1e5a      	subs	r2, r3, #1
 800266a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800266e:	bf82      	ittt	hi
 8002670:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8002674:	eb03 0b05 	addhi.w	fp, r3, r5
 8002678:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800267c:	460a      	mov	r2, r1
 800267e:	f04f 0500 	mov.w	r5, #0
 8002682:	bf88      	it	hi
 8002684:	608b      	strhi	r3, [r1, #8]
 8002686:	680b      	ldr	r3, [r1, #0]
 8002688:	4680      	mov	r8, r0
 800268a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800268e:	f842 3b1c 	str.w	r3, [r2], #28
 8002692:	460c      	mov	r4, r1
 8002694:	bf98      	it	ls
 8002696:	f04f 0b00 	movls.w	fp, #0
 800269a:	4616      	mov	r6, r2
 800269c:	46aa      	mov	sl, r5
 800269e:	462f      	mov	r7, r5
 80026a0:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80026a4:	9201      	str	r2, [sp, #4]
 80026a6:	9502      	str	r5, [sp, #8]
 80026a8:	68a2      	ldr	r2, [r4, #8]
 80026aa:	b15a      	cbz	r2, 80026c4 <_scanf_float+0x68>
 80026ac:	f8d9 3000 	ldr.w	r3, [r9]
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	2b4e      	cmp	r3, #78	@ 0x4e
 80026b4:	d862      	bhi.n	800277c <_scanf_float+0x120>
 80026b6:	2b40      	cmp	r3, #64	@ 0x40
 80026b8:	d83a      	bhi.n	8002730 <_scanf_float+0xd4>
 80026ba:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80026be:	b2c8      	uxtb	r0, r1
 80026c0:	280e      	cmp	r0, #14
 80026c2:	d938      	bls.n	8002736 <_scanf_float+0xda>
 80026c4:	b11f      	cbz	r7, 80026ce <_scanf_float+0x72>
 80026c6:	6823      	ldr	r3, [r4, #0]
 80026c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026cc:	6023      	str	r3, [r4, #0]
 80026ce:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80026d2:	f1ba 0f01 	cmp.w	sl, #1
 80026d6:	f200 8114 	bhi.w	8002902 <_scanf_float+0x2a6>
 80026da:	9b01      	ldr	r3, [sp, #4]
 80026dc:	429e      	cmp	r6, r3
 80026de:	f200 8105 	bhi.w	80028ec <_scanf_float+0x290>
 80026e2:	2001      	movs	r0, #1
 80026e4:	b007      	add	sp, #28
 80026e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026ea:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80026ee:	2a0d      	cmp	r2, #13
 80026f0:	d8e8      	bhi.n	80026c4 <_scanf_float+0x68>
 80026f2:	a101      	add	r1, pc, #4	@ (adr r1, 80026f8 <_scanf_float+0x9c>)
 80026f4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80026f8:	08002841 	.word	0x08002841
 80026fc:	080026c5 	.word	0x080026c5
 8002700:	080026c5 	.word	0x080026c5
 8002704:	080026c5 	.word	0x080026c5
 8002708:	0800289d 	.word	0x0800289d
 800270c:	08002877 	.word	0x08002877
 8002710:	080026c5 	.word	0x080026c5
 8002714:	080026c5 	.word	0x080026c5
 8002718:	0800284f 	.word	0x0800284f
 800271c:	080026c5 	.word	0x080026c5
 8002720:	080026c5 	.word	0x080026c5
 8002724:	080026c5 	.word	0x080026c5
 8002728:	080026c5 	.word	0x080026c5
 800272c:	0800280b 	.word	0x0800280b
 8002730:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8002734:	e7db      	b.n	80026ee <_scanf_float+0x92>
 8002736:	290e      	cmp	r1, #14
 8002738:	d8c4      	bhi.n	80026c4 <_scanf_float+0x68>
 800273a:	a001      	add	r0, pc, #4	@ (adr r0, 8002740 <_scanf_float+0xe4>)
 800273c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8002740:	080027fb 	.word	0x080027fb
 8002744:	080026c5 	.word	0x080026c5
 8002748:	080027fb 	.word	0x080027fb
 800274c:	0800288b 	.word	0x0800288b
 8002750:	080026c5 	.word	0x080026c5
 8002754:	0800279d 	.word	0x0800279d
 8002758:	080027e1 	.word	0x080027e1
 800275c:	080027e1 	.word	0x080027e1
 8002760:	080027e1 	.word	0x080027e1
 8002764:	080027e1 	.word	0x080027e1
 8002768:	080027e1 	.word	0x080027e1
 800276c:	080027e1 	.word	0x080027e1
 8002770:	080027e1 	.word	0x080027e1
 8002774:	080027e1 	.word	0x080027e1
 8002778:	080027e1 	.word	0x080027e1
 800277c:	2b6e      	cmp	r3, #110	@ 0x6e
 800277e:	d809      	bhi.n	8002794 <_scanf_float+0x138>
 8002780:	2b60      	cmp	r3, #96	@ 0x60
 8002782:	d8b2      	bhi.n	80026ea <_scanf_float+0x8e>
 8002784:	2b54      	cmp	r3, #84	@ 0x54
 8002786:	d07b      	beq.n	8002880 <_scanf_float+0x224>
 8002788:	2b59      	cmp	r3, #89	@ 0x59
 800278a:	d19b      	bne.n	80026c4 <_scanf_float+0x68>
 800278c:	2d07      	cmp	r5, #7
 800278e:	d199      	bne.n	80026c4 <_scanf_float+0x68>
 8002790:	2508      	movs	r5, #8
 8002792:	e02f      	b.n	80027f4 <_scanf_float+0x198>
 8002794:	2b74      	cmp	r3, #116	@ 0x74
 8002796:	d073      	beq.n	8002880 <_scanf_float+0x224>
 8002798:	2b79      	cmp	r3, #121	@ 0x79
 800279a:	e7f6      	b.n	800278a <_scanf_float+0x12e>
 800279c:	6821      	ldr	r1, [r4, #0]
 800279e:	05c8      	lsls	r0, r1, #23
 80027a0:	d51e      	bpl.n	80027e0 <_scanf_float+0x184>
 80027a2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80027a6:	6021      	str	r1, [r4, #0]
 80027a8:	3701      	adds	r7, #1
 80027aa:	f1bb 0f00 	cmp.w	fp, #0
 80027ae:	d003      	beq.n	80027b8 <_scanf_float+0x15c>
 80027b0:	3201      	adds	r2, #1
 80027b2:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 80027b6:	60a2      	str	r2, [r4, #8]
 80027b8:	68a3      	ldr	r3, [r4, #8]
 80027ba:	3b01      	subs	r3, #1
 80027bc:	60a3      	str	r3, [r4, #8]
 80027be:	6923      	ldr	r3, [r4, #16]
 80027c0:	3301      	adds	r3, #1
 80027c2:	6123      	str	r3, [r4, #16]
 80027c4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80027c8:	3b01      	subs	r3, #1
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	f8c9 3004 	str.w	r3, [r9, #4]
 80027d0:	f340 8083 	ble.w	80028da <_scanf_float+0x27e>
 80027d4:	f8d9 3000 	ldr.w	r3, [r9]
 80027d8:	3301      	adds	r3, #1
 80027da:	f8c9 3000 	str.w	r3, [r9]
 80027de:	e763      	b.n	80026a8 <_scanf_float+0x4c>
 80027e0:	eb1a 0105 	adds.w	r1, sl, r5
 80027e4:	f47f af6e 	bne.w	80026c4 <_scanf_float+0x68>
 80027e8:	460d      	mov	r5, r1
 80027ea:	468a      	mov	sl, r1
 80027ec:	6822      	ldr	r2, [r4, #0]
 80027ee:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80027f2:	6022      	str	r2, [r4, #0]
 80027f4:	f806 3b01 	strb.w	r3, [r6], #1
 80027f8:	e7de      	b.n	80027b8 <_scanf_float+0x15c>
 80027fa:	6822      	ldr	r2, [r4, #0]
 80027fc:	0610      	lsls	r0, r2, #24
 80027fe:	f57f af61 	bpl.w	80026c4 <_scanf_float+0x68>
 8002802:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002806:	6022      	str	r2, [r4, #0]
 8002808:	e7f4      	b.n	80027f4 <_scanf_float+0x198>
 800280a:	f1ba 0f00 	cmp.w	sl, #0
 800280e:	d10c      	bne.n	800282a <_scanf_float+0x1ce>
 8002810:	b977      	cbnz	r7, 8002830 <_scanf_float+0x1d4>
 8002812:	6822      	ldr	r2, [r4, #0]
 8002814:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8002818:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800281c:	d108      	bne.n	8002830 <_scanf_float+0x1d4>
 800281e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8002822:	f04f 0a01 	mov.w	sl, #1
 8002826:	6022      	str	r2, [r4, #0]
 8002828:	e7e4      	b.n	80027f4 <_scanf_float+0x198>
 800282a:	f1ba 0f02 	cmp.w	sl, #2
 800282e:	d051      	beq.n	80028d4 <_scanf_float+0x278>
 8002830:	2d01      	cmp	r5, #1
 8002832:	d002      	beq.n	800283a <_scanf_float+0x1de>
 8002834:	2d04      	cmp	r5, #4
 8002836:	f47f af45 	bne.w	80026c4 <_scanf_float+0x68>
 800283a:	3501      	adds	r5, #1
 800283c:	b2ed      	uxtb	r5, r5
 800283e:	e7d9      	b.n	80027f4 <_scanf_float+0x198>
 8002840:	f1ba 0f01 	cmp.w	sl, #1
 8002844:	f47f af3e 	bne.w	80026c4 <_scanf_float+0x68>
 8002848:	f04f 0a02 	mov.w	sl, #2
 800284c:	e7d2      	b.n	80027f4 <_scanf_float+0x198>
 800284e:	b975      	cbnz	r5, 800286e <_scanf_float+0x212>
 8002850:	2f00      	cmp	r7, #0
 8002852:	f47f af38 	bne.w	80026c6 <_scanf_float+0x6a>
 8002856:	6822      	ldr	r2, [r4, #0]
 8002858:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800285c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8002860:	f040 80ff 	bne.w	8002a62 <_scanf_float+0x406>
 8002864:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8002868:	2501      	movs	r5, #1
 800286a:	6022      	str	r2, [r4, #0]
 800286c:	e7c2      	b.n	80027f4 <_scanf_float+0x198>
 800286e:	2d03      	cmp	r5, #3
 8002870:	d0e3      	beq.n	800283a <_scanf_float+0x1de>
 8002872:	2d05      	cmp	r5, #5
 8002874:	e7df      	b.n	8002836 <_scanf_float+0x1da>
 8002876:	2d02      	cmp	r5, #2
 8002878:	f47f af24 	bne.w	80026c4 <_scanf_float+0x68>
 800287c:	2503      	movs	r5, #3
 800287e:	e7b9      	b.n	80027f4 <_scanf_float+0x198>
 8002880:	2d06      	cmp	r5, #6
 8002882:	f47f af1f 	bne.w	80026c4 <_scanf_float+0x68>
 8002886:	2507      	movs	r5, #7
 8002888:	e7b4      	b.n	80027f4 <_scanf_float+0x198>
 800288a:	6822      	ldr	r2, [r4, #0]
 800288c:	0591      	lsls	r1, r2, #22
 800288e:	f57f af19 	bpl.w	80026c4 <_scanf_float+0x68>
 8002892:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8002896:	6022      	str	r2, [r4, #0]
 8002898:	9702      	str	r7, [sp, #8]
 800289a:	e7ab      	b.n	80027f4 <_scanf_float+0x198>
 800289c:	6822      	ldr	r2, [r4, #0]
 800289e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80028a2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80028a6:	d005      	beq.n	80028b4 <_scanf_float+0x258>
 80028a8:	0550      	lsls	r0, r2, #21
 80028aa:	f57f af0b 	bpl.w	80026c4 <_scanf_float+0x68>
 80028ae:	2f00      	cmp	r7, #0
 80028b0:	f000 80d7 	beq.w	8002a62 <_scanf_float+0x406>
 80028b4:	0591      	lsls	r1, r2, #22
 80028b6:	bf58      	it	pl
 80028b8:	9902      	ldrpl	r1, [sp, #8]
 80028ba:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80028be:	bf58      	it	pl
 80028c0:	1a79      	subpl	r1, r7, r1
 80028c2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80028c6:	f04f 0700 	mov.w	r7, #0
 80028ca:	bf58      	it	pl
 80028cc:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80028d0:	6022      	str	r2, [r4, #0]
 80028d2:	e78f      	b.n	80027f4 <_scanf_float+0x198>
 80028d4:	f04f 0a03 	mov.w	sl, #3
 80028d8:	e78c      	b.n	80027f4 <_scanf_float+0x198>
 80028da:	4649      	mov	r1, r9
 80028dc:	4640      	mov	r0, r8
 80028de:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80028e2:	4798      	blx	r3
 80028e4:	2800      	cmp	r0, #0
 80028e6:	f43f aedf 	beq.w	80026a8 <_scanf_float+0x4c>
 80028ea:	e6eb      	b.n	80026c4 <_scanf_float+0x68>
 80028ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80028f0:	464a      	mov	r2, r9
 80028f2:	4640      	mov	r0, r8
 80028f4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80028f8:	4798      	blx	r3
 80028fa:	6923      	ldr	r3, [r4, #16]
 80028fc:	3b01      	subs	r3, #1
 80028fe:	6123      	str	r3, [r4, #16]
 8002900:	e6eb      	b.n	80026da <_scanf_float+0x7e>
 8002902:	1e6b      	subs	r3, r5, #1
 8002904:	2b06      	cmp	r3, #6
 8002906:	d824      	bhi.n	8002952 <_scanf_float+0x2f6>
 8002908:	2d02      	cmp	r5, #2
 800290a:	d836      	bhi.n	800297a <_scanf_float+0x31e>
 800290c:	9b01      	ldr	r3, [sp, #4]
 800290e:	429e      	cmp	r6, r3
 8002910:	f67f aee7 	bls.w	80026e2 <_scanf_float+0x86>
 8002914:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8002918:	464a      	mov	r2, r9
 800291a:	4640      	mov	r0, r8
 800291c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8002920:	4798      	blx	r3
 8002922:	6923      	ldr	r3, [r4, #16]
 8002924:	3b01      	subs	r3, #1
 8002926:	6123      	str	r3, [r4, #16]
 8002928:	e7f0      	b.n	800290c <_scanf_float+0x2b0>
 800292a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800292e:	464a      	mov	r2, r9
 8002930:	4640      	mov	r0, r8
 8002932:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8002936:	4798      	blx	r3
 8002938:	6923      	ldr	r3, [r4, #16]
 800293a:	3b01      	subs	r3, #1
 800293c:	6123      	str	r3, [r4, #16]
 800293e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8002942:	fa5f fa8a 	uxtb.w	sl, sl
 8002946:	f1ba 0f02 	cmp.w	sl, #2
 800294a:	d1ee      	bne.n	800292a <_scanf_float+0x2ce>
 800294c:	3d03      	subs	r5, #3
 800294e:	b2ed      	uxtb	r5, r5
 8002950:	1b76      	subs	r6, r6, r5
 8002952:	6823      	ldr	r3, [r4, #0]
 8002954:	05da      	lsls	r2, r3, #23
 8002956:	d530      	bpl.n	80029ba <_scanf_float+0x35e>
 8002958:	055b      	lsls	r3, r3, #21
 800295a:	d511      	bpl.n	8002980 <_scanf_float+0x324>
 800295c:	9b01      	ldr	r3, [sp, #4]
 800295e:	429e      	cmp	r6, r3
 8002960:	f67f aebf 	bls.w	80026e2 <_scanf_float+0x86>
 8002964:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8002968:	464a      	mov	r2, r9
 800296a:	4640      	mov	r0, r8
 800296c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8002970:	4798      	blx	r3
 8002972:	6923      	ldr	r3, [r4, #16]
 8002974:	3b01      	subs	r3, #1
 8002976:	6123      	str	r3, [r4, #16]
 8002978:	e7f0      	b.n	800295c <_scanf_float+0x300>
 800297a:	46aa      	mov	sl, r5
 800297c:	46b3      	mov	fp, r6
 800297e:	e7de      	b.n	800293e <_scanf_float+0x2e2>
 8002980:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8002984:	6923      	ldr	r3, [r4, #16]
 8002986:	2965      	cmp	r1, #101	@ 0x65
 8002988:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800298c:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 8002990:	6123      	str	r3, [r4, #16]
 8002992:	d00c      	beq.n	80029ae <_scanf_float+0x352>
 8002994:	2945      	cmp	r1, #69	@ 0x45
 8002996:	d00a      	beq.n	80029ae <_scanf_float+0x352>
 8002998:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800299c:	464a      	mov	r2, r9
 800299e:	4640      	mov	r0, r8
 80029a0:	4798      	blx	r3
 80029a2:	6923      	ldr	r3, [r4, #16]
 80029a4:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80029a8:	3b01      	subs	r3, #1
 80029aa:	1eb5      	subs	r5, r6, #2
 80029ac:	6123      	str	r3, [r4, #16]
 80029ae:	464a      	mov	r2, r9
 80029b0:	4640      	mov	r0, r8
 80029b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80029b6:	4798      	blx	r3
 80029b8:	462e      	mov	r6, r5
 80029ba:	6822      	ldr	r2, [r4, #0]
 80029bc:	f012 0210 	ands.w	r2, r2, #16
 80029c0:	d001      	beq.n	80029c6 <_scanf_float+0x36a>
 80029c2:	2000      	movs	r0, #0
 80029c4:	e68e      	b.n	80026e4 <_scanf_float+0x88>
 80029c6:	7032      	strb	r2, [r6, #0]
 80029c8:	6823      	ldr	r3, [r4, #0]
 80029ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80029ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029d2:	d125      	bne.n	8002a20 <_scanf_float+0x3c4>
 80029d4:	9b02      	ldr	r3, [sp, #8]
 80029d6:	429f      	cmp	r7, r3
 80029d8:	d00a      	beq.n	80029f0 <_scanf_float+0x394>
 80029da:	1bda      	subs	r2, r3, r7
 80029dc:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80029e0:	429e      	cmp	r6, r3
 80029e2:	bf28      	it	cs
 80029e4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80029e8:	4630      	mov	r0, r6
 80029ea:	491f      	ldr	r1, [pc, #124]	@ (8002a68 <_scanf_float+0x40c>)
 80029ec:	f000 f902 	bl	8002bf4 <siprintf>
 80029f0:	2200      	movs	r2, #0
 80029f2:	4640      	mov	r0, r8
 80029f4:	9901      	ldr	r1, [sp, #4]
 80029f6:	f002 fbeb 	bl	80051d0 <_strtod_r>
 80029fa:	9b03      	ldr	r3, [sp, #12]
 80029fc:	6825      	ldr	r5, [r4, #0]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f015 0f02 	tst.w	r5, #2
 8002a04:	4606      	mov	r6, r0
 8002a06:	460f      	mov	r7, r1
 8002a08:	f103 0204 	add.w	r2, r3, #4
 8002a0c:	d015      	beq.n	8002a3a <_scanf_float+0x3de>
 8002a0e:	9903      	ldr	r1, [sp, #12]
 8002a10:	600a      	str	r2, [r1, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	e9c3 6700 	strd	r6, r7, [r3]
 8002a18:	68e3      	ldr	r3, [r4, #12]
 8002a1a:	3301      	adds	r3, #1
 8002a1c:	60e3      	str	r3, [r4, #12]
 8002a1e:	e7d0      	b.n	80029c2 <_scanf_float+0x366>
 8002a20:	9b04      	ldr	r3, [sp, #16]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d0e4      	beq.n	80029f0 <_scanf_float+0x394>
 8002a26:	9905      	ldr	r1, [sp, #20]
 8002a28:	230a      	movs	r3, #10
 8002a2a:	4640      	mov	r0, r8
 8002a2c:	3101      	adds	r1, #1
 8002a2e:	f002 fc4f 	bl	80052d0 <_strtol_r>
 8002a32:	9b04      	ldr	r3, [sp, #16]
 8002a34:	9e05      	ldr	r6, [sp, #20]
 8002a36:	1ac2      	subs	r2, r0, r3
 8002a38:	e7d0      	b.n	80029dc <_scanf_float+0x380>
 8002a3a:	076d      	lsls	r5, r5, #29
 8002a3c:	d4e7      	bmi.n	8002a0e <_scanf_float+0x3b2>
 8002a3e:	9d03      	ldr	r5, [sp, #12]
 8002a40:	602a      	str	r2, [r5, #0]
 8002a42:	681d      	ldr	r5, [r3, #0]
 8002a44:	4602      	mov	r2, r0
 8002a46:	460b      	mov	r3, r1
 8002a48:	f7fe f894 	bl	8000b74 <__aeabi_dcmpun>
 8002a4c:	b120      	cbz	r0, 8002a58 <_scanf_float+0x3fc>
 8002a4e:	4807      	ldr	r0, [pc, #28]	@ (8002a6c <_scanf_float+0x410>)
 8002a50:	f000 f9c4 	bl	8002ddc <nanf>
 8002a54:	6028      	str	r0, [r5, #0]
 8002a56:	e7df      	b.n	8002a18 <_scanf_float+0x3bc>
 8002a58:	4630      	mov	r0, r6
 8002a5a:	4639      	mov	r1, r7
 8002a5c:	f7fe f8e8 	bl	8000c30 <__aeabi_d2f>
 8002a60:	e7f8      	b.n	8002a54 <_scanf_float+0x3f8>
 8002a62:	2700      	movs	r7, #0
 8002a64:	e633      	b.n	80026ce <_scanf_float+0x72>
 8002a66:	bf00      	nop
 8002a68:	080064ce 	.word	0x080064ce
 8002a6c:	0800660f 	.word	0x0800660f

08002a70 <std>:
 8002a70:	2300      	movs	r3, #0
 8002a72:	b510      	push	{r4, lr}
 8002a74:	4604      	mov	r4, r0
 8002a76:	e9c0 3300 	strd	r3, r3, [r0]
 8002a7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002a7e:	6083      	str	r3, [r0, #8]
 8002a80:	8181      	strh	r1, [r0, #12]
 8002a82:	6643      	str	r3, [r0, #100]	@ 0x64
 8002a84:	81c2      	strh	r2, [r0, #14]
 8002a86:	6183      	str	r3, [r0, #24]
 8002a88:	4619      	mov	r1, r3
 8002a8a:	2208      	movs	r2, #8
 8002a8c:	305c      	adds	r0, #92	@ 0x5c
 8002a8e:	f000 f916 	bl	8002cbe <memset>
 8002a92:	4b0d      	ldr	r3, [pc, #52]	@ (8002ac8 <std+0x58>)
 8002a94:	6224      	str	r4, [r4, #32]
 8002a96:	6263      	str	r3, [r4, #36]	@ 0x24
 8002a98:	4b0c      	ldr	r3, [pc, #48]	@ (8002acc <std+0x5c>)
 8002a9a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002a9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ad0 <std+0x60>)
 8002a9e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002aa0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ad4 <std+0x64>)
 8002aa2:	6323      	str	r3, [r4, #48]	@ 0x30
 8002aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8002ad8 <std+0x68>)
 8002aa6:	429c      	cmp	r4, r3
 8002aa8:	d006      	beq.n	8002ab8 <std+0x48>
 8002aaa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002aae:	4294      	cmp	r4, r2
 8002ab0:	d002      	beq.n	8002ab8 <std+0x48>
 8002ab2:	33d0      	adds	r3, #208	@ 0xd0
 8002ab4:	429c      	cmp	r4, r3
 8002ab6:	d105      	bne.n	8002ac4 <std+0x54>
 8002ab8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002abc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ac0:	f000 b97a 	b.w	8002db8 <__retarget_lock_init_recursive>
 8002ac4:	bd10      	pop	{r4, pc}
 8002ac6:	bf00      	nop
 8002ac8:	08002c39 	.word	0x08002c39
 8002acc:	08002c5b 	.word	0x08002c5b
 8002ad0:	08002c93 	.word	0x08002c93
 8002ad4:	08002cb7 	.word	0x08002cb7
 8002ad8:	200001f8 	.word	0x200001f8

08002adc <stdio_exit_handler>:
 8002adc:	4a02      	ldr	r2, [pc, #8]	@ (8002ae8 <stdio_exit_handler+0xc>)
 8002ade:	4903      	ldr	r1, [pc, #12]	@ (8002aec <stdio_exit_handler+0x10>)
 8002ae0:	4803      	ldr	r0, [pc, #12]	@ (8002af0 <stdio_exit_handler+0x14>)
 8002ae2:	f000 b869 	b.w	8002bb8 <_fwalk_sglue>
 8002ae6:	bf00      	nop
 8002ae8:	2000000c 	.word	0x2000000c
 8002aec:	08005685 	.word	0x08005685
 8002af0:	2000001c 	.word	0x2000001c

08002af4 <cleanup_stdio>:
 8002af4:	6841      	ldr	r1, [r0, #4]
 8002af6:	4b0c      	ldr	r3, [pc, #48]	@ (8002b28 <cleanup_stdio+0x34>)
 8002af8:	b510      	push	{r4, lr}
 8002afa:	4299      	cmp	r1, r3
 8002afc:	4604      	mov	r4, r0
 8002afe:	d001      	beq.n	8002b04 <cleanup_stdio+0x10>
 8002b00:	f002 fdc0 	bl	8005684 <_fflush_r>
 8002b04:	68a1      	ldr	r1, [r4, #8]
 8002b06:	4b09      	ldr	r3, [pc, #36]	@ (8002b2c <cleanup_stdio+0x38>)
 8002b08:	4299      	cmp	r1, r3
 8002b0a:	d002      	beq.n	8002b12 <cleanup_stdio+0x1e>
 8002b0c:	4620      	mov	r0, r4
 8002b0e:	f002 fdb9 	bl	8005684 <_fflush_r>
 8002b12:	68e1      	ldr	r1, [r4, #12]
 8002b14:	4b06      	ldr	r3, [pc, #24]	@ (8002b30 <cleanup_stdio+0x3c>)
 8002b16:	4299      	cmp	r1, r3
 8002b18:	d004      	beq.n	8002b24 <cleanup_stdio+0x30>
 8002b1a:	4620      	mov	r0, r4
 8002b1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b20:	f002 bdb0 	b.w	8005684 <_fflush_r>
 8002b24:	bd10      	pop	{r4, pc}
 8002b26:	bf00      	nop
 8002b28:	200001f8 	.word	0x200001f8
 8002b2c:	20000260 	.word	0x20000260
 8002b30:	200002c8 	.word	0x200002c8

08002b34 <global_stdio_init.part.0>:
 8002b34:	b510      	push	{r4, lr}
 8002b36:	4b0b      	ldr	r3, [pc, #44]	@ (8002b64 <global_stdio_init.part.0+0x30>)
 8002b38:	4c0b      	ldr	r4, [pc, #44]	@ (8002b68 <global_stdio_init.part.0+0x34>)
 8002b3a:	4a0c      	ldr	r2, [pc, #48]	@ (8002b6c <global_stdio_init.part.0+0x38>)
 8002b3c:	4620      	mov	r0, r4
 8002b3e:	601a      	str	r2, [r3, #0]
 8002b40:	2104      	movs	r1, #4
 8002b42:	2200      	movs	r2, #0
 8002b44:	f7ff ff94 	bl	8002a70 <std>
 8002b48:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	2109      	movs	r1, #9
 8002b50:	f7ff ff8e 	bl	8002a70 <std>
 8002b54:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002b58:	2202      	movs	r2, #2
 8002b5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b5e:	2112      	movs	r1, #18
 8002b60:	f7ff bf86 	b.w	8002a70 <std>
 8002b64:	20000330 	.word	0x20000330
 8002b68:	200001f8 	.word	0x200001f8
 8002b6c:	08002add 	.word	0x08002add

08002b70 <__sfp_lock_acquire>:
 8002b70:	4801      	ldr	r0, [pc, #4]	@ (8002b78 <__sfp_lock_acquire+0x8>)
 8002b72:	f000 b922 	b.w	8002dba <__retarget_lock_acquire_recursive>
 8002b76:	bf00      	nop
 8002b78:	20000339 	.word	0x20000339

08002b7c <__sfp_lock_release>:
 8002b7c:	4801      	ldr	r0, [pc, #4]	@ (8002b84 <__sfp_lock_release+0x8>)
 8002b7e:	f000 b91d 	b.w	8002dbc <__retarget_lock_release_recursive>
 8002b82:	bf00      	nop
 8002b84:	20000339 	.word	0x20000339

08002b88 <__sinit>:
 8002b88:	b510      	push	{r4, lr}
 8002b8a:	4604      	mov	r4, r0
 8002b8c:	f7ff fff0 	bl	8002b70 <__sfp_lock_acquire>
 8002b90:	6a23      	ldr	r3, [r4, #32]
 8002b92:	b11b      	cbz	r3, 8002b9c <__sinit+0x14>
 8002b94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b98:	f7ff bff0 	b.w	8002b7c <__sfp_lock_release>
 8002b9c:	4b04      	ldr	r3, [pc, #16]	@ (8002bb0 <__sinit+0x28>)
 8002b9e:	6223      	str	r3, [r4, #32]
 8002ba0:	4b04      	ldr	r3, [pc, #16]	@ (8002bb4 <__sinit+0x2c>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d1f5      	bne.n	8002b94 <__sinit+0xc>
 8002ba8:	f7ff ffc4 	bl	8002b34 <global_stdio_init.part.0>
 8002bac:	e7f2      	b.n	8002b94 <__sinit+0xc>
 8002bae:	bf00      	nop
 8002bb0:	08002af5 	.word	0x08002af5
 8002bb4:	20000330 	.word	0x20000330

08002bb8 <_fwalk_sglue>:
 8002bb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002bbc:	4607      	mov	r7, r0
 8002bbe:	4688      	mov	r8, r1
 8002bc0:	4614      	mov	r4, r2
 8002bc2:	2600      	movs	r6, #0
 8002bc4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002bc8:	f1b9 0901 	subs.w	r9, r9, #1
 8002bcc:	d505      	bpl.n	8002bda <_fwalk_sglue+0x22>
 8002bce:	6824      	ldr	r4, [r4, #0]
 8002bd0:	2c00      	cmp	r4, #0
 8002bd2:	d1f7      	bne.n	8002bc4 <_fwalk_sglue+0xc>
 8002bd4:	4630      	mov	r0, r6
 8002bd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002bda:	89ab      	ldrh	r3, [r5, #12]
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d907      	bls.n	8002bf0 <_fwalk_sglue+0x38>
 8002be0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002be4:	3301      	adds	r3, #1
 8002be6:	d003      	beq.n	8002bf0 <_fwalk_sglue+0x38>
 8002be8:	4629      	mov	r1, r5
 8002bea:	4638      	mov	r0, r7
 8002bec:	47c0      	blx	r8
 8002bee:	4306      	orrs	r6, r0
 8002bf0:	3568      	adds	r5, #104	@ 0x68
 8002bf2:	e7e9      	b.n	8002bc8 <_fwalk_sglue+0x10>

08002bf4 <siprintf>:
 8002bf4:	b40e      	push	{r1, r2, r3}
 8002bf6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002bfa:	b510      	push	{r4, lr}
 8002bfc:	2400      	movs	r4, #0
 8002bfe:	b09d      	sub	sp, #116	@ 0x74
 8002c00:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002c02:	9002      	str	r0, [sp, #8]
 8002c04:	9006      	str	r0, [sp, #24]
 8002c06:	9107      	str	r1, [sp, #28]
 8002c08:	9104      	str	r1, [sp, #16]
 8002c0a:	4809      	ldr	r0, [pc, #36]	@ (8002c30 <siprintf+0x3c>)
 8002c0c:	4909      	ldr	r1, [pc, #36]	@ (8002c34 <siprintf+0x40>)
 8002c0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8002c12:	9105      	str	r1, [sp, #20]
 8002c14:	6800      	ldr	r0, [r0, #0]
 8002c16:	a902      	add	r1, sp, #8
 8002c18:	9301      	str	r3, [sp, #4]
 8002c1a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002c1c:	f002 fbb6 	bl	800538c <_svfiprintf_r>
 8002c20:	9b02      	ldr	r3, [sp, #8]
 8002c22:	701c      	strb	r4, [r3, #0]
 8002c24:	b01d      	add	sp, #116	@ 0x74
 8002c26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c2a:	b003      	add	sp, #12
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	20000018 	.word	0x20000018
 8002c34:	ffff0208 	.word	0xffff0208

08002c38 <__sread>:
 8002c38:	b510      	push	{r4, lr}
 8002c3a:	460c      	mov	r4, r1
 8002c3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c40:	f000 f86c 	bl	8002d1c <_read_r>
 8002c44:	2800      	cmp	r0, #0
 8002c46:	bfab      	itete	ge
 8002c48:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002c4a:	89a3      	ldrhlt	r3, [r4, #12]
 8002c4c:	181b      	addge	r3, r3, r0
 8002c4e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002c52:	bfac      	ite	ge
 8002c54:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002c56:	81a3      	strhlt	r3, [r4, #12]
 8002c58:	bd10      	pop	{r4, pc}

08002c5a <__swrite>:
 8002c5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c5e:	461f      	mov	r7, r3
 8002c60:	898b      	ldrh	r3, [r1, #12]
 8002c62:	4605      	mov	r5, r0
 8002c64:	05db      	lsls	r3, r3, #23
 8002c66:	460c      	mov	r4, r1
 8002c68:	4616      	mov	r6, r2
 8002c6a:	d505      	bpl.n	8002c78 <__swrite+0x1e>
 8002c6c:	2302      	movs	r3, #2
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c74:	f000 f840 	bl	8002cf8 <_lseek_r>
 8002c78:	89a3      	ldrh	r3, [r4, #12]
 8002c7a:	4632      	mov	r2, r6
 8002c7c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002c80:	81a3      	strh	r3, [r4, #12]
 8002c82:	4628      	mov	r0, r5
 8002c84:	463b      	mov	r3, r7
 8002c86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002c8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002c8e:	f000 b857 	b.w	8002d40 <_write_r>

08002c92 <__sseek>:
 8002c92:	b510      	push	{r4, lr}
 8002c94:	460c      	mov	r4, r1
 8002c96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c9a:	f000 f82d 	bl	8002cf8 <_lseek_r>
 8002c9e:	1c43      	adds	r3, r0, #1
 8002ca0:	89a3      	ldrh	r3, [r4, #12]
 8002ca2:	bf15      	itete	ne
 8002ca4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002ca6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002caa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002cae:	81a3      	strheq	r3, [r4, #12]
 8002cb0:	bf18      	it	ne
 8002cb2:	81a3      	strhne	r3, [r4, #12]
 8002cb4:	bd10      	pop	{r4, pc}

08002cb6 <__sclose>:
 8002cb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002cba:	f000 b80d 	b.w	8002cd8 <_close_r>

08002cbe <memset>:
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	4402      	add	r2, r0
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d100      	bne.n	8002cc8 <memset+0xa>
 8002cc6:	4770      	bx	lr
 8002cc8:	f803 1b01 	strb.w	r1, [r3], #1
 8002ccc:	e7f9      	b.n	8002cc2 <memset+0x4>
	...

08002cd0 <_localeconv_r>:
 8002cd0:	4800      	ldr	r0, [pc, #0]	@ (8002cd4 <_localeconv_r+0x4>)
 8002cd2:	4770      	bx	lr
 8002cd4:	20000158 	.word	0x20000158

08002cd8 <_close_r>:
 8002cd8:	b538      	push	{r3, r4, r5, lr}
 8002cda:	2300      	movs	r3, #0
 8002cdc:	4d05      	ldr	r5, [pc, #20]	@ (8002cf4 <_close_r+0x1c>)
 8002cde:	4604      	mov	r4, r0
 8002ce0:	4608      	mov	r0, r1
 8002ce2:	602b      	str	r3, [r5, #0]
 8002ce4:	f7fe fa31 	bl	800114a <_close>
 8002ce8:	1c43      	adds	r3, r0, #1
 8002cea:	d102      	bne.n	8002cf2 <_close_r+0x1a>
 8002cec:	682b      	ldr	r3, [r5, #0]
 8002cee:	b103      	cbz	r3, 8002cf2 <_close_r+0x1a>
 8002cf0:	6023      	str	r3, [r4, #0]
 8002cf2:	bd38      	pop	{r3, r4, r5, pc}
 8002cf4:	20000334 	.word	0x20000334

08002cf8 <_lseek_r>:
 8002cf8:	b538      	push	{r3, r4, r5, lr}
 8002cfa:	4604      	mov	r4, r0
 8002cfc:	4608      	mov	r0, r1
 8002cfe:	4611      	mov	r1, r2
 8002d00:	2200      	movs	r2, #0
 8002d02:	4d05      	ldr	r5, [pc, #20]	@ (8002d18 <_lseek_r+0x20>)
 8002d04:	602a      	str	r2, [r5, #0]
 8002d06:	461a      	mov	r2, r3
 8002d08:	f7fe fa43 	bl	8001192 <_lseek>
 8002d0c:	1c43      	adds	r3, r0, #1
 8002d0e:	d102      	bne.n	8002d16 <_lseek_r+0x1e>
 8002d10:	682b      	ldr	r3, [r5, #0]
 8002d12:	b103      	cbz	r3, 8002d16 <_lseek_r+0x1e>
 8002d14:	6023      	str	r3, [r4, #0]
 8002d16:	bd38      	pop	{r3, r4, r5, pc}
 8002d18:	20000334 	.word	0x20000334

08002d1c <_read_r>:
 8002d1c:	b538      	push	{r3, r4, r5, lr}
 8002d1e:	4604      	mov	r4, r0
 8002d20:	4608      	mov	r0, r1
 8002d22:	4611      	mov	r1, r2
 8002d24:	2200      	movs	r2, #0
 8002d26:	4d05      	ldr	r5, [pc, #20]	@ (8002d3c <_read_r+0x20>)
 8002d28:	602a      	str	r2, [r5, #0]
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	f7fe f9d4 	bl	80010d8 <_read>
 8002d30:	1c43      	adds	r3, r0, #1
 8002d32:	d102      	bne.n	8002d3a <_read_r+0x1e>
 8002d34:	682b      	ldr	r3, [r5, #0]
 8002d36:	b103      	cbz	r3, 8002d3a <_read_r+0x1e>
 8002d38:	6023      	str	r3, [r4, #0]
 8002d3a:	bd38      	pop	{r3, r4, r5, pc}
 8002d3c:	20000334 	.word	0x20000334

08002d40 <_write_r>:
 8002d40:	b538      	push	{r3, r4, r5, lr}
 8002d42:	4604      	mov	r4, r0
 8002d44:	4608      	mov	r0, r1
 8002d46:	4611      	mov	r1, r2
 8002d48:	2200      	movs	r2, #0
 8002d4a:	4d05      	ldr	r5, [pc, #20]	@ (8002d60 <_write_r+0x20>)
 8002d4c:	602a      	str	r2, [r5, #0]
 8002d4e:	461a      	mov	r2, r3
 8002d50:	f7fe f9df 	bl	8001112 <_write>
 8002d54:	1c43      	adds	r3, r0, #1
 8002d56:	d102      	bne.n	8002d5e <_write_r+0x1e>
 8002d58:	682b      	ldr	r3, [r5, #0]
 8002d5a:	b103      	cbz	r3, 8002d5e <_write_r+0x1e>
 8002d5c:	6023      	str	r3, [r4, #0]
 8002d5e:	bd38      	pop	{r3, r4, r5, pc}
 8002d60:	20000334 	.word	0x20000334

08002d64 <__errno>:
 8002d64:	4b01      	ldr	r3, [pc, #4]	@ (8002d6c <__errno+0x8>)
 8002d66:	6818      	ldr	r0, [r3, #0]
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop
 8002d6c:	20000018 	.word	0x20000018

08002d70 <__libc_init_array>:
 8002d70:	b570      	push	{r4, r5, r6, lr}
 8002d72:	2600      	movs	r6, #0
 8002d74:	4d0c      	ldr	r5, [pc, #48]	@ (8002da8 <__libc_init_array+0x38>)
 8002d76:	4c0d      	ldr	r4, [pc, #52]	@ (8002dac <__libc_init_array+0x3c>)
 8002d78:	1b64      	subs	r4, r4, r5
 8002d7a:	10a4      	asrs	r4, r4, #2
 8002d7c:	42a6      	cmp	r6, r4
 8002d7e:	d109      	bne.n	8002d94 <__libc_init_array+0x24>
 8002d80:	f003 fb6c 	bl	800645c <_init>
 8002d84:	2600      	movs	r6, #0
 8002d86:	4d0a      	ldr	r5, [pc, #40]	@ (8002db0 <__libc_init_array+0x40>)
 8002d88:	4c0a      	ldr	r4, [pc, #40]	@ (8002db4 <__libc_init_array+0x44>)
 8002d8a:	1b64      	subs	r4, r4, r5
 8002d8c:	10a4      	asrs	r4, r4, #2
 8002d8e:	42a6      	cmp	r6, r4
 8002d90:	d105      	bne.n	8002d9e <__libc_init_array+0x2e>
 8002d92:	bd70      	pop	{r4, r5, r6, pc}
 8002d94:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d98:	4798      	blx	r3
 8002d9a:	3601      	adds	r6, #1
 8002d9c:	e7ee      	b.n	8002d7c <__libc_init_array+0xc>
 8002d9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002da2:	4798      	blx	r3
 8002da4:	3601      	adds	r6, #1
 8002da6:	e7f2      	b.n	8002d8e <__libc_init_array+0x1e>
 8002da8:	080068cc 	.word	0x080068cc
 8002dac:	080068cc 	.word	0x080068cc
 8002db0:	080068cc 	.word	0x080068cc
 8002db4:	080068d0 	.word	0x080068d0

08002db8 <__retarget_lock_init_recursive>:
 8002db8:	4770      	bx	lr

08002dba <__retarget_lock_acquire_recursive>:
 8002dba:	4770      	bx	lr

08002dbc <__retarget_lock_release_recursive>:
 8002dbc:	4770      	bx	lr

08002dbe <memchr>:
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	b510      	push	{r4, lr}
 8002dc2:	b2c9      	uxtb	r1, r1
 8002dc4:	4402      	add	r2, r0
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	4618      	mov	r0, r3
 8002dca:	d101      	bne.n	8002dd0 <memchr+0x12>
 8002dcc:	2000      	movs	r0, #0
 8002dce:	e003      	b.n	8002dd8 <memchr+0x1a>
 8002dd0:	7804      	ldrb	r4, [r0, #0]
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	428c      	cmp	r4, r1
 8002dd6:	d1f6      	bne.n	8002dc6 <memchr+0x8>
 8002dd8:	bd10      	pop	{r4, pc}
	...

08002ddc <nanf>:
 8002ddc:	4800      	ldr	r0, [pc, #0]	@ (8002de0 <nanf+0x4>)
 8002dde:	4770      	bx	lr
 8002de0:	7fc00000 	.word	0x7fc00000

08002de4 <quorem>:
 8002de4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002de8:	6903      	ldr	r3, [r0, #16]
 8002dea:	690c      	ldr	r4, [r1, #16]
 8002dec:	4607      	mov	r7, r0
 8002dee:	42a3      	cmp	r3, r4
 8002df0:	db7e      	blt.n	8002ef0 <quorem+0x10c>
 8002df2:	3c01      	subs	r4, #1
 8002df4:	00a3      	lsls	r3, r4, #2
 8002df6:	f100 0514 	add.w	r5, r0, #20
 8002dfa:	f101 0814 	add.w	r8, r1, #20
 8002dfe:	9300      	str	r3, [sp, #0]
 8002e00:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002e04:	9301      	str	r3, [sp, #4]
 8002e06:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8002e0a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002e0e:	3301      	adds	r3, #1
 8002e10:	429a      	cmp	r2, r3
 8002e12:	fbb2 f6f3 	udiv	r6, r2, r3
 8002e16:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8002e1a:	d32e      	bcc.n	8002e7a <quorem+0x96>
 8002e1c:	f04f 0a00 	mov.w	sl, #0
 8002e20:	46c4      	mov	ip, r8
 8002e22:	46ae      	mov	lr, r5
 8002e24:	46d3      	mov	fp, sl
 8002e26:	f85c 3b04 	ldr.w	r3, [ip], #4
 8002e2a:	b298      	uxth	r0, r3
 8002e2c:	fb06 a000 	mla	r0, r6, r0, sl
 8002e30:	0c1b      	lsrs	r3, r3, #16
 8002e32:	0c02      	lsrs	r2, r0, #16
 8002e34:	fb06 2303 	mla	r3, r6, r3, r2
 8002e38:	f8de 2000 	ldr.w	r2, [lr]
 8002e3c:	b280      	uxth	r0, r0
 8002e3e:	b292      	uxth	r2, r2
 8002e40:	1a12      	subs	r2, r2, r0
 8002e42:	445a      	add	r2, fp
 8002e44:	f8de 0000 	ldr.w	r0, [lr]
 8002e48:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8002e52:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8002e56:	b292      	uxth	r2, r2
 8002e58:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8002e5c:	45e1      	cmp	r9, ip
 8002e5e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8002e62:	f84e 2b04 	str.w	r2, [lr], #4
 8002e66:	d2de      	bcs.n	8002e26 <quorem+0x42>
 8002e68:	9b00      	ldr	r3, [sp, #0]
 8002e6a:	58eb      	ldr	r3, [r5, r3]
 8002e6c:	b92b      	cbnz	r3, 8002e7a <quorem+0x96>
 8002e6e:	9b01      	ldr	r3, [sp, #4]
 8002e70:	3b04      	subs	r3, #4
 8002e72:	429d      	cmp	r5, r3
 8002e74:	461a      	mov	r2, r3
 8002e76:	d32f      	bcc.n	8002ed8 <quorem+0xf4>
 8002e78:	613c      	str	r4, [r7, #16]
 8002e7a:	4638      	mov	r0, r7
 8002e7c:	f001 f9ca 	bl	8004214 <__mcmp>
 8002e80:	2800      	cmp	r0, #0
 8002e82:	db25      	blt.n	8002ed0 <quorem+0xec>
 8002e84:	4629      	mov	r1, r5
 8002e86:	2000      	movs	r0, #0
 8002e88:	f858 2b04 	ldr.w	r2, [r8], #4
 8002e8c:	f8d1 c000 	ldr.w	ip, [r1]
 8002e90:	fa1f fe82 	uxth.w	lr, r2
 8002e94:	fa1f f38c 	uxth.w	r3, ip
 8002e98:	eba3 030e 	sub.w	r3, r3, lr
 8002e9c:	4403      	add	r3, r0
 8002e9e:	0c12      	lsrs	r2, r2, #16
 8002ea0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8002ea4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8002ea8:	b29b      	uxth	r3, r3
 8002eaa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002eae:	45c1      	cmp	r9, r8
 8002eb0:	ea4f 4022 	mov.w	r0, r2, asr #16
 8002eb4:	f841 3b04 	str.w	r3, [r1], #4
 8002eb8:	d2e6      	bcs.n	8002e88 <quorem+0xa4>
 8002eba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002ebe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002ec2:	b922      	cbnz	r2, 8002ece <quorem+0xea>
 8002ec4:	3b04      	subs	r3, #4
 8002ec6:	429d      	cmp	r5, r3
 8002ec8:	461a      	mov	r2, r3
 8002eca:	d30b      	bcc.n	8002ee4 <quorem+0x100>
 8002ecc:	613c      	str	r4, [r7, #16]
 8002ece:	3601      	adds	r6, #1
 8002ed0:	4630      	mov	r0, r6
 8002ed2:	b003      	add	sp, #12
 8002ed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ed8:	6812      	ldr	r2, [r2, #0]
 8002eda:	3b04      	subs	r3, #4
 8002edc:	2a00      	cmp	r2, #0
 8002ede:	d1cb      	bne.n	8002e78 <quorem+0x94>
 8002ee0:	3c01      	subs	r4, #1
 8002ee2:	e7c6      	b.n	8002e72 <quorem+0x8e>
 8002ee4:	6812      	ldr	r2, [r2, #0]
 8002ee6:	3b04      	subs	r3, #4
 8002ee8:	2a00      	cmp	r2, #0
 8002eea:	d1ef      	bne.n	8002ecc <quorem+0xe8>
 8002eec:	3c01      	subs	r4, #1
 8002eee:	e7ea      	b.n	8002ec6 <quorem+0xe2>
 8002ef0:	2000      	movs	r0, #0
 8002ef2:	e7ee      	b.n	8002ed2 <quorem+0xee>
 8002ef4:	0000      	movs	r0, r0
	...

08002ef8 <_dtoa_r>:
 8002ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002efc:	4614      	mov	r4, r2
 8002efe:	461d      	mov	r5, r3
 8002f00:	69c7      	ldr	r7, [r0, #28]
 8002f02:	b097      	sub	sp, #92	@ 0x5c
 8002f04:	4681      	mov	r9, r0
 8002f06:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8002f0a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8002f0c:	b97f      	cbnz	r7, 8002f2e <_dtoa_r+0x36>
 8002f0e:	2010      	movs	r0, #16
 8002f10:	f000 fe0e 	bl	8003b30 <malloc>
 8002f14:	4602      	mov	r2, r0
 8002f16:	f8c9 001c 	str.w	r0, [r9, #28]
 8002f1a:	b920      	cbnz	r0, 8002f26 <_dtoa_r+0x2e>
 8002f1c:	21ef      	movs	r1, #239	@ 0xef
 8002f1e:	4bac      	ldr	r3, [pc, #688]	@ (80031d0 <_dtoa_r+0x2d8>)
 8002f20:	48ac      	ldr	r0, [pc, #688]	@ (80031d4 <_dtoa_r+0x2dc>)
 8002f22:	f002 fc27 	bl	8005774 <__assert_func>
 8002f26:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8002f2a:	6007      	str	r7, [r0, #0]
 8002f2c:	60c7      	str	r7, [r0, #12]
 8002f2e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8002f32:	6819      	ldr	r1, [r3, #0]
 8002f34:	b159      	cbz	r1, 8002f4e <_dtoa_r+0x56>
 8002f36:	685a      	ldr	r2, [r3, #4]
 8002f38:	2301      	movs	r3, #1
 8002f3a:	4093      	lsls	r3, r2
 8002f3c:	604a      	str	r2, [r1, #4]
 8002f3e:	608b      	str	r3, [r1, #8]
 8002f40:	4648      	mov	r0, r9
 8002f42:	f000 feeb 	bl	8003d1c <_Bfree>
 8002f46:	2200      	movs	r2, #0
 8002f48:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8002f4c:	601a      	str	r2, [r3, #0]
 8002f4e:	1e2b      	subs	r3, r5, #0
 8002f50:	bfaf      	iteee	ge
 8002f52:	2300      	movge	r3, #0
 8002f54:	2201      	movlt	r2, #1
 8002f56:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8002f5a:	9307      	strlt	r3, [sp, #28]
 8002f5c:	bfa8      	it	ge
 8002f5e:	6033      	strge	r3, [r6, #0]
 8002f60:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8002f64:	4b9c      	ldr	r3, [pc, #624]	@ (80031d8 <_dtoa_r+0x2e0>)
 8002f66:	bfb8      	it	lt
 8002f68:	6032      	strlt	r2, [r6, #0]
 8002f6a:	ea33 0308 	bics.w	r3, r3, r8
 8002f6e:	d112      	bne.n	8002f96 <_dtoa_r+0x9e>
 8002f70:	f242 730f 	movw	r3, #9999	@ 0x270f
 8002f74:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8002f76:	6013      	str	r3, [r2, #0]
 8002f78:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8002f7c:	4323      	orrs	r3, r4
 8002f7e:	f000 855e 	beq.w	8003a3e <_dtoa_r+0xb46>
 8002f82:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8002f84:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80031dc <_dtoa_r+0x2e4>
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	f000 8560 	beq.w	8003a4e <_dtoa_r+0xb56>
 8002f8e:	f10a 0303 	add.w	r3, sl, #3
 8002f92:	f000 bd5a 	b.w	8003a4a <_dtoa_r+0xb52>
 8002f96:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002f9a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8002f9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	f7fd fdb3 	bl	8000b10 <__aeabi_dcmpeq>
 8002faa:	4607      	mov	r7, r0
 8002fac:	b158      	cbz	r0, 8002fc6 <_dtoa_r+0xce>
 8002fae:	2301      	movs	r3, #1
 8002fb0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8002fb2:	6013      	str	r3, [r2, #0]
 8002fb4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8002fb6:	b113      	cbz	r3, 8002fbe <_dtoa_r+0xc6>
 8002fb8:	4b89      	ldr	r3, [pc, #548]	@ (80031e0 <_dtoa_r+0x2e8>)
 8002fba:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8002fbc:	6013      	str	r3, [r2, #0]
 8002fbe:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80031e4 <_dtoa_r+0x2ec>
 8002fc2:	f000 bd44 	b.w	8003a4e <_dtoa_r+0xb56>
 8002fc6:	ab14      	add	r3, sp, #80	@ 0x50
 8002fc8:	9301      	str	r3, [sp, #4]
 8002fca:	ab15      	add	r3, sp, #84	@ 0x54
 8002fcc:	9300      	str	r3, [sp, #0]
 8002fce:	4648      	mov	r0, r9
 8002fd0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8002fd4:	f001 fa36 	bl	8004444 <__d2b>
 8002fd8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8002fdc:	9003      	str	r0, [sp, #12]
 8002fde:	2e00      	cmp	r6, #0
 8002fe0:	d078      	beq.n	80030d4 <_dtoa_r+0x1dc>
 8002fe2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8002fe6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002fe8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8002fec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ff0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8002ff4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8002ff8:	9712      	str	r7, [sp, #72]	@ 0x48
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	4b7a      	ldr	r3, [pc, #488]	@ (80031e8 <_dtoa_r+0x2f0>)
 8003000:	f7fd f966 	bl	80002d0 <__aeabi_dsub>
 8003004:	a36c      	add	r3, pc, #432	@ (adr r3, 80031b8 <_dtoa_r+0x2c0>)
 8003006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800300a:	f7fd fb19 	bl	8000640 <__aeabi_dmul>
 800300e:	a36c      	add	r3, pc, #432	@ (adr r3, 80031c0 <_dtoa_r+0x2c8>)
 8003010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003014:	f7fd f95e 	bl	80002d4 <__adddf3>
 8003018:	4604      	mov	r4, r0
 800301a:	4630      	mov	r0, r6
 800301c:	460d      	mov	r5, r1
 800301e:	f7fd faa5 	bl	800056c <__aeabi_i2d>
 8003022:	a369      	add	r3, pc, #420	@ (adr r3, 80031c8 <_dtoa_r+0x2d0>)
 8003024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003028:	f7fd fb0a 	bl	8000640 <__aeabi_dmul>
 800302c:	4602      	mov	r2, r0
 800302e:	460b      	mov	r3, r1
 8003030:	4620      	mov	r0, r4
 8003032:	4629      	mov	r1, r5
 8003034:	f7fd f94e 	bl	80002d4 <__adddf3>
 8003038:	4604      	mov	r4, r0
 800303a:	460d      	mov	r5, r1
 800303c:	f7fd fdb0 	bl	8000ba0 <__aeabi_d2iz>
 8003040:	2200      	movs	r2, #0
 8003042:	4607      	mov	r7, r0
 8003044:	2300      	movs	r3, #0
 8003046:	4620      	mov	r0, r4
 8003048:	4629      	mov	r1, r5
 800304a:	f7fd fd6b 	bl	8000b24 <__aeabi_dcmplt>
 800304e:	b140      	cbz	r0, 8003062 <_dtoa_r+0x16a>
 8003050:	4638      	mov	r0, r7
 8003052:	f7fd fa8b 	bl	800056c <__aeabi_i2d>
 8003056:	4622      	mov	r2, r4
 8003058:	462b      	mov	r3, r5
 800305a:	f7fd fd59 	bl	8000b10 <__aeabi_dcmpeq>
 800305e:	b900      	cbnz	r0, 8003062 <_dtoa_r+0x16a>
 8003060:	3f01      	subs	r7, #1
 8003062:	2f16      	cmp	r7, #22
 8003064:	d854      	bhi.n	8003110 <_dtoa_r+0x218>
 8003066:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800306a:	4b60      	ldr	r3, [pc, #384]	@ (80031ec <_dtoa_r+0x2f4>)
 800306c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003074:	f7fd fd56 	bl	8000b24 <__aeabi_dcmplt>
 8003078:	2800      	cmp	r0, #0
 800307a:	d04b      	beq.n	8003114 <_dtoa_r+0x21c>
 800307c:	2300      	movs	r3, #0
 800307e:	3f01      	subs	r7, #1
 8003080:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003082:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003084:	1b9b      	subs	r3, r3, r6
 8003086:	1e5a      	subs	r2, r3, #1
 8003088:	bf49      	itett	mi
 800308a:	f1c3 0301 	rsbmi	r3, r3, #1
 800308e:	2300      	movpl	r3, #0
 8003090:	9304      	strmi	r3, [sp, #16]
 8003092:	2300      	movmi	r3, #0
 8003094:	9209      	str	r2, [sp, #36]	@ 0x24
 8003096:	bf54      	ite	pl
 8003098:	9304      	strpl	r3, [sp, #16]
 800309a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800309c:	2f00      	cmp	r7, #0
 800309e:	db3b      	blt.n	8003118 <_dtoa_r+0x220>
 80030a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80030a2:	970e      	str	r7, [sp, #56]	@ 0x38
 80030a4:	443b      	add	r3, r7
 80030a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80030a8:	2300      	movs	r3, #0
 80030aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80030ac:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80030ae:	2b09      	cmp	r3, #9
 80030b0:	d865      	bhi.n	800317e <_dtoa_r+0x286>
 80030b2:	2b05      	cmp	r3, #5
 80030b4:	bfc4      	itt	gt
 80030b6:	3b04      	subgt	r3, #4
 80030b8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80030ba:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80030bc:	bfc8      	it	gt
 80030be:	2400      	movgt	r4, #0
 80030c0:	f1a3 0302 	sub.w	r3, r3, #2
 80030c4:	bfd8      	it	le
 80030c6:	2401      	movle	r4, #1
 80030c8:	2b03      	cmp	r3, #3
 80030ca:	d864      	bhi.n	8003196 <_dtoa_r+0x29e>
 80030cc:	e8df f003 	tbb	[pc, r3]
 80030d0:	2c385553 	.word	0x2c385553
 80030d4:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80030d8:	441e      	add	r6, r3
 80030da:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80030de:	2b20      	cmp	r3, #32
 80030e0:	bfc1      	itttt	gt
 80030e2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80030e6:	fa08 f803 	lslgt.w	r8, r8, r3
 80030ea:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80030ee:	fa24 f303 	lsrgt.w	r3, r4, r3
 80030f2:	bfd6      	itet	le
 80030f4:	f1c3 0320 	rsble	r3, r3, #32
 80030f8:	ea48 0003 	orrgt.w	r0, r8, r3
 80030fc:	fa04 f003 	lslle.w	r0, r4, r3
 8003100:	f7fd fa24 	bl	800054c <__aeabi_ui2d>
 8003104:	2201      	movs	r2, #1
 8003106:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800310a:	3e01      	subs	r6, #1
 800310c:	9212      	str	r2, [sp, #72]	@ 0x48
 800310e:	e774      	b.n	8002ffa <_dtoa_r+0x102>
 8003110:	2301      	movs	r3, #1
 8003112:	e7b5      	b.n	8003080 <_dtoa_r+0x188>
 8003114:	900f      	str	r0, [sp, #60]	@ 0x3c
 8003116:	e7b4      	b.n	8003082 <_dtoa_r+0x18a>
 8003118:	9b04      	ldr	r3, [sp, #16]
 800311a:	1bdb      	subs	r3, r3, r7
 800311c:	9304      	str	r3, [sp, #16]
 800311e:	427b      	negs	r3, r7
 8003120:	930a      	str	r3, [sp, #40]	@ 0x28
 8003122:	2300      	movs	r3, #0
 8003124:	930e      	str	r3, [sp, #56]	@ 0x38
 8003126:	e7c1      	b.n	80030ac <_dtoa_r+0x1b4>
 8003128:	2301      	movs	r3, #1
 800312a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800312c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800312e:	eb07 0b03 	add.w	fp, r7, r3
 8003132:	f10b 0301 	add.w	r3, fp, #1
 8003136:	2b01      	cmp	r3, #1
 8003138:	9308      	str	r3, [sp, #32]
 800313a:	bfb8      	it	lt
 800313c:	2301      	movlt	r3, #1
 800313e:	e006      	b.n	800314e <_dtoa_r+0x256>
 8003140:	2301      	movs	r3, #1
 8003142:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003144:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003146:	2b00      	cmp	r3, #0
 8003148:	dd28      	ble.n	800319c <_dtoa_r+0x2a4>
 800314a:	469b      	mov	fp, r3
 800314c:	9308      	str	r3, [sp, #32]
 800314e:	2100      	movs	r1, #0
 8003150:	2204      	movs	r2, #4
 8003152:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8003156:	f102 0514 	add.w	r5, r2, #20
 800315a:	429d      	cmp	r5, r3
 800315c:	d926      	bls.n	80031ac <_dtoa_r+0x2b4>
 800315e:	6041      	str	r1, [r0, #4]
 8003160:	4648      	mov	r0, r9
 8003162:	f000 fd9b 	bl	8003c9c <_Balloc>
 8003166:	4682      	mov	sl, r0
 8003168:	2800      	cmp	r0, #0
 800316a:	d143      	bne.n	80031f4 <_dtoa_r+0x2fc>
 800316c:	4602      	mov	r2, r0
 800316e:	f240 11af 	movw	r1, #431	@ 0x1af
 8003172:	4b1f      	ldr	r3, [pc, #124]	@ (80031f0 <_dtoa_r+0x2f8>)
 8003174:	e6d4      	b.n	8002f20 <_dtoa_r+0x28>
 8003176:	2300      	movs	r3, #0
 8003178:	e7e3      	b.n	8003142 <_dtoa_r+0x24a>
 800317a:	2300      	movs	r3, #0
 800317c:	e7d5      	b.n	800312a <_dtoa_r+0x232>
 800317e:	2401      	movs	r4, #1
 8003180:	2300      	movs	r3, #0
 8003182:	940b      	str	r4, [sp, #44]	@ 0x2c
 8003184:	9320      	str	r3, [sp, #128]	@ 0x80
 8003186:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800318a:	2200      	movs	r2, #0
 800318c:	2312      	movs	r3, #18
 800318e:	f8cd b020 	str.w	fp, [sp, #32]
 8003192:	9221      	str	r2, [sp, #132]	@ 0x84
 8003194:	e7db      	b.n	800314e <_dtoa_r+0x256>
 8003196:	2301      	movs	r3, #1
 8003198:	930b      	str	r3, [sp, #44]	@ 0x2c
 800319a:	e7f4      	b.n	8003186 <_dtoa_r+0x28e>
 800319c:	f04f 0b01 	mov.w	fp, #1
 80031a0:	465b      	mov	r3, fp
 80031a2:	f8cd b020 	str.w	fp, [sp, #32]
 80031a6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80031aa:	e7d0      	b.n	800314e <_dtoa_r+0x256>
 80031ac:	3101      	adds	r1, #1
 80031ae:	0052      	lsls	r2, r2, #1
 80031b0:	e7d1      	b.n	8003156 <_dtoa_r+0x25e>
 80031b2:	bf00      	nop
 80031b4:	f3af 8000 	nop.w
 80031b8:	636f4361 	.word	0x636f4361
 80031bc:	3fd287a7 	.word	0x3fd287a7
 80031c0:	8b60c8b3 	.word	0x8b60c8b3
 80031c4:	3fc68a28 	.word	0x3fc68a28
 80031c8:	509f79fb 	.word	0x509f79fb
 80031cc:	3fd34413 	.word	0x3fd34413
 80031d0:	080064e0 	.word	0x080064e0
 80031d4:	080064f7 	.word	0x080064f7
 80031d8:	7ff00000 	.word	0x7ff00000
 80031dc:	080064dc 	.word	0x080064dc
 80031e0:	080064ab 	.word	0x080064ab
 80031e4:	080064aa 	.word	0x080064aa
 80031e8:	3ff80000 	.word	0x3ff80000
 80031ec:	080066a8 	.word	0x080066a8
 80031f0:	0800654f 	.word	0x0800654f
 80031f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80031f8:	6018      	str	r0, [r3, #0]
 80031fa:	9b08      	ldr	r3, [sp, #32]
 80031fc:	2b0e      	cmp	r3, #14
 80031fe:	f200 80a1 	bhi.w	8003344 <_dtoa_r+0x44c>
 8003202:	2c00      	cmp	r4, #0
 8003204:	f000 809e 	beq.w	8003344 <_dtoa_r+0x44c>
 8003208:	2f00      	cmp	r7, #0
 800320a:	dd33      	ble.n	8003274 <_dtoa_r+0x37c>
 800320c:	4b9c      	ldr	r3, [pc, #624]	@ (8003480 <_dtoa_r+0x588>)
 800320e:	f007 020f 	and.w	r2, r7, #15
 8003212:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003216:	05f8      	lsls	r0, r7, #23
 8003218:	e9d3 3400 	ldrd	r3, r4, [r3]
 800321c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8003220:	ea4f 1427 	mov.w	r4, r7, asr #4
 8003224:	d516      	bpl.n	8003254 <_dtoa_r+0x35c>
 8003226:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800322a:	4b96      	ldr	r3, [pc, #600]	@ (8003484 <_dtoa_r+0x58c>)
 800322c:	2603      	movs	r6, #3
 800322e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003232:	f7fd fb2f 	bl	8000894 <__aeabi_ddiv>
 8003236:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800323a:	f004 040f 	and.w	r4, r4, #15
 800323e:	4d91      	ldr	r5, [pc, #580]	@ (8003484 <_dtoa_r+0x58c>)
 8003240:	b954      	cbnz	r4, 8003258 <_dtoa_r+0x360>
 8003242:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003246:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800324a:	f7fd fb23 	bl	8000894 <__aeabi_ddiv>
 800324e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003252:	e028      	b.n	80032a6 <_dtoa_r+0x3ae>
 8003254:	2602      	movs	r6, #2
 8003256:	e7f2      	b.n	800323e <_dtoa_r+0x346>
 8003258:	07e1      	lsls	r1, r4, #31
 800325a:	d508      	bpl.n	800326e <_dtoa_r+0x376>
 800325c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003260:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003264:	f7fd f9ec 	bl	8000640 <__aeabi_dmul>
 8003268:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800326c:	3601      	adds	r6, #1
 800326e:	1064      	asrs	r4, r4, #1
 8003270:	3508      	adds	r5, #8
 8003272:	e7e5      	b.n	8003240 <_dtoa_r+0x348>
 8003274:	f000 80af 	beq.w	80033d6 <_dtoa_r+0x4de>
 8003278:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800327c:	427c      	negs	r4, r7
 800327e:	4b80      	ldr	r3, [pc, #512]	@ (8003480 <_dtoa_r+0x588>)
 8003280:	f004 020f 	and.w	r2, r4, #15
 8003284:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800328c:	f7fd f9d8 	bl	8000640 <__aeabi_dmul>
 8003290:	2602      	movs	r6, #2
 8003292:	2300      	movs	r3, #0
 8003294:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003298:	4d7a      	ldr	r5, [pc, #488]	@ (8003484 <_dtoa_r+0x58c>)
 800329a:	1124      	asrs	r4, r4, #4
 800329c:	2c00      	cmp	r4, #0
 800329e:	f040 808f 	bne.w	80033c0 <_dtoa_r+0x4c8>
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d1d3      	bne.n	800324e <_dtoa_r+0x356>
 80032a6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80032aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	f000 8094 	beq.w	80033da <_dtoa_r+0x4e2>
 80032b2:	2200      	movs	r2, #0
 80032b4:	4620      	mov	r0, r4
 80032b6:	4629      	mov	r1, r5
 80032b8:	4b73      	ldr	r3, [pc, #460]	@ (8003488 <_dtoa_r+0x590>)
 80032ba:	f7fd fc33 	bl	8000b24 <__aeabi_dcmplt>
 80032be:	2800      	cmp	r0, #0
 80032c0:	f000 808b 	beq.w	80033da <_dtoa_r+0x4e2>
 80032c4:	9b08      	ldr	r3, [sp, #32]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	f000 8087 	beq.w	80033da <_dtoa_r+0x4e2>
 80032cc:	f1bb 0f00 	cmp.w	fp, #0
 80032d0:	dd34      	ble.n	800333c <_dtoa_r+0x444>
 80032d2:	4620      	mov	r0, r4
 80032d4:	2200      	movs	r2, #0
 80032d6:	4629      	mov	r1, r5
 80032d8:	4b6c      	ldr	r3, [pc, #432]	@ (800348c <_dtoa_r+0x594>)
 80032da:	f7fd f9b1 	bl	8000640 <__aeabi_dmul>
 80032de:	465c      	mov	r4, fp
 80032e0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80032e4:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80032e8:	3601      	adds	r6, #1
 80032ea:	4630      	mov	r0, r6
 80032ec:	f7fd f93e 	bl	800056c <__aeabi_i2d>
 80032f0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80032f4:	f7fd f9a4 	bl	8000640 <__aeabi_dmul>
 80032f8:	2200      	movs	r2, #0
 80032fa:	4b65      	ldr	r3, [pc, #404]	@ (8003490 <_dtoa_r+0x598>)
 80032fc:	f7fc ffea 	bl	80002d4 <__adddf3>
 8003300:	4605      	mov	r5, r0
 8003302:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8003306:	2c00      	cmp	r4, #0
 8003308:	d16a      	bne.n	80033e0 <_dtoa_r+0x4e8>
 800330a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800330e:	2200      	movs	r2, #0
 8003310:	4b60      	ldr	r3, [pc, #384]	@ (8003494 <_dtoa_r+0x59c>)
 8003312:	f7fc ffdd 	bl	80002d0 <__aeabi_dsub>
 8003316:	4602      	mov	r2, r0
 8003318:	460b      	mov	r3, r1
 800331a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800331e:	462a      	mov	r2, r5
 8003320:	4633      	mov	r3, r6
 8003322:	f7fd fc1d 	bl	8000b60 <__aeabi_dcmpgt>
 8003326:	2800      	cmp	r0, #0
 8003328:	f040 8298 	bne.w	800385c <_dtoa_r+0x964>
 800332c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003330:	462a      	mov	r2, r5
 8003332:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8003336:	f7fd fbf5 	bl	8000b24 <__aeabi_dcmplt>
 800333a:	bb38      	cbnz	r0, 800338c <_dtoa_r+0x494>
 800333c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8003340:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8003344:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8003346:	2b00      	cmp	r3, #0
 8003348:	f2c0 8157 	blt.w	80035fa <_dtoa_r+0x702>
 800334c:	2f0e      	cmp	r7, #14
 800334e:	f300 8154 	bgt.w	80035fa <_dtoa_r+0x702>
 8003352:	4b4b      	ldr	r3, [pc, #300]	@ (8003480 <_dtoa_r+0x588>)
 8003354:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003358:	e9d3 3400 	ldrd	r3, r4, [r3]
 800335c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003360:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003362:	2b00      	cmp	r3, #0
 8003364:	f280 80e5 	bge.w	8003532 <_dtoa_r+0x63a>
 8003368:	9b08      	ldr	r3, [sp, #32]
 800336a:	2b00      	cmp	r3, #0
 800336c:	f300 80e1 	bgt.w	8003532 <_dtoa_r+0x63a>
 8003370:	d10c      	bne.n	800338c <_dtoa_r+0x494>
 8003372:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003376:	2200      	movs	r2, #0
 8003378:	4b46      	ldr	r3, [pc, #280]	@ (8003494 <_dtoa_r+0x59c>)
 800337a:	f7fd f961 	bl	8000640 <__aeabi_dmul>
 800337e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003382:	f7fd fbe3 	bl	8000b4c <__aeabi_dcmpge>
 8003386:	2800      	cmp	r0, #0
 8003388:	f000 8266 	beq.w	8003858 <_dtoa_r+0x960>
 800338c:	2400      	movs	r4, #0
 800338e:	4625      	mov	r5, r4
 8003390:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003392:	4656      	mov	r6, sl
 8003394:	ea6f 0803 	mvn.w	r8, r3
 8003398:	2700      	movs	r7, #0
 800339a:	4621      	mov	r1, r4
 800339c:	4648      	mov	r0, r9
 800339e:	f000 fcbd 	bl	8003d1c <_Bfree>
 80033a2:	2d00      	cmp	r5, #0
 80033a4:	f000 80bd 	beq.w	8003522 <_dtoa_r+0x62a>
 80033a8:	b12f      	cbz	r7, 80033b6 <_dtoa_r+0x4be>
 80033aa:	42af      	cmp	r7, r5
 80033ac:	d003      	beq.n	80033b6 <_dtoa_r+0x4be>
 80033ae:	4639      	mov	r1, r7
 80033b0:	4648      	mov	r0, r9
 80033b2:	f000 fcb3 	bl	8003d1c <_Bfree>
 80033b6:	4629      	mov	r1, r5
 80033b8:	4648      	mov	r0, r9
 80033ba:	f000 fcaf 	bl	8003d1c <_Bfree>
 80033be:	e0b0      	b.n	8003522 <_dtoa_r+0x62a>
 80033c0:	07e2      	lsls	r2, r4, #31
 80033c2:	d505      	bpl.n	80033d0 <_dtoa_r+0x4d8>
 80033c4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80033c8:	f7fd f93a 	bl	8000640 <__aeabi_dmul>
 80033cc:	2301      	movs	r3, #1
 80033ce:	3601      	adds	r6, #1
 80033d0:	1064      	asrs	r4, r4, #1
 80033d2:	3508      	adds	r5, #8
 80033d4:	e762      	b.n	800329c <_dtoa_r+0x3a4>
 80033d6:	2602      	movs	r6, #2
 80033d8:	e765      	b.n	80032a6 <_dtoa_r+0x3ae>
 80033da:	46b8      	mov	r8, r7
 80033dc:	9c08      	ldr	r4, [sp, #32]
 80033de:	e784      	b.n	80032ea <_dtoa_r+0x3f2>
 80033e0:	4b27      	ldr	r3, [pc, #156]	@ (8003480 <_dtoa_r+0x588>)
 80033e2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80033e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80033e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80033ec:	4454      	add	r4, sl
 80033ee:	2900      	cmp	r1, #0
 80033f0:	d054      	beq.n	800349c <_dtoa_r+0x5a4>
 80033f2:	2000      	movs	r0, #0
 80033f4:	4928      	ldr	r1, [pc, #160]	@ (8003498 <_dtoa_r+0x5a0>)
 80033f6:	f7fd fa4d 	bl	8000894 <__aeabi_ddiv>
 80033fa:	4633      	mov	r3, r6
 80033fc:	462a      	mov	r2, r5
 80033fe:	f7fc ff67 	bl	80002d0 <__aeabi_dsub>
 8003402:	4656      	mov	r6, sl
 8003404:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003408:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800340c:	f7fd fbc8 	bl	8000ba0 <__aeabi_d2iz>
 8003410:	4605      	mov	r5, r0
 8003412:	f7fd f8ab 	bl	800056c <__aeabi_i2d>
 8003416:	4602      	mov	r2, r0
 8003418:	460b      	mov	r3, r1
 800341a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800341e:	f7fc ff57 	bl	80002d0 <__aeabi_dsub>
 8003422:	4602      	mov	r2, r0
 8003424:	460b      	mov	r3, r1
 8003426:	3530      	adds	r5, #48	@ 0x30
 8003428:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800342c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003430:	f806 5b01 	strb.w	r5, [r6], #1
 8003434:	f7fd fb76 	bl	8000b24 <__aeabi_dcmplt>
 8003438:	2800      	cmp	r0, #0
 800343a:	d172      	bne.n	8003522 <_dtoa_r+0x62a>
 800343c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003440:	2000      	movs	r0, #0
 8003442:	4911      	ldr	r1, [pc, #68]	@ (8003488 <_dtoa_r+0x590>)
 8003444:	f7fc ff44 	bl	80002d0 <__aeabi_dsub>
 8003448:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800344c:	f7fd fb6a 	bl	8000b24 <__aeabi_dcmplt>
 8003450:	2800      	cmp	r0, #0
 8003452:	f040 80b4 	bne.w	80035be <_dtoa_r+0x6c6>
 8003456:	42a6      	cmp	r6, r4
 8003458:	f43f af70 	beq.w	800333c <_dtoa_r+0x444>
 800345c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003460:	2200      	movs	r2, #0
 8003462:	4b0a      	ldr	r3, [pc, #40]	@ (800348c <_dtoa_r+0x594>)
 8003464:	f7fd f8ec 	bl	8000640 <__aeabi_dmul>
 8003468:	2200      	movs	r2, #0
 800346a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800346e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003472:	4b06      	ldr	r3, [pc, #24]	@ (800348c <_dtoa_r+0x594>)
 8003474:	f7fd f8e4 	bl	8000640 <__aeabi_dmul>
 8003478:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800347c:	e7c4      	b.n	8003408 <_dtoa_r+0x510>
 800347e:	bf00      	nop
 8003480:	080066a8 	.word	0x080066a8
 8003484:	08006680 	.word	0x08006680
 8003488:	3ff00000 	.word	0x3ff00000
 800348c:	40240000 	.word	0x40240000
 8003490:	401c0000 	.word	0x401c0000
 8003494:	40140000 	.word	0x40140000
 8003498:	3fe00000 	.word	0x3fe00000
 800349c:	4631      	mov	r1, r6
 800349e:	4628      	mov	r0, r5
 80034a0:	f7fd f8ce 	bl	8000640 <__aeabi_dmul>
 80034a4:	4656      	mov	r6, sl
 80034a6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80034aa:	9413      	str	r4, [sp, #76]	@ 0x4c
 80034ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80034b0:	f7fd fb76 	bl	8000ba0 <__aeabi_d2iz>
 80034b4:	4605      	mov	r5, r0
 80034b6:	f7fd f859 	bl	800056c <__aeabi_i2d>
 80034ba:	4602      	mov	r2, r0
 80034bc:	460b      	mov	r3, r1
 80034be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80034c2:	f7fc ff05 	bl	80002d0 <__aeabi_dsub>
 80034c6:	4602      	mov	r2, r0
 80034c8:	460b      	mov	r3, r1
 80034ca:	3530      	adds	r5, #48	@ 0x30
 80034cc:	f806 5b01 	strb.w	r5, [r6], #1
 80034d0:	42a6      	cmp	r6, r4
 80034d2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80034d6:	f04f 0200 	mov.w	r2, #0
 80034da:	d124      	bne.n	8003526 <_dtoa_r+0x62e>
 80034dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80034e0:	4bae      	ldr	r3, [pc, #696]	@ (800379c <_dtoa_r+0x8a4>)
 80034e2:	f7fc fef7 	bl	80002d4 <__adddf3>
 80034e6:	4602      	mov	r2, r0
 80034e8:	460b      	mov	r3, r1
 80034ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80034ee:	f7fd fb37 	bl	8000b60 <__aeabi_dcmpgt>
 80034f2:	2800      	cmp	r0, #0
 80034f4:	d163      	bne.n	80035be <_dtoa_r+0x6c6>
 80034f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80034fa:	2000      	movs	r0, #0
 80034fc:	49a7      	ldr	r1, [pc, #668]	@ (800379c <_dtoa_r+0x8a4>)
 80034fe:	f7fc fee7 	bl	80002d0 <__aeabi_dsub>
 8003502:	4602      	mov	r2, r0
 8003504:	460b      	mov	r3, r1
 8003506:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800350a:	f7fd fb0b 	bl	8000b24 <__aeabi_dcmplt>
 800350e:	2800      	cmp	r0, #0
 8003510:	f43f af14 	beq.w	800333c <_dtoa_r+0x444>
 8003514:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8003516:	1e73      	subs	r3, r6, #1
 8003518:	9313      	str	r3, [sp, #76]	@ 0x4c
 800351a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800351e:	2b30      	cmp	r3, #48	@ 0x30
 8003520:	d0f8      	beq.n	8003514 <_dtoa_r+0x61c>
 8003522:	4647      	mov	r7, r8
 8003524:	e03b      	b.n	800359e <_dtoa_r+0x6a6>
 8003526:	4b9e      	ldr	r3, [pc, #632]	@ (80037a0 <_dtoa_r+0x8a8>)
 8003528:	f7fd f88a 	bl	8000640 <__aeabi_dmul>
 800352c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003530:	e7bc      	b.n	80034ac <_dtoa_r+0x5b4>
 8003532:	4656      	mov	r6, sl
 8003534:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8003538:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800353c:	4620      	mov	r0, r4
 800353e:	4629      	mov	r1, r5
 8003540:	f7fd f9a8 	bl	8000894 <__aeabi_ddiv>
 8003544:	f7fd fb2c 	bl	8000ba0 <__aeabi_d2iz>
 8003548:	4680      	mov	r8, r0
 800354a:	f7fd f80f 	bl	800056c <__aeabi_i2d>
 800354e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003552:	f7fd f875 	bl	8000640 <__aeabi_dmul>
 8003556:	4602      	mov	r2, r0
 8003558:	460b      	mov	r3, r1
 800355a:	4620      	mov	r0, r4
 800355c:	4629      	mov	r1, r5
 800355e:	f7fc feb7 	bl	80002d0 <__aeabi_dsub>
 8003562:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8003566:	9d08      	ldr	r5, [sp, #32]
 8003568:	f806 4b01 	strb.w	r4, [r6], #1
 800356c:	eba6 040a 	sub.w	r4, r6, sl
 8003570:	42a5      	cmp	r5, r4
 8003572:	4602      	mov	r2, r0
 8003574:	460b      	mov	r3, r1
 8003576:	d133      	bne.n	80035e0 <_dtoa_r+0x6e8>
 8003578:	f7fc feac 	bl	80002d4 <__adddf3>
 800357c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003580:	4604      	mov	r4, r0
 8003582:	460d      	mov	r5, r1
 8003584:	f7fd faec 	bl	8000b60 <__aeabi_dcmpgt>
 8003588:	b9c0      	cbnz	r0, 80035bc <_dtoa_r+0x6c4>
 800358a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800358e:	4620      	mov	r0, r4
 8003590:	4629      	mov	r1, r5
 8003592:	f7fd fabd 	bl	8000b10 <__aeabi_dcmpeq>
 8003596:	b110      	cbz	r0, 800359e <_dtoa_r+0x6a6>
 8003598:	f018 0f01 	tst.w	r8, #1
 800359c:	d10e      	bne.n	80035bc <_dtoa_r+0x6c4>
 800359e:	4648      	mov	r0, r9
 80035a0:	9903      	ldr	r1, [sp, #12]
 80035a2:	f000 fbbb 	bl	8003d1c <_Bfree>
 80035a6:	2300      	movs	r3, #0
 80035a8:	7033      	strb	r3, [r6, #0]
 80035aa:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80035ac:	3701      	adds	r7, #1
 80035ae:	601f      	str	r7, [r3, #0]
 80035b0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	f000 824b 	beq.w	8003a4e <_dtoa_r+0xb56>
 80035b8:	601e      	str	r6, [r3, #0]
 80035ba:	e248      	b.n	8003a4e <_dtoa_r+0xb56>
 80035bc:	46b8      	mov	r8, r7
 80035be:	4633      	mov	r3, r6
 80035c0:	461e      	mov	r6, r3
 80035c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80035c6:	2a39      	cmp	r2, #57	@ 0x39
 80035c8:	d106      	bne.n	80035d8 <_dtoa_r+0x6e0>
 80035ca:	459a      	cmp	sl, r3
 80035cc:	d1f8      	bne.n	80035c0 <_dtoa_r+0x6c8>
 80035ce:	2230      	movs	r2, #48	@ 0x30
 80035d0:	f108 0801 	add.w	r8, r8, #1
 80035d4:	f88a 2000 	strb.w	r2, [sl]
 80035d8:	781a      	ldrb	r2, [r3, #0]
 80035da:	3201      	adds	r2, #1
 80035dc:	701a      	strb	r2, [r3, #0]
 80035de:	e7a0      	b.n	8003522 <_dtoa_r+0x62a>
 80035e0:	2200      	movs	r2, #0
 80035e2:	4b6f      	ldr	r3, [pc, #444]	@ (80037a0 <_dtoa_r+0x8a8>)
 80035e4:	f7fd f82c 	bl	8000640 <__aeabi_dmul>
 80035e8:	2200      	movs	r2, #0
 80035ea:	2300      	movs	r3, #0
 80035ec:	4604      	mov	r4, r0
 80035ee:	460d      	mov	r5, r1
 80035f0:	f7fd fa8e 	bl	8000b10 <__aeabi_dcmpeq>
 80035f4:	2800      	cmp	r0, #0
 80035f6:	d09f      	beq.n	8003538 <_dtoa_r+0x640>
 80035f8:	e7d1      	b.n	800359e <_dtoa_r+0x6a6>
 80035fa:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80035fc:	2a00      	cmp	r2, #0
 80035fe:	f000 80ea 	beq.w	80037d6 <_dtoa_r+0x8de>
 8003602:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003604:	2a01      	cmp	r2, #1
 8003606:	f300 80cd 	bgt.w	80037a4 <_dtoa_r+0x8ac>
 800360a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800360c:	2a00      	cmp	r2, #0
 800360e:	f000 80c1 	beq.w	8003794 <_dtoa_r+0x89c>
 8003612:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8003616:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8003618:	9e04      	ldr	r6, [sp, #16]
 800361a:	9a04      	ldr	r2, [sp, #16]
 800361c:	2101      	movs	r1, #1
 800361e:	441a      	add	r2, r3
 8003620:	9204      	str	r2, [sp, #16]
 8003622:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003624:	4648      	mov	r0, r9
 8003626:	441a      	add	r2, r3
 8003628:	9209      	str	r2, [sp, #36]	@ 0x24
 800362a:	f000 fc75 	bl	8003f18 <__i2b>
 800362e:	4605      	mov	r5, r0
 8003630:	b166      	cbz	r6, 800364c <_dtoa_r+0x754>
 8003632:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003634:	2b00      	cmp	r3, #0
 8003636:	dd09      	ble.n	800364c <_dtoa_r+0x754>
 8003638:	42b3      	cmp	r3, r6
 800363a:	bfa8      	it	ge
 800363c:	4633      	movge	r3, r6
 800363e:	9a04      	ldr	r2, [sp, #16]
 8003640:	1af6      	subs	r6, r6, r3
 8003642:	1ad2      	subs	r2, r2, r3
 8003644:	9204      	str	r2, [sp, #16]
 8003646:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	9309      	str	r3, [sp, #36]	@ 0x24
 800364c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800364e:	b30b      	cbz	r3, 8003694 <_dtoa_r+0x79c>
 8003650:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003652:	2b00      	cmp	r3, #0
 8003654:	f000 80c6 	beq.w	80037e4 <_dtoa_r+0x8ec>
 8003658:	2c00      	cmp	r4, #0
 800365a:	f000 80c0 	beq.w	80037de <_dtoa_r+0x8e6>
 800365e:	4629      	mov	r1, r5
 8003660:	4622      	mov	r2, r4
 8003662:	4648      	mov	r0, r9
 8003664:	f000 fd10 	bl	8004088 <__pow5mult>
 8003668:	9a03      	ldr	r2, [sp, #12]
 800366a:	4601      	mov	r1, r0
 800366c:	4605      	mov	r5, r0
 800366e:	4648      	mov	r0, r9
 8003670:	f000 fc68 	bl	8003f44 <__multiply>
 8003674:	9903      	ldr	r1, [sp, #12]
 8003676:	4680      	mov	r8, r0
 8003678:	4648      	mov	r0, r9
 800367a:	f000 fb4f 	bl	8003d1c <_Bfree>
 800367e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003680:	1b1b      	subs	r3, r3, r4
 8003682:	930a      	str	r3, [sp, #40]	@ 0x28
 8003684:	f000 80b1 	beq.w	80037ea <_dtoa_r+0x8f2>
 8003688:	4641      	mov	r1, r8
 800368a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800368c:	4648      	mov	r0, r9
 800368e:	f000 fcfb 	bl	8004088 <__pow5mult>
 8003692:	9003      	str	r0, [sp, #12]
 8003694:	2101      	movs	r1, #1
 8003696:	4648      	mov	r0, r9
 8003698:	f000 fc3e 	bl	8003f18 <__i2b>
 800369c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800369e:	4604      	mov	r4, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	f000 81d8 	beq.w	8003a56 <_dtoa_r+0xb5e>
 80036a6:	461a      	mov	r2, r3
 80036a8:	4601      	mov	r1, r0
 80036aa:	4648      	mov	r0, r9
 80036ac:	f000 fcec 	bl	8004088 <__pow5mult>
 80036b0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80036b2:	4604      	mov	r4, r0
 80036b4:	2b01      	cmp	r3, #1
 80036b6:	f300 809f 	bgt.w	80037f8 <_dtoa_r+0x900>
 80036ba:	9b06      	ldr	r3, [sp, #24]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	f040 8097 	bne.w	80037f0 <_dtoa_r+0x8f8>
 80036c2:	9b07      	ldr	r3, [sp, #28]
 80036c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	f040 8093 	bne.w	80037f4 <_dtoa_r+0x8fc>
 80036ce:	9b07      	ldr	r3, [sp, #28]
 80036d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80036d4:	0d1b      	lsrs	r3, r3, #20
 80036d6:	051b      	lsls	r3, r3, #20
 80036d8:	b133      	cbz	r3, 80036e8 <_dtoa_r+0x7f0>
 80036da:	9b04      	ldr	r3, [sp, #16]
 80036dc:	3301      	adds	r3, #1
 80036de:	9304      	str	r3, [sp, #16]
 80036e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80036e2:	3301      	adds	r3, #1
 80036e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80036e6:	2301      	movs	r3, #1
 80036e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80036ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	f000 81b8 	beq.w	8003a62 <_dtoa_r+0xb6a>
 80036f2:	6923      	ldr	r3, [r4, #16]
 80036f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80036f8:	6918      	ldr	r0, [r3, #16]
 80036fa:	f000 fbc1 	bl	8003e80 <__hi0bits>
 80036fe:	f1c0 0020 	rsb	r0, r0, #32
 8003702:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003704:	4418      	add	r0, r3
 8003706:	f010 001f 	ands.w	r0, r0, #31
 800370a:	f000 8082 	beq.w	8003812 <_dtoa_r+0x91a>
 800370e:	f1c0 0320 	rsb	r3, r0, #32
 8003712:	2b04      	cmp	r3, #4
 8003714:	dd73      	ble.n	80037fe <_dtoa_r+0x906>
 8003716:	9b04      	ldr	r3, [sp, #16]
 8003718:	f1c0 001c 	rsb	r0, r0, #28
 800371c:	4403      	add	r3, r0
 800371e:	9304      	str	r3, [sp, #16]
 8003720:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003722:	4406      	add	r6, r0
 8003724:	4403      	add	r3, r0
 8003726:	9309      	str	r3, [sp, #36]	@ 0x24
 8003728:	9b04      	ldr	r3, [sp, #16]
 800372a:	2b00      	cmp	r3, #0
 800372c:	dd05      	ble.n	800373a <_dtoa_r+0x842>
 800372e:	461a      	mov	r2, r3
 8003730:	4648      	mov	r0, r9
 8003732:	9903      	ldr	r1, [sp, #12]
 8003734:	f000 fd02 	bl	800413c <__lshift>
 8003738:	9003      	str	r0, [sp, #12]
 800373a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800373c:	2b00      	cmp	r3, #0
 800373e:	dd05      	ble.n	800374c <_dtoa_r+0x854>
 8003740:	4621      	mov	r1, r4
 8003742:	461a      	mov	r2, r3
 8003744:	4648      	mov	r0, r9
 8003746:	f000 fcf9 	bl	800413c <__lshift>
 800374a:	4604      	mov	r4, r0
 800374c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800374e:	2b00      	cmp	r3, #0
 8003750:	d061      	beq.n	8003816 <_dtoa_r+0x91e>
 8003752:	4621      	mov	r1, r4
 8003754:	9803      	ldr	r0, [sp, #12]
 8003756:	f000 fd5d 	bl	8004214 <__mcmp>
 800375a:	2800      	cmp	r0, #0
 800375c:	da5b      	bge.n	8003816 <_dtoa_r+0x91e>
 800375e:	2300      	movs	r3, #0
 8003760:	220a      	movs	r2, #10
 8003762:	4648      	mov	r0, r9
 8003764:	9903      	ldr	r1, [sp, #12]
 8003766:	f000 fafb 	bl	8003d60 <__multadd>
 800376a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800376c:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8003770:	9003      	str	r0, [sp, #12]
 8003772:	2b00      	cmp	r3, #0
 8003774:	f000 8177 	beq.w	8003a66 <_dtoa_r+0xb6e>
 8003778:	4629      	mov	r1, r5
 800377a:	2300      	movs	r3, #0
 800377c:	220a      	movs	r2, #10
 800377e:	4648      	mov	r0, r9
 8003780:	f000 faee 	bl	8003d60 <__multadd>
 8003784:	f1bb 0f00 	cmp.w	fp, #0
 8003788:	4605      	mov	r5, r0
 800378a:	dc6f      	bgt.n	800386c <_dtoa_r+0x974>
 800378c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800378e:	2b02      	cmp	r3, #2
 8003790:	dc49      	bgt.n	8003826 <_dtoa_r+0x92e>
 8003792:	e06b      	b.n	800386c <_dtoa_r+0x974>
 8003794:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003796:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800379a:	e73c      	b.n	8003616 <_dtoa_r+0x71e>
 800379c:	3fe00000 	.word	0x3fe00000
 80037a0:	40240000 	.word	0x40240000
 80037a4:	9b08      	ldr	r3, [sp, #32]
 80037a6:	1e5c      	subs	r4, r3, #1
 80037a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80037aa:	42a3      	cmp	r3, r4
 80037ac:	db09      	blt.n	80037c2 <_dtoa_r+0x8ca>
 80037ae:	1b1c      	subs	r4, r3, r4
 80037b0:	9b08      	ldr	r3, [sp, #32]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	f6bf af30 	bge.w	8003618 <_dtoa_r+0x720>
 80037b8:	9b04      	ldr	r3, [sp, #16]
 80037ba:	9a08      	ldr	r2, [sp, #32]
 80037bc:	1a9e      	subs	r6, r3, r2
 80037be:	2300      	movs	r3, #0
 80037c0:	e72b      	b.n	800361a <_dtoa_r+0x722>
 80037c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80037c4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80037c6:	1ae3      	subs	r3, r4, r3
 80037c8:	441a      	add	r2, r3
 80037ca:	940a      	str	r4, [sp, #40]	@ 0x28
 80037cc:	9e04      	ldr	r6, [sp, #16]
 80037ce:	2400      	movs	r4, #0
 80037d0:	9b08      	ldr	r3, [sp, #32]
 80037d2:	920e      	str	r2, [sp, #56]	@ 0x38
 80037d4:	e721      	b.n	800361a <_dtoa_r+0x722>
 80037d6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80037d8:	9e04      	ldr	r6, [sp, #16]
 80037da:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80037dc:	e728      	b.n	8003630 <_dtoa_r+0x738>
 80037de:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80037e2:	e751      	b.n	8003688 <_dtoa_r+0x790>
 80037e4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80037e6:	9903      	ldr	r1, [sp, #12]
 80037e8:	e750      	b.n	800368c <_dtoa_r+0x794>
 80037ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80037ee:	e751      	b.n	8003694 <_dtoa_r+0x79c>
 80037f0:	2300      	movs	r3, #0
 80037f2:	e779      	b.n	80036e8 <_dtoa_r+0x7f0>
 80037f4:	9b06      	ldr	r3, [sp, #24]
 80037f6:	e777      	b.n	80036e8 <_dtoa_r+0x7f0>
 80037f8:	2300      	movs	r3, #0
 80037fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80037fc:	e779      	b.n	80036f2 <_dtoa_r+0x7fa>
 80037fe:	d093      	beq.n	8003728 <_dtoa_r+0x830>
 8003800:	9a04      	ldr	r2, [sp, #16]
 8003802:	331c      	adds	r3, #28
 8003804:	441a      	add	r2, r3
 8003806:	9204      	str	r2, [sp, #16]
 8003808:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800380a:	441e      	add	r6, r3
 800380c:	441a      	add	r2, r3
 800380e:	9209      	str	r2, [sp, #36]	@ 0x24
 8003810:	e78a      	b.n	8003728 <_dtoa_r+0x830>
 8003812:	4603      	mov	r3, r0
 8003814:	e7f4      	b.n	8003800 <_dtoa_r+0x908>
 8003816:	9b08      	ldr	r3, [sp, #32]
 8003818:	46b8      	mov	r8, r7
 800381a:	2b00      	cmp	r3, #0
 800381c:	dc20      	bgt.n	8003860 <_dtoa_r+0x968>
 800381e:	469b      	mov	fp, r3
 8003820:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003822:	2b02      	cmp	r3, #2
 8003824:	dd1e      	ble.n	8003864 <_dtoa_r+0x96c>
 8003826:	f1bb 0f00 	cmp.w	fp, #0
 800382a:	f47f adb1 	bne.w	8003390 <_dtoa_r+0x498>
 800382e:	4621      	mov	r1, r4
 8003830:	465b      	mov	r3, fp
 8003832:	2205      	movs	r2, #5
 8003834:	4648      	mov	r0, r9
 8003836:	f000 fa93 	bl	8003d60 <__multadd>
 800383a:	4601      	mov	r1, r0
 800383c:	4604      	mov	r4, r0
 800383e:	9803      	ldr	r0, [sp, #12]
 8003840:	f000 fce8 	bl	8004214 <__mcmp>
 8003844:	2800      	cmp	r0, #0
 8003846:	f77f ada3 	ble.w	8003390 <_dtoa_r+0x498>
 800384a:	4656      	mov	r6, sl
 800384c:	2331      	movs	r3, #49	@ 0x31
 800384e:	f108 0801 	add.w	r8, r8, #1
 8003852:	f806 3b01 	strb.w	r3, [r6], #1
 8003856:	e59f      	b.n	8003398 <_dtoa_r+0x4a0>
 8003858:	46b8      	mov	r8, r7
 800385a:	9c08      	ldr	r4, [sp, #32]
 800385c:	4625      	mov	r5, r4
 800385e:	e7f4      	b.n	800384a <_dtoa_r+0x952>
 8003860:	f8dd b020 	ldr.w	fp, [sp, #32]
 8003864:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003866:	2b00      	cmp	r3, #0
 8003868:	f000 8101 	beq.w	8003a6e <_dtoa_r+0xb76>
 800386c:	2e00      	cmp	r6, #0
 800386e:	dd05      	ble.n	800387c <_dtoa_r+0x984>
 8003870:	4629      	mov	r1, r5
 8003872:	4632      	mov	r2, r6
 8003874:	4648      	mov	r0, r9
 8003876:	f000 fc61 	bl	800413c <__lshift>
 800387a:	4605      	mov	r5, r0
 800387c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800387e:	2b00      	cmp	r3, #0
 8003880:	d05c      	beq.n	800393c <_dtoa_r+0xa44>
 8003882:	4648      	mov	r0, r9
 8003884:	6869      	ldr	r1, [r5, #4]
 8003886:	f000 fa09 	bl	8003c9c <_Balloc>
 800388a:	4606      	mov	r6, r0
 800388c:	b928      	cbnz	r0, 800389a <_dtoa_r+0x9a2>
 800388e:	4602      	mov	r2, r0
 8003890:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8003894:	4b80      	ldr	r3, [pc, #512]	@ (8003a98 <_dtoa_r+0xba0>)
 8003896:	f7ff bb43 	b.w	8002f20 <_dtoa_r+0x28>
 800389a:	692a      	ldr	r2, [r5, #16]
 800389c:	f105 010c 	add.w	r1, r5, #12
 80038a0:	3202      	adds	r2, #2
 80038a2:	0092      	lsls	r2, r2, #2
 80038a4:	300c      	adds	r0, #12
 80038a6:	f001 ff51 	bl	800574c <memcpy>
 80038aa:	2201      	movs	r2, #1
 80038ac:	4631      	mov	r1, r6
 80038ae:	4648      	mov	r0, r9
 80038b0:	f000 fc44 	bl	800413c <__lshift>
 80038b4:	462f      	mov	r7, r5
 80038b6:	4605      	mov	r5, r0
 80038b8:	f10a 0301 	add.w	r3, sl, #1
 80038bc:	9304      	str	r3, [sp, #16]
 80038be:	eb0a 030b 	add.w	r3, sl, fp
 80038c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80038c4:	9b06      	ldr	r3, [sp, #24]
 80038c6:	f003 0301 	and.w	r3, r3, #1
 80038ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80038cc:	9b04      	ldr	r3, [sp, #16]
 80038ce:	4621      	mov	r1, r4
 80038d0:	9803      	ldr	r0, [sp, #12]
 80038d2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80038d6:	f7ff fa85 	bl	8002de4 <quorem>
 80038da:	4603      	mov	r3, r0
 80038dc:	4639      	mov	r1, r7
 80038de:	3330      	adds	r3, #48	@ 0x30
 80038e0:	9006      	str	r0, [sp, #24]
 80038e2:	9803      	ldr	r0, [sp, #12]
 80038e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80038e6:	f000 fc95 	bl	8004214 <__mcmp>
 80038ea:	462a      	mov	r2, r5
 80038ec:	9008      	str	r0, [sp, #32]
 80038ee:	4621      	mov	r1, r4
 80038f0:	4648      	mov	r0, r9
 80038f2:	f000 fcab 	bl	800424c <__mdiff>
 80038f6:	68c2      	ldr	r2, [r0, #12]
 80038f8:	4606      	mov	r6, r0
 80038fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80038fc:	bb02      	cbnz	r2, 8003940 <_dtoa_r+0xa48>
 80038fe:	4601      	mov	r1, r0
 8003900:	9803      	ldr	r0, [sp, #12]
 8003902:	f000 fc87 	bl	8004214 <__mcmp>
 8003906:	4602      	mov	r2, r0
 8003908:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800390a:	4631      	mov	r1, r6
 800390c:	4648      	mov	r0, r9
 800390e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8003912:	f000 fa03 	bl	8003d1c <_Bfree>
 8003916:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003918:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800391a:	9e04      	ldr	r6, [sp, #16]
 800391c:	ea42 0103 	orr.w	r1, r2, r3
 8003920:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003922:	4319      	orrs	r1, r3
 8003924:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003926:	d10d      	bne.n	8003944 <_dtoa_r+0xa4c>
 8003928:	2b39      	cmp	r3, #57	@ 0x39
 800392a:	d027      	beq.n	800397c <_dtoa_r+0xa84>
 800392c:	9a08      	ldr	r2, [sp, #32]
 800392e:	2a00      	cmp	r2, #0
 8003930:	dd01      	ble.n	8003936 <_dtoa_r+0xa3e>
 8003932:	9b06      	ldr	r3, [sp, #24]
 8003934:	3331      	adds	r3, #49	@ 0x31
 8003936:	f88b 3000 	strb.w	r3, [fp]
 800393a:	e52e      	b.n	800339a <_dtoa_r+0x4a2>
 800393c:	4628      	mov	r0, r5
 800393e:	e7b9      	b.n	80038b4 <_dtoa_r+0x9bc>
 8003940:	2201      	movs	r2, #1
 8003942:	e7e2      	b.n	800390a <_dtoa_r+0xa12>
 8003944:	9908      	ldr	r1, [sp, #32]
 8003946:	2900      	cmp	r1, #0
 8003948:	db04      	blt.n	8003954 <_dtoa_r+0xa5c>
 800394a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800394c:	4301      	orrs	r1, r0
 800394e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003950:	4301      	orrs	r1, r0
 8003952:	d120      	bne.n	8003996 <_dtoa_r+0xa9e>
 8003954:	2a00      	cmp	r2, #0
 8003956:	ddee      	ble.n	8003936 <_dtoa_r+0xa3e>
 8003958:	2201      	movs	r2, #1
 800395a:	9903      	ldr	r1, [sp, #12]
 800395c:	4648      	mov	r0, r9
 800395e:	9304      	str	r3, [sp, #16]
 8003960:	f000 fbec 	bl	800413c <__lshift>
 8003964:	4621      	mov	r1, r4
 8003966:	9003      	str	r0, [sp, #12]
 8003968:	f000 fc54 	bl	8004214 <__mcmp>
 800396c:	2800      	cmp	r0, #0
 800396e:	9b04      	ldr	r3, [sp, #16]
 8003970:	dc02      	bgt.n	8003978 <_dtoa_r+0xa80>
 8003972:	d1e0      	bne.n	8003936 <_dtoa_r+0xa3e>
 8003974:	07da      	lsls	r2, r3, #31
 8003976:	d5de      	bpl.n	8003936 <_dtoa_r+0xa3e>
 8003978:	2b39      	cmp	r3, #57	@ 0x39
 800397a:	d1da      	bne.n	8003932 <_dtoa_r+0xa3a>
 800397c:	2339      	movs	r3, #57	@ 0x39
 800397e:	f88b 3000 	strb.w	r3, [fp]
 8003982:	4633      	mov	r3, r6
 8003984:	461e      	mov	r6, r3
 8003986:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800398a:	3b01      	subs	r3, #1
 800398c:	2a39      	cmp	r2, #57	@ 0x39
 800398e:	d04e      	beq.n	8003a2e <_dtoa_r+0xb36>
 8003990:	3201      	adds	r2, #1
 8003992:	701a      	strb	r2, [r3, #0]
 8003994:	e501      	b.n	800339a <_dtoa_r+0x4a2>
 8003996:	2a00      	cmp	r2, #0
 8003998:	dd03      	ble.n	80039a2 <_dtoa_r+0xaaa>
 800399a:	2b39      	cmp	r3, #57	@ 0x39
 800399c:	d0ee      	beq.n	800397c <_dtoa_r+0xa84>
 800399e:	3301      	adds	r3, #1
 80039a0:	e7c9      	b.n	8003936 <_dtoa_r+0xa3e>
 80039a2:	9a04      	ldr	r2, [sp, #16]
 80039a4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80039a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80039aa:	428a      	cmp	r2, r1
 80039ac:	d028      	beq.n	8003a00 <_dtoa_r+0xb08>
 80039ae:	2300      	movs	r3, #0
 80039b0:	220a      	movs	r2, #10
 80039b2:	9903      	ldr	r1, [sp, #12]
 80039b4:	4648      	mov	r0, r9
 80039b6:	f000 f9d3 	bl	8003d60 <__multadd>
 80039ba:	42af      	cmp	r7, r5
 80039bc:	9003      	str	r0, [sp, #12]
 80039be:	f04f 0300 	mov.w	r3, #0
 80039c2:	f04f 020a 	mov.w	r2, #10
 80039c6:	4639      	mov	r1, r7
 80039c8:	4648      	mov	r0, r9
 80039ca:	d107      	bne.n	80039dc <_dtoa_r+0xae4>
 80039cc:	f000 f9c8 	bl	8003d60 <__multadd>
 80039d0:	4607      	mov	r7, r0
 80039d2:	4605      	mov	r5, r0
 80039d4:	9b04      	ldr	r3, [sp, #16]
 80039d6:	3301      	adds	r3, #1
 80039d8:	9304      	str	r3, [sp, #16]
 80039da:	e777      	b.n	80038cc <_dtoa_r+0x9d4>
 80039dc:	f000 f9c0 	bl	8003d60 <__multadd>
 80039e0:	4629      	mov	r1, r5
 80039e2:	4607      	mov	r7, r0
 80039e4:	2300      	movs	r3, #0
 80039e6:	220a      	movs	r2, #10
 80039e8:	4648      	mov	r0, r9
 80039ea:	f000 f9b9 	bl	8003d60 <__multadd>
 80039ee:	4605      	mov	r5, r0
 80039f0:	e7f0      	b.n	80039d4 <_dtoa_r+0xadc>
 80039f2:	f1bb 0f00 	cmp.w	fp, #0
 80039f6:	bfcc      	ite	gt
 80039f8:	465e      	movgt	r6, fp
 80039fa:	2601      	movle	r6, #1
 80039fc:	2700      	movs	r7, #0
 80039fe:	4456      	add	r6, sl
 8003a00:	2201      	movs	r2, #1
 8003a02:	9903      	ldr	r1, [sp, #12]
 8003a04:	4648      	mov	r0, r9
 8003a06:	9304      	str	r3, [sp, #16]
 8003a08:	f000 fb98 	bl	800413c <__lshift>
 8003a0c:	4621      	mov	r1, r4
 8003a0e:	9003      	str	r0, [sp, #12]
 8003a10:	f000 fc00 	bl	8004214 <__mcmp>
 8003a14:	2800      	cmp	r0, #0
 8003a16:	dcb4      	bgt.n	8003982 <_dtoa_r+0xa8a>
 8003a18:	d102      	bne.n	8003a20 <_dtoa_r+0xb28>
 8003a1a:	9b04      	ldr	r3, [sp, #16]
 8003a1c:	07db      	lsls	r3, r3, #31
 8003a1e:	d4b0      	bmi.n	8003982 <_dtoa_r+0xa8a>
 8003a20:	4633      	mov	r3, r6
 8003a22:	461e      	mov	r6, r3
 8003a24:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003a28:	2a30      	cmp	r2, #48	@ 0x30
 8003a2a:	d0fa      	beq.n	8003a22 <_dtoa_r+0xb2a>
 8003a2c:	e4b5      	b.n	800339a <_dtoa_r+0x4a2>
 8003a2e:	459a      	cmp	sl, r3
 8003a30:	d1a8      	bne.n	8003984 <_dtoa_r+0xa8c>
 8003a32:	2331      	movs	r3, #49	@ 0x31
 8003a34:	f108 0801 	add.w	r8, r8, #1
 8003a38:	f88a 3000 	strb.w	r3, [sl]
 8003a3c:	e4ad      	b.n	800339a <_dtoa_r+0x4a2>
 8003a3e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003a40:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8003a9c <_dtoa_r+0xba4>
 8003a44:	b11b      	cbz	r3, 8003a4e <_dtoa_r+0xb56>
 8003a46:	f10a 0308 	add.w	r3, sl, #8
 8003a4a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8003a4c:	6013      	str	r3, [r2, #0]
 8003a4e:	4650      	mov	r0, sl
 8003a50:	b017      	add	sp, #92	@ 0x5c
 8003a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a56:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	f77f ae2e 	ble.w	80036ba <_dtoa_r+0x7c2>
 8003a5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003a60:	930a      	str	r3, [sp, #40]	@ 0x28
 8003a62:	2001      	movs	r0, #1
 8003a64:	e64d      	b.n	8003702 <_dtoa_r+0x80a>
 8003a66:	f1bb 0f00 	cmp.w	fp, #0
 8003a6a:	f77f aed9 	ble.w	8003820 <_dtoa_r+0x928>
 8003a6e:	4656      	mov	r6, sl
 8003a70:	4621      	mov	r1, r4
 8003a72:	9803      	ldr	r0, [sp, #12]
 8003a74:	f7ff f9b6 	bl	8002de4 <quorem>
 8003a78:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8003a7c:	f806 3b01 	strb.w	r3, [r6], #1
 8003a80:	eba6 020a 	sub.w	r2, r6, sl
 8003a84:	4593      	cmp	fp, r2
 8003a86:	ddb4      	ble.n	80039f2 <_dtoa_r+0xafa>
 8003a88:	2300      	movs	r3, #0
 8003a8a:	220a      	movs	r2, #10
 8003a8c:	4648      	mov	r0, r9
 8003a8e:	9903      	ldr	r1, [sp, #12]
 8003a90:	f000 f966 	bl	8003d60 <__multadd>
 8003a94:	9003      	str	r0, [sp, #12]
 8003a96:	e7eb      	b.n	8003a70 <_dtoa_r+0xb78>
 8003a98:	0800654f 	.word	0x0800654f
 8003a9c:	080064d3 	.word	0x080064d3

08003aa0 <_free_r>:
 8003aa0:	b538      	push	{r3, r4, r5, lr}
 8003aa2:	4605      	mov	r5, r0
 8003aa4:	2900      	cmp	r1, #0
 8003aa6:	d040      	beq.n	8003b2a <_free_r+0x8a>
 8003aa8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003aac:	1f0c      	subs	r4, r1, #4
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	bfb8      	it	lt
 8003ab2:	18e4      	addlt	r4, r4, r3
 8003ab4:	f000 f8e6 	bl	8003c84 <__malloc_lock>
 8003ab8:	4a1c      	ldr	r2, [pc, #112]	@ (8003b2c <_free_r+0x8c>)
 8003aba:	6813      	ldr	r3, [r2, #0]
 8003abc:	b933      	cbnz	r3, 8003acc <_free_r+0x2c>
 8003abe:	6063      	str	r3, [r4, #4]
 8003ac0:	6014      	str	r4, [r2, #0]
 8003ac2:	4628      	mov	r0, r5
 8003ac4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003ac8:	f000 b8e2 	b.w	8003c90 <__malloc_unlock>
 8003acc:	42a3      	cmp	r3, r4
 8003ace:	d908      	bls.n	8003ae2 <_free_r+0x42>
 8003ad0:	6820      	ldr	r0, [r4, #0]
 8003ad2:	1821      	adds	r1, r4, r0
 8003ad4:	428b      	cmp	r3, r1
 8003ad6:	bf01      	itttt	eq
 8003ad8:	6819      	ldreq	r1, [r3, #0]
 8003ada:	685b      	ldreq	r3, [r3, #4]
 8003adc:	1809      	addeq	r1, r1, r0
 8003ade:	6021      	streq	r1, [r4, #0]
 8003ae0:	e7ed      	b.n	8003abe <_free_r+0x1e>
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	b10b      	cbz	r3, 8003aec <_free_r+0x4c>
 8003ae8:	42a3      	cmp	r3, r4
 8003aea:	d9fa      	bls.n	8003ae2 <_free_r+0x42>
 8003aec:	6811      	ldr	r1, [r2, #0]
 8003aee:	1850      	adds	r0, r2, r1
 8003af0:	42a0      	cmp	r0, r4
 8003af2:	d10b      	bne.n	8003b0c <_free_r+0x6c>
 8003af4:	6820      	ldr	r0, [r4, #0]
 8003af6:	4401      	add	r1, r0
 8003af8:	1850      	adds	r0, r2, r1
 8003afa:	4283      	cmp	r3, r0
 8003afc:	6011      	str	r1, [r2, #0]
 8003afe:	d1e0      	bne.n	8003ac2 <_free_r+0x22>
 8003b00:	6818      	ldr	r0, [r3, #0]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	4408      	add	r0, r1
 8003b06:	6010      	str	r0, [r2, #0]
 8003b08:	6053      	str	r3, [r2, #4]
 8003b0a:	e7da      	b.n	8003ac2 <_free_r+0x22>
 8003b0c:	d902      	bls.n	8003b14 <_free_r+0x74>
 8003b0e:	230c      	movs	r3, #12
 8003b10:	602b      	str	r3, [r5, #0]
 8003b12:	e7d6      	b.n	8003ac2 <_free_r+0x22>
 8003b14:	6820      	ldr	r0, [r4, #0]
 8003b16:	1821      	adds	r1, r4, r0
 8003b18:	428b      	cmp	r3, r1
 8003b1a:	bf01      	itttt	eq
 8003b1c:	6819      	ldreq	r1, [r3, #0]
 8003b1e:	685b      	ldreq	r3, [r3, #4]
 8003b20:	1809      	addeq	r1, r1, r0
 8003b22:	6021      	streq	r1, [r4, #0]
 8003b24:	6063      	str	r3, [r4, #4]
 8003b26:	6054      	str	r4, [r2, #4]
 8003b28:	e7cb      	b.n	8003ac2 <_free_r+0x22>
 8003b2a:	bd38      	pop	{r3, r4, r5, pc}
 8003b2c:	20000340 	.word	0x20000340

08003b30 <malloc>:
 8003b30:	4b02      	ldr	r3, [pc, #8]	@ (8003b3c <malloc+0xc>)
 8003b32:	4601      	mov	r1, r0
 8003b34:	6818      	ldr	r0, [r3, #0]
 8003b36:	f000 b825 	b.w	8003b84 <_malloc_r>
 8003b3a:	bf00      	nop
 8003b3c:	20000018 	.word	0x20000018

08003b40 <sbrk_aligned>:
 8003b40:	b570      	push	{r4, r5, r6, lr}
 8003b42:	4e0f      	ldr	r6, [pc, #60]	@ (8003b80 <sbrk_aligned+0x40>)
 8003b44:	460c      	mov	r4, r1
 8003b46:	6831      	ldr	r1, [r6, #0]
 8003b48:	4605      	mov	r5, r0
 8003b4a:	b911      	cbnz	r1, 8003b52 <sbrk_aligned+0x12>
 8003b4c:	f001 fdee 	bl	800572c <_sbrk_r>
 8003b50:	6030      	str	r0, [r6, #0]
 8003b52:	4621      	mov	r1, r4
 8003b54:	4628      	mov	r0, r5
 8003b56:	f001 fde9 	bl	800572c <_sbrk_r>
 8003b5a:	1c43      	adds	r3, r0, #1
 8003b5c:	d103      	bne.n	8003b66 <sbrk_aligned+0x26>
 8003b5e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003b62:	4620      	mov	r0, r4
 8003b64:	bd70      	pop	{r4, r5, r6, pc}
 8003b66:	1cc4      	adds	r4, r0, #3
 8003b68:	f024 0403 	bic.w	r4, r4, #3
 8003b6c:	42a0      	cmp	r0, r4
 8003b6e:	d0f8      	beq.n	8003b62 <sbrk_aligned+0x22>
 8003b70:	1a21      	subs	r1, r4, r0
 8003b72:	4628      	mov	r0, r5
 8003b74:	f001 fdda 	bl	800572c <_sbrk_r>
 8003b78:	3001      	adds	r0, #1
 8003b7a:	d1f2      	bne.n	8003b62 <sbrk_aligned+0x22>
 8003b7c:	e7ef      	b.n	8003b5e <sbrk_aligned+0x1e>
 8003b7e:	bf00      	nop
 8003b80:	2000033c 	.word	0x2000033c

08003b84 <_malloc_r>:
 8003b84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b88:	1ccd      	adds	r5, r1, #3
 8003b8a:	f025 0503 	bic.w	r5, r5, #3
 8003b8e:	3508      	adds	r5, #8
 8003b90:	2d0c      	cmp	r5, #12
 8003b92:	bf38      	it	cc
 8003b94:	250c      	movcc	r5, #12
 8003b96:	2d00      	cmp	r5, #0
 8003b98:	4606      	mov	r6, r0
 8003b9a:	db01      	blt.n	8003ba0 <_malloc_r+0x1c>
 8003b9c:	42a9      	cmp	r1, r5
 8003b9e:	d904      	bls.n	8003baa <_malloc_r+0x26>
 8003ba0:	230c      	movs	r3, #12
 8003ba2:	6033      	str	r3, [r6, #0]
 8003ba4:	2000      	movs	r0, #0
 8003ba6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003baa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003c80 <_malloc_r+0xfc>
 8003bae:	f000 f869 	bl	8003c84 <__malloc_lock>
 8003bb2:	f8d8 3000 	ldr.w	r3, [r8]
 8003bb6:	461c      	mov	r4, r3
 8003bb8:	bb44      	cbnz	r4, 8003c0c <_malloc_r+0x88>
 8003bba:	4629      	mov	r1, r5
 8003bbc:	4630      	mov	r0, r6
 8003bbe:	f7ff ffbf 	bl	8003b40 <sbrk_aligned>
 8003bc2:	1c43      	adds	r3, r0, #1
 8003bc4:	4604      	mov	r4, r0
 8003bc6:	d158      	bne.n	8003c7a <_malloc_r+0xf6>
 8003bc8:	f8d8 4000 	ldr.w	r4, [r8]
 8003bcc:	4627      	mov	r7, r4
 8003bce:	2f00      	cmp	r7, #0
 8003bd0:	d143      	bne.n	8003c5a <_malloc_r+0xd6>
 8003bd2:	2c00      	cmp	r4, #0
 8003bd4:	d04b      	beq.n	8003c6e <_malloc_r+0xea>
 8003bd6:	6823      	ldr	r3, [r4, #0]
 8003bd8:	4639      	mov	r1, r7
 8003bda:	4630      	mov	r0, r6
 8003bdc:	eb04 0903 	add.w	r9, r4, r3
 8003be0:	f001 fda4 	bl	800572c <_sbrk_r>
 8003be4:	4581      	cmp	r9, r0
 8003be6:	d142      	bne.n	8003c6e <_malloc_r+0xea>
 8003be8:	6821      	ldr	r1, [r4, #0]
 8003bea:	4630      	mov	r0, r6
 8003bec:	1a6d      	subs	r5, r5, r1
 8003bee:	4629      	mov	r1, r5
 8003bf0:	f7ff ffa6 	bl	8003b40 <sbrk_aligned>
 8003bf4:	3001      	adds	r0, #1
 8003bf6:	d03a      	beq.n	8003c6e <_malloc_r+0xea>
 8003bf8:	6823      	ldr	r3, [r4, #0]
 8003bfa:	442b      	add	r3, r5
 8003bfc:	6023      	str	r3, [r4, #0]
 8003bfe:	f8d8 3000 	ldr.w	r3, [r8]
 8003c02:	685a      	ldr	r2, [r3, #4]
 8003c04:	bb62      	cbnz	r2, 8003c60 <_malloc_r+0xdc>
 8003c06:	f8c8 7000 	str.w	r7, [r8]
 8003c0a:	e00f      	b.n	8003c2c <_malloc_r+0xa8>
 8003c0c:	6822      	ldr	r2, [r4, #0]
 8003c0e:	1b52      	subs	r2, r2, r5
 8003c10:	d420      	bmi.n	8003c54 <_malloc_r+0xd0>
 8003c12:	2a0b      	cmp	r2, #11
 8003c14:	d917      	bls.n	8003c46 <_malloc_r+0xc2>
 8003c16:	1961      	adds	r1, r4, r5
 8003c18:	42a3      	cmp	r3, r4
 8003c1a:	6025      	str	r5, [r4, #0]
 8003c1c:	bf18      	it	ne
 8003c1e:	6059      	strne	r1, [r3, #4]
 8003c20:	6863      	ldr	r3, [r4, #4]
 8003c22:	bf08      	it	eq
 8003c24:	f8c8 1000 	streq.w	r1, [r8]
 8003c28:	5162      	str	r2, [r4, r5]
 8003c2a:	604b      	str	r3, [r1, #4]
 8003c2c:	4630      	mov	r0, r6
 8003c2e:	f000 f82f 	bl	8003c90 <__malloc_unlock>
 8003c32:	f104 000b 	add.w	r0, r4, #11
 8003c36:	1d23      	adds	r3, r4, #4
 8003c38:	f020 0007 	bic.w	r0, r0, #7
 8003c3c:	1ac2      	subs	r2, r0, r3
 8003c3e:	bf1c      	itt	ne
 8003c40:	1a1b      	subne	r3, r3, r0
 8003c42:	50a3      	strne	r3, [r4, r2]
 8003c44:	e7af      	b.n	8003ba6 <_malloc_r+0x22>
 8003c46:	6862      	ldr	r2, [r4, #4]
 8003c48:	42a3      	cmp	r3, r4
 8003c4a:	bf0c      	ite	eq
 8003c4c:	f8c8 2000 	streq.w	r2, [r8]
 8003c50:	605a      	strne	r2, [r3, #4]
 8003c52:	e7eb      	b.n	8003c2c <_malloc_r+0xa8>
 8003c54:	4623      	mov	r3, r4
 8003c56:	6864      	ldr	r4, [r4, #4]
 8003c58:	e7ae      	b.n	8003bb8 <_malloc_r+0x34>
 8003c5a:	463c      	mov	r4, r7
 8003c5c:	687f      	ldr	r7, [r7, #4]
 8003c5e:	e7b6      	b.n	8003bce <_malloc_r+0x4a>
 8003c60:	461a      	mov	r2, r3
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	42a3      	cmp	r3, r4
 8003c66:	d1fb      	bne.n	8003c60 <_malloc_r+0xdc>
 8003c68:	2300      	movs	r3, #0
 8003c6a:	6053      	str	r3, [r2, #4]
 8003c6c:	e7de      	b.n	8003c2c <_malloc_r+0xa8>
 8003c6e:	230c      	movs	r3, #12
 8003c70:	4630      	mov	r0, r6
 8003c72:	6033      	str	r3, [r6, #0]
 8003c74:	f000 f80c 	bl	8003c90 <__malloc_unlock>
 8003c78:	e794      	b.n	8003ba4 <_malloc_r+0x20>
 8003c7a:	6005      	str	r5, [r0, #0]
 8003c7c:	e7d6      	b.n	8003c2c <_malloc_r+0xa8>
 8003c7e:	bf00      	nop
 8003c80:	20000340 	.word	0x20000340

08003c84 <__malloc_lock>:
 8003c84:	4801      	ldr	r0, [pc, #4]	@ (8003c8c <__malloc_lock+0x8>)
 8003c86:	f7ff b898 	b.w	8002dba <__retarget_lock_acquire_recursive>
 8003c8a:	bf00      	nop
 8003c8c:	20000338 	.word	0x20000338

08003c90 <__malloc_unlock>:
 8003c90:	4801      	ldr	r0, [pc, #4]	@ (8003c98 <__malloc_unlock+0x8>)
 8003c92:	f7ff b893 	b.w	8002dbc <__retarget_lock_release_recursive>
 8003c96:	bf00      	nop
 8003c98:	20000338 	.word	0x20000338

08003c9c <_Balloc>:
 8003c9c:	b570      	push	{r4, r5, r6, lr}
 8003c9e:	69c6      	ldr	r6, [r0, #28]
 8003ca0:	4604      	mov	r4, r0
 8003ca2:	460d      	mov	r5, r1
 8003ca4:	b976      	cbnz	r6, 8003cc4 <_Balloc+0x28>
 8003ca6:	2010      	movs	r0, #16
 8003ca8:	f7ff ff42 	bl	8003b30 <malloc>
 8003cac:	4602      	mov	r2, r0
 8003cae:	61e0      	str	r0, [r4, #28]
 8003cb0:	b920      	cbnz	r0, 8003cbc <_Balloc+0x20>
 8003cb2:	216b      	movs	r1, #107	@ 0x6b
 8003cb4:	4b17      	ldr	r3, [pc, #92]	@ (8003d14 <_Balloc+0x78>)
 8003cb6:	4818      	ldr	r0, [pc, #96]	@ (8003d18 <_Balloc+0x7c>)
 8003cb8:	f001 fd5c 	bl	8005774 <__assert_func>
 8003cbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003cc0:	6006      	str	r6, [r0, #0]
 8003cc2:	60c6      	str	r6, [r0, #12]
 8003cc4:	69e6      	ldr	r6, [r4, #28]
 8003cc6:	68f3      	ldr	r3, [r6, #12]
 8003cc8:	b183      	cbz	r3, 8003cec <_Balloc+0x50>
 8003cca:	69e3      	ldr	r3, [r4, #28]
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8003cd2:	b9b8      	cbnz	r0, 8003d04 <_Balloc+0x68>
 8003cd4:	2101      	movs	r1, #1
 8003cd6:	fa01 f605 	lsl.w	r6, r1, r5
 8003cda:	1d72      	adds	r2, r6, #5
 8003cdc:	4620      	mov	r0, r4
 8003cde:	0092      	lsls	r2, r2, #2
 8003ce0:	f001 fd66 	bl	80057b0 <_calloc_r>
 8003ce4:	b160      	cbz	r0, 8003d00 <_Balloc+0x64>
 8003ce6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8003cea:	e00e      	b.n	8003d0a <_Balloc+0x6e>
 8003cec:	2221      	movs	r2, #33	@ 0x21
 8003cee:	2104      	movs	r1, #4
 8003cf0:	4620      	mov	r0, r4
 8003cf2:	f001 fd5d 	bl	80057b0 <_calloc_r>
 8003cf6:	69e3      	ldr	r3, [r4, #28]
 8003cf8:	60f0      	str	r0, [r6, #12]
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1e4      	bne.n	8003cca <_Balloc+0x2e>
 8003d00:	2000      	movs	r0, #0
 8003d02:	bd70      	pop	{r4, r5, r6, pc}
 8003d04:	6802      	ldr	r2, [r0, #0]
 8003d06:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003d10:	e7f7      	b.n	8003d02 <_Balloc+0x66>
 8003d12:	bf00      	nop
 8003d14:	080064e0 	.word	0x080064e0
 8003d18:	08006560 	.word	0x08006560

08003d1c <_Bfree>:
 8003d1c:	b570      	push	{r4, r5, r6, lr}
 8003d1e:	69c6      	ldr	r6, [r0, #28]
 8003d20:	4605      	mov	r5, r0
 8003d22:	460c      	mov	r4, r1
 8003d24:	b976      	cbnz	r6, 8003d44 <_Bfree+0x28>
 8003d26:	2010      	movs	r0, #16
 8003d28:	f7ff ff02 	bl	8003b30 <malloc>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	61e8      	str	r0, [r5, #28]
 8003d30:	b920      	cbnz	r0, 8003d3c <_Bfree+0x20>
 8003d32:	218f      	movs	r1, #143	@ 0x8f
 8003d34:	4b08      	ldr	r3, [pc, #32]	@ (8003d58 <_Bfree+0x3c>)
 8003d36:	4809      	ldr	r0, [pc, #36]	@ (8003d5c <_Bfree+0x40>)
 8003d38:	f001 fd1c 	bl	8005774 <__assert_func>
 8003d3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003d40:	6006      	str	r6, [r0, #0]
 8003d42:	60c6      	str	r6, [r0, #12]
 8003d44:	b13c      	cbz	r4, 8003d56 <_Bfree+0x3a>
 8003d46:	69eb      	ldr	r3, [r5, #28]
 8003d48:	6862      	ldr	r2, [r4, #4]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003d50:	6021      	str	r1, [r4, #0]
 8003d52:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8003d56:	bd70      	pop	{r4, r5, r6, pc}
 8003d58:	080064e0 	.word	0x080064e0
 8003d5c:	08006560 	.word	0x08006560

08003d60 <__multadd>:
 8003d60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d64:	4607      	mov	r7, r0
 8003d66:	460c      	mov	r4, r1
 8003d68:	461e      	mov	r6, r3
 8003d6a:	2000      	movs	r0, #0
 8003d6c:	690d      	ldr	r5, [r1, #16]
 8003d6e:	f101 0c14 	add.w	ip, r1, #20
 8003d72:	f8dc 3000 	ldr.w	r3, [ip]
 8003d76:	3001      	adds	r0, #1
 8003d78:	b299      	uxth	r1, r3
 8003d7a:	fb02 6101 	mla	r1, r2, r1, r6
 8003d7e:	0c1e      	lsrs	r6, r3, #16
 8003d80:	0c0b      	lsrs	r3, r1, #16
 8003d82:	fb02 3306 	mla	r3, r2, r6, r3
 8003d86:	b289      	uxth	r1, r1
 8003d88:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8003d8c:	4285      	cmp	r5, r0
 8003d8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8003d92:	f84c 1b04 	str.w	r1, [ip], #4
 8003d96:	dcec      	bgt.n	8003d72 <__multadd+0x12>
 8003d98:	b30e      	cbz	r6, 8003dde <__multadd+0x7e>
 8003d9a:	68a3      	ldr	r3, [r4, #8]
 8003d9c:	42ab      	cmp	r3, r5
 8003d9e:	dc19      	bgt.n	8003dd4 <__multadd+0x74>
 8003da0:	6861      	ldr	r1, [r4, #4]
 8003da2:	4638      	mov	r0, r7
 8003da4:	3101      	adds	r1, #1
 8003da6:	f7ff ff79 	bl	8003c9c <_Balloc>
 8003daa:	4680      	mov	r8, r0
 8003dac:	b928      	cbnz	r0, 8003dba <__multadd+0x5a>
 8003dae:	4602      	mov	r2, r0
 8003db0:	21ba      	movs	r1, #186	@ 0xba
 8003db2:	4b0c      	ldr	r3, [pc, #48]	@ (8003de4 <__multadd+0x84>)
 8003db4:	480c      	ldr	r0, [pc, #48]	@ (8003de8 <__multadd+0x88>)
 8003db6:	f001 fcdd 	bl	8005774 <__assert_func>
 8003dba:	6922      	ldr	r2, [r4, #16]
 8003dbc:	f104 010c 	add.w	r1, r4, #12
 8003dc0:	3202      	adds	r2, #2
 8003dc2:	0092      	lsls	r2, r2, #2
 8003dc4:	300c      	adds	r0, #12
 8003dc6:	f001 fcc1 	bl	800574c <memcpy>
 8003dca:	4621      	mov	r1, r4
 8003dcc:	4638      	mov	r0, r7
 8003dce:	f7ff ffa5 	bl	8003d1c <_Bfree>
 8003dd2:	4644      	mov	r4, r8
 8003dd4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8003dd8:	3501      	adds	r5, #1
 8003dda:	615e      	str	r6, [r3, #20]
 8003ddc:	6125      	str	r5, [r4, #16]
 8003dde:	4620      	mov	r0, r4
 8003de0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003de4:	0800654f 	.word	0x0800654f
 8003de8:	08006560 	.word	0x08006560

08003dec <__s2b>:
 8003dec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003df0:	4615      	mov	r5, r2
 8003df2:	2209      	movs	r2, #9
 8003df4:	461f      	mov	r7, r3
 8003df6:	3308      	adds	r3, #8
 8003df8:	460c      	mov	r4, r1
 8003dfa:	fb93 f3f2 	sdiv	r3, r3, r2
 8003dfe:	4606      	mov	r6, r0
 8003e00:	2201      	movs	r2, #1
 8003e02:	2100      	movs	r1, #0
 8003e04:	429a      	cmp	r2, r3
 8003e06:	db09      	blt.n	8003e1c <__s2b+0x30>
 8003e08:	4630      	mov	r0, r6
 8003e0a:	f7ff ff47 	bl	8003c9c <_Balloc>
 8003e0e:	b940      	cbnz	r0, 8003e22 <__s2b+0x36>
 8003e10:	4602      	mov	r2, r0
 8003e12:	21d3      	movs	r1, #211	@ 0xd3
 8003e14:	4b18      	ldr	r3, [pc, #96]	@ (8003e78 <__s2b+0x8c>)
 8003e16:	4819      	ldr	r0, [pc, #100]	@ (8003e7c <__s2b+0x90>)
 8003e18:	f001 fcac 	bl	8005774 <__assert_func>
 8003e1c:	0052      	lsls	r2, r2, #1
 8003e1e:	3101      	adds	r1, #1
 8003e20:	e7f0      	b.n	8003e04 <__s2b+0x18>
 8003e22:	9b08      	ldr	r3, [sp, #32]
 8003e24:	2d09      	cmp	r5, #9
 8003e26:	6143      	str	r3, [r0, #20]
 8003e28:	f04f 0301 	mov.w	r3, #1
 8003e2c:	6103      	str	r3, [r0, #16]
 8003e2e:	dd16      	ble.n	8003e5e <__s2b+0x72>
 8003e30:	f104 0909 	add.w	r9, r4, #9
 8003e34:	46c8      	mov	r8, r9
 8003e36:	442c      	add	r4, r5
 8003e38:	f818 3b01 	ldrb.w	r3, [r8], #1
 8003e3c:	4601      	mov	r1, r0
 8003e3e:	220a      	movs	r2, #10
 8003e40:	4630      	mov	r0, r6
 8003e42:	3b30      	subs	r3, #48	@ 0x30
 8003e44:	f7ff ff8c 	bl	8003d60 <__multadd>
 8003e48:	45a0      	cmp	r8, r4
 8003e4a:	d1f5      	bne.n	8003e38 <__s2b+0x4c>
 8003e4c:	f1a5 0408 	sub.w	r4, r5, #8
 8003e50:	444c      	add	r4, r9
 8003e52:	1b2d      	subs	r5, r5, r4
 8003e54:	1963      	adds	r3, r4, r5
 8003e56:	42bb      	cmp	r3, r7
 8003e58:	db04      	blt.n	8003e64 <__s2b+0x78>
 8003e5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e5e:	2509      	movs	r5, #9
 8003e60:	340a      	adds	r4, #10
 8003e62:	e7f6      	b.n	8003e52 <__s2b+0x66>
 8003e64:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003e68:	4601      	mov	r1, r0
 8003e6a:	220a      	movs	r2, #10
 8003e6c:	4630      	mov	r0, r6
 8003e6e:	3b30      	subs	r3, #48	@ 0x30
 8003e70:	f7ff ff76 	bl	8003d60 <__multadd>
 8003e74:	e7ee      	b.n	8003e54 <__s2b+0x68>
 8003e76:	bf00      	nop
 8003e78:	0800654f 	.word	0x0800654f
 8003e7c:	08006560 	.word	0x08006560

08003e80 <__hi0bits>:
 8003e80:	4603      	mov	r3, r0
 8003e82:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8003e86:	bf3a      	itte	cc
 8003e88:	0403      	lslcc	r3, r0, #16
 8003e8a:	2010      	movcc	r0, #16
 8003e8c:	2000      	movcs	r0, #0
 8003e8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e92:	bf3c      	itt	cc
 8003e94:	021b      	lslcc	r3, r3, #8
 8003e96:	3008      	addcc	r0, #8
 8003e98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e9c:	bf3c      	itt	cc
 8003e9e:	011b      	lslcc	r3, r3, #4
 8003ea0:	3004      	addcc	r0, #4
 8003ea2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ea6:	bf3c      	itt	cc
 8003ea8:	009b      	lslcc	r3, r3, #2
 8003eaa:	3002      	addcc	r0, #2
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	db05      	blt.n	8003ebc <__hi0bits+0x3c>
 8003eb0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8003eb4:	f100 0001 	add.w	r0, r0, #1
 8003eb8:	bf08      	it	eq
 8003eba:	2020      	moveq	r0, #32
 8003ebc:	4770      	bx	lr

08003ebe <__lo0bits>:
 8003ebe:	6803      	ldr	r3, [r0, #0]
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	f013 0007 	ands.w	r0, r3, #7
 8003ec6:	d00b      	beq.n	8003ee0 <__lo0bits+0x22>
 8003ec8:	07d9      	lsls	r1, r3, #31
 8003eca:	d421      	bmi.n	8003f10 <__lo0bits+0x52>
 8003ecc:	0798      	lsls	r0, r3, #30
 8003ece:	bf49      	itett	mi
 8003ed0:	085b      	lsrmi	r3, r3, #1
 8003ed2:	089b      	lsrpl	r3, r3, #2
 8003ed4:	2001      	movmi	r0, #1
 8003ed6:	6013      	strmi	r3, [r2, #0]
 8003ed8:	bf5c      	itt	pl
 8003eda:	2002      	movpl	r0, #2
 8003edc:	6013      	strpl	r3, [r2, #0]
 8003ede:	4770      	bx	lr
 8003ee0:	b299      	uxth	r1, r3
 8003ee2:	b909      	cbnz	r1, 8003ee8 <__lo0bits+0x2a>
 8003ee4:	2010      	movs	r0, #16
 8003ee6:	0c1b      	lsrs	r3, r3, #16
 8003ee8:	b2d9      	uxtb	r1, r3
 8003eea:	b909      	cbnz	r1, 8003ef0 <__lo0bits+0x32>
 8003eec:	3008      	adds	r0, #8
 8003eee:	0a1b      	lsrs	r3, r3, #8
 8003ef0:	0719      	lsls	r1, r3, #28
 8003ef2:	bf04      	itt	eq
 8003ef4:	091b      	lsreq	r3, r3, #4
 8003ef6:	3004      	addeq	r0, #4
 8003ef8:	0799      	lsls	r1, r3, #30
 8003efa:	bf04      	itt	eq
 8003efc:	089b      	lsreq	r3, r3, #2
 8003efe:	3002      	addeq	r0, #2
 8003f00:	07d9      	lsls	r1, r3, #31
 8003f02:	d403      	bmi.n	8003f0c <__lo0bits+0x4e>
 8003f04:	085b      	lsrs	r3, r3, #1
 8003f06:	f100 0001 	add.w	r0, r0, #1
 8003f0a:	d003      	beq.n	8003f14 <__lo0bits+0x56>
 8003f0c:	6013      	str	r3, [r2, #0]
 8003f0e:	4770      	bx	lr
 8003f10:	2000      	movs	r0, #0
 8003f12:	4770      	bx	lr
 8003f14:	2020      	movs	r0, #32
 8003f16:	4770      	bx	lr

08003f18 <__i2b>:
 8003f18:	b510      	push	{r4, lr}
 8003f1a:	460c      	mov	r4, r1
 8003f1c:	2101      	movs	r1, #1
 8003f1e:	f7ff febd 	bl	8003c9c <_Balloc>
 8003f22:	4602      	mov	r2, r0
 8003f24:	b928      	cbnz	r0, 8003f32 <__i2b+0x1a>
 8003f26:	f240 1145 	movw	r1, #325	@ 0x145
 8003f2a:	4b04      	ldr	r3, [pc, #16]	@ (8003f3c <__i2b+0x24>)
 8003f2c:	4804      	ldr	r0, [pc, #16]	@ (8003f40 <__i2b+0x28>)
 8003f2e:	f001 fc21 	bl	8005774 <__assert_func>
 8003f32:	2301      	movs	r3, #1
 8003f34:	6144      	str	r4, [r0, #20]
 8003f36:	6103      	str	r3, [r0, #16]
 8003f38:	bd10      	pop	{r4, pc}
 8003f3a:	bf00      	nop
 8003f3c:	0800654f 	.word	0x0800654f
 8003f40:	08006560 	.word	0x08006560

08003f44 <__multiply>:
 8003f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f48:	4617      	mov	r7, r2
 8003f4a:	690a      	ldr	r2, [r1, #16]
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	4689      	mov	r9, r1
 8003f50:	429a      	cmp	r2, r3
 8003f52:	bfa2      	ittt	ge
 8003f54:	463b      	movge	r3, r7
 8003f56:	460f      	movge	r7, r1
 8003f58:	4699      	movge	r9, r3
 8003f5a:	693d      	ldr	r5, [r7, #16]
 8003f5c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	6879      	ldr	r1, [r7, #4]
 8003f64:	eb05 060a 	add.w	r6, r5, sl
 8003f68:	42b3      	cmp	r3, r6
 8003f6a:	b085      	sub	sp, #20
 8003f6c:	bfb8      	it	lt
 8003f6e:	3101      	addlt	r1, #1
 8003f70:	f7ff fe94 	bl	8003c9c <_Balloc>
 8003f74:	b930      	cbnz	r0, 8003f84 <__multiply+0x40>
 8003f76:	4602      	mov	r2, r0
 8003f78:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8003f7c:	4b40      	ldr	r3, [pc, #256]	@ (8004080 <__multiply+0x13c>)
 8003f7e:	4841      	ldr	r0, [pc, #260]	@ (8004084 <__multiply+0x140>)
 8003f80:	f001 fbf8 	bl	8005774 <__assert_func>
 8003f84:	f100 0414 	add.w	r4, r0, #20
 8003f88:	4623      	mov	r3, r4
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8003f90:	4573      	cmp	r3, lr
 8003f92:	d320      	bcc.n	8003fd6 <__multiply+0x92>
 8003f94:	f107 0814 	add.w	r8, r7, #20
 8003f98:	f109 0114 	add.w	r1, r9, #20
 8003f9c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8003fa0:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8003fa4:	9302      	str	r3, [sp, #8]
 8003fa6:	1beb      	subs	r3, r5, r7
 8003fa8:	3b15      	subs	r3, #21
 8003faa:	f023 0303 	bic.w	r3, r3, #3
 8003fae:	3304      	adds	r3, #4
 8003fb0:	3715      	adds	r7, #21
 8003fb2:	42bd      	cmp	r5, r7
 8003fb4:	bf38      	it	cc
 8003fb6:	2304      	movcc	r3, #4
 8003fb8:	9301      	str	r3, [sp, #4]
 8003fba:	9b02      	ldr	r3, [sp, #8]
 8003fbc:	9103      	str	r1, [sp, #12]
 8003fbe:	428b      	cmp	r3, r1
 8003fc0:	d80c      	bhi.n	8003fdc <__multiply+0x98>
 8003fc2:	2e00      	cmp	r6, #0
 8003fc4:	dd03      	ble.n	8003fce <__multiply+0x8a>
 8003fc6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d055      	beq.n	800407a <__multiply+0x136>
 8003fce:	6106      	str	r6, [r0, #16]
 8003fd0:	b005      	add	sp, #20
 8003fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fd6:	f843 2b04 	str.w	r2, [r3], #4
 8003fda:	e7d9      	b.n	8003f90 <__multiply+0x4c>
 8003fdc:	f8b1 a000 	ldrh.w	sl, [r1]
 8003fe0:	f1ba 0f00 	cmp.w	sl, #0
 8003fe4:	d01f      	beq.n	8004026 <__multiply+0xe2>
 8003fe6:	46c4      	mov	ip, r8
 8003fe8:	46a1      	mov	r9, r4
 8003fea:	2700      	movs	r7, #0
 8003fec:	f85c 2b04 	ldr.w	r2, [ip], #4
 8003ff0:	f8d9 3000 	ldr.w	r3, [r9]
 8003ff4:	fa1f fb82 	uxth.w	fp, r2
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	fb0a 330b 	mla	r3, sl, fp, r3
 8003ffe:	443b      	add	r3, r7
 8004000:	f8d9 7000 	ldr.w	r7, [r9]
 8004004:	0c12      	lsrs	r2, r2, #16
 8004006:	0c3f      	lsrs	r7, r7, #16
 8004008:	fb0a 7202 	mla	r2, sl, r2, r7
 800400c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8004010:	b29b      	uxth	r3, r3
 8004012:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004016:	4565      	cmp	r5, ip
 8004018:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800401c:	f849 3b04 	str.w	r3, [r9], #4
 8004020:	d8e4      	bhi.n	8003fec <__multiply+0xa8>
 8004022:	9b01      	ldr	r3, [sp, #4]
 8004024:	50e7      	str	r7, [r4, r3]
 8004026:	9b03      	ldr	r3, [sp, #12]
 8004028:	3104      	adds	r1, #4
 800402a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800402e:	f1b9 0f00 	cmp.w	r9, #0
 8004032:	d020      	beq.n	8004076 <__multiply+0x132>
 8004034:	4647      	mov	r7, r8
 8004036:	46a4      	mov	ip, r4
 8004038:	f04f 0a00 	mov.w	sl, #0
 800403c:	6823      	ldr	r3, [r4, #0]
 800403e:	f8b7 b000 	ldrh.w	fp, [r7]
 8004042:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8004046:	b29b      	uxth	r3, r3
 8004048:	fb09 220b 	mla	r2, r9, fp, r2
 800404c:	4452      	add	r2, sl
 800404e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004052:	f84c 3b04 	str.w	r3, [ip], #4
 8004056:	f857 3b04 	ldr.w	r3, [r7], #4
 800405a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800405e:	f8bc 3000 	ldrh.w	r3, [ip]
 8004062:	42bd      	cmp	r5, r7
 8004064:	fb09 330a 	mla	r3, r9, sl, r3
 8004068:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800406c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004070:	d8e5      	bhi.n	800403e <__multiply+0xfa>
 8004072:	9a01      	ldr	r2, [sp, #4]
 8004074:	50a3      	str	r3, [r4, r2]
 8004076:	3404      	adds	r4, #4
 8004078:	e79f      	b.n	8003fba <__multiply+0x76>
 800407a:	3e01      	subs	r6, #1
 800407c:	e7a1      	b.n	8003fc2 <__multiply+0x7e>
 800407e:	bf00      	nop
 8004080:	0800654f 	.word	0x0800654f
 8004084:	08006560 	.word	0x08006560

08004088 <__pow5mult>:
 8004088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800408c:	4615      	mov	r5, r2
 800408e:	f012 0203 	ands.w	r2, r2, #3
 8004092:	4607      	mov	r7, r0
 8004094:	460e      	mov	r6, r1
 8004096:	d007      	beq.n	80040a8 <__pow5mult+0x20>
 8004098:	4c25      	ldr	r4, [pc, #148]	@ (8004130 <__pow5mult+0xa8>)
 800409a:	3a01      	subs	r2, #1
 800409c:	2300      	movs	r3, #0
 800409e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80040a2:	f7ff fe5d 	bl	8003d60 <__multadd>
 80040a6:	4606      	mov	r6, r0
 80040a8:	10ad      	asrs	r5, r5, #2
 80040aa:	d03d      	beq.n	8004128 <__pow5mult+0xa0>
 80040ac:	69fc      	ldr	r4, [r7, #28]
 80040ae:	b97c      	cbnz	r4, 80040d0 <__pow5mult+0x48>
 80040b0:	2010      	movs	r0, #16
 80040b2:	f7ff fd3d 	bl	8003b30 <malloc>
 80040b6:	4602      	mov	r2, r0
 80040b8:	61f8      	str	r0, [r7, #28]
 80040ba:	b928      	cbnz	r0, 80040c8 <__pow5mult+0x40>
 80040bc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80040c0:	4b1c      	ldr	r3, [pc, #112]	@ (8004134 <__pow5mult+0xac>)
 80040c2:	481d      	ldr	r0, [pc, #116]	@ (8004138 <__pow5mult+0xb0>)
 80040c4:	f001 fb56 	bl	8005774 <__assert_func>
 80040c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80040cc:	6004      	str	r4, [r0, #0]
 80040ce:	60c4      	str	r4, [r0, #12]
 80040d0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80040d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80040d8:	b94c      	cbnz	r4, 80040ee <__pow5mult+0x66>
 80040da:	f240 2171 	movw	r1, #625	@ 0x271
 80040de:	4638      	mov	r0, r7
 80040e0:	f7ff ff1a 	bl	8003f18 <__i2b>
 80040e4:	2300      	movs	r3, #0
 80040e6:	4604      	mov	r4, r0
 80040e8:	f8c8 0008 	str.w	r0, [r8, #8]
 80040ec:	6003      	str	r3, [r0, #0]
 80040ee:	f04f 0900 	mov.w	r9, #0
 80040f2:	07eb      	lsls	r3, r5, #31
 80040f4:	d50a      	bpl.n	800410c <__pow5mult+0x84>
 80040f6:	4631      	mov	r1, r6
 80040f8:	4622      	mov	r2, r4
 80040fa:	4638      	mov	r0, r7
 80040fc:	f7ff ff22 	bl	8003f44 <__multiply>
 8004100:	4680      	mov	r8, r0
 8004102:	4631      	mov	r1, r6
 8004104:	4638      	mov	r0, r7
 8004106:	f7ff fe09 	bl	8003d1c <_Bfree>
 800410a:	4646      	mov	r6, r8
 800410c:	106d      	asrs	r5, r5, #1
 800410e:	d00b      	beq.n	8004128 <__pow5mult+0xa0>
 8004110:	6820      	ldr	r0, [r4, #0]
 8004112:	b938      	cbnz	r0, 8004124 <__pow5mult+0x9c>
 8004114:	4622      	mov	r2, r4
 8004116:	4621      	mov	r1, r4
 8004118:	4638      	mov	r0, r7
 800411a:	f7ff ff13 	bl	8003f44 <__multiply>
 800411e:	6020      	str	r0, [r4, #0]
 8004120:	f8c0 9000 	str.w	r9, [r0]
 8004124:	4604      	mov	r4, r0
 8004126:	e7e4      	b.n	80040f2 <__pow5mult+0x6a>
 8004128:	4630      	mov	r0, r6
 800412a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800412e:	bf00      	nop
 8004130:	08006670 	.word	0x08006670
 8004134:	080064e0 	.word	0x080064e0
 8004138:	08006560 	.word	0x08006560

0800413c <__lshift>:
 800413c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004140:	460c      	mov	r4, r1
 8004142:	4607      	mov	r7, r0
 8004144:	4691      	mov	r9, r2
 8004146:	6923      	ldr	r3, [r4, #16]
 8004148:	6849      	ldr	r1, [r1, #4]
 800414a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800414e:	68a3      	ldr	r3, [r4, #8]
 8004150:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004154:	f108 0601 	add.w	r6, r8, #1
 8004158:	42b3      	cmp	r3, r6
 800415a:	db0b      	blt.n	8004174 <__lshift+0x38>
 800415c:	4638      	mov	r0, r7
 800415e:	f7ff fd9d 	bl	8003c9c <_Balloc>
 8004162:	4605      	mov	r5, r0
 8004164:	b948      	cbnz	r0, 800417a <__lshift+0x3e>
 8004166:	4602      	mov	r2, r0
 8004168:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800416c:	4b27      	ldr	r3, [pc, #156]	@ (800420c <__lshift+0xd0>)
 800416e:	4828      	ldr	r0, [pc, #160]	@ (8004210 <__lshift+0xd4>)
 8004170:	f001 fb00 	bl	8005774 <__assert_func>
 8004174:	3101      	adds	r1, #1
 8004176:	005b      	lsls	r3, r3, #1
 8004178:	e7ee      	b.n	8004158 <__lshift+0x1c>
 800417a:	2300      	movs	r3, #0
 800417c:	f100 0114 	add.w	r1, r0, #20
 8004180:	f100 0210 	add.w	r2, r0, #16
 8004184:	4618      	mov	r0, r3
 8004186:	4553      	cmp	r3, sl
 8004188:	db33      	blt.n	80041f2 <__lshift+0xb6>
 800418a:	6920      	ldr	r0, [r4, #16]
 800418c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004190:	f104 0314 	add.w	r3, r4, #20
 8004194:	f019 091f 	ands.w	r9, r9, #31
 8004198:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800419c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80041a0:	d02b      	beq.n	80041fa <__lshift+0xbe>
 80041a2:	468a      	mov	sl, r1
 80041a4:	2200      	movs	r2, #0
 80041a6:	f1c9 0e20 	rsb	lr, r9, #32
 80041aa:	6818      	ldr	r0, [r3, #0]
 80041ac:	fa00 f009 	lsl.w	r0, r0, r9
 80041b0:	4310      	orrs	r0, r2
 80041b2:	f84a 0b04 	str.w	r0, [sl], #4
 80041b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80041ba:	459c      	cmp	ip, r3
 80041bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80041c0:	d8f3      	bhi.n	80041aa <__lshift+0x6e>
 80041c2:	ebac 0304 	sub.w	r3, ip, r4
 80041c6:	3b15      	subs	r3, #21
 80041c8:	f023 0303 	bic.w	r3, r3, #3
 80041cc:	3304      	adds	r3, #4
 80041ce:	f104 0015 	add.w	r0, r4, #21
 80041d2:	4560      	cmp	r0, ip
 80041d4:	bf88      	it	hi
 80041d6:	2304      	movhi	r3, #4
 80041d8:	50ca      	str	r2, [r1, r3]
 80041da:	b10a      	cbz	r2, 80041e0 <__lshift+0xa4>
 80041dc:	f108 0602 	add.w	r6, r8, #2
 80041e0:	3e01      	subs	r6, #1
 80041e2:	4638      	mov	r0, r7
 80041e4:	4621      	mov	r1, r4
 80041e6:	612e      	str	r6, [r5, #16]
 80041e8:	f7ff fd98 	bl	8003d1c <_Bfree>
 80041ec:	4628      	mov	r0, r5
 80041ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80041f6:	3301      	adds	r3, #1
 80041f8:	e7c5      	b.n	8004186 <__lshift+0x4a>
 80041fa:	3904      	subs	r1, #4
 80041fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8004200:	459c      	cmp	ip, r3
 8004202:	f841 2f04 	str.w	r2, [r1, #4]!
 8004206:	d8f9      	bhi.n	80041fc <__lshift+0xc0>
 8004208:	e7ea      	b.n	80041e0 <__lshift+0xa4>
 800420a:	bf00      	nop
 800420c:	0800654f 	.word	0x0800654f
 8004210:	08006560 	.word	0x08006560

08004214 <__mcmp>:
 8004214:	4603      	mov	r3, r0
 8004216:	690a      	ldr	r2, [r1, #16]
 8004218:	6900      	ldr	r0, [r0, #16]
 800421a:	b530      	push	{r4, r5, lr}
 800421c:	1a80      	subs	r0, r0, r2
 800421e:	d10e      	bne.n	800423e <__mcmp+0x2a>
 8004220:	3314      	adds	r3, #20
 8004222:	3114      	adds	r1, #20
 8004224:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004228:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800422c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004230:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004234:	4295      	cmp	r5, r2
 8004236:	d003      	beq.n	8004240 <__mcmp+0x2c>
 8004238:	d205      	bcs.n	8004246 <__mcmp+0x32>
 800423a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800423e:	bd30      	pop	{r4, r5, pc}
 8004240:	42a3      	cmp	r3, r4
 8004242:	d3f3      	bcc.n	800422c <__mcmp+0x18>
 8004244:	e7fb      	b.n	800423e <__mcmp+0x2a>
 8004246:	2001      	movs	r0, #1
 8004248:	e7f9      	b.n	800423e <__mcmp+0x2a>
	...

0800424c <__mdiff>:
 800424c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004250:	4689      	mov	r9, r1
 8004252:	4606      	mov	r6, r0
 8004254:	4611      	mov	r1, r2
 8004256:	4648      	mov	r0, r9
 8004258:	4614      	mov	r4, r2
 800425a:	f7ff ffdb 	bl	8004214 <__mcmp>
 800425e:	1e05      	subs	r5, r0, #0
 8004260:	d112      	bne.n	8004288 <__mdiff+0x3c>
 8004262:	4629      	mov	r1, r5
 8004264:	4630      	mov	r0, r6
 8004266:	f7ff fd19 	bl	8003c9c <_Balloc>
 800426a:	4602      	mov	r2, r0
 800426c:	b928      	cbnz	r0, 800427a <__mdiff+0x2e>
 800426e:	f240 2137 	movw	r1, #567	@ 0x237
 8004272:	4b3e      	ldr	r3, [pc, #248]	@ (800436c <__mdiff+0x120>)
 8004274:	483e      	ldr	r0, [pc, #248]	@ (8004370 <__mdiff+0x124>)
 8004276:	f001 fa7d 	bl	8005774 <__assert_func>
 800427a:	2301      	movs	r3, #1
 800427c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004280:	4610      	mov	r0, r2
 8004282:	b003      	add	sp, #12
 8004284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004288:	bfbc      	itt	lt
 800428a:	464b      	movlt	r3, r9
 800428c:	46a1      	movlt	r9, r4
 800428e:	4630      	mov	r0, r6
 8004290:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8004294:	bfba      	itte	lt
 8004296:	461c      	movlt	r4, r3
 8004298:	2501      	movlt	r5, #1
 800429a:	2500      	movge	r5, #0
 800429c:	f7ff fcfe 	bl	8003c9c <_Balloc>
 80042a0:	4602      	mov	r2, r0
 80042a2:	b918      	cbnz	r0, 80042ac <__mdiff+0x60>
 80042a4:	f240 2145 	movw	r1, #581	@ 0x245
 80042a8:	4b30      	ldr	r3, [pc, #192]	@ (800436c <__mdiff+0x120>)
 80042aa:	e7e3      	b.n	8004274 <__mdiff+0x28>
 80042ac:	f100 0b14 	add.w	fp, r0, #20
 80042b0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80042b4:	f109 0310 	add.w	r3, r9, #16
 80042b8:	60c5      	str	r5, [r0, #12]
 80042ba:	f04f 0c00 	mov.w	ip, #0
 80042be:	f109 0514 	add.w	r5, r9, #20
 80042c2:	46d9      	mov	r9, fp
 80042c4:	6926      	ldr	r6, [r4, #16]
 80042c6:	f104 0e14 	add.w	lr, r4, #20
 80042ca:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80042ce:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80042d2:	9301      	str	r3, [sp, #4]
 80042d4:	9b01      	ldr	r3, [sp, #4]
 80042d6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80042da:	f853 af04 	ldr.w	sl, [r3, #4]!
 80042de:	b281      	uxth	r1, r0
 80042e0:	9301      	str	r3, [sp, #4]
 80042e2:	fa1f f38a 	uxth.w	r3, sl
 80042e6:	1a5b      	subs	r3, r3, r1
 80042e8:	0c00      	lsrs	r0, r0, #16
 80042ea:	4463      	add	r3, ip
 80042ec:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80042f0:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80042fa:	4576      	cmp	r6, lr
 80042fc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004300:	f849 3b04 	str.w	r3, [r9], #4
 8004304:	d8e6      	bhi.n	80042d4 <__mdiff+0x88>
 8004306:	1b33      	subs	r3, r6, r4
 8004308:	3b15      	subs	r3, #21
 800430a:	f023 0303 	bic.w	r3, r3, #3
 800430e:	3415      	adds	r4, #21
 8004310:	3304      	adds	r3, #4
 8004312:	42a6      	cmp	r6, r4
 8004314:	bf38      	it	cc
 8004316:	2304      	movcc	r3, #4
 8004318:	441d      	add	r5, r3
 800431a:	445b      	add	r3, fp
 800431c:	461e      	mov	r6, r3
 800431e:	462c      	mov	r4, r5
 8004320:	4544      	cmp	r4, r8
 8004322:	d30e      	bcc.n	8004342 <__mdiff+0xf6>
 8004324:	f108 0103 	add.w	r1, r8, #3
 8004328:	1b49      	subs	r1, r1, r5
 800432a:	f021 0103 	bic.w	r1, r1, #3
 800432e:	3d03      	subs	r5, #3
 8004330:	45a8      	cmp	r8, r5
 8004332:	bf38      	it	cc
 8004334:	2100      	movcc	r1, #0
 8004336:	440b      	add	r3, r1
 8004338:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800433c:	b199      	cbz	r1, 8004366 <__mdiff+0x11a>
 800433e:	6117      	str	r7, [r2, #16]
 8004340:	e79e      	b.n	8004280 <__mdiff+0x34>
 8004342:	46e6      	mov	lr, ip
 8004344:	f854 1b04 	ldr.w	r1, [r4], #4
 8004348:	fa1f fc81 	uxth.w	ip, r1
 800434c:	44f4      	add	ip, lr
 800434e:	0c08      	lsrs	r0, r1, #16
 8004350:	4471      	add	r1, lr
 8004352:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8004356:	b289      	uxth	r1, r1
 8004358:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800435c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004360:	f846 1b04 	str.w	r1, [r6], #4
 8004364:	e7dc      	b.n	8004320 <__mdiff+0xd4>
 8004366:	3f01      	subs	r7, #1
 8004368:	e7e6      	b.n	8004338 <__mdiff+0xec>
 800436a:	bf00      	nop
 800436c:	0800654f 	.word	0x0800654f
 8004370:	08006560 	.word	0x08006560

08004374 <__ulp>:
 8004374:	4b0e      	ldr	r3, [pc, #56]	@ (80043b0 <__ulp+0x3c>)
 8004376:	400b      	ands	r3, r1
 8004378:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800437c:	2b00      	cmp	r3, #0
 800437e:	dc08      	bgt.n	8004392 <__ulp+0x1e>
 8004380:	425b      	negs	r3, r3
 8004382:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8004386:	ea4f 5223 	mov.w	r2, r3, asr #20
 800438a:	da04      	bge.n	8004396 <__ulp+0x22>
 800438c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004390:	4113      	asrs	r3, r2
 8004392:	2200      	movs	r2, #0
 8004394:	e008      	b.n	80043a8 <__ulp+0x34>
 8004396:	f1a2 0314 	sub.w	r3, r2, #20
 800439a:	2b1e      	cmp	r3, #30
 800439c:	bfd6      	itet	le
 800439e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80043a2:	2201      	movgt	r2, #1
 80043a4:	40da      	lsrle	r2, r3
 80043a6:	2300      	movs	r3, #0
 80043a8:	4619      	mov	r1, r3
 80043aa:	4610      	mov	r0, r2
 80043ac:	4770      	bx	lr
 80043ae:	bf00      	nop
 80043b0:	7ff00000 	.word	0x7ff00000

080043b4 <__b2d>:
 80043b4:	6902      	ldr	r2, [r0, #16]
 80043b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043b8:	f100 0614 	add.w	r6, r0, #20
 80043bc:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80043c0:	f852 4c04 	ldr.w	r4, [r2, #-4]
 80043c4:	4f1e      	ldr	r7, [pc, #120]	@ (8004440 <__b2d+0x8c>)
 80043c6:	4620      	mov	r0, r4
 80043c8:	f7ff fd5a 	bl	8003e80 <__hi0bits>
 80043cc:	4603      	mov	r3, r0
 80043ce:	f1c0 0020 	rsb	r0, r0, #32
 80043d2:	2b0a      	cmp	r3, #10
 80043d4:	f1a2 0504 	sub.w	r5, r2, #4
 80043d8:	6008      	str	r0, [r1, #0]
 80043da:	dc12      	bgt.n	8004402 <__b2d+0x4e>
 80043dc:	42ae      	cmp	r6, r5
 80043de:	bf2c      	ite	cs
 80043e0:	2200      	movcs	r2, #0
 80043e2:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80043e6:	f1c3 0c0b 	rsb	ip, r3, #11
 80043ea:	3315      	adds	r3, #21
 80043ec:	fa24 fe0c 	lsr.w	lr, r4, ip
 80043f0:	fa04 f303 	lsl.w	r3, r4, r3
 80043f4:	fa22 f20c 	lsr.w	r2, r2, ip
 80043f8:	ea4e 0107 	orr.w	r1, lr, r7
 80043fc:	431a      	orrs	r2, r3
 80043fe:	4610      	mov	r0, r2
 8004400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004402:	42ae      	cmp	r6, r5
 8004404:	bf36      	itet	cc
 8004406:	f1a2 0508 	subcc.w	r5, r2, #8
 800440a:	2200      	movcs	r2, #0
 800440c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8004410:	3b0b      	subs	r3, #11
 8004412:	d012      	beq.n	800443a <__b2d+0x86>
 8004414:	f1c3 0720 	rsb	r7, r3, #32
 8004418:	fa22 f107 	lsr.w	r1, r2, r7
 800441c:	409c      	lsls	r4, r3
 800441e:	430c      	orrs	r4, r1
 8004420:	42b5      	cmp	r5, r6
 8004422:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8004426:	bf94      	ite	ls
 8004428:	2400      	movls	r4, #0
 800442a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800442e:	409a      	lsls	r2, r3
 8004430:	40fc      	lsrs	r4, r7
 8004432:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8004436:	4322      	orrs	r2, r4
 8004438:	e7e1      	b.n	80043fe <__b2d+0x4a>
 800443a:	ea44 0107 	orr.w	r1, r4, r7
 800443e:	e7de      	b.n	80043fe <__b2d+0x4a>
 8004440:	3ff00000 	.word	0x3ff00000

08004444 <__d2b>:
 8004444:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8004448:	2101      	movs	r1, #1
 800444a:	4690      	mov	r8, r2
 800444c:	4699      	mov	r9, r3
 800444e:	9e08      	ldr	r6, [sp, #32]
 8004450:	f7ff fc24 	bl	8003c9c <_Balloc>
 8004454:	4604      	mov	r4, r0
 8004456:	b930      	cbnz	r0, 8004466 <__d2b+0x22>
 8004458:	4602      	mov	r2, r0
 800445a:	f240 310f 	movw	r1, #783	@ 0x30f
 800445e:	4b23      	ldr	r3, [pc, #140]	@ (80044ec <__d2b+0xa8>)
 8004460:	4823      	ldr	r0, [pc, #140]	@ (80044f0 <__d2b+0xac>)
 8004462:	f001 f987 	bl	8005774 <__assert_func>
 8004466:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800446a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800446e:	b10d      	cbz	r5, 8004474 <__d2b+0x30>
 8004470:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004474:	9301      	str	r3, [sp, #4]
 8004476:	f1b8 0300 	subs.w	r3, r8, #0
 800447a:	d024      	beq.n	80044c6 <__d2b+0x82>
 800447c:	4668      	mov	r0, sp
 800447e:	9300      	str	r3, [sp, #0]
 8004480:	f7ff fd1d 	bl	8003ebe <__lo0bits>
 8004484:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004488:	b1d8      	cbz	r0, 80044c2 <__d2b+0x7e>
 800448a:	f1c0 0320 	rsb	r3, r0, #32
 800448e:	fa02 f303 	lsl.w	r3, r2, r3
 8004492:	430b      	orrs	r3, r1
 8004494:	40c2      	lsrs	r2, r0
 8004496:	6163      	str	r3, [r4, #20]
 8004498:	9201      	str	r2, [sp, #4]
 800449a:	9b01      	ldr	r3, [sp, #4]
 800449c:	2b00      	cmp	r3, #0
 800449e:	bf0c      	ite	eq
 80044a0:	2201      	moveq	r2, #1
 80044a2:	2202      	movne	r2, #2
 80044a4:	61a3      	str	r3, [r4, #24]
 80044a6:	6122      	str	r2, [r4, #16]
 80044a8:	b1ad      	cbz	r5, 80044d6 <__d2b+0x92>
 80044aa:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80044ae:	4405      	add	r5, r0
 80044b0:	6035      	str	r5, [r6, #0]
 80044b2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80044b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80044b8:	6018      	str	r0, [r3, #0]
 80044ba:	4620      	mov	r0, r4
 80044bc:	b002      	add	sp, #8
 80044be:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80044c2:	6161      	str	r1, [r4, #20]
 80044c4:	e7e9      	b.n	800449a <__d2b+0x56>
 80044c6:	a801      	add	r0, sp, #4
 80044c8:	f7ff fcf9 	bl	8003ebe <__lo0bits>
 80044cc:	9b01      	ldr	r3, [sp, #4]
 80044ce:	2201      	movs	r2, #1
 80044d0:	6163      	str	r3, [r4, #20]
 80044d2:	3020      	adds	r0, #32
 80044d4:	e7e7      	b.n	80044a6 <__d2b+0x62>
 80044d6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80044da:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80044de:	6030      	str	r0, [r6, #0]
 80044e0:	6918      	ldr	r0, [r3, #16]
 80044e2:	f7ff fccd 	bl	8003e80 <__hi0bits>
 80044e6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80044ea:	e7e4      	b.n	80044b6 <__d2b+0x72>
 80044ec:	0800654f 	.word	0x0800654f
 80044f0:	08006560 	.word	0x08006560

080044f4 <__ratio>:
 80044f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044f8:	b085      	sub	sp, #20
 80044fa:	e9cd 1000 	strd	r1, r0, [sp]
 80044fe:	a902      	add	r1, sp, #8
 8004500:	f7ff ff58 	bl	80043b4 <__b2d>
 8004504:	468b      	mov	fp, r1
 8004506:	4606      	mov	r6, r0
 8004508:	460f      	mov	r7, r1
 800450a:	9800      	ldr	r0, [sp, #0]
 800450c:	a903      	add	r1, sp, #12
 800450e:	f7ff ff51 	bl	80043b4 <__b2d>
 8004512:	460d      	mov	r5, r1
 8004514:	9b01      	ldr	r3, [sp, #4]
 8004516:	4689      	mov	r9, r1
 8004518:	6919      	ldr	r1, [r3, #16]
 800451a:	9b00      	ldr	r3, [sp, #0]
 800451c:	4604      	mov	r4, r0
 800451e:	691b      	ldr	r3, [r3, #16]
 8004520:	4630      	mov	r0, r6
 8004522:	1ac9      	subs	r1, r1, r3
 8004524:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8004528:	1a9b      	subs	r3, r3, r2
 800452a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800452e:	2b00      	cmp	r3, #0
 8004530:	bfcd      	iteet	gt
 8004532:	463a      	movgt	r2, r7
 8004534:	462a      	movle	r2, r5
 8004536:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800453a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800453e:	bfd8      	it	le
 8004540:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8004544:	464b      	mov	r3, r9
 8004546:	4622      	mov	r2, r4
 8004548:	4659      	mov	r1, fp
 800454a:	f7fc f9a3 	bl	8000894 <__aeabi_ddiv>
 800454e:	b005      	add	sp, #20
 8004550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004554 <__copybits>:
 8004554:	3901      	subs	r1, #1
 8004556:	b570      	push	{r4, r5, r6, lr}
 8004558:	1149      	asrs	r1, r1, #5
 800455a:	6914      	ldr	r4, [r2, #16]
 800455c:	3101      	adds	r1, #1
 800455e:	f102 0314 	add.w	r3, r2, #20
 8004562:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8004566:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800456a:	1f05      	subs	r5, r0, #4
 800456c:	42a3      	cmp	r3, r4
 800456e:	d30c      	bcc.n	800458a <__copybits+0x36>
 8004570:	1aa3      	subs	r3, r4, r2
 8004572:	3b11      	subs	r3, #17
 8004574:	f023 0303 	bic.w	r3, r3, #3
 8004578:	3211      	adds	r2, #17
 800457a:	42a2      	cmp	r2, r4
 800457c:	bf88      	it	hi
 800457e:	2300      	movhi	r3, #0
 8004580:	4418      	add	r0, r3
 8004582:	2300      	movs	r3, #0
 8004584:	4288      	cmp	r0, r1
 8004586:	d305      	bcc.n	8004594 <__copybits+0x40>
 8004588:	bd70      	pop	{r4, r5, r6, pc}
 800458a:	f853 6b04 	ldr.w	r6, [r3], #4
 800458e:	f845 6f04 	str.w	r6, [r5, #4]!
 8004592:	e7eb      	b.n	800456c <__copybits+0x18>
 8004594:	f840 3b04 	str.w	r3, [r0], #4
 8004598:	e7f4      	b.n	8004584 <__copybits+0x30>

0800459a <__any_on>:
 800459a:	f100 0214 	add.w	r2, r0, #20
 800459e:	6900      	ldr	r0, [r0, #16]
 80045a0:	114b      	asrs	r3, r1, #5
 80045a2:	4298      	cmp	r0, r3
 80045a4:	b510      	push	{r4, lr}
 80045a6:	db11      	blt.n	80045cc <__any_on+0x32>
 80045a8:	dd0a      	ble.n	80045c0 <__any_on+0x26>
 80045aa:	f011 011f 	ands.w	r1, r1, #31
 80045ae:	d007      	beq.n	80045c0 <__any_on+0x26>
 80045b0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80045b4:	fa24 f001 	lsr.w	r0, r4, r1
 80045b8:	fa00 f101 	lsl.w	r1, r0, r1
 80045bc:	428c      	cmp	r4, r1
 80045be:	d10b      	bne.n	80045d8 <__any_on+0x3e>
 80045c0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d803      	bhi.n	80045d0 <__any_on+0x36>
 80045c8:	2000      	movs	r0, #0
 80045ca:	bd10      	pop	{r4, pc}
 80045cc:	4603      	mov	r3, r0
 80045ce:	e7f7      	b.n	80045c0 <__any_on+0x26>
 80045d0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80045d4:	2900      	cmp	r1, #0
 80045d6:	d0f5      	beq.n	80045c4 <__any_on+0x2a>
 80045d8:	2001      	movs	r0, #1
 80045da:	e7f6      	b.n	80045ca <__any_on+0x30>

080045dc <sulp>:
 80045dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045e0:	460f      	mov	r7, r1
 80045e2:	4690      	mov	r8, r2
 80045e4:	f7ff fec6 	bl	8004374 <__ulp>
 80045e8:	4604      	mov	r4, r0
 80045ea:	460d      	mov	r5, r1
 80045ec:	f1b8 0f00 	cmp.w	r8, #0
 80045f0:	d011      	beq.n	8004616 <sulp+0x3a>
 80045f2:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80045f6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	dd0b      	ble.n	8004616 <sulp+0x3a>
 80045fe:	2400      	movs	r4, #0
 8004600:	051b      	lsls	r3, r3, #20
 8004602:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8004606:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800460a:	4622      	mov	r2, r4
 800460c:	462b      	mov	r3, r5
 800460e:	f7fc f817 	bl	8000640 <__aeabi_dmul>
 8004612:	4604      	mov	r4, r0
 8004614:	460d      	mov	r5, r1
 8004616:	4620      	mov	r0, r4
 8004618:	4629      	mov	r1, r5
 800461a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08004620 <_strtod_l>:
 8004620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004624:	b09f      	sub	sp, #124	@ 0x7c
 8004626:	9217      	str	r2, [sp, #92]	@ 0x5c
 8004628:	2200      	movs	r2, #0
 800462a:	460c      	mov	r4, r1
 800462c:	921a      	str	r2, [sp, #104]	@ 0x68
 800462e:	f04f 0a00 	mov.w	sl, #0
 8004632:	f04f 0b00 	mov.w	fp, #0
 8004636:	460a      	mov	r2, r1
 8004638:	9005      	str	r0, [sp, #20]
 800463a:	9219      	str	r2, [sp, #100]	@ 0x64
 800463c:	7811      	ldrb	r1, [r2, #0]
 800463e:	292b      	cmp	r1, #43	@ 0x2b
 8004640:	d048      	beq.n	80046d4 <_strtod_l+0xb4>
 8004642:	d836      	bhi.n	80046b2 <_strtod_l+0x92>
 8004644:	290d      	cmp	r1, #13
 8004646:	d830      	bhi.n	80046aa <_strtod_l+0x8a>
 8004648:	2908      	cmp	r1, #8
 800464a:	d830      	bhi.n	80046ae <_strtod_l+0x8e>
 800464c:	2900      	cmp	r1, #0
 800464e:	d039      	beq.n	80046c4 <_strtod_l+0xa4>
 8004650:	2200      	movs	r2, #0
 8004652:	920e      	str	r2, [sp, #56]	@ 0x38
 8004654:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8004656:	782a      	ldrb	r2, [r5, #0]
 8004658:	2a30      	cmp	r2, #48	@ 0x30
 800465a:	f040 80b0 	bne.w	80047be <_strtod_l+0x19e>
 800465e:	786a      	ldrb	r2, [r5, #1]
 8004660:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004664:	2a58      	cmp	r2, #88	@ 0x58
 8004666:	d16c      	bne.n	8004742 <_strtod_l+0x122>
 8004668:	9302      	str	r3, [sp, #8]
 800466a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800466c:	4a8f      	ldr	r2, [pc, #572]	@ (80048ac <_strtod_l+0x28c>)
 800466e:	9301      	str	r3, [sp, #4]
 8004670:	ab1a      	add	r3, sp, #104	@ 0x68
 8004672:	9300      	str	r3, [sp, #0]
 8004674:	9805      	ldr	r0, [sp, #20]
 8004676:	ab1b      	add	r3, sp, #108	@ 0x6c
 8004678:	a919      	add	r1, sp, #100	@ 0x64
 800467a:	f001 f915 	bl	80058a8 <__gethex>
 800467e:	f010 060f 	ands.w	r6, r0, #15
 8004682:	4604      	mov	r4, r0
 8004684:	d005      	beq.n	8004692 <_strtod_l+0x72>
 8004686:	2e06      	cmp	r6, #6
 8004688:	d126      	bne.n	80046d8 <_strtod_l+0xb8>
 800468a:	2300      	movs	r3, #0
 800468c:	3501      	adds	r5, #1
 800468e:	9519      	str	r5, [sp, #100]	@ 0x64
 8004690:	930e      	str	r3, [sp, #56]	@ 0x38
 8004692:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004694:	2b00      	cmp	r3, #0
 8004696:	f040 8582 	bne.w	800519e <_strtod_l+0xb7e>
 800469a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800469c:	b1bb      	cbz	r3, 80046ce <_strtod_l+0xae>
 800469e:	4650      	mov	r0, sl
 80046a0:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80046a4:	b01f      	add	sp, #124	@ 0x7c
 80046a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046aa:	2920      	cmp	r1, #32
 80046ac:	d1d0      	bne.n	8004650 <_strtod_l+0x30>
 80046ae:	3201      	adds	r2, #1
 80046b0:	e7c3      	b.n	800463a <_strtod_l+0x1a>
 80046b2:	292d      	cmp	r1, #45	@ 0x2d
 80046b4:	d1cc      	bne.n	8004650 <_strtod_l+0x30>
 80046b6:	2101      	movs	r1, #1
 80046b8:	910e      	str	r1, [sp, #56]	@ 0x38
 80046ba:	1c51      	adds	r1, r2, #1
 80046bc:	9119      	str	r1, [sp, #100]	@ 0x64
 80046be:	7852      	ldrb	r2, [r2, #1]
 80046c0:	2a00      	cmp	r2, #0
 80046c2:	d1c7      	bne.n	8004654 <_strtod_l+0x34>
 80046c4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80046c6:	9419      	str	r4, [sp, #100]	@ 0x64
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	f040 8566 	bne.w	800519a <_strtod_l+0xb7a>
 80046ce:	4650      	mov	r0, sl
 80046d0:	4659      	mov	r1, fp
 80046d2:	e7e7      	b.n	80046a4 <_strtod_l+0x84>
 80046d4:	2100      	movs	r1, #0
 80046d6:	e7ef      	b.n	80046b8 <_strtod_l+0x98>
 80046d8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80046da:	b13a      	cbz	r2, 80046ec <_strtod_l+0xcc>
 80046dc:	2135      	movs	r1, #53	@ 0x35
 80046de:	a81c      	add	r0, sp, #112	@ 0x70
 80046e0:	f7ff ff38 	bl	8004554 <__copybits>
 80046e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80046e6:	9805      	ldr	r0, [sp, #20]
 80046e8:	f7ff fb18 	bl	8003d1c <_Bfree>
 80046ec:	3e01      	subs	r6, #1
 80046ee:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80046f0:	2e04      	cmp	r6, #4
 80046f2:	d806      	bhi.n	8004702 <_strtod_l+0xe2>
 80046f4:	e8df f006 	tbb	[pc, r6]
 80046f8:	201d0314 	.word	0x201d0314
 80046fc:	14          	.byte	0x14
 80046fd:	00          	.byte	0x00
 80046fe:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8004702:	05e1      	lsls	r1, r4, #23
 8004704:	bf48      	it	mi
 8004706:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800470a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800470e:	0d1b      	lsrs	r3, r3, #20
 8004710:	051b      	lsls	r3, r3, #20
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1bd      	bne.n	8004692 <_strtod_l+0x72>
 8004716:	f7fe fb25 	bl	8002d64 <__errno>
 800471a:	2322      	movs	r3, #34	@ 0x22
 800471c:	6003      	str	r3, [r0, #0]
 800471e:	e7b8      	b.n	8004692 <_strtod_l+0x72>
 8004720:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8004724:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8004728:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800472c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004730:	e7e7      	b.n	8004702 <_strtod_l+0xe2>
 8004732:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80048b0 <_strtod_l+0x290>
 8004736:	e7e4      	b.n	8004702 <_strtod_l+0xe2>
 8004738:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800473c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8004740:	e7df      	b.n	8004702 <_strtod_l+0xe2>
 8004742:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004744:	1c5a      	adds	r2, r3, #1
 8004746:	9219      	str	r2, [sp, #100]	@ 0x64
 8004748:	785b      	ldrb	r3, [r3, #1]
 800474a:	2b30      	cmp	r3, #48	@ 0x30
 800474c:	d0f9      	beq.n	8004742 <_strtod_l+0x122>
 800474e:	2b00      	cmp	r3, #0
 8004750:	d09f      	beq.n	8004692 <_strtod_l+0x72>
 8004752:	2301      	movs	r3, #1
 8004754:	2700      	movs	r7, #0
 8004756:	220a      	movs	r2, #10
 8004758:	46b9      	mov	r9, r7
 800475a:	9308      	str	r3, [sp, #32]
 800475c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800475e:	970b      	str	r7, [sp, #44]	@ 0x2c
 8004760:	930c      	str	r3, [sp, #48]	@ 0x30
 8004762:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8004764:	7805      	ldrb	r5, [r0, #0]
 8004766:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800476a:	b2d9      	uxtb	r1, r3
 800476c:	2909      	cmp	r1, #9
 800476e:	d928      	bls.n	80047c2 <_strtod_l+0x1a2>
 8004770:	2201      	movs	r2, #1
 8004772:	4950      	ldr	r1, [pc, #320]	@ (80048b4 <_strtod_l+0x294>)
 8004774:	f000 ffc8 	bl	8005708 <strncmp>
 8004778:	2800      	cmp	r0, #0
 800477a:	d032      	beq.n	80047e2 <_strtod_l+0x1c2>
 800477c:	2000      	movs	r0, #0
 800477e:	462a      	mov	r2, r5
 8004780:	4603      	mov	r3, r0
 8004782:	464d      	mov	r5, r9
 8004784:	900a      	str	r0, [sp, #40]	@ 0x28
 8004786:	2a65      	cmp	r2, #101	@ 0x65
 8004788:	d001      	beq.n	800478e <_strtod_l+0x16e>
 800478a:	2a45      	cmp	r2, #69	@ 0x45
 800478c:	d114      	bne.n	80047b8 <_strtod_l+0x198>
 800478e:	b91d      	cbnz	r5, 8004798 <_strtod_l+0x178>
 8004790:	9a08      	ldr	r2, [sp, #32]
 8004792:	4302      	orrs	r2, r0
 8004794:	d096      	beq.n	80046c4 <_strtod_l+0xa4>
 8004796:	2500      	movs	r5, #0
 8004798:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800479a:	1c62      	adds	r2, r4, #1
 800479c:	9219      	str	r2, [sp, #100]	@ 0x64
 800479e:	7862      	ldrb	r2, [r4, #1]
 80047a0:	2a2b      	cmp	r2, #43	@ 0x2b
 80047a2:	d07a      	beq.n	800489a <_strtod_l+0x27a>
 80047a4:	2a2d      	cmp	r2, #45	@ 0x2d
 80047a6:	d07e      	beq.n	80048a6 <_strtod_l+0x286>
 80047a8:	f04f 0c00 	mov.w	ip, #0
 80047ac:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80047b0:	2909      	cmp	r1, #9
 80047b2:	f240 8085 	bls.w	80048c0 <_strtod_l+0x2a0>
 80047b6:	9419      	str	r4, [sp, #100]	@ 0x64
 80047b8:	f04f 0800 	mov.w	r8, #0
 80047bc:	e0a5      	b.n	800490a <_strtod_l+0x2ea>
 80047be:	2300      	movs	r3, #0
 80047c0:	e7c8      	b.n	8004754 <_strtod_l+0x134>
 80047c2:	f1b9 0f08 	cmp.w	r9, #8
 80047c6:	bfd8      	it	le
 80047c8:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80047ca:	f100 0001 	add.w	r0, r0, #1
 80047ce:	bfd6      	itet	le
 80047d0:	fb02 3301 	mlale	r3, r2, r1, r3
 80047d4:	fb02 3707 	mlagt	r7, r2, r7, r3
 80047d8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80047da:	f109 0901 	add.w	r9, r9, #1
 80047de:	9019      	str	r0, [sp, #100]	@ 0x64
 80047e0:	e7bf      	b.n	8004762 <_strtod_l+0x142>
 80047e2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80047e4:	1c5a      	adds	r2, r3, #1
 80047e6:	9219      	str	r2, [sp, #100]	@ 0x64
 80047e8:	785a      	ldrb	r2, [r3, #1]
 80047ea:	f1b9 0f00 	cmp.w	r9, #0
 80047ee:	d03b      	beq.n	8004868 <_strtod_l+0x248>
 80047f0:	464d      	mov	r5, r9
 80047f2:	900a      	str	r0, [sp, #40]	@ 0x28
 80047f4:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80047f8:	2b09      	cmp	r3, #9
 80047fa:	d912      	bls.n	8004822 <_strtod_l+0x202>
 80047fc:	2301      	movs	r3, #1
 80047fe:	e7c2      	b.n	8004786 <_strtod_l+0x166>
 8004800:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004802:	3001      	adds	r0, #1
 8004804:	1c5a      	adds	r2, r3, #1
 8004806:	9219      	str	r2, [sp, #100]	@ 0x64
 8004808:	785a      	ldrb	r2, [r3, #1]
 800480a:	2a30      	cmp	r2, #48	@ 0x30
 800480c:	d0f8      	beq.n	8004800 <_strtod_l+0x1e0>
 800480e:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8004812:	2b08      	cmp	r3, #8
 8004814:	f200 84c8 	bhi.w	80051a8 <_strtod_l+0xb88>
 8004818:	900a      	str	r0, [sp, #40]	@ 0x28
 800481a:	2000      	movs	r0, #0
 800481c:	4605      	mov	r5, r0
 800481e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004820:	930c      	str	r3, [sp, #48]	@ 0x30
 8004822:	3a30      	subs	r2, #48	@ 0x30
 8004824:	f100 0301 	add.w	r3, r0, #1
 8004828:	d018      	beq.n	800485c <_strtod_l+0x23c>
 800482a:	462e      	mov	r6, r5
 800482c:	f04f 0e0a 	mov.w	lr, #10
 8004830:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004832:	4419      	add	r1, r3
 8004834:	910a      	str	r1, [sp, #40]	@ 0x28
 8004836:	1c71      	adds	r1, r6, #1
 8004838:	eba1 0c05 	sub.w	ip, r1, r5
 800483c:	4563      	cmp	r3, ip
 800483e:	dc15      	bgt.n	800486c <_strtod_l+0x24c>
 8004840:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8004844:	182b      	adds	r3, r5, r0
 8004846:	2b08      	cmp	r3, #8
 8004848:	f105 0501 	add.w	r5, r5, #1
 800484c:	4405      	add	r5, r0
 800484e:	dc1a      	bgt.n	8004886 <_strtod_l+0x266>
 8004850:	230a      	movs	r3, #10
 8004852:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004854:	fb03 2301 	mla	r3, r3, r1, r2
 8004858:	930b      	str	r3, [sp, #44]	@ 0x2c
 800485a:	2300      	movs	r3, #0
 800485c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800485e:	4618      	mov	r0, r3
 8004860:	1c51      	adds	r1, r2, #1
 8004862:	9119      	str	r1, [sp, #100]	@ 0x64
 8004864:	7852      	ldrb	r2, [r2, #1]
 8004866:	e7c5      	b.n	80047f4 <_strtod_l+0x1d4>
 8004868:	4648      	mov	r0, r9
 800486a:	e7ce      	b.n	800480a <_strtod_l+0x1ea>
 800486c:	2e08      	cmp	r6, #8
 800486e:	dc05      	bgt.n	800487c <_strtod_l+0x25c>
 8004870:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8004872:	fb0e f606 	mul.w	r6, lr, r6
 8004876:	960b      	str	r6, [sp, #44]	@ 0x2c
 8004878:	460e      	mov	r6, r1
 800487a:	e7dc      	b.n	8004836 <_strtod_l+0x216>
 800487c:	2910      	cmp	r1, #16
 800487e:	bfd8      	it	le
 8004880:	fb0e f707 	mulle.w	r7, lr, r7
 8004884:	e7f8      	b.n	8004878 <_strtod_l+0x258>
 8004886:	2b0f      	cmp	r3, #15
 8004888:	bfdc      	itt	le
 800488a:	230a      	movle	r3, #10
 800488c:	fb03 2707 	mlale	r7, r3, r7, r2
 8004890:	e7e3      	b.n	800485a <_strtod_l+0x23a>
 8004892:	2300      	movs	r3, #0
 8004894:	930a      	str	r3, [sp, #40]	@ 0x28
 8004896:	2301      	movs	r3, #1
 8004898:	e77a      	b.n	8004790 <_strtod_l+0x170>
 800489a:	f04f 0c00 	mov.w	ip, #0
 800489e:	1ca2      	adds	r2, r4, #2
 80048a0:	9219      	str	r2, [sp, #100]	@ 0x64
 80048a2:	78a2      	ldrb	r2, [r4, #2]
 80048a4:	e782      	b.n	80047ac <_strtod_l+0x18c>
 80048a6:	f04f 0c01 	mov.w	ip, #1
 80048aa:	e7f8      	b.n	800489e <_strtod_l+0x27e>
 80048ac:	08006784 	.word	0x08006784
 80048b0:	7ff00000 	.word	0x7ff00000
 80048b4:	080065b9 	.word	0x080065b9
 80048b8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80048ba:	1c51      	adds	r1, r2, #1
 80048bc:	9119      	str	r1, [sp, #100]	@ 0x64
 80048be:	7852      	ldrb	r2, [r2, #1]
 80048c0:	2a30      	cmp	r2, #48	@ 0x30
 80048c2:	d0f9      	beq.n	80048b8 <_strtod_l+0x298>
 80048c4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80048c8:	2908      	cmp	r1, #8
 80048ca:	f63f af75 	bhi.w	80047b8 <_strtod_l+0x198>
 80048ce:	f04f 080a 	mov.w	r8, #10
 80048d2:	3a30      	subs	r2, #48	@ 0x30
 80048d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80048d6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80048d8:	920f      	str	r2, [sp, #60]	@ 0x3c
 80048da:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80048dc:	1c56      	adds	r6, r2, #1
 80048de:	9619      	str	r6, [sp, #100]	@ 0x64
 80048e0:	7852      	ldrb	r2, [r2, #1]
 80048e2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80048e6:	f1be 0f09 	cmp.w	lr, #9
 80048ea:	d939      	bls.n	8004960 <_strtod_l+0x340>
 80048ec:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80048ee:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80048f2:	1a76      	subs	r6, r6, r1
 80048f4:	2e08      	cmp	r6, #8
 80048f6:	dc03      	bgt.n	8004900 <_strtod_l+0x2e0>
 80048f8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80048fa:	4588      	cmp	r8, r1
 80048fc:	bfa8      	it	ge
 80048fe:	4688      	movge	r8, r1
 8004900:	f1bc 0f00 	cmp.w	ip, #0
 8004904:	d001      	beq.n	800490a <_strtod_l+0x2ea>
 8004906:	f1c8 0800 	rsb	r8, r8, #0
 800490a:	2d00      	cmp	r5, #0
 800490c:	d14e      	bne.n	80049ac <_strtod_l+0x38c>
 800490e:	9908      	ldr	r1, [sp, #32]
 8004910:	4308      	orrs	r0, r1
 8004912:	f47f aebe 	bne.w	8004692 <_strtod_l+0x72>
 8004916:	2b00      	cmp	r3, #0
 8004918:	f47f aed4 	bne.w	80046c4 <_strtod_l+0xa4>
 800491c:	2a69      	cmp	r2, #105	@ 0x69
 800491e:	d028      	beq.n	8004972 <_strtod_l+0x352>
 8004920:	dc25      	bgt.n	800496e <_strtod_l+0x34e>
 8004922:	2a49      	cmp	r2, #73	@ 0x49
 8004924:	d025      	beq.n	8004972 <_strtod_l+0x352>
 8004926:	2a4e      	cmp	r2, #78	@ 0x4e
 8004928:	f47f aecc 	bne.w	80046c4 <_strtod_l+0xa4>
 800492c:	4999      	ldr	r1, [pc, #612]	@ (8004b94 <_strtod_l+0x574>)
 800492e:	a819      	add	r0, sp, #100	@ 0x64
 8004930:	f001 f9dc 	bl	8005cec <__match>
 8004934:	2800      	cmp	r0, #0
 8004936:	f43f aec5 	beq.w	80046c4 <_strtod_l+0xa4>
 800493a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800493c:	781b      	ldrb	r3, [r3, #0]
 800493e:	2b28      	cmp	r3, #40	@ 0x28
 8004940:	d12e      	bne.n	80049a0 <_strtod_l+0x380>
 8004942:	4995      	ldr	r1, [pc, #596]	@ (8004b98 <_strtod_l+0x578>)
 8004944:	aa1c      	add	r2, sp, #112	@ 0x70
 8004946:	a819      	add	r0, sp, #100	@ 0x64
 8004948:	f001 f9e4 	bl	8005d14 <__hexnan>
 800494c:	2805      	cmp	r0, #5
 800494e:	d127      	bne.n	80049a0 <_strtod_l+0x380>
 8004950:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8004952:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8004956:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800495a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800495e:	e698      	b.n	8004692 <_strtod_l+0x72>
 8004960:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004962:	fb08 2101 	mla	r1, r8, r1, r2
 8004966:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800496a:	9209      	str	r2, [sp, #36]	@ 0x24
 800496c:	e7b5      	b.n	80048da <_strtod_l+0x2ba>
 800496e:	2a6e      	cmp	r2, #110	@ 0x6e
 8004970:	e7da      	b.n	8004928 <_strtod_l+0x308>
 8004972:	498a      	ldr	r1, [pc, #552]	@ (8004b9c <_strtod_l+0x57c>)
 8004974:	a819      	add	r0, sp, #100	@ 0x64
 8004976:	f001 f9b9 	bl	8005cec <__match>
 800497a:	2800      	cmp	r0, #0
 800497c:	f43f aea2 	beq.w	80046c4 <_strtod_l+0xa4>
 8004980:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004982:	4987      	ldr	r1, [pc, #540]	@ (8004ba0 <_strtod_l+0x580>)
 8004984:	3b01      	subs	r3, #1
 8004986:	a819      	add	r0, sp, #100	@ 0x64
 8004988:	9319      	str	r3, [sp, #100]	@ 0x64
 800498a:	f001 f9af 	bl	8005cec <__match>
 800498e:	b910      	cbnz	r0, 8004996 <_strtod_l+0x376>
 8004990:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004992:	3301      	adds	r3, #1
 8004994:	9319      	str	r3, [sp, #100]	@ 0x64
 8004996:	f04f 0a00 	mov.w	sl, #0
 800499a:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8004ba4 <_strtod_l+0x584>
 800499e:	e678      	b.n	8004692 <_strtod_l+0x72>
 80049a0:	4881      	ldr	r0, [pc, #516]	@ (8004ba8 <_strtod_l+0x588>)
 80049a2:	f000 fee1 	bl	8005768 <nan>
 80049a6:	4682      	mov	sl, r0
 80049a8:	468b      	mov	fp, r1
 80049aa:	e672      	b.n	8004692 <_strtod_l+0x72>
 80049ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80049ae:	f1b9 0f00 	cmp.w	r9, #0
 80049b2:	bf08      	it	eq
 80049b4:	46a9      	moveq	r9, r5
 80049b6:	eba8 0303 	sub.w	r3, r8, r3
 80049ba:	2d10      	cmp	r5, #16
 80049bc:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80049be:	462c      	mov	r4, r5
 80049c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80049c2:	bfa8      	it	ge
 80049c4:	2410      	movge	r4, #16
 80049c6:	f7fb fdc1 	bl	800054c <__aeabi_ui2d>
 80049ca:	2d09      	cmp	r5, #9
 80049cc:	4682      	mov	sl, r0
 80049ce:	468b      	mov	fp, r1
 80049d0:	dc11      	bgt.n	80049f6 <_strtod_l+0x3d6>
 80049d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	f43f ae5c 	beq.w	8004692 <_strtod_l+0x72>
 80049da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049dc:	dd76      	ble.n	8004acc <_strtod_l+0x4ac>
 80049de:	2b16      	cmp	r3, #22
 80049e0:	dc5d      	bgt.n	8004a9e <_strtod_l+0x47e>
 80049e2:	4972      	ldr	r1, [pc, #456]	@ (8004bac <_strtod_l+0x58c>)
 80049e4:	4652      	mov	r2, sl
 80049e6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80049ea:	465b      	mov	r3, fp
 80049ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80049f0:	f7fb fe26 	bl	8000640 <__aeabi_dmul>
 80049f4:	e7d7      	b.n	80049a6 <_strtod_l+0x386>
 80049f6:	4b6d      	ldr	r3, [pc, #436]	@ (8004bac <_strtod_l+0x58c>)
 80049f8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80049fc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8004a00:	f7fb fe1e 	bl	8000640 <__aeabi_dmul>
 8004a04:	4682      	mov	sl, r0
 8004a06:	4638      	mov	r0, r7
 8004a08:	468b      	mov	fp, r1
 8004a0a:	f7fb fd9f 	bl	800054c <__aeabi_ui2d>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	460b      	mov	r3, r1
 8004a12:	4650      	mov	r0, sl
 8004a14:	4659      	mov	r1, fp
 8004a16:	f7fb fc5d 	bl	80002d4 <__adddf3>
 8004a1a:	2d0f      	cmp	r5, #15
 8004a1c:	4682      	mov	sl, r0
 8004a1e:	468b      	mov	fp, r1
 8004a20:	ddd7      	ble.n	80049d2 <_strtod_l+0x3b2>
 8004a22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a24:	1b2c      	subs	r4, r5, r4
 8004a26:	441c      	add	r4, r3
 8004a28:	2c00      	cmp	r4, #0
 8004a2a:	f340 8093 	ble.w	8004b54 <_strtod_l+0x534>
 8004a2e:	f014 030f 	ands.w	r3, r4, #15
 8004a32:	d00a      	beq.n	8004a4a <_strtod_l+0x42a>
 8004a34:	495d      	ldr	r1, [pc, #372]	@ (8004bac <_strtod_l+0x58c>)
 8004a36:	4652      	mov	r2, sl
 8004a38:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004a3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004a40:	465b      	mov	r3, fp
 8004a42:	f7fb fdfd 	bl	8000640 <__aeabi_dmul>
 8004a46:	4682      	mov	sl, r0
 8004a48:	468b      	mov	fp, r1
 8004a4a:	f034 040f 	bics.w	r4, r4, #15
 8004a4e:	d073      	beq.n	8004b38 <_strtod_l+0x518>
 8004a50:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8004a54:	dd49      	ble.n	8004aea <_strtod_l+0x4ca>
 8004a56:	2400      	movs	r4, #0
 8004a58:	46a0      	mov	r8, r4
 8004a5a:	46a1      	mov	r9, r4
 8004a5c:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004a5e:	2322      	movs	r3, #34	@ 0x22
 8004a60:	f04f 0a00 	mov.w	sl, #0
 8004a64:	9a05      	ldr	r2, [sp, #20]
 8004a66:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8004ba4 <_strtod_l+0x584>
 8004a6a:	6013      	str	r3, [r2, #0]
 8004a6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	f43f ae0f 	beq.w	8004692 <_strtod_l+0x72>
 8004a74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004a76:	9805      	ldr	r0, [sp, #20]
 8004a78:	f7ff f950 	bl	8003d1c <_Bfree>
 8004a7c:	4649      	mov	r1, r9
 8004a7e:	9805      	ldr	r0, [sp, #20]
 8004a80:	f7ff f94c 	bl	8003d1c <_Bfree>
 8004a84:	4641      	mov	r1, r8
 8004a86:	9805      	ldr	r0, [sp, #20]
 8004a88:	f7ff f948 	bl	8003d1c <_Bfree>
 8004a8c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004a8e:	9805      	ldr	r0, [sp, #20]
 8004a90:	f7ff f944 	bl	8003d1c <_Bfree>
 8004a94:	4621      	mov	r1, r4
 8004a96:	9805      	ldr	r0, [sp, #20]
 8004a98:	f7ff f940 	bl	8003d1c <_Bfree>
 8004a9c:	e5f9      	b.n	8004692 <_strtod_l+0x72>
 8004a9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004aa0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	dbbc      	blt.n	8004a22 <_strtod_l+0x402>
 8004aa8:	4c40      	ldr	r4, [pc, #256]	@ (8004bac <_strtod_l+0x58c>)
 8004aaa:	f1c5 050f 	rsb	r5, r5, #15
 8004aae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8004ab2:	4652      	mov	r2, sl
 8004ab4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004ab8:	465b      	mov	r3, fp
 8004aba:	f7fb fdc1 	bl	8000640 <__aeabi_dmul>
 8004abe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ac0:	1b5d      	subs	r5, r3, r5
 8004ac2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8004ac6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8004aca:	e791      	b.n	80049f0 <_strtod_l+0x3d0>
 8004acc:	3316      	adds	r3, #22
 8004ace:	dba8      	blt.n	8004a22 <_strtod_l+0x402>
 8004ad0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004ad2:	4650      	mov	r0, sl
 8004ad4:	eba3 0808 	sub.w	r8, r3, r8
 8004ad8:	4b34      	ldr	r3, [pc, #208]	@ (8004bac <_strtod_l+0x58c>)
 8004ada:	4659      	mov	r1, fp
 8004adc:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8004ae0:	e9d8 2300 	ldrd	r2, r3, [r8]
 8004ae4:	f7fb fed6 	bl	8000894 <__aeabi_ddiv>
 8004ae8:	e75d      	b.n	80049a6 <_strtod_l+0x386>
 8004aea:	2300      	movs	r3, #0
 8004aec:	4650      	mov	r0, sl
 8004aee:	4659      	mov	r1, fp
 8004af0:	461e      	mov	r6, r3
 8004af2:	4f2f      	ldr	r7, [pc, #188]	@ (8004bb0 <_strtod_l+0x590>)
 8004af4:	1124      	asrs	r4, r4, #4
 8004af6:	2c01      	cmp	r4, #1
 8004af8:	dc21      	bgt.n	8004b3e <_strtod_l+0x51e>
 8004afa:	b10b      	cbz	r3, 8004b00 <_strtod_l+0x4e0>
 8004afc:	4682      	mov	sl, r0
 8004afe:	468b      	mov	fp, r1
 8004b00:	492b      	ldr	r1, [pc, #172]	@ (8004bb0 <_strtod_l+0x590>)
 8004b02:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8004b06:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8004b0a:	4652      	mov	r2, sl
 8004b0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004b10:	465b      	mov	r3, fp
 8004b12:	f7fb fd95 	bl	8000640 <__aeabi_dmul>
 8004b16:	4b23      	ldr	r3, [pc, #140]	@ (8004ba4 <_strtod_l+0x584>)
 8004b18:	460a      	mov	r2, r1
 8004b1a:	400b      	ands	r3, r1
 8004b1c:	4925      	ldr	r1, [pc, #148]	@ (8004bb4 <_strtod_l+0x594>)
 8004b1e:	4682      	mov	sl, r0
 8004b20:	428b      	cmp	r3, r1
 8004b22:	d898      	bhi.n	8004a56 <_strtod_l+0x436>
 8004b24:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8004b28:	428b      	cmp	r3, r1
 8004b2a:	bf86      	itte	hi
 8004b2c:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8004b30:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8004bb8 <_strtod_l+0x598>
 8004b34:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8004b38:	2300      	movs	r3, #0
 8004b3a:	9308      	str	r3, [sp, #32]
 8004b3c:	e076      	b.n	8004c2c <_strtod_l+0x60c>
 8004b3e:	07e2      	lsls	r2, r4, #31
 8004b40:	d504      	bpl.n	8004b4c <_strtod_l+0x52c>
 8004b42:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b46:	f7fb fd7b 	bl	8000640 <__aeabi_dmul>
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	3601      	adds	r6, #1
 8004b4e:	1064      	asrs	r4, r4, #1
 8004b50:	3708      	adds	r7, #8
 8004b52:	e7d0      	b.n	8004af6 <_strtod_l+0x4d6>
 8004b54:	d0f0      	beq.n	8004b38 <_strtod_l+0x518>
 8004b56:	4264      	negs	r4, r4
 8004b58:	f014 020f 	ands.w	r2, r4, #15
 8004b5c:	d00a      	beq.n	8004b74 <_strtod_l+0x554>
 8004b5e:	4b13      	ldr	r3, [pc, #76]	@ (8004bac <_strtod_l+0x58c>)
 8004b60:	4650      	mov	r0, sl
 8004b62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004b66:	4659      	mov	r1, fp
 8004b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b6c:	f7fb fe92 	bl	8000894 <__aeabi_ddiv>
 8004b70:	4682      	mov	sl, r0
 8004b72:	468b      	mov	fp, r1
 8004b74:	1124      	asrs	r4, r4, #4
 8004b76:	d0df      	beq.n	8004b38 <_strtod_l+0x518>
 8004b78:	2c1f      	cmp	r4, #31
 8004b7a:	dd1f      	ble.n	8004bbc <_strtod_l+0x59c>
 8004b7c:	2400      	movs	r4, #0
 8004b7e:	46a0      	mov	r8, r4
 8004b80:	46a1      	mov	r9, r4
 8004b82:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004b84:	2322      	movs	r3, #34	@ 0x22
 8004b86:	9a05      	ldr	r2, [sp, #20]
 8004b88:	f04f 0a00 	mov.w	sl, #0
 8004b8c:	f04f 0b00 	mov.w	fp, #0
 8004b90:	6013      	str	r3, [r2, #0]
 8004b92:	e76b      	b.n	8004a6c <_strtod_l+0x44c>
 8004b94:	080064a7 	.word	0x080064a7
 8004b98:	08006770 	.word	0x08006770
 8004b9c:	0800649f 	.word	0x0800649f
 8004ba0:	080064d6 	.word	0x080064d6
 8004ba4:	7ff00000 	.word	0x7ff00000
 8004ba8:	0800660f 	.word	0x0800660f
 8004bac:	080066a8 	.word	0x080066a8
 8004bb0:	08006680 	.word	0x08006680
 8004bb4:	7ca00000 	.word	0x7ca00000
 8004bb8:	7fefffff 	.word	0x7fefffff
 8004bbc:	f014 0310 	ands.w	r3, r4, #16
 8004bc0:	bf18      	it	ne
 8004bc2:	236a      	movne	r3, #106	@ 0x6a
 8004bc4:	4650      	mov	r0, sl
 8004bc6:	9308      	str	r3, [sp, #32]
 8004bc8:	4659      	mov	r1, fp
 8004bca:	2300      	movs	r3, #0
 8004bcc:	4e77      	ldr	r6, [pc, #476]	@ (8004dac <_strtod_l+0x78c>)
 8004bce:	07e7      	lsls	r7, r4, #31
 8004bd0:	d504      	bpl.n	8004bdc <_strtod_l+0x5bc>
 8004bd2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004bd6:	f7fb fd33 	bl	8000640 <__aeabi_dmul>
 8004bda:	2301      	movs	r3, #1
 8004bdc:	1064      	asrs	r4, r4, #1
 8004bde:	f106 0608 	add.w	r6, r6, #8
 8004be2:	d1f4      	bne.n	8004bce <_strtod_l+0x5ae>
 8004be4:	b10b      	cbz	r3, 8004bea <_strtod_l+0x5ca>
 8004be6:	4682      	mov	sl, r0
 8004be8:	468b      	mov	fp, r1
 8004bea:	9b08      	ldr	r3, [sp, #32]
 8004bec:	b1b3      	cbz	r3, 8004c1c <_strtod_l+0x5fc>
 8004bee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8004bf2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	4659      	mov	r1, fp
 8004bfa:	dd0f      	ble.n	8004c1c <_strtod_l+0x5fc>
 8004bfc:	2b1f      	cmp	r3, #31
 8004bfe:	dd58      	ble.n	8004cb2 <_strtod_l+0x692>
 8004c00:	2b34      	cmp	r3, #52	@ 0x34
 8004c02:	bfd8      	it	le
 8004c04:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8004c08:	f04f 0a00 	mov.w	sl, #0
 8004c0c:	bfcf      	iteee	gt
 8004c0e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8004c12:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8004c16:	4093      	lslle	r3, r2
 8004c18:	ea03 0b01 	andle.w	fp, r3, r1
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	2300      	movs	r3, #0
 8004c20:	4650      	mov	r0, sl
 8004c22:	4659      	mov	r1, fp
 8004c24:	f7fb ff74 	bl	8000b10 <__aeabi_dcmpeq>
 8004c28:	2800      	cmp	r0, #0
 8004c2a:	d1a7      	bne.n	8004b7c <_strtod_l+0x55c>
 8004c2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004c2e:	464a      	mov	r2, r9
 8004c30:	9300      	str	r3, [sp, #0]
 8004c32:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8004c34:	462b      	mov	r3, r5
 8004c36:	9805      	ldr	r0, [sp, #20]
 8004c38:	f7ff f8d8 	bl	8003dec <__s2b>
 8004c3c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8004c3e:	2800      	cmp	r0, #0
 8004c40:	f43f af09 	beq.w	8004a56 <_strtod_l+0x436>
 8004c44:	2400      	movs	r4, #0
 8004c46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004c48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c4a:	2a00      	cmp	r2, #0
 8004c4c:	eba3 0308 	sub.w	r3, r3, r8
 8004c50:	bfa8      	it	ge
 8004c52:	2300      	movge	r3, #0
 8004c54:	46a0      	mov	r8, r4
 8004c56:	9312      	str	r3, [sp, #72]	@ 0x48
 8004c58:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8004c5c:	9316      	str	r3, [sp, #88]	@ 0x58
 8004c5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004c60:	9805      	ldr	r0, [sp, #20]
 8004c62:	6859      	ldr	r1, [r3, #4]
 8004c64:	f7ff f81a 	bl	8003c9c <_Balloc>
 8004c68:	4681      	mov	r9, r0
 8004c6a:	2800      	cmp	r0, #0
 8004c6c:	f43f aef7 	beq.w	8004a5e <_strtod_l+0x43e>
 8004c70:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004c72:	300c      	adds	r0, #12
 8004c74:	691a      	ldr	r2, [r3, #16]
 8004c76:	f103 010c 	add.w	r1, r3, #12
 8004c7a:	3202      	adds	r2, #2
 8004c7c:	0092      	lsls	r2, r2, #2
 8004c7e:	f000 fd65 	bl	800574c <memcpy>
 8004c82:	ab1c      	add	r3, sp, #112	@ 0x70
 8004c84:	9301      	str	r3, [sp, #4]
 8004c86:	ab1b      	add	r3, sp, #108	@ 0x6c
 8004c88:	9300      	str	r3, [sp, #0]
 8004c8a:	4652      	mov	r2, sl
 8004c8c:	465b      	mov	r3, fp
 8004c8e:	9805      	ldr	r0, [sp, #20]
 8004c90:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8004c94:	f7ff fbd6 	bl	8004444 <__d2b>
 8004c98:	901a      	str	r0, [sp, #104]	@ 0x68
 8004c9a:	2800      	cmp	r0, #0
 8004c9c:	f43f aedf 	beq.w	8004a5e <_strtod_l+0x43e>
 8004ca0:	2101      	movs	r1, #1
 8004ca2:	9805      	ldr	r0, [sp, #20]
 8004ca4:	f7ff f938 	bl	8003f18 <__i2b>
 8004ca8:	4680      	mov	r8, r0
 8004caa:	b948      	cbnz	r0, 8004cc0 <_strtod_l+0x6a0>
 8004cac:	f04f 0800 	mov.w	r8, #0
 8004cb0:	e6d5      	b.n	8004a5e <_strtod_l+0x43e>
 8004cb2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cba:	ea03 0a0a 	and.w	sl, r3, sl
 8004cbe:	e7ad      	b.n	8004c1c <_strtod_l+0x5fc>
 8004cc0:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8004cc2:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8004cc4:	2d00      	cmp	r5, #0
 8004cc6:	bfab      	itete	ge
 8004cc8:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8004cca:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8004ccc:	18ef      	addge	r7, r5, r3
 8004cce:	1b5e      	sublt	r6, r3, r5
 8004cd0:	9b08      	ldr	r3, [sp, #32]
 8004cd2:	bfa8      	it	ge
 8004cd4:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8004cd6:	eba5 0503 	sub.w	r5, r5, r3
 8004cda:	4415      	add	r5, r2
 8004cdc:	4b34      	ldr	r3, [pc, #208]	@ (8004db0 <_strtod_l+0x790>)
 8004cde:	f105 35ff 	add.w	r5, r5, #4294967295	@ 0xffffffff
 8004ce2:	bfb8      	it	lt
 8004ce4:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8004ce6:	429d      	cmp	r5, r3
 8004ce8:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8004cec:	da50      	bge.n	8004d90 <_strtod_l+0x770>
 8004cee:	1b5b      	subs	r3, r3, r5
 8004cf0:	2b1f      	cmp	r3, #31
 8004cf2:	f04f 0101 	mov.w	r1, #1
 8004cf6:	eba2 0203 	sub.w	r2, r2, r3
 8004cfa:	dc3d      	bgt.n	8004d78 <_strtod_l+0x758>
 8004cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8004d00:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004d02:	2300      	movs	r3, #0
 8004d04:	9310      	str	r3, [sp, #64]	@ 0x40
 8004d06:	18bd      	adds	r5, r7, r2
 8004d08:	9b08      	ldr	r3, [sp, #32]
 8004d0a:	42af      	cmp	r7, r5
 8004d0c:	4416      	add	r6, r2
 8004d0e:	441e      	add	r6, r3
 8004d10:	463b      	mov	r3, r7
 8004d12:	bfa8      	it	ge
 8004d14:	462b      	movge	r3, r5
 8004d16:	42b3      	cmp	r3, r6
 8004d18:	bfa8      	it	ge
 8004d1a:	4633      	movge	r3, r6
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	bfc2      	ittt	gt
 8004d20:	1aed      	subgt	r5, r5, r3
 8004d22:	1af6      	subgt	r6, r6, r3
 8004d24:	1aff      	subgt	r7, r7, r3
 8004d26:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	dd16      	ble.n	8004d5a <_strtod_l+0x73a>
 8004d2c:	4641      	mov	r1, r8
 8004d2e:	461a      	mov	r2, r3
 8004d30:	9805      	ldr	r0, [sp, #20]
 8004d32:	f7ff f9a9 	bl	8004088 <__pow5mult>
 8004d36:	4680      	mov	r8, r0
 8004d38:	2800      	cmp	r0, #0
 8004d3a:	d0b7      	beq.n	8004cac <_strtod_l+0x68c>
 8004d3c:	4601      	mov	r1, r0
 8004d3e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8004d40:	9805      	ldr	r0, [sp, #20]
 8004d42:	f7ff f8ff 	bl	8003f44 <__multiply>
 8004d46:	900a      	str	r0, [sp, #40]	@ 0x28
 8004d48:	2800      	cmp	r0, #0
 8004d4a:	f43f ae88 	beq.w	8004a5e <_strtod_l+0x43e>
 8004d4e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004d50:	9805      	ldr	r0, [sp, #20]
 8004d52:	f7fe ffe3 	bl	8003d1c <_Bfree>
 8004d56:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004d58:	931a      	str	r3, [sp, #104]	@ 0x68
 8004d5a:	2d00      	cmp	r5, #0
 8004d5c:	dc1d      	bgt.n	8004d9a <_strtod_l+0x77a>
 8004d5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	dd27      	ble.n	8004db4 <_strtod_l+0x794>
 8004d64:	4649      	mov	r1, r9
 8004d66:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8004d68:	9805      	ldr	r0, [sp, #20]
 8004d6a:	f7ff f98d 	bl	8004088 <__pow5mult>
 8004d6e:	4681      	mov	r9, r0
 8004d70:	bb00      	cbnz	r0, 8004db4 <_strtod_l+0x794>
 8004d72:	f04f 0900 	mov.w	r9, #0
 8004d76:	e672      	b.n	8004a5e <_strtod_l+0x43e>
 8004d78:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8004d7c:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8004d80:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8004d84:	35e2      	adds	r5, #226	@ 0xe2
 8004d86:	fa01 f305 	lsl.w	r3, r1, r5
 8004d8a:	9310      	str	r3, [sp, #64]	@ 0x40
 8004d8c:	9113      	str	r1, [sp, #76]	@ 0x4c
 8004d8e:	e7ba      	b.n	8004d06 <_strtod_l+0x6e6>
 8004d90:	2300      	movs	r3, #0
 8004d92:	9310      	str	r3, [sp, #64]	@ 0x40
 8004d94:	2301      	movs	r3, #1
 8004d96:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004d98:	e7b5      	b.n	8004d06 <_strtod_l+0x6e6>
 8004d9a:	462a      	mov	r2, r5
 8004d9c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004d9e:	9805      	ldr	r0, [sp, #20]
 8004da0:	f7ff f9cc 	bl	800413c <__lshift>
 8004da4:	901a      	str	r0, [sp, #104]	@ 0x68
 8004da6:	2800      	cmp	r0, #0
 8004da8:	d1d9      	bne.n	8004d5e <_strtod_l+0x73e>
 8004daa:	e658      	b.n	8004a5e <_strtod_l+0x43e>
 8004dac:	08006798 	.word	0x08006798
 8004db0:	fffffc02 	.word	0xfffffc02
 8004db4:	2e00      	cmp	r6, #0
 8004db6:	dd07      	ble.n	8004dc8 <_strtod_l+0x7a8>
 8004db8:	4649      	mov	r1, r9
 8004dba:	4632      	mov	r2, r6
 8004dbc:	9805      	ldr	r0, [sp, #20]
 8004dbe:	f7ff f9bd 	bl	800413c <__lshift>
 8004dc2:	4681      	mov	r9, r0
 8004dc4:	2800      	cmp	r0, #0
 8004dc6:	d0d4      	beq.n	8004d72 <_strtod_l+0x752>
 8004dc8:	2f00      	cmp	r7, #0
 8004dca:	dd08      	ble.n	8004dde <_strtod_l+0x7be>
 8004dcc:	4641      	mov	r1, r8
 8004dce:	463a      	mov	r2, r7
 8004dd0:	9805      	ldr	r0, [sp, #20]
 8004dd2:	f7ff f9b3 	bl	800413c <__lshift>
 8004dd6:	4680      	mov	r8, r0
 8004dd8:	2800      	cmp	r0, #0
 8004dda:	f43f ae40 	beq.w	8004a5e <_strtod_l+0x43e>
 8004dde:	464a      	mov	r2, r9
 8004de0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004de2:	9805      	ldr	r0, [sp, #20]
 8004de4:	f7ff fa32 	bl	800424c <__mdiff>
 8004de8:	4604      	mov	r4, r0
 8004dea:	2800      	cmp	r0, #0
 8004dec:	f43f ae37 	beq.w	8004a5e <_strtod_l+0x43e>
 8004df0:	68c3      	ldr	r3, [r0, #12]
 8004df2:	4641      	mov	r1, r8
 8004df4:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004df6:	2300      	movs	r3, #0
 8004df8:	60c3      	str	r3, [r0, #12]
 8004dfa:	f7ff fa0b 	bl	8004214 <__mcmp>
 8004dfe:	2800      	cmp	r0, #0
 8004e00:	da3d      	bge.n	8004e7e <_strtod_l+0x85e>
 8004e02:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004e04:	ea53 030a 	orrs.w	r3, r3, sl
 8004e08:	d163      	bne.n	8004ed2 <_strtod_l+0x8b2>
 8004e0a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d15f      	bne.n	8004ed2 <_strtod_l+0x8b2>
 8004e12:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8004e16:	0d1b      	lsrs	r3, r3, #20
 8004e18:	051b      	lsls	r3, r3, #20
 8004e1a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8004e1e:	d958      	bls.n	8004ed2 <_strtod_l+0x8b2>
 8004e20:	6963      	ldr	r3, [r4, #20]
 8004e22:	b913      	cbnz	r3, 8004e2a <_strtod_l+0x80a>
 8004e24:	6923      	ldr	r3, [r4, #16]
 8004e26:	2b01      	cmp	r3, #1
 8004e28:	dd53      	ble.n	8004ed2 <_strtod_l+0x8b2>
 8004e2a:	4621      	mov	r1, r4
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	9805      	ldr	r0, [sp, #20]
 8004e30:	f7ff f984 	bl	800413c <__lshift>
 8004e34:	4641      	mov	r1, r8
 8004e36:	4604      	mov	r4, r0
 8004e38:	f7ff f9ec 	bl	8004214 <__mcmp>
 8004e3c:	2800      	cmp	r0, #0
 8004e3e:	dd48      	ble.n	8004ed2 <_strtod_l+0x8b2>
 8004e40:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8004e44:	9a08      	ldr	r2, [sp, #32]
 8004e46:	0d1b      	lsrs	r3, r3, #20
 8004e48:	051b      	lsls	r3, r3, #20
 8004e4a:	2a00      	cmp	r2, #0
 8004e4c:	d062      	beq.n	8004f14 <_strtod_l+0x8f4>
 8004e4e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8004e52:	d85f      	bhi.n	8004f14 <_strtod_l+0x8f4>
 8004e54:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8004e58:	f67f ae94 	bls.w	8004b84 <_strtod_l+0x564>
 8004e5c:	4650      	mov	r0, sl
 8004e5e:	4659      	mov	r1, fp
 8004e60:	4ba3      	ldr	r3, [pc, #652]	@ (80050f0 <_strtod_l+0xad0>)
 8004e62:	2200      	movs	r2, #0
 8004e64:	f7fb fbec 	bl	8000640 <__aeabi_dmul>
 8004e68:	4ba2      	ldr	r3, [pc, #648]	@ (80050f4 <_strtod_l+0xad4>)
 8004e6a:	4682      	mov	sl, r0
 8004e6c:	400b      	ands	r3, r1
 8004e6e:	468b      	mov	fp, r1
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	f47f adff 	bne.w	8004a74 <_strtod_l+0x454>
 8004e76:	2322      	movs	r3, #34	@ 0x22
 8004e78:	9a05      	ldr	r2, [sp, #20]
 8004e7a:	6013      	str	r3, [r2, #0]
 8004e7c:	e5fa      	b.n	8004a74 <_strtod_l+0x454>
 8004e7e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8004e82:	d165      	bne.n	8004f50 <_strtod_l+0x930>
 8004e84:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8004e86:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004e8a:	b35a      	cbz	r2, 8004ee4 <_strtod_l+0x8c4>
 8004e8c:	4a9a      	ldr	r2, [pc, #616]	@ (80050f8 <_strtod_l+0xad8>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d12b      	bne.n	8004eea <_strtod_l+0x8ca>
 8004e92:	9b08      	ldr	r3, [sp, #32]
 8004e94:	4651      	mov	r1, sl
 8004e96:	b303      	cbz	r3, 8004eda <_strtod_l+0x8ba>
 8004e98:	465a      	mov	r2, fp
 8004e9a:	4b96      	ldr	r3, [pc, #600]	@ (80050f4 <_strtod_l+0xad4>)
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8004ea2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004ea6:	d81b      	bhi.n	8004ee0 <_strtod_l+0x8c0>
 8004ea8:	0d1b      	lsrs	r3, r3, #20
 8004eaa:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8004eae:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb2:	4299      	cmp	r1, r3
 8004eb4:	d119      	bne.n	8004eea <_strtod_l+0x8ca>
 8004eb6:	4b91      	ldr	r3, [pc, #580]	@ (80050fc <_strtod_l+0xadc>)
 8004eb8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d102      	bne.n	8004ec4 <_strtod_l+0x8a4>
 8004ebe:	3101      	adds	r1, #1
 8004ec0:	f43f adcd 	beq.w	8004a5e <_strtod_l+0x43e>
 8004ec4:	f04f 0a00 	mov.w	sl, #0
 8004ec8:	4b8a      	ldr	r3, [pc, #552]	@ (80050f4 <_strtod_l+0xad4>)
 8004eca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004ecc:	401a      	ands	r2, r3
 8004ece:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8004ed2:	9b08      	ldr	r3, [sp, #32]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d1c1      	bne.n	8004e5c <_strtod_l+0x83c>
 8004ed8:	e5cc      	b.n	8004a74 <_strtod_l+0x454>
 8004eda:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004ede:	e7e8      	b.n	8004eb2 <_strtod_l+0x892>
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	e7e6      	b.n	8004eb2 <_strtod_l+0x892>
 8004ee4:	ea53 030a 	orrs.w	r3, r3, sl
 8004ee8:	d0aa      	beq.n	8004e40 <_strtod_l+0x820>
 8004eea:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004eec:	b1db      	cbz	r3, 8004f26 <_strtod_l+0x906>
 8004eee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004ef0:	4213      	tst	r3, r2
 8004ef2:	d0ee      	beq.n	8004ed2 <_strtod_l+0x8b2>
 8004ef4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004ef6:	4650      	mov	r0, sl
 8004ef8:	4659      	mov	r1, fp
 8004efa:	9a08      	ldr	r2, [sp, #32]
 8004efc:	b1bb      	cbz	r3, 8004f2e <_strtod_l+0x90e>
 8004efe:	f7ff fb6d 	bl	80045dc <sulp>
 8004f02:	4602      	mov	r2, r0
 8004f04:	460b      	mov	r3, r1
 8004f06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004f0a:	f7fb f9e3 	bl	80002d4 <__adddf3>
 8004f0e:	4682      	mov	sl, r0
 8004f10:	468b      	mov	fp, r1
 8004f12:	e7de      	b.n	8004ed2 <_strtod_l+0x8b2>
 8004f14:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8004f18:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8004f1c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8004f20:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8004f24:	e7d5      	b.n	8004ed2 <_strtod_l+0x8b2>
 8004f26:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004f28:	ea13 0f0a 	tst.w	r3, sl
 8004f2c:	e7e1      	b.n	8004ef2 <_strtod_l+0x8d2>
 8004f2e:	f7ff fb55 	bl	80045dc <sulp>
 8004f32:	4602      	mov	r2, r0
 8004f34:	460b      	mov	r3, r1
 8004f36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004f3a:	f7fb f9c9 	bl	80002d0 <__aeabi_dsub>
 8004f3e:	2200      	movs	r2, #0
 8004f40:	2300      	movs	r3, #0
 8004f42:	4682      	mov	sl, r0
 8004f44:	468b      	mov	fp, r1
 8004f46:	f7fb fde3 	bl	8000b10 <__aeabi_dcmpeq>
 8004f4a:	2800      	cmp	r0, #0
 8004f4c:	d0c1      	beq.n	8004ed2 <_strtod_l+0x8b2>
 8004f4e:	e619      	b.n	8004b84 <_strtod_l+0x564>
 8004f50:	4641      	mov	r1, r8
 8004f52:	4620      	mov	r0, r4
 8004f54:	f7ff face 	bl	80044f4 <__ratio>
 8004f58:	2200      	movs	r2, #0
 8004f5a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004f5e:	4606      	mov	r6, r0
 8004f60:	460f      	mov	r7, r1
 8004f62:	f7fb fde9 	bl	8000b38 <__aeabi_dcmple>
 8004f66:	2800      	cmp	r0, #0
 8004f68:	d06d      	beq.n	8005046 <_strtod_l+0xa26>
 8004f6a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d178      	bne.n	8005062 <_strtod_l+0xa42>
 8004f70:	f1ba 0f00 	cmp.w	sl, #0
 8004f74:	d156      	bne.n	8005024 <_strtod_l+0xa04>
 8004f76:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004f78:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d158      	bne.n	8005032 <_strtod_l+0xa12>
 8004f80:	2200      	movs	r2, #0
 8004f82:	4630      	mov	r0, r6
 8004f84:	4639      	mov	r1, r7
 8004f86:	4b5e      	ldr	r3, [pc, #376]	@ (8005100 <_strtod_l+0xae0>)
 8004f88:	f7fb fdcc 	bl	8000b24 <__aeabi_dcmplt>
 8004f8c:	2800      	cmp	r0, #0
 8004f8e:	d157      	bne.n	8005040 <_strtod_l+0xa20>
 8004f90:	4630      	mov	r0, r6
 8004f92:	4639      	mov	r1, r7
 8004f94:	2200      	movs	r2, #0
 8004f96:	4b5b      	ldr	r3, [pc, #364]	@ (8005104 <_strtod_l+0xae4>)
 8004f98:	f7fb fb52 	bl	8000640 <__aeabi_dmul>
 8004f9c:	4606      	mov	r6, r0
 8004f9e:	460f      	mov	r7, r1
 8004fa0:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8004fa4:	9606      	str	r6, [sp, #24]
 8004fa6:	9307      	str	r3, [sp, #28]
 8004fa8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004fac:	4d51      	ldr	r5, [pc, #324]	@ (80050f4 <_strtod_l+0xad4>)
 8004fae:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8004fb2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004fb4:	401d      	ands	r5, r3
 8004fb6:	4b54      	ldr	r3, [pc, #336]	@ (8005108 <_strtod_l+0xae8>)
 8004fb8:	429d      	cmp	r5, r3
 8004fba:	f040 80ab 	bne.w	8005114 <_strtod_l+0xaf4>
 8004fbe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004fc0:	4650      	mov	r0, sl
 8004fc2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8004fc6:	4659      	mov	r1, fp
 8004fc8:	f7ff f9d4 	bl	8004374 <__ulp>
 8004fcc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004fd0:	f7fb fb36 	bl	8000640 <__aeabi_dmul>
 8004fd4:	4652      	mov	r2, sl
 8004fd6:	465b      	mov	r3, fp
 8004fd8:	f7fb f97c 	bl	80002d4 <__adddf3>
 8004fdc:	460b      	mov	r3, r1
 8004fde:	4945      	ldr	r1, [pc, #276]	@ (80050f4 <_strtod_l+0xad4>)
 8004fe0:	4a4a      	ldr	r2, [pc, #296]	@ (800510c <_strtod_l+0xaec>)
 8004fe2:	4019      	ands	r1, r3
 8004fe4:	4291      	cmp	r1, r2
 8004fe6:	4682      	mov	sl, r0
 8004fe8:	d942      	bls.n	8005070 <_strtod_l+0xa50>
 8004fea:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004fec:	4b43      	ldr	r3, [pc, #268]	@ (80050fc <_strtod_l+0xadc>)
 8004fee:	429a      	cmp	r2, r3
 8004ff0:	d103      	bne.n	8004ffa <_strtod_l+0x9da>
 8004ff2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004ff4:	3301      	adds	r3, #1
 8004ff6:	f43f ad32 	beq.w	8004a5e <_strtod_l+0x43e>
 8004ffa:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8004ffe:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 80050fc <_strtod_l+0xadc>
 8005002:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005004:	9805      	ldr	r0, [sp, #20]
 8005006:	f7fe fe89 	bl	8003d1c <_Bfree>
 800500a:	4649      	mov	r1, r9
 800500c:	9805      	ldr	r0, [sp, #20]
 800500e:	f7fe fe85 	bl	8003d1c <_Bfree>
 8005012:	4641      	mov	r1, r8
 8005014:	9805      	ldr	r0, [sp, #20]
 8005016:	f7fe fe81 	bl	8003d1c <_Bfree>
 800501a:	4621      	mov	r1, r4
 800501c:	9805      	ldr	r0, [sp, #20]
 800501e:	f7fe fe7d 	bl	8003d1c <_Bfree>
 8005022:	e61c      	b.n	8004c5e <_strtod_l+0x63e>
 8005024:	f1ba 0f01 	cmp.w	sl, #1
 8005028:	d103      	bne.n	8005032 <_strtod_l+0xa12>
 800502a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800502c:	2b00      	cmp	r3, #0
 800502e:	f43f ada9 	beq.w	8004b84 <_strtod_l+0x564>
 8005032:	2200      	movs	r2, #0
 8005034:	4b36      	ldr	r3, [pc, #216]	@ (8005110 <_strtod_l+0xaf0>)
 8005036:	2600      	movs	r6, #0
 8005038:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800503c:	4f30      	ldr	r7, [pc, #192]	@ (8005100 <_strtod_l+0xae0>)
 800503e:	e7b3      	b.n	8004fa8 <_strtod_l+0x988>
 8005040:	2600      	movs	r6, #0
 8005042:	4f30      	ldr	r7, [pc, #192]	@ (8005104 <_strtod_l+0xae4>)
 8005044:	e7ac      	b.n	8004fa0 <_strtod_l+0x980>
 8005046:	4630      	mov	r0, r6
 8005048:	4639      	mov	r1, r7
 800504a:	4b2e      	ldr	r3, [pc, #184]	@ (8005104 <_strtod_l+0xae4>)
 800504c:	2200      	movs	r2, #0
 800504e:	f7fb faf7 	bl	8000640 <__aeabi_dmul>
 8005052:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005054:	4606      	mov	r6, r0
 8005056:	460f      	mov	r7, r1
 8005058:	2b00      	cmp	r3, #0
 800505a:	d0a1      	beq.n	8004fa0 <_strtod_l+0x980>
 800505c:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8005060:	e7a2      	b.n	8004fa8 <_strtod_l+0x988>
 8005062:	2200      	movs	r2, #0
 8005064:	4b26      	ldr	r3, [pc, #152]	@ (8005100 <_strtod_l+0xae0>)
 8005066:	4616      	mov	r6, r2
 8005068:	461f      	mov	r7, r3
 800506a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800506e:	e79b      	b.n	8004fa8 <_strtod_l+0x988>
 8005070:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8005074:	9b08      	ldr	r3, [sp, #32]
 8005076:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1c1      	bne.n	8005002 <_strtod_l+0x9e2>
 800507e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005082:	0d1b      	lsrs	r3, r3, #20
 8005084:	051b      	lsls	r3, r3, #20
 8005086:	429d      	cmp	r5, r3
 8005088:	d1bb      	bne.n	8005002 <_strtod_l+0x9e2>
 800508a:	4630      	mov	r0, r6
 800508c:	4639      	mov	r1, r7
 800508e:	f7fb fe1f 	bl	8000cd0 <__aeabi_d2lz>
 8005092:	f7fb faa7 	bl	80005e4 <__aeabi_l2d>
 8005096:	4602      	mov	r2, r0
 8005098:	460b      	mov	r3, r1
 800509a:	4630      	mov	r0, r6
 800509c:	4639      	mov	r1, r7
 800509e:	f7fb f917 	bl	80002d0 <__aeabi_dsub>
 80050a2:	460b      	mov	r3, r1
 80050a4:	4602      	mov	r2, r0
 80050a6:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80050aa:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80050ae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80050b0:	ea46 060a 	orr.w	r6, r6, sl
 80050b4:	431e      	orrs	r6, r3
 80050b6:	d06a      	beq.n	800518e <_strtod_l+0xb6e>
 80050b8:	a309      	add	r3, pc, #36	@ (adr r3, 80050e0 <_strtod_l+0xac0>)
 80050ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050be:	f7fb fd31 	bl	8000b24 <__aeabi_dcmplt>
 80050c2:	2800      	cmp	r0, #0
 80050c4:	f47f acd6 	bne.w	8004a74 <_strtod_l+0x454>
 80050c8:	a307      	add	r3, pc, #28	@ (adr r3, 80050e8 <_strtod_l+0xac8>)
 80050ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80050d2:	f7fb fd45 	bl	8000b60 <__aeabi_dcmpgt>
 80050d6:	2800      	cmp	r0, #0
 80050d8:	d093      	beq.n	8005002 <_strtod_l+0x9e2>
 80050da:	e4cb      	b.n	8004a74 <_strtod_l+0x454>
 80050dc:	f3af 8000 	nop.w
 80050e0:	94a03595 	.word	0x94a03595
 80050e4:	3fdfffff 	.word	0x3fdfffff
 80050e8:	35afe535 	.word	0x35afe535
 80050ec:	3fe00000 	.word	0x3fe00000
 80050f0:	39500000 	.word	0x39500000
 80050f4:	7ff00000 	.word	0x7ff00000
 80050f8:	000fffff 	.word	0x000fffff
 80050fc:	7fefffff 	.word	0x7fefffff
 8005100:	3ff00000 	.word	0x3ff00000
 8005104:	3fe00000 	.word	0x3fe00000
 8005108:	7fe00000 	.word	0x7fe00000
 800510c:	7c9fffff 	.word	0x7c9fffff
 8005110:	bff00000 	.word	0xbff00000
 8005114:	9b08      	ldr	r3, [sp, #32]
 8005116:	b323      	cbz	r3, 8005162 <_strtod_l+0xb42>
 8005118:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800511c:	d821      	bhi.n	8005162 <_strtod_l+0xb42>
 800511e:	a328      	add	r3, pc, #160	@ (adr r3, 80051c0 <_strtod_l+0xba0>)
 8005120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005124:	4630      	mov	r0, r6
 8005126:	4639      	mov	r1, r7
 8005128:	f7fb fd06 	bl	8000b38 <__aeabi_dcmple>
 800512c:	b1a0      	cbz	r0, 8005158 <_strtod_l+0xb38>
 800512e:	4639      	mov	r1, r7
 8005130:	4630      	mov	r0, r6
 8005132:	f7fb fd5d 	bl	8000bf0 <__aeabi_d2uiz>
 8005136:	2801      	cmp	r0, #1
 8005138:	bf38      	it	cc
 800513a:	2001      	movcc	r0, #1
 800513c:	f7fb fa06 	bl	800054c <__aeabi_ui2d>
 8005140:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005142:	4606      	mov	r6, r0
 8005144:	460f      	mov	r7, r1
 8005146:	b9fb      	cbnz	r3, 8005188 <_strtod_l+0xb68>
 8005148:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800514c:	9014      	str	r0, [sp, #80]	@ 0x50
 800514e:	9315      	str	r3, [sp, #84]	@ 0x54
 8005150:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8005154:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005158:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800515a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800515e:	1b5b      	subs	r3, r3, r5
 8005160:	9311      	str	r3, [sp, #68]	@ 0x44
 8005162:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005166:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800516a:	f7ff f903 	bl	8004374 <__ulp>
 800516e:	4602      	mov	r2, r0
 8005170:	460b      	mov	r3, r1
 8005172:	4650      	mov	r0, sl
 8005174:	4659      	mov	r1, fp
 8005176:	f7fb fa63 	bl	8000640 <__aeabi_dmul>
 800517a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800517e:	f7fb f8a9 	bl	80002d4 <__adddf3>
 8005182:	4682      	mov	sl, r0
 8005184:	468b      	mov	fp, r1
 8005186:	e775      	b.n	8005074 <_strtod_l+0xa54>
 8005188:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800518c:	e7e0      	b.n	8005150 <_strtod_l+0xb30>
 800518e:	a30e      	add	r3, pc, #56	@ (adr r3, 80051c8 <_strtod_l+0xba8>)
 8005190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005194:	f7fb fcc6 	bl	8000b24 <__aeabi_dcmplt>
 8005198:	e79d      	b.n	80050d6 <_strtod_l+0xab6>
 800519a:	2300      	movs	r3, #0
 800519c:	930e      	str	r3, [sp, #56]	@ 0x38
 800519e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80051a0:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80051a2:	6013      	str	r3, [r2, #0]
 80051a4:	f7ff ba79 	b.w	800469a <_strtod_l+0x7a>
 80051a8:	2a65      	cmp	r2, #101	@ 0x65
 80051aa:	f43f ab72 	beq.w	8004892 <_strtod_l+0x272>
 80051ae:	2a45      	cmp	r2, #69	@ 0x45
 80051b0:	f43f ab6f 	beq.w	8004892 <_strtod_l+0x272>
 80051b4:	2301      	movs	r3, #1
 80051b6:	f7ff bbaa 	b.w	800490e <_strtod_l+0x2ee>
 80051ba:	bf00      	nop
 80051bc:	f3af 8000 	nop.w
 80051c0:	ffc00000 	.word	0xffc00000
 80051c4:	41dfffff 	.word	0x41dfffff
 80051c8:	94a03595 	.word	0x94a03595
 80051cc:	3fcfffff 	.word	0x3fcfffff

080051d0 <_strtod_r>:
 80051d0:	4b01      	ldr	r3, [pc, #4]	@ (80051d8 <_strtod_r+0x8>)
 80051d2:	f7ff ba25 	b.w	8004620 <_strtod_l>
 80051d6:	bf00      	nop
 80051d8:	20000068 	.word	0x20000068

080051dc <_strtol_l.isra.0>:
 80051dc:	2b24      	cmp	r3, #36	@ 0x24
 80051de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051e2:	4686      	mov	lr, r0
 80051e4:	4690      	mov	r8, r2
 80051e6:	d801      	bhi.n	80051ec <_strtol_l.isra.0+0x10>
 80051e8:	2b01      	cmp	r3, #1
 80051ea:	d106      	bne.n	80051fa <_strtol_l.isra.0+0x1e>
 80051ec:	f7fd fdba 	bl	8002d64 <__errno>
 80051f0:	2316      	movs	r3, #22
 80051f2:	6003      	str	r3, [r0, #0]
 80051f4:	2000      	movs	r0, #0
 80051f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051fa:	460d      	mov	r5, r1
 80051fc:	4833      	ldr	r0, [pc, #204]	@ (80052cc <_strtol_l.isra.0+0xf0>)
 80051fe:	462a      	mov	r2, r5
 8005200:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005204:	5d06      	ldrb	r6, [r0, r4]
 8005206:	f016 0608 	ands.w	r6, r6, #8
 800520a:	d1f8      	bne.n	80051fe <_strtol_l.isra.0+0x22>
 800520c:	2c2d      	cmp	r4, #45	@ 0x2d
 800520e:	d110      	bne.n	8005232 <_strtol_l.isra.0+0x56>
 8005210:	2601      	movs	r6, #1
 8005212:	782c      	ldrb	r4, [r5, #0]
 8005214:	1c95      	adds	r5, r2, #2
 8005216:	f033 0210 	bics.w	r2, r3, #16
 800521a:	d115      	bne.n	8005248 <_strtol_l.isra.0+0x6c>
 800521c:	2c30      	cmp	r4, #48	@ 0x30
 800521e:	d10d      	bne.n	800523c <_strtol_l.isra.0+0x60>
 8005220:	782a      	ldrb	r2, [r5, #0]
 8005222:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005226:	2a58      	cmp	r2, #88	@ 0x58
 8005228:	d108      	bne.n	800523c <_strtol_l.isra.0+0x60>
 800522a:	786c      	ldrb	r4, [r5, #1]
 800522c:	3502      	adds	r5, #2
 800522e:	2310      	movs	r3, #16
 8005230:	e00a      	b.n	8005248 <_strtol_l.isra.0+0x6c>
 8005232:	2c2b      	cmp	r4, #43	@ 0x2b
 8005234:	bf04      	itt	eq
 8005236:	782c      	ldrbeq	r4, [r5, #0]
 8005238:	1c95      	addeq	r5, r2, #2
 800523a:	e7ec      	b.n	8005216 <_strtol_l.isra.0+0x3a>
 800523c:	2b00      	cmp	r3, #0
 800523e:	d1f6      	bne.n	800522e <_strtol_l.isra.0+0x52>
 8005240:	2c30      	cmp	r4, #48	@ 0x30
 8005242:	bf14      	ite	ne
 8005244:	230a      	movne	r3, #10
 8005246:	2308      	moveq	r3, #8
 8005248:	2200      	movs	r2, #0
 800524a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800524e:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8005252:	fbbc f9f3 	udiv	r9, ip, r3
 8005256:	4610      	mov	r0, r2
 8005258:	fb03 ca19 	mls	sl, r3, r9, ip
 800525c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005260:	2f09      	cmp	r7, #9
 8005262:	d80f      	bhi.n	8005284 <_strtol_l.isra.0+0xa8>
 8005264:	463c      	mov	r4, r7
 8005266:	42a3      	cmp	r3, r4
 8005268:	dd1b      	ble.n	80052a2 <_strtol_l.isra.0+0xc6>
 800526a:	1c57      	adds	r7, r2, #1
 800526c:	d007      	beq.n	800527e <_strtol_l.isra.0+0xa2>
 800526e:	4581      	cmp	r9, r0
 8005270:	d314      	bcc.n	800529c <_strtol_l.isra.0+0xc0>
 8005272:	d101      	bne.n	8005278 <_strtol_l.isra.0+0x9c>
 8005274:	45a2      	cmp	sl, r4
 8005276:	db11      	blt.n	800529c <_strtol_l.isra.0+0xc0>
 8005278:	2201      	movs	r2, #1
 800527a:	fb00 4003 	mla	r0, r0, r3, r4
 800527e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005282:	e7eb      	b.n	800525c <_strtol_l.isra.0+0x80>
 8005284:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005288:	2f19      	cmp	r7, #25
 800528a:	d801      	bhi.n	8005290 <_strtol_l.isra.0+0xb4>
 800528c:	3c37      	subs	r4, #55	@ 0x37
 800528e:	e7ea      	b.n	8005266 <_strtol_l.isra.0+0x8a>
 8005290:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005294:	2f19      	cmp	r7, #25
 8005296:	d804      	bhi.n	80052a2 <_strtol_l.isra.0+0xc6>
 8005298:	3c57      	subs	r4, #87	@ 0x57
 800529a:	e7e4      	b.n	8005266 <_strtol_l.isra.0+0x8a>
 800529c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80052a0:	e7ed      	b.n	800527e <_strtol_l.isra.0+0xa2>
 80052a2:	1c53      	adds	r3, r2, #1
 80052a4:	d108      	bne.n	80052b8 <_strtol_l.isra.0+0xdc>
 80052a6:	2322      	movs	r3, #34	@ 0x22
 80052a8:	4660      	mov	r0, ip
 80052aa:	f8ce 3000 	str.w	r3, [lr]
 80052ae:	f1b8 0f00 	cmp.w	r8, #0
 80052b2:	d0a0      	beq.n	80051f6 <_strtol_l.isra.0+0x1a>
 80052b4:	1e69      	subs	r1, r5, #1
 80052b6:	e006      	b.n	80052c6 <_strtol_l.isra.0+0xea>
 80052b8:	b106      	cbz	r6, 80052bc <_strtol_l.isra.0+0xe0>
 80052ba:	4240      	negs	r0, r0
 80052bc:	f1b8 0f00 	cmp.w	r8, #0
 80052c0:	d099      	beq.n	80051f6 <_strtol_l.isra.0+0x1a>
 80052c2:	2a00      	cmp	r2, #0
 80052c4:	d1f6      	bne.n	80052b4 <_strtol_l.isra.0+0xd8>
 80052c6:	f8c8 1000 	str.w	r1, [r8]
 80052ca:	e794      	b.n	80051f6 <_strtol_l.isra.0+0x1a>
 80052cc:	080067c1 	.word	0x080067c1

080052d0 <_strtol_r>:
 80052d0:	f7ff bf84 	b.w	80051dc <_strtol_l.isra.0>

080052d4 <__ssputs_r>:
 80052d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052d8:	461f      	mov	r7, r3
 80052da:	688e      	ldr	r6, [r1, #8]
 80052dc:	4682      	mov	sl, r0
 80052de:	42be      	cmp	r6, r7
 80052e0:	460c      	mov	r4, r1
 80052e2:	4690      	mov	r8, r2
 80052e4:	680b      	ldr	r3, [r1, #0]
 80052e6:	d82d      	bhi.n	8005344 <__ssputs_r+0x70>
 80052e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80052ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80052f0:	d026      	beq.n	8005340 <__ssputs_r+0x6c>
 80052f2:	6965      	ldr	r5, [r4, #20]
 80052f4:	6909      	ldr	r1, [r1, #16]
 80052f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80052fa:	eba3 0901 	sub.w	r9, r3, r1
 80052fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005302:	1c7b      	adds	r3, r7, #1
 8005304:	444b      	add	r3, r9
 8005306:	106d      	asrs	r5, r5, #1
 8005308:	429d      	cmp	r5, r3
 800530a:	bf38      	it	cc
 800530c:	461d      	movcc	r5, r3
 800530e:	0553      	lsls	r3, r2, #21
 8005310:	d527      	bpl.n	8005362 <__ssputs_r+0x8e>
 8005312:	4629      	mov	r1, r5
 8005314:	f7fe fc36 	bl	8003b84 <_malloc_r>
 8005318:	4606      	mov	r6, r0
 800531a:	b360      	cbz	r0, 8005376 <__ssputs_r+0xa2>
 800531c:	464a      	mov	r2, r9
 800531e:	6921      	ldr	r1, [r4, #16]
 8005320:	f000 fa14 	bl	800574c <memcpy>
 8005324:	89a3      	ldrh	r3, [r4, #12]
 8005326:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800532a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800532e:	81a3      	strh	r3, [r4, #12]
 8005330:	6126      	str	r6, [r4, #16]
 8005332:	444e      	add	r6, r9
 8005334:	6026      	str	r6, [r4, #0]
 8005336:	463e      	mov	r6, r7
 8005338:	6165      	str	r5, [r4, #20]
 800533a:	eba5 0509 	sub.w	r5, r5, r9
 800533e:	60a5      	str	r5, [r4, #8]
 8005340:	42be      	cmp	r6, r7
 8005342:	d900      	bls.n	8005346 <__ssputs_r+0x72>
 8005344:	463e      	mov	r6, r7
 8005346:	4632      	mov	r2, r6
 8005348:	4641      	mov	r1, r8
 800534a:	6820      	ldr	r0, [r4, #0]
 800534c:	f000 f9c2 	bl	80056d4 <memmove>
 8005350:	2000      	movs	r0, #0
 8005352:	68a3      	ldr	r3, [r4, #8]
 8005354:	1b9b      	subs	r3, r3, r6
 8005356:	60a3      	str	r3, [r4, #8]
 8005358:	6823      	ldr	r3, [r4, #0]
 800535a:	4433      	add	r3, r6
 800535c:	6023      	str	r3, [r4, #0]
 800535e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005362:	462a      	mov	r2, r5
 8005364:	f000 fd83 	bl	8005e6e <_realloc_r>
 8005368:	4606      	mov	r6, r0
 800536a:	2800      	cmp	r0, #0
 800536c:	d1e0      	bne.n	8005330 <__ssputs_r+0x5c>
 800536e:	4650      	mov	r0, sl
 8005370:	6921      	ldr	r1, [r4, #16]
 8005372:	f7fe fb95 	bl	8003aa0 <_free_r>
 8005376:	230c      	movs	r3, #12
 8005378:	f8ca 3000 	str.w	r3, [sl]
 800537c:	89a3      	ldrh	r3, [r4, #12]
 800537e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005382:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005386:	81a3      	strh	r3, [r4, #12]
 8005388:	e7e9      	b.n	800535e <__ssputs_r+0x8a>
	...

0800538c <_svfiprintf_r>:
 800538c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005390:	4698      	mov	r8, r3
 8005392:	898b      	ldrh	r3, [r1, #12]
 8005394:	4607      	mov	r7, r0
 8005396:	061b      	lsls	r3, r3, #24
 8005398:	460d      	mov	r5, r1
 800539a:	4614      	mov	r4, r2
 800539c:	b09d      	sub	sp, #116	@ 0x74
 800539e:	d510      	bpl.n	80053c2 <_svfiprintf_r+0x36>
 80053a0:	690b      	ldr	r3, [r1, #16]
 80053a2:	b973      	cbnz	r3, 80053c2 <_svfiprintf_r+0x36>
 80053a4:	2140      	movs	r1, #64	@ 0x40
 80053a6:	f7fe fbed 	bl	8003b84 <_malloc_r>
 80053aa:	6028      	str	r0, [r5, #0]
 80053ac:	6128      	str	r0, [r5, #16]
 80053ae:	b930      	cbnz	r0, 80053be <_svfiprintf_r+0x32>
 80053b0:	230c      	movs	r3, #12
 80053b2:	603b      	str	r3, [r7, #0]
 80053b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80053b8:	b01d      	add	sp, #116	@ 0x74
 80053ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053be:	2340      	movs	r3, #64	@ 0x40
 80053c0:	616b      	str	r3, [r5, #20]
 80053c2:	2300      	movs	r3, #0
 80053c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80053c6:	2320      	movs	r3, #32
 80053c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80053cc:	2330      	movs	r3, #48	@ 0x30
 80053ce:	f04f 0901 	mov.w	r9, #1
 80053d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80053d6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005570 <_svfiprintf_r+0x1e4>
 80053da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80053de:	4623      	mov	r3, r4
 80053e0:	469a      	mov	sl, r3
 80053e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80053e6:	b10a      	cbz	r2, 80053ec <_svfiprintf_r+0x60>
 80053e8:	2a25      	cmp	r2, #37	@ 0x25
 80053ea:	d1f9      	bne.n	80053e0 <_svfiprintf_r+0x54>
 80053ec:	ebba 0b04 	subs.w	fp, sl, r4
 80053f0:	d00b      	beq.n	800540a <_svfiprintf_r+0x7e>
 80053f2:	465b      	mov	r3, fp
 80053f4:	4622      	mov	r2, r4
 80053f6:	4629      	mov	r1, r5
 80053f8:	4638      	mov	r0, r7
 80053fa:	f7ff ff6b 	bl	80052d4 <__ssputs_r>
 80053fe:	3001      	adds	r0, #1
 8005400:	f000 80a7 	beq.w	8005552 <_svfiprintf_r+0x1c6>
 8005404:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005406:	445a      	add	r2, fp
 8005408:	9209      	str	r2, [sp, #36]	@ 0x24
 800540a:	f89a 3000 	ldrb.w	r3, [sl]
 800540e:	2b00      	cmp	r3, #0
 8005410:	f000 809f 	beq.w	8005552 <_svfiprintf_r+0x1c6>
 8005414:	2300      	movs	r3, #0
 8005416:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800541a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800541e:	f10a 0a01 	add.w	sl, sl, #1
 8005422:	9304      	str	r3, [sp, #16]
 8005424:	9307      	str	r3, [sp, #28]
 8005426:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800542a:	931a      	str	r3, [sp, #104]	@ 0x68
 800542c:	4654      	mov	r4, sl
 800542e:	2205      	movs	r2, #5
 8005430:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005434:	484e      	ldr	r0, [pc, #312]	@ (8005570 <_svfiprintf_r+0x1e4>)
 8005436:	f7fd fcc2 	bl	8002dbe <memchr>
 800543a:	9a04      	ldr	r2, [sp, #16]
 800543c:	b9d8      	cbnz	r0, 8005476 <_svfiprintf_r+0xea>
 800543e:	06d0      	lsls	r0, r2, #27
 8005440:	bf44      	itt	mi
 8005442:	2320      	movmi	r3, #32
 8005444:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005448:	0711      	lsls	r1, r2, #28
 800544a:	bf44      	itt	mi
 800544c:	232b      	movmi	r3, #43	@ 0x2b
 800544e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005452:	f89a 3000 	ldrb.w	r3, [sl]
 8005456:	2b2a      	cmp	r3, #42	@ 0x2a
 8005458:	d015      	beq.n	8005486 <_svfiprintf_r+0xfa>
 800545a:	4654      	mov	r4, sl
 800545c:	2000      	movs	r0, #0
 800545e:	f04f 0c0a 	mov.w	ip, #10
 8005462:	9a07      	ldr	r2, [sp, #28]
 8005464:	4621      	mov	r1, r4
 8005466:	f811 3b01 	ldrb.w	r3, [r1], #1
 800546a:	3b30      	subs	r3, #48	@ 0x30
 800546c:	2b09      	cmp	r3, #9
 800546e:	d94b      	bls.n	8005508 <_svfiprintf_r+0x17c>
 8005470:	b1b0      	cbz	r0, 80054a0 <_svfiprintf_r+0x114>
 8005472:	9207      	str	r2, [sp, #28]
 8005474:	e014      	b.n	80054a0 <_svfiprintf_r+0x114>
 8005476:	eba0 0308 	sub.w	r3, r0, r8
 800547a:	fa09 f303 	lsl.w	r3, r9, r3
 800547e:	4313      	orrs	r3, r2
 8005480:	46a2      	mov	sl, r4
 8005482:	9304      	str	r3, [sp, #16]
 8005484:	e7d2      	b.n	800542c <_svfiprintf_r+0xa0>
 8005486:	9b03      	ldr	r3, [sp, #12]
 8005488:	1d19      	adds	r1, r3, #4
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	9103      	str	r1, [sp, #12]
 800548e:	2b00      	cmp	r3, #0
 8005490:	bfbb      	ittet	lt
 8005492:	425b      	neglt	r3, r3
 8005494:	f042 0202 	orrlt.w	r2, r2, #2
 8005498:	9307      	strge	r3, [sp, #28]
 800549a:	9307      	strlt	r3, [sp, #28]
 800549c:	bfb8      	it	lt
 800549e:	9204      	strlt	r2, [sp, #16]
 80054a0:	7823      	ldrb	r3, [r4, #0]
 80054a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80054a4:	d10a      	bne.n	80054bc <_svfiprintf_r+0x130>
 80054a6:	7863      	ldrb	r3, [r4, #1]
 80054a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80054aa:	d132      	bne.n	8005512 <_svfiprintf_r+0x186>
 80054ac:	9b03      	ldr	r3, [sp, #12]
 80054ae:	3402      	adds	r4, #2
 80054b0:	1d1a      	adds	r2, r3, #4
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	9203      	str	r2, [sp, #12]
 80054b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80054ba:	9305      	str	r3, [sp, #20]
 80054bc:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005574 <_svfiprintf_r+0x1e8>
 80054c0:	2203      	movs	r2, #3
 80054c2:	4650      	mov	r0, sl
 80054c4:	7821      	ldrb	r1, [r4, #0]
 80054c6:	f7fd fc7a 	bl	8002dbe <memchr>
 80054ca:	b138      	cbz	r0, 80054dc <_svfiprintf_r+0x150>
 80054cc:	2240      	movs	r2, #64	@ 0x40
 80054ce:	9b04      	ldr	r3, [sp, #16]
 80054d0:	eba0 000a 	sub.w	r0, r0, sl
 80054d4:	4082      	lsls	r2, r0
 80054d6:	4313      	orrs	r3, r2
 80054d8:	3401      	adds	r4, #1
 80054da:	9304      	str	r3, [sp, #16]
 80054dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054e0:	2206      	movs	r2, #6
 80054e2:	4825      	ldr	r0, [pc, #148]	@ (8005578 <_svfiprintf_r+0x1ec>)
 80054e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80054e8:	f7fd fc69 	bl	8002dbe <memchr>
 80054ec:	2800      	cmp	r0, #0
 80054ee:	d036      	beq.n	800555e <_svfiprintf_r+0x1d2>
 80054f0:	4b22      	ldr	r3, [pc, #136]	@ (800557c <_svfiprintf_r+0x1f0>)
 80054f2:	bb1b      	cbnz	r3, 800553c <_svfiprintf_r+0x1b0>
 80054f4:	9b03      	ldr	r3, [sp, #12]
 80054f6:	3307      	adds	r3, #7
 80054f8:	f023 0307 	bic.w	r3, r3, #7
 80054fc:	3308      	adds	r3, #8
 80054fe:	9303      	str	r3, [sp, #12]
 8005500:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005502:	4433      	add	r3, r6
 8005504:	9309      	str	r3, [sp, #36]	@ 0x24
 8005506:	e76a      	b.n	80053de <_svfiprintf_r+0x52>
 8005508:	460c      	mov	r4, r1
 800550a:	2001      	movs	r0, #1
 800550c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005510:	e7a8      	b.n	8005464 <_svfiprintf_r+0xd8>
 8005512:	2300      	movs	r3, #0
 8005514:	f04f 0c0a 	mov.w	ip, #10
 8005518:	4619      	mov	r1, r3
 800551a:	3401      	adds	r4, #1
 800551c:	9305      	str	r3, [sp, #20]
 800551e:	4620      	mov	r0, r4
 8005520:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005524:	3a30      	subs	r2, #48	@ 0x30
 8005526:	2a09      	cmp	r2, #9
 8005528:	d903      	bls.n	8005532 <_svfiprintf_r+0x1a6>
 800552a:	2b00      	cmp	r3, #0
 800552c:	d0c6      	beq.n	80054bc <_svfiprintf_r+0x130>
 800552e:	9105      	str	r1, [sp, #20]
 8005530:	e7c4      	b.n	80054bc <_svfiprintf_r+0x130>
 8005532:	4604      	mov	r4, r0
 8005534:	2301      	movs	r3, #1
 8005536:	fb0c 2101 	mla	r1, ip, r1, r2
 800553a:	e7f0      	b.n	800551e <_svfiprintf_r+0x192>
 800553c:	ab03      	add	r3, sp, #12
 800553e:	9300      	str	r3, [sp, #0]
 8005540:	462a      	mov	r2, r5
 8005542:	4638      	mov	r0, r7
 8005544:	4b0e      	ldr	r3, [pc, #56]	@ (8005580 <_svfiprintf_r+0x1f4>)
 8005546:	a904      	add	r1, sp, #16
 8005548:	f7fc fccc 	bl	8001ee4 <_printf_float>
 800554c:	1c42      	adds	r2, r0, #1
 800554e:	4606      	mov	r6, r0
 8005550:	d1d6      	bne.n	8005500 <_svfiprintf_r+0x174>
 8005552:	89ab      	ldrh	r3, [r5, #12]
 8005554:	065b      	lsls	r3, r3, #25
 8005556:	f53f af2d 	bmi.w	80053b4 <_svfiprintf_r+0x28>
 800555a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800555c:	e72c      	b.n	80053b8 <_svfiprintf_r+0x2c>
 800555e:	ab03      	add	r3, sp, #12
 8005560:	9300      	str	r3, [sp, #0]
 8005562:	462a      	mov	r2, r5
 8005564:	4638      	mov	r0, r7
 8005566:	4b06      	ldr	r3, [pc, #24]	@ (8005580 <_svfiprintf_r+0x1f4>)
 8005568:	a904      	add	r1, sp, #16
 800556a:	f7fc ff59 	bl	8002420 <_printf_i>
 800556e:	e7ed      	b.n	800554c <_svfiprintf_r+0x1c0>
 8005570:	080065bb 	.word	0x080065bb
 8005574:	080065c1 	.word	0x080065c1
 8005578:	080065c5 	.word	0x080065c5
 800557c:	08001ee5 	.word	0x08001ee5
 8005580:	080052d5 	.word	0x080052d5

08005584 <__sflush_r>:
 8005584:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800558a:	0716      	lsls	r6, r2, #28
 800558c:	4605      	mov	r5, r0
 800558e:	460c      	mov	r4, r1
 8005590:	d454      	bmi.n	800563c <__sflush_r+0xb8>
 8005592:	684b      	ldr	r3, [r1, #4]
 8005594:	2b00      	cmp	r3, #0
 8005596:	dc02      	bgt.n	800559e <__sflush_r+0x1a>
 8005598:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800559a:	2b00      	cmp	r3, #0
 800559c:	dd48      	ble.n	8005630 <__sflush_r+0xac>
 800559e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80055a0:	2e00      	cmp	r6, #0
 80055a2:	d045      	beq.n	8005630 <__sflush_r+0xac>
 80055a4:	2300      	movs	r3, #0
 80055a6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80055aa:	682f      	ldr	r7, [r5, #0]
 80055ac:	6a21      	ldr	r1, [r4, #32]
 80055ae:	602b      	str	r3, [r5, #0]
 80055b0:	d030      	beq.n	8005614 <__sflush_r+0x90>
 80055b2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80055b4:	89a3      	ldrh	r3, [r4, #12]
 80055b6:	0759      	lsls	r1, r3, #29
 80055b8:	d505      	bpl.n	80055c6 <__sflush_r+0x42>
 80055ba:	6863      	ldr	r3, [r4, #4]
 80055bc:	1ad2      	subs	r2, r2, r3
 80055be:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80055c0:	b10b      	cbz	r3, 80055c6 <__sflush_r+0x42>
 80055c2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80055c4:	1ad2      	subs	r2, r2, r3
 80055c6:	2300      	movs	r3, #0
 80055c8:	4628      	mov	r0, r5
 80055ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80055cc:	6a21      	ldr	r1, [r4, #32]
 80055ce:	47b0      	blx	r6
 80055d0:	1c43      	adds	r3, r0, #1
 80055d2:	89a3      	ldrh	r3, [r4, #12]
 80055d4:	d106      	bne.n	80055e4 <__sflush_r+0x60>
 80055d6:	6829      	ldr	r1, [r5, #0]
 80055d8:	291d      	cmp	r1, #29
 80055da:	d82b      	bhi.n	8005634 <__sflush_r+0xb0>
 80055dc:	4a28      	ldr	r2, [pc, #160]	@ (8005680 <__sflush_r+0xfc>)
 80055de:	40ca      	lsrs	r2, r1
 80055e0:	07d6      	lsls	r6, r2, #31
 80055e2:	d527      	bpl.n	8005634 <__sflush_r+0xb0>
 80055e4:	2200      	movs	r2, #0
 80055e6:	6062      	str	r2, [r4, #4]
 80055e8:	6922      	ldr	r2, [r4, #16]
 80055ea:	04d9      	lsls	r1, r3, #19
 80055ec:	6022      	str	r2, [r4, #0]
 80055ee:	d504      	bpl.n	80055fa <__sflush_r+0x76>
 80055f0:	1c42      	adds	r2, r0, #1
 80055f2:	d101      	bne.n	80055f8 <__sflush_r+0x74>
 80055f4:	682b      	ldr	r3, [r5, #0]
 80055f6:	b903      	cbnz	r3, 80055fa <__sflush_r+0x76>
 80055f8:	6560      	str	r0, [r4, #84]	@ 0x54
 80055fa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80055fc:	602f      	str	r7, [r5, #0]
 80055fe:	b1b9      	cbz	r1, 8005630 <__sflush_r+0xac>
 8005600:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005604:	4299      	cmp	r1, r3
 8005606:	d002      	beq.n	800560e <__sflush_r+0x8a>
 8005608:	4628      	mov	r0, r5
 800560a:	f7fe fa49 	bl	8003aa0 <_free_r>
 800560e:	2300      	movs	r3, #0
 8005610:	6363      	str	r3, [r4, #52]	@ 0x34
 8005612:	e00d      	b.n	8005630 <__sflush_r+0xac>
 8005614:	2301      	movs	r3, #1
 8005616:	4628      	mov	r0, r5
 8005618:	47b0      	blx	r6
 800561a:	4602      	mov	r2, r0
 800561c:	1c50      	adds	r0, r2, #1
 800561e:	d1c9      	bne.n	80055b4 <__sflush_r+0x30>
 8005620:	682b      	ldr	r3, [r5, #0]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d0c6      	beq.n	80055b4 <__sflush_r+0x30>
 8005626:	2b1d      	cmp	r3, #29
 8005628:	d001      	beq.n	800562e <__sflush_r+0xaa>
 800562a:	2b16      	cmp	r3, #22
 800562c:	d11d      	bne.n	800566a <__sflush_r+0xe6>
 800562e:	602f      	str	r7, [r5, #0]
 8005630:	2000      	movs	r0, #0
 8005632:	e021      	b.n	8005678 <__sflush_r+0xf4>
 8005634:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005638:	b21b      	sxth	r3, r3
 800563a:	e01a      	b.n	8005672 <__sflush_r+0xee>
 800563c:	690f      	ldr	r7, [r1, #16]
 800563e:	2f00      	cmp	r7, #0
 8005640:	d0f6      	beq.n	8005630 <__sflush_r+0xac>
 8005642:	0793      	lsls	r3, r2, #30
 8005644:	bf18      	it	ne
 8005646:	2300      	movne	r3, #0
 8005648:	680e      	ldr	r6, [r1, #0]
 800564a:	bf08      	it	eq
 800564c:	694b      	ldreq	r3, [r1, #20]
 800564e:	1bf6      	subs	r6, r6, r7
 8005650:	600f      	str	r7, [r1, #0]
 8005652:	608b      	str	r3, [r1, #8]
 8005654:	2e00      	cmp	r6, #0
 8005656:	ddeb      	ble.n	8005630 <__sflush_r+0xac>
 8005658:	4633      	mov	r3, r6
 800565a:	463a      	mov	r2, r7
 800565c:	4628      	mov	r0, r5
 800565e:	6a21      	ldr	r1, [r4, #32]
 8005660:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005664:	47e0      	blx	ip
 8005666:	2800      	cmp	r0, #0
 8005668:	dc07      	bgt.n	800567a <__sflush_r+0xf6>
 800566a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800566e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005672:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005676:	81a3      	strh	r3, [r4, #12]
 8005678:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800567a:	4407      	add	r7, r0
 800567c:	1a36      	subs	r6, r6, r0
 800567e:	e7e9      	b.n	8005654 <__sflush_r+0xd0>
 8005680:	20400001 	.word	0x20400001

08005684 <_fflush_r>:
 8005684:	b538      	push	{r3, r4, r5, lr}
 8005686:	690b      	ldr	r3, [r1, #16]
 8005688:	4605      	mov	r5, r0
 800568a:	460c      	mov	r4, r1
 800568c:	b913      	cbnz	r3, 8005694 <_fflush_r+0x10>
 800568e:	2500      	movs	r5, #0
 8005690:	4628      	mov	r0, r5
 8005692:	bd38      	pop	{r3, r4, r5, pc}
 8005694:	b118      	cbz	r0, 800569e <_fflush_r+0x1a>
 8005696:	6a03      	ldr	r3, [r0, #32]
 8005698:	b90b      	cbnz	r3, 800569e <_fflush_r+0x1a>
 800569a:	f7fd fa75 	bl	8002b88 <__sinit>
 800569e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d0f3      	beq.n	800568e <_fflush_r+0xa>
 80056a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80056a8:	07d0      	lsls	r0, r2, #31
 80056aa:	d404      	bmi.n	80056b6 <_fflush_r+0x32>
 80056ac:	0599      	lsls	r1, r3, #22
 80056ae:	d402      	bmi.n	80056b6 <_fflush_r+0x32>
 80056b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80056b2:	f7fd fb82 	bl	8002dba <__retarget_lock_acquire_recursive>
 80056b6:	4628      	mov	r0, r5
 80056b8:	4621      	mov	r1, r4
 80056ba:	f7ff ff63 	bl	8005584 <__sflush_r>
 80056be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80056c0:	4605      	mov	r5, r0
 80056c2:	07da      	lsls	r2, r3, #31
 80056c4:	d4e4      	bmi.n	8005690 <_fflush_r+0xc>
 80056c6:	89a3      	ldrh	r3, [r4, #12]
 80056c8:	059b      	lsls	r3, r3, #22
 80056ca:	d4e1      	bmi.n	8005690 <_fflush_r+0xc>
 80056cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80056ce:	f7fd fb75 	bl	8002dbc <__retarget_lock_release_recursive>
 80056d2:	e7dd      	b.n	8005690 <_fflush_r+0xc>

080056d4 <memmove>:
 80056d4:	4288      	cmp	r0, r1
 80056d6:	b510      	push	{r4, lr}
 80056d8:	eb01 0402 	add.w	r4, r1, r2
 80056dc:	d902      	bls.n	80056e4 <memmove+0x10>
 80056de:	4284      	cmp	r4, r0
 80056e0:	4623      	mov	r3, r4
 80056e2:	d807      	bhi.n	80056f4 <memmove+0x20>
 80056e4:	1e43      	subs	r3, r0, #1
 80056e6:	42a1      	cmp	r1, r4
 80056e8:	d008      	beq.n	80056fc <memmove+0x28>
 80056ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80056ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80056f2:	e7f8      	b.n	80056e6 <memmove+0x12>
 80056f4:	4601      	mov	r1, r0
 80056f6:	4402      	add	r2, r0
 80056f8:	428a      	cmp	r2, r1
 80056fa:	d100      	bne.n	80056fe <memmove+0x2a>
 80056fc:	bd10      	pop	{r4, pc}
 80056fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005702:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005706:	e7f7      	b.n	80056f8 <memmove+0x24>

08005708 <strncmp>:
 8005708:	b510      	push	{r4, lr}
 800570a:	b16a      	cbz	r2, 8005728 <strncmp+0x20>
 800570c:	3901      	subs	r1, #1
 800570e:	1884      	adds	r4, r0, r2
 8005710:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005714:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8005718:	429a      	cmp	r2, r3
 800571a:	d103      	bne.n	8005724 <strncmp+0x1c>
 800571c:	42a0      	cmp	r0, r4
 800571e:	d001      	beq.n	8005724 <strncmp+0x1c>
 8005720:	2a00      	cmp	r2, #0
 8005722:	d1f5      	bne.n	8005710 <strncmp+0x8>
 8005724:	1ad0      	subs	r0, r2, r3
 8005726:	bd10      	pop	{r4, pc}
 8005728:	4610      	mov	r0, r2
 800572a:	e7fc      	b.n	8005726 <strncmp+0x1e>

0800572c <_sbrk_r>:
 800572c:	b538      	push	{r3, r4, r5, lr}
 800572e:	2300      	movs	r3, #0
 8005730:	4d05      	ldr	r5, [pc, #20]	@ (8005748 <_sbrk_r+0x1c>)
 8005732:	4604      	mov	r4, r0
 8005734:	4608      	mov	r0, r1
 8005736:	602b      	str	r3, [r5, #0]
 8005738:	f7fb fd38 	bl	80011ac <_sbrk>
 800573c:	1c43      	adds	r3, r0, #1
 800573e:	d102      	bne.n	8005746 <_sbrk_r+0x1a>
 8005740:	682b      	ldr	r3, [r5, #0]
 8005742:	b103      	cbz	r3, 8005746 <_sbrk_r+0x1a>
 8005744:	6023      	str	r3, [r4, #0]
 8005746:	bd38      	pop	{r3, r4, r5, pc}
 8005748:	20000334 	.word	0x20000334

0800574c <memcpy>:
 800574c:	440a      	add	r2, r1
 800574e:	4291      	cmp	r1, r2
 8005750:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005754:	d100      	bne.n	8005758 <memcpy+0xc>
 8005756:	4770      	bx	lr
 8005758:	b510      	push	{r4, lr}
 800575a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800575e:	4291      	cmp	r1, r2
 8005760:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005764:	d1f9      	bne.n	800575a <memcpy+0xe>
 8005766:	bd10      	pop	{r4, pc}

08005768 <nan>:
 8005768:	2000      	movs	r0, #0
 800576a:	4901      	ldr	r1, [pc, #4]	@ (8005770 <nan+0x8>)
 800576c:	4770      	bx	lr
 800576e:	bf00      	nop
 8005770:	7ff80000 	.word	0x7ff80000

08005774 <__assert_func>:
 8005774:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005776:	4614      	mov	r4, r2
 8005778:	461a      	mov	r2, r3
 800577a:	4b09      	ldr	r3, [pc, #36]	@ (80057a0 <__assert_func+0x2c>)
 800577c:	4605      	mov	r5, r0
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68d8      	ldr	r0, [r3, #12]
 8005782:	b14c      	cbz	r4, 8005798 <__assert_func+0x24>
 8005784:	4b07      	ldr	r3, [pc, #28]	@ (80057a4 <__assert_func+0x30>)
 8005786:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800578a:	9100      	str	r1, [sp, #0]
 800578c:	462b      	mov	r3, r5
 800578e:	4906      	ldr	r1, [pc, #24]	@ (80057a8 <__assert_func+0x34>)
 8005790:	f000 fba8 	bl	8005ee4 <fiprintf>
 8005794:	f000 fbb8 	bl	8005f08 <abort>
 8005798:	4b04      	ldr	r3, [pc, #16]	@ (80057ac <__assert_func+0x38>)
 800579a:	461c      	mov	r4, r3
 800579c:	e7f3      	b.n	8005786 <__assert_func+0x12>
 800579e:	bf00      	nop
 80057a0:	20000018 	.word	0x20000018
 80057a4:	080065d4 	.word	0x080065d4
 80057a8:	080065e1 	.word	0x080065e1
 80057ac:	0800660f 	.word	0x0800660f

080057b0 <_calloc_r>:
 80057b0:	b570      	push	{r4, r5, r6, lr}
 80057b2:	fba1 5402 	umull	r5, r4, r1, r2
 80057b6:	b934      	cbnz	r4, 80057c6 <_calloc_r+0x16>
 80057b8:	4629      	mov	r1, r5
 80057ba:	f7fe f9e3 	bl	8003b84 <_malloc_r>
 80057be:	4606      	mov	r6, r0
 80057c0:	b928      	cbnz	r0, 80057ce <_calloc_r+0x1e>
 80057c2:	4630      	mov	r0, r6
 80057c4:	bd70      	pop	{r4, r5, r6, pc}
 80057c6:	220c      	movs	r2, #12
 80057c8:	2600      	movs	r6, #0
 80057ca:	6002      	str	r2, [r0, #0]
 80057cc:	e7f9      	b.n	80057c2 <_calloc_r+0x12>
 80057ce:	462a      	mov	r2, r5
 80057d0:	4621      	mov	r1, r4
 80057d2:	f7fd fa74 	bl	8002cbe <memset>
 80057d6:	e7f4      	b.n	80057c2 <_calloc_r+0x12>

080057d8 <rshift>:
 80057d8:	6903      	ldr	r3, [r0, #16]
 80057da:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80057de:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80057e2:	f100 0414 	add.w	r4, r0, #20
 80057e6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80057ea:	dd46      	ble.n	800587a <rshift+0xa2>
 80057ec:	f011 011f 	ands.w	r1, r1, #31
 80057f0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80057f4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80057f8:	d10c      	bne.n	8005814 <rshift+0x3c>
 80057fa:	4629      	mov	r1, r5
 80057fc:	f100 0710 	add.w	r7, r0, #16
 8005800:	42b1      	cmp	r1, r6
 8005802:	d335      	bcc.n	8005870 <rshift+0x98>
 8005804:	1a9b      	subs	r3, r3, r2
 8005806:	009b      	lsls	r3, r3, #2
 8005808:	1eea      	subs	r2, r5, #3
 800580a:	4296      	cmp	r6, r2
 800580c:	bf38      	it	cc
 800580e:	2300      	movcc	r3, #0
 8005810:	4423      	add	r3, r4
 8005812:	e015      	b.n	8005840 <rshift+0x68>
 8005814:	46a1      	mov	r9, r4
 8005816:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800581a:	f1c1 0820 	rsb	r8, r1, #32
 800581e:	40cf      	lsrs	r7, r1
 8005820:	f105 0e04 	add.w	lr, r5, #4
 8005824:	4576      	cmp	r6, lr
 8005826:	46f4      	mov	ip, lr
 8005828:	d816      	bhi.n	8005858 <rshift+0x80>
 800582a:	1a9a      	subs	r2, r3, r2
 800582c:	0092      	lsls	r2, r2, #2
 800582e:	3a04      	subs	r2, #4
 8005830:	3501      	adds	r5, #1
 8005832:	42ae      	cmp	r6, r5
 8005834:	bf38      	it	cc
 8005836:	2200      	movcc	r2, #0
 8005838:	18a3      	adds	r3, r4, r2
 800583a:	50a7      	str	r7, [r4, r2]
 800583c:	b107      	cbz	r7, 8005840 <rshift+0x68>
 800583e:	3304      	adds	r3, #4
 8005840:	42a3      	cmp	r3, r4
 8005842:	eba3 0204 	sub.w	r2, r3, r4
 8005846:	bf08      	it	eq
 8005848:	2300      	moveq	r3, #0
 800584a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800584e:	6102      	str	r2, [r0, #16]
 8005850:	bf08      	it	eq
 8005852:	6143      	streq	r3, [r0, #20]
 8005854:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005858:	f8dc c000 	ldr.w	ip, [ip]
 800585c:	fa0c fc08 	lsl.w	ip, ip, r8
 8005860:	ea4c 0707 	orr.w	r7, ip, r7
 8005864:	f849 7b04 	str.w	r7, [r9], #4
 8005868:	f85e 7b04 	ldr.w	r7, [lr], #4
 800586c:	40cf      	lsrs	r7, r1
 800586e:	e7d9      	b.n	8005824 <rshift+0x4c>
 8005870:	f851 cb04 	ldr.w	ip, [r1], #4
 8005874:	f847 cf04 	str.w	ip, [r7, #4]!
 8005878:	e7c2      	b.n	8005800 <rshift+0x28>
 800587a:	4623      	mov	r3, r4
 800587c:	e7e0      	b.n	8005840 <rshift+0x68>

0800587e <__hexdig_fun>:
 800587e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8005882:	2b09      	cmp	r3, #9
 8005884:	d802      	bhi.n	800588c <__hexdig_fun+0xe>
 8005886:	3820      	subs	r0, #32
 8005888:	b2c0      	uxtb	r0, r0
 800588a:	4770      	bx	lr
 800588c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8005890:	2b05      	cmp	r3, #5
 8005892:	d801      	bhi.n	8005898 <__hexdig_fun+0x1a>
 8005894:	3847      	subs	r0, #71	@ 0x47
 8005896:	e7f7      	b.n	8005888 <__hexdig_fun+0xa>
 8005898:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800589c:	2b05      	cmp	r3, #5
 800589e:	d801      	bhi.n	80058a4 <__hexdig_fun+0x26>
 80058a0:	3827      	subs	r0, #39	@ 0x27
 80058a2:	e7f1      	b.n	8005888 <__hexdig_fun+0xa>
 80058a4:	2000      	movs	r0, #0
 80058a6:	4770      	bx	lr

080058a8 <__gethex>:
 80058a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058ac:	468a      	mov	sl, r1
 80058ae:	4690      	mov	r8, r2
 80058b0:	b085      	sub	sp, #20
 80058b2:	9302      	str	r3, [sp, #8]
 80058b4:	680b      	ldr	r3, [r1, #0]
 80058b6:	9001      	str	r0, [sp, #4]
 80058b8:	1c9c      	adds	r4, r3, #2
 80058ba:	46a1      	mov	r9, r4
 80058bc:	f814 0b01 	ldrb.w	r0, [r4], #1
 80058c0:	2830      	cmp	r0, #48	@ 0x30
 80058c2:	d0fa      	beq.n	80058ba <__gethex+0x12>
 80058c4:	eba9 0303 	sub.w	r3, r9, r3
 80058c8:	f1a3 0b02 	sub.w	fp, r3, #2
 80058cc:	f7ff ffd7 	bl	800587e <__hexdig_fun>
 80058d0:	4605      	mov	r5, r0
 80058d2:	2800      	cmp	r0, #0
 80058d4:	d168      	bne.n	80059a8 <__gethex+0x100>
 80058d6:	2201      	movs	r2, #1
 80058d8:	4648      	mov	r0, r9
 80058da:	499f      	ldr	r1, [pc, #636]	@ (8005b58 <__gethex+0x2b0>)
 80058dc:	f7ff ff14 	bl	8005708 <strncmp>
 80058e0:	4607      	mov	r7, r0
 80058e2:	2800      	cmp	r0, #0
 80058e4:	d167      	bne.n	80059b6 <__gethex+0x10e>
 80058e6:	f899 0001 	ldrb.w	r0, [r9, #1]
 80058ea:	4626      	mov	r6, r4
 80058ec:	f7ff ffc7 	bl	800587e <__hexdig_fun>
 80058f0:	2800      	cmp	r0, #0
 80058f2:	d062      	beq.n	80059ba <__gethex+0x112>
 80058f4:	4623      	mov	r3, r4
 80058f6:	7818      	ldrb	r0, [r3, #0]
 80058f8:	4699      	mov	r9, r3
 80058fa:	2830      	cmp	r0, #48	@ 0x30
 80058fc:	f103 0301 	add.w	r3, r3, #1
 8005900:	d0f9      	beq.n	80058f6 <__gethex+0x4e>
 8005902:	f7ff ffbc 	bl	800587e <__hexdig_fun>
 8005906:	fab0 f580 	clz	r5, r0
 800590a:	f04f 0b01 	mov.w	fp, #1
 800590e:	096d      	lsrs	r5, r5, #5
 8005910:	464a      	mov	r2, r9
 8005912:	4616      	mov	r6, r2
 8005914:	7830      	ldrb	r0, [r6, #0]
 8005916:	3201      	adds	r2, #1
 8005918:	f7ff ffb1 	bl	800587e <__hexdig_fun>
 800591c:	2800      	cmp	r0, #0
 800591e:	d1f8      	bne.n	8005912 <__gethex+0x6a>
 8005920:	2201      	movs	r2, #1
 8005922:	4630      	mov	r0, r6
 8005924:	498c      	ldr	r1, [pc, #560]	@ (8005b58 <__gethex+0x2b0>)
 8005926:	f7ff feef 	bl	8005708 <strncmp>
 800592a:	2800      	cmp	r0, #0
 800592c:	d13f      	bne.n	80059ae <__gethex+0x106>
 800592e:	b944      	cbnz	r4, 8005942 <__gethex+0x9a>
 8005930:	1c74      	adds	r4, r6, #1
 8005932:	4622      	mov	r2, r4
 8005934:	4616      	mov	r6, r2
 8005936:	7830      	ldrb	r0, [r6, #0]
 8005938:	3201      	adds	r2, #1
 800593a:	f7ff ffa0 	bl	800587e <__hexdig_fun>
 800593e:	2800      	cmp	r0, #0
 8005940:	d1f8      	bne.n	8005934 <__gethex+0x8c>
 8005942:	1ba4      	subs	r4, r4, r6
 8005944:	00a7      	lsls	r7, r4, #2
 8005946:	7833      	ldrb	r3, [r6, #0]
 8005948:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800594c:	2b50      	cmp	r3, #80	@ 0x50
 800594e:	d13e      	bne.n	80059ce <__gethex+0x126>
 8005950:	7873      	ldrb	r3, [r6, #1]
 8005952:	2b2b      	cmp	r3, #43	@ 0x2b
 8005954:	d033      	beq.n	80059be <__gethex+0x116>
 8005956:	2b2d      	cmp	r3, #45	@ 0x2d
 8005958:	d034      	beq.n	80059c4 <__gethex+0x11c>
 800595a:	2400      	movs	r4, #0
 800595c:	1c71      	adds	r1, r6, #1
 800595e:	7808      	ldrb	r0, [r1, #0]
 8005960:	f7ff ff8d 	bl	800587e <__hexdig_fun>
 8005964:	1e43      	subs	r3, r0, #1
 8005966:	b2db      	uxtb	r3, r3
 8005968:	2b18      	cmp	r3, #24
 800596a:	d830      	bhi.n	80059ce <__gethex+0x126>
 800596c:	f1a0 0210 	sub.w	r2, r0, #16
 8005970:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005974:	f7ff ff83 	bl	800587e <__hexdig_fun>
 8005978:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800597c:	fa5f fc8c 	uxtb.w	ip, ip
 8005980:	f1bc 0f18 	cmp.w	ip, #24
 8005984:	f04f 030a 	mov.w	r3, #10
 8005988:	d91e      	bls.n	80059c8 <__gethex+0x120>
 800598a:	b104      	cbz	r4, 800598e <__gethex+0xe6>
 800598c:	4252      	negs	r2, r2
 800598e:	4417      	add	r7, r2
 8005990:	f8ca 1000 	str.w	r1, [sl]
 8005994:	b1ed      	cbz	r5, 80059d2 <__gethex+0x12a>
 8005996:	f1bb 0f00 	cmp.w	fp, #0
 800599a:	bf0c      	ite	eq
 800599c:	2506      	moveq	r5, #6
 800599e:	2500      	movne	r5, #0
 80059a0:	4628      	mov	r0, r5
 80059a2:	b005      	add	sp, #20
 80059a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059a8:	2500      	movs	r5, #0
 80059aa:	462c      	mov	r4, r5
 80059ac:	e7b0      	b.n	8005910 <__gethex+0x68>
 80059ae:	2c00      	cmp	r4, #0
 80059b0:	d1c7      	bne.n	8005942 <__gethex+0x9a>
 80059b2:	4627      	mov	r7, r4
 80059b4:	e7c7      	b.n	8005946 <__gethex+0x9e>
 80059b6:	464e      	mov	r6, r9
 80059b8:	462f      	mov	r7, r5
 80059ba:	2501      	movs	r5, #1
 80059bc:	e7c3      	b.n	8005946 <__gethex+0x9e>
 80059be:	2400      	movs	r4, #0
 80059c0:	1cb1      	adds	r1, r6, #2
 80059c2:	e7cc      	b.n	800595e <__gethex+0xb6>
 80059c4:	2401      	movs	r4, #1
 80059c6:	e7fb      	b.n	80059c0 <__gethex+0x118>
 80059c8:	fb03 0002 	mla	r0, r3, r2, r0
 80059cc:	e7ce      	b.n	800596c <__gethex+0xc4>
 80059ce:	4631      	mov	r1, r6
 80059d0:	e7de      	b.n	8005990 <__gethex+0xe8>
 80059d2:	4629      	mov	r1, r5
 80059d4:	eba6 0309 	sub.w	r3, r6, r9
 80059d8:	3b01      	subs	r3, #1
 80059da:	2b07      	cmp	r3, #7
 80059dc:	dc0a      	bgt.n	80059f4 <__gethex+0x14c>
 80059de:	9801      	ldr	r0, [sp, #4]
 80059e0:	f7fe f95c 	bl	8003c9c <_Balloc>
 80059e4:	4604      	mov	r4, r0
 80059e6:	b940      	cbnz	r0, 80059fa <__gethex+0x152>
 80059e8:	4602      	mov	r2, r0
 80059ea:	21e4      	movs	r1, #228	@ 0xe4
 80059ec:	4b5b      	ldr	r3, [pc, #364]	@ (8005b5c <__gethex+0x2b4>)
 80059ee:	485c      	ldr	r0, [pc, #368]	@ (8005b60 <__gethex+0x2b8>)
 80059f0:	f7ff fec0 	bl	8005774 <__assert_func>
 80059f4:	3101      	adds	r1, #1
 80059f6:	105b      	asrs	r3, r3, #1
 80059f8:	e7ef      	b.n	80059da <__gethex+0x132>
 80059fa:	2300      	movs	r3, #0
 80059fc:	f100 0a14 	add.w	sl, r0, #20
 8005a00:	4655      	mov	r5, sl
 8005a02:	469b      	mov	fp, r3
 8005a04:	45b1      	cmp	r9, r6
 8005a06:	d337      	bcc.n	8005a78 <__gethex+0x1d0>
 8005a08:	f845 bb04 	str.w	fp, [r5], #4
 8005a0c:	eba5 050a 	sub.w	r5, r5, sl
 8005a10:	10ad      	asrs	r5, r5, #2
 8005a12:	6125      	str	r5, [r4, #16]
 8005a14:	4658      	mov	r0, fp
 8005a16:	f7fe fa33 	bl	8003e80 <__hi0bits>
 8005a1a:	016d      	lsls	r5, r5, #5
 8005a1c:	f8d8 6000 	ldr.w	r6, [r8]
 8005a20:	1a2d      	subs	r5, r5, r0
 8005a22:	42b5      	cmp	r5, r6
 8005a24:	dd54      	ble.n	8005ad0 <__gethex+0x228>
 8005a26:	1bad      	subs	r5, r5, r6
 8005a28:	4629      	mov	r1, r5
 8005a2a:	4620      	mov	r0, r4
 8005a2c:	f7fe fdb5 	bl	800459a <__any_on>
 8005a30:	4681      	mov	r9, r0
 8005a32:	b178      	cbz	r0, 8005a54 <__gethex+0x1ac>
 8005a34:	f04f 0901 	mov.w	r9, #1
 8005a38:	1e6b      	subs	r3, r5, #1
 8005a3a:	1159      	asrs	r1, r3, #5
 8005a3c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8005a40:	f003 021f 	and.w	r2, r3, #31
 8005a44:	fa09 f202 	lsl.w	r2, r9, r2
 8005a48:	420a      	tst	r2, r1
 8005a4a:	d003      	beq.n	8005a54 <__gethex+0x1ac>
 8005a4c:	454b      	cmp	r3, r9
 8005a4e:	dc36      	bgt.n	8005abe <__gethex+0x216>
 8005a50:	f04f 0902 	mov.w	r9, #2
 8005a54:	4629      	mov	r1, r5
 8005a56:	4620      	mov	r0, r4
 8005a58:	f7ff febe 	bl	80057d8 <rshift>
 8005a5c:	442f      	add	r7, r5
 8005a5e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005a62:	42bb      	cmp	r3, r7
 8005a64:	da42      	bge.n	8005aec <__gethex+0x244>
 8005a66:	4621      	mov	r1, r4
 8005a68:	9801      	ldr	r0, [sp, #4]
 8005a6a:	f7fe f957 	bl	8003d1c <_Bfree>
 8005a6e:	2300      	movs	r3, #0
 8005a70:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005a72:	25a3      	movs	r5, #163	@ 0xa3
 8005a74:	6013      	str	r3, [r2, #0]
 8005a76:	e793      	b.n	80059a0 <__gethex+0xf8>
 8005a78:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8005a7c:	2a2e      	cmp	r2, #46	@ 0x2e
 8005a7e:	d012      	beq.n	8005aa6 <__gethex+0x1fe>
 8005a80:	2b20      	cmp	r3, #32
 8005a82:	d104      	bne.n	8005a8e <__gethex+0x1e6>
 8005a84:	f845 bb04 	str.w	fp, [r5], #4
 8005a88:	f04f 0b00 	mov.w	fp, #0
 8005a8c:	465b      	mov	r3, fp
 8005a8e:	7830      	ldrb	r0, [r6, #0]
 8005a90:	9303      	str	r3, [sp, #12]
 8005a92:	f7ff fef4 	bl	800587e <__hexdig_fun>
 8005a96:	9b03      	ldr	r3, [sp, #12]
 8005a98:	f000 000f 	and.w	r0, r0, #15
 8005a9c:	4098      	lsls	r0, r3
 8005a9e:	ea4b 0b00 	orr.w	fp, fp, r0
 8005aa2:	3304      	adds	r3, #4
 8005aa4:	e7ae      	b.n	8005a04 <__gethex+0x15c>
 8005aa6:	45b1      	cmp	r9, r6
 8005aa8:	d8ea      	bhi.n	8005a80 <__gethex+0x1d8>
 8005aaa:	2201      	movs	r2, #1
 8005aac:	4630      	mov	r0, r6
 8005aae:	492a      	ldr	r1, [pc, #168]	@ (8005b58 <__gethex+0x2b0>)
 8005ab0:	9303      	str	r3, [sp, #12]
 8005ab2:	f7ff fe29 	bl	8005708 <strncmp>
 8005ab6:	9b03      	ldr	r3, [sp, #12]
 8005ab8:	2800      	cmp	r0, #0
 8005aba:	d1e1      	bne.n	8005a80 <__gethex+0x1d8>
 8005abc:	e7a2      	b.n	8005a04 <__gethex+0x15c>
 8005abe:	4620      	mov	r0, r4
 8005ac0:	1ea9      	subs	r1, r5, #2
 8005ac2:	f7fe fd6a 	bl	800459a <__any_on>
 8005ac6:	2800      	cmp	r0, #0
 8005ac8:	d0c2      	beq.n	8005a50 <__gethex+0x1a8>
 8005aca:	f04f 0903 	mov.w	r9, #3
 8005ace:	e7c1      	b.n	8005a54 <__gethex+0x1ac>
 8005ad0:	da09      	bge.n	8005ae6 <__gethex+0x23e>
 8005ad2:	1b75      	subs	r5, r6, r5
 8005ad4:	4621      	mov	r1, r4
 8005ad6:	462a      	mov	r2, r5
 8005ad8:	9801      	ldr	r0, [sp, #4]
 8005ada:	f7fe fb2f 	bl	800413c <__lshift>
 8005ade:	4604      	mov	r4, r0
 8005ae0:	1b7f      	subs	r7, r7, r5
 8005ae2:	f100 0a14 	add.w	sl, r0, #20
 8005ae6:	f04f 0900 	mov.w	r9, #0
 8005aea:	e7b8      	b.n	8005a5e <__gethex+0x1b6>
 8005aec:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8005af0:	42bd      	cmp	r5, r7
 8005af2:	dd6f      	ble.n	8005bd4 <__gethex+0x32c>
 8005af4:	1bed      	subs	r5, r5, r7
 8005af6:	42ae      	cmp	r6, r5
 8005af8:	dc34      	bgt.n	8005b64 <__gethex+0x2bc>
 8005afa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005afe:	2b02      	cmp	r3, #2
 8005b00:	d022      	beq.n	8005b48 <__gethex+0x2a0>
 8005b02:	2b03      	cmp	r3, #3
 8005b04:	d024      	beq.n	8005b50 <__gethex+0x2a8>
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d115      	bne.n	8005b36 <__gethex+0x28e>
 8005b0a:	42ae      	cmp	r6, r5
 8005b0c:	d113      	bne.n	8005b36 <__gethex+0x28e>
 8005b0e:	2e01      	cmp	r6, #1
 8005b10:	d10b      	bne.n	8005b2a <__gethex+0x282>
 8005b12:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005b16:	9a02      	ldr	r2, [sp, #8]
 8005b18:	2562      	movs	r5, #98	@ 0x62
 8005b1a:	6013      	str	r3, [r2, #0]
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	6123      	str	r3, [r4, #16]
 8005b20:	f8ca 3000 	str.w	r3, [sl]
 8005b24:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005b26:	601c      	str	r4, [r3, #0]
 8005b28:	e73a      	b.n	80059a0 <__gethex+0xf8>
 8005b2a:	4620      	mov	r0, r4
 8005b2c:	1e71      	subs	r1, r6, #1
 8005b2e:	f7fe fd34 	bl	800459a <__any_on>
 8005b32:	2800      	cmp	r0, #0
 8005b34:	d1ed      	bne.n	8005b12 <__gethex+0x26a>
 8005b36:	4621      	mov	r1, r4
 8005b38:	9801      	ldr	r0, [sp, #4]
 8005b3a:	f7fe f8ef 	bl	8003d1c <_Bfree>
 8005b3e:	2300      	movs	r3, #0
 8005b40:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005b42:	2550      	movs	r5, #80	@ 0x50
 8005b44:	6013      	str	r3, [r2, #0]
 8005b46:	e72b      	b.n	80059a0 <__gethex+0xf8>
 8005b48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d1f3      	bne.n	8005b36 <__gethex+0x28e>
 8005b4e:	e7e0      	b.n	8005b12 <__gethex+0x26a>
 8005b50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d1dd      	bne.n	8005b12 <__gethex+0x26a>
 8005b56:	e7ee      	b.n	8005b36 <__gethex+0x28e>
 8005b58:	080065b9 	.word	0x080065b9
 8005b5c:	0800654f 	.word	0x0800654f
 8005b60:	08006610 	.word	0x08006610
 8005b64:	1e6f      	subs	r7, r5, #1
 8005b66:	f1b9 0f00 	cmp.w	r9, #0
 8005b6a:	d130      	bne.n	8005bce <__gethex+0x326>
 8005b6c:	b127      	cbz	r7, 8005b78 <__gethex+0x2d0>
 8005b6e:	4639      	mov	r1, r7
 8005b70:	4620      	mov	r0, r4
 8005b72:	f7fe fd12 	bl	800459a <__any_on>
 8005b76:	4681      	mov	r9, r0
 8005b78:	2301      	movs	r3, #1
 8005b7a:	4629      	mov	r1, r5
 8005b7c:	1b76      	subs	r6, r6, r5
 8005b7e:	2502      	movs	r5, #2
 8005b80:	117a      	asrs	r2, r7, #5
 8005b82:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8005b86:	f007 071f 	and.w	r7, r7, #31
 8005b8a:	40bb      	lsls	r3, r7
 8005b8c:	4213      	tst	r3, r2
 8005b8e:	4620      	mov	r0, r4
 8005b90:	bf18      	it	ne
 8005b92:	f049 0902 	orrne.w	r9, r9, #2
 8005b96:	f7ff fe1f 	bl	80057d8 <rshift>
 8005b9a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8005b9e:	f1b9 0f00 	cmp.w	r9, #0
 8005ba2:	d047      	beq.n	8005c34 <__gethex+0x38c>
 8005ba4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005ba8:	2b02      	cmp	r3, #2
 8005baa:	d015      	beq.n	8005bd8 <__gethex+0x330>
 8005bac:	2b03      	cmp	r3, #3
 8005bae:	d017      	beq.n	8005be0 <__gethex+0x338>
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d109      	bne.n	8005bc8 <__gethex+0x320>
 8005bb4:	f019 0f02 	tst.w	r9, #2
 8005bb8:	d006      	beq.n	8005bc8 <__gethex+0x320>
 8005bba:	f8da 3000 	ldr.w	r3, [sl]
 8005bbe:	ea49 0903 	orr.w	r9, r9, r3
 8005bc2:	f019 0f01 	tst.w	r9, #1
 8005bc6:	d10e      	bne.n	8005be6 <__gethex+0x33e>
 8005bc8:	f045 0510 	orr.w	r5, r5, #16
 8005bcc:	e032      	b.n	8005c34 <__gethex+0x38c>
 8005bce:	f04f 0901 	mov.w	r9, #1
 8005bd2:	e7d1      	b.n	8005b78 <__gethex+0x2d0>
 8005bd4:	2501      	movs	r5, #1
 8005bd6:	e7e2      	b.n	8005b9e <__gethex+0x2f6>
 8005bd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005bda:	f1c3 0301 	rsb	r3, r3, #1
 8005bde:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005be0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d0f0      	beq.n	8005bc8 <__gethex+0x320>
 8005be6:	f04f 0c00 	mov.w	ip, #0
 8005bea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8005bee:	f104 0314 	add.w	r3, r4, #20
 8005bf2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8005bf6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c00:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8005c04:	d01b      	beq.n	8005c3e <__gethex+0x396>
 8005c06:	3201      	adds	r2, #1
 8005c08:	6002      	str	r2, [r0, #0]
 8005c0a:	2d02      	cmp	r5, #2
 8005c0c:	f104 0314 	add.w	r3, r4, #20
 8005c10:	d13c      	bne.n	8005c8c <__gethex+0x3e4>
 8005c12:	f8d8 2000 	ldr.w	r2, [r8]
 8005c16:	3a01      	subs	r2, #1
 8005c18:	42b2      	cmp	r2, r6
 8005c1a:	d109      	bne.n	8005c30 <__gethex+0x388>
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	1171      	asrs	r1, r6, #5
 8005c20:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005c24:	f006 061f 	and.w	r6, r6, #31
 8005c28:	fa02 f606 	lsl.w	r6, r2, r6
 8005c2c:	421e      	tst	r6, r3
 8005c2e:	d13a      	bne.n	8005ca6 <__gethex+0x3fe>
 8005c30:	f045 0520 	orr.w	r5, r5, #32
 8005c34:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005c36:	601c      	str	r4, [r3, #0]
 8005c38:	9b02      	ldr	r3, [sp, #8]
 8005c3a:	601f      	str	r7, [r3, #0]
 8005c3c:	e6b0      	b.n	80059a0 <__gethex+0xf8>
 8005c3e:	4299      	cmp	r1, r3
 8005c40:	f843 cc04 	str.w	ip, [r3, #-4]
 8005c44:	d8d9      	bhi.n	8005bfa <__gethex+0x352>
 8005c46:	68a3      	ldr	r3, [r4, #8]
 8005c48:	459b      	cmp	fp, r3
 8005c4a:	db17      	blt.n	8005c7c <__gethex+0x3d4>
 8005c4c:	6861      	ldr	r1, [r4, #4]
 8005c4e:	9801      	ldr	r0, [sp, #4]
 8005c50:	3101      	adds	r1, #1
 8005c52:	f7fe f823 	bl	8003c9c <_Balloc>
 8005c56:	4681      	mov	r9, r0
 8005c58:	b918      	cbnz	r0, 8005c62 <__gethex+0x3ba>
 8005c5a:	4602      	mov	r2, r0
 8005c5c:	2184      	movs	r1, #132	@ 0x84
 8005c5e:	4b19      	ldr	r3, [pc, #100]	@ (8005cc4 <__gethex+0x41c>)
 8005c60:	e6c5      	b.n	80059ee <__gethex+0x146>
 8005c62:	6922      	ldr	r2, [r4, #16]
 8005c64:	f104 010c 	add.w	r1, r4, #12
 8005c68:	3202      	adds	r2, #2
 8005c6a:	0092      	lsls	r2, r2, #2
 8005c6c:	300c      	adds	r0, #12
 8005c6e:	f7ff fd6d 	bl	800574c <memcpy>
 8005c72:	4621      	mov	r1, r4
 8005c74:	9801      	ldr	r0, [sp, #4]
 8005c76:	f7fe f851 	bl	8003d1c <_Bfree>
 8005c7a:	464c      	mov	r4, r9
 8005c7c:	6923      	ldr	r3, [r4, #16]
 8005c7e:	1c5a      	adds	r2, r3, #1
 8005c80:	6122      	str	r2, [r4, #16]
 8005c82:	2201      	movs	r2, #1
 8005c84:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005c88:	615a      	str	r2, [r3, #20]
 8005c8a:	e7be      	b.n	8005c0a <__gethex+0x362>
 8005c8c:	6922      	ldr	r2, [r4, #16]
 8005c8e:	455a      	cmp	r2, fp
 8005c90:	dd0b      	ble.n	8005caa <__gethex+0x402>
 8005c92:	2101      	movs	r1, #1
 8005c94:	4620      	mov	r0, r4
 8005c96:	f7ff fd9f 	bl	80057d8 <rshift>
 8005c9a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005c9e:	3701      	adds	r7, #1
 8005ca0:	42bb      	cmp	r3, r7
 8005ca2:	f6ff aee0 	blt.w	8005a66 <__gethex+0x1be>
 8005ca6:	2501      	movs	r5, #1
 8005ca8:	e7c2      	b.n	8005c30 <__gethex+0x388>
 8005caa:	f016 061f 	ands.w	r6, r6, #31
 8005cae:	d0fa      	beq.n	8005ca6 <__gethex+0x3fe>
 8005cb0:	4453      	add	r3, sl
 8005cb2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8005cb6:	f7fe f8e3 	bl	8003e80 <__hi0bits>
 8005cba:	f1c6 0620 	rsb	r6, r6, #32
 8005cbe:	42b0      	cmp	r0, r6
 8005cc0:	dbe7      	blt.n	8005c92 <__gethex+0x3ea>
 8005cc2:	e7f0      	b.n	8005ca6 <__gethex+0x3fe>
 8005cc4:	0800654f 	.word	0x0800654f

08005cc8 <L_shift>:
 8005cc8:	f1c2 0208 	rsb	r2, r2, #8
 8005ccc:	0092      	lsls	r2, r2, #2
 8005cce:	b570      	push	{r4, r5, r6, lr}
 8005cd0:	f1c2 0620 	rsb	r6, r2, #32
 8005cd4:	6843      	ldr	r3, [r0, #4]
 8005cd6:	6804      	ldr	r4, [r0, #0]
 8005cd8:	fa03 f506 	lsl.w	r5, r3, r6
 8005cdc:	432c      	orrs	r4, r5
 8005cde:	40d3      	lsrs	r3, r2
 8005ce0:	6004      	str	r4, [r0, #0]
 8005ce2:	f840 3f04 	str.w	r3, [r0, #4]!
 8005ce6:	4288      	cmp	r0, r1
 8005ce8:	d3f4      	bcc.n	8005cd4 <L_shift+0xc>
 8005cea:	bd70      	pop	{r4, r5, r6, pc}

08005cec <__match>:
 8005cec:	b530      	push	{r4, r5, lr}
 8005cee:	6803      	ldr	r3, [r0, #0]
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005cf6:	b914      	cbnz	r4, 8005cfe <__match+0x12>
 8005cf8:	6003      	str	r3, [r0, #0]
 8005cfa:	2001      	movs	r0, #1
 8005cfc:	bd30      	pop	{r4, r5, pc}
 8005cfe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d02:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8005d06:	2d19      	cmp	r5, #25
 8005d08:	bf98      	it	ls
 8005d0a:	3220      	addls	r2, #32
 8005d0c:	42a2      	cmp	r2, r4
 8005d0e:	d0f0      	beq.n	8005cf2 <__match+0x6>
 8005d10:	2000      	movs	r0, #0
 8005d12:	e7f3      	b.n	8005cfc <__match+0x10>

08005d14 <__hexnan>:
 8005d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d18:	2500      	movs	r5, #0
 8005d1a:	680b      	ldr	r3, [r1, #0]
 8005d1c:	4682      	mov	sl, r0
 8005d1e:	115e      	asrs	r6, r3, #5
 8005d20:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8005d24:	f013 031f 	ands.w	r3, r3, #31
 8005d28:	bf18      	it	ne
 8005d2a:	3604      	addne	r6, #4
 8005d2c:	1f37      	subs	r7, r6, #4
 8005d2e:	4690      	mov	r8, r2
 8005d30:	46b9      	mov	r9, r7
 8005d32:	463c      	mov	r4, r7
 8005d34:	46ab      	mov	fp, r5
 8005d36:	b087      	sub	sp, #28
 8005d38:	6801      	ldr	r1, [r0, #0]
 8005d3a:	9301      	str	r3, [sp, #4]
 8005d3c:	f846 5c04 	str.w	r5, [r6, #-4]
 8005d40:	9502      	str	r5, [sp, #8]
 8005d42:	784a      	ldrb	r2, [r1, #1]
 8005d44:	1c4b      	adds	r3, r1, #1
 8005d46:	9303      	str	r3, [sp, #12]
 8005d48:	b342      	cbz	r2, 8005d9c <__hexnan+0x88>
 8005d4a:	4610      	mov	r0, r2
 8005d4c:	9105      	str	r1, [sp, #20]
 8005d4e:	9204      	str	r2, [sp, #16]
 8005d50:	f7ff fd95 	bl	800587e <__hexdig_fun>
 8005d54:	2800      	cmp	r0, #0
 8005d56:	d151      	bne.n	8005dfc <__hexnan+0xe8>
 8005d58:	9a04      	ldr	r2, [sp, #16]
 8005d5a:	9905      	ldr	r1, [sp, #20]
 8005d5c:	2a20      	cmp	r2, #32
 8005d5e:	d818      	bhi.n	8005d92 <__hexnan+0x7e>
 8005d60:	9b02      	ldr	r3, [sp, #8]
 8005d62:	459b      	cmp	fp, r3
 8005d64:	dd13      	ble.n	8005d8e <__hexnan+0x7a>
 8005d66:	454c      	cmp	r4, r9
 8005d68:	d206      	bcs.n	8005d78 <__hexnan+0x64>
 8005d6a:	2d07      	cmp	r5, #7
 8005d6c:	dc04      	bgt.n	8005d78 <__hexnan+0x64>
 8005d6e:	462a      	mov	r2, r5
 8005d70:	4649      	mov	r1, r9
 8005d72:	4620      	mov	r0, r4
 8005d74:	f7ff ffa8 	bl	8005cc8 <L_shift>
 8005d78:	4544      	cmp	r4, r8
 8005d7a:	d952      	bls.n	8005e22 <__hexnan+0x10e>
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	f1a4 0904 	sub.w	r9, r4, #4
 8005d82:	f844 3c04 	str.w	r3, [r4, #-4]
 8005d86:	461d      	mov	r5, r3
 8005d88:	464c      	mov	r4, r9
 8005d8a:	f8cd b008 	str.w	fp, [sp, #8]
 8005d8e:	9903      	ldr	r1, [sp, #12]
 8005d90:	e7d7      	b.n	8005d42 <__hexnan+0x2e>
 8005d92:	2a29      	cmp	r2, #41	@ 0x29
 8005d94:	d157      	bne.n	8005e46 <__hexnan+0x132>
 8005d96:	3102      	adds	r1, #2
 8005d98:	f8ca 1000 	str.w	r1, [sl]
 8005d9c:	f1bb 0f00 	cmp.w	fp, #0
 8005da0:	d051      	beq.n	8005e46 <__hexnan+0x132>
 8005da2:	454c      	cmp	r4, r9
 8005da4:	d206      	bcs.n	8005db4 <__hexnan+0xa0>
 8005da6:	2d07      	cmp	r5, #7
 8005da8:	dc04      	bgt.n	8005db4 <__hexnan+0xa0>
 8005daa:	462a      	mov	r2, r5
 8005dac:	4649      	mov	r1, r9
 8005dae:	4620      	mov	r0, r4
 8005db0:	f7ff ff8a 	bl	8005cc8 <L_shift>
 8005db4:	4544      	cmp	r4, r8
 8005db6:	d936      	bls.n	8005e26 <__hexnan+0x112>
 8005db8:	4623      	mov	r3, r4
 8005dba:	f1a8 0204 	sub.w	r2, r8, #4
 8005dbe:	f853 1b04 	ldr.w	r1, [r3], #4
 8005dc2:	429f      	cmp	r7, r3
 8005dc4:	f842 1f04 	str.w	r1, [r2, #4]!
 8005dc8:	d2f9      	bcs.n	8005dbe <__hexnan+0xaa>
 8005dca:	1b3b      	subs	r3, r7, r4
 8005dcc:	f023 0303 	bic.w	r3, r3, #3
 8005dd0:	3304      	adds	r3, #4
 8005dd2:	3401      	adds	r4, #1
 8005dd4:	3e03      	subs	r6, #3
 8005dd6:	42b4      	cmp	r4, r6
 8005dd8:	bf88      	it	hi
 8005dda:	2304      	movhi	r3, #4
 8005ddc:	2200      	movs	r2, #0
 8005dde:	4443      	add	r3, r8
 8005de0:	f843 2b04 	str.w	r2, [r3], #4
 8005de4:	429f      	cmp	r7, r3
 8005de6:	d2fb      	bcs.n	8005de0 <__hexnan+0xcc>
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	b91b      	cbnz	r3, 8005df4 <__hexnan+0xe0>
 8005dec:	4547      	cmp	r7, r8
 8005dee:	d128      	bne.n	8005e42 <__hexnan+0x12e>
 8005df0:	2301      	movs	r3, #1
 8005df2:	603b      	str	r3, [r7, #0]
 8005df4:	2005      	movs	r0, #5
 8005df6:	b007      	add	sp, #28
 8005df8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dfc:	3501      	adds	r5, #1
 8005dfe:	2d08      	cmp	r5, #8
 8005e00:	f10b 0b01 	add.w	fp, fp, #1
 8005e04:	dd06      	ble.n	8005e14 <__hexnan+0x100>
 8005e06:	4544      	cmp	r4, r8
 8005e08:	d9c1      	bls.n	8005d8e <__hexnan+0x7a>
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	2501      	movs	r5, #1
 8005e0e:	f844 3c04 	str.w	r3, [r4, #-4]
 8005e12:	3c04      	subs	r4, #4
 8005e14:	6822      	ldr	r2, [r4, #0]
 8005e16:	f000 000f 	and.w	r0, r0, #15
 8005e1a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8005e1e:	6020      	str	r0, [r4, #0]
 8005e20:	e7b5      	b.n	8005d8e <__hexnan+0x7a>
 8005e22:	2508      	movs	r5, #8
 8005e24:	e7b3      	b.n	8005d8e <__hexnan+0x7a>
 8005e26:	9b01      	ldr	r3, [sp, #4]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d0dd      	beq.n	8005de8 <__hexnan+0xd4>
 8005e2c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005e30:	f1c3 0320 	rsb	r3, r3, #32
 8005e34:	40da      	lsrs	r2, r3
 8005e36:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8005e3a:	4013      	ands	r3, r2
 8005e3c:	f846 3c04 	str.w	r3, [r6, #-4]
 8005e40:	e7d2      	b.n	8005de8 <__hexnan+0xd4>
 8005e42:	3f04      	subs	r7, #4
 8005e44:	e7d0      	b.n	8005de8 <__hexnan+0xd4>
 8005e46:	2004      	movs	r0, #4
 8005e48:	e7d5      	b.n	8005df6 <__hexnan+0xe2>

08005e4a <__ascii_mbtowc>:
 8005e4a:	b082      	sub	sp, #8
 8005e4c:	b901      	cbnz	r1, 8005e50 <__ascii_mbtowc+0x6>
 8005e4e:	a901      	add	r1, sp, #4
 8005e50:	b142      	cbz	r2, 8005e64 <__ascii_mbtowc+0x1a>
 8005e52:	b14b      	cbz	r3, 8005e68 <__ascii_mbtowc+0x1e>
 8005e54:	7813      	ldrb	r3, [r2, #0]
 8005e56:	600b      	str	r3, [r1, #0]
 8005e58:	7812      	ldrb	r2, [r2, #0]
 8005e5a:	1e10      	subs	r0, r2, #0
 8005e5c:	bf18      	it	ne
 8005e5e:	2001      	movne	r0, #1
 8005e60:	b002      	add	sp, #8
 8005e62:	4770      	bx	lr
 8005e64:	4610      	mov	r0, r2
 8005e66:	e7fb      	b.n	8005e60 <__ascii_mbtowc+0x16>
 8005e68:	f06f 0001 	mvn.w	r0, #1
 8005e6c:	e7f8      	b.n	8005e60 <__ascii_mbtowc+0x16>

08005e6e <_realloc_r>:
 8005e6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e72:	4607      	mov	r7, r0
 8005e74:	4614      	mov	r4, r2
 8005e76:	460d      	mov	r5, r1
 8005e78:	b921      	cbnz	r1, 8005e84 <_realloc_r+0x16>
 8005e7a:	4611      	mov	r1, r2
 8005e7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e80:	f7fd be80 	b.w	8003b84 <_malloc_r>
 8005e84:	b92a      	cbnz	r2, 8005e92 <_realloc_r+0x24>
 8005e86:	f7fd fe0b 	bl	8003aa0 <_free_r>
 8005e8a:	4625      	mov	r5, r4
 8005e8c:	4628      	mov	r0, r5
 8005e8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e92:	f000 f840 	bl	8005f16 <_malloc_usable_size_r>
 8005e96:	4284      	cmp	r4, r0
 8005e98:	4606      	mov	r6, r0
 8005e9a:	d802      	bhi.n	8005ea2 <_realloc_r+0x34>
 8005e9c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005ea0:	d8f4      	bhi.n	8005e8c <_realloc_r+0x1e>
 8005ea2:	4621      	mov	r1, r4
 8005ea4:	4638      	mov	r0, r7
 8005ea6:	f7fd fe6d 	bl	8003b84 <_malloc_r>
 8005eaa:	4680      	mov	r8, r0
 8005eac:	b908      	cbnz	r0, 8005eb2 <_realloc_r+0x44>
 8005eae:	4645      	mov	r5, r8
 8005eb0:	e7ec      	b.n	8005e8c <_realloc_r+0x1e>
 8005eb2:	42b4      	cmp	r4, r6
 8005eb4:	4622      	mov	r2, r4
 8005eb6:	4629      	mov	r1, r5
 8005eb8:	bf28      	it	cs
 8005eba:	4632      	movcs	r2, r6
 8005ebc:	f7ff fc46 	bl	800574c <memcpy>
 8005ec0:	4629      	mov	r1, r5
 8005ec2:	4638      	mov	r0, r7
 8005ec4:	f7fd fdec 	bl	8003aa0 <_free_r>
 8005ec8:	e7f1      	b.n	8005eae <_realloc_r+0x40>

08005eca <__ascii_wctomb>:
 8005eca:	4603      	mov	r3, r0
 8005ecc:	4608      	mov	r0, r1
 8005ece:	b141      	cbz	r1, 8005ee2 <__ascii_wctomb+0x18>
 8005ed0:	2aff      	cmp	r2, #255	@ 0xff
 8005ed2:	d904      	bls.n	8005ede <__ascii_wctomb+0x14>
 8005ed4:	228a      	movs	r2, #138	@ 0x8a
 8005ed6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005eda:	601a      	str	r2, [r3, #0]
 8005edc:	4770      	bx	lr
 8005ede:	2001      	movs	r0, #1
 8005ee0:	700a      	strb	r2, [r1, #0]
 8005ee2:	4770      	bx	lr

08005ee4 <fiprintf>:
 8005ee4:	b40e      	push	{r1, r2, r3}
 8005ee6:	b503      	push	{r0, r1, lr}
 8005ee8:	4601      	mov	r1, r0
 8005eea:	ab03      	add	r3, sp, #12
 8005eec:	4805      	ldr	r0, [pc, #20]	@ (8005f04 <fiprintf+0x20>)
 8005eee:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ef2:	6800      	ldr	r0, [r0, #0]
 8005ef4:	9301      	str	r3, [sp, #4]
 8005ef6:	f000 f83d 	bl	8005f74 <_vfiprintf_r>
 8005efa:	b002      	add	sp, #8
 8005efc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f00:	b003      	add	sp, #12
 8005f02:	4770      	bx	lr
 8005f04:	20000018 	.word	0x20000018

08005f08 <abort>:
 8005f08:	2006      	movs	r0, #6
 8005f0a:	b508      	push	{r3, lr}
 8005f0c:	f000 fa06 	bl	800631c <raise>
 8005f10:	2001      	movs	r0, #1
 8005f12:	f7fb f8d6 	bl	80010c2 <_exit>

08005f16 <_malloc_usable_size_r>:
 8005f16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f1a:	1f18      	subs	r0, r3, #4
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	bfbc      	itt	lt
 8005f20:	580b      	ldrlt	r3, [r1, r0]
 8005f22:	18c0      	addlt	r0, r0, r3
 8005f24:	4770      	bx	lr

08005f26 <__sfputc_r>:
 8005f26:	6893      	ldr	r3, [r2, #8]
 8005f28:	b410      	push	{r4}
 8005f2a:	3b01      	subs	r3, #1
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	6093      	str	r3, [r2, #8]
 8005f30:	da07      	bge.n	8005f42 <__sfputc_r+0x1c>
 8005f32:	6994      	ldr	r4, [r2, #24]
 8005f34:	42a3      	cmp	r3, r4
 8005f36:	db01      	blt.n	8005f3c <__sfputc_r+0x16>
 8005f38:	290a      	cmp	r1, #10
 8005f3a:	d102      	bne.n	8005f42 <__sfputc_r+0x1c>
 8005f3c:	bc10      	pop	{r4}
 8005f3e:	f000 b931 	b.w	80061a4 <__swbuf_r>
 8005f42:	6813      	ldr	r3, [r2, #0]
 8005f44:	1c58      	adds	r0, r3, #1
 8005f46:	6010      	str	r0, [r2, #0]
 8005f48:	7019      	strb	r1, [r3, #0]
 8005f4a:	4608      	mov	r0, r1
 8005f4c:	bc10      	pop	{r4}
 8005f4e:	4770      	bx	lr

08005f50 <__sfputs_r>:
 8005f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f52:	4606      	mov	r6, r0
 8005f54:	460f      	mov	r7, r1
 8005f56:	4614      	mov	r4, r2
 8005f58:	18d5      	adds	r5, r2, r3
 8005f5a:	42ac      	cmp	r4, r5
 8005f5c:	d101      	bne.n	8005f62 <__sfputs_r+0x12>
 8005f5e:	2000      	movs	r0, #0
 8005f60:	e007      	b.n	8005f72 <__sfputs_r+0x22>
 8005f62:	463a      	mov	r2, r7
 8005f64:	4630      	mov	r0, r6
 8005f66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f6a:	f7ff ffdc 	bl	8005f26 <__sfputc_r>
 8005f6e:	1c43      	adds	r3, r0, #1
 8005f70:	d1f3      	bne.n	8005f5a <__sfputs_r+0xa>
 8005f72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005f74 <_vfiprintf_r>:
 8005f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f78:	460d      	mov	r5, r1
 8005f7a:	4614      	mov	r4, r2
 8005f7c:	4698      	mov	r8, r3
 8005f7e:	4606      	mov	r6, r0
 8005f80:	b09d      	sub	sp, #116	@ 0x74
 8005f82:	b118      	cbz	r0, 8005f8c <_vfiprintf_r+0x18>
 8005f84:	6a03      	ldr	r3, [r0, #32]
 8005f86:	b90b      	cbnz	r3, 8005f8c <_vfiprintf_r+0x18>
 8005f88:	f7fc fdfe 	bl	8002b88 <__sinit>
 8005f8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f8e:	07d9      	lsls	r1, r3, #31
 8005f90:	d405      	bmi.n	8005f9e <_vfiprintf_r+0x2a>
 8005f92:	89ab      	ldrh	r3, [r5, #12]
 8005f94:	059a      	lsls	r2, r3, #22
 8005f96:	d402      	bmi.n	8005f9e <_vfiprintf_r+0x2a>
 8005f98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f9a:	f7fc ff0e 	bl	8002dba <__retarget_lock_acquire_recursive>
 8005f9e:	89ab      	ldrh	r3, [r5, #12]
 8005fa0:	071b      	lsls	r3, r3, #28
 8005fa2:	d501      	bpl.n	8005fa8 <_vfiprintf_r+0x34>
 8005fa4:	692b      	ldr	r3, [r5, #16]
 8005fa6:	b99b      	cbnz	r3, 8005fd0 <_vfiprintf_r+0x5c>
 8005fa8:	4629      	mov	r1, r5
 8005faa:	4630      	mov	r0, r6
 8005fac:	f000 f938 	bl	8006220 <__swsetup_r>
 8005fb0:	b170      	cbz	r0, 8005fd0 <_vfiprintf_r+0x5c>
 8005fb2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005fb4:	07dc      	lsls	r4, r3, #31
 8005fb6:	d504      	bpl.n	8005fc2 <_vfiprintf_r+0x4e>
 8005fb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005fbc:	b01d      	add	sp, #116	@ 0x74
 8005fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fc2:	89ab      	ldrh	r3, [r5, #12]
 8005fc4:	0598      	lsls	r0, r3, #22
 8005fc6:	d4f7      	bmi.n	8005fb8 <_vfiprintf_r+0x44>
 8005fc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005fca:	f7fc fef7 	bl	8002dbc <__retarget_lock_release_recursive>
 8005fce:	e7f3      	b.n	8005fb8 <_vfiprintf_r+0x44>
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fd4:	2320      	movs	r3, #32
 8005fd6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005fda:	2330      	movs	r3, #48	@ 0x30
 8005fdc:	f04f 0901 	mov.w	r9, #1
 8005fe0:	f8cd 800c 	str.w	r8, [sp, #12]
 8005fe4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8006190 <_vfiprintf_r+0x21c>
 8005fe8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005fec:	4623      	mov	r3, r4
 8005fee:	469a      	mov	sl, r3
 8005ff0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ff4:	b10a      	cbz	r2, 8005ffa <_vfiprintf_r+0x86>
 8005ff6:	2a25      	cmp	r2, #37	@ 0x25
 8005ff8:	d1f9      	bne.n	8005fee <_vfiprintf_r+0x7a>
 8005ffa:	ebba 0b04 	subs.w	fp, sl, r4
 8005ffe:	d00b      	beq.n	8006018 <_vfiprintf_r+0xa4>
 8006000:	465b      	mov	r3, fp
 8006002:	4622      	mov	r2, r4
 8006004:	4629      	mov	r1, r5
 8006006:	4630      	mov	r0, r6
 8006008:	f7ff ffa2 	bl	8005f50 <__sfputs_r>
 800600c:	3001      	adds	r0, #1
 800600e:	f000 80a7 	beq.w	8006160 <_vfiprintf_r+0x1ec>
 8006012:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006014:	445a      	add	r2, fp
 8006016:	9209      	str	r2, [sp, #36]	@ 0x24
 8006018:	f89a 3000 	ldrb.w	r3, [sl]
 800601c:	2b00      	cmp	r3, #0
 800601e:	f000 809f 	beq.w	8006160 <_vfiprintf_r+0x1ec>
 8006022:	2300      	movs	r3, #0
 8006024:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006028:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800602c:	f10a 0a01 	add.w	sl, sl, #1
 8006030:	9304      	str	r3, [sp, #16]
 8006032:	9307      	str	r3, [sp, #28]
 8006034:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006038:	931a      	str	r3, [sp, #104]	@ 0x68
 800603a:	4654      	mov	r4, sl
 800603c:	2205      	movs	r2, #5
 800603e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006042:	4853      	ldr	r0, [pc, #332]	@ (8006190 <_vfiprintf_r+0x21c>)
 8006044:	f7fc febb 	bl	8002dbe <memchr>
 8006048:	9a04      	ldr	r2, [sp, #16]
 800604a:	b9d8      	cbnz	r0, 8006084 <_vfiprintf_r+0x110>
 800604c:	06d1      	lsls	r1, r2, #27
 800604e:	bf44      	itt	mi
 8006050:	2320      	movmi	r3, #32
 8006052:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006056:	0713      	lsls	r3, r2, #28
 8006058:	bf44      	itt	mi
 800605a:	232b      	movmi	r3, #43	@ 0x2b
 800605c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006060:	f89a 3000 	ldrb.w	r3, [sl]
 8006064:	2b2a      	cmp	r3, #42	@ 0x2a
 8006066:	d015      	beq.n	8006094 <_vfiprintf_r+0x120>
 8006068:	4654      	mov	r4, sl
 800606a:	2000      	movs	r0, #0
 800606c:	f04f 0c0a 	mov.w	ip, #10
 8006070:	9a07      	ldr	r2, [sp, #28]
 8006072:	4621      	mov	r1, r4
 8006074:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006078:	3b30      	subs	r3, #48	@ 0x30
 800607a:	2b09      	cmp	r3, #9
 800607c:	d94b      	bls.n	8006116 <_vfiprintf_r+0x1a2>
 800607e:	b1b0      	cbz	r0, 80060ae <_vfiprintf_r+0x13a>
 8006080:	9207      	str	r2, [sp, #28]
 8006082:	e014      	b.n	80060ae <_vfiprintf_r+0x13a>
 8006084:	eba0 0308 	sub.w	r3, r0, r8
 8006088:	fa09 f303 	lsl.w	r3, r9, r3
 800608c:	4313      	orrs	r3, r2
 800608e:	46a2      	mov	sl, r4
 8006090:	9304      	str	r3, [sp, #16]
 8006092:	e7d2      	b.n	800603a <_vfiprintf_r+0xc6>
 8006094:	9b03      	ldr	r3, [sp, #12]
 8006096:	1d19      	adds	r1, r3, #4
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	9103      	str	r1, [sp, #12]
 800609c:	2b00      	cmp	r3, #0
 800609e:	bfbb      	ittet	lt
 80060a0:	425b      	neglt	r3, r3
 80060a2:	f042 0202 	orrlt.w	r2, r2, #2
 80060a6:	9307      	strge	r3, [sp, #28]
 80060a8:	9307      	strlt	r3, [sp, #28]
 80060aa:	bfb8      	it	lt
 80060ac:	9204      	strlt	r2, [sp, #16]
 80060ae:	7823      	ldrb	r3, [r4, #0]
 80060b0:	2b2e      	cmp	r3, #46	@ 0x2e
 80060b2:	d10a      	bne.n	80060ca <_vfiprintf_r+0x156>
 80060b4:	7863      	ldrb	r3, [r4, #1]
 80060b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80060b8:	d132      	bne.n	8006120 <_vfiprintf_r+0x1ac>
 80060ba:	9b03      	ldr	r3, [sp, #12]
 80060bc:	3402      	adds	r4, #2
 80060be:	1d1a      	adds	r2, r3, #4
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	9203      	str	r2, [sp, #12]
 80060c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80060c8:	9305      	str	r3, [sp, #20]
 80060ca:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8006194 <_vfiprintf_r+0x220>
 80060ce:	2203      	movs	r2, #3
 80060d0:	4650      	mov	r0, sl
 80060d2:	7821      	ldrb	r1, [r4, #0]
 80060d4:	f7fc fe73 	bl	8002dbe <memchr>
 80060d8:	b138      	cbz	r0, 80060ea <_vfiprintf_r+0x176>
 80060da:	2240      	movs	r2, #64	@ 0x40
 80060dc:	9b04      	ldr	r3, [sp, #16]
 80060de:	eba0 000a 	sub.w	r0, r0, sl
 80060e2:	4082      	lsls	r2, r0
 80060e4:	4313      	orrs	r3, r2
 80060e6:	3401      	adds	r4, #1
 80060e8:	9304      	str	r3, [sp, #16]
 80060ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060ee:	2206      	movs	r2, #6
 80060f0:	4829      	ldr	r0, [pc, #164]	@ (8006198 <_vfiprintf_r+0x224>)
 80060f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80060f6:	f7fc fe62 	bl	8002dbe <memchr>
 80060fa:	2800      	cmp	r0, #0
 80060fc:	d03f      	beq.n	800617e <_vfiprintf_r+0x20a>
 80060fe:	4b27      	ldr	r3, [pc, #156]	@ (800619c <_vfiprintf_r+0x228>)
 8006100:	bb1b      	cbnz	r3, 800614a <_vfiprintf_r+0x1d6>
 8006102:	9b03      	ldr	r3, [sp, #12]
 8006104:	3307      	adds	r3, #7
 8006106:	f023 0307 	bic.w	r3, r3, #7
 800610a:	3308      	adds	r3, #8
 800610c:	9303      	str	r3, [sp, #12]
 800610e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006110:	443b      	add	r3, r7
 8006112:	9309      	str	r3, [sp, #36]	@ 0x24
 8006114:	e76a      	b.n	8005fec <_vfiprintf_r+0x78>
 8006116:	460c      	mov	r4, r1
 8006118:	2001      	movs	r0, #1
 800611a:	fb0c 3202 	mla	r2, ip, r2, r3
 800611e:	e7a8      	b.n	8006072 <_vfiprintf_r+0xfe>
 8006120:	2300      	movs	r3, #0
 8006122:	f04f 0c0a 	mov.w	ip, #10
 8006126:	4619      	mov	r1, r3
 8006128:	3401      	adds	r4, #1
 800612a:	9305      	str	r3, [sp, #20]
 800612c:	4620      	mov	r0, r4
 800612e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006132:	3a30      	subs	r2, #48	@ 0x30
 8006134:	2a09      	cmp	r2, #9
 8006136:	d903      	bls.n	8006140 <_vfiprintf_r+0x1cc>
 8006138:	2b00      	cmp	r3, #0
 800613a:	d0c6      	beq.n	80060ca <_vfiprintf_r+0x156>
 800613c:	9105      	str	r1, [sp, #20]
 800613e:	e7c4      	b.n	80060ca <_vfiprintf_r+0x156>
 8006140:	4604      	mov	r4, r0
 8006142:	2301      	movs	r3, #1
 8006144:	fb0c 2101 	mla	r1, ip, r1, r2
 8006148:	e7f0      	b.n	800612c <_vfiprintf_r+0x1b8>
 800614a:	ab03      	add	r3, sp, #12
 800614c:	9300      	str	r3, [sp, #0]
 800614e:	462a      	mov	r2, r5
 8006150:	4630      	mov	r0, r6
 8006152:	4b13      	ldr	r3, [pc, #76]	@ (80061a0 <_vfiprintf_r+0x22c>)
 8006154:	a904      	add	r1, sp, #16
 8006156:	f7fb fec5 	bl	8001ee4 <_printf_float>
 800615a:	4607      	mov	r7, r0
 800615c:	1c78      	adds	r0, r7, #1
 800615e:	d1d6      	bne.n	800610e <_vfiprintf_r+0x19a>
 8006160:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006162:	07d9      	lsls	r1, r3, #31
 8006164:	d405      	bmi.n	8006172 <_vfiprintf_r+0x1fe>
 8006166:	89ab      	ldrh	r3, [r5, #12]
 8006168:	059a      	lsls	r2, r3, #22
 800616a:	d402      	bmi.n	8006172 <_vfiprintf_r+0x1fe>
 800616c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800616e:	f7fc fe25 	bl	8002dbc <__retarget_lock_release_recursive>
 8006172:	89ab      	ldrh	r3, [r5, #12]
 8006174:	065b      	lsls	r3, r3, #25
 8006176:	f53f af1f 	bmi.w	8005fb8 <_vfiprintf_r+0x44>
 800617a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800617c:	e71e      	b.n	8005fbc <_vfiprintf_r+0x48>
 800617e:	ab03      	add	r3, sp, #12
 8006180:	9300      	str	r3, [sp, #0]
 8006182:	462a      	mov	r2, r5
 8006184:	4630      	mov	r0, r6
 8006186:	4b06      	ldr	r3, [pc, #24]	@ (80061a0 <_vfiprintf_r+0x22c>)
 8006188:	a904      	add	r1, sp, #16
 800618a:	f7fc f949 	bl	8002420 <_printf_i>
 800618e:	e7e4      	b.n	800615a <_vfiprintf_r+0x1e6>
 8006190:	080065bb 	.word	0x080065bb
 8006194:	080065c1 	.word	0x080065c1
 8006198:	080065c5 	.word	0x080065c5
 800619c:	08001ee5 	.word	0x08001ee5
 80061a0:	08005f51 	.word	0x08005f51

080061a4 <__swbuf_r>:
 80061a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061a6:	460e      	mov	r6, r1
 80061a8:	4614      	mov	r4, r2
 80061aa:	4605      	mov	r5, r0
 80061ac:	b118      	cbz	r0, 80061b6 <__swbuf_r+0x12>
 80061ae:	6a03      	ldr	r3, [r0, #32]
 80061b0:	b90b      	cbnz	r3, 80061b6 <__swbuf_r+0x12>
 80061b2:	f7fc fce9 	bl	8002b88 <__sinit>
 80061b6:	69a3      	ldr	r3, [r4, #24]
 80061b8:	60a3      	str	r3, [r4, #8]
 80061ba:	89a3      	ldrh	r3, [r4, #12]
 80061bc:	071a      	lsls	r2, r3, #28
 80061be:	d501      	bpl.n	80061c4 <__swbuf_r+0x20>
 80061c0:	6923      	ldr	r3, [r4, #16]
 80061c2:	b943      	cbnz	r3, 80061d6 <__swbuf_r+0x32>
 80061c4:	4621      	mov	r1, r4
 80061c6:	4628      	mov	r0, r5
 80061c8:	f000 f82a 	bl	8006220 <__swsetup_r>
 80061cc:	b118      	cbz	r0, 80061d6 <__swbuf_r+0x32>
 80061ce:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80061d2:	4638      	mov	r0, r7
 80061d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061d6:	6823      	ldr	r3, [r4, #0]
 80061d8:	6922      	ldr	r2, [r4, #16]
 80061da:	b2f6      	uxtb	r6, r6
 80061dc:	1a98      	subs	r0, r3, r2
 80061de:	6963      	ldr	r3, [r4, #20]
 80061e0:	4637      	mov	r7, r6
 80061e2:	4283      	cmp	r3, r0
 80061e4:	dc05      	bgt.n	80061f2 <__swbuf_r+0x4e>
 80061e6:	4621      	mov	r1, r4
 80061e8:	4628      	mov	r0, r5
 80061ea:	f7ff fa4b 	bl	8005684 <_fflush_r>
 80061ee:	2800      	cmp	r0, #0
 80061f0:	d1ed      	bne.n	80061ce <__swbuf_r+0x2a>
 80061f2:	68a3      	ldr	r3, [r4, #8]
 80061f4:	3b01      	subs	r3, #1
 80061f6:	60a3      	str	r3, [r4, #8]
 80061f8:	6823      	ldr	r3, [r4, #0]
 80061fa:	1c5a      	adds	r2, r3, #1
 80061fc:	6022      	str	r2, [r4, #0]
 80061fe:	701e      	strb	r6, [r3, #0]
 8006200:	6962      	ldr	r2, [r4, #20]
 8006202:	1c43      	adds	r3, r0, #1
 8006204:	429a      	cmp	r2, r3
 8006206:	d004      	beq.n	8006212 <__swbuf_r+0x6e>
 8006208:	89a3      	ldrh	r3, [r4, #12]
 800620a:	07db      	lsls	r3, r3, #31
 800620c:	d5e1      	bpl.n	80061d2 <__swbuf_r+0x2e>
 800620e:	2e0a      	cmp	r6, #10
 8006210:	d1df      	bne.n	80061d2 <__swbuf_r+0x2e>
 8006212:	4621      	mov	r1, r4
 8006214:	4628      	mov	r0, r5
 8006216:	f7ff fa35 	bl	8005684 <_fflush_r>
 800621a:	2800      	cmp	r0, #0
 800621c:	d0d9      	beq.n	80061d2 <__swbuf_r+0x2e>
 800621e:	e7d6      	b.n	80061ce <__swbuf_r+0x2a>

08006220 <__swsetup_r>:
 8006220:	b538      	push	{r3, r4, r5, lr}
 8006222:	4b29      	ldr	r3, [pc, #164]	@ (80062c8 <__swsetup_r+0xa8>)
 8006224:	4605      	mov	r5, r0
 8006226:	6818      	ldr	r0, [r3, #0]
 8006228:	460c      	mov	r4, r1
 800622a:	b118      	cbz	r0, 8006234 <__swsetup_r+0x14>
 800622c:	6a03      	ldr	r3, [r0, #32]
 800622e:	b90b      	cbnz	r3, 8006234 <__swsetup_r+0x14>
 8006230:	f7fc fcaa 	bl	8002b88 <__sinit>
 8006234:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006238:	0719      	lsls	r1, r3, #28
 800623a:	d422      	bmi.n	8006282 <__swsetup_r+0x62>
 800623c:	06da      	lsls	r2, r3, #27
 800623e:	d407      	bmi.n	8006250 <__swsetup_r+0x30>
 8006240:	2209      	movs	r2, #9
 8006242:	602a      	str	r2, [r5, #0]
 8006244:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006248:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800624c:	81a3      	strh	r3, [r4, #12]
 800624e:	e033      	b.n	80062b8 <__swsetup_r+0x98>
 8006250:	0758      	lsls	r0, r3, #29
 8006252:	d512      	bpl.n	800627a <__swsetup_r+0x5a>
 8006254:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006256:	b141      	cbz	r1, 800626a <__swsetup_r+0x4a>
 8006258:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800625c:	4299      	cmp	r1, r3
 800625e:	d002      	beq.n	8006266 <__swsetup_r+0x46>
 8006260:	4628      	mov	r0, r5
 8006262:	f7fd fc1d 	bl	8003aa0 <_free_r>
 8006266:	2300      	movs	r3, #0
 8006268:	6363      	str	r3, [r4, #52]	@ 0x34
 800626a:	89a3      	ldrh	r3, [r4, #12]
 800626c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006270:	81a3      	strh	r3, [r4, #12]
 8006272:	2300      	movs	r3, #0
 8006274:	6063      	str	r3, [r4, #4]
 8006276:	6923      	ldr	r3, [r4, #16]
 8006278:	6023      	str	r3, [r4, #0]
 800627a:	89a3      	ldrh	r3, [r4, #12]
 800627c:	f043 0308 	orr.w	r3, r3, #8
 8006280:	81a3      	strh	r3, [r4, #12]
 8006282:	6923      	ldr	r3, [r4, #16]
 8006284:	b94b      	cbnz	r3, 800629a <__swsetup_r+0x7a>
 8006286:	89a3      	ldrh	r3, [r4, #12]
 8006288:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800628c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006290:	d003      	beq.n	800629a <__swsetup_r+0x7a>
 8006292:	4621      	mov	r1, r4
 8006294:	4628      	mov	r0, r5
 8006296:	f000 f882 	bl	800639e <__smakebuf_r>
 800629a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800629e:	f013 0201 	ands.w	r2, r3, #1
 80062a2:	d00a      	beq.n	80062ba <__swsetup_r+0x9a>
 80062a4:	2200      	movs	r2, #0
 80062a6:	60a2      	str	r2, [r4, #8]
 80062a8:	6962      	ldr	r2, [r4, #20]
 80062aa:	4252      	negs	r2, r2
 80062ac:	61a2      	str	r2, [r4, #24]
 80062ae:	6922      	ldr	r2, [r4, #16]
 80062b0:	b942      	cbnz	r2, 80062c4 <__swsetup_r+0xa4>
 80062b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80062b6:	d1c5      	bne.n	8006244 <__swsetup_r+0x24>
 80062b8:	bd38      	pop	{r3, r4, r5, pc}
 80062ba:	0799      	lsls	r1, r3, #30
 80062bc:	bf58      	it	pl
 80062be:	6962      	ldrpl	r2, [r4, #20]
 80062c0:	60a2      	str	r2, [r4, #8]
 80062c2:	e7f4      	b.n	80062ae <__swsetup_r+0x8e>
 80062c4:	2000      	movs	r0, #0
 80062c6:	e7f7      	b.n	80062b8 <__swsetup_r+0x98>
 80062c8:	20000018 	.word	0x20000018

080062cc <_raise_r>:
 80062cc:	291f      	cmp	r1, #31
 80062ce:	b538      	push	{r3, r4, r5, lr}
 80062d0:	4605      	mov	r5, r0
 80062d2:	460c      	mov	r4, r1
 80062d4:	d904      	bls.n	80062e0 <_raise_r+0x14>
 80062d6:	2316      	movs	r3, #22
 80062d8:	6003      	str	r3, [r0, #0]
 80062da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80062de:	bd38      	pop	{r3, r4, r5, pc}
 80062e0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80062e2:	b112      	cbz	r2, 80062ea <_raise_r+0x1e>
 80062e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80062e8:	b94b      	cbnz	r3, 80062fe <_raise_r+0x32>
 80062ea:	4628      	mov	r0, r5
 80062ec:	f000 f830 	bl	8006350 <_getpid_r>
 80062f0:	4622      	mov	r2, r4
 80062f2:	4601      	mov	r1, r0
 80062f4:	4628      	mov	r0, r5
 80062f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062fa:	f000 b817 	b.w	800632c <_kill_r>
 80062fe:	2b01      	cmp	r3, #1
 8006300:	d00a      	beq.n	8006318 <_raise_r+0x4c>
 8006302:	1c59      	adds	r1, r3, #1
 8006304:	d103      	bne.n	800630e <_raise_r+0x42>
 8006306:	2316      	movs	r3, #22
 8006308:	6003      	str	r3, [r0, #0]
 800630a:	2001      	movs	r0, #1
 800630c:	e7e7      	b.n	80062de <_raise_r+0x12>
 800630e:	2100      	movs	r1, #0
 8006310:	4620      	mov	r0, r4
 8006312:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006316:	4798      	blx	r3
 8006318:	2000      	movs	r0, #0
 800631a:	e7e0      	b.n	80062de <_raise_r+0x12>

0800631c <raise>:
 800631c:	4b02      	ldr	r3, [pc, #8]	@ (8006328 <raise+0xc>)
 800631e:	4601      	mov	r1, r0
 8006320:	6818      	ldr	r0, [r3, #0]
 8006322:	f7ff bfd3 	b.w	80062cc <_raise_r>
 8006326:	bf00      	nop
 8006328:	20000018 	.word	0x20000018

0800632c <_kill_r>:
 800632c:	b538      	push	{r3, r4, r5, lr}
 800632e:	2300      	movs	r3, #0
 8006330:	4d06      	ldr	r5, [pc, #24]	@ (800634c <_kill_r+0x20>)
 8006332:	4604      	mov	r4, r0
 8006334:	4608      	mov	r0, r1
 8006336:	4611      	mov	r1, r2
 8006338:	602b      	str	r3, [r5, #0]
 800633a:	f7fa feb2 	bl	80010a2 <_kill>
 800633e:	1c43      	adds	r3, r0, #1
 8006340:	d102      	bne.n	8006348 <_kill_r+0x1c>
 8006342:	682b      	ldr	r3, [r5, #0]
 8006344:	b103      	cbz	r3, 8006348 <_kill_r+0x1c>
 8006346:	6023      	str	r3, [r4, #0]
 8006348:	bd38      	pop	{r3, r4, r5, pc}
 800634a:	bf00      	nop
 800634c:	20000334 	.word	0x20000334

08006350 <_getpid_r>:
 8006350:	f7fa bea0 	b.w	8001094 <_getpid>

08006354 <__swhatbuf_r>:
 8006354:	b570      	push	{r4, r5, r6, lr}
 8006356:	460c      	mov	r4, r1
 8006358:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800635c:	4615      	mov	r5, r2
 800635e:	2900      	cmp	r1, #0
 8006360:	461e      	mov	r6, r3
 8006362:	b096      	sub	sp, #88	@ 0x58
 8006364:	da0c      	bge.n	8006380 <__swhatbuf_r+0x2c>
 8006366:	89a3      	ldrh	r3, [r4, #12]
 8006368:	2100      	movs	r1, #0
 800636a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800636e:	bf14      	ite	ne
 8006370:	2340      	movne	r3, #64	@ 0x40
 8006372:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006376:	2000      	movs	r0, #0
 8006378:	6031      	str	r1, [r6, #0]
 800637a:	602b      	str	r3, [r5, #0]
 800637c:	b016      	add	sp, #88	@ 0x58
 800637e:	bd70      	pop	{r4, r5, r6, pc}
 8006380:	466a      	mov	r2, sp
 8006382:	f000 f849 	bl	8006418 <_fstat_r>
 8006386:	2800      	cmp	r0, #0
 8006388:	dbed      	blt.n	8006366 <__swhatbuf_r+0x12>
 800638a:	9901      	ldr	r1, [sp, #4]
 800638c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006390:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006394:	4259      	negs	r1, r3
 8006396:	4159      	adcs	r1, r3
 8006398:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800639c:	e7eb      	b.n	8006376 <__swhatbuf_r+0x22>

0800639e <__smakebuf_r>:
 800639e:	898b      	ldrh	r3, [r1, #12]
 80063a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80063a2:	079d      	lsls	r5, r3, #30
 80063a4:	4606      	mov	r6, r0
 80063a6:	460c      	mov	r4, r1
 80063a8:	d507      	bpl.n	80063ba <__smakebuf_r+0x1c>
 80063aa:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80063ae:	6023      	str	r3, [r4, #0]
 80063b0:	6123      	str	r3, [r4, #16]
 80063b2:	2301      	movs	r3, #1
 80063b4:	6163      	str	r3, [r4, #20]
 80063b6:	b003      	add	sp, #12
 80063b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063ba:	466a      	mov	r2, sp
 80063bc:	ab01      	add	r3, sp, #4
 80063be:	f7ff ffc9 	bl	8006354 <__swhatbuf_r>
 80063c2:	9f00      	ldr	r7, [sp, #0]
 80063c4:	4605      	mov	r5, r0
 80063c6:	4639      	mov	r1, r7
 80063c8:	4630      	mov	r0, r6
 80063ca:	f7fd fbdb 	bl	8003b84 <_malloc_r>
 80063ce:	b948      	cbnz	r0, 80063e4 <__smakebuf_r+0x46>
 80063d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063d4:	059a      	lsls	r2, r3, #22
 80063d6:	d4ee      	bmi.n	80063b6 <__smakebuf_r+0x18>
 80063d8:	f023 0303 	bic.w	r3, r3, #3
 80063dc:	f043 0302 	orr.w	r3, r3, #2
 80063e0:	81a3      	strh	r3, [r4, #12]
 80063e2:	e7e2      	b.n	80063aa <__smakebuf_r+0xc>
 80063e4:	89a3      	ldrh	r3, [r4, #12]
 80063e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80063ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063ee:	81a3      	strh	r3, [r4, #12]
 80063f0:	9b01      	ldr	r3, [sp, #4]
 80063f2:	6020      	str	r0, [r4, #0]
 80063f4:	b15b      	cbz	r3, 800640e <__smakebuf_r+0x70>
 80063f6:	4630      	mov	r0, r6
 80063f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063fc:	f000 f81e 	bl	800643c <_isatty_r>
 8006400:	b128      	cbz	r0, 800640e <__smakebuf_r+0x70>
 8006402:	89a3      	ldrh	r3, [r4, #12]
 8006404:	f023 0303 	bic.w	r3, r3, #3
 8006408:	f043 0301 	orr.w	r3, r3, #1
 800640c:	81a3      	strh	r3, [r4, #12]
 800640e:	89a3      	ldrh	r3, [r4, #12]
 8006410:	431d      	orrs	r5, r3
 8006412:	81a5      	strh	r5, [r4, #12]
 8006414:	e7cf      	b.n	80063b6 <__smakebuf_r+0x18>
	...

08006418 <_fstat_r>:
 8006418:	b538      	push	{r3, r4, r5, lr}
 800641a:	2300      	movs	r3, #0
 800641c:	4d06      	ldr	r5, [pc, #24]	@ (8006438 <_fstat_r+0x20>)
 800641e:	4604      	mov	r4, r0
 8006420:	4608      	mov	r0, r1
 8006422:	4611      	mov	r1, r2
 8006424:	602b      	str	r3, [r5, #0]
 8006426:	f7fa fe9b 	bl	8001160 <_fstat>
 800642a:	1c43      	adds	r3, r0, #1
 800642c:	d102      	bne.n	8006434 <_fstat_r+0x1c>
 800642e:	682b      	ldr	r3, [r5, #0]
 8006430:	b103      	cbz	r3, 8006434 <_fstat_r+0x1c>
 8006432:	6023      	str	r3, [r4, #0]
 8006434:	bd38      	pop	{r3, r4, r5, pc}
 8006436:	bf00      	nop
 8006438:	20000334 	.word	0x20000334

0800643c <_isatty_r>:
 800643c:	b538      	push	{r3, r4, r5, lr}
 800643e:	2300      	movs	r3, #0
 8006440:	4d05      	ldr	r5, [pc, #20]	@ (8006458 <_isatty_r+0x1c>)
 8006442:	4604      	mov	r4, r0
 8006444:	4608      	mov	r0, r1
 8006446:	602b      	str	r3, [r5, #0]
 8006448:	f7fa fe99 	bl	800117e <_isatty>
 800644c:	1c43      	adds	r3, r0, #1
 800644e:	d102      	bne.n	8006456 <_isatty_r+0x1a>
 8006450:	682b      	ldr	r3, [r5, #0]
 8006452:	b103      	cbz	r3, 8006456 <_isatty_r+0x1a>
 8006454:	6023      	str	r3, [r4, #0]
 8006456:	bd38      	pop	{r3, r4, r5, pc}
 8006458:	20000334 	.word	0x20000334

0800645c <_init>:
 800645c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800645e:	bf00      	nop
 8006460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006462:	bc08      	pop	{r3}
 8006464:	469e      	mov	lr, r3
 8006466:	4770      	bx	lr

08006468 <_fini>:
 8006468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800646a:	bf00      	nop
 800646c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800646e:	bc08      	pop	{r3}
 8006470:	469e      	mov	lr, r3
 8006472:	4770      	bx	lr
