# compile vhdl design source files
vhdl work  \
"../../../../lab_03.srcs/sources_1/new/eight_one_mux.vhd" \
"../../../../lab_03.srcs/sim_1/new/eight_one_mux_bench.vhd" \

# Do not sort compile order
nosort
