Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.11-s014_1, built Mon Oct 09 2017
Options: -files ../tcl/syn2.tcl 
Date:    Thu Dec 08 16:42:33 2022
Host:    ce-epo3-cad.ewi.tudelft.nl (x86_64 w/Linux 3.10.0-1160.76.1.el7.x86_64) (1core*8cpus*15physical cpus*Intel(R) Xeon(R) CPU E5-2683 v3 @ 2.00GHz 35840KB) (16247564KB)
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (10 seconds elapsed).

#@ Processing -files option
@genus 1> source ../tcl/syn2.tcl
#@ Begin verbose source tcl/syn2.tcl
@file(syn2.tcl) 6: set_db lib_search_path /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/
  Setting attribute of root '/': 'lib_search_path' = /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/
@file(syn2.tcl) 7: set_db init_hdl_search_path ../../../VHDL/
  Setting attribute of root '/': 'init_hdl_search_path' = ../../../VHDL/
@file(syn2.tcl) 8: set_db library {tcb018gbwp7twc.lib}

  Message Summary for Library tcb018gbwp7twc.lib:
  ***********************************************
  Could not find an attribute in the library. [LBR-436]: 633
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  ***********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'tcb018gbwp7twc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
  Setting attribute of root '/': 'library' = tcb018gbwp7twc.lib
@file(syn2.tcl) 9: set_db use_scan_seqs_for_non_dft false
  Setting attribute of root '/': 'use_scan_seqs_for_non_dft' = false
@file(syn2.tcl) 12: read_hdl -vhdl {driver.vhd}
@file(syn2.tcl) 13: read_hdl -vhdl {edge_detector.vhd}
@file(syn2.tcl) 14: read_hdl -vhdl {high_edgedetec.vhd}
@file(syn2.tcl) 15: read_hdl -vhdl {spc_clockgen.vhd}
@file(syn2.tcl) 16: read_hdl -vhdl {spi_data_ctrl.vhd}
@file(syn2.tcl) 17: read_hdl -vhdl {spi_rom.vhd}
@file(syn2.tcl) 18: read_hdl -vhdl {spi_top_lvl.vhd}
@file(syn2.tcl) 19: read_hdl -vhdl {driver_SYN.vhd}
@file(syn2.tcl) 20: read_hdl -vhdl {edgedetector-behaviour.vhd}
@file(syn2.tcl) 21: read_hdl -vhdl {high_edgedetec-behaviour.vhd}
@file(syn2.tcl) 22: read_hdl -vhdl {spc_clockgen_SYN.vhd}
@file(syn2.tcl) 23: read_hdl -vhdl {spi_data_ctrl-behaviour.vhd}
@file(syn2.tcl) 24: read_hdl -vhdl {spi_rom-behaviour.vhd}
@file(syn2.tcl) 25: read_hdl -vhdl {spi_data_ctrl_behaviour_cfg.vhd}
@file(syn2.tcl) 26: read_hdl -vhdl {spi_rom_behaviour_cfg.vhd}
@file(syn2.tcl) 27: read_hdl -vhdl {high_edgedetec_high_edgedetector_rtl_cfg.vhd}
@file(syn2.tcl) 28: read_hdl -vhdl {edgedetector_edgedetector_rtl_cfg.vhd}
@file(syn2.tcl) 29: read_hdl -vhdl {driver_synthesised_cfg.vhd}
@file(syn2.tcl) 30: read_hdl -vhdl {spc_clockgen_synthesised_cfg.vhd}
@file(syn2.tcl) 31: read_hdl -vhdl {spi_top_level_structural_cfg.vhd}
@file(syn2.tcl) 34: elaborate spi_top_level_structural_cfg
  Library has 344 usable logic and 147 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'spi_top_level' from file '../../../VHDL/spi_top_lvl.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'structural' for entity 'spi_top_level'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'synthesised' for entity 'spc_clockgen'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'synthesised' for entity 'driver'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'edgedetector_rtl' for entity 'edgedetector'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'high_edgedetector_rtl' for entity 'high_edgedetec'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'spi_rom'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'spi_data_ctrl'.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'gyro_data_out' in module 'spi_top_level' in file '../../../VHDL/spi_top_lvl.vhd' on line 14, column 9.
        : Use the 'hdl_undriven_output_port_value' attribute to control treatment of undriven output port during elaboration.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'spi_top_level'.
Checking for analog nets.... 
Check completed for analog nets.
Info: Checking for source rtl...
Info: Check completed for source rtl...
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            10             14                                      elaborate
@file(syn2.tcl) 39: dc::create_clock -name clk -period 30 -waveform {0 15} [dc::get_ports clk]
@file(syn2.tcl) 40: dc::set_driving_cell -cell INVD0BWP7T [dc::all_inputs]
@file(syn2.tcl) 41: dc::set_input_delay  .2 -clock clk [dc::all_inputs]
@file(syn2.tcl) 42: dc::set_output_delay .5 -clock clk [dc::all_outputs]
@file(syn2.tcl) 43: dc::set_load 1 [dc::all_outputs]
@file(syn2.tcl) 46: synthesize -to_mapped
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
        : The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'spi_top_level' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 16 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'spi_top_level'.
Info    : Skipping datapath optimization. [DPOPT-5]
        : There is no datapath logic in 'spi_top_level'.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'spi_top_level' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'spi_top_level' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 344 combo usable cells and 147 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads, 8 of 8 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   872 ps
Target path end-point (Port: spi_top_level/sdi)

Multi-threaded Technology Mapping (8 threads, 8 of 8 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                 2619        0 

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk               872    26044             30000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   568 ps
Target path end-point (Port: spi_top_level/spc)

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                2557        0 

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk               568    26026             30000 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'spi_top_level'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'spi_top_level' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                  2171        0         0         0        0
 const_prop                 2171        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 2171        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   2171        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   2171        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  2171        0         0         0        0
 merge_bi                   2158        0         0         0        0
 rem_inv_qb                 2129        0         0         0        0
 gate_comp                  2123        0         0         0        0
 area_down                  2121        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         2  (        2 /        2 )  0.00
      rem_inv_qb         7  (        3 /        3 )  0.01
        io_phase         1  (        0 /        0 )  0.00
       gate_comp         4  (        2 /        2 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        11  (        0 /       11 )  0.00
       area_down         3  (        1 /        1 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 2121        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   2121        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                  2121        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         1  (        0 /        0 )  0.00
       gate_comp         2  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        11  (        0 /       11 )  0.00
       area_down         3  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'spi_top_level'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             2              1            0.0 ps        26030.6 ps  synthesize
@file(syn2.tcl) 51: ungroup -all -flat
@file(syn2.tcl) 52: insert_tiehilo_cells
  Setting attribute of design 'spi_top_level': 'pias_in_map' = false
@file(syn2.tcl) 53: write_hdl -mapped > ../out/spi_top_level.v
@file(syn2.tcl) 54: write_sdf > ../out/spi_top_level.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
@file(syn2.tcl) 55: write_sdc > ../out/spi_top_level.sdc
Finished SDC export (command execution time mm:ss (real) = 00:01).
@file(syn2.tcl) 57: report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'spi_top_level'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.11-s014_1
  Generated on:           Dec 08 2022  04:42:48 pm
  Module:                 spi_top_level
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


Path 1: MET (26031 ps) Late External Delay Assertion at pin spc
          Group: clk
     Startpoint: (R) lb2_state_reg_4/CP
          Clock: (R) clk
       Endpoint: (R) spc
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   30000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   30000            0     
                                              
      Output Delay:-     500                  
     Required Time:=   29500                  
      Launch Clock:-       0                  
         Data Path:-    3469                  
             Slack:=   26031                  

#---------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge    Cell      Fanout  Load  Trans Delay Arrival 
#                                                             (fF)   (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  lb2_state_reg_4/CP -       -      R     (arrival)       15      -     0     -       0 
  lb2_state_reg_4/Q  -       CP->Q  F     DFCND1BWP7T      7   22.9   126   445     445 
  lb2_g1149/ZN       -       A2->ZN R     NR2XD0BWP7T      5   21.3   404   281     726 
  lb2_g1131/Z        -       A1->Z  R     AN2D4BWP7T      10 1030.5  2047  1309    2035 
  lb2_g1123/Z        -       A1->Z  R     OR2D4BWP7T       1 1000.0  1990  1435    3469 
  spc                <<<     -      R     (port)           -      -     -     0    3469 
#---------------------------------------------------------------------------------------

@file(syn2.tcl) 58: report gates
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.11-s014_1
  Generated on:           Dec 08 2022  04:42:48 pm
  Module:                 spi_top_level
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

                                   
     Gate      Instances    Area        Library      
-----------------------------------------------------
AN2D1BWP7T             1    10.976    tcb018gbwp7twc 
AN2D4BWP7T             1    26.342    tcb018gbwp7twc 
AN3D1BWP7T             1    13.171    tcb018gbwp7twc 
AO211D0BWP7T           3    46.099    tcb018gbwp7twc 
AO21D0BWP7T            3    39.514    tcb018gbwp7twc 
AOI211D0BWP7T          2    26.342    tcb018gbwp7twc 
AOI21D0BWP7T           2    21.952    tcb018gbwp7twc 
AOI22D0BWP7T           5    65.856    tcb018gbwp7twc 
AOI31D0BWP7T           3    39.514    tcb018gbwp7twc 
AOI33D1BWP7T           1    19.757    tcb018gbwp7twc 
CKAN2D1BWP7T           2    21.952    tcb018gbwp7twc 
CKND1BWP7T             1     6.586    tcb018gbwp7twc 
CKXOR2D1BWP7T          1    19.757    tcb018gbwp7twc 
DFCND1BWP7T            6   302.938    tcb018gbwp7twc 
DFCNQD1BWP7T           4   193.178    tcb018gbwp7twc 
DFKCND1BWP7T           2    96.589    tcb018gbwp7twc 
DFKCNQD1BWP7T          2    87.808    tcb018gbwp7twc 
DFQD1BWP7T             1    41.709    tcb018gbwp7twc 
IAO21D0BWP7T           2    26.342    tcb018gbwp7twc 
IND2D0BWP7T            1    10.976    tcb018gbwp7twc 
IND2D1BWP7T            6    65.856    tcb018gbwp7twc 
IND3D0BWP7T            2    26.342    tcb018gbwp7twc 
IND3D1BWP7T            1    13.171    tcb018gbwp7twc 
INR2D0BWP7T            1    10.976    tcb018gbwp7twc 
INR2D1BWP7T            1    10.976    tcb018gbwp7twc 
INR2XD0BWP7T           1    10.976    tcb018gbwp7twc 
INR3D0BWP7T            2    30.733    tcb018gbwp7twc 
INVD0BWP7T             5    32.928    tcb018gbwp7twc 
INVD1BWP7T             4    26.342    tcb018gbwp7twc 
IOA21D0BWP7T           2    26.342    tcb018gbwp7twc 
IOA21D1BWP7T           1    13.171    tcb018gbwp7twc 
LHQD1BWP7T             5   153.664    tcb018gbwp7twc 
MAOI22D0BWP7T          1    15.366    tcb018gbwp7twc 
MOAI22D0BWP7T          8   122.931    tcb018gbwp7twc 
ND2D0BWP7T             3    26.342    tcb018gbwp7twc 
ND2D1BWP7T             3    26.342    tcb018gbwp7twc 
ND3D0BWP7T             2    21.952    tcb018gbwp7twc 
ND4D0BWP7T             1    13.171    tcb018gbwp7twc 
NR2D0BWP7T             1     8.781    tcb018gbwp7twc 
NR2XD0BWP7T           11    96.589    tcb018gbwp7twc 
NR3D0BWP7T             4    43.904    tcb018gbwp7twc 
OAI211D1BWP7T          1    13.171    tcb018gbwp7twc 
OAI21D0BWP7T           3    32.928    tcb018gbwp7twc 
OAI22D0BWP7T           1    13.171    tcb018gbwp7twc 
OAI31D0BWP7T           2    26.342    tcb018gbwp7twc 
OAI32D1BWP7T           1    17.562    tcb018gbwp7twc 
OR2D0BWP7T             1    10.976    tcb018gbwp7twc 
OR2D1BWP7T             2    21.952    tcb018gbwp7twc 
OR2D4BWP7T             1    26.342    tcb018gbwp7twc 
OR3D1BWP7T             1    15.366    tcb018gbwp7twc 
OR3D4BWP7T             1    28.538    tcb018gbwp7twc 
-----------------------------------------------------
total                123  2120.563                   


                                         
     Type      Instances   Area   Area % 
-----------------------------------------
sequential            20  875.885   41.3 
inverter              10   65.856    3.1 
logic                 93 1178.822   55.6 
physical_cells         0    0.000    0.0 
-----------------------------------------
total                123 2120.563  100.0 

@file(syn2.tcl) 60: gui_show
#@ End verbose source tcl/syn2.tcl
WARNING: This version of the tool is 1886 days old.
Normal exit.
