Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Sun May  8 17:43:15 2022
| Host         : ajit4-ProLiant-ML10 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design       : top_level
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: test_inst/mcore_inst/PMODE_0_0_inst/Shallow.notSaveSlot.queue/qD1.RB.full_flag/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.001        0.000                      0               251209        0.049        0.000                      0               251209        1.100        0.000                       0                 89085  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_1  {0.000 3.200}        6.400           156.239         
  clk_out2_clk_wiz_1  {0.000 6.302}        12.604          79.340          
  clkfbout_clk_wiz_1  {0.000 22.500}       45.000          22.222          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_1        0.374        0.000                      0                 1062        0.081        0.000                      0                 1062        2.800        0.000                       0                   561  
  clk_out2_clk_wiz_1        0.001        0.000                      0               249567        0.049        0.000                      0               249567        5.534        0.000                       0                 88520  
  clkfbout_clk_wiz_1                                                                                                                                                   43.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_1  clk_out1_clk_wiz_1        4.594        0.000                      0                  290        0.245        0.000                      0                  290  
**async_default**   clk_out2_clk_wiz_1  clk_out2_clk_wiz_1       11.020        0.000                      0                  290        0.281        0.000                      0                  290  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 0.223ns (4.422%)  route 4.820ns (95.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 4.881 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.820ns
    Clock Pessimism Removal (CPR):    -0.779ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.979    -1.820    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X131Y39        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y39        FDCE (Prop_fdce_C_Q)         0.223    -1.597 r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=6, routed)           4.820     3.223    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][3]
    RAMB36_X6Y27         RAMB36E1                                     r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.484     4.881    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X6Y27         RAMB36E1                                     r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.779     4.102    
                         clock uncertainty           -0.090     4.013    
    RAMB36_X6Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416     3.597    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.597    
                         arrival time                          -3.223    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 0.223ns (4.422%)  route 4.820ns (95.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 4.881 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.820ns
    Clock Pessimism Removal (CPR):    -0.779ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.979    -1.820    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X131Y39        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y39        FDCE (Prop_fdce_C_Q)         0.223    -1.597 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=6, routed)           4.820     3.223    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][3]
    RAMB36_X6Y27         RAMB36E1                                     f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.484     4.881    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X6Y27         RAMB36E1                                     r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.779     4.102    
                         clock uncertainty           -0.090     4.013    
    RAMB36_X6Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416     3.597    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.597    
                         arrival time                          -3.223    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.223ns (4.156%)  route 5.143ns (95.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 5.433 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.619ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.180    -1.619    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X209Y40        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y40        FDCE (Prop_fdce_C_Q)         0.223    -1.396 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=5, routed)           5.143     3.747    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][5]
    RAMB36_X1Y8          RAMB36E1                                     r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.036     5.433    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y8          RAMB36E1                                     r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.775     4.658    
                         clock uncertainty           -0.090     4.569    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.416     4.153    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.153    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.223ns (4.156%)  route 5.143ns (95.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 5.433 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.619ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.180    -1.619    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X209Y40        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y40        FDCE (Prop_fdce_C_Q)         0.223    -1.396 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=5, routed)           5.143     3.747    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][5]
    RAMB36_X1Y8          RAMB36E1                                     f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.036     5.433    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y8          RAMB36E1                                     r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.775     4.658    
                         clock uncertainty           -0.090     4.569    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.416     4.153    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.153    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 0.223ns (4.175%)  route 5.118ns (95.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 5.433 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.619ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.180    -1.619    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X209Y40        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y40        FDCE (Prop_fdce_C_Q)         0.223    -1.396 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           5.118     3.723    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][4]
    RAMB36_X1Y8          RAMB36E1                                     r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.036     5.433    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y8          RAMB36E1                                     r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.775     4.658    
                         clock uncertainty           -0.090     4.569    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.416     4.153    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.153    
                         arrival time                          -3.723    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 0.223ns (4.175%)  route 5.118ns (95.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 5.433 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.619ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.180    -1.619    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X209Y40        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y40        FDCE (Prop_fdce_C_Q)         0.223    -1.396 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           5.118     3.723    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][4]
    RAMB36_X1Y8          RAMB36E1                                     f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.036     5.433    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y8          RAMB36E1                                     r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.775     4.658    
                         clock uncertainty           -0.090     4.569    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.416     4.153    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.153    
                         arrival time                          -3.723    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 0.223ns (4.476%)  route 4.759ns (95.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 4.881 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.819ns
    Clock Pessimism Removal (CPR):    -0.779ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.980    -1.819    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X131Y40        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y40        FDCE (Prop_fdce_C_Q)         0.223    -1.596 r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/Q
                         net (fo=6, routed)           4.759     3.163    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][9]
    RAMB36_X6Y27         RAMB36E1                                     r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.484     4.881    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X6Y27         RAMB36E1                                     r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.779     4.102    
                         clock uncertainty           -0.090     4.013    
    RAMB36_X6Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416     3.597    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.597    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 0.223ns (4.476%)  route 4.759ns (95.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 4.881 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.819ns
    Clock Pessimism Removal (CPR):    -0.779ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.980    -1.819    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X131Y40        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y40        FDCE (Prop_fdce_C_Q)         0.223    -1.596 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/Q
                         net (fo=6, routed)           4.759     3.163    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][9]
    RAMB36_X6Y27         RAMB36E1                                     f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.484     4.881    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X6Y27         RAMB36E1                                     r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.779     4.102    
                         clock uncertainty           -0.090     4.013    
    RAMB36_X6Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416     3.597    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.597    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.223ns (4.493%)  route 4.740ns (95.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 4.881 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.821ns
    Clock Pessimism Removal (CPR):    -0.779ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.978    -1.821    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X131Y38        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y38        FDCE (Prop_fdce_C_Q)         0.223    -1.598 r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=6, routed)           4.740     3.142    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]
    RAMB36_X6Y27         RAMB36E1                                     r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.484     4.881    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X6Y27         RAMB36E1                                     r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.779     4.102    
                         clock uncertainty           -0.090     4.013    
    RAMB36_X6Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416     3.597    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.597    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.223ns (4.493%)  route 4.740ns (95.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 4.881 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.821ns
    Clock Pessimism Removal (CPR):    -0.779ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.978    -1.821    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X131Y38        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y38        FDCE (Prop_fdce_C_Q)         0.223    -1.598 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=6, routed)           4.740     3.142    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]
    RAMB36_X6Y27         RAMB36E1                                     f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.484     4.881    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X6Y27         RAMB36E1                                     r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.779     4.102    
                         clock uncertainty           -0.090     4.013    
    RAMB36_X6Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416     3.597    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.597    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                  0.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.173ns (60.801%)  route 0.112ns (39.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         0.911    -0.425    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X204Y49        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y49        FDCE (Prop_fdce_C_Q)         0.107    -0.318 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=5, routed)           0.112    -0.206    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[6]
    SLICE_X203Y50        LUT4 (Prop_lut4_I1_O)        0.066    -0.140 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3
    SLICE_X203Y50        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.123    -0.495    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X203Y50        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/C
                         clock pessimism              0.214    -0.281    
    SLICE_X203Y50        FDCE (Hold_fdce_C_D)         0.060    -0.221    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.173ns (60.801%)  route 0.112ns (39.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         0.911    -0.425    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X204Y49        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y49        FDCE (Prop_fdce_C_Q)         0.107    -0.318 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=5, routed)           0.112    -0.206    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[6]
    SLICE_X203Y50        LUT4 (Prop_lut4_I1_O)        0.066    -0.140 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3
    SLICE_X203Y50        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.123    -0.495    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X203Y50        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/C
                         clock pessimism              0.214    -0.281    
    SLICE_X203Y50        FDCE (Hold_fdce_C_D)         0.060    -0.221    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.173ns (60.801%)  route 0.112ns (39.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         0.911    -0.425    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X204Y49        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y49        FDCE (Prop_fdce_C_Q)         0.107    -0.318 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=5, routed)           0.112    -0.206    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[6]
    SLICE_X203Y50        LUT4 (Prop_lut4_I1_O)        0.066    -0.140 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3
    SLICE_X203Y50        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.123    -0.495    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X203Y50        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/C
                         clock pessimism              0.214    -0.281    
    SLICE_X203Y50        FDCE (Hold_fdce_C_D)         0.060    -0.221    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.173ns (60.801%)  route 0.112ns (39.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         0.911    -0.425    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X204Y49        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y49        FDCE (Prop_fdce_C_Q)         0.107    -0.318 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=5, routed)           0.112    -0.206    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[6]
    SLICE_X203Y50        LUT4 (Prop_lut4_I1_O)        0.066    -0.140 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3
    SLICE_X203Y50        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.123    -0.495    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X203Y50        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/C
                         clock pessimism              0.214    -0.281    
    SLICE_X203Y50        FDCE (Hold_fdce_C_D)         0.060    -0.221    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.173ns (60.588%)  route 0.113ns (39.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         0.911    -0.425    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X204Y49        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y49        FDCE (Prop_fdce_C_Q)         0.107    -0.318 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=5, routed)           0.113    -0.205    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[6]
    SLICE_X203Y50        LUT6 (Prop_lut6_I0_O)        0.066    -0.139 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5
    SLICE_X203Y50        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.123    -0.495    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X203Y50        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/C
                         clock pessimism              0.214    -0.281    
    SLICE_X203Y50        FDCE (Hold_fdce_C_D)         0.060    -0.221    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.173ns (60.588%)  route 0.113ns (39.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         0.911    -0.425    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X204Y49        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y49        FDCE (Prop_fdce_C_Q)         0.107    -0.318 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=5, routed)           0.113    -0.205    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[6]
    SLICE_X203Y50        LUT6 (Prop_lut6_I0_O)        0.066    -0.139 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5
    SLICE_X203Y50        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.123    -0.495    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X203Y50        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/C
                         clock pessimism              0.214    -0.281    
    SLICE_X203Y50        FDCE (Hold_fdce_C_D)         0.060    -0.221    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.173ns (60.588%)  route 0.113ns (39.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         0.911    -0.425    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X204Y49        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y49        FDCE (Prop_fdce_C_Q)         0.107    -0.318 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=5, routed)           0.113    -0.205    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[6]
    SLICE_X203Y50        LUT6 (Prop_lut6_I0_O)        0.066    -0.139 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5
    SLICE_X203Y50        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.123    -0.495    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X203Y50        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/C
                         clock pessimism              0.214    -0.281    
    SLICE_X203Y50        FDCE (Hold_fdce_C_D)         0.060    -0.221    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.173ns (60.588%)  route 0.113ns (39.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         0.911    -0.425    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X204Y49        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y49        FDCE (Prop_fdce_C_Q)         0.107    -0.318 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=5, routed)           0.113    -0.205    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[6]
    SLICE_X203Y50        LUT6 (Prop_lut6_I0_O)        0.066    -0.139 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5
    SLICE_X203Y50        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.123    -0.495    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X203Y50        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/C
                         clock pessimism              0.214    -0.281    
    SLICE_X203Y50        FDCE (Hold_fdce_C_D)         0.060    -0.221    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.157ns (50.773%)  route 0.152ns (49.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         0.911    -0.425    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X203Y49        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y49        FDCE (Prop_fdce_C_Q)         0.091    -0.334 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=4, routed)           0.152    -0.182    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[5]
    SLICE_X203Y50        LUT6 (Prop_lut6_I2_O)        0.066    -0.116 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5
    SLICE_X203Y50        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.123    -0.495    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X203Y50        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/C
                         clock pessimism              0.214    -0.281    
    SLICE_X203Y50        FDCE (Hold_fdce_C_D)         0.060    -0.221    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.157ns (50.773%)  route 0.152ns (49.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         0.911    -0.425    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X203Y49        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y49        FDCE (Prop_fdce_C_Q)         0.091    -0.334 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=4, routed)           0.152    -0.182    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[5]
    SLICE_X203Y50        LUT6 (Prop_lut6_I2_O)        0.066    -0.116 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5
    SLICE_X203Y50        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.123    -0.495    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X203Y50        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/C
                         clock pessimism              0.214    -0.281    
    SLICE_X203Y50        FDCE (Hold_fdce_C_D)         0.060    -0.221    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { clocking1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         6.400       4.561      RAMB18_X13Y20    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.400       206.960    MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.200       2.800      SLICE_X135Y39    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.200       2.850      SLICE_X202Y40    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.534ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 2.513ns (21.141%)  route 9.374ns (78.859%))
  Logic Levels:           25  (CARRY4=9 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 11.087 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.086ns
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.149    -3.650    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.557 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.471    -2.086    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/clk
    SLICE_X136Y151       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y151       FDRE (Prop_fdre_C_Q)         0.259    -1.827 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/Q
                         net (fo=3, routed)           0.600    -1.226    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data[69]
    SLICE_X131Y152       LUT4 (Prop_lut4_I0_O)        0.043    -1.183 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.phi_stmt_4775.phi/Mmux_GND_1073_o_idata[107]_mux_1_OUT741/O
                         net (fo=3, routed)           0.499    -0.684    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.CIRCULANT_4775[69]
    SLICE_X129Y152       LUT6 (Prop_lut6_I4_O)        0.043    -0.641 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_lut<1>/O
                         net (fo=1, routed)           0.000    -0.641    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_lut[1]
    SLICE_X129Y152       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.374 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.374    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy[3]
    SLICE_X129Y153       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.321 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.321    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy[7]
    SLICE_X129Y154       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    -0.211 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<8>_CARRY4/CO[2]
                         net (fo=24, routed)          0.511     0.300    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v1397
    SLICE_X127Y148       LUT6 (Prop_lut6_I5_O)        0.129     0.429 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.npc_to_retire_59542611/O
                         net (fo=1, routed)           0.000     0.429    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.npc_to_retire_5954261
    SLICE_X127Y148       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.696 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<2>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.696    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[5]
    SLICE_X127Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.749 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<6>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.749    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[9]
    SLICE_X127Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.802 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<10>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.802    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[13]
    SLICE_X127Y151       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     0.951 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<14>_CARRY4/O[3]
                         net (fo=2, routed)           0.443     1.394    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v110[17]
    SLICE_X124Y152       LUT6 (Prop_lut6_I5_O)        0.120     1.514 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.computed_next_npc_53579/O
                         net (fo=12, routed)          0.510     2.024    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/noblock_teu_stream_corrector_to_iretire_pipe_read_data[17]
    SLICE_X126Y150       LUT6 (Prop_lut6_I5_O)        0.043     2.067 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_lut<5>/O
                         net (fo=1, routed)           0.000     2.067    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_lut[5]
    SLICE_X126Y150       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.323 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.323    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy[7]
    SLICE_X126Y151       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     2.433 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy<8>_CARRY4/CO[2]
                         net (fo=6, routed)           0.467     2.900    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v1399
    SLICE_X131Y157       LUT6 (Prop_lut6_I5_O)        0.128     3.028 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_35.gj_stream_corrector_daemon_cp_element_group_35/symbol_out_sig<1>3/O
                         net (fo=13, routed)          0.368     3.396    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_CP_1122_elements[35]
    SLICE_X137Y157       LUT6 (Prop_lut6_I4_O)        0.043     3.439 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_13.gj_stream_corrector_daemon_cp_element_group_13/symbol_out_sig_1/O
                         net (fo=9, routed)           0.331     3.770    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_13.gj_stream_corrector_daemon_cp_element_group_13/symbol_out_sig
    SLICE_X140Y162       LUT6 (Prop_lut6_I5_O)        0.043     3.813 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.phi_stmt_4771_phi_seq_1195_block.phi_stmt_4771_phi_seq_1195/trigForkUpdate/trig_clears<1>1/O
                         net (fo=22, routed)          0.220     4.033    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.phi_stmt_4771_phi_seq_1195_block.src_update_reqs[1]
    SLICE_X139Y163       LUT6 (Prop_lut6_I5_O)        0.043     4.076 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_31.gj_stream_corrector_daemon_cp_element_group_31/symbol_out_sig1_56/O
                         net (fo=13, routed)          0.290     4.366    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_31.gj_stream_corrector_daemon_cp_element_group_31/symbol_out_sig1_56
    SLICE_X134Y163       LUT4 (Prop_lut4_I0_O)        0.043     4.409 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_instance/Mmux_clear_other_data_var111/O
                         net (fo=2, routed)           0.339     4.748    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_req[0]
    SLICE_X131Y163       LUT4 (Prop_lut4_I0_O)        0.043     4.791 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_8.teu_idispatch_to_stream_corrector_write_8_gI/BaseGen[0].gCase.SampleOnly.sgis/Mmux_sa_out_var11/O
                         net (fo=7, routed)           0.671     5.462    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_8.sample_ack_unguarded
    SLICE_X118Y149       LUT6 (Prop_lut6_I4_O)        0.043     5.505 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>2/O
                         net (fo=1, routed)           0.411     5.916    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>1
    SLICE_X111Y149       LUT6 (Prop_lut6_I4_O)        0.043     5.959 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>3/O
                         net (fo=14, routed)          0.375     6.334    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>2
    SLICE_X108Y148       LUT5 (Prop_lut5_I2_O)        0.043     6.377 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>4/O
                         net (fo=14, routed)          0.279     6.656    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_CP_81_elements[35]
    SLICE_X108Y147       LUT6 (Prop_lut6_I4_O)        0.043     6.699 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_13.gj_idecode_idispatch_daemon_cp_element_group_13/symbol_out_sig<1>/O
                         net (fo=14, routed)          2.036     8.735    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_CP_81_elements[13]
    SLICE_X100Y278       LUT6 (Prop_lut6_I5_O)        0.043     8.778 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.nstate<0>_01/O
                         net (fo=1, routed)           1.023     9.801    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.nstate<0>_0
    RAMB18_X5Y120        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.134     9.735    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.818 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.269    11.087    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/clk
    RAMB18_X5Y120        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/CLKARDCLK
                         clock pessimism             -0.771    10.316    
                         clock uncertainty           -0.097    10.219    
    RAMB18_X5Y120        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416     9.803    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv
  -------------------------------------------------------------------
                         required time                          9.803    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 2.513ns (21.141%)  route 9.374ns (78.859%))
  Logic Levels:           25  (CARRY4=9 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 11.087 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.086ns
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.149    -3.650    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.557 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.471    -2.086    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/clk
    SLICE_X136Y151       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y151       FDRE (Prop_fdre_C_Q)         0.259    -1.827 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/Q
                         net (fo=3, routed)           0.600    -1.226    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data[69]
    SLICE_X131Y152       LUT4 (Prop_lut4_I0_O)        0.043    -1.183 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.phi_stmt_4775.phi/Mmux_GND_1073_o_idata[107]_mux_1_OUT741/O
                         net (fo=3, routed)           0.499    -0.684    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.CIRCULANT_4775[69]
    SLICE_X129Y152       LUT6 (Prop_lut6_I4_O)        0.043    -0.641 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_lut<1>/O
                         net (fo=1, routed)           0.000    -0.641    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_lut[1]
    SLICE_X129Y152       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.374 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.374    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy[3]
    SLICE_X129Y153       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.321 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.321    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy[7]
    SLICE_X129Y154       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    -0.211 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<8>_CARRY4/CO[2]
                         net (fo=24, routed)          0.511     0.300    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v1397
    SLICE_X127Y148       LUT6 (Prop_lut6_I5_O)        0.129     0.429 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.npc_to_retire_59542611/O
                         net (fo=1, routed)           0.000     0.429    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.npc_to_retire_5954261
    SLICE_X127Y148       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.696 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<2>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.696    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[5]
    SLICE_X127Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.749 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<6>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.749    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[9]
    SLICE_X127Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.802 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<10>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.802    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[13]
    SLICE_X127Y151       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     0.951 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<14>_CARRY4/O[3]
                         net (fo=2, routed)           0.443     1.394    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v110[17]
    SLICE_X124Y152       LUT6 (Prop_lut6_I5_O)        0.120     1.514 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.computed_next_npc_53579/O
                         net (fo=12, routed)          0.510     2.024    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/noblock_teu_stream_corrector_to_iretire_pipe_read_data[17]
    SLICE_X126Y150       LUT6 (Prop_lut6_I5_O)        0.043     2.067 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_lut<5>/O
                         net (fo=1, routed)           0.000     2.067    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_lut[5]
    SLICE_X126Y150       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.323 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.323    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy[7]
    SLICE_X126Y151       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     2.433 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy<8>_CARRY4/CO[2]
                         net (fo=6, routed)           0.467     2.900    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v1399
    SLICE_X131Y157       LUT6 (Prop_lut6_I5_O)        0.128     3.028 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_35.gj_stream_corrector_daemon_cp_element_group_35/symbol_out_sig<1>3/O
                         net (fo=13, routed)          0.368     3.396    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_CP_1122_elements[35]
    SLICE_X137Y157       LUT6 (Prop_lut6_I4_O)        0.043     3.439 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_13.gj_stream_corrector_daemon_cp_element_group_13/symbol_out_sig_1/O
                         net (fo=9, routed)           0.331     3.770    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_13.gj_stream_corrector_daemon_cp_element_group_13/symbol_out_sig
    SLICE_X140Y162       LUT6 (Prop_lut6_I5_O)        0.043     3.813 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.phi_stmt_4771_phi_seq_1195_block.phi_stmt_4771_phi_seq_1195/trigForkUpdate/trig_clears<1>1/O
                         net (fo=22, routed)          0.220     4.033    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.phi_stmt_4771_phi_seq_1195_block.src_update_reqs[1]
    SLICE_X139Y163       LUT6 (Prop_lut6_I5_O)        0.043     4.076 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_31.gj_stream_corrector_daemon_cp_element_group_31/symbol_out_sig1_56/O
                         net (fo=13, routed)          0.290     4.366    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_31.gj_stream_corrector_daemon_cp_element_group_31/symbol_out_sig1_56
    SLICE_X134Y163       LUT4 (Prop_lut4_I0_O)        0.043     4.409 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_instance/Mmux_clear_other_data_var111/O
                         net (fo=2, routed)           0.339     4.748    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_req[0]
    SLICE_X131Y163       LUT4 (Prop_lut4_I0_O)        0.043     4.791 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_8.teu_idispatch_to_stream_corrector_write_8_gI/BaseGen[0].gCase.SampleOnly.sgis/Mmux_sa_out_var11/O
                         net (fo=7, routed)           0.671     5.462    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_8.sample_ack_unguarded
    SLICE_X118Y149       LUT6 (Prop_lut6_I4_O)        0.043     5.505 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>2/O
                         net (fo=1, routed)           0.411     5.916    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>1
    SLICE_X111Y149       LUT6 (Prop_lut6_I4_O)        0.043     5.959 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>3/O
                         net (fo=14, routed)          0.375     6.334    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>2
    SLICE_X108Y148       LUT5 (Prop_lut5_I2_O)        0.043     6.377 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>4/O
                         net (fo=14, routed)          0.279     6.656    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_CP_81_elements[35]
    SLICE_X108Y147       LUT6 (Prop_lut6_I4_O)        0.043     6.699 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_13.gj_idecode_idispatch_daemon_cp_element_group_13/symbol_out_sig<1>/O
                         net (fo=14, routed)          2.036     8.735    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_CP_81_elements[13]
    SLICE_X100Y278       LUT6 (Prop_lut6_I5_O)        0.043     8.778 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.nstate<0>_01/O
                         net (fo=1, routed)           1.023     9.801    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.nstate<0>_0
    RAMB18_X5Y120        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.134     9.735    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.818 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.269    11.087    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/clk
    RAMB18_X5Y120        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/CLKARDCLK
                         clock pessimism             -0.771    10.316    
                         clock uncertainty           -0.097    10.219    
    RAMB18_X5Y120        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416     9.803    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv
  -------------------------------------------------------------------
                         required time                          9.803    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 2.513ns (21.141%)  route 9.374ns (78.859%))
  Logic Levels:           25  (CARRY4=9 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 11.087 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.086ns
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.149    -3.650    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.557 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.471    -2.086    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/clk
    SLICE_X136Y151       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y151       FDRE (Prop_fdre_C_Q)         0.259    -1.827 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/Q
                         net (fo=3, routed)           0.600    -1.226    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data[69]
    SLICE_X131Y152       LUT4 (Prop_lut4_I0_O)        0.043    -1.183 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.phi_stmt_4775.phi/Mmux_GND_1073_o_idata[107]_mux_1_OUT741/O
                         net (fo=3, routed)           0.499    -0.684    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.CIRCULANT_4775[69]
    SLICE_X129Y152       LUT6 (Prop_lut6_I4_O)        0.043    -0.641 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_lut<1>/O
                         net (fo=1, routed)           0.000    -0.641    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_lut[1]
    SLICE_X129Y152       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.374 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.374    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy[3]
    SLICE_X129Y153       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.321 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.321    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy[7]
    SLICE_X129Y154       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    -0.211 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<8>_CARRY4/CO[2]
                         net (fo=24, routed)          0.511     0.300    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v1397
    SLICE_X127Y148       LUT6 (Prop_lut6_I5_O)        0.129     0.429 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.npc_to_retire_59542611/O
                         net (fo=1, routed)           0.000     0.429    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.npc_to_retire_5954261
    SLICE_X127Y148       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.696 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<2>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.696    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[5]
    SLICE_X127Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.749 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<6>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.749    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[9]
    SLICE_X127Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.802 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<10>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.802    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[13]
    SLICE_X127Y151       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     0.951 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<14>_CARRY4/O[3]
                         net (fo=2, routed)           0.443     1.394    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v110[17]
    SLICE_X124Y152       LUT6 (Prop_lut6_I5_O)        0.120     1.514 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.computed_next_npc_53579/O
                         net (fo=12, routed)          0.510     2.024    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/noblock_teu_stream_corrector_to_iretire_pipe_read_data[17]
    SLICE_X126Y150       LUT6 (Prop_lut6_I5_O)        0.043     2.067 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_lut<5>/O
                         net (fo=1, routed)           0.000     2.067    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_lut[5]
    SLICE_X126Y150       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.323 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.323    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy[7]
    SLICE_X126Y151       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     2.433 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy<8>_CARRY4/CO[2]
                         net (fo=6, routed)           0.467     2.900    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v1399
    SLICE_X131Y157       LUT6 (Prop_lut6_I5_O)        0.128     3.028 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_35.gj_stream_corrector_daemon_cp_element_group_35/symbol_out_sig<1>3/O
                         net (fo=13, routed)          0.368     3.396    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_CP_1122_elements[35]
    SLICE_X137Y157       LUT6 (Prop_lut6_I4_O)        0.043     3.439 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_13.gj_stream_corrector_daemon_cp_element_group_13/symbol_out_sig_1/O
                         net (fo=9, routed)           0.331     3.770    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_13.gj_stream_corrector_daemon_cp_element_group_13/symbol_out_sig
    SLICE_X140Y162       LUT6 (Prop_lut6_I5_O)        0.043     3.813 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.phi_stmt_4771_phi_seq_1195_block.phi_stmt_4771_phi_seq_1195/trigForkUpdate/trig_clears<1>1/O
                         net (fo=22, routed)          0.220     4.033    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.phi_stmt_4771_phi_seq_1195_block.src_update_reqs[1]
    SLICE_X139Y163       LUT6 (Prop_lut6_I5_O)        0.043     4.076 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_31.gj_stream_corrector_daemon_cp_element_group_31/symbol_out_sig1_56/O
                         net (fo=13, routed)          0.290     4.366    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_31.gj_stream_corrector_daemon_cp_element_group_31/symbol_out_sig1_56
    SLICE_X134Y163       LUT4 (Prop_lut4_I0_O)        0.043     4.409 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_instance/Mmux_clear_other_data_var111/O
                         net (fo=2, routed)           0.339     4.748    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_req[0]
    SLICE_X131Y163       LUT4 (Prop_lut4_I0_O)        0.043     4.791 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_8.teu_idispatch_to_stream_corrector_write_8_gI/BaseGen[0].gCase.SampleOnly.sgis/Mmux_sa_out_var11/O
                         net (fo=7, routed)           0.671     5.462    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_8.sample_ack_unguarded
    SLICE_X118Y149       LUT6 (Prop_lut6_I4_O)        0.043     5.505 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>2/O
                         net (fo=1, routed)           0.411     5.916    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>1
    SLICE_X111Y149       LUT6 (Prop_lut6_I4_O)        0.043     5.959 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>3/O
                         net (fo=14, routed)          0.375     6.334    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>2
    SLICE_X108Y148       LUT5 (Prop_lut5_I2_O)        0.043     6.377 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>4/O
                         net (fo=14, routed)          0.279     6.656    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_CP_81_elements[35]
    SLICE_X108Y147       LUT6 (Prop_lut6_I4_O)        0.043     6.699 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_13.gj_idecode_idispatch_daemon_cp_element_group_13/symbol_out_sig<1>/O
                         net (fo=14, routed)          2.036     8.735    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_CP_81_elements[13]
    SLICE_X100Y278       LUT6 (Prop_lut6_I5_O)        0.043     8.778 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.nstate<0>_01/O
                         net (fo=1, routed)           1.023     9.801    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.nstate<0>_0
    RAMB18_X5Y120        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.134     9.735    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.818 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.269    11.087    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/clk
    RAMB18_X5Y120        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/CLKARDCLK
                         clock pessimism             -0.771    10.316    
                         clock uncertainty           -0.097    10.219    
    RAMB18_X5Y120        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416     9.803    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv
  -------------------------------------------------------------------
                         required time                          9.803    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 2.513ns (21.141%)  route 9.374ns (78.859%))
  Logic Levels:           25  (CARRY4=9 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 11.087 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.086ns
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.149    -3.650    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.557 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.471    -2.086    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/clk
    SLICE_X136Y151       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y151       FDRE (Prop_fdre_C_Q)         0.259    -1.827 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/Q
                         net (fo=3, routed)           0.600    -1.226    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data[69]
    SLICE_X131Y152       LUT4 (Prop_lut4_I0_O)        0.043    -1.183 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.phi_stmt_4775.phi/Mmux_GND_1073_o_idata[107]_mux_1_OUT741/O
                         net (fo=3, routed)           0.499    -0.684    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.CIRCULANT_4775[69]
    SLICE_X129Y152       LUT6 (Prop_lut6_I4_O)        0.043    -0.641 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_lut<1>/O
                         net (fo=1, routed)           0.000    -0.641    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_lut[1]
    SLICE_X129Y152       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.374 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.374    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy[3]
    SLICE_X129Y153       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.321 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.321    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy[7]
    SLICE_X129Y154       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    -0.211 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<8>_CARRY4/CO[2]
                         net (fo=24, routed)          0.511     0.300    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v1397
    SLICE_X127Y148       LUT6 (Prop_lut6_I5_O)        0.129     0.429 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.npc_to_retire_59542611/O
                         net (fo=1, routed)           0.000     0.429    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.npc_to_retire_5954261
    SLICE_X127Y148       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.696 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<2>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.696    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[5]
    SLICE_X127Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.749 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<6>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.749    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[9]
    SLICE_X127Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.802 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<10>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.802    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[13]
    SLICE_X127Y151       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     0.951 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<14>_CARRY4/O[3]
                         net (fo=2, routed)           0.443     1.394    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v110[17]
    SLICE_X124Y152       LUT6 (Prop_lut6_I5_O)        0.120     1.514 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.computed_next_npc_53579/O
                         net (fo=12, routed)          0.510     2.024    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/noblock_teu_stream_corrector_to_iretire_pipe_read_data[17]
    SLICE_X126Y150       LUT6 (Prop_lut6_I5_O)        0.043     2.067 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_lut<5>/O
                         net (fo=1, routed)           0.000     2.067    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_lut[5]
    SLICE_X126Y150       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.323 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.323    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy[7]
    SLICE_X126Y151       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     2.433 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy<8>_CARRY4/CO[2]
                         net (fo=6, routed)           0.467     2.900    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v1399
    SLICE_X131Y157       LUT6 (Prop_lut6_I5_O)        0.128     3.028 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_35.gj_stream_corrector_daemon_cp_element_group_35/symbol_out_sig<1>3/O
                         net (fo=13, routed)          0.368     3.396    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_CP_1122_elements[35]
    SLICE_X137Y157       LUT6 (Prop_lut6_I4_O)        0.043     3.439 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_13.gj_stream_corrector_daemon_cp_element_group_13/symbol_out_sig_1/O
                         net (fo=9, routed)           0.331     3.770    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_13.gj_stream_corrector_daemon_cp_element_group_13/symbol_out_sig
    SLICE_X140Y162       LUT6 (Prop_lut6_I5_O)        0.043     3.813 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.phi_stmt_4771_phi_seq_1195_block.phi_stmt_4771_phi_seq_1195/trigForkUpdate/trig_clears<1>1/O
                         net (fo=22, routed)          0.220     4.033    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.phi_stmt_4771_phi_seq_1195_block.src_update_reqs[1]
    SLICE_X139Y163       LUT6 (Prop_lut6_I5_O)        0.043     4.076 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_31.gj_stream_corrector_daemon_cp_element_group_31/symbol_out_sig1_56/O
                         net (fo=13, routed)          0.290     4.366    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_31.gj_stream_corrector_daemon_cp_element_group_31/symbol_out_sig1_56
    SLICE_X134Y163       LUT4 (Prop_lut4_I0_O)        0.043     4.409 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_instance/Mmux_clear_other_data_var111/O
                         net (fo=2, routed)           0.339     4.748    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_req[0]
    SLICE_X131Y163       LUT4 (Prop_lut4_I0_O)        0.043     4.791 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_8.teu_idispatch_to_stream_corrector_write_8_gI/BaseGen[0].gCase.SampleOnly.sgis/Mmux_sa_out_var11/O
                         net (fo=7, routed)           0.671     5.462    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_8.sample_ack_unguarded
    SLICE_X118Y149       LUT6 (Prop_lut6_I4_O)        0.043     5.505 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>2/O
                         net (fo=1, routed)           0.411     5.916    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>1
    SLICE_X111Y149       LUT6 (Prop_lut6_I4_O)        0.043     5.959 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>3/O
                         net (fo=14, routed)          0.375     6.334    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>2
    SLICE_X108Y148       LUT5 (Prop_lut5_I2_O)        0.043     6.377 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>4/O
                         net (fo=14, routed)          0.279     6.656    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_CP_81_elements[35]
    SLICE_X108Y147       LUT6 (Prop_lut6_I4_O)        0.043     6.699 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_13.gj_idecode_idispatch_daemon_cp_element_group_13/symbol_out_sig<1>/O
                         net (fo=14, routed)          2.036     8.735    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_CP_81_elements[13]
    SLICE_X100Y278       LUT6 (Prop_lut6_I5_O)        0.043     8.778 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.nstate<0>_01/O
                         net (fo=1, routed)           1.023     9.801    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.nstate<0>_0
    RAMB18_X5Y120        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.134     9.735    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.818 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.269    11.087    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/clk
    RAMB18_X5Y120        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/CLKARDCLK
                         clock pessimism             -0.771    10.316    
                         clock uncertainty           -0.097    10.219    
    RAMB18_X5Y120        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416     9.803    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv
  -------------------------------------------------------------------
                         required time                          9.803    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 2.513ns (21.141%)  route 9.374ns (78.859%))
  Logic Levels:           25  (CARRY4=9 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 11.087 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.086ns
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.149    -3.650    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.557 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.471    -2.086    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/clk
    SLICE_X136Y151       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y151       FDRE (Prop_fdre_C_Q)         0.259    -1.827 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/Q
                         net (fo=3, routed)           0.600    -1.226    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data[69]
    SLICE_X131Y152       LUT4 (Prop_lut4_I0_O)        0.043    -1.183 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.phi_stmt_4775.phi/Mmux_GND_1073_o_idata[107]_mux_1_OUT741/O
                         net (fo=3, routed)           0.499    -0.684    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.CIRCULANT_4775[69]
    SLICE_X129Y152       LUT6 (Prop_lut6_I4_O)        0.043    -0.641 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_lut<1>/O
                         net (fo=1, routed)           0.000    -0.641    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_lut[1]
    SLICE_X129Y152       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.374 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.374    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy[3]
    SLICE_X129Y153       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.321 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.321    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy[7]
    SLICE_X129Y154       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    -0.211 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<8>_CARRY4/CO[2]
                         net (fo=24, routed)          0.511     0.300    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v1397
    SLICE_X127Y148       LUT6 (Prop_lut6_I5_O)        0.129     0.429 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.npc_to_retire_59542611/O
                         net (fo=1, routed)           0.000     0.429    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.npc_to_retire_5954261
    SLICE_X127Y148       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.696 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<2>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.696    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[5]
    SLICE_X127Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.749 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<6>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.749    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[9]
    SLICE_X127Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.802 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<10>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.802    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[13]
    SLICE_X127Y151       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     0.951 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<14>_CARRY4/O[3]
                         net (fo=2, routed)           0.443     1.394    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v110[17]
    SLICE_X124Y152       LUT6 (Prop_lut6_I5_O)        0.120     1.514 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.computed_next_npc_53579/O
                         net (fo=12, routed)          0.510     2.024    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/noblock_teu_stream_corrector_to_iretire_pipe_read_data[17]
    SLICE_X126Y150       LUT6 (Prop_lut6_I5_O)        0.043     2.067 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_lut<5>/O
                         net (fo=1, routed)           0.000     2.067    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_lut[5]
    SLICE_X126Y150       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.323 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.323    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy[7]
    SLICE_X126Y151       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     2.433 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy<8>_CARRY4/CO[2]
                         net (fo=6, routed)           0.467     2.900    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v1399
    SLICE_X131Y157       LUT6 (Prop_lut6_I5_O)        0.128     3.028 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_35.gj_stream_corrector_daemon_cp_element_group_35/symbol_out_sig<1>3/O
                         net (fo=13, routed)          0.368     3.396    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_CP_1122_elements[35]
    SLICE_X137Y157       LUT6 (Prop_lut6_I4_O)        0.043     3.439 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_13.gj_stream_corrector_daemon_cp_element_group_13/symbol_out_sig_1/O
                         net (fo=9, routed)           0.331     3.770    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_13.gj_stream_corrector_daemon_cp_element_group_13/symbol_out_sig
    SLICE_X140Y162       LUT6 (Prop_lut6_I5_O)        0.043     3.813 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.phi_stmt_4771_phi_seq_1195_block.phi_stmt_4771_phi_seq_1195/trigForkUpdate/trig_clears<1>1/O
                         net (fo=22, routed)          0.220     4.033    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.phi_stmt_4771_phi_seq_1195_block.src_update_reqs[1]
    SLICE_X139Y163       LUT6 (Prop_lut6_I5_O)        0.043     4.076 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_31.gj_stream_corrector_daemon_cp_element_group_31/symbol_out_sig1_56/O
                         net (fo=13, routed)          0.290     4.366    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_31.gj_stream_corrector_daemon_cp_element_group_31/symbol_out_sig1_56
    SLICE_X134Y163       LUT4 (Prop_lut4_I0_O)        0.043     4.409 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_instance/Mmux_clear_other_data_var111/O
                         net (fo=2, routed)           0.339     4.748    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_req[0]
    SLICE_X131Y163       LUT4 (Prop_lut4_I0_O)        0.043     4.791 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_8.teu_idispatch_to_stream_corrector_write_8_gI/BaseGen[0].gCase.SampleOnly.sgis/Mmux_sa_out_var11/O
                         net (fo=7, routed)           0.671     5.462    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_8.sample_ack_unguarded
    SLICE_X118Y149       LUT6 (Prop_lut6_I4_O)        0.043     5.505 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>2/O
                         net (fo=1, routed)           0.411     5.916    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>1
    SLICE_X111Y149       LUT6 (Prop_lut6_I4_O)        0.043     5.959 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>3/O
                         net (fo=14, routed)          0.375     6.334    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>2
    SLICE_X108Y148       LUT5 (Prop_lut5_I2_O)        0.043     6.377 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>4/O
                         net (fo=14, routed)          0.279     6.656    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_CP_81_elements[35]
    SLICE_X108Y147       LUT6 (Prop_lut6_I4_O)        0.043     6.699 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_13.gj_idecode_idispatch_daemon_cp_element_group_13/symbol_out_sig<1>/O
                         net (fo=14, routed)          2.036     8.735    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_CP_81_elements[13]
    SLICE_X100Y278       LUT6 (Prop_lut6_I5_O)        0.043     8.778 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.nstate<0>_01/O
                         net (fo=1, routed)           1.023     9.801    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.nstate<0>_0
    RAMB18_X5Y120        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.134     9.735    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.818 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.269    11.087    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/clk
    RAMB18_X5Y120        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/CLKARDCLK
                         clock pessimism             -0.771    10.316    
                         clock uncertainty           -0.097    10.219    
    RAMB18_X5Y120        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416     9.803    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv
  -------------------------------------------------------------------
                         required time                          9.803    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 2.513ns (21.141%)  route 9.374ns (78.859%))
  Logic Levels:           25  (CARRY4=9 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 11.087 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.086ns
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.149    -3.650    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.557 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.471    -2.086    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/clk
    SLICE_X136Y151       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y151       FDRE (Prop_fdre_C_Q)         0.259    -1.827 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/Q
                         net (fo=3, routed)           0.600    -1.226    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data[69]
    SLICE_X131Y152       LUT4 (Prop_lut4_I0_O)        0.043    -1.183 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.phi_stmt_4775.phi/Mmux_GND_1073_o_idata[107]_mux_1_OUT741/O
                         net (fo=3, routed)           0.499    -0.684    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.CIRCULANT_4775[69]
    SLICE_X129Y152       LUT6 (Prop_lut6_I4_O)        0.043    -0.641 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_lut<1>/O
                         net (fo=1, routed)           0.000    -0.641    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_lut[1]
    SLICE_X129Y152       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.374 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.374    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy[3]
    SLICE_X129Y153       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.321 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.321    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy[7]
    SLICE_X129Y154       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    -0.211 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<8>_CARRY4/CO[2]
                         net (fo=24, routed)          0.511     0.300    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v1397
    SLICE_X127Y148       LUT6 (Prop_lut6_I5_O)        0.129     0.429 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.npc_to_retire_59542611/O
                         net (fo=1, routed)           0.000     0.429    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.npc_to_retire_5954261
    SLICE_X127Y148       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.696 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<2>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.696    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[5]
    SLICE_X127Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.749 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<6>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.749    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[9]
    SLICE_X127Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.802 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<10>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.802    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[13]
    SLICE_X127Y151       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     0.951 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<14>_CARRY4/O[3]
                         net (fo=2, routed)           0.443     1.394    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v110[17]
    SLICE_X124Y152       LUT6 (Prop_lut6_I5_O)        0.120     1.514 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.computed_next_npc_53579/O
                         net (fo=12, routed)          0.510     2.024    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/noblock_teu_stream_corrector_to_iretire_pipe_read_data[17]
    SLICE_X126Y150       LUT6 (Prop_lut6_I5_O)        0.043     2.067 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_lut<5>/O
                         net (fo=1, routed)           0.000     2.067    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_lut[5]
    SLICE_X126Y150       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.323 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.323    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy[7]
    SLICE_X126Y151       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     2.433 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy<8>_CARRY4/CO[2]
                         net (fo=6, routed)           0.467     2.900    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v1399
    SLICE_X131Y157       LUT6 (Prop_lut6_I5_O)        0.128     3.028 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_35.gj_stream_corrector_daemon_cp_element_group_35/symbol_out_sig<1>3/O
                         net (fo=13, routed)          0.368     3.396    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_CP_1122_elements[35]
    SLICE_X137Y157       LUT6 (Prop_lut6_I4_O)        0.043     3.439 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_13.gj_stream_corrector_daemon_cp_element_group_13/symbol_out_sig_1/O
                         net (fo=9, routed)           0.331     3.770    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_13.gj_stream_corrector_daemon_cp_element_group_13/symbol_out_sig
    SLICE_X140Y162       LUT6 (Prop_lut6_I5_O)        0.043     3.813 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.phi_stmt_4771_phi_seq_1195_block.phi_stmt_4771_phi_seq_1195/trigForkUpdate/trig_clears<1>1/O
                         net (fo=22, routed)          0.220     4.033    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.phi_stmt_4771_phi_seq_1195_block.src_update_reqs[1]
    SLICE_X139Y163       LUT6 (Prop_lut6_I5_O)        0.043     4.076 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_31.gj_stream_corrector_daemon_cp_element_group_31/symbol_out_sig1_56/O
                         net (fo=13, routed)          0.290     4.366    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_31.gj_stream_corrector_daemon_cp_element_group_31/symbol_out_sig1_56
    SLICE_X134Y163       LUT4 (Prop_lut4_I0_O)        0.043     4.409 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_instance/Mmux_clear_other_data_var111/O
                         net (fo=2, routed)           0.339     4.748    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_req[0]
    SLICE_X131Y163       LUT4 (Prop_lut4_I0_O)        0.043     4.791 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_8.teu_idispatch_to_stream_corrector_write_8_gI/BaseGen[0].gCase.SampleOnly.sgis/Mmux_sa_out_var11/O
                         net (fo=7, routed)           0.671     5.462    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_8.sample_ack_unguarded
    SLICE_X118Y149       LUT6 (Prop_lut6_I4_O)        0.043     5.505 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>2/O
                         net (fo=1, routed)           0.411     5.916    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>1
    SLICE_X111Y149       LUT6 (Prop_lut6_I4_O)        0.043     5.959 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>3/O
                         net (fo=14, routed)          0.375     6.334    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>2
    SLICE_X108Y148       LUT5 (Prop_lut5_I2_O)        0.043     6.377 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>4/O
                         net (fo=14, routed)          0.279     6.656    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_CP_81_elements[35]
    SLICE_X108Y147       LUT6 (Prop_lut6_I4_O)        0.043     6.699 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_13.gj_idecode_idispatch_daemon_cp_element_group_13/symbol_out_sig<1>/O
                         net (fo=14, routed)          2.036     8.735    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_CP_81_elements[13]
    SLICE_X100Y278       LUT6 (Prop_lut6_I5_O)        0.043     8.778 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.nstate<0>_01/O
                         net (fo=1, routed)           1.023     9.801    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.nstate<0>_0
    RAMB18_X5Y120        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.134     9.735    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.818 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.269    11.087    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/clk
    RAMB18_X5Y120        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/CLKARDCLK
                         clock pessimism             -0.771    10.316    
                         clock uncertainty           -0.097    10.219    
    RAMB18_X5Y120        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416     9.803    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv
  -------------------------------------------------------------------
                         required time                          9.803    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 2.513ns (21.141%)  route 9.374ns (78.859%))
  Logic Levels:           25  (CARRY4=9 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 11.087 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.086ns
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.149    -3.650    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.557 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.471    -2.086    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/clk
    SLICE_X136Y151       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y151       FDRE (Prop_fdre_C_Q)         0.259    -1.827 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/Q
                         net (fo=3, routed)           0.600    -1.226    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data[69]
    SLICE_X131Y152       LUT4 (Prop_lut4_I0_O)        0.043    -1.183 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.phi_stmt_4775.phi/Mmux_GND_1073_o_idata[107]_mux_1_OUT741/O
                         net (fo=3, routed)           0.499    -0.684    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.CIRCULANT_4775[69]
    SLICE_X129Y152       LUT6 (Prop_lut6_I4_O)        0.043    -0.641 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_lut<1>/O
                         net (fo=1, routed)           0.000    -0.641    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_lut[1]
    SLICE_X129Y152       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.374 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.374    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy[3]
    SLICE_X129Y153       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.321 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.321    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy[7]
    SLICE_X129Y154       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    -0.211 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<8>_CARRY4/CO[2]
                         net (fo=24, routed)          0.511     0.300    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v1397
    SLICE_X127Y148       LUT6 (Prop_lut6_I5_O)        0.129     0.429 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.npc_to_retire_59542611/O
                         net (fo=1, routed)           0.000     0.429    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.npc_to_retire_5954261
    SLICE_X127Y148       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.696 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<2>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.696    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[5]
    SLICE_X127Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.749 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<6>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.749    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[9]
    SLICE_X127Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.802 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<10>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.802    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[13]
    SLICE_X127Y151       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     0.951 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<14>_CARRY4/O[3]
                         net (fo=2, routed)           0.443     1.394    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v110[17]
    SLICE_X124Y152       LUT6 (Prop_lut6_I5_O)        0.120     1.514 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.computed_next_npc_53579/O
                         net (fo=12, routed)          0.510     2.024    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/noblock_teu_stream_corrector_to_iretire_pipe_read_data[17]
    SLICE_X126Y150       LUT6 (Prop_lut6_I5_O)        0.043     2.067 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_lut<5>/O
                         net (fo=1, routed)           0.000     2.067    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_lut[5]
    SLICE_X126Y150       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.323 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.323    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy[7]
    SLICE_X126Y151       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     2.433 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy<8>_CARRY4/CO[2]
                         net (fo=6, routed)           0.467     2.900    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v1399
    SLICE_X131Y157       LUT6 (Prop_lut6_I5_O)        0.128     3.028 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_35.gj_stream_corrector_daemon_cp_element_group_35/symbol_out_sig<1>3/O
                         net (fo=13, routed)          0.368     3.396    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_CP_1122_elements[35]
    SLICE_X137Y157       LUT6 (Prop_lut6_I4_O)        0.043     3.439 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_13.gj_stream_corrector_daemon_cp_element_group_13/symbol_out_sig_1/O
                         net (fo=9, routed)           0.331     3.770    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_13.gj_stream_corrector_daemon_cp_element_group_13/symbol_out_sig
    SLICE_X140Y162       LUT6 (Prop_lut6_I5_O)        0.043     3.813 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.phi_stmt_4771_phi_seq_1195_block.phi_stmt_4771_phi_seq_1195/trigForkUpdate/trig_clears<1>1/O
                         net (fo=22, routed)          0.220     4.033    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.phi_stmt_4771_phi_seq_1195_block.src_update_reqs[1]
    SLICE_X139Y163       LUT6 (Prop_lut6_I5_O)        0.043     4.076 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_31.gj_stream_corrector_daemon_cp_element_group_31/symbol_out_sig1_56/O
                         net (fo=13, routed)          0.290     4.366    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_31.gj_stream_corrector_daemon_cp_element_group_31/symbol_out_sig1_56
    SLICE_X134Y163       LUT4 (Prop_lut4_I0_O)        0.043     4.409 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_instance/Mmux_clear_other_data_var111/O
                         net (fo=2, routed)           0.339     4.748    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_req[0]
    SLICE_X131Y163       LUT4 (Prop_lut4_I0_O)        0.043     4.791 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_8.teu_idispatch_to_stream_corrector_write_8_gI/BaseGen[0].gCase.SampleOnly.sgis/Mmux_sa_out_var11/O
                         net (fo=7, routed)           0.671     5.462    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_8.sample_ack_unguarded
    SLICE_X118Y149       LUT6 (Prop_lut6_I4_O)        0.043     5.505 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>2/O
                         net (fo=1, routed)           0.411     5.916    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>1
    SLICE_X111Y149       LUT6 (Prop_lut6_I4_O)        0.043     5.959 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>3/O
                         net (fo=14, routed)          0.375     6.334    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>2
    SLICE_X108Y148       LUT5 (Prop_lut5_I2_O)        0.043     6.377 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>4/O
                         net (fo=14, routed)          0.279     6.656    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_CP_81_elements[35]
    SLICE_X108Y147       LUT6 (Prop_lut6_I4_O)        0.043     6.699 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_13.gj_idecode_idispatch_daemon_cp_element_group_13/symbol_out_sig<1>/O
                         net (fo=14, routed)          2.036     8.735    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_CP_81_elements[13]
    SLICE_X100Y278       LUT6 (Prop_lut6_I5_O)        0.043     8.778 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.nstate<0>_01/O
                         net (fo=1, routed)           1.023     9.801    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.nstate<0>_0
    RAMB18_X5Y120        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.134     9.735    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.818 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.269    11.087    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/clk
    RAMB18_X5Y120        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/CLKARDCLK
                         clock pessimism             -0.771    10.316    
                         clock uncertainty           -0.097    10.219    
    RAMB18_X5Y120        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416     9.803    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv
  -------------------------------------------------------------------
                         required time                          9.803    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 2.513ns (21.141%)  route 9.374ns (78.859%))
  Logic Levels:           25  (CARRY4=9 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 11.087 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.086ns
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.149    -3.650    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.557 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.471    -2.086    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/clk
    SLICE_X136Y151       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y151       FDRE (Prop_fdre_C_Q)         0.259    -1.827 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/Q
                         net (fo=3, routed)           0.600    -1.226    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data[69]
    SLICE_X131Y152       LUT4 (Prop_lut4_I0_O)        0.043    -1.183 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.phi_stmt_4775.phi/Mmux_GND_1073_o_idata[107]_mux_1_OUT741/O
                         net (fo=3, routed)           0.499    -0.684    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.CIRCULANT_4775[69]
    SLICE_X129Y152       LUT6 (Prop_lut6_I4_O)        0.043    -0.641 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_lut<1>/O
                         net (fo=1, routed)           0.000    -0.641    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_lut[1]
    SLICE_X129Y152       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.374 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.374    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy[3]
    SLICE_X129Y153       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.321 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.321    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy[7]
    SLICE_X129Y154       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    -0.211 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<8>_CARRY4/CO[2]
                         net (fo=24, routed)          0.511     0.300    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v1397
    SLICE_X127Y148       LUT6 (Prop_lut6_I5_O)        0.129     0.429 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.npc_to_retire_59542611/O
                         net (fo=1, routed)           0.000     0.429    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.npc_to_retire_5954261
    SLICE_X127Y148       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.696 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<2>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.696    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[5]
    SLICE_X127Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.749 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<6>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.749    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[9]
    SLICE_X127Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.802 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<10>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.802    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[13]
    SLICE_X127Y151       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     0.951 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<14>_CARRY4/O[3]
                         net (fo=2, routed)           0.443     1.394    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v110[17]
    SLICE_X124Y152       LUT6 (Prop_lut6_I5_O)        0.120     1.514 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.computed_next_npc_53579/O
                         net (fo=12, routed)          0.510     2.024    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/noblock_teu_stream_corrector_to_iretire_pipe_read_data[17]
    SLICE_X126Y150       LUT6 (Prop_lut6_I5_O)        0.043     2.067 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_lut<5>/O
                         net (fo=1, routed)           0.000     2.067    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_lut[5]
    SLICE_X126Y150       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.323 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.323    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy[7]
    SLICE_X126Y151       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     2.433 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy<8>_CARRY4/CO[2]
                         net (fo=6, routed)           0.467     2.900    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v1399
    SLICE_X131Y157       LUT6 (Prop_lut6_I5_O)        0.128     3.028 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_35.gj_stream_corrector_daemon_cp_element_group_35/symbol_out_sig<1>3/O
                         net (fo=13, routed)          0.368     3.396    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_CP_1122_elements[35]
    SLICE_X137Y157       LUT6 (Prop_lut6_I4_O)        0.043     3.439 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_13.gj_stream_corrector_daemon_cp_element_group_13/symbol_out_sig_1/O
                         net (fo=9, routed)           0.331     3.770    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_13.gj_stream_corrector_daemon_cp_element_group_13/symbol_out_sig
    SLICE_X140Y162       LUT6 (Prop_lut6_I5_O)        0.043     3.813 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.phi_stmt_4771_phi_seq_1195_block.phi_stmt_4771_phi_seq_1195/trigForkUpdate/trig_clears<1>1/O
                         net (fo=22, routed)          0.220     4.033    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.phi_stmt_4771_phi_seq_1195_block.src_update_reqs[1]
    SLICE_X139Y163       LUT6 (Prop_lut6_I5_O)        0.043     4.076 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_31.gj_stream_corrector_daemon_cp_element_group_31/symbol_out_sig1_56/O
                         net (fo=13, routed)          0.290     4.366    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_31.gj_stream_corrector_daemon_cp_element_group_31/symbol_out_sig1_56
    SLICE_X134Y163       LUT4 (Prop_lut4_I0_O)        0.043     4.409 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_instance/Mmux_clear_other_data_var111/O
                         net (fo=2, routed)           0.339     4.748    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_req[0]
    SLICE_X131Y163       LUT4 (Prop_lut4_I0_O)        0.043     4.791 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_8.teu_idispatch_to_stream_corrector_write_8_gI/BaseGen[0].gCase.SampleOnly.sgis/Mmux_sa_out_var11/O
                         net (fo=7, routed)           0.671     5.462    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_8.sample_ack_unguarded
    SLICE_X118Y149       LUT6 (Prop_lut6_I4_O)        0.043     5.505 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>2/O
                         net (fo=1, routed)           0.411     5.916    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>1
    SLICE_X111Y149       LUT6 (Prop_lut6_I4_O)        0.043     5.959 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>3/O
                         net (fo=14, routed)          0.375     6.334    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>2
    SLICE_X108Y148       LUT5 (Prop_lut5_I2_O)        0.043     6.377 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>4/O
                         net (fo=14, routed)          0.279     6.656    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_CP_81_elements[35]
    SLICE_X108Y147       LUT6 (Prop_lut6_I4_O)        0.043     6.699 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_13.gj_idecode_idispatch_daemon_cp_element_group_13/symbol_out_sig<1>/O
                         net (fo=14, routed)          2.036     8.735    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_CP_81_elements[13]
    SLICE_X100Y278       LUT6 (Prop_lut6_I5_O)        0.043     8.778 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.nstate<0>_01/O
                         net (fo=1, routed)           1.023     9.801    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.nstate<0>_0
    RAMB18_X5Y120        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.134     9.735    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.818 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.269    11.087    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/clk
    RAMB18_X5Y120        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/CLKARDCLK
                         clock pessimism             -0.771    10.316    
                         clock uncertainty           -0.097    10.219    
    RAMB18_X5Y120        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416     9.803    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv
  -------------------------------------------------------------------
                         required time                          9.803    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 2.513ns (21.141%)  route 9.374ns (78.859%))
  Logic Levels:           25  (CARRY4=9 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 11.087 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.086ns
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.149    -3.650    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.557 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.471    -2.086    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/clk
    SLICE_X136Y151       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y151       FDRE (Prop_fdre_C_Q)         0.259    -1.827 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/Q
                         net (fo=3, routed)           0.600    -1.226    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data[69]
    SLICE_X131Y152       LUT4 (Prop_lut4_I0_O)        0.043    -1.183 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.phi_stmt_4775.phi/Mmux_GND_1073_o_idata[107]_mux_1_OUT741/O
                         net (fo=3, routed)           0.499    -0.684    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.CIRCULANT_4775[69]
    SLICE_X129Y152       LUT6 (Prop_lut6_I4_O)        0.043    -0.641 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_lut<1>/O
                         net (fo=1, routed)           0.000    -0.641    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_lut[1]
    SLICE_X129Y152       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.374 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.374    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy[3]
    SLICE_X129Y153       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.321 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.321    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy[7]
    SLICE_X129Y154       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    -0.211 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<8>_CARRY4/CO[2]
                         net (fo=24, routed)          0.511     0.300    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v1397
    SLICE_X127Y148       LUT6 (Prop_lut6_I5_O)        0.129     0.429 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.npc_to_retire_59542611/O
                         net (fo=1, routed)           0.000     0.429    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.npc_to_retire_5954261
    SLICE_X127Y148       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.696 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<2>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.696    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[5]
    SLICE_X127Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.749 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<6>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.749    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[9]
    SLICE_X127Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.802 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<10>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.802    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[13]
    SLICE_X127Y151       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     0.951 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<14>_CARRY4/O[3]
                         net (fo=2, routed)           0.443     1.394    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v110[17]
    SLICE_X124Y152       LUT6 (Prop_lut6_I5_O)        0.120     1.514 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.computed_next_npc_53579/O
                         net (fo=12, routed)          0.510     2.024    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/noblock_teu_stream_corrector_to_iretire_pipe_read_data[17]
    SLICE_X126Y150       LUT6 (Prop_lut6_I5_O)        0.043     2.067 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_lut<5>/O
                         net (fo=1, routed)           0.000     2.067    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_lut[5]
    SLICE_X126Y150       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.323 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.323    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy[7]
    SLICE_X126Y151       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     2.433 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy<8>_CARRY4/CO[2]
                         net (fo=6, routed)           0.467     2.900    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v1399
    SLICE_X131Y157       LUT6 (Prop_lut6_I5_O)        0.128     3.028 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_35.gj_stream_corrector_daemon_cp_element_group_35/symbol_out_sig<1>3/O
                         net (fo=13, routed)          0.368     3.396    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_CP_1122_elements[35]
    SLICE_X137Y157       LUT6 (Prop_lut6_I4_O)        0.043     3.439 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_13.gj_stream_corrector_daemon_cp_element_group_13/symbol_out_sig_1/O
                         net (fo=9, routed)           0.331     3.770    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_13.gj_stream_corrector_daemon_cp_element_group_13/symbol_out_sig
    SLICE_X140Y162       LUT6 (Prop_lut6_I5_O)        0.043     3.813 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.phi_stmt_4771_phi_seq_1195_block.phi_stmt_4771_phi_seq_1195/trigForkUpdate/trig_clears<1>1/O
                         net (fo=22, routed)          0.220     4.033    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.phi_stmt_4771_phi_seq_1195_block.src_update_reqs[1]
    SLICE_X139Y163       LUT6 (Prop_lut6_I5_O)        0.043     4.076 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_31.gj_stream_corrector_daemon_cp_element_group_31/symbol_out_sig1_56/O
                         net (fo=13, routed)          0.290     4.366    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_31.gj_stream_corrector_daemon_cp_element_group_31/symbol_out_sig1_56
    SLICE_X134Y163       LUT4 (Prop_lut4_I0_O)        0.043     4.409 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_instance/Mmux_clear_other_data_var111/O
                         net (fo=2, routed)           0.339     4.748    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_req[0]
    SLICE_X131Y163       LUT4 (Prop_lut4_I0_O)        0.043     4.791 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_8.teu_idispatch_to_stream_corrector_write_8_gI/BaseGen[0].gCase.SampleOnly.sgis/Mmux_sa_out_var11/O
                         net (fo=7, routed)           0.671     5.462    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_8.sample_ack_unguarded
    SLICE_X118Y149       LUT6 (Prop_lut6_I4_O)        0.043     5.505 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>2/O
                         net (fo=1, routed)           0.411     5.916    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>1
    SLICE_X111Y149       LUT6 (Prop_lut6_I4_O)        0.043     5.959 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>3/O
                         net (fo=14, routed)          0.375     6.334    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>2
    SLICE_X108Y148       LUT5 (Prop_lut5_I2_O)        0.043     6.377 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>4/O
                         net (fo=14, routed)          0.279     6.656    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_CP_81_elements[35]
    SLICE_X108Y147       LUT6 (Prop_lut6_I4_O)        0.043     6.699 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_13.gj_idecode_idispatch_daemon_cp_element_group_13/symbol_out_sig<1>/O
                         net (fo=14, routed)          2.036     8.735    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_CP_81_elements[13]
    SLICE_X100Y278       LUT6 (Prop_lut6_I5_O)        0.043     8.778 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.nstate<0>_01/O
                         net (fo=1, routed)           1.023     9.801    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.nstate<0>_0
    RAMB18_X5Y120        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.134     9.735    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.818 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.269    11.087    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/clk
    RAMB18_X5Y120        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/CLKARDCLK
                         clock pessimism             -0.771    10.316    
                         clock uncertainty           -0.097    10.219    
    RAMB18_X5Y120        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416     9.803    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv
  -------------------------------------------------------------------
                         required time                          9.803    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 2.513ns (21.141%)  route 9.374ns (78.859%))
  Logic Levels:           25  (CARRY4=9 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 11.087 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.086ns
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.149    -3.650    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.557 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.471    -2.086    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/clk
    SLICE_X136Y151       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y151       FDRE (Prop_fdre_C_Q)         0.259    -1.827 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_69/Q
                         net (fo=3, routed)           0.600    -1.226    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data[69]
    SLICE_X131Y152       LUT4 (Prop_lut4_I0_O)        0.043    -1.183 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.phi_stmt_4775.phi/Mmux_GND_1073_o_idata[107]_mux_1_OUT741/O
                         net (fo=3, routed)           0.499    -0.684    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.CIRCULANT_4775[69]
    SLICE_X129Y152       LUT6 (Prop_lut6_I4_O)        0.043    -0.641 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_lut<1>/O
                         net (fo=1, routed)           0.000    -0.641    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_lut[1]
    SLICE_X129Y152       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.374 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.374    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy[3]
    SLICE_X129Y153       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.321 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.321    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy[7]
    SLICE_X129Y154       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    -0.211 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1397_cy<8>_CARRY4/CO[2]
                         net (fo=24, routed)          0.511     0.300    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v1397
    SLICE_X127Y148       LUT6 (Prop_lut6_I5_O)        0.129     0.429 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.npc_to_retire_59542611/O
                         net (fo=1, routed)           0.000     0.429    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.npc_to_retire_5954261
    SLICE_X127Y148       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.696 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<2>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.696    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[5]
    SLICE_X127Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.749 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<6>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.749    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[9]
    SLICE_X127Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.802 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<10>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.802    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy[13]
    SLICE_X127Y151       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     0.951 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Madd__v110_cy<14>_CARRY4/O[3]
                         net (fo=2, routed)           0.443     1.394    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v110[17]
    SLICE_X124Y152       LUT6 (Prop_lut6_I5_O)        0.120     1.514 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.computed_next_npc_53579/O
                         net (fo=12, routed)          0.510     2.024    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/noblock_teu_stream_corrector_to_iretire_pipe_read_data[17]
    SLICE_X126Y150       LUT6 (Prop_lut6_I5_O)        0.043     2.067 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_lut<5>/O
                         net (fo=1, routed)           0.000     2.067    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_lut[5]
    SLICE_X126Y150       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.323 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.323    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy[7]
    SLICE_X126Y151       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     2.433 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mcompar__v1399_cy<8>_CARRY4/CO[2]
                         net (fo=6, routed)           0.467     2.900    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/_v1399
    SLICE_X131Y157       LUT6 (Prop_lut6_I5_O)        0.128     3.028 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_35.gj_stream_corrector_daemon_cp_element_group_35/symbol_out_sig<1>3/O
                         net (fo=13, routed)          0.368     3.396    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_CP_1122_elements[35]
    SLICE_X137Y157       LUT6 (Prop_lut6_I4_O)        0.043     3.439 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_13.gj_stream_corrector_daemon_cp_element_group_13/symbol_out_sig_1/O
                         net (fo=9, routed)           0.331     3.770    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_13.gj_stream_corrector_daemon_cp_element_group_13/symbol_out_sig
    SLICE_X140Y162       LUT6 (Prop_lut6_I5_O)        0.043     3.813 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.phi_stmt_4771_phi_seq_1195_block.phi_stmt_4771_phi_seq_1195/trigForkUpdate/trig_clears<1>1/O
                         net (fo=22, routed)          0.220     4.033    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.phi_stmt_4771_phi_seq_1195_block.src_update_reqs[1]
    SLICE_X139Y163       LUT6 (Prop_lut6_I5_O)        0.043     4.076 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_31.gj_stream_corrector_daemon_cp_element_group_31/symbol_out_sig1_56/O
                         net (fo=13, routed)          0.290     4.366    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.stream_corrector_daemon_cp_element_group_31.gj_stream_corrector_daemon_cp_element_group_31/symbol_out_sig1_56
    SLICE_X134Y163       LUT4 (Prop_lut4_I0_O)        0.043     4.409 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_instance/Mmux_clear_other_data_var111/O
                         net (fo=2, routed)           0.339     4.748    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_req[0]
    SLICE_X131Y163       LUT4 (Prop_lut4_I0_O)        0.043     4.791 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_8.teu_idispatch_to_stream_corrector_write_8_gI/BaseGen[0].gCase.SampleOnly.sgis/Mmux_sa_out_var11/O
                         net (fo=7, routed)           0.671     5.462    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_8.sample_ack_unguarded
    SLICE_X118Y149       LUT6 (Prop_lut6_I4_O)        0.043     5.505 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>2/O
                         net (fo=1, routed)           0.411     5.916    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>1
    SLICE_X111Y149       LUT6 (Prop_lut6_I4_O)        0.043     5.959 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>3/O
                         net (fo=14, routed)          0.375     6.334    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>2
    SLICE_X108Y148       LUT5 (Prop_lut5_I2_O)        0.043     6.377 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_35.gj_idecode_idispatch_daemon_cp_element_group_35/symbol_out_sig<1>4/O
                         net (fo=14, routed)          0.279     6.656    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_CP_81_elements[35]
    SLICE_X108Y147       LUT6 (Prop_lut6_I4_O)        0.043     6.699 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_cp_element_group_13.gj_idecode_idispatch_daemon_cp_element_group_13/symbol_out_sig<1>/O
                         net (fo=14, routed)          2.036     8.735    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/idecode_idispatch_daemon_CP_81.idecode_idispatch_daemon_CP_81_elements[13]
    SLICE_X100Y278       LUT6 (Prop_lut6_I5_O)        0.043     8.778 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.nstate<0>_01/O
                         net (fo=1, routed)           1.023     9.801    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.nstate<0>_0
    RAMB18_X5Y120        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.134     9.735    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.818 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.269    11.087    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/clk
    RAMB18_X5Y120        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv/CLKARDCLK
                         clock pessimism             -0.771    10.316    
                         clock uncertainty           -0.097    10.219    
    RAMB18_X5Y120        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416     9.803    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_read_6/ub/NotRevisedCase.ShallowCase.ulReg/Mram_yesBypassBlocking.bypassBlock.write_ackv
  -------------------------------------------------------------------
                         required time                          9.803    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  0.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.pushIntoQueue_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            nic_instance/pushIntoQueue_arbiter/multipleRequesters.call_mdata_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.173ns (61.954%)  route 0.106ns (38.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.048    -1.288    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.262 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       0.805    -0.457    nic_instance/ReceiveEngineDaemon_instance/data_path.pushIntoQueue_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk_out2
    SLICE_X160Y49        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.pushIntoQueue_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y49        FDRE (Prop_fdre_C_Q)         0.107    -0.350 r  nic_instance/ReceiveEngineDaemon_instance/data_path.pushIntoQueue_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[64]/Q
                         net (fo=1, routed)           0.106    -0.244    nic_instance/ReceiveEngineDaemon_instance/data_path.pushIntoQueue_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg[64]
    SLICE_X160Y50        LUT6 (Prop_lut6_I1_O)        0.066    -0.178 r  nic_instance/ReceiveEngineDaemon_instance/data_path.pushIntoQueue_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/multipleRequesters.call_mdata[64]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.178    nic_instance/pushIntoQueue_arbiter/D[60]
    SLICE_X160Y50        FDRE                                         r  nic_instance/pushIntoQueue_arbiter/multipleRequesters.call_mdata_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.055    -1.563    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.533 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.016    -0.517    nic_instance/pushIntoQueue_arbiter/clk_out2
    SLICE_X160Y50        FDRE                                         r  nic_instance/pushIntoQueue_arbiter/multipleRequesters.call_mdata_reg[64]/C
                         clock pessimism              0.203    -0.314    
    SLICE_X160Y50        FDRE (Hold_fdre_C_D)         0.087    -0.227    nic_instance/pushIntoQueue_arbiter/multipleRequesters.call_mdata_reg[64]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.pushIntoQueue_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            nic_instance/pushIntoQueue_arbiter/multipleRequesters.call_mdata_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.173ns (61.954%)  route 0.106ns (38.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.048    -1.288    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.262 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       0.805    -0.457    nic_instance/ReceiveEngineDaemon_instance/data_path.pushIntoQueue_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk_out2
    SLICE_X160Y49        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.pushIntoQueue_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y49        FDRE (Prop_fdre_C_Q)         0.107    -0.350 f  nic_instance/ReceiveEngineDaemon_instance/data_path.pushIntoQueue_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[64]/Q
                         net (fo=1, routed)           0.106    -0.244    nic_instance/ReceiveEngineDaemon_instance/data_path.pushIntoQueue_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg[64]
    SLICE_X160Y50        LUT6 (Prop_lut6_I1_O)        0.066    -0.178 f  nic_instance/ReceiveEngineDaemon_instance/data_path.pushIntoQueue_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/multipleRequesters.call_mdata[64]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.178    nic_instance/pushIntoQueue_arbiter/D[60]
    SLICE_X160Y50        FDRE                                         f  nic_instance/pushIntoQueue_arbiter/multipleRequesters.call_mdata_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.055    -1.563    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.533 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.016    -0.517    nic_instance/pushIntoQueue_arbiter/clk_out2
    SLICE_X160Y50        FDRE                                         r  nic_instance/pushIntoQueue_arbiter/multipleRequesters.call_mdata_reg[64]/C
                         clock pessimism              0.203    -0.314    
    SLICE_X160Y50        FDRE (Hold_fdre_C_D)         0.087    -0.227    nic_instance/pushIntoQueue_arbiter/multipleRequesters.call_mdata_reg[64]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.cp_element_27_delay/ack/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_96/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.174ns (41.294%)  route 0.247ns (58.706%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    -0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.633    -0.703    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/clk_out2_repN_alias
    SLICE_X132Y157       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.cp_element_27_delay/ack/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y157       FDRE (Prop_fdre_C_Q)         0.118    -0.585 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.cp_element_27_delay/ack/Q
                         net (fo=16, routed)          0.190    -0.395    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.cp_element_27_delay/ack
    SLICE_X133Y158       LUT4 (Prop_lut4_I1_O)        0.028    -0.367 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.phi_stmt_4771.phi/odata<293>1/O
                         net (fo=2, routed)           0.057    -0.309    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.in_args_4771[293]
    SLICE_X133Y158       LUT6 (Prop_lut6_I5_O)        0.028    -0.281 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.next_sc_proc_ilvl_562012/O
                         net (fo=1, routed)           0.000    -0.281    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_sc_proc_ilvl_5620[0]
    SLICE_X133Y158       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_96/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.055    -1.563    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.533 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       0.855    -0.678    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/clk
    SLICE_X133Y158       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_96/C
                         clock pessimism              0.282    -0.396    
    SLICE_X133Y158       FDRE (Hold_fdre_C_D)         0.060    -0.336    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_96
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.cp_element_27_delay/ack/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_96/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.174ns (41.294%)  route 0.247ns (58.706%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    -0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.633    -0.703    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/clk_out2_repN_alias
    SLICE_X132Y157       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.cp_element_27_delay/ack/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y157       FDRE (Prop_fdre_C_Q)         0.118    -0.585 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.cp_element_27_delay/ack/Q
                         net (fo=16, routed)          0.190    -0.395    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/stream_corrector_daemon_CP_1122.cp_element_27_delay/ack
    SLICE_X133Y158       LUT4 (Prop_lut4_I1_O)        0.028    -0.367 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.phi_stmt_4771.phi/odata<293>1/O
                         net (fo=2, routed)           0.057    -0.309    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.in_args_4771[293]
    SLICE_X133Y158       LUT6 (Prop_lut6_I5_O)        0.028    -0.281 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/Mmux_data_path.next_sc_proc_ilvl_562012/O
                         net (fo=1, routed)           0.000    -0.281    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_sc_proc_ilvl_5620[0]
    SLICE_X133Y158       FDRE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_96/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.055    -1.563    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.533 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       0.855    -0.678    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/clk
    SLICE_X133Y158       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_96/C
                         clock pessimism              0.282    -0.396    
    SLICE_X133Y158       FDRE (Hold_fdre_C_D)         0.060    -0.336    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.next_CIRCULANT_6142_4778_buf_block.next_CIRCULANT_6142_4778_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_96
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/MemorySpace_memory_space_4/nonTrivGen.core/srr/qDGt1.NTB.queue_array_1_26/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/MemorySpace_memory_space_4/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/Mram_mem_array1/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.320%)  route 0.268ns (67.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.048    -1.288    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.262 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       0.745    -0.517    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/clk
    SLICE_X15Y157        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/MemorySpace_memory_space_4/nonTrivGen.core/srr/qDGt1.NTB.queue_array_1_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDRE (Prop_fdre_C_Q)         0.100    -0.417 r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/MemorySpace_memory_space_4/nonTrivGen.core/srr/qDGt1.NTB.queue_array_1_26/Q
                         net (fo=1, routed)           0.121    -0.296    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/MemorySpace_memory_space_4/nonTrivGen.core/srr/qDGt1.NTB.queue_array_1[26]
    SLICE_X14Y158        LUT3 (Prop_lut3_I2_O)        0.028    -0.268 r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/MemorySpace_memory_space_4/nonTrivGen.core/srr/Mmux_qDGt1.NTB.data_out_var191/O
                         net (fo=1, routed)           0.147    -0.121    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/MemorySpace_memory_space_4/nonTrivGen.core/srr_data_out[26]
    RAMB18_X1Y63         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/MemorySpace_memory_space_4/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/Mram_mem_array1/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.055    -1.563    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.533 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.000    -0.533    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/clk
    RAMB18_X1Y63         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/MemorySpace_memory_space_4/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/Mram_mem_array1/CLKBWRCLK
                         clock pessimism              0.061    -0.472    
    RAMB18_X1Y63         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    -0.176    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/MemorySpace_memory_space_4/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/Mram_mem_array1
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/MemorySpace_memory_space_4/nonTrivGen.core/srr/qDGt1.NTB.queue_array_1_26/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/MemorySpace_memory_space_4/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/Mram_mem_array1/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.320%)  route 0.268ns (67.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.048    -1.288    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.262 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       0.745    -0.517    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/clk
    SLICE_X15Y157        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/MemorySpace_memory_space_4/nonTrivGen.core/srr/qDGt1.NTB.queue_array_1_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDRE (Prop_fdre_C_Q)         0.100    -0.417 f  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/MemorySpace_memory_space_4/nonTrivGen.core/srr/qDGt1.NTB.queue_array_1_26/Q
                         net (fo=1, routed)           0.121    -0.296    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/MemorySpace_memory_space_4/nonTrivGen.core/srr/qDGt1.NTB.queue_array_1[26]
    SLICE_X14Y158        LUT3 (Prop_lut3_I2_O)        0.028    -0.268 f  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/MemorySpace_memory_space_4/nonTrivGen.core/srr/Mmux_qDGt1.NTB.data_out_var191/O
                         net (fo=1, routed)           0.147    -0.121    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/MemorySpace_memory_space_4/nonTrivGen.core/srr_data_out[26]
    RAMB18_X1Y63         RAMB18E1                                     f  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/MemorySpace_memory_space_4/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/Mram_mem_array1/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.055    -1.563    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.533 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.000    -0.533    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/clk
    RAMB18_X1Y63         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/MemorySpace_memory_space_4/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/Mram_mem_array1/CLKBWRCLK
                         clock pessimism              0.061    -0.472    
    RAMB18_X1Y63         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    -0.176    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/MemorySpace_memory_space_4/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/Mram_mem_array1
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[103]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.118ns (38.280%)  route 0.190ns (61.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.441ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.048    -1.288    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.262 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       0.880    -0.382    nic_instance/accessMemory_arbiter/clk_out2
    SLICE_X188Y49        FDSE                                         r  nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y49        FDSE (Prop_fdse_C_Q)         0.118    -0.264 r  nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[103]/Q
                         net (fo=2, routed)           0.190    -0.074    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/DIC1
    SLICE_X188Y50        RAMD32                                       r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.055    -1.563    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.533 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.092    -0.441    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/WCLK
    SLICE_X188Y50        RAMD32                                       r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMC_D1/CLK
                         clock pessimism              0.203    -0.238    
    SLICE_X188Y50        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106    -0.132    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[103]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.118ns (38.280%)  route 0.190ns (61.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.441ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.048    -1.288    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.262 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       0.880    -0.382    nic_instance/accessMemory_arbiter/clk_out2
    SLICE_X188Y49        FDSE                                         r  nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y49        FDSE (Prop_fdse_C_Q)         0.118    -0.264 f  nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[103]/Q
                         net (fo=2, routed)           0.190    -0.074    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/DIC1
    SLICE_X188Y50        RAMD32                                       f  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.055    -1.563    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.533 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.092    -0.441    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/WCLK
    SLICE_X188Y50        RAMD32                                       r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMC_D1/CLK
                         clock pessimism              0.203    -0.238    
    SLICE_X188Y50        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106    -0.132    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 nic_instance/loadBuffer_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_691_delayed_8_0_703_inst_block.W_rx_buffer_pointer_691_delayed_8_0_703_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.666%)  route 0.108ns (54.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.445ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.048    -1.288    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.262 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       0.823    -0.439    nic_instance/loadBuffer_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out2
    SLICE_X175Y54        FDRE                                         r  nic_instance/loadBuffer_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y54        FDRE (Prop_fdre_C_Q)         0.091    -0.348 r  nic_instance/loadBuffer_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[14]/Q
                         net (fo=2, routed)           0.108    -0.240    nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_691_delayed_8_0_703_inst_block.W_rx_buffer_pointer_691_delayed_8_0_703_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_12_17/DIB0
    SLICE_X176Y55        RAMD32                                       r  nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_691_delayed_8_0_703_inst_block.W_rx_buffer_pointer_691_delayed_8_0_703_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.055    -1.563    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.533 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.088    -0.445    nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_691_delayed_8_0_703_inst_block.W_rx_buffer_pointer_691_delayed_8_0_703_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_12_17/WCLK
    SLICE_X176Y55        RAMD32                                       r  nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_691_delayed_8_0_703_inst_block.W_rx_buffer_pointer_691_delayed_8_0_703_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_12_17/RAMB/CLK
                         clock pessimism              0.043    -0.402    
    SLICE_X176Y55        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096    -0.306    nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_691_delayed_8_0_703_inst_block.W_rx_buffer_pointer_691_delayed_8_0_703_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 nic_instance/loadBuffer_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_691_delayed_8_0_703_inst_block.W_rx_buffer_pointer_691_delayed_8_0_703_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.666%)  route 0.108ns (54.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.445ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.048    -1.288    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.262 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       0.823    -0.439    nic_instance/loadBuffer_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out2
    SLICE_X175Y54        FDRE                                         r  nic_instance/loadBuffer_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y54        FDRE (Prop_fdre_C_Q)         0.091    -0.348 f  nic_instance/loadBuffer_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[14]/Q
                         net (fo=2, routed)           0.108    -0.240    nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_691_delayed_8_0_703_inst_block.W_rx_buffer_pointer_691_delayed_8_0_703_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_12_17/DIB0
    SLICE_X176Y55        RAMD32                                       f  nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_691_delayed_8_0_703_inst_block.W_rx_buffer_pointer_691_delayed_8_0_703_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.055    -1.563    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.533 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.088    -0.445    nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_691_delayed_8_0_703_inst_block.W_rx_buffer_pointer_691_delayed_8_0_703_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_12_17/WCLK
    SLICE_X176Y55        RAMD32                                       r  nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_691_delayed_8_0_703_inst_block.W_rx_buffer_pointer_691_delayed_8_0_703_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_12_17/RAMB/CLK
                         clock pessimism              0.043    -0.402    
    SLICE_X176Y55        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096    -0.306    nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_691_delayed_8_0_703_inst_block.W_rx_buffer_pointer_691_delayed_8_0_703_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 6.302 }
Period(ns):         12.604
Sources:            { clocking1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         12.604      10.509     RAMB36_X12Y7     nic_instance/nic_rx_to_header_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.604      200.756    MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.302       5.534      SLICE_X156Y46    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_first_380_delayed_8_0_356_inst_block.W_exec_first_380_delayed_8_0_356_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         6.302       5.534      SLICE_X148Y55    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.InportGroup_1.CORE_BUS_REQUEST_read_1/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       43.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { clocking1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         45.000      43.591     BUFGCTRL_X0Y18   clocking1/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       45.000      55.000     MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.259ns (17.901%)  route 1.188ns (82.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 5.428 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.617ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.182    -1.617    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X208Y44        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y44        FDPE (Prop_fdpe_C_Q)         0.259    -1.358 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.188    -0.170    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X203Y43        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.030     5.428    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X203Y43        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                         clock pessimism             -0.702     4.726    
                         clock uncertainty           -0.090     4.636    
    SLICE_X203Y43        FDCE (Recov_fdce_C_CLR)     -0.212     4.424    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                          4.424    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.259ns (17.901%)  route 1.188ns (82.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 5.428 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.617ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.182    -1.617    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X208Y44        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y44        FDPE (Prop_fdpe_C_Q)         0.259    -1.358 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.188    -0.170    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X203Y43        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.030     5.428    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X203Y43        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                         clock pessimism             -0.702     4.726    
                         clock uncertainty           -0.090     4.636    
    SLICE_X203Y43        FDCE (Recov_fdce_C_CLR)     -0.212     4.424    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                          4.424    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.259ns (19.623%)  route 1.061ns (80.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.974ns = ( 5.427 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.617ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.182    -1.617    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X208Y44        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y44        FDPE (Prop_fdpe_C_Q)         0.259    -1.358 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.061    -0.297    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X202Y40        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.029     5.427    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X202Y40        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.702     4.725    
                         clock uncertainty           -0.090     4.635    
    SLICE_X202Y40        FDCE (Recov_fdce_C_CLR)     -0.212     4.423    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          4.423    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.259ns (19.623%)  route 1.061ns (80.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.974ns = ( 5.427 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.617ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.182    -1.617    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X208Y44        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y44        FDPE (Prop_fdpe_C_Q)         0.259    -1.358 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.061    -0.297    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X202Y40        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.029     5.427    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X202Y40        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.702     4.725    
                         clock uncertainty           -0.090     4.635    
    SLICE_X202Y40        FDCE (Recov_fdce_C_CLR)     -0.212     4.423    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          4.423    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.259ns (19.623%)  route 1.061ns (80.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.974ns = ( 5.427 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.617ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.182    -1.617    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X208Y44        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y44        FDPE (Prop_fdpe_C_Q)         0.259    -1.358 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.061    -0.297    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X202Y40        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.029     5.427    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X202Y40        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.702     4.725    
                         clock uncertainty           -0.090     4.635    
    SLICE_X202Y40        FDCE (Recov_fdce_C_CLR)     -0.212     4.423    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          4.423    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.259ns (19.623%)  route 1.061ns (80.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.974ns = ( 5.427 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.617ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.182    -1.617    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X208Y44        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y44        FDPE (Prop_fdpe_C_Q)         0.259    -1.358 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.061    -0.297    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X202Y40        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.029     5.427    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X202Y40        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.702     4.725    
                         clock uncertainty           -0.090     4.635    
    SLICE_X202Y40        FDCE (Recov_fdce_C_CLR)     -0.212     4.423    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          4.423    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.259ns (20.586%)  route 0.999ns (79.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 5.428 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.617ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.182    -1.617    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X208Y44        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y44        FDPE (Prop_fdpe_C_Q)         0.259    -1.358 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.999    -0.359    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X205Y43        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.030     5.428    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X205Y43        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.702     4.726    
                         clock uncertainty           -0.090     4.636    
    SLICE_X205Y43        FDCE (Recov_fdce_C_CLR)     -0.212     4.424    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          4.424    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.259ns (20.586%)  route 0.999ns (79.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 5.428 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.617ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.182    -1.617    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X208Y44        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y44        FDPE (Prop_fdpe_C_Q)         0.259    -1.358 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.999    -0.359    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X205Y43        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.030     5.428    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X205Y43        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.702     4.726    
                         clock uncertainty           -0.090     4.636    
    SLICE_X205Y43        FDCE (Recov_fdce_C_CLR)     -0.212     4.424    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          4.424    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.259ns (20.586%)  route 0.999ns (79.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 5.428 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.617ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.182    -1.617    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X208Y44        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y44        FDPE (Prop_fdpe_C_Q)         0.259    -1.358 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.999    -0.359    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X205Y43        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.030     5.428    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X205Y43        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                         clock pessimism             -0.702     4.726    
                         clock uncertainty           -0.090     4.636    
    SLICE_X205Y43        FDCE (Recov_fdce_C_CLR)     -0.212     4.424    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]
  -------------------------------------------------------------------
                         required time                          4.424    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.259ns (20.586%)  route 0.999ns (79.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 5.428 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.617ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.182    -1.617    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X208Y44        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y44        FDPE (Prop_fdpe_C_Q)         0.259    -1.358 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.999    -0.359    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X205Y43        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         2.030     5.428    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X205Y43        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                         clock pessimism             -0.702     4.726    
                         clock uncertainty           -0.090     4.636    
    SLICE_X205Y43        FDCE (Recov_fdce_C_CLR)     -0.212     4.424    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]
  -------------------------------------------------------------------
                         required time                          4.424    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  4.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.100ns (21.571%)  route 0.364ns (78.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         0.858    -0.478    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X202Y55        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y55        FDPE (Prop_fdpe_C_Q)         0.100    -0.378 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.364    -0.014    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X204Y49        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.195    -0.423    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X204Y49        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.214    -0.209    
    SLICE_X204Y49        FDCE (Remov_fdce_C_CLR)     -0.050    -0.259    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.100ns (21.571%)  route 0.364ns (78.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         0.858    -0.478    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X202Y55        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y55        FDPE (Prop_fdpe_C_Q)         0.100    -0.378 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.364    -0.014    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X204Y49        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.195    -0.423    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X204Y49        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.214    -0.209    
    SLICE_X204Y49        FDCE (Remov_fdce_C_CLR)     -0.050    -0.259    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.100ns (21.571%)  route 0.364ns (78.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         0.858    -0.478    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X202Y55        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y55        FDPE (Prop_fdpe_C_Q)         0.100    -0.378 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.364    -0.014    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X204Y49        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.195    -0.423    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X204Y49        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.214    -0.209    
    SLICE_X204Y49        FDCE (Remov_fdce_C_CLR)     -0.050    -0.259    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.100ns (21.571%)  route 0.364ns (78.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         0.858    -0.478    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X202Y55        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y55        FDPE (Prop_fdpe_C_Q)         0.100    -0.378 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.364    -0.014    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X204Y49        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.195    -0.423    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X204Y49        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism              0.214    -0.209    
    SLICE_X204Y49        FDCE (Remov_fdce_C_CLR)     -0.050    -0.259    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.100ns (21.571%)  route 0.364ns (78.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         0.858    -0.478    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X202Y55        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y55        FDPE (Prop_fdpe_C_Q)         0.100    -0.378 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.364    -0.014    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X204Y49        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.195    -0.423    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X204Y49        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.214    -0.209    
    SLICE_X204Y49        FDCE (Remov_fdce_C_CLR)     -0.050    -0.259    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.100ns (21.571%)  route 0.364ns (78.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         0.858    -0.478    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X202Y55        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y55        FDPE (Prop_fdpe_C_Q)         0.100    -0.378 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.364    -0.014    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X204Y49        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.195    -0.423    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X204Y49        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.214    -0.209    
    SLICE_X204Y49        FDCE (Remov_fdce_C_CLR)     -0.050    -0.259    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.100ns (21.571%)  route 0.364ns (78.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         0.858    -0.478    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X202Y55        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y55        FDPE (Prop_fdpe_C_Q)         0.100    -0.378 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.364    -0.014    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X204Y49        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.195    -0.423    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X204Y49        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.214    -0.209    
    SLICE_X204Y49        FDCE (Remov_fdce_C_CLR)     -0.050    -0.259    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.100ns (21.571%)  route 0.364ns (78.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         0.858    -0.478    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X202Y55        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y55        FDPE (Prop_fdpe_C_Q)         0.100    -0.378 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.364    -0.014    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X204Y49        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.195    -0.423    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X204Y49        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism              0.214    -0.209    
    SLICE_X204Y49        FDCE (Remov_fdce_C_CLR)     -0.050    -0.259    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (52.074%)  route 0.109ns (47.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         0.786    -0.550    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X130Y37        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y37        FDPE (Prop_fdpe_C_Q)         0.118    -0.432 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.109    -0.323    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X130Y38        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.068    -0.550    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X130Y38        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.015    -0.535    
    SLICE_X130Y38        FDCE (Remov_fdce_C_CLR)     -0.050    -0.585    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (52.074%)  route 0.109ns (47.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         0.786    -0.550    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X130Y37        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y37        FDPE (Prop_fdpe_C_Q)         0.118    -0.432 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.109    -0.323    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X130Y38        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=559, routed)         1.068    -0.550    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X130Y38        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.015    -0.535    
    SLICE_X130Y38        FDCE (Remov_fdce_C_CLR)     -0.050    -0.585    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.262    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       11.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.020ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.223ns (17.832%)  route 1.028ns (82.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.925ns = ( 11.679 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.149    -3.650    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.557 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       2.005    -1.552    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X205Y57        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y57        FDPE (Prop_fdpe_C_Q)         0.223    -1.329 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          1.028    -0.301    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X202Y51        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.134     9.735    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.818 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.861    11.679    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X202Y51        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.651    11.028    
                         clock uncertainty           -0.097    10.931    
    SLICE_X202Y51        FDCE (Recov_fdce_C_CLR)     -0.212    10.719    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.719    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                 11.020    

Slack (MET) :             11.020ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.223ns (17.832%)  route 1.028ns (82.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.925ns = ( 11.679 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.149    -3.650    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.557 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       2.005    -1.552    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X205Y57        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y57        FDPE (Prop_fdpe_C_Q)         0.223    -1.329 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          1.028    -0.301    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X202Y51        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.134     9.735    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.818 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.861    11.679    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X202Y51        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.651    11.028    
                         clock uncertainty           -0.097    10.931    
    SLICE_X202Y51        FDCE (Recov_fdce_C_CLR)     -0.212    10.719    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.719    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                 11.020    

Slack (MET) :             11.020ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.223ns (17.832%)  route 1.028ns (82.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.925ns = ( 11.679 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.149    -3.650    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.557 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       2.005    -1.552    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X205Y57        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y57        FDPE (Prop_fdpe_C_Q)         0.223    -1.329 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          1.028    -0.301    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X202Y51        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.134     9.735    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.818 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.861    11.679    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X202Y51        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.651    11.028    
                         clock uncertainty           -0.097    10.931    
    SLICE_X202Y51        FDCE (Recov_fdce_C_CLR)     -0.212    10.719    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.719    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                 11.020    

Slack (MET) :             11.020ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.223ns (17.832%)  route 1.028ns (82.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.925ns = ( 11.679 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.149    -3.650    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.557 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       2.005    -1.552    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X205Y57        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y57        FDPE (Prop_fdpe_C_Q)         0.223    -1.329 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          1.028    -0.301    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X202Y51        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.134     9.735    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.818 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.861    11.679    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X202Y51        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.651    11.028    
                         clock uncertainty           -0.097    10.931    
    SLICE_X202Y51        FDCE (Recov_fdce_C_CLR)     -0.212    10.719    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.719    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                 11.020    

Slack (MET) :             11.020ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.223ns (17.832%)  route 1.028ns (82.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.925ns = ( 11.679 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.149    -3.650    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.557 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       2.005    -1.552    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X205Y57        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y57        FDPE (Prop_fdpe_C_Q)         0.223    -1.329 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          1.028    -0.301    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X202Y51        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.134     9.735    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.818 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.861    11.679    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X202Y51        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism             -0.651    11.028    
                         clock uncertainty           -0.097    10.931    
    SLICE_X202Y51        FDCE (Recov_fdce_C_CLR)     -0.212    10.719    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.719    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                 11.020    

Slack (MET) :             11.020ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.223ns (17.832%)  route 1.028ns (82.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.925ns = ( 11.679 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.149    -3.650    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.557 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       2.005    -1.552    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X205Y57        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y57        FDPE (Prop_fdpe_C_Q)         0.223    -1.329 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          1.028    -0.301    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X202Y51        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.134     9.735    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.818 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.861    11.679    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X202Y51        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism             -0.651    11.028    
                         clock uncertainty           -0.097    10.931    
    SLICE_X202Y51        FDCE (Recov_fdce_C_CLR)     -0.212    10.719    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         10.719    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                 11.020    

Slack (MET) :             11.046ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.259ns (21.186%)  route 0.964ns (78.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 11.666 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.149    -3.650    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.557 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.992    -1.565    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X144Y45        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y45        FDPE (Prop_fdpe_C_Q)         0.259    -1.306 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.964    -0.342    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X145Y42        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.134     9.735    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.818 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.848    11.666    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X145Y42        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.653    11.013    
                         clock uncertainty           -0.097    10.916    
    SLICE_X145Y42        FDCE (Recov_fdce_C_CLR)     -0.212    10.704    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                 11.046    

Slack (MET) :             11.046ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.259ns (21.186%)  route 0.964ns (78.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 11.666 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.149    -3.650    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.557 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.992    -1.565    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X144Y45        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y45        FDPE (Prop_fdpe_C_Q)         0.259    -1.306 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.964    -0.342    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X145Y42        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.134     9.735    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.818 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.848    11.666    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X145Y42        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.653    11.013    
                         clock uncertainty           -0.097    10.916    
    SLICE_X145Y42        FDCE (Recov_fdce_C_CLR)     -0.212    10.704    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                 11.046    

Slack (MET) :             11.046ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.259ns (21.186%)  route 0.964ns (78.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 11.666 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.149    -3.650    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.557 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.992    -1.565    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X144Y45        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y45        FDPE (Prop_fdpe_C_Q)         0.259    -1.306 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.964    -0.342    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X145Y42        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.134     9.735    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.818 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.848    11.666    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X145Y42        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.653    11.013    
                         clock uncertainty           -0.097    10.916    
    SLICE_X145Y42        FDCE (Recov_fdce_C_CLR)     -0.212    10.704    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                 11.046    

Slack (MET) :             11.046ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.259ns (21.186%)  route 0.964ns (78.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 11.666 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.149    -3.650    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.557 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.992    -1.565    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X144Y45        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y45        FDPE (Prop_fdpe_C_Q)         0.259    -1.306 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.964    -0.342    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X145Y42        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.134     9.735    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.818 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.848    11.666    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X145Y42        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.653    11.013    
                         clock uncertainty           -0.097    10.916    
    SLICE_X145Y42        FDCE (Recov_fdce_C_CLR)     -0.212    10.704    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                 11.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.806%)  route 0.145ns (59.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.048    -1.288    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.262 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       0.910    -0.352    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X203Y44        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y44        FDPE (Prop_fdpe_C_Q)         0.100    -0.252 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.145    -0.107    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X204Y43        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.055    -1.563    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.533 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.194    -0.339    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X204Y43        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.001    -0.338    
    SLICE_X204Y43        FDCE (Remov_fdce_C_CLR)     -0.050    -0.388    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.806%)  route 0.145ns (59.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.048    -1.288    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.262 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       0.910    -0.352    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X203Y44        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y44        FDPE (Prop_fdpe_C_Q)         0.100    -0.252 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.145    -0.107    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X204Y43        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.055    -1.563    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.533 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.194    -0.339    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X204Y43        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.001    -0.338    
    SLICE_X204Y43        FDCE (Remov_fdce_C_CLR)     -0.050    -0.388    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.806%)  route 0.145ns (59.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.048    -1.288    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.262 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       0.910    -0.352    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X203Y44        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y44        FDPE (Prop_fdpe_C_Q)         0.100    -0.252 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.145    -0.107    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X204Y43        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.055    -1.563    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.533 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.194    -0.339    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X204Y43        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.001    -0.338    
    SLICE_X204Y43        FDCE (Remov_fdce_C_CLR)     -0.050    -0.388    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.806%)  route 0.145ns (59.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.048    -1.288    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.262 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       0.910    -0.352    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X203Y44        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y44        FDPE (Prop_fdpe_C_Q)         0.100    -0.252 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.145    -0.107    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X204Y43        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.055    -1.563    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.533 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.194    -0.339    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X204Y43        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.001    -0.338    
    SLICE_X204Y43        FDCE (Remov_fdce_C_CLR)     -0.050    -0.388    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.806%)  route 0.145ns (59.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.048    -1.288    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.262 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       0.910    -0.352    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X203Y44        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y44        FDPE (Prop_fdpe_C_Q)         0.100    -0.252 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.145    -0.107    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X204Y43        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.055    -1.563    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.533 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.194    -0.339    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X204Y43        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.001    -0.338    
    SLICE_X204Y43        FDCE (Remov_fdce_C_CLR)     -0.050    -0.388    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.806%)  route 0.145ns (59.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.048    -1.288    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.262 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       0.910    -0.352    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X203Y44        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y44        FDPE (Prop_fdpe_C_Q)         0.100    -0.252 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.145    -0.107    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X204Y43        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.055    -1.563    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.533 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.194    -0.339    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X204Y43        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.001    -0.338    
    SLICE_X204Y43        FDCE (Remov_fdce_C_CLR)     -0.050    -0.388    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.806%)  route 0.145ns (59.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.048    -1.288    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.262 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       0.910    -0.352    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X203Y44        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y44        FDPE (Prop_fdpe_C_Q)         0.100    -0.252 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.145    -0.107    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X204Y43        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.055    -1.563    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.533 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.194    -0.339    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X204Y43        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]/C
                         clock pessimism              0.001    -0.338    
    SLICE_X204Y43        FDCE (Remov_fdce_C_CLR)     -0.050    -0.388    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.806%)  route 0.145ns (59.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.048    -1.288    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.262 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       0.910    -0.352    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X203Y44        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y44        FDPE (Prop_fdpe_C_Q)         0.100    -0.252 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.145    -0.107    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X204Y43        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.055    -1.563    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.533 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.194    -0.339    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X204Y43        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                         clock pessimism              0.001    -0.338    
    SLICE_X204Y43        FDCE (Remov_fdce_C_CLR)     -0.050    -0.388    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.067%)  route 0.142ns (60.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.048    -1.288    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.262 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       0.758    -0.504    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X125Y41        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y41        FDPE (Prop_fdpe_C_Q)         0.091    -0.413 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.142    -0.271    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X126Y41        FDPE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.055    -1.563    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.533 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.041    -0.492    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X126Y41        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.023    -0.469    
    SLICE_X126Y41        FDPE (Remov_fdpe_C_PRE)     -0.090    -0.559    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.067%)  route 0.142ns (60.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.048    -1.288    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.262 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       0.758    -0.504    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X125Y41        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y41        FDPE (Prop_fdpe_C_Q)         0.091    -0.413 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.142    -0.271    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X126Y41        FDPE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=43, routed)          0.055    -1.563    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.533 r  clocking1/inst/clkout2_buf/O
                         net (fo=88475, routed)       1.041    -0.492    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X126Y41        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.023    -0.469    
    SLICE_X126Y41        FDPE (Remov_fdpe_C_PRE)     -0.090    -0.559    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.288    





