# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Apr 16 2021 18:07:50

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX8K
Derating factors (Best:Typical:Worst) :-  ( 0.559825 : 0.623363 : 0.703138 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 100
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: led0
			6.2.2::Path details for port: led1
			6.2.3::Path details for port: led2
			6.2.4::Path details for port: led3
			6.2.5::Path details for port: led4
			6.2.6::Path details for port: led5
			6.2.7::Path details for port: led6
			6.2.8::Path details for port: led7
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: led0
			6.5.2::Path details for port: led1
			6.5.3::Path details for port: led2
			6.5.4::Path details for port: led3
			6.5.5::Path details for port: led4
			6.5.6::Path details for port: led5
			6.5.7::Path details for port: led6
			6.5.8::Path details for port: led7
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 2
Clock: clk       | Frequency: 206.12 MHz  | Target: 50.00 MHz   | 
Clock: test|clk  | N/A                    | Target: 151.52 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            20000            15148       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
led0       clk         10307         clk:R                  
led1       clk         9984          clk:R                  
led2       clk         10307         clk:R                  
led3       clk         10307         clk:R                  
led4       clk         9660          clk:R                  
led5       clk         9660          clk:R                  
led6       clk         9344          clk:R                  
led7       clk         9344          clk:R                  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
led0       clk         9803                  clk:R                  
led1       clk         9515                  clk:R                  
led2       clk         9803                  clk:R                  
led3       clk         9803                  clk:R                  
led4       clk         9226                  clk:R                  
led5       clk         9226                  clk:R                  
led6       clk         8931                  clk:R                  
led7       clk         8931                  clk:R                  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 206.12 MHz | Target: 50.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_21_LC_30_14_5/in3
Capture Clock    : count_21_LC_30_14_5/clk
Setup Constraint : 20000p
Path slack       : 15148p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     4036
-----------------------------------   ---- 
End-of-path arrival time (ps)         7419
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout          LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                          LocalMux                       0              3383  15148  RISE       1
I__138/O                          LocalMux                     330              3713  15148  RISE       1
I__140/I                          InMux                          0              3713  15148  RISE       1
I__140/O                          InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1            LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout       LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout       LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
count_2_LC_30_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4360  15148  RISE       1
count_2_LC_30_12_2/carryout       LogicCell40_SEQ_MODE_1000    127              4486  15148  RISE       2
count_3_LC_30_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              4486  15148  RISE       1
count_3_LC_30_12_3/carryout       LogicCell40_SEQ_MODE_1000    127              4613  15148  RISE       2
count_4_LC_30_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              4613  15148  RISE       1
count_4_LC_30_12_4/carryout       LogicCell40_SEQ_MODE_1000    127              4740  15148  RISE       2
count_5_LC_30_12_5/carryin        LogicCell40_SEQ_MODE_1000      0              4740  15148  RISE       1
count_5_LC_30_12_5/carryout       LogicCell40_SEQ_MODE_1000    127              4866  15148  RISE       2
count_6_LC_30_12_6/carryin        LogicCell40_SEQ_MODE_1000      0              4866  15148  RISE       1
count_6_LC_30_12_6/carryout       LogicCell40_SEQ_MODE_1000    127              4993  15148  RISE       2
count_7_LC_30_12_7/carryin        LogicCell40_SEQ_MODE_1000      0              4993  15148  RISE       1
count_7_LC_30_12_7/carryout       LogicCell40_SEQ_MODE_1000    127              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitout  ICE_CARRY_IN_MUX             197              5316  15148  RISE       2
count_8_LC_30_13_0/carryin        LogicCell40_SEQ_MODE_1000      0              5316  15148  RISE       1
count_8_LC_30_13_0/carryout       LogicCell40_SEQ_MODE_1000    127              5443  15148  RISE       2
count_9_LC_30_13_1/carryin        LogicCell40_SEQ_MODE_1000      0              5443  15148  RISE       1
count_9_LC_30_13_1/carryout       LogicCell40_SEQ_MODE_1000    127              5569  15148  RISE       2
count_10_LC_30_13_2/carryin       LogicCell40_SEQ_MODE_1000      0              5569  15148  RISE       1
count_10_LC_30_13_2/carryout      LogicCell40_SEQ_MODE_1000    127              5696  15148  RISE       2
count_11_LC_30_13_3/carryin       LogicCell40_SEQ_MODE_1000      0              5696  15148  RISE       1
count_11_LC_30_13_3/carryout      LogicCell40_SEQ_MODE_1000    127              5822  15148  RISE       2
count_12_LC_30_13_4/carryin       LogicCell40_SEQ_MODE_1000      0              5822  15148  RISE       1
count_12_LC_30_13_4/carryout      LogicCell40_SEQ_MODE_1000    127              5949  15148  RISE       2
count_13_LC_30_13_5/carryin       LogicCell40_SEQ_MODE_1000      0              5949  15148  RISE       1
count_13_LC_30_13_5/carryout      LogicCell40_SEQ_MODE_1000    127              6076  15148  RISE       2
count_14_LC_30_13_6/carryin       LogicCell40_SEQ_MODE_1000      0              6076  15148  RISE       1
count_14_LC_30_13_6/carryout      LogicCell40_SEQ_MODE_1000    127              6202  15148  RISE       2
count_15_LC_30_13_7/carryin       LogicCell40_SEQ_MODE_1000      0              6202  15148  RISE       1
count_15_LC_30_13_7/carryout      LogicCell40_SEQ_MODE_1000    127              6329  15148  RISE       1
IN_MUX_bfv_30_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              6329  15148  RISE       1
IN_MUX_bfv_30_14_0_/carryinitout  ICE_CARRY_IN_MUX             197              6526  15148  RISE       2
count_16_LC_30_14_0/carryin       LogicCell40_SEQ_MODE_1000      0              6526  15148  RISE       1
count_16_LC_30_14_0/carryout      LogicCell40_SEQ_MODE_1000    127              6652  15148  RISE       2
count_17_LC_30_14_1/carryin       LogicCell40_SEQ_MODE_1000      0              6652  15148  RISE       1
count_17_LC_30_14_1/carryout      LogicCell40_SEQ_MODE_1000    127              6779  15148  RISE       2
count_18_LC_30_14_2/carryin       LogicCell40_SEQ_MODE_1000      0              6779  15148  RISE       1
count_18_LC_30_14_2/carryout      LogicCell40_SEQ_MODE_1000    127              6905  15148  RISE       2
count_19_LC_30_14_3/carryin       LogicCell40_SEQ_MODE_1000      0              6905  15148  RISE       1
count_19_LC_30_14_3/carryout      LogicCell40_SEQ_MODE_1000    127              7032  15148  RISE       2
count_20_LC_30_14_4/carryin       LogicCell40_SEQ_MODE_1000      0              7032  15148  RISE       1
count_20_LC_30_14_4/carryout      LogicCell40_SEQ_MODE_1000    127              7158  15148  RISE       1
I__91/I                           InMux                          0              7158  15148  RISE       1
I__91/O                           InMux                        260              7419  15148  RISE       1
count_21_LC_30_14_5/in3           LogicCell40_SEQ_MODE_1000      0              7419  15148  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_21_LC_30_14_5/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_21_LC_30_14_5/in3
Capture Clock    : count_21_LC_30_14_5/clk
Setup Constraint : 20000p
Path slack       : 15148p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     4036
-----------------------------------   ---- 
End-of-path arrival time (ps)         7419
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout          LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                          LocalMux                       0              3383  15148  RISE       1
I__138/O                          LocalMux                     330              3713  15148  RISE       1
I__140/I                          InMux                          0              3713  15148  RISE       1
I__140/O                          InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1            LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout       LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout       LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
count_2_LC_30_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4360  15148  RISE       1
count_2_LC_30_12_2/carryout       LogicCell40_SEQ_MODE_1000    127              4486  15148  RISE       2
count_3_LC_30_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              4486  15148  RISE       1
count_3_LC_30_12_3/carryout       LogicCell40_SEQ_MODE_1000    127              4613  15148  RISE       2
count_4_LC_30_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              4613  15148  RISE       1
count_4_LC_30_12_4/carryout       LogicCell40_SEQ_MODE_1000    127              4740  15148  RISE       2
count_5_LC_30_12_5/carryin        LogicCell40_SEQ_MODE_1000      0              4740  15148  RISE       1
count_5_LC_30_12_5/carryout       LogicCell40_SEQ_MODE_1000    127              4866  15148  RISE       2
count_6_LC_30_12_6/carryin        LogicCell40_SEQ_MODE_1000      0              4866  15148  RISE       1
count_6_LC_30_12_6/carryout       LogicCell40_SEQ_MODE_1000    127              4993  15148  RISE       2
count_7_LC_30_12_7/carryin        LogicCell40_SEQ_MODE_1000      0              4993  15148  RISE       1
count_7_LC_30_12_7/carryout       LogicCell40_SEQ_MODE_1000    127              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitout  ICE_CARRY_IN_MUX             197              5316  15148  RISE       2
count_8_LC_30_13_0/carryin        LogicCell40_SEQ_MODE_1000      0              5316  15148  RISE       1
count_8_LC_30_13_0/carryout       LogicCell40_SEQ_MODE_1000    127              5443  15148  RISE       2
count_9_LC_30_13_1/carryin        LogicCell40_SEQ_MODE_1000      0              5443  15148  RISE       1
count_9_LC_30_13_1/carryout       LogicCell40_SEQ_MODE_1000    127              5569  15148  RISE       2
count_10_LC_30_13_2/carryin       LogicCell40_SEQ_MODE_1000      0              5569  15148  RISE       1
count_10_LC_30_13_2/carryout      LogicCell40_SEQ_MODE_1000    127              5696  15148  RISE       2
count_11_LC_30_13_3/carryin       LogicCell40_SEQ_MODE_1000      0              5696  15148  RISE       1
count_11_LC_30_13_3/carryout      LogicCell40_SEQ_MODE_1000    127              5822  15148  RISE       2
count_12_LC_30_13_4/carryin       LogicCell40_SEQ_MODE_1000      0              5822  15148  RISE       1
count_12_LC_30_13_4/carryout      LogicCell40_SEQ_MODE_1000    127              5949  15148  RISE       2
count_13_LC_30_13_5/carryin       LogicCell40_SEQ_MODE_1000      0              5949  15148  RISE       1
count_13_LC_30_13_5/carryout      LogicCell40_SEQ_MODE_1000    127              6076  15148  RISE       2
count_14_LC_30_13_6/carryin       LogicCell40_SEQ_MODE_1000      0              6076  15148  RISE       1
count_14_LC_30_13_6/carryout      LogicCell40_SEQ_MODE_1000    127              6202  15148  RISE       2
count_15_LC_30_13_7/carryin       LogicCell40_SEQ_MODE_1000      0              6202  15148  RISE       1
count_15_LC_30_13_7/carryout      LogicCell40_SEQ_MODE_1000    127              6329  15148  RISE       1
IN_MUX_bfv_30_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              6329  15148  RISE       1
IN_MUX_bfv_30_14_0_/carryinitout  ICE_CARRY_IN_MUX             197              6526  15148  RISE       2
count_16_LC_30_14_0/carryin       LogicCell40_SEQ_MODE_1000      0              6526  15148  RISE       1
count_16_LC_30_14_0/carryout      LogicCell40_SEQ_MODE_1000    127              6652  15148  RISE       2
count_17_LC_30_14_1/carryin       LogicCell40_SEQ_MODE_1000      0              6652  15148  RISE       1
count_17_LC_30_14_1/carryout      LogicCell40_SEQ_MODE_1000    127              6779  15148  RISE       2
count_18_LC_30_14_2/carryin       LogicCell40_SEQ_MODE_1000      0              6779  15148  RISE       1
count_18_LC_30_14_2/carryout      LogicCell40_SEQ_MODE_1000    127              6905  15148  RISE       2
count_19_LC_30_14_3/carryin       LogicCell40_SEQ_MODE_1000      0              6905  15148  RISE       1
count_19_LC_30_14_3/carryout      LogicCell40_SEQ_MODE_1000    127              7032  15148  RISE       2
count_20_LC_30_14_4/carryin       LogicCell40_SEQ_MODE_1000      0              7032  15148  RISE       1
count_20_LC_30_14_4/carryout      LogicCell40_SEQ_MODE_1000    127              7158  15148  RISE       1
I__91/I                           InMux                          0              7158  15148  RISE       1
I__91/O                           InMux                        260              7419  15148  RISE       1
count_21_LC_30_14_5/in3           LogicCell40_SEQ_MODE_1000      0              7419  15148  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_21_LC_30_14_5/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

      6.2.1::Path details for port: led0
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led0
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 10307


Launch Clock Path Delay        2841
+ Clock To Q Delay              541
+ Data Path Delay              6924
---------------------------- ------
Clock To Out Delay            10307

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               test                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1867   2377               RISE  1       
I__146/I                                          gio2CtrlBuf                0      2377               RISE  1       
I__146/O                                          gio2CtrlBuf                0      2377               RISE  1       
I__147/I                                          GlobalMux                  0      2377               RISE  1       
I__147/O                                          GlobalMux                  155    2532               RISE  1       
I__149/I                                          ClkMux                     0      2532               RISE  1       
I__149/O                                          ClkMux                     309    2841               RISE  1       
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000  0      2841               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000  541    3383               FALL  9       
I__153/I                        Odrv4                      0      3383               FALL  1       
I__153/O                        Odrv4                      373    3755               FALL  1       
I__156/I                        IoSpan4Mux                 0      3755               FALL  1       
I__156/O                        IoSpan4Mux                 323    4079               FALL  1       
I__159/I                        IoSpan4Mux                 0      4079               FALL  1       
I__159/O                        IoSpan4Mux                 323    4402               FALL  1       
I__164/I                        IoSpan4Mux                 0      4402               FALL  1       
I__164/O                        IoSpan4Mux                 323    4726               FALL  1       
I__168/I                        IoSpan4Mux                 0      4726               FALL  1       
I__168/O                        IoSpan4Mux                 323    5049               FALL  1       
I__170/I                        LocalMux                   0      5049               FALL  1       
I__170/O                        LocalMux                   309    5358               FALL  1       
I__173/I                        IoInMux                    0      5358               FALL  1       
I__173/O                        IoInMux                    218    5576               FALL  1       
led0_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5576               FALL  1       
led0_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   7819               FALL  1       
led0_obuf_iopad/DIN             IO_PAD                     0      7819               FALL  1       
led0_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   10307              FALL  1       
led0                            test                       0      10307              FALL  1       

6.2.2::Path details for port: led1      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led1
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 9984


Launch Clock Path Delay        2841
+ Clock To Q Delay              541
+ Data Path Delay              6601
---------------------------- ------
Clock To Out Delay             9984

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               test                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1867   2377               RISE  1       
I__146/I                                          gio2CtrlBuf                0      2377               RISE  1       
I__146/O                                          gio2CtrlBuf                0      2377               RISE  1       
I__147/I                                          GlobalMux                  0      2377               RISE  1       
I__147/O                                          GlobalMux                  155    2532               RISE  1       
I__149/I                                          ClkMux                     0      2532               RISE  1       
I__149/O                                          ClkMux                     309    2841               RISE  1       
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000  0      2841               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000  541    3383               FALL  9       
I__153/I                        Odrv4                      0      3383               FALL  1       
I__153/O                        Odrv4                      373    3755               FALL  1       
I__156/I                        IoSpan4Mux                 0      3755               FALL  1       
I__156/O                        IoSpan4Mux                 323    4079               FALL  1       
I__159/I                        IoSpan4Mux                 0      4079               FALL  1       
I__159/O                        IoSpan4Mux                 323    4402               FALL  1       
I__164/I                        IoSpan4Mux                 0      4402               FALL  1       
I__164/O                        IoSpan4Mux                 323    4726               FALL  1       
I__167/I                        LocalMux                   0      4726               FALL  1       
I__167/O                        LocalMux                   309    5035               FALL  1       
I__169/I                        IoInMux                    0      5035               FALL  1       
I__169/O                        IoInMux                    218    5253               FALL  1       
led1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5253               FALL  1       
led1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   7496               FALL  1       
led1_obuf_iopad/DIN             IO_PAD                     0      7496               FALL  1       
led1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   9984               FALL  1       
led1                            test                       0      9984               FALL  1       

6.2.3::Path details for port: led2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led2
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 10307


Launch Clock Path Delay        2841
+ Clock To Q Delay              541
+ Data Path Delay              6924
---------------------------- ------
Clock To Out Delay            10307

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               test                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1867   2377               RISE  1       
I__146/I                                          gio2CtrlBuf                0      2377               RISE  1       
I__146/O                                          gio2CtrlBuf                0      2377               RISE  1       
I__147/I                                          GlobalMux                  0      2377               RISE  1       
I__147/O                                          GlobalMux                  155    2532               RISE  1       
I__149/I                                          ClkMux                     0      2532               RISE  1       
I__149/O                                          ClkMux                     309    2841               RISE  1       
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000  0      2841               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000  541    3383               FALL  9       
I__153/I                        Odrv4                      0      3383               FALL  1       
I__153/O                        Odrv4                      373    3755               FALL  1       
I__156/I                        IoSpan4Mux                 0      3755               FALL  1       
I__156/O                        IoSpan4Mux                 323    4079               FALL  1       
I__159/I                        IoSpan4Mux                 0      4079               FALL  1       
I__159/O                        IoSpan4Mux                 323    4402               FALL  1       
I__164/I                        IoSpan4Mux                 0      4402               FALL  1       
I__164/O                        IoSpan4Mux                 323    4726               FALL  1       
I__168/I                        IoSpan4Mux                 0      4726               FALL  1       
I__168/O                        IoSpan4Mux                 323    5049               FALL  1       
I__172/I                        LocalMux                   0      5049               FALL  1       
I__172/O                        LocalMux                   309    5358               FALL  1       
I__175/I                        IoInMux                    0      5358               FALL  1       
I__175/O                        IoInMux                    218    5576               FALL  1       
led2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5576               FALL  1       
led2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   7819               FALL  1       
led2_obuf_iopad/DIN             IO_PAD                     0      7819               FALL  1       
led2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   10307              FALL  1       
led2                            test                       0      10307              FALL  1       

6.2.4::Path details for port: led3      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led3
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 10307


Launch Clock Path Delay        2841
+ Clock To Q Delay              541
+ Data Path Delay              6924
---------------------------- ------
Clock To Out Delay            10307

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               test                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1867   2377               RISE  1       
I__146/I                                          gio2CtrlBuf                0      2377               RISE  1       
I__146/O                                          gio2CtrlBuf                0      2377               RISE  1       
I__147/I                                          GlobalMux                  0      2377               RISE  1       
I__147/O                                          GlobalMux                  155    2532               RISE  1       
I__149/I                                          ClkMux                     0      2532               RISE  1       
I__149/O                                          ClkMux                     309    2841               RISE  1       
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000  0      2841               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000  541    3383               FALL  9       
I__153/I                        Odrv4                      0      3383               FALL  1       
I__153/O                        Odrv4                      373    3755               FALL  1       
I__156/I                        IoSpan4Mux                 0      3755               FALL  1       
I__156/O                        IoSpan4Mux                 323    4079               FALL  1       
I__159/I                        IoSpan4Mux                 0      4079               FALL  1       
I__159/O                        IoSpan4Mux                 323    4402               FALL  1       
I__164/I                        IoSpan4Mux                 0      4402               FALL  1       
I__164/O                        IoSpan4Mux                 323    4726               FALL  1       
I__168/I                        IoSpan4Mux                 0      4726               FALL  1       
I__168/O                        IoSpan4Mux                 323    5049               FALL  1       
I__171/I                        LocalMux                   0      5049               FALL  1       
I__171/O                        LocalMux                   309    5358               FALL  1       
I__174/I                        IoInMux                    0      5358               FALL  1       
I__174/O                        IoInMux                    218    5576               FALL  1       
led3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5576               FALL  1       
led3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   7819               FALL  1       
led3_obuf_iopad/DIN             IO_PAD                     0      7819               FALL  1       
led3_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   10307              FALL  1       
led3                            test                       0      10307              FALL  1       

6.2.5::Path details for port: led4      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led4
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 9660


Launch Clock Path Delay        2841
+ Clock To Q Delay              541
+ Data Path Delay              6277
---------------------------- ------
Clock To Out Delay             9660

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               test                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1867   2377               RISE  1       
I__146/I                                          gio2CtrlBuf                0      2377               RISE  1       
I__146/O                                          gio2CtrlBuf                0      2377               RISE  1       
I__147/I                                          GlobalMux                  0      2377               RISE  1       
I__147/O                                          GlobalMux                  155    2532               RISE  1       
I__149/I                                          ClkMux                     0      2532               RISE  1       
I__149/O                                          ClkMux                     309    2841               RISE  1       
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000  0      2841               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000  541    3383               FALL  9       
I__153/I                        Odrv4                      0      3383               FALL  1       
I__153/O                        Odrv4                      373    3755               FALL  1       
I__156/I                        IoSpan4Mux                 0      3755               FALL  1       
I__156/O                        IoSpan4Mux                 323    4079               FALL  1       
I__159/I                        IoSpan4Mux                 0      4079               FALL  1       
I__159/O                        IoSpan4Mux                 323    4402               FALL  1       
I__162/I                        LocalMux                   0      4402               FALL  1       
I__162/O                        LocalMux                   309    4711               FALL  1       
I__165/I                        IoInMux                    0      4711               FALL  1       
I__165/O                        IoInMux                    218    4929               FALL  1       
led4_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4929               FALL  1       
led4_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   7172               FALL  1       
led4_obuf_iopad/DIN             IO_PAD                     0      7172               FALL  1       
led4_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   9660               FALL  1       
led4                            test                       0      9660               FALL  1       

6.2.6::Path details for port: led5      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led5
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 9660


Launch Clock Path Delay        2841
+ Clock To Q Delay              541
+ Data Path Delay              6277
---------------------------- ------
Clock To Out Delay             9660

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               test                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1867   2377               RISE  1       
I__146/I                                          gio2CtrlBuf                0      2377               RISE  1       
I__146/O                                          gio2CtrlBuf                0      2377               RISE  1       
I__147/I                                          GlobalMux                  0      2377               RISE  1       
I__147/O                                          GlobalMux                  155    2532               RISE  1       
I__149/I                                          ClkMux                     0      2532               RISE  1       
I__149/O                                          ClkMux                     309    2841               RISE  1       
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000  0      2841               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000  541    3383               FALL  9       
I__153/I                        Odrv4                      0      3383               FALL  1       
I__153/O                        Odrv4                      373    3755               FALL  1       
I__156/I                        IoSpan4Mux                 0      3755               FALL  1       
I__156/O                        IoSpan4Mux                 323    4079               FALL  1       
I__159/I                        IoSpan4Mux                 0      4079               FALL  1       
I__159/O                        IoSpan4Mux                 323    4402               FALL  1       
I__163/I                        LocalMux                   0      4402               FALL  1       
I__163/O                        LocalMux                   309    4711               FALL  1       
I__166/I                        IoInMux                    0      4711               FALL  1       
I__166/O                        IoInMux                    218    4929               FALL  1       
led5_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4929               FALL  1       
led5_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   7172               FALL  1       
led5_obuf_iopad/DIN             IO_PAD                     0      7172               FALL  1       
led5_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   9660               FALL  1       
led5                            test                       0      9660               FALL  1       

6.2.7::Path details for port: led6      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led6
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 9344


Launch Clock Path Delay        2841
+ Clock To Q Delay              541
+ Data Path Delay              5961
---------------------------- ------
Clock To Out Delay             9344

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               test                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1867   2377               RISE  1       
I__146/I                                          gio2CtrlBuf                0      2377               RISE  1       
I__146/O                                          gio2CtrlBuf                0      2377               RISE  1       
I__147/I                                          GlobalMux                  0      2377               RISE  1       
I__147/O                                          GlobalMux                  155    2532               RISE  1       
I__149/I                                          ClkMux                     0      2532               RISE  1       
I__149/O                                          ClkMux                     309    2841               RISE  1       
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000  0      2841               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000  541    3383               RISE  9       
I__153/I                        Odrv4                      0      3383               RISE  1       
I__153/O                        Odrv4                      352    3734               RISE  1       
I__156/I                        IoSpan4Mux                 0      3734               RISE  1       
I__156/O                        IoSpan4Mux                 288    4022               RISE  1       
I__158/I                        LocalMux                   0      4022               RISE  1       
I__158/O                        LocalMux                   330    4353               RISE  1       
I__161/I                        IoInMux                    0      4353               RISE  1       
I__161/O                        IoInMux                    260    4613               RISE  1       
led6_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4613               RISE  1       
led6_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   6856               FALL  1       
led6_obuf_iopad/DIN             IO_PAD                     0      6856               FALL  1       
led6_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   9344               FALL  1       
led6                            test                       0      9344               FALL  1       

6.2.8::Path details for port: led7      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led7
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 9344


Launch Clock Path Delay        2841
+ Clock To Q Delay              541
+ Data Path Delay              5961
---------------------------- ------
Clock To Out Delay             9344

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               test                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1867   2377               RISE  1       
I__146/I                                          gio2CtrlBuf                0      2377               RISE  1       
I__146/O                                          gio2CtrlBuf                0      2377               RISE  1       
I__147/I                                          GlobalMux                  0      2377               RISE  1       
I__147/O                                          GlobalMux                  155    2532               RISE  1       
I__149/I                                          ClkMux                     0      2532               RISE  1       
I__149/O                                          ClkMux                     309    2841               RISE  1       
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000  0      2841               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000  541    3383               RISE  9       
I__153/I                        Odrv4                      0      3383               RISE  1       
I__153/O                        Odrv4                      352    3734               RISE  1       
I__155/I                        IoSpan4Mux                 0      3734               RISE  1       
I__155/O                        IoSpan4Mux                 288    4022               RISE  1       
I__157/I                        LocalMux                   0      4022               RISE  1       
I__157/O                        LocalMux                   330    4353               RISE  1       
I__160/I                        IoInMux                    0      4353               RISE  1       
I__160/O                        IoInMux                    260    4613               RISE  1       
led7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4613               RISE  1       
led7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   6856               FALL  1       
led7_obuf_iopad/DIN             IO_PAD                     0      6856               FALL  1       
led7_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   9344               FALL  1       
led7                            test                       0      9344               FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: led0      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led0
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 9803


Launch Clock Path Delay        2841
+ Clock To Q Delay              541
+ Data Path Delay              6420
---------------------------- ------
Clock To Out Delay             9803

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               test                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1867   2377               RISE  1       
I__146/I                                          gio2CtrlBuf                0      2377               RISE  1       
I__146/O                                          gio2CtrlBuf                0      2377               RISE  1       
I__147/I                                          GlobalMux                  0      2377               RISE  1       
I__147/O                                          GlobalMux                  155    2532               RISE  1       
I__149/I                                          ClkMux                     0      2532               RISE  1       
I__149/O                                          ClkMux                     309    2841               RISE  1       
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000  0      2841               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000  541    3383               RISE  9       
I__153/I                        Odrv4                      0      3383               RISE  1       
I__153/O                        Odrv4                      352    3734               RISE  1       
I__156/I                        IoSpan4Mux                 0      3734               RISE  1       
I__156/O                        IoSpan4Mux                 288    4022               RISE  1       
I__159/I                        IoSpan4Mux                 0      4022               RISE  1       
I__159/O                        IoSpan4Mux                 288    4311               RISE  1       
I__164/I                        IoSpan4Mux                 0      4311               RISE  1       
I__164/O                        IoSpan4Mux                 288    4599               RISE  1       
I__168/I                        IoSpan4Mux                 0      4599               RISE  1       
I__168/O                        IoSpan4Mux                 288    4887               RISE  1       
I__170/I                        LocalMux                   0      4887               RISE  1       
I__170/O                        LocalMux                   330    5218               RISE  1       
I__173/I                        IoInMux                    0      5218               RISE  1       
I__173/O                        IoInMux                    260    5478               RISE  1       
led0_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5478               RISE  1       
led0_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   7489               RISE  1       
led0_obuf_iopad/DIN             IO_PAD                     0      7489               RISE  1       
led0_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   9803               RISE  1       
led0                            test                       0      9803               RISE  1       

6.5.2::Path details for port: led1      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led1
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 9515


Launch Clock Path Delay        2841
+ Clock To Q Delay              541
+ Data Path Delay              6132
---------------------------- ------
Clock To Out Delay             9515

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               test                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1867   2377               RISE  1       
I__146/I                                          gio2CtrlBuf                0      2377               RISE  1       
I__146/O                                          gio2CtrlBuf                0      2377               RISE  1       
I__147/I                                          GlobalMux                  0      2377               RISE  1       
I__147/O                                          GlobalMux                  155    2532               RISE  1       
I__149/I                                          ClkMux                     0      2532               RISE  1       
I__149/O                                          ClkMux                     309    2841               RISE  1       
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000  0      2841               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000  541    3383               RISE  9       
I__153/I                        Odrv4                      0      3383               RISE  1       
I__153/O                        Odrv4                      352    3734               RISE  1       
I__156/I                        IoSpan4Mux                 0      3734               RISE  1       
I__156/O                        IoSpan4Mux                 288    4022               RISE  1       
I__159/I                        IoSpan4Mux                 0      4022               RISE  1       
I__159/O                        IoSpan4Mux                 288    4311               RISE  1       
I__164/I                        IoSpan4Mux                 0      4311               RISE  1       
I__164/O                        IoSpan4Mux                 288    4599               RISE  1       
I__167/I                        LocalMux                   0      4599               RISE  1       
I__167/O                        LocalMux                   330    4929               RISE  1       
I__169/I                        IoInMux                    0      4929               RISE  1       
I__169/O                        IoInMux                    260    5190               RISE  1       
led1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5190               RISE  1       
led1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   7201               RISE  1       
led1_obuf_iopad/DIN             IO_PAD                     0      7201               RISE  1       
led1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   9515               RISE  1       
led1                            test                       0      9515               RISE  1       

6.5.3::Path details for port: led2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led2
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 9803


Launch Clock Path Delay        2841
+ Clock To Q Delay              541
+ Data Path Delay              6420
---------------------------- ------
Clock To Out Delay             9803

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               test                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1867   2377               RISE  1       
I__146/I                                          gio2CtrlBuf                0      2377               RISE  1       
I__146/O                                          gio2CtrlBuf                0      2377               RISE  1       
I__147/I                                          GlobalMux                  0      2377               RISE  1       
I__147/O                                          GlobalMux                  155    2532               RISE  1       
I__149/I                                          ClkMux                     0      2532               RISE  1       
I__149/O                                          ClkMux                     309    2841               RISE  1       
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000  0      2841               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000  541    3383               RISE  9       
I__153/I                        Odrv4                      0      3383               RISE  1       
I__153/O                        Odrv4                      352    3734               RISE  1       
I__156/I                        IoSpan4Mux                 0      3734               RISE  1       
I__156/O                        IoSpan4Mux                 288    4022               RISE  1       
I__159/I                        IoSpan4Mux                 0      4022               RISE  1       
I__159/O                        IoSpan4Mux                 288    4311               RISE  1       
I__164/I                        IoSpan4Mux                 0      4311               RISE  1       
I__164/O                        IoSpan4Mux                 288    4599               RISE  1       
I__168/I                        IoSpan4Mux                 0      4599               RISE  1       
I__168/O                        IoSpan4Mux                 288    4887               RISE  1       
I__172/I                        LocalMux                   0      4887               RISE  1       
I__172/O                        LocalMux                   330    5218               RISE  1       
I__175/I                        IoInMux                    0      5218               RISE  1       
I__175/O                        IoInMux                    260    5478               RISE  1       
led2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5478               RISE  1       
led2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   7489               RISE  1       
led2_obuf_iopad/DIN             IO_PAD                     0      7489               RISE  1       
led2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   9803               RISE  1       
led2                            test                       0      9803               RISE  1       

6.5.4::Path details for port: led3      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led3
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 9803


Launch Clock Path Delay        2841
+ Clock To Q Delay              541
+ Data Path Delay              6420
---------------------------- ------
Clock To Out Delay             9803

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               test                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1867   2377               RISE  1       
I__146/I                                          gio2CtrlBuf                0      2377               RISE  1       
I__146/O                                          gio2CtrlBuf                0      2377               RISE  1       
I__147/I                                          GlobalMux                  0      2377               RISE  1       
I__147/O                                          GlobalMux                  155    2532               RISE  1       
I__149/I                                          ClkMux                     0      2532               RISE  1       
I__149/O                                          ClkMux                     309    2841               RISE  1       
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000  0      2841               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000  541    3383               RISE  9       
I__153/I                        Odrv4                      0      3383               RISE  1       
I__153/O                        Odrv4                      352    3734               RISE  1       
I__156/I                        IoSpan4Mux                 0      3734               RISE  1       
I__156/O                        IoSpan4Mux                 288    4022               RISE  1       
I__159/I                        IoSpan4Mux                 0      4022               RISE  1       
I__159/O                        IoSpan4Mux                 288    4311               RISE  1       
I__164/I                        IoSpan4Mux                 0      4311               RISE  1       
I__164/O                        IoSpan4Mux                 288    4599               RISE  1       
I__168/I                        IoSpan4Mux                 0      4599               RISE  1       
I__168/O                        IoSpan4Mux                 288    4887               RISE  1       
I__171/I                        LocalMux                   0      4887               RISE  1       
I__171/O                        LocalMux                   330    5218               RISE  1       
I__174/I                        IoInMux                    0      5218               RISE  1       
I__174/O                        IoInMux                    260    5478               RISE  1       
led3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5478               RISE  1       
led3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   7489               RISE  1       
led3_obuf_iopad/DIN             IO_PAD                     0      7489               RISE  1       
led3_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   9803               RISE  1       
led3                            test                       0      9803               RISE  1       

6.5.5::Path details for port: led4      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led4
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 9226


Launch Clock Path Delay        2841
+ Clock To Q Delay              541
+ Data Path Delay              5843
---------------------------- ------
Clock To Out Delay             9226

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               test                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1867   2377               RISE  1       
I__146/I                                          gio2CtrlBuf                0      2377               RISE  1       
I__146/O                                          gio2CtrlBuf                0      2377               RISE  1       
I__147/I                                          GlobalMux                  0      2377               RISE  1       
I__147/O                                          GlobalMux                  155    2532               RISE  1       
I__149/I                                          ClkMux                     0      2532               RISE  1       
I__149/O                                          ClkMux                     309    2841               RISE  1       
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000  0      2841               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000  541    3383               RISE  9       
I__153/I                        Odrv4                      0      3383               RISE  1       
I__153/O                        Odrv4                      352    3734               RISE  1       
I__156/I                        IoSpan4Mux                 0      3734               RISE  1       
I__156/O                        IoSpan4Mux                 288    4022               RISE  1       
I__159/I                        IoSpan4Mux                 0      4022               RISE  1       
I__159/O                        IoSpan4Mux                 288    4311               RISE  1       
I__162/I                        LocalMux                   0      4311               RISE  1       
I__162/O                        LocalMux                   330    4641               RISE  1       
I__165/I                        IoInMux                    0      4641               RISE  1       
I__165/O                        IoInMux                    260    4901               RISE  1       
led4_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4901               RISE  1       
led4_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   6912               RISE  1       
led4_obuf_iopad/DIN             IO_PAD                     0      6912               RISE  1       
led4_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   9226               RISE  1       
led4                            test                       0      9226               RISE  1       

6.5.6::Path details for port: led5      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led5
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 9226


Launch Clock Path Delay        2841
+ Clock To Q Delay              541
+ Data Path Delay              5843
---------------------------- ------
Clock To Out Delay             9226

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               test                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1867   2377               RISE  1       
I__146/I                                          gio2CtrlBuf                0      2377               RISE  1       
I__146/O                                          gio2CtrlBuf                0      2377               RISE  1       
I__147/I                                          GlobalMux                  0      2377               RISE  1       
I__147/O                                          GlobalMux                  155    2532               RISE  1       
I__149/I                                          ClkMux                     0      2532               RISE  1       
I__149/O                                          ClkMux                     309    2841               RISE  1       
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000  0      2841               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000  541    3383               RISE  9       
I__153/I                        Odrv4                      0      3383               RISE  1       
I__153/O                        Odrv4                      352    3734               RISE  1       
I__156/I                        IoSpan4Mux                 0      3734               RISE  1       
I__156/O                        IoSpan4Mux                 288    4022               RISE  1       
I__159/I                        IoSpan4Mux                 0      4022               RISE  1       
I__159/O                        IoSpan4Mux                 288    4311               RISE  1       
I__163/I                        LocalMux                   0      4311               RISE  1       
I__163/O                        LocalMux                   330    4641               RISE  1       
I__166/I                        IoInMux                    0      4641               RISE  1       
I__166/O                        IoInMux                    260    4901               RISE  1       
led5_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4901               RISE  1       
led5_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   6912               RISE  1       
led5_obuf_iopad/DIN             IO_PAD                     0      6912               RISE  1       
led5_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   9226               RISE  1       
led5                            test                       0      9226               RISE  1       

6.5.7::Path details for port: led6      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led6
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 8931


Launch Clock Path Delay        2841
+ Clock To Q Delay              541
+ Data Path Delay              5548
---------------------------- ------
Clock To Out Delay             8931

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               test                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1867   2377               RISE  1       
I__146/I                                          gio2CtrlBuf                0      2377               RISE  1       
I__146/O                                          gio2CtrlBuf                0      2377               RISE  1       
I__147/I                                          GlobalMux                  0      2377               RISE  1       
I__147/O                                          GlobalMux                  155    2532               RISE  1       
I__149/I                                          ClkMux                     0      2532               RISE  1       
I__149/O                                          ClkMux                     309    2841               RISE  1       
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000  0      2841               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000  541    3383               FALL  9       
I__153/I                        Odrv4                      0      3383               FALL  1       
I__153/O                        Odrv4                      373    3755               FALL  1       
I__156/I                        IoSpan4Mux                 0      3755               FALL  1       
I__156/O                        IoSpan4Mux                 323    4079               FALL  1       
I__158/I                        LocalMux                   0      4079               FALL  1       
I__158/O                        LocalMux                   309    4388               FALL  1       
I__161/I                        IoInMux                    0      4388               FALL  1       
I__161/O                        IoInMux                    218    4606               FALL  1       
led6_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4606               FALL  1       
led6_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   6617               RISE  1       
led6_obuf_iopad/DIN             IO_PAD                     0      6617               RISE  1       
led6_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   8931               RISE  1       
led6                            test                       0      8931               RISE  1       

6.5.8::Path details for port: led7      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led7
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 8931


Launch Clock Path Delay        2841
+ Clock To Q Delay              541
+ Data Path Delay              5548
---------------------------- ------
Clock To Out Delay             8931

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               test                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1867   2377               RISE  1       
I__146/I                                          gio2CtrlBuf                0      2377               RISE  1       
I__146/O                                          gio2CtrlBuf                0      2377               RISE  1       
I__147/I                                          GlobalMux                  0      2377               RISE  1       
I__147/O                                          GlobalMux                  155    2532               RISE  1       
I__149/I                                          ClkMux                     0      2532               RISE  1       
I__149/O                                          ClkMux                     309    2841               RISE  1       
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000  0      2841               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000  541    3383               FALL  9       
I__153/I                        Odrv4                      0      3383               FALL  1       
I__153/O                        Odrv4                      373    3755               FALL  1       
I__155/I                        IoSpan4Mux                 0      3755               FALL  1       
I__155/O                        IoSpan4Mux                 323    4079               FALL  1       
I__157/I                        LocalMux                   0      4079               FALL  1       
I__157/O                        LocalMux                   309    4388               FALL  1       
I__160/I                        IoInMux                    0      4388               FALL  1       
I__160/O                        IoInMux                    218    4606               FALL  1       
led7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4606               FALL  1       
led7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   6617               RISE  1       
led7_obuf_iopad/DIN             IO_PAD                     0      6617               RISE  1       
led7_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   8931               RISE  1       
led7                            test                       0      8931               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_21_LC_30_14_5/in3
Capture Clock    : count_21_LC_30_14_5/clk
Setup Constraint : 20000p
Path slack       : 15148p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     4036
-----------------------------------   ---- 
End-of-path arrival time (ps)         7419
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout          LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                          LocalMux                       0              3383  15148  RISE       1
I__138/O                          LocalMux                     330              3713  15148  RISE       1
I__140/I                          InMux                          0              3713  15148  RISE       1
I__140/O                          InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1            LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout       LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout       LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
count_2_LC_30_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4360  15148  RISE       1
count_2_LC_30_12_2/carryout       LogicCell40_SEQ_MODE_1000    127              4486  15148  RISE       2
count_3_LC_30_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              4486  15148  RISE       1
count_3_LC_30_12_3/carryout       LogicCell40_SEQ_MODE_1000    127              4613  15148  RISE       2
count_4_LC_30_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              4613  15148  RISE       1
count_4_LC_30_12_4/carryout       LogicCell40_SEQ_MODE_1000    127              4740  15148  RISE       2
count_5_LC_30_12_5/carryin        LogicCell40_SEQ_MODE_1000      0              4740  15148  RISE       1
count_5_LC_30_12_5/carryout       LogicCell40_SEQ_MODE_1000    127              4866  15148  RISE       2
count_6_LC_30_12_6/carryin        LogicCell40_SEQ_MODE_1000      0              4866  15148  RISE       1
count_6_LC_30_12_6/carryout       LogicCell40_SEQ_MODE_1000    127              4993  15148  RISE       2
count_7_LC_30_12_7/carryin        LogicCell40_SEQ_MODE_1000      0              4993  15148  RISE       1
count_7_LC_30_12_7/carryout       LogicCell40_SEQ_MODE_1000    127              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitout  ICE_CARRY_IN_MUX             197              5316  15148  RISE       2
count_8_LC_30_13_0/carryin        LogicCell40_SEQ_MODE_1000      0              5316  15148  RISE       1
count_8_LC_30_13_0/carryout       LogicCell40_SEQ_MODE_1000    127              5443  15148  RISE       2
count_9_LC_30_13_1/carryin        LogicCell40_SEQ_MODE_1000      0              5443  15148  RISE       1
count_9_LC_30_13_1/carryout       LogicCell40_SEQ_MODE_1000    127              5569  15148  RISE       2
count_10_LC_30_13_2/carryin       LogicCell40_SEQ_MODE_1000      0              5569  15148  RISE       1
count_10_LC_30_13_2/carryout      LogicCell40_SEQ_MODE_1000    127              5696  15148  RISE       2
count_11_LC_30_13_3/carryin       LogicCell40_SEQ_MODE_1000      0              5696  15148  RISE       1
count_11_LC_30_13_3/carryout      LogicCell40_SEQ_MODE_1000    127              5822  15148  RISE       2
count_12_LC_30_13_4/carryin       LogicCell40_SEQ_MODE_1000      0              5822  15148  RISE       1
count_12_LC_30_13_4/carryout      LogicCell40_SEQ_MODE_1000    127              5949  15148  RISE       2
count_13_LC_30_13_5/carryin       LogicCell40_SEQ_MODE_1000      0              5949  15148  RISE       1
count_13_LC_30_13_5/carryout      LogicCell40_SEQ_MODE_1000    127              6076  15148  RISE       2
count_14_LC_30_13_6/carryin       LogicCell40_SEQ_MODE_1000      0              6076  15148  RISE       1
count_14_LC_30_13_6/carryout      LogicCell40_SEQ_MODE_1000    127              6202  15148  RISE       2
count_15_LC_30_13_7/carryin       LogicCell40_SEQ_MODE_1000      0              6202  15148  RISE       1
count_15_LC_30_13_7/carryout      LogicCell40_SEQ_MODE_1000    127              6329  15148  RISE       1
IN_MUX_bfv_30_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              6329  15148  RISE       1
IN_MUX_bfv_30_14_0_/carryinitout  ICE_CARRY_IN_MUX             197              6526  15148  RISE       2
count_16_LC_30_14_0/carryin       LogicCell40_SEQ_MODE_1000      0              6526  15148  RISE       1
count_16_LC_30_14_0/carryout      LogicCell40_SEQ_MODE_1000    127              6652  15148  RISE       2
count_17_LC_30_14_1/carryin       LogicCell40_SEQ_MODE_1000      0              6652  15148  RISE       1
count_17_LC_30_14_1/carryout      LogicCell40_SEQ_MODE_1000    127              6779  15148  RISE       2
count_18_LC_30_14_2/carryin       LogicCell40_SEQ_MODE_1000      0              6779  15148  RISE       1
count_18_LC_30_14_2/carryout      LogicCell40_SEQ_MODE_1000    127              6905  15148  RISE       2
count_19_LC_30_14_3/carryin       LogicCell40_SEQ_MODE_1000      0              6905  15148  RISE       1
count_19_LC_30_14_3/carryout      LogicCell40_SEQ_MODE_1000    127              7032  15148  RISE       2
count_20_LC_30_14_4/carryin       LogicCell40_SEQ_MODE_1000      0              7032  15148  RISE       1
count_20_LC_30_14_4/carryout      LogicCell40_SEQ_MODE_1000    127              7158  15148  RISE       1
I__91/I                           InMux                          0              7158  15148  RISE       1
I__91/O                           InMux                        260              7419  15148  RISE       1
count_21_LC_30_14_5/in3           LogicCell40_SEQ_MODE_1000      0              7419  15148  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_21_LC_30_14_5/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_20_LC_30_14_4/in3
Capture Clock    : count_20_LC_30_14_4/clk
Setup Constraint : 20000p
Path slack       : 15275p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     3909
-----------------------------------   ---- 
End-of-path arrival time (ps)         7292
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout          LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                          LocalMux                       0              3383  15148  RISE       1
I__138/O                          LocalMux                     330              3713  15148  RISE       1
I__140/I                          InMux                          0              3713  15148  RISE       1
I__140/O                          InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1            LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout       LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout       LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
count_2_LC_30_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4360  15148  RISE       1
count_2_LC_30_12_2/carryout       LogicCell40_SEQ_MODE_1000    127              4486  15148  RISE       2
count_3_LC_30_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              4486  15148  RISE       1
count_3_LC_30_12_3/carryout       LogicCell40_SEQ_MODE_1000    127              4613  15148  RISE       2
count_4_LC_30_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              4613  15148  RISE       1
count_4_LC_30_12_4/carryout       LogicCell40_SEQ_MODE_1000    127              4740  15148  RISE       2
count_5_LC_30_12_5/carryin        LogicCell40_SEQ_MODE_1000      0              4740  15148  RISE       1
count_5_LC_30_12_5/carryout       LogicCell40_SEQ_MODE_1000    127              4866  15148  RISE       2
count_6_LC_30_12_6/carryin        LogicCell40_SEQ_MODE_1000      0              4866  15148  RISE       1
count_6_LC_30_12_6/carryout       LogicCell40_SEQ_MODE_1000    127              4993  15148  RISE       2
count_7_LC_30_12_7/carryin        LogicCell40_SEQ_MODE_1000      0              4993  15148  RISE       1
count_7_LC_30_12_7/carryout       LogicCell40_SEQ_MODE_1000    127              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitout  ICE_CARRY_IN_MUX             197              5316  15148  RISE       2
count_8_LC_30_13_0/carryin        LogicCell40_SEQ_MODE_1000      0              5316  15148  RISE       1
count_8_LC_30_13_0/carryout       LogicCell40_SEQ_MODE_1000    127              5443  15148  RISE       2
count_9_LC_30_13_1/carryin        LogicCell40_SEQ_MODE_1000      0              5443  15148  RISE       1
count_9_LC_30_13_1/carryout       LogicCell40_SEQ_MODE_1000    127              5569  15148  RISE       2
count_10_LC_30_13_2/carryin       LogicCell40_SEQ_MODE_1000      0              5569  15148  RISE       1
count_10_LC_30_13_2/carryout      LogicCell40_SEQ_MODE_1000    127              5696  15148  RISE       2
count_11_LC_30_13_3/carryin       LogicCell40_SEQ_MODE_1000      0              5696  15148  RISE       1
count_11_LC_30_13_3/carryout      LogicCell40_SEQ_MODE_1000    127              5822  15148  RISE       2
count_12_LC_30_13_4/carryin       LogicCell40_SEQ_MODE_1000      0              5822  15148  RISE       1
count_12_LC_30_13_4/carryout      LogicCell40_SEQ_MODE_1000    127              5949  15148  RISE       2
count_13_LC_30_13_5/carryin       LogicCell40_SEQ_MODE_1000      0              5949  15148  RISE       1
count_13_LC_30_13_5/carryout      LogicCell40_SEQ_MODE_1000    127              6076  15148  RISE       2
count_14_LC_30_13_6/carryin       LogicCell40_SEQ_MODE_1000      0              6076  15148  RISE       1
count_14_LC_30_13_6/carryout      LogicCell40_SEQ_MODE_1000    127              6202  15148  RISE       2
count_15_LC_30_13_7/carryin       LogicCell40_SEQ_MODE_1000      0              6202  15148  RISE       1
count_15_LC_30_13_7/carryout      LogicCell40_SEQ_MODE_1000    127              6329  15148  RISE       1
IN_MUX_bfv_30_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              6329  15148  RISE       1
IN_MUX_bfv_30_14_0_/carryinitout  ICE_CARRY_IN_MUX             197              6526  15148  RISE       2
count_16_LC_30_14_0/carryin       LogicCell40_SEQ_MODE_1000      0              6526  15148  RISE       1
count_16_LC_30_14_0/carryout      LogicCell40_SEQ_MODE_1000    127              6652  15148  RISE       2
count_17_LC_30_14_1/carryin       LogicCell40_SEQ_MODE_1000      0              6652  15148  RISE       1
count_17_LC_30_14_1/carryout      LogicCell40_SEQ_MODE_1000    127              6779  15148  RISE       2
count_18_LC_30_14_2/carryin       LogicCell40_SEQ_MODE_1000      0              6779  15148  RISE       1
count_18_LC_30_14_2/carryout      LogicCell40_SEQ_MODE_1000    127              6905  15148  RISE       2
count_19_LC_30_14_3/carryin       LogicCell40_SEQ_MODE_1000      0              6905  15148  RISE       1
count_19_LC_30_14_3/carryout      LogicCell40_SEQ_MODE_1000    127              7032  15148  RISE       2
I__92/I                           InMux                          0              7032  15275  RISE       1
I__92/O                           InMux                        260              7292  15275  RISE       1
count_20_LC_30_14_4/in3           LogicCell40_SEQ_MODE_1000      0              7292  15275  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_20_LC_30_14_4/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_19_LC_30_14_3/in3
Capture Clock    : count_19_LC_30_14_3/clk
Setup Constraint : 20000p
Path slack       : 15402p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     3782
-----------------------------------   ---- 
End-of-path arrival time (ps)         7165
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout          LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                          LocalMux                       0              3383  15148  RISE       1
I__138/O                          LocalMux                     330              3713  15148  RISE       1
I__140/I                          InMux                          0              3713  15148  RISE       1
I__140/O                          InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1            LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout       LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout       LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
count_2_LC_30_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4360  15148  RISE       1
count_2_LC_30_12_2/carryout       LogicCell40_SEQ_MODE_1000    127              4486  15148  RISE       2
count_3_LC_30_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              4486  15148  RISE       1
count_3_LC_30_12_3/carryout       LogicCell40_SEQ_MODE_1000    127              4613  15148  RISE       2
count_4_LC_30_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              4613  15148  RISE       1
count_4_LC_30_12_4/carryout       LogicCell40_SEQ_MODE_1000    127              4740  15148  RISE       2
count_5_LC_30_12_5/carryin        LogicCell40_SEQ_MODE_1000      0              4740  15148  RISE       1
count_5_LC_30_12_5/carryout       LogicCell40_SEQ_MODE_1000    127              4866  15148  RISE       2
count_6_LC_30_12_6/carryin        LogicCell40_SEQ_MODE_1000      0              4866  15148  RISE       1
count_6_LC_30_12_6/carryout       LogicCell40_SEQ_MODE_1000    127              4993  15148  RISE       2
count_7_LC_30_12_7/carryin        LogicCell40_SEQ_MODE_1000      0              4993  15148  RISE       1
count_7_LC_30_12_7/carryout       LogicCell40_SEQ_MODE_1000    127              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitout  ICE_CARRY_IN_MUX             197              5316  15148  RISE       2
count_8_LC_30_13_0/carryin        LogicCell40_SEQ_MODE_1000      0              5316  15148  RISE       1
count_8_LC_30_13_0/carryout       LogicCell40_SEQ_MODE_1000    127              5443  15148  RISE       2
count_9_LC_30_13_1/carryin        LogicCell40_SEQ_MODE_1000      0              5443  15148  RISE       1
count_9_LC_30_13_1/carryout       LogicCell40_SEQ_MODE_1000    127              5569  15148  RISE       2
count_10_LC_30_13_2/carryin       LogicCell40_SEQ_MODE_1000      0              5569  15148  RISE       1
count_10_LC_30_13_2/carryout      LogicCell40_SEQ_MODE_1000    127              5696  15148  RISE       2
count_11_LC_30_13_3/carryin       LogicCell40_SEQ_MODE_1000      0              5696  15148  RISE       1
count_11_LC_30_13_3/carryout      LogicCell40_SEQ_MODE_1000    127              5822  15148  RISE       2
count_12_LC_30_13_4/carryin       LogicCell40_SEQ_MODE_1000      0              5822  15148  RISE       1
count_12_LC_30_13_4/carryout      LogicCell40_SEQ_MODE_1000    127              5949  15148  RISE       2
count_13_LC_30_13_5/carryin       LogicCell40_SEQ_MODE_1000      0              5949  15148  RISE       1
count_13_LC_30_13_5/carryout      LogicCell40_SEQ_MODE_1000    127              6076  15148  RISE       2
count_14_LC_30_13_6/carryin       LogicCell40_SEQ_MODE_1000      0              6076  15148  RISE       1
count_14_LC_30_13_6/carryout      LogicCell40_SEQ_MODE_1000    127              6202  15148  RISE       2
count_15_LC_30_13_7/carryin       LogicCell40_SEQ_MODE_1000      0              6202  15148  RISE       1
count_15_LC_30_13_7/carryout      LogicCell40_SEQ_MODE_1000    127              6329  15148  RISE       1
IN_MUX_bfv_30_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              6329  15148  RISE       1
IN_MUX_bfv_30_14_0_/carryinitout  ICE_CARRY_IN_MUX             197              6526  15148  RISE       2
count_16_LC_30_14_0/carryin       LogicCell40_SEQ_MODE_1000      0              6526  15148  RISE       1
count_16_LC_30_14_0/carryout      LogicCell40_SEQ_MODE_1000    127              6652  15148  RISE       2
count_17_LC_30_14_1/carryin       LogicCell40_SEQ_MODE_1000      0              6652  15148  RISE       1
count_17_LC_30_14_1/carryout      LogicCell40_SEQ_MODE_1000    127              6779  15148  RISE       2
count_18_LC_30_14_2/carryin       LogicCell40_SEQ_MODE_1000      0              6779  15148  RISE       1
count_18_LC_30_14_2/carryout      LogicCell40_SEQ_MODE_1000    127              6905  15148  RISE       2
I__93/I                           InMux                          0              6905  15401  RISE       1
I__93/O                           InMux                        260              7165  15401  RISE       1
count_19_LC_30_14_3/in3           LogicCell40_SEQ_MODE_1000      0              7165  15401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_19_LC_30_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_18_LC_30_14_2/in3
Capture Clock    : count_18_LC_30_14_2/clk
Setup Constraint : 20000p
Path slack       : 15528p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     3656
-----------------------------------   ---- 
End-of-path arrival time (ps)         7039
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout          LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                          LocalMux                       0              3383  15148  RISE       1
I__138/O                          LocalMux                     330              3713  15148  RISE       1
I__140/I                          InMux                          0              3713  15148  RISE       1
I__140/O                          InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1            LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout       LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout       LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
count_2_LC_30_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4360  15148  RISE       1
count_2_LC_30_12_2/carryout       LogicCell40_SEQ_MODE_1000    127              4486  15148  RISE       2
count_3_LC_30_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              4486  15148  RISE       1
count_3_LC_30_12_3/carryout       LogicCell40_SEQ_MODE_1000    127              4613  15148  RISE       2
count_4_LC_30_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              4613  15148  RISE       1
count_4_LC_30_12_4/carryout       LogicCell40_SEQ_MODE_1000    127              4740  15148  RISE       2
count_5_LC_30_12_5/carryin        LogicCell40_SEQ_MODE_1000      0              4740  15148  RISE       1
count_5_LC_30_12_5/carryout       LogicCell40_SEQ_MODE_1000    127              4866  15148  RISE       2
count_6_LC_30_12_6/carryin        LogicCell40_SEQ_MODE_1000      0              4866  15148  RISE       1
count_6_LC_30_12_6/carryout       LogicCell40_SEQ_MODE_1000    127              4993  15148  RISE       2
count_7_LC_30_12_7/carryin        LogicCell40_SEQ_MODE_1000      0              4993  15148  RISE       1
count_7_LC_30_12_7/carryout       LogicCell40_SEQ_MODE_1000    127              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitout  ICE_CARRY_IN_MUX             197              5316  15148  RISE       2
count_8_LC_30_13_0/carryin        LogicCell40_SEQ_MODE_1000      0              5316  15148  RISE       1
count_8_LC_30_13_0/carryout       LogicCell40_SEQ_MODE_1000    127              5443  15148  RISE       2
count_9_LC_30_13_1/carryin        LogicCell40_SEQ_MODE_1000      0              5443  15148  RISE       1
count_9_LC_30_13_1/carryout       LogicCell40_SEQ_MODE_1000    127              5569  15148  RISE       2
count_10_LC_30_13_2/carryin       LogicCell40_SEQ_MODE_1000      0              5569  15148  RISE       1
count_10_LC_30_13_2/carryout      LogicCell40_SEQ_MODE_1000    127              5696  15148  RISE       2
count_11_LC_30_13_3/carryin       LogicCell40_SEQ_MODE_1000      0              5696  15148  RISE       1
count_11_LC_30_13_3/carryout      LogicCell40_SEQ_MODE_1000    127              5822  15148  RISE       2
count_12_LC_30_13_4/carryin       LogicCell40_SEQ_MODE_1000      0              5822  15148  RISE       1
count_12_LC_30_13_4/carryout      LogicCell40_SEQ_MODE_1000    127              5949  15148  RISE       2
count_13_LC_30_13_5/carryin       LogicCell40_SEQ_MODE_1000      0              5949  15148  RISE       1
count_13_LC_30_13_5/carryout      LogicCell40_SEQ_MODE_1000    127              6076  15148  RISE       2
count_14_LC_30_13_6/carryin       LogicCell40_SEQ_MODE_1000      0              6076  15148  RISE       1
count_14_LC_30_13_6/carryout      LogicCell40_SEQ_MODE_1000    127              6202  15148  RISE       2
count_15_LC_30_13_7/carryin       LogicCell40_SEQ_MODE_1000      0              6202  15148  RISE       1
count_15_LC_30_13_7/carryout      LogicCell40_SEQ_MODE_1000    127              6329  15148  RISE       1
IN_MUX_bfv_30_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              6329  15148  RISE       1
IN_MUX_bfv_30_14_0_/carryinitout  ICE_CARRY_IN_MUX             197              6526  15148  RISE       2
count_16_LC_30_14_0/carryin       LogicCell40_SEQ_MODE_1000      0              6526  15148  RISE       1
count_16_LC_30_14_0/carryout      LogicCell40_SEQ_MODE_1000    127              6652  15148  RISE       2
count_17_LC_30_14_1/carryin       LogicCell40_SEQ_MODE_1000      0              6652  15148  RISE       1
count_17_LC_30_14_1/carryout      LogicCell40_SEQ_MODE_1000    127              6779  15148  RISE       2
I__94/I                           InMux                          0              6779  15528  RISE       1
I__94/O                           InMux                        260              7039  15528  RISE       1
count_18_LC_30_14_2/in3           LogicCell40_SEQ_MODE_1000      0              7039  15528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_18_LC_30_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_17_LC_30_14_1/in3
Capture Clock    : count_17_LC_30_14_1/clk
Setup Constraint : 20000p
Path slack       : 15655p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     3529
-----------------------------------   ---- 
End-of-path arrival time (ps)         6912
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout          LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                          LocalMux                       0              3383  15148  RISE       1
I__138/O                          LocalMux                     330              3713  15148  RISE       1
I__140/I                          InMux                          0              3713  15148  RISE       1
I__140/O                          InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1            LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout       LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout       LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
count_2_LC_30_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4360  15148  RISE       1
count_2_LC_30_12_2/carryout       LogicCell40_SEQ_MODE_1000    127              4486  15148  RISE       2
count_3_LC_30_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              4486  15148  RISE       1
count_3_LC_30_12_3/carryout       LogicCell40_SEQ_MODE_1000    127              4613  15148  RISE       2
count_4_LC_30_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              4613  15148  RISE       1
count_4_LC_30_12_4/carryout       LogicCell40_SEQ_MODE_1000    127              4740  15148  RISE       2
count_5_LC_30_12_5/carryin        LogicCell40_SEQ_MODE_1000      0              4740  15148  RISE       1
count_5_LC_30_12_5/carryout       LogicCell40_SEQ_MODE_1000    127              4866  15148  RISE       2
count_6_LC_30_12_6/carryin        LogicCell40_SEQ_MODE_1000      0              4866  15148  RISE       1
count_6_LC_30_12_6/carryout       LogicCell40_SEQ_MODE_1000    127              4993  15148  RISE       2
count_7_LC_30_12_7/carryin        LogicCell40_SEQ_MODE_1000      0              4993  15148  RISE       1
count_7_LC_30_12_7/carryout       LogicCell40_SEQ_MODE_1000    127              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitout  ICE_CARRY_IN_MUX             197              5316  15148  RISE       2
count_8_LC_30_13_0/carryin        LogicCell40_SEQ_MODE_1000      0              5316  15148  RISE       1
count_8_LC_30_13_0/carryout       LogicCell40_SEQ_MODE_1000    127              5443  15148  RISE       2
count_9_LC_30_13_1/carryin        LogicCell40_SEQ_MODE_1000      0              5443  15148  RISE       1
count_9_LC_30_13_1/carryout       LogicCell40_SEQ_MODE_1000    127              5569  15148  RISE       2
count_10_LC_30_13_2/carryin       LogicCell40_SEQ_MODE_1000      0              5569  15148  RISE       1
count_10_LC_30_13_2/carryout      LogicCell40_SEQ_MODE_1000    127              5696  15148  RISE       2
count_11_LC_30_13_3/carryin       LogicCell40_SEQ_MODE_1000      0              5696  15148  RISE       1
count_11_LC_30_13_3/carryout      LogicCell40_SEQ_MODE_1000    127              5822  15148  RISE       2
count_12_LC_30_13_4/carryin       LogicCell40_SEQ_MODE_1000      0              5822  15148  RISE       1
count_12_LC_30_13_4/carryout      LogicCell40_SEQ_MODE_1000    127              5949  15148  RISE       2
count_13_LC_30_13_5/carryin       LogicCell40_SEQ_MODE_1000      0              5949  15148  RISE       1
count_13_LC_30_13_5/carryout      LogicCell40_SEQ_MODE_1000    127              6076  15148  RISE       2
count_14_LC_30_13_6/carryin       LogicCell40_SEQ_MODE_1000      0              6076  15148  RISE       1
count_14_LC_30_13_6/carryout      LogicCell40_SEQ_MODE_1000    127              6202  15148  RISE       2
count_15_LC_30_13_7/carryin       LogicCell40_SEQ_MODE_1000      0              6202  15148  RISE       1
count_15_LC_30_13_7/carryout      LogicCell40_SEQ_MODE_1000    127              6329  15148  RISE       1
IN_MUX_bfv_30_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              6329  15148  RISE       1
IN_MUX_bfv_30_14_0_/carryinitout  ICE_CARRY_IN_MUX             197              6526  15148  RISE       2
count_16_LC_30_14_0/carryin       LogicCell40_SEQ_MODE_1000      0              6526  15148  RISE       1
count_16_LC_30_14_0/carryout      LogicCell40_SEQ_MODE_1000    127              6652  15148  RISE       2
I__95/I                           InMux                          0              6652  15655  RISE       1
I__95/O                           InMux                        260              6912  15655  RISE       1
count_17_LC_30_14_1/in3           LogicCell40_SEQ_MODE_1000      0              6912  15655  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_17_LC_30_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_16_LC_30_14_0/in3
Capture Clock    : count_16_LC_30_14_0/clk
Setup Constraint : 20000p
Path slack       : 15781p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     3403
-----------------------------------   ---- 
End-of-path arrival time (ps)         6786
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout          LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                          LocalMux                       0              3383  15148  RISE       1
I__138/O                          LocalMux                     330              3713  15148  RISE       1
I__140/I                          InMux                          0              3713  15148  RISE       1
I__140/O                          InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1            LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout       LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout       LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
count_2_LC_30_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4360  15148  RISE       1
count_2_LC_30_12_2/carryout       LogicCell40_SEQ_MODE_1000    127              4486  15148  RISE       2
count_3_LC_30_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              4486  15148  RISE       1
count_3_LC_30_12_3/carryout       LogicCell40_SEQ_MODE_1000    127              4613  15148  RISE       2
count_4_LC_30_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              4613  15148  RISE       1
count_4_LC_30_12_4/carryout       LogicCell40_SEQ_MODE_1000    127              4740  15148  RISE       2
count_5_LC_30_12_5/carryin        LogicCell40_SEQ_MODE_1000      0              4740  15148  RISE       1
count_5_LC_30_12_5/carryout       LogicCell40_SEQ_MODE_1000    127              4866  15148  RISE       2
count_6_LC_30_12_6/carryin        LogicCell40_SEQ_MODE_1000      0              4866  15148  RISE       1
count_6_LC_30_12_6/carryout       LogicCell40_SEQ_MODE_1000    127              4993  15148  RISE       2
count_7_LC_30_12_7/carryin        LogicCell40_SEQ_MODE_1000      0              4993  15148  RISE       1
count_7_LC_30_12_7/carryout       LogicCell40_SEQ_MODE_1000    127              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitout  ICE_CARRY_IN_MUX             197              5316  15148  RISE       2
count_8_LC_30_13_0/carryin        LogicCell40_SEQ_MODE_1000      0              5316  15148  RISE       1
count_8_LC_30_13_0/carryout       LogicCell40_SEQ_MODE_1000    127              5443  15148  RISE       2
count_9_LC_30_13_1/carryin        LogicCell40_SEQ_MODE_1000      0              5443  15148  RISE       1
count_9_LC_30_13_1/carryout       LogicCell40_SEQ_MODE_1000    127              5569  15148  RISE       2
count_10_LC_30_13_2/carryin       LogicCell40_SEQ_MODE_1000      0              5569  15148  RISE       1
count_10_LC_30_13_2/carryout      LogicCell40_SEQ_MODE_1000    127              5696  15148  RISE       2
count_11_LC_30_13_3/carryin       LogicCell40_SEQ_MODE_1000      0              5696  15148  RISE       1
count_11_LC_30_13_3/carryout      LogicCell40_SEQ_MODE_1000    127              5822  15148  RISE       2
count_12_LC_30_13_4/carryin       LogicCell40_SEQ_MODE_1000      0              5822  15148  RISE       1
count_12_LC_30_13_4/carryout      LogicCell40_SEQ_MODE_1000    127              5949  15148  RISE       2
count_13_LC_30_13_5/carryin       LogicCell40_SEQ_MODE_1000      0              5949  15148  RISE       1
count_13_LC_30_13_5/carryout      LogicCell40_SEQ_MODE_1000    127              6076  15148  RISE       2
count_14_LC_30_13_6/carryin       LogicCell40_SEQ_MODE_1000      0              6076  15148  RISE       1
count_14_LC_30_13_6/carryout      LogicCell40_SEQ_MODE_1000    127              6202  15148  RISE       2
count_15_LC_30_13_7/carryin       LogicCell40_SEQ_MODE_1000      0              6202  15148  RISE       1
count_15_LC_30_13_7/carryout      LogicCell40_SEQ_MODE_1000    127              6329  15148  RISE       1
IN_MUX_bfv_30_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              6329  15148  RISE       1
IN_MUX_bfv_30_14_0_/carryinitout  ICE_CARRY_IN_MUX             197              6526  15148  RISE       2
I__96/I                           InMux                          0              6526  15781  RISE       1
I__96/O                           InMux                        260              6786  15781  RISE       1
count_16_LC_30_14_0/in3           LogicCell40_SEQ_MODE_1000      0              6786  15781  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_16_LC_30_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_15_LC_30_13_7/in3
Capture Clock    : count_15_LC_30_13_7/clk
Setup Constraint : 20000p
Path slack       : 16105p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     3079
-----------------------------------   ---- 
End-of-path arrival time (ps)         6462
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout          LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                          LocalMux                       0              3383  15148  RISE       1
I__138/O                          LocalMux                     330              3713  15148  RISE       1
I__140/I                          InMux                          0              3713  15148  RISE       1
I__140/O                          InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1            LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout       LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout       LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
count_2_LC_30_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4360  15148  RISE       1
count_2_LC_30_12_2/carryout       LogicCell40_SEQ_MODE_1000    127              4486  15148  RISE       2
count_3_LC_30_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              4486  15148  RISE       1
count_3_LC_30_12_3/carryout       LogicCell40_SEQ_MODE_1000    127              4613  15148  RISE       2
count_4_LC_30_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              4613  15148  RISE       1
count_4_LC_30_12_4/carryout       LogicCell40_SEQ_MODE_1000    127              4740  15148  RISE       2
count_5_LC_30_12_5/carryin        LogicCell40_SEQ_MODE_1000      0              4740  15148  RISE       1
count_5_LC_30_12_5/carryout       LogicCell40_SEQ_MODE_1000    127              4866  15148  RISE       2
count_6_LC_30_12_6/carryin        LogicCell40_SEQ_MODE_1000      0              4866  15148  RISE       1
count_6_LC_30_12_6/carryout       LogicCell40_SEQ_MODE_1000    127              4993  15148  RISE       2
count_7_LC_30_12_7/carryin        LogicCell40_SEQ_MODE_1000      0              4993  15148  RISE       1
count_7_LC_30_12_7/carryout       LogicCell40_SEQ_MODE_1000    127              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitout  ICE_CARRY_IN_MUX             197              5316  15148  RISE       2
count_8_LC_30_13_0/carryin        LogicCell40_SEQ_MODE_1000      0              5316  15148  RISE       1
count_8_LC_30_13_0/carryout       LogicCell40_SEQ_MODE_1000    127              5443  15148  RISE       2
count_9_LC_30_13_1/carryin        LogicCell40_SEQ_MODE_1000      0              5443  15148  RISE       1
count_9_LC_30_13_1/carryout       LogicCell40_SEQ_MODE_1000    127              5569  15148  RISE       2
count_10_LC_30_13_2/carryin       LogicCell40_SEQ_MODE_1000      0              5569  15148  RISE       1
count_10_LC_30_13_2/carryout      LogicCell40_SEQ_MODE_1000    127              5696  15148  RISE       2
count_11_LC_30_13_3/carryin       LogicCell40_SEQ_MODE_1000      0              5696  15148  RISE       1
count_11_LC_30_13_3/carryout      LogicCell40_SEQ_MODE_1000    127              5822  15148  RISE       2
count_12_LC_30_13_4/carryin       LogicCell40_SEQ_MODE_1000      0              5822  15148  RISE       1
count_12_LC_30_13_4/carryout      LogicCell40_SEQ_MODE_1000    127              5949  15148  RISE       2
count_13_LC_30_13_5/carryin       LogicCell40_SEQ_MODE_1000      0              5949  15148  RISE       1
count_13_LC_30_13_5/carryout      LogicCell40_SEQ_MODE_1000    127              6076  15148  RISE       2
count_14_LC_30_13_6/carryin       LogicCell40_SEQ_MODE_1000      0              6076  15148  RISE       1
count_14_LC_30_13_6/carryout      LogicCell40_SEQ_MODE_1000    127              6202  15148  RISE       2
I__97/I                           InMux                          0              6202  16105  RISE       1
I__97/O                           InMux                        260              6462  16105  RISE       1
count_15_LC_30_13_7/in3           LogicCell40_SEQ_MODE_1000      0              6462  16105  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_15_LC_30_13_7/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_14_LC_30_13_6/in3
Capture Clock    : count_14_LC_30_13_6/clk
Setup Constraint : 20000p
Path slack       : 16231p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     2953
-----------------------------------   ---- 
End-of-path arrival time (ps)         6336
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout          LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                          LocalMux                       0              3383  15148  RISE       1
I__138/O                          LocalMux                     330              3713  15148  RISE       1
I__140/I                          InMux                          0              3713  15148  RISE       1
I__140/O                          InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1            LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout       LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout       LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
count_2_LC_30_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4360  15148  RISE       1
count_2_LC_30_12_2/carryout       LogicCell40_SEQ_MODE_1000    127              4486  15148  RISE       2
count_3_LC_30_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              4486  15148  RISE       1
count_3_LC_30_12_3/carryout       LogicCell40_SEQ_MODE_1000    127              4613  15148  RISE       2
count_4_LC_30_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              4613  15148  RISE       1
count_4_LC_30_12_4/carryout       LogicCell40_SEQ_MODE_1000    127              4740  15148  RISE       2
count_5_LC_30_12_5/carryin        LogicCell40_SEQ_MODE_1000      0              4740  15148  RISE       1
count_5_LC_30_12_5/carryout       LogicCell40_SEQ_MODE_1000    127              4866  15148  RISE       2
count_6_LC_30_12_6/carryin        LogicCell40_SEQ_MODE_1000      0              4866  15148  RISE       1
count_6_LC_30_12_6/carryout       LogicCell40_SEQ_MODE_1000    127              4993  15148  RISE       2
count_7_LC_30_12_7/carryin        LogicCell40_SEQ_MODE_1000      0              4993  15148  RISE       1
count_7_LC_30_12_7/carryout       LogicCell40_SEQ_MODE_1000    127              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitout  ICE_CARRY_IN_MUX             197              5316  15148  RISE       2
count_8_LC_30_13_0/carryin        LogicCell40_SEQ_MODE_1000      0              5316  15148  RISE       1
count_8_LC_30_13_0/carryout       LogicCell40_SEQ_MODE_1000    127              5443  15148  RISE       2
count_9_LC_30_13_1/carryin        LogicCell40_SEQ_MODE_1000      0              5443  15148  RISE       1
count_9_LC_30_13_1/carryout       LogicCell40_SEQ_MODE_1000    127              5569  15148  RISE       2
count_10_LC_30_13_2/carryin       LogicCell40_SEQ_MODE_1000      0              5569  15148  RISE       1
count_10_LC_30_13_2/carryout      LogicCell40_SEQ_MODE_1000    127              5696  15148  RISE       2
count_11_LC_30_13_3/carryin       LogicCell40_SEQ_MODE_1000      0              5696  15148  RISE       1
count_11_LC_30_13_3/carryout      LogicCell40_SEQ_MODE_1000    127              5822  15148  RISE       2
count_12_LC_30_13_4/carryin       LogicCell40_SEQ_MODE_1000      0              5822  15148  RISE       1
count_12_LC_30_13_4/carryout      LogicCell40_SEQ_MODE_1000    127              5949  15148  RISE       2
count_13_LC_30_13_5/carryin       LogicCell40_SEQ_MODE_1000      0              5949  15148  RISE       1
count_13_LC_30_13_5/carryout      LogicCell40_SEQ_MODE_1000    127              6076  15148  RISE       2
I__51/I                           InMux                          0              6076  16231  RISE       1
I__51/O                           InMux                        260              6336  16231  RISE       1
count_14_LC_30_13_6/in3           LogicCell40_SEQ_MODE_1000      0              6336  16231  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_14_LC_30_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_13_LC_30_13_5/in3
Capture Clock    : count_13_LC_30_13_5/clk
Setup Constraint : 20000p
Path slack       : 16358p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     2826
-----------------------------------   ---- 
End-of-path arrival time (ps)         6209
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout          LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                          LocalMux                       0              3383  15148  RISE       1
I__138/O                          LocalMux                     330              3713  15148  RISE       1
I__140/I                          InMux                          0              3713  15148  RISE       1
I__140/O                          InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1            LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout       LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout       LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
count_2_LC_30_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4360  15148  RISE       1
count_2_LC_30_12_2/carryout       LogicCell40_SEQ_MODE_1000    127              4486  15148  RISE       2
count_3_LC_30_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              4486  15148  RISE       1
count_3_LC_30_12_3/carryout       LogicCell40_SEQ_MODE_1000    127              4613  15148  RISE       2
count_4_LC_30_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              4613  15148  RISE       1
count_4_LC_30_12_4/carryout       LogicCell40_SEQ_MODE_1000    127              4740  15148  RISE       2
count_5_LC_30_12_5/carryin        LogicCell40_SEQ_MODE_1000      0              4740  15148  RISE       1
count_5_LC_30_12_5/carryout       LogicCell40_SEQ_MODE_1000    127              4866  15148  RISE       2
count_6_LC_30_12_6/carryin        LogicCell40_SEQ_MODE_1000      0              4866  15148  RISE       1
count_6_LC_30_12_6/carryout       LogicCell40_SEQ_MODE_1000    127              4993  15148  RISE       2
count_7_LC_30_12_7/carryin        LogicCell40_SEQ_MODE_1000      0              4993  15148  RISE       1
count_7_LC_30_12_7/carryout       LogicCell40_SEQ_MODE_1000    127              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitout  ICE_CARRY_IN_MUX             197              5316  15148  RISE       2
count_8_LC_30_13_0/carryin        LogicCell40_SEQ_MODE_1000      0              5316  15148  RISE       1
count_8_LC_30_13_0/carryout       LogicCell40_SEQ_MODE_1000    127              5443  15148  RISE       2
count_9_LC_30_13_1/carryin        LogicCell40_SEQ_MODE_1000      0              5443  15148  RISE       1
count_9_LC_30_13_1/carryout       LogicCell40_SEQ_MODE_1000    127              5569  15148  RISE       2
count_10_LC_30_13_2/carryin       LogicCell40_SEQ_MODE_1000      0              5569  15148  RISE       1
count_10_LC_30_13_2/carryout      LogicCell40_SEQ_MODE_1000    127              5696  15148  RISE       2
count_11_LC_30_13_3/carryin       LogicCell40_SEQ_MODE_1000      0              5696  15148  RISE       1
count_11_LC_30_13_3/carryout      LogicCell40_SEQ_MODE_1000    127              5822  15148  RISE       2
count_12_LC_30_13_4/carryin       LogicCell40_SEQ_MODE_1000      0              5822  15148  RISE       1
count_12_LC_30_13_4/carryout      LogicCell40_SEQ_MODE_1000    127              5949  15148  RISE       2
I__52/I                           InMux                          0              5949  16358  RISE       1
I__52/O                           InMux                        260              6209  16358  RISE       1
count_13_LC_30_13_5/in3           LogicCell40_SEQ_MODE_1000      0              6209  16358  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_13_LC_30_13_5/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_12_LC_30_13_4/in3
Capture Clock    : count_12_LC_30_13_4/clk
Setup Constraint : 20000p
Path slack       : 16484p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     2700
-----------------------------------   ---- 
End-of-path arrival time (ps)         6083
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout          LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                          LocalMux                       0              3383  15148  RISE       1
I__138/O                          LocalMux                     330              3713  15148  RISE       1
I__140/I                          InMux                          0              3713  15148  RISE       1
I__140/O                          InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1            LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout       LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout       LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
count_2_LC_30_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4360  15148  RISE       1
count_2_LC_30_12_2/carryout       LogicCell40_SEQ_MODE_1000    127              4486  15148  RISE       2
count_3_LC_30_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              4486  15148  RISE       1
count_3_LC_30_12_3/carryout       LogicCell40_SEQ_MODE_1000    127              4613  15148  RISE       2
count_4_LC_30_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              4613  15148  RISE       1
count_4_LC_30_12_4/carryout       LogicCell40_SEQ_MODE_1000    127              4740  15148  RISE       2
count_5_LC_30_12_5/carryin        LogicCell40_SEQ_MODE_1000      0              4740  15148  RISE       1
count_5_LC_30_12_5/carryout       LogicCell40_SEQ_MODE_1000    127              4866  15148  RISE       2
count_6_LC_30_12_6/carryin        LogicCell40_SEQ_MODE_1000      0              4866  15148  RISE       1
count_6_LC_30_12_6/carryout       LogicCell40_SEQ_MODE_1000    127              4993  15148  RISE       2
count_7_LC_30_12_7/carryin        LogicCell40_SEQ_MODE_1000      0              4993  15148  RISE       1
count_7_LC_30_12_7/carryout       LogicCell40_SEQ_MODE_1000    127              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitout  ICE_CARRY_IN_MUX             197              5316  15148  RISE       2
count_8_LC_30_13_0/carryin        LogicCell40_SEQ_MODE_1000      0              5316  15148  RISE       1
count_8_LC_30_13_0/carryout       LogicCell40_SEQ_MODE_1000    127              5443  15148  RISE       2
count_9_LC_30_13_1/carryin        LogicCell40_SEQ_MODE_1000      0              5443  15148  RISE       1
count_9_LC_30_13_1/carryout       LogicCell40_SEQ_MODE_1000    127              5569  15148  RISE       2
count_10_LC_30_13_2/carryin       LogicCell40_SEQ_MODE_1000      0              5569  15148  RISE       1
count_10_LC_30_13_2/carryout      LogicCell40_SEQ_MODE_1000    127              5696  15148  RISE       2
count_11_LC_30_13_3/carryin       LogicCell40_SEQ_MODE_1000      0              5696  15148  RISE       1
count_11_LC_30_13_3/carryout      LogicCell40_SEQ_MODE_1000    127              5822  15148  RISE       2
I__53/I                           InMux                          0              5822  16484  RISE       1
I__53/O                           InMux                        260              6083  16484  RISE       1
count_12_LC_30_13_4/in3           LogicCell40_SEQ_MODE_1000      0              6083  16484  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_12_LC_30_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_11_LC_30_13_3/in3
Capture Clock    : count_11_LC_30_13_3/clk
Setup Constraint : 20000p
Path slack       : 16611p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     2573
-----------------------------------   ---- 
End-of-path arrival time (ps)         5956
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout          LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                          LocalMux                       0              3383  15148  RISE       1
I__138/O                          LocalMux                     330              3713  15148  RISE       1
I__140/I                          InMux                          0              3713  15148  RISE       1
I__140/O                          InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1            LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout       LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout       LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
count_2_LC_30_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4360  15148  RISE       1
count_2_LC_30_12_2/carryout       LogicCell40_SEQ_MODE_1000    127              4486  15148  RISE       2
count_3_LC_30_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              4486  15148  RISE       1
count_3_LC_30_12_3/carryout       LogicCell40_SEQ_MODE_1000    127              4613  15148  RISE       2
count_4_LC_30_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              4613  15148  RISE       1
count_4_LC_30_12_4/carryout       LogicCell40_SEQ_MODE_1000    127              4740  15148  RISE       2
count_5_LC_30_12_5/carryin        LogicCell40_SEQ_MODE_1000      0              4740  15148  RISE       1
count_5_LC_30_12_5/carryout       LogicCell40_SEQ_MODE_1000    127              4866  15148  RISE       2
count_6_LC_30_12_6/carryin        LogicCell40_SEQ_MODE_1000      0              4866  15148  RISE       1
count_6_LC_30_12_6/carryout       LogicCell40_SEQ_MODE_1000    127              4993  15148  RISE       2
count_7_LC_30_12_7/carryin        LogicCell40_SEQ_MODE_1000      0              4993  15148  RISE       1
count_7_LC_30_12_7/carryout       LogicCell40_SEQ_MODE_1000    127              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitout  ICE_CARRY_IN_MUX             197              5316  15148  RISE       2
count_8_LC_30_13_0/carryin        LogicCell40_SEQ_MODE_1000      0              5316  15148  RISE       1
count_8_LC_30_13_0/carryout       LogicCell40_SEQ_MODE_1000    127              5443  15148  RISE       2
count_9_LC_30_13_1/carryin        LogicCell40_SEQ_MODE_1000      0              5443  15148  RISE       1
count_9_LC_30_13_1/carryout       LogicCell40_SEQ_MODE_1000    127              5569  15148  RISE       2
count_10_LC_30_13_2/carryin       LogicCell40_SEQ_MODE_1000      0              5569  15148  RISE       1
count_10_LC_30_13_2/carryout      LogicCell40_SEQ_MODE_1000    127              5696  15148  RISE       2
I__54/I                           InMux                          0              5696  16611  RISE       1
I__54/O                           InMux                        260              5956  16611  RISE       1
count_11_LC_30_13_3/in3           LogicCell40_SEQ_MODE_1000      0              5956  16611  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_11_LC_30_13_3/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_30_12_1/lcout
Path End         : toggle_LC_31_13_3/in3
Capture Clock    : toggle_LC_31_13_3/clk
Setup Constraint : 20000p
Path slack       : 16646p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     2538
-----------------------------------   ---- 
End-of-path arrival time (ps)         5921
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_1_LC_30_12_1/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_30_12_1/lcout       LogicCell40_SEQ_MODE_1000    541              3383  15275  RISE       2
I__143/I                       LocalMux                       0              3383  16646  RISE       1
I__143/O                       LocalMux                     330              3713  16646  RISE       1
I__145/I                       InMux                          0              3713  16646  RISE       1
I__145/O                       InMux                        260              3973  16646  RISE       1
toggle_RNO_6_LC_31_13_5/in0    LogicCell40_SEQ_MODE_0000      0              3973  16646  RISE       1
toggle_RNO_6_LC_31_13_5/lcout  LogicCell40_SEQ_MODE_0000    450              4423  16646  RISE       1
I__100/I                       LocalMux                       0              4423  16646  RISE       1
I__100/O                       LocalMux                     330              4754  16646  RISE       1
I__101/I                       InMux                          0              4754  16646  RISE       1
I__101/O                       InMux                        260              5014  16646  RISE       1
toggle_RNO_2_LC_31_13_7/in3    LogicCell40_SEQ_MODE_0000      0              5014  16646  RISE       1
toggle_RNO_2_LC_31_13_7/lcout  LogicCell40_SEQ_MODE_0000    316              5330  16646  RISE       1
I__98/I                        LocalMux                       0              5330  16646  RISE       1
I__98/O                        LocalMux                     330              5661  16646  RISE       1
I__99/I                        InMux                          0              5661  16646  RISE       1
I__99/O                        InMux                        260              5921  16646  RISE       1
toggle_LC_31_13_3/in3          LogicCell40_SEQ_MODE_1000      0              5921  16646  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_10_LC_30_13_2/in3
Capture Clock    : count_10_LC_30_13_2/clk
Setup Constraint : 20000p
Path slack       : 16738p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     2446
-----------------------------------   ---- 
End-of-path arrival time (ps)         5829
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout          LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                          LocalMux                       0              3383  15148  RISE       1
I__138/O                          LocalMux                     330              3713  15148  RISE       1
I__140/I                          InMux                          0              3713  15148  RISE       1
I__140/O                          InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1            LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout       LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout       LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
count_2_LC_30_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4360  15148  RISE       1
count_2_LC_30_12_2/carryout       LogicCell40_SEQ_MODE_1000    127              4486  15148  RISE       2
count_3_LC_30_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              4486  15148  RISE       1
count_3_LC_30_12_3/carryout       LogicCell40_SEQ_MODE_1000    127              4613  15148  RISE       2
count_4_LC_30_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              4613  15148  RISE       1
count_4_LC_30_12_4/carryout       LogicCell40_SEQ_MODE_1000    127              4740  15148  RISE       2
count_5_LC_30_12_5/carryin        LogicCell40_SEQ_MODE_1000      0              4740  15148  RISE       1
count_5_LC_30_12_5/carryout       LogicCell40_SEQ_MODE_1000    127              4866  15148  RISE       2
count_6_LC_30_12_6/carryin        LogicCell40_SEQ_MODE_1000      0              4866  15148  RISE       1
count_6_LC_30_12_6/carryout       LogicCell40_SEQ_MODE_1000    127              4993  15148  RISE       2
count_7_LC_30_12_7/carryin        LogicCell40_SEQ_MODE_1000      0              4993  15148  RISE       1
count_7_LC_30_12_7/carryout       LogicCell40_SEQ_MODE_1000    127              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitout  ICE_CARRY_IN_MUX             197              5316  15148  RISE       2
count_8_LC_30_13_0/carryin        LogicCell40_SEQ_MODE_1000      0              5316  15148  RISE       1
count_8_LC_30_13_0/carryout       LogicCell40_SEQ_MODE_1000    127              5443  15148  RISE       2
count_9_LC_30_13_1/carryin        LogicCell40_SEQ_MODE_1000      0              5443  15148  RISE       1
count_9_LC_30_13_1/carryout       LogicCell40_SEQ_MODE_1000    127              5569  15148  RISE       2
I__55/I                           InMux                          0              5569  16737  RISE       1
I__55/O                           InMux                        260              5829  16737  RISE       1
count_10_LC_30_13_2/in3           LogicCell40_SEQ_MODE_1000      0              5829  16737  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_10_LC_30_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_9_LC_30_13_1/in3
Capture Clock    : count_9_LC_30_13_1/clk
Setup Constraint : 20000p
Path slack       : 16864p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     2320
-----------------------------------   ---- 
End-of-path arrival time (ps)         5703
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout          LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                          LocalMux                       0              3383  15148  RISE       1
I__138/O                          LocalMux                     330              3713  15148  RISE       1
I__140/I                          InMux                          0              3713  15148  RISE       1
I__140/O                          InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1            LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout       LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout       LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
count_2_LC_30_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4360  15148  RISE       1
count_2_LC_30_12_2/carryout       LogicCell40_SEQ_MODE_1000    127              4486  15148  RISE       2
count_3_LC_30_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              4486  15148  RISE       1
count_3_LC_30_12_3/carryout       LogicCell40_SEQ_MODE_1000    127              4613  15148  RISE       2
count_4_LC_30_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              4613  15148  RISE       1
count_4_LC_30_12_4/carryout       LogicCell40_SEQ_MODE_1000    127              4740  15148  RISE       2
count_5_LC_30_12_5/carryin        LogicCell40_SEQ_MODE_1000      0              4740  15148  RISE       1
count_5_LC_30_12_5/carryout       LogicCell40_SEQ_MODE_1000    127              4866  15148  RISE       2
count_6_LC_30_12_6/carryin        LogicCell40_SEQ_MODE_1000      0              4866  15148  RISE       1
count_6_LC_30_12_6/carryout       LogicCell40_SEQ_MODE_1000    127              4993  15148  RISE       2
count_7_LC_30_12_7/carryin        LogicCell40_SEQ_MODE_1000      0              4993  15148  RISE       1
count_7_LC_30_12_7/carryout       LogicCell40_SEQ_MODE_1000    127              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitout  ICE_CARRY_IN_MUX             197              5316  15148  RISE       2
count_8_LC_30_13_0/carryin        LogicCell40_SEQ_MODE_1000      0              5316  15148  RISE       1
count_8_LC_30_13_0/carryout       LogicCell40_SEQ_MODE_1000    127              5443  15148  RISE       2
I__56/I                           InMux                          0              5443  16864  RISE       1
I__56/O                           InMux                        260              5703  16864  RISE       1
count_9_LC_30_13_1/in3            LogicCell40_SEQ_MODE_1000      0              5703  16864  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_9_LC_30_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_8_LC_30_13_0/in3
Capture Clock    : count_8_LC_30_13_0/clk
Setup Constraint : 20000p
Path slack       : 16991p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     2193
-----------------------------------   ---- 
End-of-path arrival time (ps)         5576
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout          LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                          LocalMux                       0              3383  15148  RISE       1
I__138/O                          LocalMux                     330              3713  15148  RISE       1
I__140/I                          InMux                          0              3713  15148  RISE       1
I__140/O                          InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1            LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout       LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout       LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
count_2_LC_30_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4360  15148  RISE       1
count_2_LC_30_12_2/carryout       LogicCell40_SEQ_MODE_1000    127              4486  15148  RISE       2
count_3_LC_30_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              4486  15148  RISE       1
count_3_LC_30_12_3/carryout       LogicCell40_SEQ_MODE_1000    127              4613  15148  RISE       2
count_4_LC_30_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              4613  15148  RISE       1
count_4_LC_30_12_4/carryout       LogicCell40_SEQ_MODE_1000    127              4740  15148  RISE       2
count_5_LC_30_12_5/carryin        LogicCell40_SEQ_MODE_1000      0              4740  15148  RISE       1
count_5_LC_30_12_5/carryout       LogicCell40_SEQ_MODE_1000    127              4866  15148  RISE       2
count_6_LC_30_12_6/carryin        LogicCell40_SEQ_MODE_1000      0              4866  15148  RISE       1
count_6_LC_30_12_6/carryout       LogicCell40_SEQ_MODE_1000    127              4993  15148  RISE       2
count_7_LC_30_12_7/carryin        LogicCell40_SEQ_MODE_1000      0              4993  15148  RISE       1
count_7_LC_30_12_7/carryout       LogicCell40_SEQ_MODE_1000    127              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              5119  15148  RISE       1
IN_MUX_bfv_30_13_0_/carryinitout  ICE_CARRY_IN_MUX             197              5316  15148  RISE       2
I__57/I                           InMux                          0              5316  16991  RISE       1
I__57/O                           InMux                        260              5576  16991  RISE       1
count_8_LC_30_13_0/in3            LogicCell40_SEQ_MODE_1000      0              5576  16991  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_8_LC_30_13_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_30_12_3/lcout
Path End         : toggle_LC_31_13_3/in2
Capture Clock    : toggle_LC_31_13_3/clk
Setup Constraint : 20000p
Path slack       : 17187p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -373
------------------------------------   ----- 
End-of-path required time (ps)         22468

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     1898
-----------------------------------   ---- 
End-of-path arrival time (ps)         5281
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_3_LC_30_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_30_12_3/lcout       LogicCell40_SEQ_MODE_1000    541              3383  15528  RISE       2
I__74/I                        LocalMux                       0              3383  17187  RISE       1
I__74/O                        LocalMux                     330              3713  17187  RISE       1
I__76/I                        InMux                          0              3713  17187  RISE       1
I__76/O                        InMux                        260              3973  17187  RISE       1
toggle_RNO_3_LC_31_12_3/in0    LogicCell40_SEQ_MODE_0000      0              3973  17187  RISE       1
toggle_RNO_3_LC_31_12_3/lcout  LogicCell40_SEQ_MODE_0000    450              4423  17187  RISE       1
I__179/I                       LocalMux                       0              4423  17187  RISE       1
I__179/O                       LocalMux                     330              4754  17187  RISE       1
I__180/I                       InMux                          0              4754  17187  RISE       1
I__180/O                       InMux                        260              5014  17187  RISE       1
toggle_RNO_1_LC_31_13_2/in3    LogicCell40_SEQ_MODE_0000      0              5014  17187  RISE       1
toggle_RNO_1_LC_31_13_2/ltout  LogicCell40_SEQ_MODE_0000    267              5281  17187  RISE       1
I__176/I                       CascadeMux                     0              5281  17187  RISE       1
I__176/O                       CascadeMux                     0              5281  17187  RISE       1
toggle_LC_31_13_3/in2          LogicCell40_SEQ_MODE_1000      0              5281  17187  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_7_LC_30_12_7/in3
Capture Clock    : count_7_LC_30_12_7/clk
Setup Constraint : 20000p
Path slack       : 17314p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     1870
-----------------------------------   ---- 
End-of-path arrival time (ps)         5253
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout     LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                     LocalMux                       0              3383  15148  RISE       1
I__138/O                     LocalMux                     330              3713  15148  RISE       1
I__140/I                     InMux                          0              3713  15148  RISE       1
I__140/O                     InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1       LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout  LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin   LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout  LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
count_2_LC_30_12_2/carryin   LogicCell40_SEQ_MODE_1000      0              4360  15148  RISE       1
count_2_LC_30_12_2/carryout  LogicCell40_SEQ_MODE_1000    127              4486  15148  RISE       2
count_3_LC_30_12_3/carryin   LogicCell40_SEQ_MODE_1000      0              4486  15148  RISE       1
count_3_LC_30_12_3/carryout  LogicCell40_SEQ_MODE_1000    127              4613  15148  RISE       2
count_4_LC_30_12_4/carryin   LogicCell40_SEQ_MODE_1000      0              4613  15148  RISE       1
count_4_LC_30_12_4/carryout  LogicCell40_SEQ_MODE_1000    127              4740  15148  RISE       2
count_5_LC_30_12_5/carryin   LogicCell40_SEQ_MODE_1000      0              4740  15148  RISE       1
count_5_LC_30_12_5/carryout  LogicCell40_SEQ_MODE_1000    127              4866  15148  RISE       2
count_6_LC_30_12_6/carryin   LogicCell40_SEQ_MODE_1000      0              4866  15148  RISE       1
count_6_LC_30_12_6/carryout  LogicCell40_SEQ_MODE_1000    127              4993  15148  RISE       2
I__58/I                      InMux                          0              4993  17314  RISE       1
I__58/O                      InMux                        260              5253  17314  RISE       1
count_7_LC_30_12_7/in3       LogicCell40_SEQ_MODE_1000      0              5253  17314  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_7_LC_30_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_30_14_0/lcout
Path End         : toggle_LC_31_13_3/in0
Capture Clock    : toggle_LC_31_13_3/clk
Setup Constraint : 20000p
Path slack       : 17356p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -471
------------------------------------   ----- 
End-of-path required time (ps)         22370

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     1631
-----------------------------------   ---- 
End-of-path arrival time (ps)         5014
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_16_LC_30_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_30_14_0/lcout      LogicCell40_SEQ_MODE_1000    541              3383  17356  RISE       2
I__88/I                        LocalMux                       0              3383  17356  RISE       1
I__88/O                        LocalMux                     330              3713  17356  RISE       1
I__90/I                        InMux                          0              3713  17356  RISE       1
I__90/O                        InMux                        260              3973  17356  RISE       1
toggle_RNO_0_LC_30_14_7/in0    LogicCell40_SEQ_MODE_0000      0              3973  17356  RISE       1
toggle_RNO_0_LC_30_14_7/lcout  LogicCell40_SEQ_MODE_0000    450              4423  17356  RISE       1
I__177/I                       LocalMux                       0              4423  17356  RISE       1
I__177/O                       LocalMux                     330              4754  17356  RISE       1
I__178/I                       InMux                          0              4754  17356  RISE       1
I__178/O                       InMux                        260              5014  17356  RISE       1
toggle_LC_31_13_3/in0          LogicCell40_SEQ_MODE_1000      0              5014  17356  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_6_LC_30_12_6/in3
Capture Clock    : count_6_LC_30_12_6/clk
Setup Constraint : 20000p
Path slack       : 17441p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     1743
-----------------------------------   ---- 
End-of-path arrival time (ps)         5126
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout     LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                     LocalMux                       0              3383  15148  RISE       1
I__138/O                     LocalMux                     330              3713  15148  RISE       1
I__140/I                     InMux                          0              3713  15148  RISE       1
I__140/O                     InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1       LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout  LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin   LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout  LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
count_2_LC_30_12_2/carryin   LogicCell40_SEQ_MODE_1000      0              4360  15148  RISE       1
count_2_LC_30_12_2/carryout  LogicCell40_SEQ_MODE_1000    127              4486  15148  RISE       2
count_3_LC_30_12_3/carryin   LogicCell40_SEQ_MODE_1000      0              4486  15148  RISE       1
count_3_LC_30_12_3/carryout  LogicCell40_SEQ_MODE_1000    127              4613  15148  RISE       2
count_4_LC_30_12_4/carryin   LogicCell40_SEQ_MODE_1000      0              4613  15148  RISE       1
count_4_LC_30_12_4/carryout  LogicCell40_SEQ_MODE_1000    127              4740  15148  RISE       2
count_5_LC_30_12_5/carryin   LogicCell40_SEQ_MODE_1000      0              4740  15148  RISE       1
count_5_LC_30_12_5/carryout  LogicCell40_SEQ_MODE_1000    127              4866  15148  RISE       2
I__59/I                      InMux                          0              4866  17441  RISE       1
I__59/O                      InMux                        260              5126  17441  RISE       1
count_6_LC_30_12_6/in3       LogicCell40_SEQ_MODE_1000      0              5126  17441  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_6_LC_30_12_6/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_5_LC_30_12_5/in3
Capture Clock    : count_5_LC_30_12_5/clk
Setup Constraint : 20000p
Path slack       : 17567p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     1617
-----------------------------------   ---- 
End-of-path arrival time (ps)         5000
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout     LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                     LocalMux                       0              3383  15148  RISE       1
I__138/O                     LocalMux                     330              3713  15148  RISE       1
I__140/I                     InMux                          0              3713  15148  RISE       1
I__140/O                     InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1       LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout  LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin   LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout  LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
count_2_LC_30_12_2/carryin   LogicCell40_SEQ_MODE_1000      0              4360  15148  RISE       1
count_2_LC_30_12_2/carryout  LogicCell40_SEQ_MODE_1000    127              4486  15148  RISE       2
count_3_LC_30_12_3/carryin   LogicCell40_SEQ_MODE_1000      0              4486  15148  RISE       1
count_3_LC_30_12_3/carryout  LogicCell40_SEQ_MODE_1000    127              4613  15148  RISE       2
count_4_LC_30_12_4/carryin   LogicCell40_SEQ_MODE_1000      0              4613  15148  RISE       1
count_4_LC_30_12_4/carryout  LogicCell40_SEQ_MODE_1000    127              4740  15148  RISE       2
I__45/I                      InMux                          0              4740  17567  RISE       1
I__45/O                      InMux                        260              5000  17567  RISE       1
count_5_LC_30_12_5/in3       LogicCell40_SEQ_MODE_1000      0              5000  17567  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_5_LC_30_12_5/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_4_LC_30_12_4/in3
Capture Clock    : count_4_LC_30_12_4/clk
Setup Constraint : 20000p
Path slack       : 17694p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     1490
-----------------------------------   ---- 
End-of-path arrival time (ps)         4873
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout     LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                     LocalMux                       0              3383  15148  RISE       1
I__138/O                     LocalMux                     330              3713  15148  RISE       1
I__140/I                     InMux                          0              3713  15148  RISE       1
I__140/O                     InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1       LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout  LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin   LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout  LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
count_2_LC_30_12_2/carryin   LogicCell40_SEQ_MODE_1000      0              4360  15148  RISE       1
count_2_LC_30_12_2/carryout  LogicCell40_SEQ_MODE_1000    127              4486  15148  RISE       2
count_3_LC_30_12_3/carryin   LogicCell40_SEQ_MODE_1000      0              4486  15148  RISE       1
count_3_LC_30_12_3/carryout  LogicCell40_SEQ_MODE_1000    127              4613  15148  RISE       2
I__46/I                      InMux                          0              4613  17694  RISE       1
I__46/O                      InMux                        260              4873  17694  RISE       1
count_4_LC_30_12_4/in3       LogicCell40_SEQ_MODE_1000      0              4873  17694  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_4_LC_30_12_4/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_3_LC_30_12_3/in3
Capture Clock    : count_3_LC_30_12_3/clk
Setup Constraint : 20000p
Path slack       : 17820p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     1364
-----------------------------------   ---- 
End-of-path arrival time (ps)         4747
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout     LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                     LocalMux                       0              3383  15148  RISE       1
I__138/O                     LocalMux                     330              3713  15148  RISE       1
I__140/I                     InMux                          0              3713  15148  RISE       1
I__140/O                     InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1       LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout  LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin   LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout  LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
count_2_LC_30_12_2/carryin   LogicCell40_SEQ_MODE_1000      0              4360  15148  RISE       1
count_2_LC_30_12_2/carryout  LogicCell40_SEQ_MODE_1000    127              4486  15148  RISE       2
I__47/I                      InMux                          0              4486  17820  RISE       1
I__47/O                      InMux                        260              4747  17820  RISE       1
count_3_LC_30_12_3/in3       LogicCell40_SEQ_MODE_1000      0              4747  17820  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_3_LC_30_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_2_LC_30_12_2/in3
Capture Clock    : count_2_LC_30_12_2/clk
Setup Constraint : 20000p
Path slack       : 17947p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     1237
-----------------------------------   ---- 
End-of-path arrival time (ps)         4620
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout     LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                     LocalMux                       0              3383  15148  RISE       1
I__138/O                     LocalMux                     330              3713  15148  RISE       1
I__140/I                     InMux                          0              3713  15148  RISE       1
I__140/O                     InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1       LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout  LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
count_1_LC_30_12_1/carryin   LogicCell40_SEQ_MODE_1000      0              4233  15148  RISE       1
count_1_LC_30_12_1/carryout  LogicCell40_SEQ_MODE_1000    127              4360  15148  RISE       2
I__48/I                      InMux                          0              4360  17947  RISE       1
I__48/O                      InMux                        260              4620  17947  RISE       1
count_2_LC_30_12_2/in3       LogicCell40_SEQ_MODE_1000      0              4620  17947  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_2_LC_30_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_1_LC_30_12_1/in3
Capture Clock    : count_1_LC_30_12_1/clk
Setup Constraint : 20000p
Path slack       : 18074p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -274
------------------------------------   ----- 
End-of-path required time (ps)         22567

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     1110
-----------------------------------   ---- 
End-of-path arrival time (ps)         4493
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout     LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                     LocalMux                       0              3383  15148  RISE       1
I__138/O                     LocalMux                     330              3713  15148  RISE       1
I__140/I                     InMux                          0              3713  15148  RISE       1
I__140/O                     InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1       LogicCell40_SEQ_MODE_1000      0              3973  15148  RISE       1
count_0_LC_30_12_0/carryout  LogicCell40_SEQ_MODE_1000    260              4233  15148  RISE       2
I__49/I                      InMux                          0              4233  18073  RISE       1
I__49/O                      InMux                        260              4493  18073  RISE       1
count_1_LC_30_12_1/in3       LogicCell40_SEQ_MODE_1000      0              4493  18073  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_1_LC_30_12_1/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_30_14_5/lcout
Path End         : count_21_LC_30_14_5/in0
Capture Clock    : count_21_LC_30_14_5/clk
Setup Constraint : 20000p
Path slack       : 18397p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -471
------------------------------------   ----- 
End-of-path required time (ps)         22370

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_21_LC_30_14_5/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_21_LC_30_14_5/lcout  LogicCell40_SEQ_MODE_1000    541              3383  17427  RISE       2
I__80/I                    LocalMux                       0              3383  17427  RISE       1
I__80/O                    LocalMux                     330              3713  17427  RISE       1
I__82/I                    InMux                          0              3713  18397  RISE       1
I__82/O                    InMux                        260              3973  18397  RISE       1
count_21_LC_30_14_5/in0    LogicCell40_SEQ_MODE_1000      0              3973  18397  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_21_LC_30_14_5/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : toggle_LC_31_13_3/lcout
Path End         : toggle_LC_31_13_3/in1
Capture Clock    : toggle_LC_31_13_3/clk
Setup Constraint : 20000p
Path slack       : 18467p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -401
------------------------------------   ----- 
End-of-path required time (ps)         22440

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
toggle_LC_31_13_3/lcout  LogicCell40_SEQ_MODE_1000    541              3383  18467  RISE       9
I__152/I                 LocalMux                       0              3383  18467  RISE       1
I__152/O                 LocalMux                     330              3713  18467  RISE       1
I__154/I                 InMux                          0              3713  18467  RISE       1
I__154/O                 InMux                        260              3973  18467  RISE       1
toggle_LC_31_13_3/in1    LogicCell40_SEQ_MODE_1000      0              3973  18467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_30_14_3/lcout
Path End         : count_19_LC_30_14_3/in1
Capture Clock    : count_19_LC_30_14_3/clk
Setup Constraint : 20000p
Path slack       : 18467p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -401
------------------------------------   ----- 
End-of-path required time (ps)         22440

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_19_LC_30_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_30_14_3/lcout  LogicCell40_SEQ_MODE_1000    541              3383  16716  RISE       2
I__134/I                   LocalMux                       0              3383  17947  RISE       1
I__134/O                   LocalMux                     330              3713  17947  RISE       1
I__136/I                   InMux                          0              3713  17947  RISE       1
I__136/O                   InMux                        260              3973  17947  RISE       1
count_19_LC_30_14_3/in1    LogicCell40_SEQ_MODE_1000      0              3973  18467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_19_LC_30_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_30_14_2/lcout
Path End         : count_18_LC_30_14_2/in1
Capture Clock    : count_18_LC_30_14_2/clk
Setup Constraint : 20000p
Path slack       : 18467p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -401
------------------------------------   ----- 
End-of-path required time (ps)         22440

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_18_LC_30_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_30_14_2/lcout  LogicCell40_SEQ_MODE_1000    541              3383  16780  RISE       2
I__130/I                   LocalMux                       0              3383  17820  RISE       1
I__130/O                   LocalMux                     330              3713  17820  RISE       1
I__132/I                   InMux                          0              3713  17820  RISE       1
I__132/O                   InMux                        260              3973  17820  RISE       1
count_18_LC_30_14_2/in1    LogicCell40_SEQ_MODE_1000      0              3973  18467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_18_LC_30_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_30_14_1/lcout
Path End         : count_17_LC_30_14_1/in1
Capture Clock    : count_17_LC_30_14_1/clk
Setup Constraint : 20000p
Path slack       : 18467p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -401
------------------------------------   ----- 
End-of-path required time (ps)         22440

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_17_LC_30_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_30_14_1/lcout  LogicCell40_SEQ_MODE_1000    541              3383  17490  RISE       2
I__77/I                    LocalMux                       0              3383  17490  RISE       1
I__77/O                    LocalMux                     330              3713  17490  RISE       1
I__78/I                    InMux                          0              3713  17694  RISE       1
I__78/O                    InMux                        260              3973  17694  RISE       1
count_17_LC_30_14_1/in1    LogicCell40_SEQ_MODE_1000      0              3973  18467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_17_LC_30_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_30_13_7/lcout
Path End         : count_15_LC_30_13_7/in1
Capture Clock    : count_15_LC_30_13_7/clk
Setup Constraint : 20000p
Path slack       : 18467p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -401
------------------------------------   ----- 
End-of-path required time (ps)         22440

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_15_LC_30_13_7/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_30_13_7/lcout  LogicCell40_SEQ_MODE_1000    541              3383  17244  RISE       2
I__107/I                   LocalMux                       0              3383  17244  RISE       1
I__107/O                   LocalMux                     330              3713  17244  RISE       1
I__109/I                   InMux                          0              3713  17244  RISE       1
I__109/O                   InMux                        260              3973  17244  RISE       1
count_15_LC_30_13_7/in1    LogicCell40_SEQ_MODE_1000      0              3973  18467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_15_LC_30_13_7/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_30_13_6/lcout
Path End         : count_14_LC_30_13_6/in1
Capture Clock    : count_14_LC_30_13_6/clk
Setup Constraint : 20000p
Path slack       : 18467p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -401
------------------------------------   ----- 
End-of-path required time (ps)         22440

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_14_LC_30_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_30_13_6/lcout  LogicCell40_SEQ_MODE_1000    541              3383  17117  RISE       2
I__103/I                   LocalMux                       0              3383  17117  RISE       1
I__103/O                   LocalMux                     330              3713  17117  RISE       1
I__105/I                   InMux                          0              3713  17117  RISE       1
I__105/O                   InMux                        260              3973  17117  RISE       1
count_14_LC_30_13_6/in1    LogicCell40_SEQ_MODE_1000      0              3973  18467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_14_LC_30_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_30_13_5/lcout
Path End         : count_13_LC_30_13_5/in1
Capture Clock    : count_13_LC_30_13_5/clk
Setup Constraint : 20000p
Path slack       : 18467p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -401
------------------------------------   ----- 
End-of-path required time (ps)         22440

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_13_LC_30_13_5/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_30_13_5/lcout  LogicCell40_SEQ_MODE_1000    541              3383  16991  RISE       2
I__112/I                   LocalMux                       0              3383  16991  RISE       1
I__112/O                   LocalMux                     330              3713  16991  RISE       1
I__114/I                   InMux                          0              3713  16991  RISE       1
I__114/O                   InMux                        260              3973  16991  RISE       1
count_13_LC_30_13_5/in1    LogicCell40_SEQ_MODE_1000      0              3973  18467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_13_LC_30_13_5/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_30_13_4/lcout
Path End         : count_12_LC_30_13_4/in1
Capture Clock    : count_12_LC_30_13_4/clk
Setup Constraint : 20000p
Path slack       : 18467p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -401
------------------------------------   ----- 
End-of-path required time (ps)         22440

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_12_LC_30_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_30_13_4/lcout  LogicCell40_SEQ_MODE_1000    541              3383  16864  RISE       2
I__115/I                   LocalMux                       0              3383  16864  RISE       1
I__115/O                   LocalMux                     330              3713  16864  RISE       1
I__117/I                   InMux                          0              3713  16864  RISE       1
I__117/O                   InMux                        260              3973  16864  RISE       1
count_12_LC_30_13_4/in1    LogicCell40_SEQ_MODE_1000      0              3973  18467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_12_LC_30_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_30_13_3/lcout
Path End         : count_11_LC_30_13_3/in1
Capture Clock    : count_11_LC_30_13_3/clk
Setup Constraint : 20000p
Path slack       : 18467p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -401
------------------------------------   ----- 
End-of-path required time (ps)         22440

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_11_LC_30_13_3/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_30_13_3/lcout  LogicCell40_SEQ_MODE_1000    541              3383  16737  RISE       2
I__124/I                   LocalMux                       0              3383  16737  RISE       1
I__124/O                   LocalMux                     330              3713  16737  RISE       1
I__126/I                   InMux                          0              3713  16737  RISE       1
I__126/O                   InMux                        260              3973  16737  RISE       1
count_11_LC_30_13_3/in1    LogicCell40_SEQ_MODE_1000      0              3973  18467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_11_LC_30_13_3/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_30_13_2/lcout
Path End         : count_10_LC_30_13_2/in1
Capture Clock    : count_10_LC_30_13_2/clk
Setup Constraint : 20000p
Path slack       : 18467p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -401
------------------------------------   ----- 
End-of-path required time (ps)         22440

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_10_LC_30_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_30_13_2/lcout  LogicCell40_SEQ_MODE_1000    541              3383  16611  RISE       2
I__120/I                   LocalMux                       0              3383  16611  RISE       1
I__120/O                   LocalMux                     330              3713  16611  RISE       1
I__122/I                   InMux                          0              3713  16611  RISE       1
I__122/O                   InMux                        260              3973  16611  RISE       1
count_10_LC_30_13_2/in1    LogicCell40_SEQ_MODE_1000      0              3973  18467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_10_LC_30_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_30_13_1/lcout
Path End         : count_9_LC_30_13_1/in1
Capture Clock    : count_9_LC_30_13_1/clk
Setup Constraint : 20000p
Path slack       : 18467p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -401
------------------------------------   ----- 
End-of-path required time (ps)         22440

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_9_LC_30_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_30_13_1/lcout  LogicCell40_SEQ_MODE_1000    541              3383  16484  RISE       2
I__183/I                  LocalMux                       0              3383  16484  RISE       1
I__183/O                  LocalMux                     330              3713  16484  RISE       1
I__185/I                  InMux                          0              3713  16484  RISE       1
I__185/O                  InMux                        260              3973  16484  RISE       1
count_9_LC_30_13_1/in1    LogicCell40_SEQ_MODE_1000      0              3973  18467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_9_LC_30_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_30_13_0/lcout
Path End         : count_8_LC_30_13_0/in1
Capture Clock    : count_8_LC_30_13_0/clk
Setup Constraint : 20000p
Path slack       : 18467p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -401
------------------------------------   ----- 
End-of-path required time (ps)         22440

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_8_LC_30_13_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_30_13_0/lcout  LogicCell40_SEQ_MODE_1000    541              3383  16358  RISE       2
I__187/I                  LocalMux                       0              3383  16358  RISE       1
I__187/O                  LocalMux                     330              3713  16358  RISE       1
I__189/I                  InMux                          0              3713  16358  RISE       1
I__189/O                  InMux                        260              3973  16358  RISE       1
count_8_LC_30_13_0/in1    LogicCell40_SEQ_MODE_1000      0              3973  18467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_8_LC_30_13_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_30_12_7/lcout
Path End         : count_7_LC_30_12_7/in1
Capture Clock    : count_7_LC_30_12_7/clk
Setup Constraint : 20000p
Path slack       : 18467p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -401
------------------------------------   ----- 
End-of-path required time (ps)         22440

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_7_LC_30_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_30_12_7/lcout  LogicCell40_SEQ_MODE_1000    541              3383  16034  RISE       2
I__195/I                  LocalMux                       0              3383  16034  RISE       1
I__195/O                  LocalMux                     330              3713  16034  RISE       1
I__197/I                  InMux                          0              3713  16034  RISE       1
I__197/O                  InMux                        260              3973  16034  RISE       1
count_7_LC_30_12_7/in1    LogicCell40_SEQ_MODE_1000      0              3973  18467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_7_LC_30_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_30_12_6/lcout
Path End         : count_6_LC_30_12_6/in1
Capture Clock    : count_6_LC_30_12_6/clk
Setup Constraint : 20000p
Path slack       : 18467p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -401
------------------------------------   ----- 
End-of-path required time (ps)         22440

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_6_LC_30_12_6/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_30_12_6/lcout  LogicCell40_SEQ_MODE_1000    541              3383  15908  RISE       2
I__191/I                  LocalMux                       0              3383  15908  RISE       1
I__191/O                  LocalMux                     330              3713  15908  RISE       1
I__193/I                  InMux                          0              3713  15908  RISE       1
I__193/O                  InMux                        260              3973  15908  RISE       1
count_6_LC_30_12_6/in1    LogicCell40_SEQ_MODE_1000      0              3973  18467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_6_LC_30_12_6/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_30_12_5/lcout
Path End         : count_5_LC_30_12_5/in1
Capture Clock    : count_5_LC_30_12_5/clk
Setup Constraint : 20000p
Path slack       : 18467p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -401
------------------------------------   ----- 
End-of-path required time (ps)         22440

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_5_LC_30_12_5/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_30_12_5/lcout  LogicCell40_SEQ_MODE_1000    541              3383  15781  RISE       2
I__61/I                   LocalMux                       0              3383  15781  RISE       1
I__61/O                   LocalMux                     330              3713  15781  RISE       1
I__63/I                   InMux                          0              3713  15781  RISE       1
I__63/O                   InMux                        260              3973  15781  RISE       1
count_5_LC_30_12_5/in1    LogicCell40_SEQ_MODE_1000      0              3973  18467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_5_LC_30_12_5/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_30_12_4/lcout
Path End         : count_4_LC_30_12_4/in1
Capture Clock    : count_4_LC_30_12_4/clk
Setup Constraint : 20000p
Path slack       : 18467p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -401
------------------------------------   ----- 
End-of-path required time (ps)         22440

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_4_LC_30_12_4/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_30_12_4/lcout  LogicCell40_SEQ_MODE_1000    541              3383  15655  RISE       2
I__64/I                   LocalMux                       0              3383  15655  RISE       1
I__64/O                   LocalMux                     330              3713  15655  RISE       1
I__66/I                   InMux                          0              3713  15655  RISE       1
I__66/O                   InMux                        260              3973  15655  RISE       1
count_4_LC_30_12_4/in1    LogicCell40_SEQ_MODE_1000      0              3973  18467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_4_LC_30_12_4/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_30_12_2/lcout
Path End         : count_2_LC_30_12_2/in1
Capture Clock    : count_2_LC_30_12_2/clk
Setup Constraint : 20000p
Path slack       : 18467p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -401
------------------------------------   ----- 
End-of-path required time (ps)         22440

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_2_LC_30_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_30_12_2/lcout  LogicCell40_SEQ_MODE_1000    541              3383  15401  RISE       2
I__69/I                   LocalMux                       0              3383  15401  RISE       1
I__69/O                   LocalMux                     330              3713  15401  RISE       1
I__71/I                   InMux                          0              3713  15401  RISE       1
I__71/O                   InMux                        260              3973  15401  RISE       1
count_2_LC_30_12_2/in1    LogicCell40_SEQ_MODE_1000      0              3973  18467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_2_LC_30_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_0_LC_30_12_0/in1
Capture Clock    : count_0_LC_30_12_0/clk
Setup Constraint : 20000p
Path slack       : 18467p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -401
------------------------------------   ----- 
End-of-path required time (ps)         22440

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout  LogicCell40_SEQ_MODE_1000    541              3383  15148  RISE       2
I__138/I                  LocalMux                       0              3383  15148  RISE       1
I__138/O                  LocalMux                     330              3713  15148  RISE       1
I__140/I                  InMux                          0              3713  15148  RISE       1
I__140/O                  InMux                        260              3973  15148  RISE       1
count_0_LC_30_12_0/in1    LogicCell40_SEQ_MODE_1000      0              3973  18467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_30_12_3/lcout
Path End         : count_3_LC_30_12_3/in1
Capture Clock    : count_3_LC_30_12_3/clk
Setup Constraint : 20000p
Path slack       : 18467p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -401
------------------------------------   ----- 
End-of-path required time (ps)         22440

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_3_LC_30_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_30_12_3/lcout  LogicCell40_SEQ_MODE_1000    541              3383  15528  RISE       2
I__73/I                   LocalMux                       0              3383  15528  RISE       1
I__73/O                   LocalMux                     330              3713  15528  RISE       1
I__75/I                   InMux                          0              3713  15528  RISE       1
I__75/O                   InMux                        260              3973  15528  RISE       1
count_3_LC_30_12_3/in1    LogicCell40_SEQ_MODE_1000      0              3973  18467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_3_LC_30_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_30_14_0/lcout
Path End         : count_16_LC_30_14_0/in1
Capture Clock    : count_16_LC_30_14_0/clk
Setup Constraint : 20000p
Path slack       : 18467p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -401
------------------------------------   ----- 
End-of-path required time (ps)         22440

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_16_LC_30_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_30_14_0/lcout  LogicCell40_SEQ_MODE_1000    541              3383  17356  RISE       2
I__88/I                    LocalMux                       0              3383  17356  RISE       1
I__88/O                    LocalMux                     330              3713  17356  RISE       1
I__89/I                    InMux                          0              3713  17567  RISE       1
I__89/O                    InMux                        260              3973  17567  RISE       1
count_16_LC_30_14_0/in1    LogicCell40_SEQ_MODE_1000      0              3973  18467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_16_LC_30_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_30_12_1/lcout
Path End         : count_1_LC_30_12_1/in1
Capture Clock    : count_1_LC_30_12_1/clk
Setup Constraint : 20000p
Path slack       : 18467p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -401
------------------------------------   ----- 
End-of-path required time (ps)         22440

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_1_LC_30_12_1/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_30_12_1/lcout  LogicCell40_SEQ_MODE_1000    541              3383  15275  RISE       2
I__142/I                  LocalMux                       0              3383  15275  RISE       1
I__142/O                  LocalMux                     330              3713  15275  RISE       1
I__144/I                  InMux                          0              3713  15275  RISE       1
I__144/O                  InMux                        260              3973  15275  RISE       1
count_1_LC_30_12_1/in1    LogicCell40_SEQ_MODE_1000      0              3973  18467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_1_LC_30_12_1/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_30_14_4/lcout
Path End         : count_20_LC_30_14_4/in2
Capture Clock    : count_20_LC_30_14_4/clk
Setup Constraint : 20000p
Path slack       : 18495p

Capture Clock Arrival Time (clk:R#2)   20000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              2841
- Setup Time                            -373
------------------------------------   ----- 
End-of-path required time (ps)         22468

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      590
-----------------------------------   ---- 
End-of-path arrival time (ps)         3973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_20_LC_30_14_4/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_30_14_4/lcout  LogicCell40_SEQ_MODE_1000    541              3383  17405  RISE       2
I__84/I                    LocalMux                       0              3383  17405  RISE       1
I__84/O                    LocalMux                     330              3713  17405  RISE       1
I__86/I                    InMux                          0              3713  18102  RISE       1
I__86/O                    InMux                        260              3973  18102  RISE       1
I__87/I                    CascadeMux                     0              3973  18102  RISE       1
I__87/O                    CascadeMux                     0              3973  18102  RISE       1
count_20_LC_30_14_4/in2    LogicCell40_SEQ_MODE_1000      0              3973  18495  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_20_LC_30_14_4/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : toggle_LC_31_13_3/lcout
Path End         : led7
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     5961
-----------------------------------   ---- 
End-of-path arrival time (ps)         9344
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000    541              3383   +INF  RISE       9
I__153/I                        Odrv4                          0              3383   +INF  RISE       1
I__153/O                        Odrv4                        352              3734   +INF  RISE       1
I__155/I                        IoSpan4Mux                     0              3734   +INF  RISE       1
I__155/O                        IoSpan4Mux                   288              4022   +INF  RISE       1
I__157/I                        LocalMux                       0              4022   +INF  RISE       1
I__157/O                        LocalMux                     330              4353   +INF  RISE       1
I__160/I                        IoInMux                        0              4353   +INF  RISE       1
I__160/O                        IoInMux                      260              4613   +INF  RISE       1
led7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4613   +INF  RISE       1
led7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              6856   +INF  FALL       1
led7_obuf_iopad/DIN             IO_PAD                         0              6856   +INF  FALL       1
led7_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488              9344   +INF  FALL       1
led7                            test                           0              9344   +INF  FALL       1


++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : toggle_LC_31_13_3/lcout
Path End         : led6
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     5954
-----------------------------------   ---- 
End-of-path arrival time (ps)         9337
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000    541              3383   +INF  FALL       9
I__153/I                        Odrv4                          0              3383   +INF  FALL       1
I__153/O                        Odrv4                        373              3755   +INF  FALL       1
I__156/I                        IoSpan4Mux                     0              3755   +INF  FALL       1
I__156/O                        IoSpan4Mux                   323              4079   +INF  FALL       1
I__158/I                        LocalMux                       0              4079   +INF  FALL       1
I__158/O                        LocalMux                     309              4388   +INF  FALL       1
I__161/I                        IoInMux                        0              4388   +INF  FALL       1
I__161/O                        IoInMux                      218              4606   +INF  FALL       1
led6_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4606   +INF  FALL       1
led6_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              6849   +INF  FALL       1
led6_obuf_iopad/DIN             IO_PAD                         0              6849   +INF  FALL       1
led6_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488              9337   +INF  FALL       1
led6                            test                           0              9337   +INF  FALL       1


++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : toggle_LC_31_13_3/lcout
Path End         : led4
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     6249
-----------------------------------   ---- 
End-of-path arrival time (ps)         9632
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000    541              3383   +INF  RISE       9
I__153/I                        Odrv4                          0              3383   +INF  RISE       1
I__153/O                        Odrv4                        352              3734   +INF  RISE       1
I__156/I                        IoSpan4Mux                     0              3734   +INF  RISE       1
I__156/O                        IoSpan4Mux                   288              4022   +INF  RISE       1
I__159/I                        IoSpan4Mux                     0              4022   +INF  RISE       1
I__159/O                        IoSpan4Mux                   288              4311   +INF  RISE       1
I__162/I                        LocalMux                       0              4311   +INF  RISE       1
I__162/O                        LocalMux                     330              4641   +INF  RISE       1
I__165/I                        IoInMux                        0              4641   +INF  RISE       1
I__165/O                        IoInMux                      260              4901   +INF  RISE       1
led4_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4901   +INF  RISE       1
led4_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7144   +INF  FALL       1
led4_obuf_iopad/DIN             IO_PAD                         0              7144   +INF  FALL       1
led4_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488              9632   +INF  FALL       1
led4                            test                           0              9632   +INF  FALL       1


++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : toggle_LC_31_13_3/lcout
Path End         : led5
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     6277
-----------------------------------   ---- 
End-of-path arrival time (ps)         9660
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000    541              3383   +INF  FALL       9
I__153/I                        Odrv4                          0              3383   +INF  FALL       1
I__153/O                        Odrv4                        373              3755   +INF  FALL       1
I__156/I                        IoSpan4Mux                     0              3755   +INF  FALL       1
I__156/O                        IoSpan4Mux                   323              4079   +INF  FALL       1
I__159/I                        IoSpan4Mux                     0              4079   +INF  FALL       1
I__159/O                        IoSpan4Mux                   323              4402   +INF  FALL       1
I__163/I                        LocalMux                       0              4402   +INF  FALL       1
I__163/O                        LocalMux                     309              4711   +INF  FALL       1
I__166/I                        IoInMux                        0              4711   +INF  FALL       1
I__166/O                        IoInMux                      218              4929   +INF  FALL       1
led5_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4929   +INF  FALL       1
led5_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7172   +INF  FALL       1
led5_obuf_iopad/DIN             IO_PAD                         0              7172   +INF  FALL       1
led5_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488              9660   +INF  FALL       1
led5                            test                           0              9660   +INF  FALL       1


++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : toggle_LC_31_13_3/lcout
Path End         : led1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     6538
-----------------------------------   ---- 
End-of-path arrival time (ps)         9921
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000    541              3383   +INF  RISE       9
I__153/I                        Odrv4                          0              3383   +INF  RISE       1
I__153/O                        Odrv4                        352              3734   +INF  RISE       1
I__156/I                        IoSpan4Mux                     0              3734   +INF  RISE       1
I__156/O                        IoSpan4Mux                   288              4022   +INF  RISE       1
I__159/I                        IoSpan4Mux                     0              4022   +INF  RISE       1
I__159/O                        IoSpan4Mux                   288              4311   +INF  RISE       1
I__164/I                        IoSpan4Mux                     0              4311   +INF  RISE       1
I__164/O                        IoSpan4Mux                   288              4599   +INF  RISE       1
I__167/I                        LocalMux                       0              4599   +INF  RISE       1
I__167/O                        LocalMux                     330              4929   +INF  RISE       1
I__169/I                        IoInMux                        0              4929   +INF  RISE       1
I__169/O                        IoInMux                      260              5190   +INF  RISE       1
led1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5190   +INF  RISE       1
led1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7433   +INF  FALL       1
led1_obuf_iopad/DIN             IO_PAD                         0              7433   +INF  FALL       1
led1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488              9921   +INF  FALL       1
led1                            test                           0              9921   +INF  FALL       1


++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : toggle_LC_31_13_3/lcout
Path End         : led0
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              2841
+ Clock To Q                            541
+ Data Path Delay                      6924
-----------------------------------   ----- 
End-of-path arrival time (ps)         10307
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000    541              3383   +INF  FALL       9
I__153/I                        Odrv4                          0              3383   +INF  FALL       1
I__153/O                        Odrv4                        373              3755   +INF  FALL       1
I__156/I                        IoSpan4Mux                     0              3755   +INF  FALL       1
I__156/O                        IoSpan4Mux                   323              4079   +INF  FALL       1
I__159/I                        IoSpan4Mux                     0              4079   +INF  FALL       1
I__159/O                        IoSpan4Mux                   323              4402   +INF  FALL       1
I__164/I                        IoSpan4Mux                     0              4402   +INF  FALL       1
I__164/O                        IoSpan4Mux                   323              4726   +INF  FALL       1
I__168/I                        IoSpan4Mux                     0              4726   +INF  FALL       1
I__168/O                        IoSpan4Mux                   323              5049   +INF  FALL       1
I__170/I                        LocalMux                       0              5049   +INF  FALL       1
I__170/O                        LocalMux                     309              5358   +INF  FALL       1
I__173/I                        IoInMux                        0              5358   +INF  FALL       1
I__173/O                        IoInMux                      218              5576   +INF  FALL       1
led0_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5576   +INF  FALL       1
led0_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7819   +INF  FALL       1
led0_obuf_iopad/DIN             IO_PAD                         0              7819   +INF  FALL       1
led0_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488             10307   +INF  FALL       1
led0                            test                           0             10307   +INF  FALL       1


++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : toggle_LC_31_13_3/lcout
Path End         : led3
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              2841
+ Clock To Q                            541
+ Data Path Delay                      6826
-----------------------------------   ----- 
End-of-path arrival time (ps)         10209
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000    541              3383   +INF  RISE       9
I__153/I                        Odrv4                          0              3383   +INF  RISE       1
I__153/O                        Odrv4                        352              3734   +INF  RISE       1
I__156/I                        IoSpan4Mux                     0              3734   +INF  RISE       1
I__156/O                        IoSpan4Mux                   288              4022   +INF  RISE       1
I__159/I                        IoSpan4Mux                     0              4022   +INF  RISE       1
I__159/O                        IoSpan4Mux                   288              4311   +INF  RISE       1
I__164/I                        IoSpan4Mux                     0              4311   +INF  RISE       1
I__164/O                        IoSpan4Mux                   288              4599   +INF  RISE       1
I__168/I                        IoSpan4Mux                     0              4599   +INF  RISE       1
I__168/O                        IoSpan4Mux                   288              4887   +INF  RISE       1
I__171/I                        LocalMux                       0              4887   +INF  RISE       1
I__171/O                        LocalMux                     330              5218   +INF  RISE       1
I__174/I                        IoInMux                        0              5218   +INF  RISE       1
I__174/O                        IoInMux                      260              5478   +INF  RISE       1
led3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5478   +INF  RISE       1
led3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7721   +INF  FALL       1
led3_obuf_iopad/DIN             IO_PAD                         0              7721   +INF  FALL       1
led3_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488             10209   +INF  FALL       1
led3                            test                           0             10209   +INF  FALL       1


++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : toggle_LC_31_13_3/lcout
Path End         : led2
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              2841
+ Clock To Q                            541
+ Data Path Delay                      6826
-----------------------------------   ----- 
End-of-path arrival time (ps)         10209
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000    541              3383   +INF  RISE       9
I__153/I                        Odrv4                          0              3383   +INF  RISE       1
I__153/O                        Odrv4                        352              3734   +INF  RISE       1
I__156/I                        IoSpan4Mux                     0              3734   +INF  RISE       1
I__156/O                        IoSpan4Mux                   288              4022   +INF  RISE       1
I__159/I                        IoSpan4Mux                     0              4022   +INF  RISE       1
I__159/O                        IoSpan4Mux                   288              4311   +INF  RISE       1
I__164/I                        IoSpan4Mux                     0              4311   +INF  RISE       1
I__164/O                        IoSpan4Mux                   288              4599   +INF  RISE       1
I__168/I                        IoSpan4Mux                     0              4599   +INF  RISE       1
I__168/O                        IoSpan4Mux                   288              4887   +INF  RISE       1
I__172/I                        LocalMux                       0              4887   +INF  RISE       1
I__172/O                        LocalMux                     330              5218   +INF  RISE       1
I__175/I                        IoInMux                        0              5218   +INF  RISE       1
I__175/O                        IoInMux                      260              5478   +INF  RISE       1
led2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5478   +INF  RISE       1
led2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7721   +INF  FALL       1
led2_obuf_iopad/DIN             IO_PAD                         0              7721   +INF  FALL       1
led2_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488             10209   +INF  FALL       1
led2                            test                           0             10209   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : toggle_LC_31_13_3/lcout
Path End         : toggle_LC_31_13_3/in1
Capture Clock    : toggle_LC_31_13_3/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
toggle_LC_31_13_3/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       9
I__152/I                 LocalMux                       0              3383   1069  FALL       1
I__152/O                 LocalMux                     309              3692   1069  FALL       1
I__154/I                 InMux                          0              3692   1069  FALL       1
I__154/O                 InMux                        218              3910   1069  FALL       1
toggle_LC_31_13_3/in1    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_30_14_5/lcout
Path End         : count_21_LC_30_14_5/in0
Capture Clock    : count_21_LC_30_14_5/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_21_LC_30_14_5/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_21_LC_30_14_5/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__80/I                    LocalMux                       0              3383   1069  FALL       1
I__80/O                    LocalMux                     309              3692   1069  FALL       1
I__82/I                    InMux                          0              3692   1069  FALL       1
I__82/O                    InMux                        218              3910   1069  FALL       1
count_21_LC_30_14_5/in0    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_21_LC_30_14_5/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_30_14_4/lcout
Path End         : count_20_LC_30_14_4/in2
Capture Clock    : count_20_LC_30_14_4/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_20_LC_30_14_4/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_30_14_4/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__84/I                    LocalMux                       0              3383   1069  FALL       1
I__84/O                    LocalMux                     309              3692   1069  FALL       1
I__86/I                    InMux                          0              3692   1069  FALL       1
I__86/O                    InMux                        218              3910   1069  FALL       1
I__87/I                    CascadeMux                     0              3910   1069  FALL       1
I__87/O                    CascadeMux                     0              3910   1069  FALL       1
count_20_LC_30_14_4/in2    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_20_LC_30_14_4/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_30_14_3/lcout
Path End         : count_19_LC_30_14_3/in1
Capture Clock    : count_19_LC_30_14_3/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_19_LC_30_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_30_14_3/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__134/I                   LocalMux                       0              3383   1069  FALL       1
I__134/O                   LocalMux                     309              3692   1069  FALL       1
I__136/I                   InMux                          0              3692   1069  FALL       1
I__136/O                   InMux                        218              3910   1069  FALL       1
count_19_LC_30_14_3/in1    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_19_LC_30_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_30_14_2/lcout
Path End         : count_18_LC_30_14_2/in1
Capture Clock    : count_18_LC_30_14_2/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_18_LC_30_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_30_14_2/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__130/I                   LocalMux                       0              3383   1069  FALL       1
I__130/O                   LocalMux                     309              3692   1069  FALL       1
I__132/I                   InMux                          0              3692   1069  FALL       1
I__132/O                   InMux                        218              3910   1069  FALL       1
count_18_LC_30_14_2/in1    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_18_LC_30_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_30_14_1/lcout
Path End         : count_17_LC_30_14_1/in1
Capture Clock    : count_17_LC_30_14_1/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_17_LC_30_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_30_14_1/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__77/I                    LocalMux                       0              3383   1069  FALL       1
I__77/O                    LocalMux                     309              3692   1069  FALL       1
I__78/I                    InMux                          0              3692   1069  FALL       1
I__78/O                    InMux                        218              3910   1069  FALL       1
count_17_LC_30_14_1/in1    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_17_LC_30_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_30_14_0/lcout
Path End         : count_16_LC_30_14_0/in1
Capture Clock    : count_16_LC_30_14_0/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_16_LC_30_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_30_14_0/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__88/I                    LocalMux                       0              3383   1069  FALL       1
I__88/O                    LocalMux                     309              3692   1069  FALL       1
I__89/I                    InMux                          0              3692   1069  FALL       1
I__89/O                    InMux                        218              3910   1069  FALL       1
count_16_LC_30_14_0/in1    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_16_LC_30_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_30_13_7/lcout
Path End         : count_15_LC_30_13_7/in1
Capture Clock    : count_15_LC_30_13_7/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_15_LC_30_13_7/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_30_13_7/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__107/I                   LocalMux                       0              3383   1069  FALL       1
I__107/O                   LocalMux                     309              3692   1069  FALL       1
I__109/I                   InMux                          0              3692   1069  FALL       1
I__109/O                   InMux                        218              3910   1069  FALL       1
count_15_LC_30_13_7/in1    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_15_LC_30_13_7/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_30_13_6/lcout
Path End         : count_14_LC_30_13_6/in1
Capture Clock    : count_14_LC_30_13_6/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_14_LC_30_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_30_13_6/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__103/I                   LocalMux                       0              3383   1069  FALL       1
I__103/O                   LocalMux                     309              3692   1069  FALL       1
I__105/I                   InMux                          0              3692   1069  FALL       1
I__105/O                   InMux                        218              3910   1069  FALL       1
count_14_LC_30_13_6/in1    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_14_LC_30_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_30_13_5/lcout
Path End         : count_13_LC_30_13_5/in1
Capture Clock    : count_13_LC_30_13_5/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_13_LC_30_13_5/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_30_13_5/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__112/I                   LocalMux                       0              3383   1069  FALL       1
I__112/O                   LocalMux                     309              3692   1069  FALL       1
I__114/I                   InMux                          0              3692   1069  FALL       1
I__114/O                   InMux                        218              3910   1069  FALL       1
count_13_LC_30_13_5/in1    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_13_LC_30_13_5/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_30_13_4/lcout
Path End         : count_12_LC_30_13_4/in1
Capture Clock    : count_12_LC_30_13_4/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_12_LC_30_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_30_13_4/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__115/I                   LocalMux                       0              3383   1069  FALL       1
I__115/O                   LocalMux                     309              3692   1069  FALL       1
I__117/I                   InMux                          0              3692   1069  FALL       1
I__117/O                   InMux                        218              3910   1069  FALL       1
count_12_LC_30_13_4/in1    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_12_LC_30_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_30_13_3/lcout
Path End         : count_11_LC_30_13_3/in1
Capture Clock    : count_11_LC_30_13_3/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_11_LC_30_13_3/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_30_13_3/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__124/I                   LocalMux                       0              3383   1069  FALL       1
I__124/O                   LocalMux                     309              3692   1069  FALL       1
I__126/I                   InMux                          0              3692   1069  FALL       1
I__126/O                   InMux                        218              3910   1069  FALL       1
count_11_LC_30_13_3/in1    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_11_LC_30_13_3/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_30_13_2/lcout
Path End         : count_10_LC_30_13_2/in1
Capture Clock    : count_10_LC_30_13_2/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_10_LC_30_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_30_13_2/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__120/I                   LocalMux                       0              3383   1069  FALL       1
I__120/O                   LocalMux                     309              3692   1069  FALL       1
I__122/I                   InMux                          0              3692   1069  FALL       1
I__122/O                   InMux                        218              3910   1069  FALL       1
count_10_LC_30_13_2/in1    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_10_LC_30_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_30_13_1/lcout
Path End         : count_9_LC_30_13_1/in1
Capture Clock    : count_9_LC_30_13_1/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_9_LC_30_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_30_13_1/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__183/I                  LocalMux                       0              3383   1069  FALL       1
I__183/O                  LocalMux                     309              3692   1069  FALL       1
I__185/I                  InMux                          0              3692   1069  FALL       1
I__185/O                  InMux                        218              3910   1069  FALL       1
count_9_LC_30_13_1/in1    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_9_LC_30_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_30_13_0/lcout
Path End         : count_8_LC_30_13_0/in1
Capture Clock    : count_8_LC_30_13_0/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_8_LC_30_13_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_30_13_0/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__187/I                  LocalMux                       0              3383   1069  FALL       1
I__187/O                  LocalMux                     309              3692   1069  FALL       1
I__189/I                  InMux                          0              3692   1069  FALL       1
I__189/O                  InMux                        218              3910   1069  FALL       1
count_8_LC_30_13_0/in1    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_8_LC_30_13_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_30_12_7/lcout
Path End         : count_7_LC_30_12_7/in1
Capture Clock    : count_7_LC_30_12_7/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_7_LC_30_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_30_12_7/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__195/I                  LocalMux                       0              3383   1069  FALL       1
I__195/O                  LocalMux                     309              3692   1069  FALL       1
I__197/I                  InMux                          0              3692   1069  FALL       1
I__197/O                  InMux                        218              3910   1069  FALL       1
count_7_LC_30_12_7/in1    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_7_LC_30_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_30_12_6/lcout
Path End         : count_6_LC_30_12_6/in1
Capture Clock    : count_6_LC_30_12_6/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_6_LC_30_12_6/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_30_12_6/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__191/I                  LocalMux                       0              3383   1069  FALL       1
I__191/O                  LocalMux                     309              3692   1069  FALL       1
I__193/I                  InMux                          0              3692   1069  FALL       1
I__193/O                  InMux                        218              3910   1069  FALL       1
count_6_LC_30_12_6/in1    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_6_LC_30_12_6/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_30_12_5/lcout
Path End         : count_5_LC_30_12_5/in1
Capture Clock    : count_5_LC_30_12_5/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_5_LC_30_12_5/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_30_12_5/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__61/I                   LocalMux                       0              3383   1069  FALL       1
I__61/O                   LocalMux                     309              3692   1069  FALL       1
I__63/I                   InMux                          0              3692   1069  FALL       1
I__63/O                   InMux                        218              3910   1069  FALL       1
count_5_LC_30_12_5/in1    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_5_LC_30_12_5/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_30_12_4/lcout
Path End         : count_4_LC_30_12_4/in1
Capture Clock    : count_4_LC_30_12_4/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_4_LC_30_12_4/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_30_12_4/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__64/I                   LocalMux                       0              3383   1069  FALL       1
I__64/O                   LocalMux                     309              3692   1069  FALL       1
I__66/I                   InMux                          0              3692   1069  FALL       1
I__66/O                   InMux                        218              3910   1069  FALL       1
count_4_LC_30_12_4/in1    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_4_LC_30_12_4/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_30_12_3/lcout
Path End         : count_3_LC_30_12_3/in1
Capture Clock    : count_3_LC_30_12_3/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_3_LC_30_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_30_12_3/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__73/I                   LocalMux                       0              3383   1069  FALL       1
I__73/O                   LocalMux                     309              3692   1069  FALL       1
I__75/I                   InMux                          0              3692   1069  FALL       1
I__75/O                   InMux                        218              3910   1069  FALL       1
count_3_LC_30_12_3/in1    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_3_LC_30_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_30_12_2/lcout
Path End         : count_2_LC_30_12_2/in1
Capture Clock    : count_2_LC_30_12_2/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_2_LC_30_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_30_12_2/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__69/I                   LocalMux                       0              3383   1069  FALL       1
I__69/O                   LocalMux                     309              3692   1069  FALL       1
I__71/I                   InMux                          0              3692   1069  FALL       1
I__71/O                   InMux                        218              3910   1069  FALL       1
count_2_LC_30_12_2/in1    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_2_LC_30_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_30_12_1/lcout
Path End         : count_1_LC_30_12_1/in1
Capture Clock    : count_1_LC_30_12_1/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_1_LC_30_12_1/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_30_12_1/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__142/I                  LocalMux                       0              3383   1069  FALL       1
I__142/O                  LocalMux                     309              3692   1069  FALL       1
I__144/I                  InMux                          0              3692   1069  FALL       1
I__144/O                  InMux                        218              3910   1069  FALL       1
count_1_LC_30_12_1/in1    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_1_LC_30_12_1/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_0_LC_30_12_0/in1
Capture Clock    : count_0_LC_30_12_0/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      527
-----------------------------------   ---- 
End-of-path arrival time (ps)         3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout  LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__138/I                  LocalMux                       0              3383   1069  FALL       1
I__138/O                  LocalMux                     309              3692   1069  FALL       1
I__140/I                  InMux                          0              3692   1069  FALL       1
I__140/O                  InMux                        218              3910   1069  FALL       1
count_0_LC_30_12_0/in1    LogicCell40_SEQ_MODE_1000      0              3910   1069  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_30_14_4/lcout
Path End         : count_21_LC_30_14_5/in3
Capture Clock    : count_21_LC_30_14_5/clk
Hold Constraint  : 0p
Path slack       : 1420p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      878
-----------------------------------   ---- 
End-of-path arrival time (ps)         4261
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_20_LC_30_14_4/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_30_14_4/lcout     LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__84/I                       LocalMux                       0              3383   1069  FALL       1
I__84/O                       LocalMux                     309              3692   1069  FALL       1
I__86/I                       InMux                          0              3692   1069  FALL       1
I__86/O                       InMux                        218              3910   1069  FALL       1
I__87/I                       CascadeMux                     0              3910   1069  FALL       1
I__87/O                       CascadeMux                     0              3910   1069  FALL       1
count_20_LC_30_14_4/in2       LogicCell40_SEQ_MODE_1000      0              3910   1420  FALL       1
count_20_LC_30_14_4/carryout  LogicCell40_SEQ_MODE_1000    134              4043   1420  FALL       1
I__91/I                       InMux                          0              4043   1420  FALL       1
I__91/O                       InMux                        218              4261   1420  FALL       1
count_21_LC_30_14_5/in3       LogicCell40_SEQ_MODE_1000      0              4261   1420  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_21_LC_30_14_5/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_30_14_3/lcout
Path End         : count_20_LC_30_14_4/in3
Capture Clock    : count_20_LC_30_14_4/clk
Hold Constraint  : 0p
Path slack       : 1533p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      991
-----------------------------------   ---- 
End-of-path arrival time (ps)         4374
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_19_LC_30_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_30_14_3/lcout     LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__134/I                      LocalMux                       0              3383   1069  FALL       1
I__134/O                      LocalMux                     309              3692   1069  FALL       1
I__136/I                      InMux                          0              3692   1069  FALL       1
I__136/O                      InMux                        218              3910   1069  FALL       1
count_19_LC_30_14_3/in1       LogicCell40_SEQ_MODE_1000      0              3910   1533  FALL       1
count_19_LC_30_14_3/carryout  LogicCell40_SEQ_MODE_1000    246              4156   1533  FALL       2
I__92/I                       InMux                          0              4156   1533  FALL       1
I__92/O                       InMux                        218              4374   1533  FALL       1
count_20_LC_30_14_4/in3       LogicCell40_SEQ_MODE_1000      0              4374   1533  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_20_LC_30_14_4/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_30_14_2/lcout
Path End         : count_19_LC_30_14_3/in3
Capture Clock    : count_19_LC_30_14_3/clk
Hold Constraint  : 0p
Path slack       : 1533p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      991
-----------------------------------   ---- 
End-of-path arrival time (ps)         4374
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_18_LC_30_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_30_14_2/lcout     LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__130/I                      LocalMux                       0              3383   1069  FALL       1
I__130/O                      LocalMux                     309              3692   1069  FALL       1
I__132/I                      InMux                          0              3692   1069  FALL       1
I__132/O                      InMux                        218              3910   1069  FALL       1
count_18_LC_30_14_2/in1       LogicCell40_SEQ_MODE_1000      0              3910   1533  FALL       1
count_18_LC_30_14_2/carryout  LogicCell40_SEQ_MODE_1000    246              4156   1533  FALL       2
I__93/I                       InMux                          0              4156   1533  FALL       1
I__93/O                       InMux                        218              4374   1533  FALL       1
count_19_LC_30_14_3/in3       LogicCell40_SEQ_MODE_1000      0              4374   1533  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_19_LC_30_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_30_14_1/lcout
Path End         : count_18_LC_30_14_2/in3
Capture Clock    : count_18_LC_30_14_2/clk
Hold Constraint  : 0p
Path slack       : 1533p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      991
-----------------------------------   ---- 
End-of-path arrival time (ps)         4374
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_17_LC_30_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_30_14_1/lcout     LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__77/I                       LocalMux                       0              3383   1069  FALL       1
I__77/O                       LocalMux                     309              3692   1069  FALL       1
I__78/I                       InMux                          0              3692   1069  FALL       1
I__78/O                       InMux                        218              3910   1069  FALL       1
count_17_LC_30_14_1/in1       LogicCell40_SEQ_MODE_1000      0              3910   1533  FALL       1
count_17_LC_30_14_1/carryout  LogicCell40_SEQ_MODE_1000    246              4156   1533  FALL       2
I__94/I                       InMux                          0              4156   1533  FALL       1
I__94/O                       InMux                        218              4374   1533  FALL       1
count_18_LC_30_14_2/in3       LogicCell40_SEQ_MODE_1000      0              4374   1533  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_18_LC_30_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_30_14_0/lcout
Path End         : count_17_LC_30_14_1/in3
Capture Clock    : count_17_LC_30_14_1/clk
Hold Constraint  : 0p
Path slack       : 1533p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      991
-----------------------------------   ---- 
End-of-path arrival time (ps)         4374
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_16_LC_30_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_30_14_0/lcout     LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__88/I                       LocalMux                       0              3383   1069  FALL       1
I__88/O                       LocalMux                     309              3692   1069  FALL       1
I__89/I                       InMux                          0              3692   1069  FALL       1
I__89/O                       InMux                        218              3910   1069  FALL       1
count_16_LC_30_14_0/in1       LogicCell40_SEQ_MODE_1000      0              3910   1533  FALL       1
count_16_LC_30_14_0/carryout  LogicCell40_SEQ_MODE_1000    246              4156   1533  FALL       2
I__95/I                       InMux                          0              4156   1533  FALL       1
I__95/O                       InMux                        218              4374   1533  FALL       1
count_17_LC_30_14_1/in3       LogicCell40_SEQ_MODE_1000      0              4374   1533  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_17_LC_30_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_30_13_6/lcout
Path End         : count_15_LC_30_13_7/in3
Capture Clock    : count_15_LC_30_13_7/clk
Hold Constraint  : 0p
Path slack       : 1533p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      991
-----------------------------------   ---- 
End-of-path arrival time (ps)         4374
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_14_LC_30_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_30_13_6/lcout     LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__103/I                      LocalMux                       0              3383   1069  FALL       1
I__103/O                      LocalMux                     309              3692   1069  FALL       1
I__105/I                      InMux                          0              3692   1069  FALL       1
I__105/O                      InMux                        218              3910   1069  FALL       1
count_14_LC_30_13_6/in1       LogicCell40_SEQ_MODE_1000      0              3910   1533  FALL       1
count_14_LC_30_13_6/carryout  LogicCell40_SEQ_MODE_1000    246              4156   1533  FALL       2
I__97/I                       InMux                          0              4156   1533  FALL       1
I__97/O                       InMux                        218              4374   1533  FALL       1
count_15_LC_30_13_7/in3       LogicCell40_SEQ_MODE_1000      0              4374   1533  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_15_LC_30_13_7/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_30_13_5/lcout
Path End         : count_14_LC_30_13_6/in3
Capture Clock    : count_14_LC_30_13_6/clk
Hold Constraint  : 0p
Path slack       : 1533p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      991
-----------------------------------   ---- 
End-of-path arrival time (ps)         4374
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_13_LC_30_13_5/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_30_13_5/lcout     LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__112/I                      LocalMux                       0              3383   1069  FALL       1
I__112/O                      LocalMux                     309              3692   1069  FALL       1
I__114/I                      InMux                          0              3692   1069  FALL       1
I__114/O                      InMux                        218              3910   1069  FALL       1
count_13_LC_30_13_5/in1       LogicCell40_SEQ_MODE_1000      0              3910   1533  FALL       1
count_13_LC_30_13_5/carryout  LogicCell40_SEQ_MODE_1000    246              4156   1533  FALL       2
I__51/I                       InMux                          0              4156   1533  FALL       1
I__51/O                       InMux                        218              4374   1533  FALL       1
count_14_LC_30_13_6/in3       LogicCell40_SEQ_MODE_1000      0              4374   1533  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_14_LC_30_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_30_13_4/lcout
Path End         : count_13_LC_30_13_5/in3
Capture Clock    : count_13_LC_30_13_5/clk
Hold Constraint  : 0p
Path slack       : 1533p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      991
-----------------------------------   ---- 
End-of-path arrival time (ps)         4374
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_12_LC_30_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_30_13_4/lcout     LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__115/I                      LocalMux                       0              3383   1069  FALL       1
I__115/O                      LocalMux                     309              3692   1069  FALL       1
I__117/I                      InMux                          0              3692   1069  FALL       1
I__117/O                      InMux                        218              3910   1069  FALL       1
count_12_LC_30_13_4/in1       LogicCell40_SEQ_MODE_1000      0              3910   1533  FALL       1
count_12_LC_30_13_4/carryout  LogicCell40_SEQ_MODE_1000    246              4156   1533  FALL       2
I__52/I                       InMux                          0              4156   1533  FALL       1
I__52/O                       InMux                        218              4374   1533  FALL       1
count_13_LC_30_13_5/in3       LogicCell40_SEQ_MODE_1000      0              4374   1533  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_13_LC_30_13_5/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_30_13_3/lcout
Path End         : count_12_LC_30_13_4/in3
Capture Clock    : count_12_LC_30_13_4/clk
Hold Constraint  : 0p
Path slack       : 1533p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      991
-----------------------------------   ---- 
End-of-path arrival time (ps)         4374
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_11_LC_30_13_3/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_30_13_3/lcout     LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__124/I                      LocalMux                       0              3383   1069  FALL       1
I__124/O                      LocalMux                     309              3692   1069  FALL       1
I__126/I                      InMux                          0              3692   1069  FALL       1
I__126/O                      InMux                        218              3910   1069  FALL       1
count_11_LC_30_13_3/in1       LogicCell40_SEQ_MODE_1000      0              3910   1533  FALL       1
count_11_LC_30_13_3/carryout  LogicCell40_SEQ_MODE_1000    246              4156   1533  FALL       2
I__53/I                       InMux                          0              4156   1533  FALL       1
I__53/O                       InMux                        218              4374   1533  FALL       1
count_12_LC_30_13_4/in3       LogicCell40_SEQ_MODE_1000      0              4374   1533  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_12_LC_30_13_4/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_30_13_2/lcout
Path End         : count_11_LC_30_13_3/in3
Capture Clock    : count_11_LC_30_13_3/clk
Hold Constraint  : 0p
Path slack       : 1533p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      991
-----------------------------------   ---- 
End-of-path arrival time (ps)         4374
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_10_LC_30_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_30_13_2/lcout     LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__120/I                      LocalMux                       0              3383   1069  FALL       1
I__120/O                      LocalMux                     309              3692   1069  FALL       1
I__122/I                      InMux                          0              3692   1069  FALL       1
I__122/O                      InMux                        218              3910   1069  FALL       1
count_10_LC_30_13_2/in1       LogicCell40_SEQ_MODE_1000      0              3910   1533  FALL       1
count_10_LC_30_13_2/carryout  LogicCell40_SEQ_MODE_1000    246              4156   1533  FALL       2
I__54/I                       InMux                          0              4156   1533  FALL       1
I__54/O                       InMux                        218              4374   1533  FALL       1
count_11_LC_30_13_3/in3       LogicCell40_SEQ_MODE_1000      0              4374   1533  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_11_LC_30_13_3/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_30_13_1/lcout
Path End         : count_10_LC_30_13_2/in3
Capture Clock    : count_10_LC_30_13_2/clk
Hold Constraint  : 0p
Path slack       : 1533p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      991
-----------------------------------   ---- 
End-of-path arrival time (ps)         4374
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_9_LC_30_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_30_13_1/lcout     LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__183/I                     LocalMux                       0              3383   1069  FALL       1
I__183/O                     LocalMux                     309              3692   1069  FALL       1
I__185/I                     InMux                          0              3692   1069  FALL       1
I__185/O                     InMux                        218              3910   1069  FALL       1
count_9_LC_30_13_1/in1       LogicCell40_SEQ_MODE_1000      0              3910   1533  FALL       1
count_9_LC_30_13_1/carryout  LogicCell40_SEQ_MODE_1000    246              4156   1533  FALL       2
I__55/I                      InMux                          0              4156   1533  FALL       1
I__55/O                      InMux                        218              4374   1533  FALL       1
count_10_LC_30_13_2/in3      LogicCell40_SEQ_MODE_1000      0              4374   1533  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_10_LC_30_13_2/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_30_13_0/lcout
Path End         : count_9_LC_30_13_1/in3
Capture Clock    : count_9_LC_30_13_1/clk
Hold Constraint  : 0p
Path slack       : 1533p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      991
-----------------------------------   ---- 
End-of-path arrival time (ps)         4374
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_8_LC_30_13_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_30_13_0/lcout     LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__187/I                     LocalMux                       0              3383   1069  FALL       1
I__187/O                     LocalMux                     309              3692   1069  FALL       1
I__189/I                     InMux                          0              3692   1069  FALL       1
I__189/O                     InMux                        218              3910   1069  FALL       1
count_8_LC_30_13_0/in1       LogicCell40_SEQ_MODE_1000      0              3910   1533  FALL       1
count_8_LC_30_13_0/carryout  LogicCell40_SEQ_MODE_1000    246              4156   1533  FALL       2
I__56/I                      InMux                          0              4156   1533  FALL       1
I__56/O                      InMux                        218              4374   1533  FALL       1
count_9_LC_30_13_1/in3       LogicCell40_SEQ_MODE_1000      0              4374   1533  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_9_LC_30_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_30_12_6/lcout
Path End         : count_7_LC_30_12_7/in3
Capture Clock    : count_7_LC_30_12_7/clk
Hold Constraint  : 0p
Path slack       : 1533p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      991
-----------------------------------   ---- 
End-of-path arrival time (ps)         4374
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_6_LC_30_12_6/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_30_12_6/lcout     LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__191/I                     LocalMux                       0              3383   1069  FALL       1
I__191/O                     LocalMux                     309              3692   1069  FALL       1
I__193/I                     InMux                          0              3692   1069  FALL       1
I__193/O                     InMux                        218              3910   1069  FALL       1
count_6_LC_30_12_6/in1       LogicCell40_SEQ_MODE_1000      0              3910   1533  FALL       1
count_6_LC_30_12_6/carryout  LogicCell40_SEQ_MODE_1000    246              4156   1533  FALL       2
I__58/I                      InMux                          0              4156   1533  FALL       1
I__58/O                      InMux                        218              4374   1533  FALL       1
count_7_LC_30_12_7/in3       LogicCell40_SEQ_MODE_1000      0              4374   1533  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_7_LC_30_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_30_12_5/lcout
Path End         : count_6_LC_30_12_6/in3
Capture Clock    : count_6_LC_30_12_6/clk
Hold Constraint  : 0p
Path slack       : 1533p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      991
-----------------------------------   ---- 
End-of-path arrival time (ps)         4374
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_5_LC_30_12_5/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_30_12_5/lcout     LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__61/I                      LocalMux                       0              3383   1069  FALL       1
I__61/O                      LocalMux                     309              3692   1069  FALL       1
I__63/I                      InMux                          0              3692   1069  FALL       1
I__63/O                      InMux                        218              3910   1069  FALL       1
count_5_LC_30_12_5/in1       LogicCell40_SEQ_MODE_1000      0              3910   1533  FALL       1
count_5_LC_30_12_5/carryout  LogicCell40_SEQ_MODE_1000    246              4156   1533  FALL       2
I__59/I                      InMux                          0              4156   1533  FALL       1
I__59/O                      InMux                        218              4374   1533  FALL       1
count_6_LC_30_12_6/in3       LogicCell40_SEQ_MODE_1000      0              4374   1533  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_6_LC_30_12_6/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_30_12_4/lcout
Path End         : count_5_LC_30_12_5/in3
Capture Clock    : count_5_LC_30_12_5/clk
Hold Constraint  : 0p
Path slack       : 1533p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      991
-----------------------------------   ---- 
End-of-path arrival time (ps)         4374
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_4_LC_30_12_4/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_30_12_4/lcout     LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__64/I                      LocalMux                       0              3383   1069  FALL       1
I__64/O                      LocalMux                     309              3692   1069  FALL       1
I__66/I                      InMux                          0              3692   1069  FALL       1
I__66/O                      InMux                        218              3910   1069  FALL       1
count_4_LC_30_12_4/in1       LogicCell40_SEQ_MODE_1000      0              3910   1533  FALL       1
count_4_LC_30_12_4/carryout  LogicCell40_SEQ_MODE_1000    246              4156   1533  FALL       2
I__45/I                      InMux                          0              4156   1533  FALL       1
I__45/O                      InMux                        218              4374   1533  FALL       1
count_5_LC_30_12_5/in3       LogicCell40_SEQ_MODE_1000      0              4374   1533  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_5_LC_30_12_5/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_30_12_3/lcout
Path End         : count_4_LC_30_12_4/in3
Capture Clock    : count_4_LC_30_12_4/clk
Hold Constraint  : 0p
Path slack       : 1533p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      991
-----------------------------------   ---- 
End-of-path arrival time (ps)         4374
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_3_LC_30_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_30_12_3/lcout     LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__73/I                      LocalMux                       0              3383   1069  FALL       1
I__73/O                      LocalMux                     309              3692   1069  FALL       1
I__75/I                      InMux                          0              3692   1069  FALL       1
I__75/O                      InMux                        218              3910   1069  FALL       1
count_3_LC_30_12_3/in1       LogicCell40_SEQ_MODE_1000      0              3910   1533  FALL       1
count_3_LC_30_12_3/carryout  LogicCell40_SEQ_MODE_1000    246              4156   1533  FALL       2
I__46/I                      InMux                          0              4156   1533  FALL       1
I__46/O                      InMux                        218              4374   1533  FALL       1
count_4_LC_30_12_4/in3       LogicCell40_SEQ_MODE_1000      0              4374   1533  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_4_LC_30_12_4/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_30_12_2/lcout
Path End         : count_3_LC_30_12_3/in3
Capture Clock    : count_3_LC_30_12_3/clk
Hold Constraint  : 0p
Path slack       : 1533p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      991
-----------------------------------   ---- 
End-of-path arrival time (ps)         4374
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_2_LC_30_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_30_12_2/lcout     LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__69/I                      LocalMux                       0              3383   1069  FALL       1
I__69/O                      LocalMux                     309              3692   1069  FALL       1
I__71/I                      InMux                          0              3692   1069  FALL       1
I__71/O                      InMux                        218              3910   1069  FALL       1
count_2_LC_30_12_2/in1       LogicCell40_SEQ_MODE_1000      0              3910   1533  FALL       1
count_2_LC_30_12_2/carryout  LogicCell40_SEQ_MODE_1000    246              4156   1533  FALL       2
I__47/I                      InMux                          0              4156   1533  FALL       1
I__47/O                      InMux                        218              4374   1533  FALL       1
count_3_LC_30_12_3/in3       LogicCell40_SEQ_MODE_1000      0              4374   1533  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_3_LC_30_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_30_12_1/lcout
Path End         : count_2_LC_30_12_2/in3
Capture Clock    : count_2_LC_30_12_2/clk
Hold Constraint  : 0p
Path slack       : 1533p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      991
-----------------------------------   ---- 
End-of-path arrival time (ps)         4374
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_1_LC_30_12_1/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_30_12_1/lcout     LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__142/I                     LocalMux                       0              3383   1069  FALL       1
I__142/O                     LocalMux                     309              3692   1069  FALL       1
I__144/I                     InMux                          0              3692   1069  FALL       1
I__144/O                     InMux                        218              3910   1069  FALL       1
count_1_LC_30_12_1/in1       LogicCell40_SEQ_MODE_1000      0              3910   1533  FALL       1
count_1_LC_30_12_1/carryout  LogicCell40_SEQ_MODE_1000    246              4156   1533  FALL       2
I__48/I                      InMux                          0              4156   1533  FALL       1
I__48/O                      InMux                        218              4374   1533  FALL       1
count_2_LC_30_12_2/in3       LogicCell40_SEQ_MODE_1000      0              4374   1533  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_2_LC_30_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_30_12_0/lcout
Path End         : count_1_LC_30_12_1/in3
Capture Clock    : count_1_LC_30_12_1/clk
Hold Constraint  : 0p
Path slack       : 1533p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                      991
-----------------------------------   ---- 
End-of-path arrival time (ps)         4374
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_0_LC_30_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_30_12_0/lcout     LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__138/I                     LocalMux                       0              3383   1069  FALL       1
I__138/O                     LocalMux                     309              3692   1069  FALL       1
I__140/I                     InMux                          0              3692   1069  FALL       1
I__140/O                     InMux                        218              3910   1069  FALL       1
count_0_LC_30_12_0/in1       LogicCell40_SEQ_MODE_1000      0              3910   1533  FALL       1
count_0_LC_30_12_0/carryout  LogicCell40_SEQ_MODE_1000    246              4156   1533  FALL       2
I__49/I                      InMux                          0              4156   1533  FALL       1
I__49/O                      InMux                        218              4374   1533  FALL       1
count_1_LC_30_12_1/in3       LogicCell40_SEQ_MODE_1000      0              4374   1533  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_1_LC_30_12_1/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_30_13_1/lcout
Path End         : toggle_LC_31_13_3/in2
Capture Clock    : toggle_LC_31_13_3/clk
Hold Constraint  : 0p
Path slack       : 1645p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     1103
-----------------------------------   ---- 
End-of-path arrival time (ps)         4486
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_9_LC_30_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_30_13_1/lcout       LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__182/I                       LocalMux                       0              3383   1645  FALL       1
I__182/O                       LocalMux                     309              3692   1645  FALL       1
I__184/I                       InMux                          0              3692   1645  FALL       1
I__184/O                       InMux                        218              3910   1645  FALL       1
toggle_RNO_4_LC_31_13_1/in3    LogicCell40_SEQ_MODE_0000      0              3910   1645  FALL       1
toggle_RNO_4_LC_31_13_1/ltout  LogicCell40_SEQ_MODE_0000    267              4177   1645  RISE       1
I__181/I                       CascadeMux                     0              4177   1645  RISE       1
I__181/O                       CascadeMux                     0              4177   1645  RISE       1
toggle_RNO_1_LC_31_13_2/in2    LogicCell40_SEQ_MODE_0000      0              4177   1645  RISE       1
toggle_RNO_1_LC_31_13_2/ltout  LogicCell40_SEQ_MODE_0000    309              4486   1645  RISE       1
I__176/I                       CascadeMux                     0              4486   1645  RISE       1
I__176/O                       CascadeMux                     0              4486   1645  RISE       1
toggle_LC_31_13_3/in2          LogicCell40_SEQ_MODE_1000      0              4486   1645  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_30_13_7/lcout
Path End         : count_16_LC_30_14_0/in3
Capture Clock    : count_16_LC_30_14_0/clk
Hold Constraint  : 0p
Path slack       : 1709p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     1167
-----------------------------------   ---- 
End-of-path arrival time (ps)         4550
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_15_LC_30_13_7/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_30_13_7/lcout         LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__107/I                          LocalMux                       0              3383   1069  FALL       1
I__107/O                          LocalMux                     309              3692   1069  FALL       1
I__109/I                          InMux                          0              3692   1069  FALL       1
I__109/O                          InMux                        218              3910   1069  FALL       1
count_15_LC_30_13_7/in1           LogicCell40_SEQ_MODE_1000      0              3910   1709  FALL       1
count_15_LC_30_13_7/carryout      LogicCell40_SEQ_MODE_1000    246              4156   1709  FALL       1
IN_MUX_bfv_30_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              4156   1709  FALL       1
IN_MUX_bfv_30_14_0_/carryinitout  ICE_CARRY_IN_MUX             176              4332   1709  FALL       2
I__96/I                           InMux                          0              4332   1709  FALL       1
I__96/O                           InMux                        218              4550   1709  FALL       1
count_16_LC_30_14_0/in3           LogicCell40_SEQ_MODE_1000      0              4550   1709  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_16_LC_30_14_0/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_30_12_7/lcout
Path End         : count_8_LC_30_13_0/in3
Capture Clock    : count_8_LC_30_13_0/clk
Hold Constraint  : 0p
Path slack       : 1709p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     1167
-----------------------------------   ---- 
End-of-path arrival time (ps)         4550
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__151/I                                          ClkMux                         0              2532  RISE       1
I__151/O                                          ClkMux                       309              2841  RISE       1
count_7_LC_30_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_30_12_7/lcout          LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__195/I                          LocalMux                       0              3383   1069  FALL       1
I__195/O                          LocalMux                     309              3692   1069  FALL       1
I__197/I                          InMux                          0              3692   1069  FALL       1
I__197/O                          InMux                        218              3910   1069  FALL       1
count_7_LC_30_12_7/in1            LogicCell40_SEQ_MODE_1000      0              3910   1709  FALL       1
count_7_LC_30_12_7/carryout       LogicCell40_SEQ_MODE_1000    246              4156   1709  FALL       1
IN_MUX_bfv_30_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              4156   1709  FALL       1
IN_MUX_bfv_30_13_0_/carryinitout  ICE_CARRY_IN_MUX             176              4332   1709  FALL       2
I__57/I                           InMux                          0              4332   1709  FALL       1
I__57/O                           InMux                        218              4550   1709  FALL       1
count_8_LC_30_13_0/in3            LogicCell40_SEQ_MODE_1000      0              4550   1709  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_8_LC_30_13_0/clk                            LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_30_14_1/lcout
Path End         : toggle_LC_31_13_3/in0
Capture Clock    : toggle_LC_31_13_3/clk
Hold Constraint  : 0p
Path slack       : 1885p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     1343
-----------------------------------   ---- 
End-of-path arrival time (ps)         4726
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__148/I                                          ClkMux                         0              2532  RISE       1
I__148/O                                          ClkMux                       309              2841  RISE       1
count_17_LC_30_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_30_14_1/lcout      LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__77/I                        LocalMux                       0              3383   1069  FALL       1
I__77/O                        LocalMux                     309              3692   1069  FALL       1
I__79/I                        InMux                          0              3692   1884  FALL       1
I__79/O                        InMux                        218              3910   1884  FALL       1
toggle_RNO_0_LC_30_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3910   1884  FALL       1
toggle_RNO_0_LC_30_14_7/lcout  LogicCell40_SEQ_MODE_0000    288              4198   1884  FALL       1
I__177/I                       LocalMux                       0              4198   1884  FALL       1
I__177/O                       LocalMux                     309              4508   1884  FALL       1
I__178/I                       InMux                          0              4508   1884  FALL       1
I__178/O                       InMux                        218              4726   1884  FALL       1
toggle_LC_31_13_3/in0          LogicCell40_SEQ_MODE_1000      0              4726   1884  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_30_13_6/lcout
Path End         : toggle_LC_31_13_3/in3
Capture Clock    : toggle_LC_31_13_3/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (clk:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             2841
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         2841

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     1434
-----------------------------------   ---- 
End-of-path arrival time (ps)         4817
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__150/I                                          ClkMux                         0              2532  RISE       1
I__150/O                                          ClkMux                       309              2841  RISE       1
count_14_LC_30_13_6/clk                           LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_30_13_6/lcout      LogicCell40_SEQ_MODE_1000    541              3383   1069  FALL       2
I__104/I                       LocalMux                       0              3383   1976  FALL       1
I__104/O                       LocalMux                     309              3692   1976  FALL       1
I__106/I                       InMux                          0              3692   1976  FALL       1
I__106/O                       InMux                        218              3910   1976  FALL       1
toggle_RNO_2_LC_31_13_7/in1    LogicCell40_SEQ_MODE_0000      0              3910   1976  FALL       1
toggle_RNO_2_LC_31_13_7/lcout  LogicCell40_SEQ_MODE_0000    380              4290   1976  FALL       1
I__98/I                        LocalMux                       0              4290   1976  FALL       1
I__98/O                        LocalMux                     309              4599   1976  FALL       1
I__99/I                        InMux                          0              4599   1976  FALL       1
I__99/O                        InMux                        218              4817   1976  FALL       1
toggle_LC_31_13_3/in3          LogicCell40_SEQ_MODE_1000      0              4817   1976  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : toggle_LC_31_13_3/lcout
Path End         : led7
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     5961
-----------------------------------   ---- 
End-of-path arrival time (ps)         9344
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000    541              3383   +INF  RISE       9
I__153/I                        Odrv4                          0              3383   +INF  RISE       1
I__153/O                        Odrv4                        352              3734   +INF  RISE       1
I__155/I                        IoSpan4Mux                     0              3734   +INF  RISE       1
I__155/O                        IoSpan4Mux                   288              4022   +INF  RISE       1
I__157/I                        LocalMux                       0              4022   +INF  RISE       1
I__157/O                        LocalMux                     330              4353   +INF  RISE       1
I__160/I                        IoInMux                        0              4353   +INF  RISE       1
I__160/O                        IoInMux                      260              4613   +INF  RISE       1
led7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4613   +INF  RISE       1
led7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              6856   +INF  FALL       1
led7_obuf_iopad/DIN             IO_PAD                         0              6856   +INF  FALL       1
led7_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488              9344   +INF  FALL       1
led7                            test                           0              9344   +INF  FALL       1


++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : toggle_LC_31_13_3/lcout
Path End         : led6
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     5954
-----------------------------------   ---- 
End-of-path arrival time (ps)         9337
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000    541              3383   +INF  FALL       9
I__153/I                        Odrv4                          0              3383   +INF  FALL       1
I__153/O                        Odrv4                        373              3755   +INF  FALL       1
I__156/I                        IoSpan4Mux                     0              3755   +INF  FALL       1
I__156/O                        IoSpan4Mux                   323              4079   +INF  FALL       1
I__158/I                        LocalMux                       0              4079   +INF  FALL       1
I__158/O                        LocalMux                     309              4388   +INF  FALL       1
I__161/I                        IoInMux                        0              4388   +INF  FALL       1
I__161/O                        IoInMux                      218              4606   +INF  FALL       1
led6_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4606   +INF  FALL       1
led6_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              6849   +INF  FALL       1
led6_obuf_iopad/DIN             IO_PAD                         0              6849   +INF  FALL       1
led6_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488              9337   +INF  FALL       1
led6                            test                           0              9337   +INF  FALL       1


++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : toggle_LC_31_13_3/lcout
Path End         : led4
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     6249
-----------------------------------   ---- 
End-of-path arrival time (ps)         9632
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000    541              3383   +INF  RISE       9
I__153/I                        Odrv4                          0              3383   +INF  RISE       1
I__153/O                        Odrv4                        352              3734   +INF  RISE       1
I__156/I                        IoSpan4Mux                     0              3734   +INF  RISE       1
I__156/O                        IoSpan4Mux                   288              4022   +INF  RISE       1
I__159/I                        IoSpan4Mux                     0              4022   +INF  RISE       1
I__159/O                        IoSpan4Mux                   288              4311   +INF  RISE       1
I__162/I                        LocalMux                       0              4311   +INF  RISE       1
I__162/O                        LocalMux                     330              4641   +INF  RISE       1
I__165/I                        IoInMux                        0              4641   +INF  RISE       1
I__165/O                        IoInMux                      260              4901   +INF  RISE       1
led4_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4901   +INF  RISE       1
led4_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7144   +INF  FALL       1
led4_obuf_iopad/DIN             IO_PAD                         0              7144   +INF  FALL       1
led4_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488              9632   +INF  FALL       1
led4                            test                           0              9632   +INF  FALL       1


++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : toggle_LC_31_13_3/lcout
Path End         : led5
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     6277
-----------------------------------   ---- 
End-of-path arrival time (ps)         9660
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000    541              3383   +INF  FALL       9
I__153/I                        Odrv4                          0              3383   +INF  FALL       1
I__153/O                        Odrv4                        373              3755   +INF  FALL       1
I__156/I                        IoSpan4Mux                     0              3755   +INF  FALL       1
I__156/O                        IoSpan4Mux                   323              4079   +INF  FALL       1
I__159/I                        IoSpan4Mux                     0              4079   +INF  FALL       1
I__159/O                        IoSpan4Mux                   323              4402   +INF  FALL       1
I__163/I                        LocalMux                       0              4402   +INF  FALL       1
I__163/O                        LocalMux                     309              4711   +INF  FALL       1
I__166/I                        IoInMux                        0              4711   +INF  FALL       1
I__166/O                        IoInMux                      218              4929   +INF  FALL       1
led5_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4929   +INF  FALL       1
led5_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7172   +INF  FALL       1
led5_obuf_iopad/DIN             IO_PAD                         0              7172   +INF  FALL       1
led5_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488              9660   +INF  FALL       1
led5                            test                           0              9660   +INF  FALL       1


++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : toggle_LC_31_13_3/lcout
Path End         : led1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             2841
+ Clock To Q                           541
+ Data Path Delay                     6538
-----------------------------------   ---- 
End-of-path arrival time (ps)         9921
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000    541              3383   +INF  RISE       9
I__153/I                        Odrv4                          0              3383   +INF  RISE       1
I__153/O                        Odrv4                        352              3734   +INF  RISE       1
I__156/I                        IoSpan4Mux                     0              3734   +INF  RISE       1
I__156/O                        IoSpan4Mux                   288              4022   +INF  RISE       1
I__159/I                        IoSpan4Mux                     0              4022   +INF  RISE       1
I__159/O                        IoSpan4Mux                   288              4311   +INF  RISE       1
I__164/I                        IoSpan4Mux                     0              4311   +INF  RISE       1
I__164/O                        IoSpan4Mux                   288              4599   +INF  RISE       1
I__167/I                        LocalMux                       0              4599   +INF  RISE       1
I__167/O                        LocalMux                     330              4929   +INF  RISE       1
I__169/I                        IoInMux                        0              4929   +INF  RISE       1
I__169/O                        IoInMux                      260              5190   +INF  RISE       1
led1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5190   +INF  RISE       1
led1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7433   +INF  FALL       1
led1_obuf_iopad/DIN             IO_PAD                         0              7433   +INF  FALL       1
led1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488              9921   +INF  FALL       1
led1                            test                           0              9921   +INF  FALL       1


++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : toggle_LC_31_13_3/lcout
Path End         : led0
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              2841
+ Clock To Q                            541
+ Data Path Delay                      6924
-----------------------------------   ----- 
End-of-path arrival time (ps)         10307
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000    541              3383   +INF  FALL       9
I__153/I                        Odrv4                          0              3383   +INF  FALL       1
I__153/O                        Odrv4                        373              3755   +INF  FALL       1
I__156/I                        IoSpan4Mux                     0              3755   +INF  FALL       1
I__156/O                        IoSpan4Mux                   323              4079   +INF  FALL       1
I__159/I                        IoSpan4Mux                     0              4079   +INF  FALL       1
I__159/O                        IoSpan4Mux                   323              4402   +INF  FALL       1
I__164/I                        IoSpan4Mux                     0              4402   +INF  FALL       1
I__164/O                        IoSpan4Mux                   323              4726   +INF  FALL       1
I__168/I                        IoSpan4Mux                     0              4726   +INF  FALL       1
I__168/O                        IoSpan4Mux                   323              5049   +INF  FALL       1
I__170/I                        LocalMux                       0              5049   +INF  FALL       1
I__170/O                        LocalMux                     309              5358   +INF  FALL       1
I__173/I                        IoInMux                        0              5358   +INF  FALL       1
I__173/O                        IoInMux                      218              5576   +INF  FALL       1
led0_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5576   +INF  FALL       1
led0_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7819   +INF  FALL       1
led0_obuf_iopad/DIN             IO_PAD                         0              7819   +INF  FALL       1
led0_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488             10307   +INF  FALL       1
led0                            test                           0             10307   +INF  FALL       1


++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : toggle_LC_31_13_3/lcout
Path End         : led3
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              2841
+ Clock To Q                            541
+ Data Path Delay                      6826
-----------------------------------   ----- 
End-of-path arrival time (ps)         10209
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000    541              3383   +INF  RISE       9
I__153/I                        Odrv4                          0              3383   +INF  RISE       1
I__153/O                        Odrv4                        352              3734   +INF  RISE       1
I__156/I                        IoSpan4Mux                     0              3734   +INF  RISE       1
I__156/O                        IoSpan4Mux                   288              4022   +INF  RISE       1
I__159/I                        IoSpan4Mux                     0              4022   +INF  RISE       1
I__159/O                        IoSpan4Mux                   288              4311   +INF  RISE       1
I__164/I                        IoSpan4Mux                     0              4311   +INF  RISE       1
I__164/O                        IoSpan4Mux                   288              4599   +INF  RISE       1
I__168/I                        IoSpan4Mux                     0              4599   +INF  RISE       1
I__168/O                        IoSpan4Mux                   288              4887   +INF  RISE       1
I__171/I                        LocalMux                       0              4887   +INF  RISE       1
I__171/O                        LocalMux                     330              5218   +INF  RISE       1
I__174/I                        IoInMux                        0              5218   +INF  RISE       1
I__174/O                        IoInMux                      260              5478   +INF  RISE       1
led3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5478   +INF  RISE       1
led3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7721   +INF  FALL       1
led3_obuf_iopad/DIN             IO_PAD                         0              7721   +INF  FALL       1
led3_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488             10209   +INF  FALL       1
led3                            test                           0             10209   +INF  FALL       1


++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : toggle_LC_31_13_3/lcout
Path End         : led2
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              2841
+ Clock To Q                            541
+ Data Path Delay                      6826
-----------------------------------   ----- 
End-of-path arrival time (ps)         10209
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               test                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1867              2377  RISE       1
I__146/I                                          gio2CtrlBuf                    0              2377  RISE       1
I__146/O                                          gio2CtrlBuf                    0              2377  RISE       1
I__147/I                                          GlobalMux                      0              2377  RISE       1
I__147/O                                          GlobalMux                    155              2532  RISE       1
I__149/I                                          ClkMux                         0              2532  RISE       1
I__149/O                                          ClkMux                       309              2841  RISE       1
toggle_LC_31_13_3/clk                             LogicCell40_SEQ_MODE_1000      0              2841  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
toggle_LC_31_13_3/lcout         LogicCell40_SEQ_MODE_1000    541              3383   +INF  RISE       9
I__153/I                        Odrv4                          0              3383   +INF  RISE       1
I__153/O                        Odrv4                        352              3734   +INF  RISE       1
I__156/I                        IoSpan4Mux                     0              3734   +INF  RISE       1
I__156/O                        IoSpan4Mux                   288              4022   +INF  RISE       1
I__159/I                        IoSpan4Mux                     0              4022   +INF  RISE       1
I__159/O                        IoSpan4Mux                   288              4311   +INF  RISE       1
I__164/I                        IoSpan4Mux                     0              4311   +INF  RISE       1
I__164/O                        IoSpan4Mux                   288              4599   +INF  RISE       1
I__168/I                        IoSpan4Mux                     0              4599   +INF  RISE       1
I__168/O                        IoSpan4Mux                   288              4887   +INF  RISE       1
I__172/I                        LocalMux                       0              4887   +INF  RISE       1
I__172/O                        LocalMux                     330              5218   +INF  RISE       1
I__175/I                        IoInMux                        0              5218   +INF  RISE       1
I__175/O                        IoInMux                      260              5478   +INF  RISE       1
led2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5478   +INF  RISE       1
led2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7721   +INF  FALL       1
led2_obuf_iopad/DIN             IO_PAD                         0              7721   +INF  FALL       1
led2_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488             10209   +INF  FALL       1
led2                            test                           0             10209   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

