

================================================================
== Vitis HLS Report for 'bicg_Pipeline_lprd_1'
================================================================
* Date:           Fri Feb 21 05:20:37 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        bicg
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.344 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  10.250 us|  10.250 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     2048|     2048|        33|         32|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 32, D = 33, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 36 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %lprd_2"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i"   --->   Operation 42 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_2"   --->   Operation 43 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.59ns)   --->   "%icmp_ln13 = icmp_eq  i7 %i_2, i7 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:13]   --->   Operation 45 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 46 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln13 = add i7 %i_2, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:13]   --->   Operation 47 'add' 'add_ln13' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %lprd_2.split, void %lp2.preheader.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:13]   --->   Operation 48 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i_2"   --->   Operation 49 'zext' 'i_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 50 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i12 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 51 'zext' 'zext_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 52 'getelementptr' 'A_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln19 = or i12 %tmp, i12 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 53 'or' 'or_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i12 %or_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 54 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln19_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 55 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_addr = getelementptr i32 %p, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:14]   --->   Operation 56 'getelementptr' 'p_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (0.69ns)   --->   "%p_load = load i6 %p_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:14]   --->   Operation 57 'load' 'p_load' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i32 %r, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:15]   --->   Operation 58 'getelementptr' 'r_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (0.69ns)   --->   "%r_load = load i6 %r_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:15]   --->   Operation 59 'load' 'r_load' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%buff_s_out_addr = getelementptr i32 %buff_s_out, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:16]   --->   Operation 60 'getelementptr' 'buff_s_out_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 0, i6 %buff_s_out_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:16]   --->   Operation 61 'store' 'store_ln16' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%buff_q_out_addr = getelementptr i32 %buff_q_out, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:17]   --->   Operation 62 'getelementptr' 'buff_q_out_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 0, i6 %buff_q_out_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:17]   --->   Operation 63 'store' 'store_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 64 [2/2] (1.64ns)   --->   "%A_load = load i12 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 64 'load' 'A_load' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 65 [2/2] (1.64ns)   --->   "%A_load_1 = load i12 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 65 'load' 'A_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln13 = store i7 %add_ln13, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:13]   --->   Operation 66 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.38>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 581 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln19_1 = or i12 %tmp, i12 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 67 'or' 'or_ln19_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i12 %or_ln19_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 68 'zext' 'zext_ln19_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln19_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 69 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln19_2 = or i12 %tmp, i12 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 70 'or' 'or_ln19_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i12 %or_ln19_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 71 'zext' 'zext_ln19_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln19_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 72 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 73 [1/2] (0.69ns)   --->   "%p_load = load i6 %p_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:14]   --->   Operation 73 'load' 'p_load' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %p_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:14]   --->   Operation 74 'bitcast' 'bitcast_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%buff_p_addr = getelementptr i32 %buff_p, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:14]   --->   Operation 75 'getelementptr' 'buff_p_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.69ns)   --->   "%store_ln14 = store i32 %bitcast_ln14, i6 %buff_p_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:14]   --->   Operation 76 'store' 'store_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 77 [1/2] (0.69ns)   --->   "%r_load = load i6 %r_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:15]   --->   Operation 77 'load' 'r_load' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %r_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:15]   --->   Operation 78 'bitcast' 'bitcast_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%buff_r_addr = getelementptr i32 %buff_r, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:15]   --->   Operation 79 'getelementptr' 'buff_r_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %bitcast_ln15, i6 %buff_r_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:15]   --->   Operation 80 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 81 [1/2] (1.64ns)   --->   "%A_load = load i12 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 81 'load' 'A_load' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 82 'bitcast' 'bitcast_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%buff_A_0_addr = getelementptr i32 %buff_A_0, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 83 'getelementptr' 'buff_A_0_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i6 %buff_A_0_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 84 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 85 [1/2] (1.64ns)   --->   "%A_load_1 = load i12 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 85 'load' 'A_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i32 %A_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 86 'bitcast' 'bitcast_ln19_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 87 'getelementptr' 'buff_A_1_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i6 %buff_A_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 88 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 89 [2/2] (1.64ns)   --->   "%A_load_2 = load i12 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 89 'load' 'A_load_2' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 90 [2/2] (1.64ns)   --->   "%A_load_3 = load i12 %A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 90 'load' 'A_load_3' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln19_3 = or i12 %tmp, i12 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 91 'or' 'or_ln19_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i12 %or_ln19_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 92 'zext' 'zext_ln19_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln19_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 93 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln19_4 = or i12 %tmp, i12 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 94 'or' 'or_ln19_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i12 %or_ln19_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 95 'zext' 'zext_ln19_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln19_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 96 'getelementptr' 'A_addr_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 97 [1/2] (1.64ns)   --->   "%A_load_2 = load i12 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 97 'load' 'A_load_2' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln19_2 = bitcast i32 %A_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 98 'bitcast' 'bitcast_ln19_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%buff_A_2_addr = getelementptr i32 %buff_A_2, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 99 'getelementptr' 'buff_A_2_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_2, i6 %buff_A_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 100 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 101 [1/2] (1.64ns)   --->   "%A_load_3 = load i12 %A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 101 'load' 'A_load_3' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln19_3 = bitcast i32 %A_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 102 'bitcast' 'bitcast_ln19_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%buff_A_3_addr = getelementptr i32 %buff_A_3, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 103 'getelementptr' 'buff_A_3_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_3, i6 %buff_A_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 104 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 105 [2/2] (1.64ns)   --->   "%A_load_4 = load i12 %A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 105 'load' 'A_load_4' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 106 [2/2] (1.64ns)   --->   "%A_load_5 = load i12 %A_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 106 'load' 'A_load_5' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln19_5 = or i12 %tmp, i12 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 107 'or' 'or_ln19_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i12 %or_ln19_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 108 'zext' 'zext_ln19_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln19_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 109 'getelementptr' 'A_addr_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln19_6 = or i12 %tmp, i12 7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 110 'or' 'or_ln19_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln19_7 = zext i12 %or_ln19_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 111 'zext' 'zext_ln19_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln19_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 112 'getelementptr' 'A_addr_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 113 [1/2] (1.64ns)   --->   "%A_load_4 = load i12 %A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 113 'load' 'A_load_4' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln19_4 = bitcast i32 %A_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 114 'bitcast' 'bitcast_ln19_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%buff_A_4_addr = getelementptr i32 %buff_A_4, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 115 'getelementptr' 'buff_A_4_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_4, i6 %buff_A_4_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 116 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 117 [1/2] (1.64ns)   --->   "%A_load_5 = load i12 %A_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 117 'load' 'A_load_5' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln19_5 = bitcast i32 %A_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 118 'bitcast' 'bitcast_ln19_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%buff_A_5_addr = getelementptr i32 %buff_A_5, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 119 'getelementptr' 'buff_A_5_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_5, i6 %buff_A_5_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 120 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 121 [2/2] (1.64ns)   --->   "%A_load_6 = load i12 %A_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 121 'load' 'A_load_6' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 122 [2/2] (1.64ns)   --->   "%A_load_7 = load i12 %A_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 122 'load' 'A_load_7' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%or_ln19_7 = or i12 %tmp, i12 8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 123 'or' 'or_ln19_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln19_8 = zext i12 %or_ln19_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 124 'zext' 'zext_ln19_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 %zext_ln19_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 125 'getelementptr' 'A_addr_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln19_8 = or i12 %tmp, i12 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 126 'or' 'or_ln19_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln19_9 = zext i12 %or_ln19_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 127 'zext' 'zext_ln19_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 %zext_ln19_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 128 'getelementptr' 'A_addr_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 129 [1/2] (1.64ns)   --->   "%A_load_6 = load i12 %A_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 129 'load' 'A_load_6' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln19_6 = bitcast i32 %A_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 130 'bitcast' 'bitcast_ln19_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%buff_A_6_addr = getelementptr i32 %buff_A_6, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 131 'getelementptr' 'buff_A_6_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_6, i6 %buff_A_6_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 132 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 133 [1/2] (1.64ns)   --->   "%A_load_7 = load i12 %A_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 133 'load' 'A_load_7' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln19_7 = bitcast i32 %A_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 134 'bitcast' 'bitcast_ln19_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%buff_A_7_addr = getelementptr i32 %buff_A_7, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 135 'getelementptr' 'buff_A_7_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_7, i6 %buff_A_7_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 136 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 137 [2/2] (1.64ns)   --->   "%A_load_8 = load i12 %A_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 137 'load' 'A_load_8' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 138 [2/2] (1.64ns)   --->   "%A_load_9 = load i12 %A_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 138 'load' 'A_load_9' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%or_ln19_9 = or i12 %tmp, i12 10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 139 'or' 'or_ln19_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln19_10 = zext i12 %or_ln19_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 140 'zext' 'zext_ln19_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i32 %A, i64 0, i64 %zext_ln19_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 141 'getelementptr' 'A_addr_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%or_ln19_10 = or i12 %tmp, i12 11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 142 'or' 'or_ln19_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln19_11 = zext i12 %or_ln19_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 143 'zext' 'zext_ln19_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i32 %A, i64 0, i64 %zext_ln19_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 144 'getelementptr' 'A_addr_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 145 [1/2] (1.64ns)   --->   "%A_load_8 = load i12 %A_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 145 'load' 'A_load_8' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln19_8 = bitcast i32 %A_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 146 'bitcast' 'bitcast_ln19_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%buff_A_8_addr = getelementptr i32 %buff_A_8, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 147 'getelementptr' 'buff_A_8_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_8, i6 %buff_A_8_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 148 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 149 [1/2] (1.64ns)   --->   "%A_load_9 = load i12 %A_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 149 'load' 'A_load_9' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%bitcast_ln19_9 = bitcast i32 %A_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 150 'bitcast' 'bitcast_ln19_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%buff_A_9_addr = getelementptr i32 %buff_A_9, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 151 'getelementptr' 'buff_A_9_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_9, i6 %buff_A_9_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 152 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 153 [2/2] (1.64ns)   --->   "%A_load_10 = load i12 %A_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 153 'load' 'A_load_10' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 154 [2/2] (1.64ns)   --->   "%A_load_11 = load i12 %A_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 154 'load' 'A_load_11' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%or_ln19_11 = or i12 %tmp, i12 12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 155 'or' 'or_ln19_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln19_12 = zext i12 %or_ln19_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 156 'zext' 'zext_ln19_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i32 %A, i64 0, i64 %zext_ln19_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 157 'getelementptr' 'A_addr_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%or_ln19_12 = or i12 %tmp, i12 13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 158 'or' 'or_ln19_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln19_13 = zext i12 %or_ln19_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 159 'zext' 'zext_ln19_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i32 %A, i64 0, i64 %zext_ln19_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 160 'getelementptr' 'A_addr_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 161 [1/2] (1.64ns)   --->   "%A_load_10 = load i12 %A_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 161 'load' 'A_load_10' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%bitcast_ln19_10 = bitcast i32 %A_load_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 162 'bitcast' 'bitcast_ln19_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%buff_A_10_addr = getelementptr i32 %buff_A_10, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 163 'getelementptr' 'buff_A_10_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_10, i6 %buff_A_10_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 164 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 165 [1/2] (1.64ns)   --->   "%A_load_11 = load i12 %A_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 165 'load' 'A_load_11' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln19_11 = bitcast i32 %A_load_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 166 'bitcast' 'bitcast_ln19_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%buff_A_11_addr = getelementptr i32 %buff_A_11, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 167 'getelementptr' 'buff_A_11_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_11, i6 %buff_A_11_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 168 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 169 [2/2] (1.64ns)   --->   "%A_load_12 = load i12 %A_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 169 'load' 'A_load_12' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 170 [2/2] (1.64ns)   --->   "%A_load_13 = load i12 %A_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 170 'load' 'A_load_13' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%or_ln19_13 = or i12 %tmp, i12 14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 171 'or' 'or_ln19_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln19_14 = zext i12 %or_ln19_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 172 'zext' 'zext_ln19_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i32 %A, i64 0, i64 %zext_ln19_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 173 'getelementptr' 'A_addr_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%or_ln19_14 = or i12 %tmp, i12 15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 174 'or' 'or_ln19_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln19_15 = zext i12 %or_ln19_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 175 'zext' 'zext_ln19_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i32 %A, i64 0, i64 %zext_ln19_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 176 'getelementptr' 'A_addr_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 177 [1/2] (1.64ns)   --->   "%A_load_12 = load i12 %A_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 177 'load' 'A_load_12' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%bitcast_ln19_12 = bitcast i32 %A_load_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 178 'bitcast' 'bitcast_ln19_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%buff_A_12_addr = getelementptr i32 %buff_A_12, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 179 'getelementptr' 'buff_A_12_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_12, i6 %buff_A_12_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 180 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 181 [1/2] (1.64ns)   --->   "%A_load_13 = load i12 %A_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 181 'load' 'A_load_13' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%bitcast_ln19_13 = bitcast i32 %A_load_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 182 'bitcast' 'bitcast_ln19_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%buff_A_13_addr = getelementptr i32 %buff_A_13, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 183 'getelementptr' 'buff_A_13_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_13, i6 %buff_A_13_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 184 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 185 [2/2] (1.64ns)   --->   "%A_load_14 = load i12 %A_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 185 'load' 'A_load_14' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 186 [2/2] (1.64ns)   --->   "%A_load_15 = load i12 %A_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 186 'load' 'A_load_15' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%or_ln19_15 = or i12 %tmp, i12 16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 187 'or' 'or_ln19_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln19_16 = zext i12 %or_ln19_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 188 'zext' 'zext_ln19_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i32 %A, i64 0, i64 %zext_ln19_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 189 'getelementptr' 'A_addr_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%or_ln19_16 = or i12 %tmp, i12 17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 190 'or' 'or_ln19_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln19_17 = zext i12 %or_ln19_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 191 'zext' 'zext_ln19_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i32 %A, i64 0, i64 %zext_ln19_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 192 'getelementptr' 'A_addr_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 193 [1/2] (1.64ns)   --->   "%A_load_14 = load i12 %A_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 193 'load' 'A_load_14' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln19_14 = bitcast i32 %A_load_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 194 'bitcast' 'bitcast_ln19_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%buff_A_14_addr = getelementptr i32 %buff_A_14, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 195 'getelementptr' 'buff_A_14_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_14, i6 %buff_A_14_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 196 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 197 [1/2] (1.64ns)   --->   "%A_load_15 = load i12 %A_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 197 'load' 'A_load_15' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%bitcast_ln19_15 = bitcast i32 %A_load_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 198 'bitcast' 'bitcast_ln19_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%buff_A_15_addr = getelementptr i32 %buff_A_15, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 199 'getelementptr' 'buff_A_15_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_15, i6 %buff_A_15_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 200 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 201 [2/2] (1.64ns)   --->   "%A_load_16 = load i12 %A_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 201 'load' 'A_load_16' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 202 [2/2] (1.64ns)   --->   "%A_load_17 = load i12 %A_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 202 'load' 'A_load_17' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 10 <SV = 9> <Delay = 2.34>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%or_ln19_17 = or i12 %tmp, i12 18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 203 'or' 'or_ln19_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln19_18 = zext i12 %or_ln19_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 204 'zext' 'zext_ln19_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i32 %A, i64 0, i64 %zext_ln19_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 205 'getelementptr' 'A_addr_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%or_ln19_18 = or i12 %tmp, i12 19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 206 'or' 'or_ln19_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln19_19 = zext i12 %or_ln19_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 207 'zext' 'zext_ln19_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr i32 %A, i64 0, i64 %zext_ln19_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 208 'getelementptr' 'A_addr_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 209 [1/2] (1.64ns)   --->   "%A_load_16 = load i12 %A_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 209 'load' 'A_load_16' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln19_16 = bitcast i32 %A_load_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 210 'bitcast' 'bitcast_ln19_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%buff_A_16_addr = getelementptr i32 %buff_A_16, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 211 'getelementptr' 'buff_A_16_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_16, i6 %buff_A_16_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 212 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 213 [1/2] (1.64ns)   --->   "%A_load_17 = load i12 %A_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 213 'load' 'A_load_17' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%bitcast_ln19_17 = bitcast i32 %A_load_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 214 'bitcast' 'bitcast_ln19_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%buff_A_17_addr = getelementptr i32 %buff_A_17, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 215 'getelementptr' 'buff_A_17_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_17, i6 %buff_A_17_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 216 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 217 [2/2] (1.64ns)   --->   "%A_load_18 = load i12 %A_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 217 'load' 'A_load_18' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 218 [2/2] (1.64ns)   --->   "%A_load_19 = load i12 %A_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 218 'load' 'A_load_19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%or_ln19_19 = or i12 %tmp, i12 20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 219 'or' 'or_ln19_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln19_20 = zext i12 %or_ln19_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 220 'zext' 'zext_ln19_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%A_addr_20 = getelementptr i32 %A, i64 0, i64 %zext_ln19_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 221 'getelementptr' 'A_addr_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%or_ln19_20 = or i12 %tmp, i12 21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 222 'or' 'or_ln19_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln19_21 = zext i12 %or_ln19_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 223 'zext' 'zext_ln19_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%A_addr_21 = getelementptr i32 %A, i64 0, i64 %zext_ln19_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 224 'getelementptr' 'A_addr_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 225 [1/2] (1.64ns)   --->   "%A_load_18 = load i12 %A_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 225 'load' 'A_load_18' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln19_18 = bitcast i32 %A_load_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 226 'bitcast' 'bitcast_ln19_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%buff_A_18_addr = getelementptr i32 %buff_A_18, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 227 'getelementptr' 'buff_A_18_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_18, i6 %buff_A_18_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 228 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 229 [1/2] (1.64ns)   --->   "%A_load_19 = load i12 %A_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 229 'load' 'A_load_19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%bitcast_ln19_19 = bitcast i32 %A_load_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 230 'bitcast' 'bitcast_ln19_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%buff_A_19_addr = getelementptr i32 %buff_A_19, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 231 'getelementptr' 'buff_A_19_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_19, i6 %buff_A_19_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 232 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 233 [2/2] (1.64ns)   --->   "%A_load_20 = load i12 %A_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 233 'load' 'A_load_20' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 234 [2/2] (1.64ns)   --->   "%A_load_21 = load i12 %A_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 234 'load' 'A_load_21' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%or_ln19_21 = or i12 %tmp, i12 22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 235 'or' 'or_ln19_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln19_22 = zext i12 %or_ln19_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 236 'zext' 'zext_ln19_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%A_addr_22 = getelementptr i32 %A, i64 0, i64 %zext_ln19_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 237 'getelementptr' 'A_addr_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%or_ln19_22 = or i12 %tmp, i12 23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 238 'or' 'or_ln19_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln19_23 = zext i12 %or_ln19_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 239 'zext' 'zext_ln19_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%A_addr_23 = getelementptr i32 %A, i64 0, i64 %zext_ln19_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 240 'getelementptr' 'A_addr_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 241 [1/2] (1.64ns)   --->   "%A_load_20 = load i12 %A_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 241 'load' 'A_load_20' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%bitcast_ln19_20 = bitcast i32 %A_load_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 242 'bitcast' 'bitcast_ln19_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%buff_A_20_addr = getelementptr i32 %buff_A_20, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 243 'getelementptr' 'buff_A_20_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_20, i6 %buff_A_20_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 244 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 245 [1/2] (1.64ns)   --->   "%A_load_21 = load i12 %A_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 245 'load' 'A_load_21' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%bitcast_ln19_21 = bitcast i32 %A_load_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 246 'bitcast' 'bitcast_ln19_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%buff_A_21_addr = getelementptr i32 %buff_A_21, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 247 'getelementptr' 'buff_A_21_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_21, i6 %buff_A_21_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 248 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 249 [2/2] (1.64ns)   --->   "%A_load_22 = load i12 %A_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 249 'load' 'A_load_22' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 250 [2/2] (1.64ns)   --->   "%A_load_23 = load i12 %A_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 250 'load' 'A_load_23' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln19_23 = or i12 %tmp, i12 24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 251 'or' 'or_ln19_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln19_24 = zext i12 %or_ln19_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 252 'zext' 'zext_ln19_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%A_addr_24 = getelementptr i32 %A, i64 0, i64 %zext_ln19_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 253 'getelementptr' 'A_addr_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "%or_ln19_24 = or i12 %tmp, i12 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 254 'or' 'or_ln19_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln19_25 = zext i12 %or_ln19_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 255 'zext' 'zext_ln19_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 256 [1/1] (0.00ns)   --->   "%A_addr_25 = getelementptr i32 %A, i64 0, i64 %zext_ln19_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 256 'getelementptr' 'A_addr_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 257 [1/2] (1.64ns)   --->   "%A_load_22 = load i12 %A_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 257 'load' 'A_load_22' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 258 [1/1] (0.00ns)   --->   "%bitcast_ln19_22 = bitcast i32 %A_load_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 258 'bitcast' 'bitcast_ln19_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 259 [1/1] (0.00ns)   --->   "%buff_A_22_addr = getelementptr i32 %buff_A_22, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 259 'getelementptr' 'buff_A_22_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 260 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_22, i6 %buff_A_22_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 260 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 261 [1/2] (1.64ns)   --->   "%A_load_23 = load i12 %A_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 261 'load' 'A_load_23' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 262 [1/1] (0.00ns)   --->   "%bitcast_ln19_23 = bitcast i32 %A_load_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 262 'bitcast' 'bitcast_ln19_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 263 [1/1] (0.00ns)   --->   "%buff_A_23_addr = getelementptr i32 %buff_A_23, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 263 'getelementptr' 'buff_A_23_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 264 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_23, i6 %buff_A_23_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 264 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 265 [2/2] (1.64ns)   --->   "%A_load_24 = load i12 %A_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 265 'load' 'A_load_24' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 266 [2/2] (1.64ns)   --->   "%A_load_25 = load i12 %A_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 266 'load' 'A_load_25' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 267 [1/1] (0.00ns)   --->   "%or_ln19_25 = or i12 %tmp, i12 26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 267 'or' 'or_ln19_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln19_26 = zext i12 %or_ln19_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 268 'zext' 'zext_ln19_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%A_addr_26 = getelementptr i32 %A, i64 0, i64 %zext_ln19_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 269 'getelementptr' 'A_addr_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "%or_ln19_26 = or i12 %tmp, i12 27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 270 'or' 'or_ln19_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln19_27 = zext i12 %or_ln19_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 271 'zext' 'zext_ln19_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%A_addr_27 = getelementptr i32 %A, i64 0, i64 %zext_ln19_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 272 'getelementptr' 'A_addr_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 273 [1/2] (1.64ns)   --->   "%A_load_24 = load i12 %A_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 273 'load' 'A_load_24' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 274 [1/1] (0.00ns)   --->   "%bitcast_ln19_24 = bitcast i32 %A_load_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 274 'bitcast' 'bitcast_ln19_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 275 [1/1] (0.00ns)   --->   "%buff_A_24_addr = getelementptr i32 %buff_A_24, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 275 'getelementptr' 'buff_A_24_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 276 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_24, i6 %buff_A_24_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 276 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 277 [1/2] (1.64ns)   --->   "%A_load_25 = load i12 %A_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 277 'load' 'A_load_25' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 278 [1/1] (0.00ns)   --->   "%bitcast_ln19_25 = bitcast i32 %A_load_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 278 'bitcast' 'bitcast_ln19_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 279 [1/1] (0.00ns)   --->   "%buff_A_25_addr = getelementptr i32 %buff_A_25, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 279 'getelementptr' 'buff_A_25_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 280 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_25, i6 %buff_A_25_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 280 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 281 [2/2] (1.64ns)   --->   "%A_load_26 = load i12 %A_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 281 'load' 'A_load_26' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 282 [2/2] (1.64ns)   --->   "%A_load_27 = load i12 %A_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 282 'load' 'A_load_27' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 2.34>
ST_15 : Operation 283 [1/1] (0.00ns)   --->   "%or_ln19_27 = or i12 %tmp, i12 28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 283 'or' 'or_ln19_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln19_28 = zext i12 %or_ln19_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 284 'zext' 'zext_ln19_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 285 [1/1] (0.00ns)   --->   "%A_addr_28 = getelementptr i32 %A, i64 0, i64 %zext_ln19_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 285 'getelementptr' 'A_addr_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 286 [1/1] (0.00ns)   --->   "%or_ln19_28 = or i12 %tmp, i12 29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 286 'or' 'or_ln19_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln19_29 = zext i12 %or_ln19_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 287 'zext' 'zext_ln19_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 288 [1/1] (0.00ns)   --->   "%A_addr_29 = getelementptr i32 %A, i64 0, i64 %zext_ln19_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 288 'getelementptr' 'A_addr_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 289 [1/2] (1.64ns)   --->   "%A_load_26 = load i12 %A_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 289 'load' 'A_load_26' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln19_26 = bitcast i32 %A_load_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 290 'bitcast' 'bitcast_ln19_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 291 [1/1] (0.00ns)   --->   "%buff_A_26_addr = getelementptr i32 %buff_A_26, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 291 'getelementptr' 'buff_A_26_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 292 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_26, i6 %buff_A_26_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 292 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 293 [1/2] (1.64ns)   --->   "%A_load_27 = load i12 %A_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 293 'load' 'A_load_27' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 294 [1/1] (0.00ns)   --->   "%bitcast_ln19_27 = bitcast i32 %A_load_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 294 'bitcast' 'bitcast_ln19_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%buff_A_27_addr = getelementptr i32 %buff_A_27, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 295 'getelementptr' 'buff_A_27_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 296 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_27, i6 %buff_A_27_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 296 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 297 [2/2] (1.64ns)   --->   "%A_load_28 = load i12 %A_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 297 'load' 'A_load_28' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 298 [2/2] (1.64ns)   --->   "%A_load_29 = load i12 %A_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 298 'load' 'A_load_29' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 299 [1/1] (0.00ns)   --->   "%or_ln19_29 = or i12 %tmp, i12 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 299 'or' 'or_ln19_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln19_30 = zext i12 %or_ln19_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 300 'zext' 'zext_ln19_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 301 [1/1] (0.00ns)   --->   "%A_addr_30 = getelementptr i32 %A, i64 0, i64 %zext_ln19_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 301 'getelementptr' 'A_addr_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 302 [1/1] (0.00ns)   --->   "%or_ln19_30 = or i12 %tmp, i12 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 302 'or' 'or_ln19_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln19_31 = zext i12 %or_ln19_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 303 'zext' 'zext_ln19_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 304 [1/1] (0.00ns)   --->   "%A_addr_31 = getelementptr i32 %A, i64 0, i64 %zext_ln19_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 304 'getelementptr' 'A_addr_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 305 [1/2] (1.64ns)   --->   "%A_load_28 = load i12 %A_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 305 'load' 'A_load_28' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 306 [1/1] (0.00ns)   --->   "%bitcast_ln19_28 = bitcast i32 %A_load_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 306 'bitcast' 'bitcast_ln19_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 307 [1/1] (0.00ns)   --->   "%buff_A_28_addr = getelementptr i32 %buff_A_28, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 307 'getelementptr' 'buff_A_28_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 308 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_28, i6 %buff_A_28_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 308 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 309 [1/2] (1.64ns)   --->   "%A_load_29 = load i12 %A_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 309 'load' 'A_load_29' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%bitcast_ln19_29 = bitcast i32 %A_load_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 310 'bitcast' 'bitcast_ln19_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 311 [1/1] (0.00ns)   --->   "%buff_A_29_addr = getelementptr i32 %buff_A_29, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 311 'getelementptr' 'buff_A_29_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 312 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_29, i6 %buff_A_29_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 312 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 313 [2/2] (1.64ns)   --->   "%A_load_30 = load i12 %A_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 313 'load' 'A_load_30' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 314 [2/2] (1.64ns)   --->   "%A_load_31 = load i12 %A_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 314 'load' 'A_load_31' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 2.34>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "%or_ln19_31 = or i12 %tmp, i12 32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 315 'or' 'or_ln19_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln19_32 = zext i12 %or_ln19_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 316 'zext' 'zext_ln19_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 317 [1/1] (0.00ns)   --->   "%A_addr_32 = getelementptr i32 %A, i64 0, i64 %zext_ln19_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 317 'getelementptr' 'A_addr_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 318 [1/1] (0.00ns)   --->   "%or_ln19_32 = or i12 %tmp, i12 33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 318 'or' 'or_ln19_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln19_33 = zext i12 %or_ln19_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 319 'zext' 'zext_ln19_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 320 [1/1] (0.00ns)   --->   "%A_addr_33 = getelementptr i32 %A, i64 0, i64 %zext_ln19_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 320 'getelementptr' 'A_addr_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 321 [1/2] (1.64ns)   --->   "%A_load_30 = load i12 %A_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 321 'load' 'A_load_30' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 322 [1/1] (0.00ns)   --->   "%bitcast_ln19_30 = bitcast i32 %A_load_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 322 'bitcast' 'bitcast_ln19_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 323 [1/1] (0.00ns)   --->   "%buff_A_30_addr = getelementptr i32 %buff_A_30, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 323 'getelementptr' 'buff_A_30_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 324 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_30, i6 %buff_A_30_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 324 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 325 [1/2] (1.64ns)   --->   "%A_load_31 = load i12 %A_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 325 'load' 'A_load_31' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln19_31 = bitcast i32 %A_load_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 326 'bitcast' 'bitcast_ln19_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 327 [1/1] (0.00ns)   --->   "%buff_A_31_addr = getelementptr i32 %buff_A_31, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 327 'getelementptr' 'buff_A_31_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 328 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_31, i6 %buff_A_31_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 328 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 329 [2/2] (1.64ns)   --->   "%A_load_32 = load i12 %A_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 329 'load' 'A_load_32' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 330 [2/2] (1.64ns)   --->   "%A_load_33 = load i12 %A_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 330 'load' 'A_load_33' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 2.34>
ST_18 : Operation 331 [1/1] (0.00ns)   --->   "%or_ln19_33 = or i12 %tmp, i12 34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 331 'or' 'or_ln19_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln19_34 = zext i12 %or_ln19_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 332 'zext' 'zext_ln19_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 333 [1/1] (0.00ns)   --->   "%A_addr_34 = getelementptr i32 %A, i64 0, i64 %zext_ln19_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 333 'getelementptr' 'A_addr_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 334 [1/1] (0.00ns)   --->   "%or_ln19_34 = or i12 %tmp, i12 35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 334 'or' 'or_ln19_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln19_35 = zext i12 %or_ln19_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 335 'zext' 'zext_ln19_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 336 [1/1] (0.00ns)   --->   "%A_addr_35 = getelementptr i32 %A, i64 0, i64 %zext_ln19_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 336 'getelementptr' 'A_addr_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 337 [1/2] (1.64ns)   --->   "%A_load_32 = load i12 %A_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 337 'load' 'A_load_32' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 338 [1/1] (0.00ns)   --->   "%bitcast_ln19_32 = bitcast i32 %A_load_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 338 'bitcast' 'bitcast_ln19_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 339 [1/1] (0.00ns)   --->   "%buff_A_32_addr = getelementptr i32 %buff_A_32, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 339 'getelementptr' 'buff_A_32_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 340 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_32, i6 %buff_A_32_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 340 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 341 [1/2] (1.64ns)   --->   "%A_load_33 = load i12 %A_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 341 'load' 'A_load_33' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 342 [1/1] (0.00ns)   --->   "%bitcast_ln19_33 = bitcast i32 %A_load_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 342 'bitcast' 'bitcast_ln19_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 343 [1/1] (0.00ns)   --->   "%buff_A_33_addr = getelementptr i32 %buff_A_33, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 343 'getelementptr' 'buff_A_33_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 344 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_33, i6 %buff_A_33_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 344 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 345 [2/2] (1.64ns)   --->   "%A_load_34 = load i12 %A_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 345 'load' 'A_load_34' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 346 [2/2] (1.64ns)   --->   "%A_load_35 = load i12 %A_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 346 'load' 'A_load_35' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 19 <SV = 18> <Delay = 2.34>
ST_19 : Operation 347 [1/1] (0.00ns)   --->   "%or_ln19_35 = or i12 %tmp, i12 36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 347 'or' 'or_ln19_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln19_36 = zext i12 %or_ln19_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 348 'zext' 'zext_ln19_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 349 [1/1] (0.00ns)   --->   "%A_addr_36 = getelementptr i32 %A, i64 0, i64 %zext_ln19_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 349 'getelementptr' 'A_addr_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 350 [1/1] (0.00ns)   --->   "%or_ln19_36 = or i12 %tmp, i12 37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 350 'or' 'or_ln19_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln19_37 = zext i12 %or_ln19_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 351 'zext' 'zext_ln19_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 352 [1/1] (0.00ns)   --->   "%A_addr_37 = getelementptr i32 %A, i64 0, i64 %zext_ln19_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 352 'getelementptr' 'A_addr_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 353 [1/2] (1.64ns)   --->   "%A_load_34 = load i12 %A_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 353 'load' 'A_load_34' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 354 [1/1] (0.00ns)   --->   "%bitcast_ln19_34 = bitcast i32 %A_load_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 354 'bitcast' 'bitcast_ln19_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 355 [1/1] (0.00ns)   --->   "%buff_A_34_addr = getelementptr i32 %buff_A_34, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 355 'getelementptr' 'buff_A_34_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 356 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_34, i6 %buff_A_34_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 356 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 357 [1/2] (1.64ns)   --->   "%A_load_35 = load i12 %A_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 357 'load' 'A_load_35' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "%bitcast_ln19_35 = bitcast i32 %A_load_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 358 'bitcast' 'bitcast_ln19_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 359 [1/1] (0.00ns)   --->   "%buff_A_35_addr = getelementptr i32 %buff_A_35, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 359 'getelementptr' 'buff_A_35_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 360 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_35, i6 %buff_A_35_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 360 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 361 [2/2] (1.64ns)   --->   "%A_load_36 = load i12 %A_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 361 'load' 'A_load_36' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 362 [2/2] (1.64ns)   --->   "%A_load_37 = load i12 %A_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 362 'load' 'A_load_37' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 2.34>
ST_20 : Operation 363 [1/1] (0.00ns)   --->   "%or_ln19_37 = or i12 %tmp, i12 38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 363 'or' 'or_ln19_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln19_38 = zext i12 %or_ln19_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 364 'zext' 'zext_ln19_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 365 [1/1] (0.00ns)   --->   "%A_addr_38 = getelementptr i32 %A, i64 0, i64 %zext_ln19_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 365 'getelementptr' 'A_addr_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 366 [1/1] (0.00ns)   --->   "%or_ln19_38 = or i12 %tmp, i12 39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 366 'or' 'or_ln19_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln19_39 = zext i12 %or_ln19_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 367 'zext' 'zext_ln19_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 368 [1/1] (0.00ns)   --->   "%A_addr_39 = getelementptr i32 %A, i64 0, i64 %zext_ln19_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 368 'getelementptr' 'A_addr_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 369 [1/2] (1.64ns)   --->   "%A_load_36 = load i12 %A_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 369 'load' 'A_load_36' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 370 [1/1] (0.00ns)   --->   "%bitcast_ln19_36 = bitcast i32 %A_load_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 370 'bitcast' 'bitcast_ln19_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 371 [1/1] (0.00ns)   --->   "%buff_A_36_addr = getelementptr i32 %buff_A_36, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 371 'getelementptr' 'buff_A_36_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 372 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_36, i6 %buff_A_36_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 372 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 373 [1/2] (1.64ns)   --->   "%A_load_37 = load i12 %A_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 373 'load' 'A_load_37' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 374 [1/1] (0.00ns)   --->   "%bitcast_ln19_37 = bitcast i32 %A_load_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 374 'bitcast' 'bitcast_ln19_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 375 [1/1] (0.00ns)   --->   "%buff_A_37_addr = getelementptr i32 %buff_A_37, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 375 'getelementptr' 'buff_A_37_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 376 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_37, i6 %buff_A_37_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 376 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 377 [2/2] (1.64ns)   --->   "%A_load_38 = load i12 %A_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 377 'load' 'A_load_38' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 378 [2/2] (1.64ns)   --->   "%A_load_39 = load i12 %A_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 378 'load' 'A_load_39' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 379 [1/1] (0.00ns)   --->   "%or_ln19_39 = or i12 %tmp, i12 40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 379 'or' 'or_ln19_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln19_40 = zext i12 %or_ln19_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 380 'zext' 'zext_ln19_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 381 [1/1] (0.00ns)   --->   "%A_addr_40 = getelementptr i32 %A, i64 0, i64 %zext_ln19_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 381 'getelementptr' 'A_addr_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 382 [1/1] (0.00ns)   --->   "%or_ln19_40 = or i12 %tmp, i12 41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 382 'or' 'or_ln19_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln19_41 = zext i12 %or_ln19_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 383 'zext' 'zext_ln19_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 384 [1/1] (0.00ns)   --->   "%A_addr_41 = getelementptr i32 %A, i64 0, i64 %zext_ln19_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 384 'getelementptr' 'A_addr_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 385 [1/2] (1.64ns)   --->   "%A_load_38 = load i12 %A_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 385 'load' 'A_load_38' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 386 [1/1] (0.00ns)   --->   "%bitcast_ln19_38 = bitcast i32 %A_load_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 386 'bitcast' 'bitcast_ln19_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 387 [1/1] (0.00ns)   --->   "%buff_A_38_addr = getelementptr i32 %buff_A_38, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 387 'getelementptr' 'buff_A_38_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 388 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_38, i6 %buff_A_38_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 388 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 389 [1/2] (1.64ns)   --->   "%A_load_39 = load i12 %A_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 389 'load' 'A_load_39' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 390 [1/1] (0.00ns)   --->   "%bitcast_ln19_39 = bitcast i32 %A_load_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 390 'bitcast' 'bitcast_ln19_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 391 [1/1] (0.00ns)   --->   "%buff_A_39_addr = getelementptr i32 %buff_A_39, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 391 'getelementptr' 'buff_A_39_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 392 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_39, i6 %buff_A_39_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 392 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 393 [2/2] (1.64ns)   --->   "%A_load_40 = load i12 %A_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 393 'load' 'A_load_40' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 394 [2/2] (1.64ns)   --->   "%A_load_41 = load i12 %A_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 394 'load' 'A_load_41' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 395 [1/1] (0.00ns)   --->   "%or_ln19_41 = or i12 %tmp, i12 42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 395 'or' 'or_ln19_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln19_42 = zext i12 %or_ln19_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 396 'zext' 'zext_ln19_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 397 [1/1] (0.00ns)   --->   "%A_addr_42 = getelementptr i32 %A, i64 0, i64 %zext_ln19_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 397 'getelementptr' 'A_addr_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 398 [1/1] (0.00ns)   --->   "%or_ln19_42 = or i12 %tmp, i12 43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 398 'or' 'or_ln19_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln19_43 = zext i12 %or_ln19_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 399 'zext' 'zext_ln19_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 400 [1/1] (0.00ns)   --->   "%A_addr_43 = getelementptr i32 %A, i64 0, i64 %zext_ln19_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 400 'getelementptr' 'A_addr_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 401 [1/2] (1.64ns)   --->   "%A_load_40 = load i12 %A_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 401 'load' 'A_load_40' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 402 [1/1] (0.00ns)   --->   "%bitcast_ln19_40 = bitcast i32 %A_load_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 402 'bitcast' 'bitcast_ln19_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 403 [1/1] (0.00ns)   --->   "%buff_A_40_addr = getelementptr i32 %buff_A_40, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 403 'getelementptr' 'buff_A_40_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 404 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_40, i6 %buff_A_40_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 404 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 405 [1/2] (1.64ns)   --->   "%A_load_41 = load i12 %A_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 405 'load' 'A_load_41' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 406 [1/1] (0.00ns)   --->   "%bitcast_ln19_41 = bitcast i32 %A_load_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 406 'bitcast' 'bitcast_ln19_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 407 [1/1] (0.00ns)   --->   "%buff_A_41_addr = getelementptr i32 %buff_A_41, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 407 'getelementptr' 'buff_A_41_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 408 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_41, i6 %buff_A_41_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 408 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 409 [2/2] (1.64ns)   --->   "%A_load_42 = load i12 %A_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 409 'load' 'A_load_42' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 410 [2/2] (1.64ns)   --->   "%A_load_43 = load i12 %A_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 410 'load' 'A_load_43' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 411 [1/1] (0.00ns)   --->   "%or_ln19_43 = or i12 %tmp, i12 44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 411 'or' 'or_ln19_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln19_44 = zext i12 %or_ln19_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 412 'zext' 'zext_ln19_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 413 [1/1] (0.00ns)   --->   "%A_addr_44 = getelementptr i32 %A, i64 0, i64 %zext_ln19_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 413 'getelementptr' 'A_addr_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 414 [1/1] (0.00ns)   --->   "%or_ln19_44 = or i12 %tmp, i12 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 414 'or' 'or_ln19_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln19_45 = zext i12 %or_ln19_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 415 'zext' 'zext_ln19_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 416 [1/1] (0.00ns)   --->   "%A_addr_45 = getelementptr i32 %A, i64 0, i64 %zext_ln19_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 416 'getelementptr' 'A_addr_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 417 [1/2] (1.64ns)   --->   "%A_load_42 = load i12 %A_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 417 'load' 'A_load_42' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 418 [1/1] (0.00ns)   --->   "%bitcast_ln19_42 = bitcast i32 %A_load_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 418 'bitcast' 'bitcast_ln19_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 419 [1/1] (0.00ns)   --->   "%buff_A_42_addr = getelementptr i32 %buff_A_42, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 419 'getelementptr' 'buff_A_42_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 420 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_42, i6 %buff_A_42_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 420 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 421 [1/2] (1.64ns)   --->   "%A_load_43 = load i12 %A_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 421 'load' 'A_load_43' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 422 [1/1] (0.00ns)   --->   "%bitcast_ln19_43 = bitcast i32 %A_load_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 422 'bitcast' 'bitcast_ln19_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 423 [1/1] (0.00ns)   --->   "%buff_A_43_addr = getelementptr i32 %buff_A_43, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 423 'getelementptr' 'buff_A_43_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 424 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_43, i6 %buff_A_43_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 424 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 425 [2/2] (1.64ns)   --->   "%A_load_44 = load i12 %A_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 425 'load' 'A_load_44' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 426 [2/2] (1.64ns)   --->   "%A_load_45 = load i12 %A_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 426 'load' 'A_load_45' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 427 [1/1] (0.00ns)   --->   "%or_ln19_45 = or i12 %tmp, i12 46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 427 'or' 'or_ln19_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln19_46 = zext i12 %or_ln19_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 428 'zext' 'zext_ln19_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 429 [1/1] (0.00ns)   --->   "%A_addr_46 = getelementptr i32 %A, i64 0, i64 %zext_ln19_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 429 'getelementptr' 'A_addr_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 430 [1/1] (0.00ns)   --->   "%or_ln19_46 = or i12 %tmp, i12 47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 430 'or' 'or_ln19_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln19_47 = zext i12 %or_ln19_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 431 'zext' 'zext_ln19_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 432 [1/1] (0.00ns)   --->   "%A_addr_47 = getelementptr i32 %A, i64 0, i64 %zext_ln19_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 432 'getelementptr' 'A_addr_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 433 [1/2] (1.64ns)   --->   "%A_load_44 = load i12 %A_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 433 'load' 'A_load_44' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 434 [1/1] (0.00ns)   --->   "%bitcast_ln19_44 = bitcast i32 %A_load_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 434 'bitcast' 'bitcast_ln19_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 435 [1/1] (0.00ns)   --->   "%buff_A_44_addr = getelementptr i32 %buff_A_44, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 435 'getelementptr' 'buff_A_44_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 436 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_44, i6 %buff_A_44_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 436 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 437 [1/2] (1.64ns)   --->   "%A_load_45 = load i12 %A_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 437 'load' 'A_load_45' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 438 [1/1] (0.00ns)   --->   "%bitcast_ln19_45 = bitcast i32 %A_load_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 438 'bitcast' 'bitcast_ln19_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 439 [1/1] (0.00ns)   --->   "%buff_A_45_addr = getelementptr i32 %buff_A_45, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 439 'getelementptr' 'buff_A_45_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 440 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_45, i6 %buff_A_45_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 440 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 441 [2/2] (1.64ns)   --->   "%A_load_46 = load i12 %A_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 441 'load' 'A_load_46' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 442 [2/2] (1.64ns)   --->   "%A_load_47 = load i12 %A_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 442 'load' 'A_load_47' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 443 [1/1] (0.00ns)   --->   "%or_ln19_47 = or i12 %tmp, i12 48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 443 'or' 'or_ln19_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln19_48 = zext i12 %or_ln19_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 444 'zext' 'zext_ln19_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 445 [1/1] (0.00ns)   --->   "%A_addr_48 = getelementptr i32 %A, i64 0, i64 %zext_ln19_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 445 'getelementptr' 'A_addr_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 446 [1/1] (0.00ns)   --->   "%or_ln19_48 = or i12 %tmp, i12 49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 446 'or' 'or_ln19_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln19_49 = zext i12 %or_ln19_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 447 'zext' 'zext_ln19_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 448 [1/1] (0.00ns)   --->   "%A_addr_49 = getelementptr i32 %A, i64 0, i64 %zext_ln19_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 448 'getelementptr' 'A_addr_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 449 [1/2] (1.64ns)   --->   "%A_load_46 = load i12 %A_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 449 'load' 'A_load_46' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 450 [1/1] (0.00ns)   --->   "%bitcast_ln19_46 = bitcast i32 %A_load_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 450 'bitcast' 'bitcast_ln19_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 451 [1/1] (0.00ns)   --->   "%buff_A_46_addr = getelementptr i32 %buff_A_46, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 451 'getelementptr' 'buff_A_46_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 452 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_46, i6 %buff_A_46_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 452 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 453 [1/2] (1.64ns)   --->   "%A_load_47 = load i12 %A_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 453 'load' 'A_load_47' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 454 [1/1] (0.00ns)   --->   "%bitcast_ln19_47 = bitcast i32 %A_load_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 454 'bitcast' 'bitcast_ln19_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 455 [1/1] (0.00ns)   --->   "%buff_A_47_addr = getelementptr i32 %buff_A_47, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 455 'getelementptr' 'buff_A_47_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 456 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_47, i6 %buff_A_47_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 456 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 457 [2/2] (1.64ns)   --->   "%A_load_48 = load i12 %A_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 457 'load' 'A_load_48' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 458 [2/2] (1.64ns)   --->   "%A_load_49 = load i12 %A_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 458 'load' 'A_load_49' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 459 [1/1] (0.00ns)   --->   "%or_ln19_49 = or i12 %tmp, i12 50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 459 'or' 'or_ln19_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln19_50 = zext i12 %or_ln19_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 460 'zext' 'zext_ln19_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 461 [1/1] (0.00ns)   --->   "%A_addr_50 = getelementptr i32 %A, i64 0, i64 %zext_ln19_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 461 'getelementptr' 'A_addr_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 462 [1/1] (0.00ns)   --->   "%or_ln19_50 = or i12 %tmp, i12 51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 462 'or' 'or_ln19_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln19_51 = zext i12 %or_ln19_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 463 'zext' 'zext_ln19_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 464 [1/1] (0.00ns)   --->   "%A_addr_51 = getelementptr i32 %A, i64 0, i64 %zext_ln19_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 464 'getelementptr' 'A_addr_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 465 [1/2] (1.64ns)   --->   "%A_load_48 = load i12 %A_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 465 'load' 'A_load_48' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 466 [1/1] (0.00ns)   --->   "%bitcast_ln19_48 = bitcast i32 %A_load_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 466 'bitcast' 'bitcast_ln19_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 467 [1/1] (0.00ns)   --->   "%buff_A_48_addr = getelementptr i32 %buff_A_48, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 467 'getelementptr' 'buff_A_48_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 468 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_48, i6 %buff_A_48_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 468 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 469 [1/2] (1.64ns)   --->   "%A_load_49 = load i12 %A_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 469 'load' 'A_load_49' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 470 [1/1] (0.00ns)   --->   "%bitcast_ln19_49 = bitcast i32 %A_load_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 470 'bitcast' 'bitcast_ln19_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 471 [1/1] (0.00ns)   --->   "%buff_A_49_addr = getelementptr i32 %buff_A_49, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 471 'getelementptr' 'buff_A_49_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 472 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_49, i6 %buff_A_49_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 472 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 473 [2/2] (1.64ns)   --->   "%A_load_50 = load i12 %A_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 473 'load' 'A_load_50' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 474 [2/2] (1.64ns)   --->   "%A_load_51 = load i12 %A_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 474 'load' 'A_load_51' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 27 <SV = 26> <Delay = 2.34>
ST_27 : Operation 475 [1/1] (0.00ns)   --->   "%or_ln19_51 = or i12 %tmp, i12 52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 475 'or' 'or_ln19_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln19_52 = zext i12 %or_ln19_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 476 'zext' 'zext_ln19_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 477 [1/1] (0.00ns)   --->   "%A_addr_52 = getelementptr i32 %A, i64 0, i64 %zext_ln19_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 477 'getelementptr' 'A_addr_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 478 [1/1] (0.00ns)   --->   "%or_ln19_52 = or i12 %tmp, i12 53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 478 'or' 'or_ln19_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln19_53 = zext i12 %or_ln19_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 479 'zext' 'zext_ln19_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 480 [1/1] (0.00ns)   --->   "%A_addr_53 = getelementptr i32 %A, i64 0, i64 %zext_ln19_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 480 'getelementptr' 'A_addr_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 481 [1/2] (1.64ns)   --->   "%A_load_50 = load i12 %A_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 481 'load' 'A_load_50' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 482 [1/1] (0.00ns)   --->   "%bitcast_ln19_50 = bitcast i32 %A_load_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 482 'bitcast' 'bitcast_ln19_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 483 [1/1] (0.00ns)   --->   "%buff_A_50_addr = getelementptr i32 %buff_A_50, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 483 'getelementptr' 'buff_A_50_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 484 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_50, i6 %buff_A_50_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 484 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 485 [1/2] (1.64ns)   --->   "%A_load_51 = load i12 %A_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 485 'load' 'A_load_51' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 486 [1/1] (0.00ns)   --->   "%bitcast_ln19_51 = bitcast i32 %A_load_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 486 'bitcast' 'bitcast_ln19_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 487 [1/1] (0.00ns)   --->   "%buff_A_51_addr = getelementptr i32 %buff_A_51, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 487 'getelementptr' 'buff_A_51_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 488 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_51, i6 %buff_A_51_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 488 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 489 [2/2] (1.64ns)   --->   "%A_load_52 = load i12 %A_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 489 'load' 'A_load_52' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 490 [2/2] (1.64ns)   --->   "%A_load_53 = load i12 %A_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 490 'load' 'A_load_53' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 28 <SV = 27> <Delay = 2.34>
ST_28 : Operation 491 [1/1] (0.00ns)   --->   "%or_ln19_53 = or i12 %tmp, i12 54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 491 'or' 'or_ln19_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln19_54 = zext i12 %or_ln19_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 492 'zext' 'zext_ln19_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 493 [1/1] (0.00ns)   --->   "%A_addr_54 = getelementptr i32 %A, i64 0, i64 %zext_ln19_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 493 'getelementptr' 'A_addr_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 494 [1/1] (0.00ns)   --->   "%or_ln19_54 = or i12 %tmp, i12 55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 494 'or' 'or_ln19_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln19_55 = zext i12 %or_ln19_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 495 'zext' 'zext_ln19_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 496 [1/1] (0.00ns)   --->   "%A_addr_55 = getelementptr i32 %A, i64 0, i64 %zext_ln19_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 496 'getelementptr' 'A_addr_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 497 [1/2] (1.64ns)   --->   "%A_load_52 = load i12 %A_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 497 'load' 'A_load_52' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 498 [1/1] (0.00ns)   --->   "%bitcast_ln19_52 = bitcast i32 %A_load_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 498 'bitcast' 'bitcast_ln19_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 499 [1/1] (0.00ns)   --->   "%buff_A_52_addr = getelementptr i32 %buff_A_52, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 499 'getelementptr' 'buff_A_52_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 500 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_52, i6 %buff_A_52_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 500 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 501 [1/2] (1.64ns)   --->   "%A_load_53 = load i12 %A_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 501 'load' 'A_load_53' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 502 [1/1] (0.00ns)   --->   "%bitcast_ln19_53 = bitcast i32 %A_load_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 502 'bitcast' 'bitcast_ln19_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 503 [1/1] (0.00ns)   --->   "%buff_A_53_addr = getelementptr i32 %buff_A_53, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 503 'getelementptr' 'buff_A_53_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 504 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_53, i6 %buff_A_53_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 504 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 505 [2/2] (1.64ns)   --->   "%A_load_54 = load i12 %A_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 505 'load' 'A_load_54' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 506 [2/2] (1.64ns)   --->   "%A_load_55 = load i12 %A_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 506 'load' 'A_load_55' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 29 <SV = 28> <Delay = 2.34>
ST_29 : Operation 507 [1/1] (0.00ns)   --->   "%or_ln19_55 = or i12 %tmp, i12 56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 507 'or' 'or_ln19_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln19_56 = zext i12 %or_ln19_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 508 'zext' 'zext_ln19_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 509 [1/1] (0.00ns)   --->   "%A_addr_56 = getelementptr i32 %A, i64 0, i64 %zext_ln19_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 509 'getelementptr' 'A_addr_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 510 [1/1] (0.00ns)   --->   "%or_ln19_56 = or i12 %tmp, i12 57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 510 'or' 'or_ln19_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln19_57 = zext i12 %or_ln19_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 511 'zext' 'zext_ln19_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 512 [1/1] (0.00ns)   --->   "%A_addr_57 = getelementptr i32 %A, i64 0, i64 %zext_ln19_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 512 'getelementptr' 'A_addr_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 513 [1/2] (1.64ns)   --->   "%A_load_54 = load i12 %A_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 513 'load' 'A_load_54' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 514 [1/1] (0.00ns)   --->   "%bitcast_ln19_54 = bitcast i32 %A_load_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 514 'bitcast' 'bitcast_ln19_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 515 [1/1] (0.00ns)   --->   "%buff_A_54_addr = getelementptr i32 %buff_A_54, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 515 'getelementptr' 'buff_A_54_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 516 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_54, i6 %buff_A_54_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 516 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 517 [1/2] (1.64ns)   --->   "%A_load_55 = load i12 %A_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 517 'load' 'A_load_55' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 518 [1/1] (0.00ns)   --->   "%bitcast_ln19_55 = bitcast i32 %A_load_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 518 'bitcast' 'bitcast_ln19_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 519 [1/1] (0.00ns)   --->   "%buff_A_55_addr = getelementptr i32 %buff_A_55, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 519 'getelementptr' 'buff_A_55_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 520 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_55, i6 %buff_A_55_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 520 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 521 [2/2] (1.64ns)   --->   "%A_load_56 = load i12 %A_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 521 'load' 'A_load_56' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 522 [2/2] (1.64ns)   --->   "%A_load_57 = load i12 %A_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 522 'load' 'A_load_57' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 30 <SV = 29> <Delay = 2.34>
ST_30 : Operation 523 [1/1] (0.00ns)   --->   "%or_ln19_57 = or i12 %tmp, i12 58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 523 'or' 'or_ln19_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln19_58 = zext i12 %or_ln19_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 524 'zext' 'zext_ln19_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 525 [1/1] (0.00ns)   --->   "%A_addr_58 = getelementptr i32 %A, i64 0, i64 %zext_ln19_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 525 'getelementptr' 'A_addr_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 526 [1/1] (0.00ns)   --->   "%or_ln19_58 = or i12 %tmp, i12 59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 526 'or' 'or_ln19_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln19_59 = zext i12 %or_ln19_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 527 'zext' 'zext_ln19_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 528 [1/1] (0.00ns)   --->   "%A_addr_59 = getelementptr i32 %A, i64 0, i64 %zext_ln19_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 528 'getelementptr' 'A_addr_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 529 [1/2] (1.64ns)   --->   "%A_load_56 = load i12 %A_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 529 'load' 'A_load_56' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 530 [1/1] (0.00ns)   --->   "%bitcast_ln19_56 = bitcast i32 %A_load_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 530 'bitcast' 'bitcast_ln19_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 531 [1/1] (0.00ns)   --->   "%buff_A_56_addr = getelementptr i32 %buff_A_56, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 531 'getelementptr' 'buff_A_56_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 532 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_56, i6 %buff_A_56_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 532 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 533 [1/2] (1.64ns)   --->   "%A_load_57 = load i12 %A_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 533 'load' 'A_load_57' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 534 [1/1] (0.00ns)   --->   "%bitcast_ln19_57 = bitcast i32 %A_load_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 534 'bitcast' 'bitcast_ln19_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 535 [1/1] (0.00ns)   --->   "%buff_A_57_addr = getelementptr i32 %buff_A_57, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 535 'getelementptr' 'buff_A_57_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 536 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_57, i6 %buff_A_57_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 536 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 537 [2/2] (1.64ns)   --->   "%A_load_58 = load i12 %A_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 537 'load' 'A_load_58' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 538 [2/2] (1.64ns)   --->   "%A_load_59 = load i12 %A_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 538 'load' 'A_load_59' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 31 <SV = 30> <Delay = 2.34>
ST_31 : Operation 539 [1/1] (0.00ns)   --->   "%or_ln19_59 = or i12 %tmp, i12 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 539 'or' 'or_ln19_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln19_60 = zext i12 %or_ln19_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 540 'zext' 'zext_ln19_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 541 [1/1] (0.00ns)   --->   "%A_addr_60 = getelementptr i32 %A, i64 0, i64 %zext_ln19_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 541 'getelementptr' 'A_addr_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 542 [1/1] (0.00ns)   --->   "%or_ln19_60 = or i12 %tmp, i12 61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 542 'or' 'or_ln19_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln19_61 = zext i12 %or_ln19_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 543 'zext' 'zext_ln19_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 544 [1/1] (0.00ns)   --->   "%A_addr_61 = getelementptr i32 %A, i64 0, i64 %zext_ln19_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 544 'getelementptr' 'A_addr_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 545 [1/2] (1.64ns)   --->   "%A_load_58 = load i12 %A_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 545 'load' 'A_load_58' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 546 [1/1] (0.00ns)   --->   "%bitcast_ln19_58 = bitcast i32 %A_load_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 546 'bitcast' 'bitcast_ln19_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 547 [1/1] (0.00ns)   --->   "%buff_A_58_addr = getelementptr i32 %buff_A_58, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 547 'getelementptr' 'buff_A_58_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 548 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_58, i6 %buff_A_58_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 548 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 549 [1/2] (1.64ns)   --->   "%A_load_59 = load i12 %A_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 549 'load' 'A_load_59' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 550 [1/1] (0.00ns)   --->   "%bitcast_ln19_59 = bitcast i32 %A_load_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 550 'bitcast' 'bitcast_ln19_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 551 [1/1] (0.00ns)   --->   "%buff_A_59_addr = getelementptr i32 %buff_A_59, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 551 'getelementptr' 'buff_A_59_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 552 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_59, i6 %buff_A_59_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 552 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 553 [2/2] (1.64ns)   --->   "%A_load_60 = load i12 %A_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 553 'load' 'A_load_60' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 554 [2/2] (1.64ns)   --->   "%A_load_61 = load i12 %A_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 554 'load' 'A_load_61' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 32 <SV = 31> <Delay = 2.34>
ST_32 : Operation 555 [1/1] (0.00ns)   --->   "%or_ln19_61 = or i12 %tmp, i12 62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 555 'or' 'or_ln19_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln19_62 = zext i12 %or_ln19_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 556 'zext' 'zext_ln19_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 557 [1/1] (0.00ns)   --->   "%A_addr_62 = getelementptr i32 %A, i64 0, i64 %zext_ln19_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 557 'getelementptr' 'A_addr_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 558 [1/1] (0.00ns)   --->   "%or_ln19_62 = or i12 %tmp, i12 63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 558 'or' 'or_ln19_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln19_63 = zext i12 %or_ln19_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 559 'zext' 'zext_ln19_63' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 560 [1/1] (0.00ns)   --->   "%A_addr_63 = getelementptr i32 %A, i64 0, i64 %zext_ln19_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 560 'getelementptr' 'A_addr_63' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 561 [1/2] (1.64ns)   --->   "%A_load_60 = load i12 %A_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 561 'load' 'A_load_60' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 562 [1/1] (0.00ns)   --->   "%bitcast_ln19_60 = bitcast i32 %A_load_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 562 'bitcast' 'bitcast_ln19_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 563 [1/1] (0.00ns)   --->   "%buff_A_60_addr = getelementptr i32 %buff_A_60, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 563 'getelementptr' 'buff_A_60_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 564 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_60, i6 %buff_A_60_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 564 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 565 [1/2] (1.64ns)   --->   "%A_load_61 = load i12 %A_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 565 'load' 'A_load_61' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 566 [1/1] (0.00ns)   --->   "%bitcast_ln19_61 = bitcast i32 %A_load_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 566 'bitcast' 'bitcast_ln19_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 567 [1/1] (0.00ns)   --->   "%buff_A_61_addr = getelementptr i32 %buff_A_61, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 567 'getelementptr' 'buff_A_61_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 568 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_61, i6 %buff_A_61_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 568 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 569 [2/2] (1.64ns)   --->   "%A_load_62 = load i12 %A_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 569 'load' 'A_load_62' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 570 [2/2] (1.64ns)   --->   "%A_load_63 = load i12 %A_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 570 'load' 'A_load_63' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 33 <SV = 32> <Delay = 2.34>
ST_33 : Operation 571 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:5]   --->   Operation 571 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 572 [1/2] (1.64ns)   --->   "%A_load_62 = load i12 %A_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 572 'load' 'A_load_62' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 573 [1/1] (0.00ns)   --->   "%bitcast_ln19_62 = bitcast i32 %A_load_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 573 'bitcast' 'bitcast_ln19_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 574 [1/1] (0.00ns)   --->   "%buff_A_62_addr = getelementptr i32 %buff_A_62, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 574 'getelementptr' 'buff_A_62_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 575 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_62, i6 %buff_A_62_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 575 'store' 'store_ln19' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 576 [1/2] (1.64ns)   --->   "%A_load_63 = load i12 %A_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 576 'load' 'A_load_63' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 577 [1/1] (0.00ns)   --->   "%bitcast_ln19_63 = bitcast i32 %A_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 577 'bitcast' 'bitcast_ln19_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 578 [1/1] (0.00ns)   --->   "%buff_A_63_addr = getelementptr i32 %buff_A_63, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 578 'getelementptr' 'buff_A_63_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 579 [1/1] (0.69ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_63, i6 %buff_A_63_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19]   --->   Operation 579 'store' 'store_ln19' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln13 = br void %lprd_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:13]   --->   Operation 580 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.65ns
The critical path consists of the following:
	'alloca' operation ('i') [72]  (0 ns)
	'load' operation ('i') on local variable 'i' [79]  (0 ns)
	'getelementptr' operation ('A_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) [90]  (0 ns)
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [295]  (1.65 ns)

 <State 2>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [295]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_0' [298]  (0.699 ns)

 <State 3>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [303]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_2' [306]  (0.699 ns)

 <State 4>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [311]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_4' [314]  (0.699 ns)

 <State 5>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [319]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_6' [322]  (0.699 ns)

 <State 6>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [327]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_8' [330]  (0.699 ns)

 <State 7>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [335]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_10' [338]  (0.699 ns)

 <State 8>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [343]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_12' [346]  (0.699 ns)

 <State 9>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [351]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_14' [354]  (0.699 ns)

 <State 10>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [359]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_16' [362]  (0.699 ns)

 <State 11>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [367]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_18' [370]  (0.699 ns)

 <State 12>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [375]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_20' [378]  (0.699 ns)

 <State 13>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [383]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_22' [386]  (0.699 ns)

 <State 14>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [391]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_24' [394]  (0.699 ns)

 <State 15>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [399]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_26' [402]  (0.699 ns)

 <State 16>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [407]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_28' [410]  (0.699 ns)

 <State 17>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [415]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_30' [418]  (0.699 ns)

 <State 18>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [423]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_32' [426]  (0.699 ns)

 <State 19>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [431]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_34' [434]  (0.699 ns)

 <State 20>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [439]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_36' [442]  (0.699 ns)

 <State 21>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [447]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_38' [450]  (0.699 ns)

 <State 22>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [455]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_40' [458]  (0.699 ns)

 <State 23>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [463]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_42' [466]  (0.699 ns)

 <State 24>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [471]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_44' [474]  (0.699 ns)

 <State 25>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [479]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_46' [482]  (0.699 ns)

 <State 26>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [487]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_48' [490]  (0.699 ns)

 <State 27>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [495]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_50' [498]  (0.699 ns)

 <State 28>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [503]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_52' [506]  (0.699 ns)

 <State 29>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [511]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_54' [514]  (0.699 ns)

 <State 30>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [519]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_56' [522]  (0.699 ns)

 <State 31>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [527]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_58' [530]  (0.699 ns)

 <State 32>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [535]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_60' [538]  (0.699 ns)

 <State 33>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' [543]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) of variable 'bitcast_ln19_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19 on array 'buff_A_62' [546]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
