m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim
valu
Z1 !s110 1598254504
!i10b 1
!s100 U:f?^HCf5F`LOPnP?0JRC2
I<1ffKeiL_LeCaMDM8`Ac:3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1598253431
8E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu/alu.v
FE:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu/alu.v
L0 4
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1598254504.000000
!s107 E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu/../../cpu.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu/../../isa.h|../../../../global_config.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu/alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu|E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu/alu.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu
Z6 tCvgOpt 0
vbus_addr_dec
R1
!i10b 1
!s100 LWUO@FG<RA8G10?ako0i90
IaLJFG^4j?>MJWnYoa<Yih0
R2
R0
w1597470361
8E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v
FE:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v
L0 5
R3
r1
!s85 0
31
R4
!s107 E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/../../../global_config.h|E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.h|E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec|E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec
R6
vbus_arbiter
R1
!i10b 1
!s100 H_1YDdModOTQdW;?k?^Aj1
IGXmizA8Mi>DOh5z`fNGJD1
R2
R0
w1597460612
8E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.v
FE:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.v
L0 4
R3
r1
!s85 0
31
R4
!s107 E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.h|E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter/../../../global_config.h|E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter|E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter
R6
vbus_if
Z7 !s110 1598254503
!i10b 1
!s100 g0UKS9J8Rb4??ml:GoSB^1
I3]2o0`jzUjAojcVUah6ee0
R2
R0
w1598253357
8E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v
FE:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v
L0 4
R3
r1
!s85 0
31
Z8 !s108 1598254503.000000
!s107 E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/../../cpu.h|../../../../global_config.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/./bus_if.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if|E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if
R6
vbus_master_mux
R1
!i10b 1
!s100 ]YWA<3HBW:0X@3TSJBTmB1
IFNl3VbhXIV=VOLb>^SNen2
R2
R0
w1598251978
8E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v
FE:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v
L0 4
R3
r1
!s85 0
31
R4
!s107 E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/../../../global_config.h|E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux|E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux
R6
vbus_slave_mux
R1
!i10b 1
!s100 0m3XeXNTKhH:_?LJM4]j^2
I13UX0:[o7H4j50l8MKAd91
R2
R0
w1598251995
8E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.v
FE:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.v
L0 5
R3
r1
!s85 0
31
R4
!s107 E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux/../../../global_config.h|E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux|E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux
R6
vbus_top
R7
!i10b 1
!s100 Rf?Z7oPYc[:]DUB[amgnQ3
I?CNe95Dmdi9f0i6a]:nWz3
R2
R0
w1598252130
8E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v
FE:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v
L0 1
R3
r1
!s85 0
31
R8
!s107 E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/top|E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/top
R6
vchip_top
R1
!i10b 1
!s100 I]UP[hWPgj>UbR]X9:W7f0
I3Q`X_bMKb@a0I6gZ7`90i1
R2
R0
w1598253751
8E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v
FE:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v
L0 4
R3
r1
!s85 0
31
R4
!s107 E:/FPGA/code/xSoc/chip_top/chip/chip_top/../cpu/cpu.h|E:/FPGA/code/xSoc/chip_top/chip/chip_top/../cpu/isa.h|E:/FPGA/code/xSoc/chip_top/chip/chip_top/../../global_config.h|E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/chip_top|E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/chip_top
R6
vchip_top_tb
R1
!i10b 1
!s100 Am?WW=GP3[EA^@Z;kEX3n0
IEn3F_:9i2?ZfMe7T3Tm470
R2
R0
w1598254417
8E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/chip_top_tb.vt
FE:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/chip_top_tb.vt
L0 28
R3
r1
!s85 0
31
R4
!s107 E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/chip_top_tb.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim|E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/chip_top_tb.vt|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim
R6
vcpu_ctrl
R1
!i10b 1
!s100 I27Nb09f3A[^GB8IZLMGh0
IENF^Mc7;;B3IZKEdA0TGN1
R2
R0
w1598253705
8E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl/cpu_ctrl.v
FE:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl/cpu_ctrl.v
L0 4
R3
r1
!s85 0
31
R4
!s107 E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl/../isa.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl/../cpu.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl/../../../global_config.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl/cpu_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl|E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl/cpu_ctrl.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl
R6
vcpu_top
Z9 !s110 1598254502
!i10b 1
!s100 T=@<`g1En5kYUjVHo1>Ia0
IH]QI3NfS]m`XkaiW2@e]b0
R2
R0
w1598171467
8E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v
FE:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v
L0 2
R3
r1
!s85 0
31
Z10 !s108 1598254502.000000
!s107 E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top|E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top
R6
vdecoder
R7
!i10b 1
!s100 M]F60hFfH5V36Wc2>^Nbn2
IE7>0O;4aNF3V8CHPm`GSc2
R2
R0
w1598253381
8E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder/decoder.v
FE:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder/decoder.v
L0 5
R3
r1
!s85 0
31
R8
!s107 E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder/../../cpu.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder/../../isa.h|../../../../global_config.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder/decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder|E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder/decoder.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder
R6
vdual_port_ram
R9
!i10b 1
!s100 ajR?Fzk;LG93?70D;AGlQ3
IKl1l1gH;kkCPmH84ZbRPk2
R2
R0
w1598165933
8E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v
FE:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v
Z11 L0 39
R3
r1
!s85 0
31
R10
!s107 E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm|E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm
R6
vex_reg
R1
!i10b 1
!s100 GSlWzl:Rde>U9L;OeORzc3
INdgo=<21X;81nnXX>iDab3
R2
R0
w1598253410
8E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v
FE:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v
L0 4
R3
r1
!s85 0
31
R8
!s107 E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg/../../cpu.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg/../../isa.h|../../../../global_config.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg|E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg
R6
vexu_top
R9
!i10b 1
!s100 mFbhIaS6aCjAjXB1]kY=72
IC=<V6^>5:B`VOkdz0AkUf0
R2
R0
w1598168550
8E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v
FE:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v
L0 1
R3
r1
!s85 0
31
R10
!s107 E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top|E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top
R6
vgpio
R7
!i10b 1
!s100 2c8;Ob;QUHYVRHLcJR>B[2
IHb2Q^0]>X;VhhoT2iD_>i0
R2
R0
w1598247740
8E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v
FE:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v
L0 3
R3
r1
!s85 0
31
R8
!s107 E:/FPGA/code/xSoc/chip_top/chip/gpio/../../global_config.h|E:/FPGA/code/xSoc/chip_top/chip/gpio/./gpio.h|E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/gpio|E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/gpio
R6
vgpr
R7
!i10b 1
!s100 o_XIFG]l2G<JUgKe:S;3b2
I@m=l1PT9c]gl9]WW0?WS50
R2
R0
w1598172002
8E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v
FE:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v
L0 3
R3
r1
!s85 0
31
R8
!s107 E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/../cpu.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/../../../global_config.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr|E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr
R6
vid_reg
R7
!i10b 1
!s100 ]8Z4_1ddXYk8UmKzZ>Ml^1
IS`<TUd>;BT6bK[5<NlgC^1
R2
R0
w1598253393
8E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg/id_reg.v
FE:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg/id_reg.v
L0 4
R3
r1
!s85 0
31
R8
!s107 E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg/../../cpu.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg/../../isa.h|../../../../global_config.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg/id_reg.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg|E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg/id_reg.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg
R6
vidu_top
R9
!i10b 1
!s100 O]o60QNhVUI5a1DkND7@51
ILcHeT01]_2c0hj=3eb15=2
R2
R0
w1598170600
8E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v
FE:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v
L0 1
R3
r1
!s85 0
31
R10
!s107 E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top|E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top
R6
vif_reg
R7
!i10b 1
!s100 cZzOP4=IEzOC2Lf<C5i6=2
IO8diV[CMO90Xb5=UdZb^B2
R2
R0
w1598253370
8E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v
FE:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v
L0 5
R3
r1
!s85 0
31
R8
!s107 E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg/../../cpu.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg/../../isa.h|../../../../global_config.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg|E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg
R6
vifu_top
R7
!i10b 1
!s100 =f<]UIHYVF36a0FlAJK<;0
I?_e]Bn24Zmd<iC>RiXb:Y3
R2
R0
w1598171366
8E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v
FE:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v
L0 2
R3
r1
!s85 0
31
R8
!s107 ../../../../global_config.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top|E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top
R6
vip_rom_1
R9
!i10b 1
!s100 XaUoG[ZjHBfhok9jGUB^m2
I8>zz;hmCfk<?n4b6Z0hi73
R2
R0
w1597547670
8E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v
FE:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v
R11
R3
r1
!s85 0
31
R10
!s107 E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom|E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom
R6
vmem_ctrl
R7
!i10b 1
!s100 1G80F2`Um>kSUkWK;9^cc1
I5]]Ql5g72?@HGY0YfS2NG3
R2
R0
w1598253305
8E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v
FE:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v
L0 4
R3
r1
!s85 0
31
R8
!s107 E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl/../../cpu.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl/../../isa.h|../../../../global_config.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl|E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl
R6
vmem_reg
R7
!i10b 1
!s100 WN5EZFYiEo16`_oKHnl6U3
I;>l1UM[;^[NTfRCO_>5n71
R2
R0
w1598253321
8E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v
FE:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v
L0 4
R3
r1
!s85 0
31
R8
!s107 E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg/../../cpu.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg/../../isa.h|../../../../global_config.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg|E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg
R6
vmemu_top
R9
!i10b 1
!s100 >^id;PBUFl=?EN1d?;DZz2
I3P>Z9RD>CUI?`Hk]6<^JL0
R2
R0
w1598169384
8E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v
FE:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v
L0 1
R3
r1
!s85 0
31
R10
!s107 E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top|E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top
R6
vrom
R7
!i10b 1
!s100 5VChE^obX<1=@fm:]lL`82
IKXR:[g@kSRE;2CbKeMLfl1
R2
R0
w1597567751
8E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v
FE:/FPGA/code/xSoc/chip_top/chip/rom/rom.v
L0 9
R3
r1
!s85 0
31
R8
!s107 E:/FPGA/code/xSoc/chip_top/chip/rom/../../global_config.h|E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/rom|E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/rom
R6
vspm
R7
!i10b 1
!s100 8he>9ZWIQ9Y?m7i:M>UIX2
If>0LaJ^[Xa<PC8bUCKX]52
R2
R0
w1598168289
8E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v
FE:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v
L0 3
R3
r1
!s85 0
31
R8
!s107 E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/../spm/spm.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/../../../global_config.h|E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/spm|E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/spm
R6
vtimer
R7
!i10b 1
!s100 od^0B]GfAfAgN>HCleZES3
I93LeQ]1`RQgdNoF<hV=L:2
R2
R0
w1598240927
8E:/FPGA/code/xSoc/chip_top/chip/timer/timer.v
FE:/FPGA/code/xSoc/chip_top/chip/timer/timer.v
L0 3
R3
r1
!s85 0
31
R8
!s107 E:/FPGA/code/xSoc/chip_top/chip/timer/../../global_config.h|E:/FPGA/code/xSoc/chip_top/chip/timer/./timer.h|E:/FPGA/code/xSoc/chip_top/chip/timer/timer.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/code/xSoc/chip_top/chip/timer|E:/FPGA/code/xSoc/chip_top/chip/timer/timer.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/timer
R6
