Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Jan 17 12:57:14 2022
| Host         : DESKTOP-A0MI9KD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          8           
TIMING-18  Warning   Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.393      -12.856                     15                  350        0.129        0.000                      0                  350        4.500        0.000                       0                   210  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.393      -12.856                     15                  343        0.129        0.000                      0                  343        4.500        0.000                       0                   210  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.559        0.000                      0                    7        0.687        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           15  Failing Endpoints,  Worst Slack       -1.393ns,  Total Violation      -12.856ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.393ns  (required time - arrival time)
  Source:                 insta_display/monedero_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_display/decenas_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.100ns  (logic 6.336ns (57.082%)  route 4.764ns (42.918%))
  Logic Levels:           20  (CARRY4=13 LUT2=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.897     5.500    insta_display/CLK_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  insta_display/monedero_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.956 r  insta_display/monedero_int_reg[1]/Q
                         net (fo=103, routed)         0.571     6.527    insta_display/monedero_int_reg_n_0_[1]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.124     6.651 r  insta_display/decenas[7]_i_78/O
                         net (fo=4, routed)           0.491     7.142    insta_display/decenas[7]_i_78_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.668 r  insta_display/decenas_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.668    insta_display/decenas_reg[7]_i_83_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.896 r  insta_display/decenas_reg[7]_i_40/CO[2]
                         net (fo=63, routed)          0.534     8.431    insta_display/monedero_int_reg[6]_3[0]
    SLICE_X5Y45          LUT2 (Prop_lut2_I0_O)        0.313     8.744 r  insta_display/decenas[5]_i_14/O
                         net (fo=1, routed)           0.331     9.075    insta_display/decenas[5]_i_14_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.673 r  insta_display/decenas_reg[5]_i_11/O[1]
                         net (fo=5, routed)           0.597    10.270    insta_display_n_16
    SLICE_X7Y46          LUT3 (Prop_lut3_I1_O)        0.303    10.573 r  decenas[1]_i_30/O
                         net (fo=1, routed)           0.393    10.966    insta_display/decenas_reg[1]_i_2_1
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124    11.090 r  insta_display/decenas[1]_i_11/O
                         net (fo=1, routed)           0.000    11.090    insta_display/decenas[1]_i_11_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.603 r  insta_display/decenas_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.603    insta_display/decenas_reg[1]_i_2_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.918 r  insta_display/decenas_reg[5]_i_2/O[3]
                         net (fo=5, routed)           0.847    12.765    insta_display/decenas[5]_i_10[3]
    SLICE_X6Y49          LUT2 (Prop_lut2_I1_O)        0.307    13.072 r  insta_display/decenas[7]_i_178/O
                         net (fo=1, routed)           0.000    13.072    insta_display/decenas[7]_i_178_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.452 r  insta_display/decenas_reg[7]_i_152/CO[3]
                         net (fo=1, routed)           0.001    13.453    insta_display/decenas_reg[7]_i_152_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.570 r  insta_display/decenas_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    13.570    insta_display/decenas_reg[7]_i_128_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.789 r  insta_display/decenas_reg[7]_i_87/O[0]
                         net (fo=3, routed)           0.641    14.430    insta_display_n_71
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.295    14.725 r  decenas[7]_i_132/O
                         net (fo=1, routed)           0.000    14.725    insta_display/decenas_reg[7]_i_48_0[0]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.257 r  insta_display/decenas_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.257    insta_display/decenas_reg[7]_i_86_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.371 r  insta_display/decenas_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.371    insta_display/decenas_reg[7]_i_48_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.485 r  insta_display/decenas_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.485    insta_display/decenas_reg[7]_i_23_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.599 r  insta_display/decenas_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.599    insta_display/decenas_reg[7]_i_14_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.870 r  insta_display/decenas_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.357    16.227    insta_display/decenas_reg[7]_i_3_n_3
    SLICE_X4Y55          LUT4 (Prop_lut4_I1_O)        0.373    16.600 r  insta_display/decenas[1]_i_1/O
                         net (fo=1, routed)           0.000    16.600    insta_display/decenas1[1]
    SLICE_X4Y55          FDRE                                         r  insta_display/decenas_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.603    15.026    insta_display/CLK_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  insta_display/decenas_reg[1]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X4Y55          FDRE (Setup_fdre_C_D)        0.029    15.206    insta_display/decenas_reg[1]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -16.599    
  -------------------------------------------------------------------
                         slack                                 -1.393    

Slack (VIOLATED) :        -1.390ns  (required time - arrival time)
  Source:                 insta_display/monedero_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_display/decenas_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.100ns  (logic 6.336ns (57.082%)  route 4.764ns (42.918%))
  Logic Levels:           20  (CARRY4=13 LUT2=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.897     5.500    insta_display/CLK_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  insta_display/monedero_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.956 r  insta_display/monedero_int_reg[1]/Q
                         net (fo=103, routed)         0.571     6.527    insta_display/monedero_int_reg_n_0_[1]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.124     6.651 r  insta_display/decenas[7]_i_78/O
                         net (fo=4, routed)           0.491     7.142    insta_display/decenas[7]_i_78_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.668 r  insta_display/decenas_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.668    insta_display/decenas_reg[7]_i_83_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.896 r  insta_display/decenas_reg[7]_i_40/CO[2]
                         net (fo=63, routed)          0.534     8.431    insta_display/monedero_int_reg[6]_3[0]
    SLICE_X5Y45          LUT2 (Prop_lut2_I0_O)        0.313     8.744 r  insta_display/decenas[5]_i_14/O
                         net (fo=1, routed)           0.331     9.075    insta_display/decenas[5]_i_14_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.673 r  insta_display/decenas_reg[5]_i_11/O[1]
                         net (fo=5, routed)           0.597    10.270    insta_display_n_16
    SLICE_X7Y46          LUT3 (Prop_lut3_I1_O)        0.303    10.573 r  decenas[1]_i_30/O
                         net (fo=1, routed)           0.393    10.966    insta_display/decenas_reg[1]_i_2_1
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124    11.090 r  insta_display/decenas[1]_i_11/O
                         net (fo=1, routed)           0.000    11.090    insta_display/decenas[1]_i_11_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.603 r  insta_display/decenas_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.603    insta_display/decenas_reg[1]_i_2_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.918 r  insta_display/decenas_reg[5]_i_2/O[3]
                         net (fo=5, routed)           0.847    12.765    insta_display/decenas[5]_i_10[3]
    SLICE_X6Y49          LUT2 (Prop_lut2_I1_O)        0.307    13.072 r  insta_display/decenas[7]_i_178/O
                         net (fo=1, routed)           0.000    13.072    insta_display/decenas[7]_i_178_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.452 r  insta_display/decenas_reg[7]_i_152/CO[3]
                         net (fo=1, routed)           0.001    13.453    insta_display/decenas_reg[7]_i_152_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.570 r  insta_display/decenas_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    13.570    insta_display/decenas_reg[7]_i_128_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.789 r  insta_display/decenas_reg[7]_i_87/O[0]
                         net (fo=3, routed)           0.641    14.430    insta_display_n_71
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.295    14.725 r  decenas[7]_i_132/O
                         net (fo=1, routed)           0.000    14.725    insta_display/decenas_reg[7]_i_48_0[0]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.257 r  insta_display/decenas_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.257    insta_display/decenas_reg[7]_i_86_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.371 r  insta_display/decenas_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.371    insta_display/decenas_reg[7]_i_48_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.485 r  insta_display/decenas_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.485    insta_display/decenas_reg[7]_i_23_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.599 r  insta_display/decenas_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.599    insta_display/decenas_reg[7]_i_14_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.870 r  insta_display/decenas_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.357    16.227    insta_display/decenas_reg[7]_i_3_n_3
    SLICE_X4Y55          LUT4 (Prop_lut4_I1_O)        0.373    16.600 r  insta_display/decenas[4]_i_1/O
                         net (fo=1, routed)           0.000    16.600    insta_display/decenas1[4]
    SLICE_X4Y55          FDRE                                         r  insta_display/decenas_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.603    15.026    insta_display/CLK_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  insta_display/decenas_reg[4]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X4Y55          FDRE (Setup_fdre_C_D)        0.032    15.209    insta_display/decenas_reg[4]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -16.599    
  -------------------------------------------------------------------
                         slack                                 -1.390    

Slack (VIOLATED) :        -1.388ns  (required time - arrival time)
  Source:                 insta_display/monedero_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_display/decenas_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.097ns  (logic 6.336ns (57.098%)  route 4.761ns (42.902%))
  Logic Levels:           20  (CARRY4=13 LUT2=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.897     5.500    insta_display/CLK_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  insta_display/monedero_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.956 r  insta_display/monedero_int_reg[1]/Q
                         net (fo=103, routed)         0.571     6.527    insta_display/monedero_int_reg_n_0_[1]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.124     6.651 r  insta_display/decenas[7]_i_78/O
                         net (fo=4, routed)           0.491     7.142    insta_display/decenas[7]_i_78_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.668 r  insta_display/decenas_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.668    insta_display/decenas_reg[7]_i_83_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.896 r  insta_display/decenas_reg[7]_i_40/CO[2]
                         net (fo=63, routed)          0.534     8.431    insta_display/monedero_int_reg[6]_3[0]
    SLICE_X5Y45          LUT2 (Prop_lut2_I0_O)        0.313     8.744 r  insta_display/decenas[5]_i_14/O
                         net (fo=1, routed)           0.331     9.075    insta_display/decenas[5]_i_14_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.673 r  insta_display/decenas_reg[5]_i_11/O[1]
                         net (fo=5, routed)           0.597    10.270    insta_display_n_16
    SLICE_X7Y46          LUT3 (Prop_lut3_I1_O)        0.303    10.573 r  decenas[1]_i_30/O
                         net (fo=1, routed)           0.393    10.966    insta_display/decenas_reg[1]_i_2_1
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124    11.090 r  insta_display/decenas[1]_i_11/O
                         net (fo=1, routed)           0.000    11.090    insta_display/decenas[1]_i_11_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.603 r  insta_display/decenas_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.603    insta_display/decenas_reg[1]_i_2_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.918 r  insta_display/decenas_reg[5]_i_2/O[3]
                         net (fo=5, routed)           0.847    12.765    insta_display/decenas[5]_i_10[3]
    SLICE_X6Y49          LUT2 (Prop_lut2_I1_O)        0.307    13.072 r  insta_display/decenas[7]_i_178/O
                         net (fo=1, routed)           0.000    13.072    insta_display/decenas[7]_i_178_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.452 r  insta_display/decenas_reg[7]_i_152/CO[3]
                         net (fo=1, routed)           0.001    13.453    insta_display/decenas_reg[7]_i_152_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.570 r  insta_display/decenas_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    13.570    insta_display/decenas_reg[7]_i_128_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.789 r  insta_display/decenas_reg[7]_i_87/O[0]
                         net (fo=3, routed)           0.641    14.430    insta_display_n_71
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.295    14.725 r  decenas[7]_i_132/O
                         net (fo=1, routed)           0.000    14.725    insta_display/decenas_reg[7]_i_48_0[0]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.257 r  insta_display/decenas_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.257    insta_display/decenas_reg[7]_i_86_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.371 r  insta_display/decenas_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.371    insta_display/decenas_reg[7]_i_48_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.485 r  insta_display/decenas_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.485    insta_display/decenas_reg[7]_i_23_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.599 r  insta_display/decenas_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.599    insta_display/decenas_reg[7]_i_14_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.870 r  insta_display/decenas_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.354    16.224    insta_display/decenas_reg[7]_i_3_n_3
    SLICE_X4Y55          LUT4 (Prop_lut4_I1_O)        0.373    16.597 r  insta_display/decenas[3]_i_1/O
                         net (fo=1, routed)           0.000    16.597    insta_display/decenas1[3]
    SLICE_X4Y55          FDRE                                         r  insta_display/decenas_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.603    15.026    insta_display/CLK_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  insta_display/decenas_reg[3]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X4Y55          FDRE (Setup_fdre_C_D)        0.031    15.208    insta_display/decenas_reg[3]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -16.596    
  -------------------------------------------------------------------
                         slack                                 -1.388    

Slack (VIOLATED) :        -1.388ns  (required time - arrival time)
  Source:                 insta_display/monedero_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_display/decenas_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.097ns  (logic 6.336ns (57.098%)  route 4.761ns (42.902%))
  Logic Levels:           20  (CARRY4=13 LUT2=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.897     5.500    insta_display/CLK_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  insta_display/monedero_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.956 r  insta_display/monedero_int_reg[1]/Q
                         net (fo=103, routed)         0.571     6.527    insta_display/monedero_int_reg_n_0_[1]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.124     6.651 r  insta_display/decenas[7]_i_78/O
                         net (fo=4, routed)           0.491     7.142    insta_display/decenas[7]_i_78_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.668 r  insta_display/decenas_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.668    insta_display/decenas_reg[7]_i_83_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.896 r  insta_display/decenas_reg[7]_i_40/CO[2]
                         net (fo=63, routed)          0.534     8.431    insta_display/monedero_int_reg[6]_3[0]
    SLICE_X5Y45          LUT2 (Prop_lut2_I0_O)        0.313     8.744 r  insta_display/decenas[5]_i_14/O
                         net (fo=1, routed)           0.331     9.075    insta_display/decenas[5]_i_14_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.673 r  insta_display/decenas_reg[5]_i_11/O[1]
                         net (fo=5, routed)           0.597    10.270    insta_display_n_16
    SLICE_X7Y46          LUT3 (Prop_lut3_I1_O)        0.303    10.573 r  decenas[1]_i_30/O
                         net (fo=1, routed)           0.393    10.966    insta_display/decenas_reg[1]_i_2_1
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124    11.090 r  insta_display/decenas[1]_i_11/O
                         net (fo=1, routed)           0.000    11.090    insta_display/decenas[1]_i_11_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.603 r  insta_display/decenas_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.603    insta_display/decenas_reg[1]_i_2_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.918 r  insta_display/decenas_reg[5]_i_2/O[3]
                         net (fo=5, routed)           0.847    12.765    insta_display/decenas[5]_i_10[3]
    SLICE_X6Y49          LUT2 (Prop_lut2_I1_O)        0.307    13.072 r  insta_display/decenas[7]_i_178/O
                         net (fo=1, routed)           0.000    13.072    insta_display/decenas[7]_i_178_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.452 r  insta_display/decenas_reg[7]_i_152/CO[3]
                         net (fo=1, routed)           0.001    13.453    insta_display/decenas_reg[7]_i_152_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.570 r  insta_display/decenas_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    13.570    insta_display/decenas_reg[7]_i_128_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.789 r  insta_display/decenas_reg[7]_i_87/O[0]
                         net (fo=3, routed)           0.641    14.430    insta_display_n_71
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.295    14.725 r  decenas[7]_i_132/O
                         net (fo=1, routed)           0.000    14.725    insta_display/decenas_reg[7]_i_48_0[0]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.257 r  insta_display/decenas_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.257    insta_display/decenas_reg[7]_i_86_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.371 r  insta_display/decenas_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.371    insta_display/decenas_reg[7]_i_48_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.485 r  insta_display/decenas_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.485    insta_display/decenas_reg[7]_i_23_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.599 r  insta_display/decenas_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.599    insta_display/decenas_reg[7]_i_14_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.870 r  insta_display/decenas_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.354    16.223    insta_display/decenas_reg[7]_i_3_n_3
    SLICE_X4Y55          LUT4 (Prop_lut4_I1_O)        0.373    16.596 r  insta_display/decenas[5]_i_1/O
                         net (fo=1, routed)           0.000    16.596    insta_display/decenas1[5]
    SLICE_X4Y55          FDRE                                         r  insta_display/decenas_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.603    15.026    insta_display/CLK_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  insta_display/decenas_reg[5]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X4Y55          FDRE (Setup_fdre_C_D)        0.031    15.208    insta_display/decenas_reg[5]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -16.596    
  -------------------------------------------------------------------
                         slack                                 -1.388    

Slack (VIOLATED) :        -1.376ns  (required time - arrival time)
  Source:                 insta_display/monedero_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_display/decenas_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.082ns  (logic 6.336ns (57.172%)  route 4.746ns (42.828%))
  Logic Levels:           20  (CARRY4=13 LUT2=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.897     5.500    insta_display/CLK_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  insta_display/monedero_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.956 r  insta_display/monedero_int_reg[1]/Q
                         net (fo=103, routed)         0.571     6.527    insta_display/monedero_int_reg_n_0_[1]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.124     6.651 r  insta_display/decenas[7]_i_78/O
                         net (fo=4, routed)           0.491     7.142    insta_display/decenas[7]_i_78_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.668 r  insta_display/decenas_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.668    insta_display/decenas_reg[7]_i_83_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.896 r  insta_display/decenas_reg[7]_i_40/CO[2]
                         net (fo=63, routed)          0.534     8.431    insta_display/monedero_int_reg[6]_3[0]
    SLICE_X5Y45          LUT2 (Prop_lut2_I0_O)        0.313     8.744 r  insta_display/decenas[5]_i_14/O
                         net (fo=1, routed)           0.331     9.075    insta_display/decenas[5]_i_14_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.673 r  insta_display/decenas_reg[5]_i_11/O[1]
                         net (fo=5, routed)           0.597    10.270    insta_display_n_16
    SLICE_X7Y46          LUT3 (Prop_lut3_I1_O)        0.303    10.573 r  decenas[1]_i_30/O
                         net (fo=1, routed)           0.393    10.966    insta_display/decenas_reg[1]_i_2_1
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124    11.090 r  insta_display/decenas[1]_i_11/O
                         net (fo=1, routed)           0.000    11.090    insta_display/decenas[1]_i_11_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.603 r  insta_display/decenas_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.603    insta_display/decenas_reg[1]_i_2_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.918 r  insta_display/decenas_reg[5]_i_2/O[3]
                         net (fo=5, routed)           0.847    12.765    insta_display/decenas[5]_i_10[3]
    SLICE_X6Y49          LUT2 (Prop_lut2_I1_O)        0.307    13.072 r  insta_display/decenas[7]_i_178/O
                         net (fo=1, routed)           0.000    13.072    insta_display/decenas[7]_i_178_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.452 r  insta_display/decenas_reg[7]_i_152/CO[3]
                         net (fo=1, routed)           0.001    13.453    insta_display/decenas_reg[7]_i_152_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.570 r  insta_display/decenas_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    13.570    insta_display/decenas_reg[7]_i_128_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.789 r  insta_display/decenas_reg[7]_i_87/O[0]
                         net (fo=3, routed)           0.641    14.430    insta_display_n_71
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.295    14.725 r  decenas[7]_i_132/O
                         net (fo=1, routed)           0.000    14.725    insta_display/decenas_reg[7]_i_48_0[0]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.257 r  insta_display/decenas_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.257    insta_display/decenas_reg[7]_i_86_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.371 r  insta_display/decenas_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.371    insta_display/decenas_reg[7]_i_48_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.485 r  insta_display/decenas_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.485    insta_display/decenas_reg[7]_i_23_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.599 r  insta_display/decenas_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.599    insta_display/decenas_reg[7]_i_14_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.870 r  insta_display/decenas_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.339    16.209    insta_display/decenas_reg[7]_i_3_n_3
    SLICE_X7Y56          LUT4 (Prop_lut4_I1_O)        0.373    16.582 r  insta_display/decenas[7]_i_1/O
                         net (fo=1, routed)           0.000    16.582    insta_display/decenas1[7]
    SLICE_X7Y56          FDRE                                         r  insta_display/decenas_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.603    15.026    insta_display/CLK_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  insta_display/decenas_reg[7]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)        0.029    15.206    insta_display/decenas_reg[7]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -16.582    
  -------------------------------------------------------------------
                         slack                                 -1.376    

Slack (VIOLATED) :        -1.372ns  (required time - arrival time)
  Source:                 insta_display/monedero_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_display/decenas_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.081ns  (logic 6.336ns (57.177%)  route 4.745ns (42.823%))
  Logic Levels:           20  (CARRY4=13 LUT2=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.897     5.500    insta_display/CLK_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  insta_display/monedero_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.956 r  insta_display/monedero_int_reg[1]/Q
                         net (fo=103, routed)         0.571     6.527    insta_display/monedero_int_reg_n_0_[1]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.124     6.651 r  insta_display/decenas[7]_i_78/O
                         net (fo=4, routed)           0.491     7.142    insta_display/decenas[7]_i_78_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.668 r  insta_display/decenas_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.668    insta_display/decenas_reg[7]_i_83_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.896 r  insta_display/decenas_reg[7]_i_40/CO[2]
                         net (fo=63, routed)          0.534     8.431    insta_display/monedero_int_reg[6]_3[0]
    SLICE_X5Y45          LUT2 (Prop_lut2_I0_O)        0.313     8.744 r  insta_display/decenas[5]_i_14/O
                         net (fo=1, routed)           0.331     9.075    insta_display/decenas[5]_i_14_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.673 r  insta_display/decenas_reg[5]_i_11/O[1]
                         net (fo=5, routed)           0.597    10.270    insta_display_n_16
    SLICE_X7Y46          LUT3 (Prop_lut3_I1_O)        0.303    10.573 r  decenas[1]_i_30/O
                         net (fo=1, routed)           0.393    10.966    insta_display/decenas_reg[1]_i_2_1
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124    11.090 r  insta_display/decenas[1]_i_11/O
                         net (fo=1, routed)           0.000    11.090    insta_display/decenas[1]_i_11_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.603 r  insta_display/decenas_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.603    insta_display/decenas_reg[1]_i_2_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.918 r  insta_display/decenas_reg[5]_i_2/O[3]
                         net (fo=5, routed)           0.847    12.765    insta_display/decenas[5]_i_10[3]
    SLICE_X6Y49          LUT2 (Prop_lut2_I1_O)        0.307    13.072 r  insta_display/decenas[7]_i_178/O
                         net (fo=1, routed)           0.000    13.072    insta_display/decenas[7]_i_178_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.452 r  insta_display/decenas_reg[7]_i_152/CO[3]
                         net (fo=1, routed)           0.001    13.453    insta_display/decenas_reg[7]_i_152_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.570 r  insta_display/decenas_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    13.570    insta_display/decenas_reg[7]_i_128_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.789 r  insta_display/decenas_reg[7]_i_87/O[0]
                         net (fo=3, routed)           0.641    14.430    insta_display_n_71
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.295    14.725 r  decenas[7]_i_132/O
                         net (fo=1, routed)           0.000    14.725    insta_display/decenas_reg[7]_i_48_0[0]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.257 r  insta_display/decenas_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.257    insta_display/decenas_reg[7]_i_86_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.371 r  insta_display/decenas_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.371    insta_display/decenas_reg[7]_i_48_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.485 r  insta_display/decenas_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.485    insta_display/decenas_reg[7]_i_23_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.599 r  insta_display/decenas_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.599    insta_display/decenas_reg[7]_i_14_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.870 r  insta_display/decenas_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.338    16.208    insta_display/decenas_reg[7]_i_3_n_3
    SLICE_X7Y56          LUT4 (Prop_lut4_I1_O)        0.373    16.581 r  insta_display/decenas[0]_i_1/O
                         net (fo=1, routed)           0.000    16.581    insta_display/decenas1[0]
    SLICE_X7Y56          FDRE                                         r  insta_display/decenas_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.603    15.026    insta_display/CLK_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  insta_display/decenas_reg[0]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)        0.032    15.209    insta_display/decenas_reg[0]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -16.581    
  -------------------------------------------------------------------
                         slack                                 -1.372    

Slack (VIOLATED) :        -1.371ns  (required time - arrival time)
  Source:                 insta_display/monedero_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_display/decenas_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.079ns  (logic 6.336ns (57.188%)  route 4.743ns (42.813%))
  Logic Levels:           20  (CARRY4=13 LUT2=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.897     5.500    insta_display/CLK_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  insta_display/monedero_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.956 r  insta_display/monedero_int_reg[1]/Q
                         net (fo=103, routed)         0.571     6.527    insta_display/monedero_int_reg_n_0_[1]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.124     6.651 r  insta_display/decenas[7]_i_78/O
                         net (fo=4, routed)           0.491     7.142    insta_display/decenas[7]_i_78_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.668 r  insta_display/decenas_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.668    insta_display/decenas_reg[7]_i_83_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.896 r  insta_display/decenas_reg[7]_i_40/CO[2]
                         net (fo=63, routed)          0.534     8.431    insta_display/monedero_int_reg[6]_3[0]
    SLICE_X5Y45          LUT2 (Prop_lut2_I0_O)        0.313     8.744 r  insta_display/decenas[5]_i_14/O
                         net (fo=1, routed)           0.331     9.075    insta_display/decenas[5]_i_14_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.673 r  insta_display/decenas_reg[5]_i_11/O[1]
                         net (fo=5, routed)           0.597    10.270    insta_display_n_16
    SLICE_X7Y46          LUT3 (Prop_lut3_I1_O)        0.303    10.573 r  decenas[1]_i_30/O
                         net (fo=1, routed)           0.393    10.966    insta_display/decenas_reg[1]_i_2_1
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124    11.090 r  insta_display/decenas[1]_i_11/O
                         net (fo=1, routed)           0.000    11.090    insta_display/decenas[1]_i_11_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.603 r  insta_display/decenas_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.603    insta_display/decenas_reg[1]_i_2_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.918 r  insta_display/decenas_reg[5]_i_2/O[3]
                         net (fo=5, routed)           0.847    12.765    insta_display/decenas[5]_i_10[3]
    SLICE_X6Y49          LUT2 (Prop_lut2_I1_O)        0.307    13.072 r  insta_display/decenas[7]_i_178/O
                         net (fo=1, routed)           0.000    13.072    insta_display/decenas[7]_i_178_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.452 r  insta_display/decenas_reg[7]_i_152/CO[3]
                         net (fo=1, routed)           0.001    13.453    insta_display/decenas_reg[7]_i_152_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.570 r  insta_display/decenas_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    13.570    insta_display/decenas_reg[7]_i_128_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.789 r  insta_display/decenas_reg[7]_i_87/O[0]
                         net (fo=3, routed)           0.641    14.430    insta_display_n_71
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.295    14.725 r  decenas[7]_i_132/O
                         net (fo=1, routed)           0.000    14.725    insta_display/decenas_reg[7]_i_48_0[0]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.257 r  insta_display/decenas_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.257    insta_display/decenas_reg[7]_i_86_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.371 r  insta_display/decenas_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.371    insta_display/decenas_reg[7]_i_48_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.485 r  insta_display/decenas_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.485    insta_display/decenas_reg[7]_i_23_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.599 r  insta_display/decenas_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.599    insta_display/decenas_reg[7]_i_14_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.870 r  insta_display/decenas_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.336    16.206    insta_display/decenas_reg[7]_i_3_n_3
    SLICE_X7Y56          LUT4 (Prop_lut4_I1_O)        0.373    16.579 r  insta_display/decenas[6]_i_1/O
                         net (fo=1, routed)           0.000    16.579    insta_display/decenas1[6]
    SLICE_X7Y56          FDRE                                         r  insta_display/decenas_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.603    15.026    insta_display/CLK_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  insta_display/decenas_reg[6]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)        0.031    15.208    insta_display/decenas_reg[6]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -16.579    
  -------------------------------------------------------------------
                         slack                                 -1.371    

Slack (VIOLATED) :        -1.368ns  (required time - arrival time)
  Source:                 insta_display/monedero_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_display/decenas_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.076ns  (logic 6.336ns (57.203%)  route 4.740ns (42.797%))
  Logic Levels:           20  (CARRY4=13 LUT2=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.897     5.500    insta_display/CLK_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  insta_display/monedero_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.956 r  insta_display/monedero_int_reg[1]/Q
                         net (fo=103, routed)         0.571     6.527    insta_display/monedero_int_reg_n_0_[1]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.124     6.651 r  insta_display/decenas[7]_i_78/O
                         net (fo=4, routed)           0.491     7.142    insta_display/decenas[7]_i_78_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.668 r  insta_display/decenas_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.668    insta_display/decenas_reg[7]_i_83_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.896 r  insta_display/decenas_reg[7]_i_40/CO[2]
                         net (fo=63, routed)          0.534     8.431    insta_display/monedero_int_reg[6]_3[0]
    SLICE_X5Y45          LUT2 (Prop_lut2_I0_O)        0.313     8.744 r  insta_display/decenas[5]_i_14/O
                         net (fo=1, routed)           0.331     9.075    insta_display/decenas[5]_i_14_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.673 r  insta_display/decenas_reg[5]_i_11/O[1]
                         net (fo=5, routed)           0.597    10.270    insta_display_n_16
    SLICE_X7Y46          LUT3 (Prop_lut3_I1_O)        0.303    10.573 r  decenas[1]_i_30/O
                         net (fo=1, routed)           0.393    10.966    insta_display/decenas_reg[1]_i_2_1
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124    11.090 r  insta_display/decenas[1]_i_11/O
                         net (fo=1, routed)           0.000    11.090    insta_display/decenas[1]_i_11_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.603 r  insta_display/decenas_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.603    insta_display/decenas_reg[1]_i_2_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.918 r  insta_display/decenas_reg[5]_i_2/O[3]
                         net (fo=5, routed)           0.847    12.765    insta_display/decenas[5]_i_10[3]
    SLICE_X6Y49          LUT2 (Prop_lut2_I1_O)        0.307    13.072 r  insta_display/decenas[7]_i_178/O
                         net (fo=1, routed)           0.000    13.072    insta_display/decenas[7]_i_178_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.452 r  insta_display/decenas_reg[7]_i_152/CO[3]
                         net (fo=1, routed)           0.001    13.453    insta_display/decenas_reg[7]_i_152_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.570 r  insta_display/decenas_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    13.570    insta_display/decenas_reg[7]_i_128_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.789 r  insta_display/decenas_reg[7]_i_87/O[0]
                         net (fo=3, routed)           0.641    14.430    insta_display_n_71
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.295    14.725 r  decenas[7]_i_132/O
                         net (fo=1, routed)           0.000    14.725    insta_display/decenas_reg[7]_i_48_0[0]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.257 r  insta_display/decenas_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.257    insta_display/decenas_reg[7]_i_86_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.371 r  insta_display/decenas_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.371    insta_display/decenas_reg[7]_i_48_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.485 r  insta_display/decenas_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.485    insta_display/decenas_reg[7]_i_23_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.599 r  insta_display/decenas_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.599    insta_display/decenas_reg[7]_i_14_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.870 r  insta_display/decenas_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.333    16.203    insta_display/decenas_reg[7]_i_3_n_3
    SLICE_X7Y56          LUT4 (Prop_lut4_I1_O)        0.373    16.576 r  insta_display/decenas[2]_i_1/O
                         net (fo=1, routed)           0.000    16.576    insta_display/decenas1[2]
    SLICE_X7Y56          FDRE                                         r  insta_display/decenas_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.603    15.026    insta_display/CLK_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  insta_display/decenas_reg[2]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)        0.031    15.208    insta_display/decenas_reg[2]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -16.576    
  -------------------------------------------------------------------
                         slack                                 -1.368    

Slack (VIOLATED) :        -0.384ns  (required time - arrival time)
  Source:                 insta_fsm/contador1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_fsm/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 5.552ns (55.454%)  route 4.460ns (44.546%))
  Logic Levels:           22  (CARRY4=17 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.899     5.502    insta_fsm/CLK_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  insta_fsm/contador1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     6.020 r  insta_fsm/contador1_reg[2]/Q
                         net (fo=2, routed)           0.471     6.491    insta_fsm/contador1_reg[2]
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.165 r  insta_fsm/contador11_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.165    insta_fsm/contador11_carry_i_10_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  insta_fsm/contador11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.279    insta_fsm/contador11_carry_i_9_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  insta_fsm/contador11_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.393    insta_fsm/contador11_carry__0_i_3_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  insta_fsm/contador11_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.001     7.508    insta_fsm/contador11_carry__0_i_9_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  insta_fsm/contador11_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.622    insta_fsm/contador11_carry__1_i_4_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  insta_fsm/contador11_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.736    insta_fsm/contador11_carry__1_i_9_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  insta_fsm/contador11_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.850    insta_fsm/contador11_carry__2_i_10_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.184 f  insta_fsm/contador11_carry__2_i_9/O[1]
                         net (fo=2, routed)           0.808     8.991    insta_fsm/p_0_in[30]
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.303     9.294 r  insta_fsm/contador11_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.294    insta_fsm/contador11_carry__2_i_5_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.695 r  insta_fsm/contador11_carry__2/CO[3]
                         net (fo=2, routed)           0.803    10.499    insta_fsm/contador11_carry__2_n_0
    SLICE_X5Y55          LUT2 (Prop_lut2_I1_O)        0.124    10.623 r  insta_fsm/contador_ms[3]_i_2/O
                         net (fo=1, routed)           0.000    10.623    insta_fsm/contador_ms[3]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.155 r  insta_fsm/contador_ms_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.155    insta_fsm/contador_ms_reg[3]_i_1_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.269 r  insta_fsm/contador_ms_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    insta_fsm/contador_ms_reg[7]_i_1_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.383 r  insta_fsm/contador_ms_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.383    insta_fsm/contador_ms_reg[11]_i_1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.497 r  insta_fsm/contador_ms_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.497    insta_fsm/contador_ms_reg[15]_i_1_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.611 r  insta_fsm/contador_ms_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.611    insta_fsm/contador_ms_reg[19]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.725 r  insta_fsm/contador_ms_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.725    insta_fsm/contador_ms_reg[23]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.073 f  insta_fsm/contador_ms_reg[27]_i_1/O[1]
                         net (fo=9, routed)           0.822    12.895    insta_fsm/contador_ms_reg[27]_0[1]
    SLICE_X6Y60          LUT3 (Prop_lut3_I0_O)        0.303    13.198 r  insta_fsm/i__carry__2_i_8__0/O
                         net (fo=1, routed)           0.000    13.198    insta_fsm/i__carry__2_i_8__0_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.711 r  insta_fsm/current_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.251    14.961    insta_fsm/current_state113_in
    SLICE_X11Y59         LUT6 (Prop_lut6_I0_O)        0.124    15.085 r  insta_fsm/FSM_sequential_current_state[1]_i_4/O
                         net (fo=2, routed)           0.304    15.390    insta_fsm/FSM_sequential_current_state[1]_i_4_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.514 r  insta_fsm/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    15.514    insta_fsm/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X11Y58         FDCE                                         r  insta_fsm/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.526    14.949    insta_fsm/CLK_IBUF_BUFG
    SLICE_X11Y58         FDCE                                         r  insta_fsm/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.187    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X11Y58         FDCE (Setup_fdce_C_D)        0.029    15.129    insta_fsm/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -15.514    
  -------------------------------------------------------------------
                         slack                                 -0.384    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 insta_fsm/contador1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_fsm/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.009ns  (logic 5.552ns (55.470%)  route 4.457ns (44.530%))
  Logic Levels:           22  (CARRY4=17 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.899     5.502    insta_fsm/CLK_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  insta_fsm/contador1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     6.020 r  insta_fsm/contador1_reg[2]/Q
                         net (fo=2, routed)           0.471     6.491    insta_fsm/contador1_reg[2]
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.165 r  insta_fsm/contador11_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.165    insta_fsm/contador11_carry_i_10_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  insta_fsm/contador11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.279    insta_fsm/contador11_carry_i_9_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  insta_fsm/contador11_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.393    insta_fsm/contador11_carry__0_i_3_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  insta_fsm/contador11_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.001     7.508    insta_fsm/contador11_carry__0_i_9_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  insta_fsm/contador11_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.622    insta_fsm/contador11_carry__1_i_4_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  insta_fsm/contador11_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.736    insta_fsm/contador11_carry__1_i_9_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  insta_fsm/contador11_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.850    insta_fsm/contador11_carry__2_i_10_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.184 f  insta_fsm/contador11_carry__2_i_9/O[1]
                         net (fo=2, routed)           0.808     8.991    insta_fsm/p_0_in[30]
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.303     9.294 r  insta_fsm/contador11_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.294    insta_fsm/contador11_carry__2_i_5_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.695 r  insta_fsm/contador11_carry__2/CO[3]
                         net (fo=2, routed)           0.803    10.499    insta_fsm/contador11_carry__2_n_0
    SLICE_X5Y55          LUT2 (Prop_lut2_I1_O)        0.124    10.623 r  insta_fsm/contador_ms[3]_i_2/O
                         net (fo=1, routed)           0.000    10.623    insta_fsm/contador_ms[3]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.155 r  insta_fsm/contador_ms_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.155    insta_fsm/contador_ms_reg[3]_i_1_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.269 r  insta_fsm/contador_ms_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    insta_fsm/contador_ms_reg[7]_i_1_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.383 r  insta_fsm/contador_ms_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.383    insta_fsm/contador_ms_reg[11]_i_1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.497 r  insta_fsm/contador_ms_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.497    insta_fsm/contador_ms_reg[15]_i_1_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.611 r  insta_fsm/contador_ms_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.611    insta_fsm/contador_ms_reg[19]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.725 r  insta_fsm/contador_ms_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.725    insta_fsm/contador_ms_reg[23]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.073 f  insta_fsm/contador_ms_reg[27]_i_1/O[1]
                         net (fo=9, routed)           0.822    12.895    insta_fsm/contador_ms_reg[27]_0[1]
    SLICE_X6Y60          LUT3 (Prop_lut3_I0_O)        0.303    13.198 r  insta_fsm/i__carry__2_i_8__0/O
                         net (fo=1, routed)           0.000    13.198    insta_fsm/i__carry__2_i_8__0_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.711 r  insta_fsm/current_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.251    14.961    insta_fsm/current_state113_in
    SLICE_X11Y59         LUT6 (Prop_lut6_I0_O)        0.124    15.085 r  insta_fsm/FSM_sequential_current_state[1]_i_4/O
                         net (fo=2, routed)           0.301    15.387    insta_fsm/FSM_sequential_current_state[1]_i_4_n_0
    SLICE_X11Y58         LUT5 (Prop_lut5_I4_O)        0.124    15.511 r  insta_fsm/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    15.511    insta_fsm/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X11Y58         FDCE                                         r  insta_fsm/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.526    14.949    insta_fsm/CLK_IBUF_BUFG
    SLICE_X11Y58         FDCE                                         r  insta_fsm/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.187    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X11Y58         FDCE (Setup_fdce_C_D)        0.031    15.131    insta_fsm/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -15.511    
  -------------------------------------------------------------------
                         slack                                 -0.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 insta_fsm/monedero_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_display/monedero_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.489%)  route 0.391ns (73.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.603     1.522    insta_fsm/CLK_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  insta_fsm/monedero_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  insta_fsm/monedero_out_reg[1]/Q
                         net (fo=1, routed)           0.391     2.055    insta_display/monedero_int_reg[1]_6[0]
    SLICE_X7Y41          FDRE                                         r  insta_display/monedero_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.945     2.110    insta_display/CLK_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  insta_display/monedero_int_reg[1]/C
                         clock pessimism             -0.250     1.859    
    SLICE_X7Y41          FDRE (Hold_fdre_C_D)         0.066     1.925    insta_display/monedero_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 insta_fsm/contador1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_fsm/contador1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.671     1.591    insta_fsm/CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  insta_fsm/contador1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.755 r  insta_fsm/contador1_reg[14]/Q
                         net (fo=2, routed)           0.127     1.882    insta_fsm/contador1_reg[14]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.038 r  insta_fsm/contador1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.038    insta_fsm/contador1_reg[12]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.091 r  insta_fsm/contador1_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.091    insta_fsm/contador1_reg[16]_i_1_n_7
    SLICE_X2Y50          FDRE                                         r  insta_fsm/contador1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.878     2.043    insta_fsm/CLK_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  insta_fsm/contador1_reg[16]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.926    insta_fsm/contador1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 insta_fsm/contador1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_fsm/contador1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.671     1.591    insta_fsm/CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  insta_fsm/contador1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.755 r  insta_fsm/contador1_reg[14]/Q
                         net (fo=2, routed)           0.127     1.882    insta_fsm/contador1_reg[14]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.038 r  insta_fsm/contador1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.038    insta_fsm/contador1_reg[12]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.104 r  insta_fsm/contador1_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.104    insta_fsm/contador1_reg[16]_i_1_n_5
    SLICE_X2Y50          FDRE                                         r  insta_fsm/contador1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.878     2.043    insta_fsm/CLK_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  insta_fsm/contador1_reg[18]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.926    insta_fsm/contador1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 insta_display/posicion_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_display/posicion_led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.602     1.521    insta_display/CLK_IBUF_BUFG
    SLICE_X1Y61          FDRE                                         r  insta_display/posicion_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  insta_display/posicion_reg[2]/Q
                         net (fo=17, routed)          0.122     1.784    insta_display/p_1_in[3]
    SLICE_X1Y62          FDRE                                         r  insta_display/posicion_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.873     2.038    insta_display/CLK_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  insta_display/posicion_led_reg[2]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.066     1.601    insta_display/posicion_led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 insta_tratamientoseniales/ins[3].instanciaflancos/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_tratamientoseniales/ins[3].instanciaflancos/aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.148ns (67.422%)  route 0.072ns (32.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.604     1.523    insta_tratamientoseniales/ins[3].instanciaflancos/CLK_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  insta_tratamientoseniales/ins[3].instanciaflancos/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  insta_tratamientoseniales/ins[3].instanciaflancos/aux_reg[0]/Q
                         net (fo=2, routed)           0.072     1.743    insta_tratamientoseniales/ins[3].instanciaflancos/aux_reg_n_0_[0]
    SLICE_X2Y55          FDRE                                         r  insta_tratamientoseniales/ins[3].instanciaflancos/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.877     2.042    insta_tratamientoseniales/ins[3].instanciaflancos/CLK_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  insta_tratamientoseniales/ins[3].instanciaflancos/aux_reg[1]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.023     1.546    insta_tratamientoseniales/ins[3].instanciaflancos/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 insta_fsm/out_motor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_motor_salida/motor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.010%)  route 0.155ns (44.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.601     1.520    insta_fsm/CLK_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  insta_fsm/out_motor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  insta_fsm/out_motor_reg[2]/Q
                         net (fo=4, routed)           0.155     1.817    insta_motor_salida/producto_fsm_to_motor[2]
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.049     1.866 r  insta_motor_salida/motor[3]_i_1/O
                         net (fo=1, routed)           0.000     1.866    insta_motor_salida/motor[3]_i_1_n_0
    SLICE_X3Y60          FDRE                                         r  insta_motor_salida/motor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.875     2.040    insta_motor_salida/CLK_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  insta_motor_salida/motor_reg[3]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.107     1.667    insta_motor_salida/motor_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 insta_tratamientoseniales/ins[3].instanciaflancos/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_tratamientoseniales/ins[3].instanciaflancos/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.604     1.523    insta_tratamientoseniales/ins[3].instanciaflancos/CLK_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  insta_tratamientoseniales/ins[3].instanciaflancos/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  insta_tratamientoseniales/ins[3].instanciaflancos/aux_reg[0]/Q
                         net (fo=2, routed)           0.074     1.745    insta_tratamientoseniales/ins[3].instanciaflancos/aux_reg_n_0_[0]
    SLICE_X2Y55          LUT6 (Prop_lut6_I4_O)        0.098     1.843 r  insta_tratamientoseniales/ins[3].instanciaflancos/output_i_1__2/O
                         net (fo=1, routed)           0.000     1.843    insta_tratamientoseniales/ins[3].instanciaflancos/output_i_1__2_n_0
    SLICE_X2Y55          FDRE                                         r  insta_tratamientoseniales/ins[3].instanciaflancos/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.877     2.042    insta_tratamientoseniales/ins[3].instanciaflancos/CLK_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  insta_tratamientoseniales/ins[3].instanciaflancos/output_reg/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.120     1.643    insta_tratamientoseniales/ins[3].instanciaflancos/output_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 insta_fsm/out_motor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_motor_salida/motor_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.192ns (55.269%)  route 0.155ns (44.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.601     1.520    insta_fsm/CLK_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  insta_fsm/out_motor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  insta_fsm/out_motor_reg[2]/Q
                         net (fo=4, routed)           0.155     1.817    insta_motor_salida/producto_fsm_to_motor[2]
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.051     1.868 r  insta_motor_salida/motor[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    insta_motor_salida/motor[1]_i_1_n_0
    SLICE_X3Y60          FDRE                                         r  insta_motor_salida/motor_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.875     2.040    insta_motor_salida/CLK_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  insta_motor_salida/motor_reg[1]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.107     1.667    insta_motor_salida/motor_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 insta_tratamientoseniales/ins[0].instanciaflancos/aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_tratamientoseniales/ins[0].instanciaflancos/aux_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.938%)  route 0.130ns (48.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.604     1.523    insta_tratamientoseniales/ins[0].instanciaflancos/CLK_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  insta_tratamientoseniales/ins[0].instanciaflancos/aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  insta_tratamientoseniales/ins[0].instanciaflancos/aux_reg[3]/Q
                         net (fo=2, routed)           0.130     1.795    insta_tratamientoseniales/ins[0].instanciaflancos/aux_reg_n_0_[3]
    SLICE_X0Y53          FDRE                                         r  insta_tratamientoseniales/ins[0].instanciaflancos/aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.877     2.042    insta_tratamientoseniales/ins[0].instanciaflancos/CLK_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  insta_tratamientoseniales/ins[0].instanciaflancos/aux_reg[4]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.071     1.594    insta_tratamientoseniales/ins[0].instanciaflancos/aux_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 insta_fsm/contador1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_fsm/contador1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.671     1.591    insta_fsm/CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  insta_fsm/contador1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.755 r  insta_fsm/contador1_reg[14]/Q
                         net (fo=2, routed)           0.127     1.882    insta_fsm/contador1_reg[14]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.038 r  insta_fsm/contador1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.038    insta_fsm/contador1_reg[12]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.127 r  insta_fsm/contador1_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.127    insta_fsm/contador1_reg[16]_i_1_n_6
    SLICE_X2Y50          FDRE                                         r  insta_fsm/contador1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.878     2.043    insta_fsm/CLK_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  insta_fsm/contador1_reg[17]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.926    insta_fsm/contador1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y61     insta_Selector_producto/done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y61     insta_Selector_producto/producto_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y61     insta_Selector_producto/producto_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y61     insta_Selector_producto/producto_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y61     insta_Selector_producto/producto_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y59     insta_display/caracter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y60     insta_display/caracter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y60     insta_display/caracter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y58     insta_display/caracter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y61     insta_Selector_producto/done_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y61     insta_Selector_producto/done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y61     insta_Selector_producto/producto_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y61     insta_Selector_producto/producto_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y61     insta_Selector_producto/producto_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y61     insta_Selector_producto/producto_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y61     insta_Selector_producto/producto_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y61     insta_Selector_producto/producto_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y61     insta_Selector_producto/producto_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y61     insta_Selector_producto/producto_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y61     insta_Selector_producto/done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y61     insta_Selector_producto/done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y61     insta_Selector_producto/producto_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y61     insta_Selector_producto/producto_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y61     insta_Selector_producto/producto_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y61     insta_Selector_producto/producto_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y61     insta_Selector_producto/producto_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y61     insta_Selector_producto/producto_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y61     insta_Selector_producto/producto_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y61     insta_Selector_producto/producto_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.559ns  (required time - arrival time)
  Source:                 insta_fsm/reset_monedero_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_monedero/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.580ns (29.562%)  route 1.382ns (70.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.723     5.326    insta_fsm/CLK_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  insta_fsm/reset_monedero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  insta_fsm/reset_monedero_reg/Q
                         net (fo=2, routed)           0.742     6.523    insta_fsm/reset_fsm_to_contador
    SLICE_X3Y56          LUT1 (Prop_lut1_I0_O)        0.124     6.647 f  insta_fsm/cnt[7]_i_2/O
                         net (fo=7, routed)           0.640     7.288    insta_monedero/cnt_reg[1]_0
    SLICE_X3Y53          FDCE                                         f  insta_monedero/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.605    15.028    insta_monedero/CLK_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  insta_monedero/cnt_reg[1]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    14.846    insta_monedero/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                  7.559    

Slack (MET) :             7.559ns  (required time - arrival time)
  Source:                 insta_fsm/reset_monedero_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_monedero/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.580ns (29.562%)  route 1.382ns (70.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.723     5.326    insta_fsm/CLK_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  insta_fsm/reset_monedero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  insta_fsm/reset_monedero_reg/Q
                         net (fo=2, routed)           0.742     6.523    insta_fsm/reset_fsm_to_contador
    SLICE_X3Y56          LUT1 (Prop_lut1_I0_O)        0.124     6.647 f  insta_fsm/cnt[7]_i_2/O
                         net (fo=7, routed)           0.640     7.288    insta_monedero/cnt_reg[1]_0
    SLICE_X3Y53          FDCE                                         f  insta_monedero/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.605    15.028    insta_monedero/CLK_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  insta_monedero/cnt_reg[2]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    14.846    insta_monedero/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                  7.559    

Slack (MET) :             7.559ns  (required time - arrival time)
  Source:                 insta_fsm/reset_monedero_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_monedero/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.580ns (29.562%)  route 1.382ns (70.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.723     5.326    insta_fsm/CLK_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  insta_fsm/reset_monedero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  insta_fsm/reset_monedero_reg/Q
                         net (fo=2, routed)           0.742     6.523    insta_fsm/reset_fsm_to_contador
    SLICE_X3Y56          LUT1 (Prop_lut1_I0_O)        0.124     6.647 f  insta_fsm/cnt[7]_i_2/O
                         net (fo=7, routed)           0.640     7.288    insta_monedero/cnt_reg[1]_0
    SLICE_X3Y53          FDCE                                         f  insta_monedero/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.605    15.028    insta_monedero/CLK_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  insta_monedero/cnt_reg[3]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    14.846    insta_monedero/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                  7.559    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 insta_fsm/reset_monedero_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_monedero/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.580ns (31.849%)  route 1.241ns (68.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.723     5.326    insta_fsm/CLK_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  insta_fsm/reset_monedero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  insta_fsm/reset_monedero_reg/Q
                         net (fo=2, routed)           0.742     6.523    insta_fsm/reset_fsm_to_contador
    SLICE_X3Y56          LUT1 (Prop_lut1_I0_O)        0.124     6.647 f  insta_fsm/cnt[7]_i_2/O
                         net (fo=7, routed)           0.499     7.147    insta_monedero/cnt_reg[1]_0
    SLICE_X3Y54          FDCE                                         f  insta_monedero/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.605    15.028    insta_monedero/CLK_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  insta_monedero/cnt_reg[4]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y54          FDCE (Recov_fdce_C_CLR)     -0.405    14.846    insta_monedero/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 insta_fsm/reset_monedero_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_monedero/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.580ns (31.849%)  route 1.241ns (68.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.723     5.326    insta_fsm/CLK_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  insta_fsm/reset_monedero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  insta_fsm/reset_monedero_reg/Q
                         net (fo=2, routed)           0.742     6.523    insta_fsm/reset_fsm_to_contador
    SLICE_X3Y56          LUT1 (Prop_lut1_I0_O)        0.124     6.647 f  insta_fsm/cnt[7]_i_2/O
                         net (fo=7, routed)           0.499     7.147    insta_monedero/cnt_reg[1]_0
    SLICE_X3Y54          FDCE                                         f  insta_monedero/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.605    15.028    insta_monedero/CLK_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  insta_monedero/cnt_reg[5]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y54          FDCE (Recov_fdce_C_CLR)     -0.405    14.846    insta_monedero/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 insta_fsm/reset_monedero_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_monedero/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.580ns (31.849%)  route 1.241ns (68.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.723     5.326    insta_fsm/CLK_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  insta_fsm/reset_monedero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  insta_fsm/reset_monedero_reg/Q
                         net (fo=2, routed)           0.742     6.523    insta_fsm/reset_fsm_to_contador
    SLICE_X3Y56          LUT1 (Prop_lut1_I0_O)        0.124     6.647 f  insta_fsm/cnt[7]_i_2/O
                         net (fo=7, routed)           0.499     7.147    insta_monedero/cnt_reg[1]_0
    SLICE_X3Y54          FDCE                                         f  insta_monedero/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.605    15.028    insta_monedero/CLK_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  insta_monedero/cnt_reg[6]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y54          FDCE (Recov_fdce_C_CLR)     -0.405    14.846    insta_monedero/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 insta_fsm/reset_monedero_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_monedero/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.580ns (31.849%)  route 1.241ns (68.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.723     5.326    insta_fsm/CLK_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  insta_fsm/reset_monedero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  insta_fsm/reset_monedero_reg/Q
                         net (fo=2, routed)           0.742     6.523    insta_fsm/reset_fsm_to_contador
    SLICE_X3Y56          LUT1 (Prop_lut1_I0_O)        0.124     6.647 f  insta_fsm/cnt[7]_i_2/O
                         net (fo=7, routed)           0.499     7.147    insta_monedero/cnt_reg[1]_0
    SLICE_X3Y54          FDCE                                         f  insta_monedero/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.605    15.028    insta_monedero/CLK_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  insta_monedero/cnt_reg[7]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y54          FDCE (Recov_fdce_C_CLR)     -0.405    14.846    insta_monedero/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                  7.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 insta_fsm/reset_monedero_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_monedero/cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.242%)  route 0.450ns (70.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.602     1.521    insta_fsm/CLK_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  insta_fsm/reset_monedero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  insta_fsm/reset_monedero_reg/Q
                         net (fo=2, routed)           0.269     1.931    insta_fsm/reset_fsm_to_contador
    SLICE_X3Y56          LUT1 (Prop_lut1_I0_O)        0.045     1.976 f  insta_fsm/cnt[7]_i_2/O
                         net (fo=7, routed)           0.181     2.157    insta_monedero/cnt_reg[1]_0
    SLICE_X3Y54          FDCE                                         f  insta_monedero/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.877     2.042    insta_monedero/CLK_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  insta_monedero/cnt_reg[4]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y54          FDCE (Remov_fdce_C_CLR)     -0.092     1.470    insta_monedero/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 insta_fsm/reset_monedero_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_monedero/cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.242%)  route 0.450ns (70.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.602     1.521    insta_fsm/CLK_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  insta_fsm/reset_monedero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  insta_fsm/reset_monedero_reg/Q
                         net (fo=2, routed)           0.269     1.931    insta_fsm/reset_fsm_to_contador
    SLICE_X3Y56          LUT1 (Prop_lut1_I0_O)        0.045     1.976 f  insta_fsm/cnt[7]_i_2/O
                         net (fo=7, routed)           0.181     2.157    insta_monedero/cnt_reg[1]_0
    SLICE_X3Y54          FDCE                                         f  insta_monedero/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.877     2.042    insta_monedero/CLK_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  insta_monedero/cnt_reg[5]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y54          FDCE (Remov_fdce_C_CLR)     -0.092     1.470    insta_monedero/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 insta_fsm/reset_monedero_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_monedero/cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.242%)  route 0.450ns (70.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.602     1.521    insta_fsm/CLK_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  insta_fsm/reset_monedero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  insta_fsm/reset_monedero_reg/Q
                         net (fo=2, routed)           0.269     1.931    insta_fsm/reset_fsm_to_contador
    SLICE_X3Y56          LUT1 (Prop_lut1_I0_O)        0.045     1.976 f  insta_fsm/cnt[7]_i_2/O
                         net (fo=7, routed)           0.181     2.157    insta_monedero/cnt_reg[1]_0
    SLICE_X3Y54          FDCE                                         f  insta_monedero/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.877     2.042    insta_monedero/CLK_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  insta_monedero/cnt_reg[6]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y54          FDCE (Remov_fdce_C_CLR)     -0.092     1.470    insta_monedero/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 insta_fsm/reset_monedero_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_monedero/cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.242%)  route 0.450ns (70.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.602     1.521    insta_fsm/CLK_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  insta_fsm/reset_monedero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  insta_fsm/reset_monedero_reg/Q
                         net (fo=2, routed)           0.269     1.931    insta_fsm/reset_fsm_to_contador
    SLICE_X3Y56          LUT1 (Prop_lut1_I0_O)        0.045     1.976 f  insta_fsm/cnt[7]_i_2/O
                         net (fo=7, routed)           0.181     2.157    insta_monedero/cnt_reg[1]_0
    SLICE_X3Y54          FDCE                                         f  insta_monedero/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.877     2.042    insta_monedero/CLK_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  insta_monedero/cnt_reg[7]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y54          FDCE (Remov_fdce_C_CLR)     -0.092     1.470    insta_monedero/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 insta_fsm/reset_monedero_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_monedero/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.958%)  route 0.504ns (73.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.602     1.521    insta_fsm/CLK_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  insta_fsm/reset_monedero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  insta_fsm/reset_monedero_reg/Q
                         net (fo=2, routed)           0.269     1.931    insta_fsm/reset_fsm_to_contador
    SLICE_X3Y56          LUT1 (Prop_lut1_I0_O)        0.045     1.976 f  insta_fsm/cnt[7]_i_2/O
                         net (fo=7, routed)           0.235     2.211    insta_monedero/cnt_reg[1]_0
    SLICE_X3Y53          FDCE                                         f  insta_monedero/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.877     2.042    insta_monedero/CLK_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  insta_monedero/cnt_reg[1]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y53          FDCE (Remov_fdce_C_CLR)     -0.092     1.470    insta_monedero/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 insta_fsm/reset_monedero_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_monedero/cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.958%)  route 0.504ns (73.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.602     1.521    insta_fsm/CLK_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  insta_fsm/reset_monedero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  insta_fsm/reset_monedero_reg/Q
                         net (fo=2, routed)           0.269     1.931    insta_fsm/reset_fsm_to_contador
    SLICE_X3Y56          LUT1 (Prop_lut1_I0_O)        0.045     1.976 f  insta_fsm/cnt[7]_i_2/O
                         net (fo=7, routed)           0.235     2.211    insta_monedero/cnt_reg[1]_0
    SLICE_X3Y53          FDCE                                         f  insta_monedero/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.877     2.042    insta_monedero/CLK_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  insta_monedero/cnt_reg[2]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y53          FDCE (Remov_fdce_C_CLR)     -0.092     1.470    insta_monedero/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 insta_fsm/reset_monedero_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta_monedero/cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.958%)  route 0.504ns (73.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.602     1.521    insta_fsm/CLK_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  insta_fsm/reset_monedero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  insta_fsm/reset_monedero_reg/Q
                         net (fo=2, routed)           0.269     1.931    insta_fsm/reset_fsm_to_contador
    SLICE_X3Y56          LUT1 (Prop_lut1_I0_O)        0.045     1.976 f  insta_fsm/cnt[7]_i_2/O
                         net (fo=7, routed)           0.235     2.211    insta_monedero/cnt_reg[1]_0
    SLICE_X3Y53          FDCE                                         f  insta_monedero/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.877     2.042    insta_monedero/CLK_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  insta_monedero/cnt_reg[3]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y53          FDCE (Remov_fdce_C_CLR)     -0.092     1.470    insta_monedero/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.741    





