{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "apply_defaults_to_fp_fields": false,
        "apply_defaults_to_fp_shapes": false,
        "apply_defaults_to_fp_text": false,
        "board_outline_line_width": 0.05,
        "copper_line_width": 0.2,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.05,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.1,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.1,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.0,
          "height": 0.3,
          "width": 1.55
        },
        "silk_line_width": 0.01524,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.1524,
        "silk_text_upright": false,
        "zones": {
          "min_clearance": 0.015
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        },
        {
          "gap": 0.16002,
          "via_gap": 0.16002,
          "width": 0.16002
        },
        {
          "gap": 0.16002,
          "via_gap": 0.16002,
          "width": 0.2159
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "connection_width": "warning",
        "copper_edge_clearance": "error",
        "copper_sliver": "warning",
        "courtyards_overlap": "error",
        "creepage": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint": "error",
        "footprint_filters_mismatch": "ignore",
        "footprint_symbol_mismatch": "warning",
        "footprint_type_mismatch": "ignore",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "hole_to_hole": "error",
        "holes_co_located": "warning",
        "invalid_outline": "error",
        "isolated_copper": "warning",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "lib_footprint_issues": "warning",
        "lib_footprint_mismatch": "warning",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "mirrored_text_on_front_layer": "warning",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "nonmirrored_text_on_back_layer": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "warning",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_edge_clearance": "warning",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "solder_mask_bridge": "error",
        "starved_thermal": "error",
        "text_height": "warning",
        "text_on_edge_cuts": "error",
        "text_thickness": "warning",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_angle": "error",
        "track_dangling": "warning",
        "track_segment_length": "error",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zones_intersect": "error"
      },
      "rules": {
        "max_error": 0.005,
        "min_clearance": 0.0762,
        "min_connection": 0.0,
        "min_copper_edge_clearance": 0.4,
        "min_groove_width": 0.0,
        "min_hole_clearance": 0.075,
        "min_hole_to_hole": 0.2032,
        "min_microvia_diameter": 0.2,
        "min_microvia_drill": 0.1,
        "min_resolved_spokes": 2,
        "min_silk_clearance": 0.0,
        "min_text_height": 1.0,
        "min_text_thickness": 0.1524,
        "min_through_hole_diameter": 0.06,
        "min_track_width": 0.0508,
        "min_via_annular_width": 0.01,
        "min_via_diameter": 0.254,
        "solder_mask_to_copper_clearance": 0.015,
        "use_height_for_length_calcs": true
      },
      "teardrop_options": [
        {
          "td_onpthpad": true,
          "td_onroundshapesonly": false,
          "td_onsmdpad": true,
          "td_ontrackend": false,
          "td_onvia": true
        }
      ],
      "teardrop_parameters": [
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_round_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_rect_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_track_end",
          "td_width_to_size_filter_ratio": 0.9
        }
      ],
      "track_widths": [
        0.0,
        0.0508,
        0.0762,
        0.254
      ],
      "tuning_pattern_settings": {
        "diff_pair_defaults": {
          "corner_radius_percentage": 80,
          "corner_style": 1,
          "max_amplitude": 0.6096,
          "min_amplitude": 0.2032,
          "single_sided": false,
          "spacing": 0.8
        },
        "diff_pair_skew_defaults": {
          "corner_radius_percentage": 80,
          "corner_style": 1,
          "max_amplitude": 1.0,
          "min_amplitude": 0.2,
          "single_sided": false,
          "spacing": 0.6
        },
        "single_track_defaults": {
          "corner_radius_percentage": 80,
          "corner_style": 1,
          "max_amplitude": 0.375,
          "min_amplitude": 0.2032,
          "single_sided": false,
          "spacing": 0.3048
        }
      },
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.4572,
          "drill": 0.254
        }
      ],
      "zones_allow_external_fillets": false
    },
    "ipc2581": {
      "dist": "",
      "distpn": "",
      "internal_id": "",
      "mfg": "",
      "mpn": ""
    },
    "layer_pairs": [],
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "conflicting_netclasses": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "endpoint_off_grid": "warning",
      "extra_units": "error",
      "footprint_filter": "ignore",
      "footprint_link_issues": "warning",
      "four_way_junction": "ignore",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "label_multiple_wires": "warning",
      "lib_symbol_issues": "warning",
      "lib_symbol_mismatch": "warning",
      "missing_bidi_pin": "warning",
      "missing_input_pin": "warning",
      "missing_power_pin": "error",
      "missing_unit": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "same_local_global_label": "warning",
      "similar_label_and_power": "warning",
      "similar_labels": "warning",
      "similar_power": "warning",
      "simulation_model_issue": "ignore",
      "single_global_label": "ignore",
      "unannotated": "error",
      "unconnected_wire_endpoint": "warning",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "ADHW.kicad_pro",
    "version": 3
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12,
        "clearance": 0.05,
        "diff_pair_gap": 0.0,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.0,
        "line_style": 0,
        "microvia_diameter": 0.0,
        "microvia_drill": 0.0,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 2147483647,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1016,
        "via_diameter": 0.254,
        "via_drill": 0.104,
        "wire_width": 6
      },
      {
        "line_style": 0,
        "name": "DDR_A",
        "pcb_color": "rgb(0, 255, 255)",
        "priority": 4,
        "schematic_color": "rgb(0, 194, 194)",
        "track_width": 0.1666
      },
      {
        "name": "DDR_Q",
        "pcb_color": "rgb(132, 0, 132)",
        "priority": 2,
        "schematic_color": "rgb(132, 0, 132)",
        "track_width": 0.1666
      },
      {
        "clearance": 0.05,
        "diff_pair_gap": 0.16,
        "diff_pair_width": 0.2159,
        "microvia_diameter": 0.0,
        "microvia_drill": 0.0,
        "name": "DP_40",
        "pcb_color": "rgb(255, 229, 191)",
        "priority": 1,
        "schematic_color": "rgb(255, 229, 191)",
        "track_width": 0.2159,
        "via_diameter": 0.254,
        "via_drill": 0.104
      },
      {
        "clearance": 0.05,
        "diff_pair_gap": 0.16,
        "diff_pair_width": 0.2159,
        "microvia_diameter": 0.0,
        "microvia_drill": 0.0,
        "name": "DP_50",
        "pcb_color": "rgb(128, 77, 0)",
        "priority": 0,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.16002,
        "via_diameter": 0.254,
        "via_drill": 0.104
      },
      {
        "bus_width": 12,
        "line_style": 0,
        "name": "GND",
        "pcb_color": "rgb(0, 132, 0)",
        "priority": 5,
        "schematic_color": "rgb(0, 194, 0)",
        "wire_width": 6
      },
      {
        "name": "NC",
        "pcb_color": "rgb(194, 194, 194)",
        "priority": 3,
        "schematic_color": "rgb(72, 72, 72)"
      },
      {
        "bus_width": 12,
        "line_style": 0,
        "name": "PWR",
        "pcb_color": "rgb(255, 153, 0)",
        "priority": 6,
        "schematic_color": "rgb(255, 153, 0)",
        "wire_width": 6
      }
    ],
    "meta": {
      "version": 4
    },
    "net_colors": null,
    "netclass_assignments": {
      "+0V675": [
        "PWR"
      ],
      "+0V675_REF": [
        "PWR"
      ],
      "+12V": [
        "PWR"
      ],
      "+1V1": [
        "PWR"
      ],
      "+1V35": [
        "PWR"
      ],
      "+1V8": [
        "PWR"
      ],
      "+1V8_FTDI": [
        "PWR"
      ],
      "+2V5": [
        "PWR"
      ],
      "+3V3": [
        "PWR"
      ],
      "+5V": [
        "PWR"
      ],
      "+5V_USB": [
        "PWR"
      ],
      "+5V_USB_OTG_BUS": [
        "PWR"
      ],
      "+5V_USB_OTG_PHY": [
        "PWR"
      ],
      "+VDC": [
        "PWR"
      ],
      "/Gigabit Ethernet/ETH_DP1_N": [
        "DP_50"
      ],
      "/Gigabit Ethernet/ETH_DP1_P": [
        "DP_50"
      ],
      "/Gigabit Ethernet/ETH_DP2_N": [
        "DP_50"
      ],
      "/Gigabit Ethernet/ETH_DP2_P": [
        "DP_50"
      ],
      "/Gigabit Ethernet/ETH_DP3_N": [
        "DP_50"
      ],
      "/Gigabit Ethernet/ETH_DP3_P": [
        "DP_50"
      ],
      "/Gigabit Ethernet/ETH_DP4_N": [
        "DP_50"
      ],
      "/Gigabit Ethernet/ETH_DP4_P": [
        "DP_50"
      ],
      "/USB 2.0 OTG/USB_HS_DP_N": [
        "DP_50"
      ],
      "/USB 2.0 OTG/USB_HS_DP_P": [
        "DP_50"
      ],
      "/USB 2.0 OTG/USB_PHY_VBUS": [
        "PWR"
      ],
      "/Zynq JTAG progammer and USB to UART/FTDI_VPHY": [
        "PWR"
      ],
      "/Zynq JTAG progammer and USB to UART/FTDI_VPLL": [
        "PWR"
      ],
      "/Zynq JTAG progammer and USB to UART/USB_D_N": [
        "DP_50"
      ],
      "/Zynq JTAG progammer and USB to UART/USB_D_P": [
        "DP_50"
      ],
      "DDR_A0": [
        "DDR_A"
      ],
      "DDR_A1": [
        "DDR_A"
      ],
      "DDR_A10": [
        "DDR_A"
      ],
      "DDR_A11": [
        "DDR_A"
      ],
      "DDR_A12": [
        "DDR_A"
      ],
      "DDR_A13": [
        "DDR_A"
      ],
      "DDR_A14": [
        "DDR_A"
      ],
      "DDR_A2": [
        "DDR_A"
      ],
      "DDR_A3": [
        "DDR_A"
      ],
      "DDR_A4": [
        "DDR_A"
      ],
      "DDR_A5": [
        "DDR_A"
      ],
      "DDR_A6": [
        "DDR_A"
      ],
      "DDR_A7": [
        "DDR_A"
      ],
      "DDR_A8": [
        "DDR_A"
      ],
      "DDR_A9": [
        "DDR_A"
      ],
      "DDR_BA0": [
        "DDR_A"
      ],
      "DDR_BA1": [
        "DDR_A"
      ],
      "DDR_BA2": [
        "DDR_A"
      ],
      "DDR_CKE": [
        "DDR_A"
      ],
      "DDR_CK_EN": [
        "DDR_A"
      ],
      "DDR_CK_N": [
        "DP_40"
      ],
      "DDR_CK_P": [
        "DP_40"
      ],
      "DDR_DQ0": [
        "DDR_Q"
      ],
      "DDR_DQ1": [
        "DDR_Q"
      ],
      "DDR_DQ10": [
        "DDR_Q"
      ],
      "DDR_DQ11": [
        "DDR_Q"
      ],
      "DDR_DQ12": [
        "DDR_Q"
      ],
      "DDR_DQ13": [
        "DDR_Q"
      ],
      "DDR_DQ14": [
        "DDR_Q"
      ],
      "DDR_DQ15": [
        "DDR_Q"
      ],
      "DDR_DQ16": [
        "DDR_Q"
      ],
      "DDR_DQ17": [
        "DDR_Q"
      ],
      "DDR_DQ18": [
        "DDR_Q"
      ],
      "DDR_DQ19": [
        "DDR_Q"
      ],
      "DDR_DQ2": [
        "DDR_Q"
      ],
      "DDR_DQ20": [
        "DDR_Q"
      ],
      "DDR_DQ21": [
        "DDR_Q"
      ],
      "DDR_DQ22": [
        "DDR_Q"
      ],
      "DDR_DQ23": [
        "DDR_Q"
      ],
      "DDR_DQ24": [
        "DDR_Q"
      ],
      "DDR_DQ25": [
        "DDR_Q"
      ],
      "DDR_DQ26": [
        "DDR_Q"
      ],
      "DDR_DQ27": [
        "DDR_Q"
      ],
      "DDR_DQ28": [
        "DDR_Q"
      ],
      "DDR_DQ29": [
        "DDR_Q"
      ],
      "DDR_DQ3": [
        "DDR_Q"
      ],
      "DDR_DQ30": [
        "DDR_Q"
      ],
      "DDR_DQ31": [
        "DDR_Q"
      ],
      "DDR_DQ4": [
        "DDR_Q"
      ],
      "DDR_DQ5": [
        "DDR_Q"
      ],
      "DDR_DQ6": [
        "DDR_Q"
      ],
      "DDR_DQ7": [
        "DDR_Q"
      ],
      "DDR_DQ8": [
        "DDR_Q"
      ],
      "DDR_DQ9": [
        "DDR_Q"
      ],
      "DDR_DQS0_N": [
        "DP_40"
      ],
      "DDR_DQS0_P": [
        "DP_40"
      ],
      "DDR_DQS1_N": [
        "DP_40"
      ],
      "DDR_DQS1_P": [
        "DP_40"
      ],
      "DDR_DQS2_N": [
        "DP_40"
      ],
      "DDR_DQS2_P": [
        "DP_40"
      ],
      "DDR_DQS3_N": [
        "DP_40"
      ],
      "DDR_DQS3_P": [
        "DP_40"
      ],
      "DDR_NCAS": [
        "DDR_A"
      ],
      "DDR_NCS": [
        "DDR_A"
      ],
      "DDR_NDRST": [
        "DDR_A"
      ],
      "DDR_NRAS": [
        "DDR_A"
      ],
      "DDR_NWE": [
        "DDR_A"
      ],
      "DDR_ODT": [
        "DDR_A"
      ],
      "DDR_RESET_N": [
        "DDR_A"
      ],
      "Earth": [
        "GND"
      ],
      "GND": [
        "GND"
      ],
      "PL_B34_L10_N": [
        "DP_50"
      ],
      "PL_B34_L10_P": [
        "DP_50"
      ],
      "PL_B34_L11_N": [
        "DP_50"
      ],
      "PL_B34_L11_P": [
        "DP_50"
      ],
      "PL_B34_L14_N": [
        "DP_50"
      ],
      "PL_B34_L14_P": [
        "DP_50"
      ],
      "PL_B34_L15_N": [
        "DP_50"
      ],
      "PL_B34_L15_P": [
        "DP_50"
      ],
      "PL_B34_L16_N": [
        "DP_50"
      ],
      "PL_B34_L16_P": [
        "DP_50"
      ],
      "PL_B34_L17_N": [
        "DP_50"
      ],
      "PL_B34_L17_P": [
        "DP_50"
      ],
      "PL_B34_L18_N": [
        "DP_50"
      ],
      "PL_B34_L18_P": [
        "DP_50"
      ],
      "PL_B34_L4_N": [
        "DP_50"
      ],
      "PL_B34_L4_P": [
        "DP_50"
      ],
      "PL_B34_L7_N": [
        "DP_50"
      ],
      "PL_B34_L7_P": [
        "DP_50"
      ],
      "PL_B34_L8_N": [
        "DP_50"
      ],
      "PL_B34_L8_P": [
        "DP_50"
      ],
      "PL_B35_L11_N": [
        "DP_50"
      ],
      "PL_B35_L14_N": [
        "DP_50"
      ],
      "PL_B35_L14_P": [
        "DP_50"
      ],
      "PL_B35_L16_N": [
        "DP_50"
      ],
      "PL_B35_L16_P": [
        "DP_50"
      ],
      "PL_B35_L20_N": [
        "DP_50"
      ],
      "PL_B35_L20_P": [
        "DP_50"
      ],
      "PL_B35_L22_N": [
        "DP_50"
      ],
      "PL_B35_L22_P": [
        "DP_50"
      ],
      "PL_B35_L23_N": [
        "DP_50"
      ],
      "PL_B35_L23_P": [
        "DP_50"
      ],
      "PL_B35_L24_N": [
        "DP_50"
      ],
      "PL_B35_L3_N": [
        "DP_50"
      ],
      "PL_B35_L3_P": [
        "DP_50"
      ],
      "PL_B35_L5_N": [
        "DP_50"
      ],
      "PL_B35_L5_P": [
        "DP_50"
      ],
      "PL_B35_L6_N": [
        "DP_50"
      ],
      "PL_B35_L6_P": [
        "DP_50"
      ],
      "PL_B35_L7_N": [
        "DP_50"
      ],
      "PL_B35_L7_P": [
        "DP_50"
      ],
      "PL_B35_L8_N": [
        "DP_50"
      ],
      "PL_B35_L8_P": [
        "DP_50"
      ],
      "PL_B35_L9_N": [
        "DP_50"
      ],
      "PL_B35_L9_P": [
        "DP_50"
      ],
      "unconnected-(U7G-NC-PadT5)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadT9)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadU10)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadU5)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadU7)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadU8)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadU9)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadV10)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadV11)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadV5)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadV6)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadV7)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadV8)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadW10)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadW11)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadW6)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadW8)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadW9)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadY11)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadY12)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadY13)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadY6)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadY7)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadY8)": [
        "NC"
      ],
      "unconnected-(U7G-NC-PadY9)": [
        "NC"
      ]
    },
    "netclass_patterns": [
      {
        "netclass": "Default",
        "pattern": ""
      },
      {
        "netclass": "Default",
        "pattern": "/DDR_CK_P"
      },
      {
        "netclass": "Default",
        "pattern": "/DDR_CK_N"
      },
      {
        "netclass": "DDR_A",
        "pattern": "/DDR_A"
      },
      {
        "netclass": "DDR_Q",
        "pattern": "/DDR_DQ"
      },
      {
        "netclass": "Default",
        "pattern": "/DDR_DQS"
      }
    ]
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "plot": "gerbers",
      "pos_files": "",
      "specctra_dsn": "",
      "step": "simulation/ddrq_16-31.stl",
      "svg": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "bom_export_filename": "",
    "bom_fmt_presets": [],
    "bom_fmt_settings": {
      "field_delimiter": ",",
      "keep_line_breaks": false,
      "keep_tabs": false,
      "name": "CSV",
      "ref_delimiter": ",",
      "ref_range_delimiter": "",
      "string_delimiter": "\""
    },
    "bom_presets": [],
    "bom_settings": {
      "exclude_dnp": false,
      "fields_ordered": [
        {
          "group_by": false,
          "label": "Reference",
          "name": "Reference",
          "show": true
        },
        {
          "group_by": true,
          "label": "Value",
          "name": "Value",
          "show": true
        },
        {
          "group_by": false,
          "label": "Datasheet",
          "name": "Datasheet",
          "show": true
        },
        {
          "group_by": false,
          "label": "Footprint",
          "name": "Footprint",
          "show": true
        },
        {
          "group_by": false,
          "label": "Qty",
          "name": "${QUANTITY}",
          "show": true
        },
        {
          "group_by": true,
          "label": "DNP",
          "name": "${DNP}",
          "show": true
        }
      ],
      "filter_string": "",
      "group_symbols": true,
      "include_excluded_from_bom": false,
      "name": "Grouped By Value",
      "sort_asc": true,
      "sort_field": "Reference"
    },
    "connection_grid_size": 50.0,
    "drawing": {
      "dashed_lines_dash_length_ratio": 12.0,
      "dashed_lines_gap_length_ratio": 3.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.375,
      "operating_point_overlay_i_precision": 3,
      "operating_point_overlay_i_range": "~A",
      "operating_point_overlay_v_precision": 3,
      "operating_point_overlay_v_range": "~V",
      "overbar_offset_ratio": 1.23,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.15
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "ngspice": {
      "fix_include_paths": true,
      "meta": {
        "version": 0
      },
      "model_mode": 4,
      "workbook_filename": "ADHW_simresults.wbk"
    },
    "page_layout_descr_file": "",
    "plot_directory": "gerbers/",
    "space_save_all_events": true,
    "spice_current_sheet_as_root": false,
    "spice_external_command": "spice \"%I\"",
    "spice_model_current_sheet_as_root": true,
    "spice_save_all_currents": false,
    "spice_save_all_dissipations": false,
    "spice_save_all_voltages": false,
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "057baa86-43b1-44fa-acf3-4caef14d0f52",
      "Root"
    ],
    [
      "20a52f4a-81de-42c4-b295-030ec8fe0cc7",
      "Zynq PWR"
    ],
    [
      "31b4a0ce-07aa-4685-bd7e-625d3fdf5856",
      "Zynq PWR and Decoupling"
    ],
    [
      "ea2032c5-075b-4c39-8f42-2b5af7b77561",
      "Zynq Boot mode and JTAG"
    ],
    [
      "70f6d3a0-f1b3-45ff-a4e4-05b6b5b38c5a",
      "Zynq JTAG progammer and USB to UART"
    ],
    [
      "45ae805c-c053-4234-b192-3189951875da",
      "Zynq Processing System"
    ],
    [
      "0af5fadc-0ed8-410c-a51f-1bd6c53c93af",
      "Zynq Programmable Logic"
    ],
    [
      "74c2ea1b-4e9b-4f52-b39f-996887f529bd",
      "Zynq DDR and termination"
    ],
    [
      "57e3ce2e-1122-47b9-8ed8-167ba245f3c9",
      "1GB DDR3 Module"
    ],
    [
      "2021b965-f907-4878-9a71-fec1fe02990a",
      "Gigabit Ethernet"
    ],
    [
      "87eb7bf4-e622-4c6a-b6ad-c3e87e81756e",
      "USB 2.0 OTG"
    ],
    [
      "fe026b20-a69e-4b5e-950b-da5f84ebee87",
      "Mezzanine Connectors"
    ]
  ],
  "text_variables": {}
}
