m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.0
vpe4_2
Z0 !s110 1615045595
!i10b 1
!s100 7<GgQa8]e>joZ8W7hdE:j1
I0;DFZ6=9;_flETcJZD=3`1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab3. 4_2pe(if-else-if)/sim
w1615045588
8D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab3. 4_2pe(if-else-if)/rtl/pe4_2.v
FD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab3. 4_2pe(if-else-if)/rtl/pe4_2.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1615045595.000000
!s107 D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab3. 4_2pe(if-else-if)/rtl/pe4_2.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab3. 4_2pe(if-else-if)/rtl/pe4_2.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vpe4_2_tb
R0
!i10b 1
!s100 6[OYdl[2W1X18eISHG<Bk3
Io8Y?g4Qb6>QQ91IjQ2jLG1
R1
R2
w1615044435
8D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab3. 4_2pe(if-else-if)/tb/pe4_2_tb.v
FD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab3. 4_2pe(if-else-if)/tb/pe4_2_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab3. 4_2pe(if-else-if)/tb/pe4_2_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab3. 4_2pe(if-else-if)/tb/pe4_2_tb.v|
!i113 1
R5
R6
