verilog xil_defaultlib --include "../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/ec67/hdl" --include "../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/70cf/hdl" --include "../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ip/Block_design_processing_system7_0_0" --include "../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/979d/hdl/verilog" --include "../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/b2d0/hdl/verilog" --include "../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/8713/hdl" \
"../../../bd/Block_design/ip/Block_design_processing_system7_0_0/sim/Block_design_processing_system7_0_0.v" \
"../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/f077/hdl/verilog/doHist_CTRL_BUS_s_axi.v" \
"../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/f077/hdl/verilog/doHist.v" \
"../../../bd/Block_design/ip/Block_design_doHist_0_0/sim/Block_design_doHist_0_0.v" \
"../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/615a/hdl/verilog/doHistStrech_CRTL_BUS_s_axi.v" \
"../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/615a/hdl/verilog/doHistStrech_fdivcud.v" \
"../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/615a/hdl/verilog/doHistStrech_fmulbkb.v" \
"../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/615a/hdl/verilog/doHistStrech_sitodEe.v" \
"../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/615a/hdl/verilog/doHistStrech.v" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_0/sim/bd_aa4b_one_0.v" \

sv xil_defaultlib --include "../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/ec67/hdl" --include "../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/70cf/hdl" --include "../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ip/Block_design_processing_system7_0_0" --include "../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/979d/hdl/verilog" --include "../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/b2d0/hdl/verilog" --include "../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/8713/hdl" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_2/sim/bd_aa4b_arsw_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_3/sim/bd_aa4b_rsw_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_4/sim/bd_aa4b_awsw_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_5/sim/bd_aa4b_wsw_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_6/sim/bd_aa4b_bsw_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_7/sim/bd_aa4b_s00mmu_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_8/sim/bd_aa4b_s00tr_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_9/sim/bd_aa4b_s00sic_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_10/sim/bd_aa4b_s00a2s_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_11/sim/bd_aa4b_sarn_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_12/sim/bd_aa4b_srn_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_13/sim/bd_aa4b_s01mmu_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_14/sim/bd_aa4b_s01tr_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_15/sim/bd_aa4b_s01sic_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_16/sim/bd_aa4b_s01a2s_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_17/sim/bd_aa4b_sawn_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_18/sim/bd_aa4b_swn_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_19/sim/bd_aa4b_sbn_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_20/sim/bd_aa4b_m00s2a_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_21/sim/bd_aa4b_m00arn_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_22/sim/bd_aa4b_m00rn_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_23/sim/bd_aa4b_m00awn_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_24/sim/bd_aa4b_m00wn_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_25/sim/bd_aa4b_m00bn_0.sv" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_26/sim/bd_aa4b_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/ec67/hdl" --include "../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/70cf/hdl" --include "../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ip/Block_design_processing_system7_0_0" --include "../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/979d/hdl/verilog" --include "../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/b2d0/hdl/verilog" --include "../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/8713/hdl" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/sim/bd_aa4b.v" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/sim/Block_design_axi_smc_0.v" \
"../../../bd/Block_design/ip/Block_design_xbar_0/sim/Block_design_xbar_0.v" \
"../../../bd/Block_design/ip/Block_design_auto_pc_4/sim/Block_design_auto_pc_4.v" \
"../../../bd/Block_design/ip/Block_design_auto_pc_0/sim/Block_design_auto_pc_0.v" \
"../../../bd/Block_design/ip/Block_design_auto_pc_1/sim/Block_design_auto_pc_1.v" \
"../../../bd/Block_design/ip/Block_design_auto_pc_2/sim/Block_design_auto_pc_2.v" \
"../../../bd/Block_design/ip/Block_design_auto_pc_3/sim/Block_design_auto_pc_3.v" \
"../../../bd/Block_design/ip/Block_design_axis_broadcaster_0_0/hdl/tdata_Block_design_axis_broadcaster_0_0.v" \
"../../../bd/Block_design/ip/Block_design_axis_broadcaster_0_0/hdl/tuser_Block_design_axis_broadcaster_0_0.v" \
"../../../bd/Block_design/ip/Block_design_axis_broadcaster_0_0/hdl/top_Block_design_axis_broadcaster_0_0.v" \
"../../../bd/Block_design/ip/Block_design_axis_broadcaster_0_0/sim/Block_design_axis_broadcaster_0_0.v" \
"../../../bd/Block_design/ip/Block_design_doHist_0_bram_0/sim/Block_design_doHist_0_bram_0.v" \
"../../../bd/Block_design/sim/Block_design.v" \

verilog xil_defaultlib "glbl.v"

nosort
