Release 12.2 - xst M.63c (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: piano_voice.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "piano_voice.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "piano_voice"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : piano_voice
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ff_lib.v" in library work
Module <dff> compiled
Module <dffr> compiled
Compiling verilog file "sine_rom.v" in library work
Module <dffre> compiled
Compiling verilog file "duration_timer.v" in library work
Module <sine_rom> compiled
Compiling verilog file "sine_reader.v" in library work
Module <duration_timer> compiled
Compiling verilog file "piano_weight.v" in library work
Module <sine_reader> compiled
Compiling verilog file "piano_voice.v" in library work
Module <piano_weight> compiled
Module <piano_voice> compiled
No errors in compilation
Analysis of file <"piano_voice.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <piano_voice> in library <work>.

Analyzing hierarchy for module <sine_reader> in library <work>.

Analyzing hierarchy for module <piano_weight> in library <work>.

Analyzing hierarchy for module <dffre> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010110"

Analyzing hierarchy for module <sine_rom> in library <work>.

Analyzing hierarchy for module <duration_timer> in library <work>.

Analyzing hierarchy for module <dffr> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000110"

Analyzing hierarchy for module <dffr> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <piano_voice>.
Module <piano_voice> is correct for synthesis.
 
Analyzing module <sine_reader> in library <work>.
Module <sine_reader> is correct for synthesis.
 
Analyzing module <dffre> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010110
Module <dffre> is correct for synthesis.
 
Analyzing module <sine_rom> in library <work>.
Module <sine_rom> is correct for synthesis.
 
Analyzing module <duration_timer> in library <work>.
Module <duration_timer> is correct for synthesis.
 
Analyzing module <dffr.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000110
Module <dffr.1> is correct for synthesis.
 
Analyzing module <dffr.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000001
Module <dffr.2> is correct for synthesis.
 
Analyzing module <piano_weight> in library <work>.
Module <piano_weight> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <piano_weight>.
    Related source file is "piano_weight.v".
WARNING:Xst:646 - Signal <t8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <t7<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <t6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <t5<6:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <t4<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <t3<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <t2<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <t1<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sum<23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sum<6:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 24-bit adder for signal <sum>.
    Found 24-bit adder for signal <sum$addsub0000> created at line 61.
    Found 24-bit adder for signal <sum1>.
    Found 24-bit adder for signal <sum2>.
    Found 24-bit adder for signal <sum3>.
    Found 24-bit adder for signal <w2>.
    Found 24-bit adder for signal <w3>.
    Summary:
	inferred   7 Adder/Subtractor(s).
Unit <piano_weight> synthesized.


Synthesizing Unit <dffre>.
    Related source file is "ff_lib.v".
    Found 22-bit register for signal <q>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <dffre> synthesized.


Synthesizing Unit <sine_rom>.
    Related source file is "sine_rom.v".
    Found 1024x16-bit ROM for signal <$varindex0000> created at line 10.
    Found 16-bit register for signal <dout>.
    Summary:
	inferred   1 ROM(s).
	inferred  16 D-type flip-flop(s).
Unit <sine_rom> synthesized.


Synthesizing Unit <dffr_1>.
    Related source file is "ff_lib.v".
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <dffr_1> synthesized.


Synthesizing Unit <dffr_2>.
    Related source file is "ff_lib.v".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffr_2> synthesized.


Synthesizing Unit <duration_timer>.
    Related source file is "duration_timer.v".
    Found 6-bit subtractor for signal <next$addsub0000> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <duration_timer> synthesized.


Synthesizing Unit <sine_reader>.
    Related source file is "sine_reader.v".
    Found 20-bit adder for signal <$add0000> created at line 29.
    Found 20-bit adder for signal <$sub0000> created at line 29.
    Found 20-bit adder for signal <$sub0001> created at line 37.
    Found 20-bit subtractor for signal <$sub0002> created at line 37.
    Found 20-bit comparator greater for signal <nextAddr_19$cmp_gt0000> created at line 53.
    Found 20-bit comparator less for signal <nextAddr_19$cmp_lt0000> created at line 45.
    Found 20-bit adder for signal <nextAddr_19$sub0000> created at line 29.
    Found 20-bit comparator lessequal for signal <nextAddr_20$cmp_le0000> created at line 49.
    Found 20-bit comparator greatequal for signal <nextAddr_21$cmp_ge0000> created at line 57.
    Found 16-bit adder for signal <sample$addsub0000> created at line 72.
    Found 20-bit adder for signal <sub0000$addsub0000> created at line 29.
    Found 20-bit subtractor for signal <sub0001$addsub0000> created at line 37.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <sine_reader> synthesized.


Synthesizing Unit <piano_voice>.
    Related source file is "piano_voice.v".
WARNING:Xst:1306 - Output <sample_ready> is never assigned.
WARNING:Xst:646 - Signal <new_sample_ready> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 23-bit adder for signal <s3>.
    Found 23-bit adder for signal <s4>.
    Found 23-bit adder for signal <s5>.
    Found 23-bit adder for signal <s6>.
    Found 23-bit adder for signal <s7>.
    Found 23-bit adder for signal <s8>.
    Summary:
	inferred   6 Adder/Subtractor(s).
Unit <piano_voice> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 8
 1024x16-bit ROM                                       : 8
# Adders/Subtractors                                   : 85
 16-bit adder                                          : 8
 20-bit adder                                          : 40
 20-bit subtractor                                     : 16
 23-bit adder                                          : 6
 24-bit adder                                          : 7
 6-bit subtractor                                      : 8
# Registers                                            : 32
 1-bit register                                        : 8
 16-bit register                                       : 8
 22-bit register                                       : 8
 6-bit register                                        : 8
# Comparators                                          : 32
 20-bit comparator greatequal                          : 8
 20-bit comparator greater                             : 8
 20-bit comparator less                                : 8
 20-bit comparator lessequal                           : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <d> is unconnected in block <sin1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <d> is unconnected in block <sin2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <d> is unconnected in block <sin3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <d> is unconnected in block <sin4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <d> is unconnected in block <sin5>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <sin6> is unconnected in block <piano_voice>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <d> is unconnected in block <sin7>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <sin8> is unconnected in block <piano_voice>.
   It will be removed from the design.

Synthesizing (advanced) Unit <sine_reader>.
INFO:Xst:3044 - The ROM <srom/Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <srom/dout>.
INFO:Xst:3039 - The RAM <srom/Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <curAddr>       |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <sine_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <sine_reader> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 1024x16-bit single-port block RAM                     : 8
# Adders/Subtractors                                   : 85
 16-bit adder                                          : 8
 20-bit adder                                          : 40
 20-bit subtractor                                     : 16
 23-bit adder                                          : 11
 24-bit adder                                          : 2
 6-bit subtractor                                      : 8
# Registers                                            : 232
 Flip-Flops                                            : 232
# Comparators                                          : 32
 20-bit comparator greatequal                          : 8
 20-bit comparator greater                             : 8
 20-bit comparator less                                : 8
 20-bit comparator lessequal                           : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <piano_voice> ...

Optimizing unit <duration_timer> ...
WARNING:Xst:1710 - FF/Latch <cnt/q_5> (without init value) has a constant value of 0 in block <duration_timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt/q_4> (without init value) has a constant value of 0 in block <duration_timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt/q_3> (without init value) has a constant value of 0 in block <duration_timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt/q_2> (without init value) has a constant value of 0 in block <duration_timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt/q_5> (without init value) has a constant value of 0 in block <duration_timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt/q_4> (without init value) has a constant value of 0 in block <duration_timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt/q_3> (without init value) has a constant value of 0 in block <duration_timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt/q_2> (without init value) has a constant value of 0 in block <duration_timer>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <sine_reader> ...
WARNING:Xst:2677 - Node <sin8/d/cnt/q_1> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin8/d/cnt/q_0> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin8/d/finished/q_0> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin8/srom/Mrom__varindex0000> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin8/addr/q_21> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin7/d/cnt/q_1> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin7/d/cnt/q_0> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin7/d/finished/q_0> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin6/d/cnt/q_1> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin6/d/cnt/q_0> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin6/d/finished/q_0> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin6/srom/Mrom__varindex0000> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin6/addr/q_21> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin5/d/cnt/q_1> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin5/d/cnt/q_0> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin5/d/finished/q_0> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin4/d/cnt/q_1> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin4/d/cnt/q_0> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin4/d/finished/q_0> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin3/d/cnt/q_1> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin3/d/cnt/q_0> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin3/d/finished/q_0> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin2/d/cnt/q_1> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin2/d/cnt/q_0> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin2/d/finished/q_0> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin1/d/cnt/q_1> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin1/d/cnt/q_0> of sequential type is unconnected in block <piano_voice>.
WARNING:Xst:2677 - Node <sin1/d/finished/q_0> of sequential type is unconnected in block <piano_voice>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block piano_voice, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 174
 Flip-Flops                                            : 174

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : piano_voice.ngr
Top Level Output File Name         : piano_voice
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 40

Cell Usage :
# BELS                             : 4129
#      GND                         : 1
#      INV                         : 184
#      LUT1                        : 40
#      LUT2                        : 259
#      LUT3                        : 182
#      LUT4                        : 956
#      LUT5                        : 292
#      LUT6                        : 260
#      MUXCY                       : 1120
#      VCC                         : 1
#      XORCY                       : 834
# FlipFlops/Latches                : 174
#      FDRE                        : 174
# RAMS                             : 6
#      RAMB18                      : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 38
#      IBUF                        : 22
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             174  out of  69120     0%  
 Number of Slice LUTs:                 2173  out of  69120     3%  
    Number used as Logic:              2173  out of  69120     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2173
   Number with an unused Flip Flop:    1999  out of   2173    91%  
   Number with an unused LUT:             0  out of   2173     0%  
   Number of fully used LUT-FF pairs:   174  out of   2173     8%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          40
 Number of bonded IOBs:                  39  out of    640     6%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of    148     2%  
    Number using Block RAM only:          3
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 180   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.872ns (Maximum Frequency: 205.255MHz)
   Minimum input arrival time before clock: 14.834ns
   Maximum output required time after clock: 12.445ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.872ns (frequency: 205.255MHz)
  Total number of paths / destination ports: 91384 / 234
-------------------------------------------------------------------------
Delay:               4.872ns (Levels of Logic = 17)
  Source:            sin8/addr/q_0 (FF)
  Destination:       sin8/addr/q_19 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sin8/addr/q_0 to sin8/addr/q_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.471   0.529  sin8/addr/q_0 (sin8/addr/q_0)
     LUT5:I4->O            1   0.094   0.000  sin8/Msub__sub0002_lut<0> (sin8/Msub__sub0002_lut<0>)
     MUXCY:S->O            1   0.372   0.000  sin8/Msub__sub0002_cy<0> (sin8/Msub__sub0002_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  sin8/Msub__sub0002_cy<1> (sin8/Msub__sub0002_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  sin8/Msub__sub0002_cy<2> (sin8/Msub__sub0002_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  sin8/Msub__sub0002_cy<3> (sin8/Msub__sub0002_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  sin8/Msub__sub0002_cy<4> (sin8/Msub__sub0002_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  sin8/Msub__sub0002_cy<5> (sin8/Msub__sub0002_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  sin8/Msub__sub0002_cy<6> (sin8/Msub__sub0002_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  sin8/Msub__sub0002_cy<7> (sin8/Msub__sub0002_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  sin8/Msub__sub0002_cy<8> (sin8/Msub__sub0002_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  sin8/Msub__sub0002_cy<9> (sin8/Msub__sub0002_cy<9>)
     XORCY:CI->O          11   0.357   0.844  sin8/Msub__sub0002_xor<10> (sin8/Msub_sub0001_addsub0000_cy<10>)
     LUT4:I0->O            1   0.094   0.480  sin8/Madd__not0001<15>21 (sin8/Madd__not0001<15>_bdd0)
     LUT6:I5->O            1   0.094   0.000  sin8/Madd__not0001<18>11 (sin8/Madd__not0001<18>)
     MUXCY:S->O            0   0.372   0.000  sin8/Madd__sub0001_cy<18> (sin8/Madd__sub0001_cy<18>)
     XORCY:CI->O           1   0.357   0.480  sin8/Madd__sub0001_xor<19> (sin8/_sub0001<19>)
     LUT6:I5->O            1   0.094   0.000  sin8/nextAddr_19_mux0002 (sin8/nextAddr<19>)
     FDRE:D                   -0.018          sin8/addr/q_19
    ----------------------------------------
    Total                      4.872ns (2.539ns logic, 2.333ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 240236069547 / 522
-------------------------------------------------------------------------
Offset:              14.834ns (Levels of Logic = 51)
  Source:            freq<0> (PAD)
  Destination:       sin8/addr/q_19 (FF)
  Destination Clock: clk rising

  Data Path: freq<0> to sin8/addr/q_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.818   0.680  freq_0_IBUF (Madd_s5_lut<0>)
     LUT2:I0->O            1   0.094   0.000  Madd_s3_lut<1> (Madd_s3_lut<1>)
     MUXCY:S->O            1   0.372   0.000  Madd_s3_cy<1> (Madd_s3_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Madd_s3_cy<2> (Madd_s3_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Madd_s3_cy<3> (Madd_s3_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Madd_s3_cy<4> (Madd_s3_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  Madd_s3_cy<5> (Madd_s3_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  Madd_s3_cy<6> (Madd_s3_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  Madd_s3_cy<7> (Madd_s3_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  Madd_s3_cy<8> (Madd_s3_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  Madd_s3_cy<9> (Madd_s3_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  Madd_s3_cy<10> (Madd_s3_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  Madd_s3_cy<11> (Madd_s3_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  Madd_s3_cy<12> (Madd_s3_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  Madd_s3_cy<13> (Madd_s3_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  Madd_s3_cy<14> (Madd_s3_cy<14>)
     MUXCY:CI->O           1   0.026   0.000  Madd_s3_cy<15> (Madd_s3_cy<15>)
     MUXCY:CI->O           1   0.026   0.000  Madd_s3_cy<16> (Madd_s3_cy<16>)
     XORCY:CI->O           5   0.357   0.598  Madd_s3_xor<17> (s3<17>)
     LUT2:I0->O            1   0.094   0.000  Madd_s4_lut<17> (Madd_s4_lut<17>)
     MUXCY:S->O            1   0.372   0.000  Madd_s4_cy<17> (Madd_s4_cy<17>)
     XORCY:CI->O           5   0.357   0.598  Madd_s4_xor<18> (s4<18>)
     LUT2:I0->O            1   0.094   0.000  Madd_s5_lut<18> (Madd_s5_lut<18>)
     MUXCY:S->O            1   0.372   0.000  Madd_s5_cy<18> (Madd_s5_cy<18>)
     XORCY:CI->O           5   0.357   0.598  Madd_s5_xor<19> (s5<19>)
     LUT2:I0->O            1   0.094   0.000  Madd_s6_lut<19> (Madd_s6_lut<19>)
     MUXCY:S->O            1   0.372   0.000  Madd_s6_cy<19> (Madd_s6_cy<19>)
     XORCY:CI->O          81   0.357   0.616  Madd_s6_xor<20> (s6<20>)
     LUT1:I0->O            1   0.094   0.000  Madd_s7_cy<20>_rt (Madd_s7_cy<20>_rt)
     MUXCY:S->O            1   0.372   0.000  Madd_s7_cy<20> (Madd_s7_cy<20>)
     XORCY:CI->O          81   0.357   0.616  Madd_s7_xor<21> (s7<21>)
     LUT1:I0->O            1   0.094   0.000  Madd_s8_cy<21>_rt (Madd_s8_cy<21>_rt)
     MUXCY:S->O            0   0.372   0.000  Madd_s8_cy<21> (Madd_s8_cy<21>)
     XORCY:CI->O          80   0.357   1.109  Madd_s8_xor<22> (s8<22>)
     LUT5:I0->O            1   0.094   0.000  sin8/Msub__sub0002_lut<0> (sin8/Msub__sub0002_lut<0>)
     MUXCY:S->O            1   0.372   0.000  sin8/Msub__sub0002_cy<0> (sin8/Msub__sub0002_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  sin8/Msub__sub0002_cy<1> (sin8/Msub__sub0002_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  sin8/Msub__sub0002_cy<2> (sin8/Msub__sub0002_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  sin8/Msub__sub0002_cy<3> (sin8/Msub__sub0002_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  sin8/Msub__sub0002_cy<4> (sin8/Msub__sub0002_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  sin8/Msub__sub0002_cy<5> (sin8/Msub__sub0002_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  sin8/Msub__sub0002_cy<6> (sin8/Msub__sub0002_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  sin8/Msub__sub0002_cy<7> (sin8/Msub__sub0002_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  sin8/Msub__sub0002_cy<8> (sin8/Msub__sub0002_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  sin8/Msub__sub0002_cy<9> (sin8/Msub__sub0002_cy<9>)
     XORCY:CI->O          11   0.357   0.844  sin8/Msub__sub0002_xor<10> (sin8/Msub_sub0001_addsub0000_cy<10>)
     LUT4:I0->O            1   0.094   0.480  sin8/Madd__not0001<15>21 (sin8/Madd__not0001<15>_bdd0)
     LUT6:I5->O            1   0.094   0.000  sin8/Madd__not0001<18>11 (sin8/Madd__not0001<18>)
     MUXCY:S->O            0   0.372   0.000  sin8/Madd__sub0001_cy<18> (sin8/Madd__sub0001_cy<18>)
     XORCY:CI->O           1   0.357   0.480  sin8/Madd__sub0001_xor<19> (sin8/_sub0001<19>)
     LUT6:I5->O            1   0.094   0.000  sin8/nextAddr_19_mux0002 (sin8/nextAddr<19>)
     FDRE:D                   -0.018          sin8/addr/q_19
    ----------------------------------------
    Total                     14.834ns (8.214ns logic, 6.620ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4092181 / 16
-------------------------------------------------------------------------
Offset:              12.445ns (Levels of Logic = 29)
  Source:            sin2/srom/Mrom__varindex0000 (RAM)
  Destination:       sample<15> (PAD)
  Source Clock:      clk rising

  Data Path: sin2/srom/Mrom__varindex0000 to sample<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18:CLKA->DOA0     4   2.180   0.496  sin2/srom/Mrom__varindex0000 (sin2/sine_out<0>)
     LUT1:I0->O            1   0.094   0.000  sin2/Madd_sample_addsub0000_cy<0>_rt (sin2/Madd_sample_addsub0000_cy<0>_rt)
     MUXCY:S->O            1   0.372   0.000  sin2/Madd_sample_addsub0000_cy<0> (sin2/Madd_sample_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  sin2/Madd_sample_addsub0000_cy<1> (sin2/Madd_sample_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  sin2/Madd_sample_addsub0000_cy<2> (sin2/Madd_sample_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  sin2/Madd_sample_addsub0000_cy<3> (sin2/Madd_sample_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  sin2/Madd_sample_addsub0000_cy<4> (sin2/Madd_sample_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  sin2/Madd_sample_addsub0000_cy<5> (sin2/Madd_sample_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  sin2/Madd_sample_addsub0000_cy<6> (sin2/Madd_sample_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  sin2/Madd_sample_addsub0000_cy<7> (sin2/Madd_sample_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  sin2/Madd_sample_addsub0000_cy<8> (sin2/Madd_sample_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  sin2/Madd_sample_addsub0000_cy<9> (sin2/Madd_sample_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  sin2/Madd_sample_addsub0000_cy<10> (sin2/Madd_sample_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  sin2/Madd_sample_addsub0000_cy<11> (sin2/Madd_sample_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  sin2/Madd_sample_addsub0000_cy<12> (sin2/Madd_sample_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  sin2/Madd_sample_addsub0000_cy<13> (sin2/Madd_sample_addsub0000_cy<13>)
     XORCY:CI->O           3   0.357   0.800  sin2/Madd_sample_addsub0000_xor<14> (sin2/sample_addsub0000<14>)
     LUT5:I1->O            1   0.094   0.000  weights/Madd_w2_lut<18> (weights/Madd_w2_lut<18>)
     MUXCY:S->O            1   0.372   0.000  weights/Madd_w2_cy<18> (weights/Madd_w2_cy<18>)
     XORCY:CI->O           1   0.357   0.576  weights/Madd_w2_xor<19> (weights/w2<19>)
     LUT4:I2->O            1   0.094   0.000  weights/Madd_sum1_Madd_lut<19> (weights/Madd_sum1_Madd_lut<19>)
     MUXCY:S->O            1   0.372   0.000  weights/Madd_sum1_Madd_cy<19> (weights/Madd_sum1_Madd_cy<19>)
     XORCY:CI->O           1   0.357   0.576  weights/Madd_sum1_Madd_xor<20> (weights/sum1<20>)
     LUT2:I0->O            1   0.094   0.000  weights/Madd_sum_addsub0000_Madd_lut<20> (weights/Madd_sum_addsub0000_Madd_lut<20>)
     MUXCY:S->O            1   0.372   0.000  weights/Madd_sum_addsub0000_Madd_cy<20> (weights/Madd_sum_addsub0000_Madd_cy<20>)
     XORCY:CI->O           1   0.357   0.576  weights/Madd_sum_addsub0000_Madd_xor<21> (weights/sum_addsub0000<21>)
     LUT2:I0->O            1   0.094   0.000  weights/Madd_sum_Madd_lut<21> (weights/Madd_sum_Madd_lut<21>)
     MUXCY:S->O            0   0.372   0.000  weights/Madd_sum_Madd_cy<21> (weights/Madd_sum_Madd_cy<21>)
     XORCY:CI->O           1   0.357   0.336  weights/Madd_sum_Madd_xor<22> (sample_15_OBUF)
     OBUF:I->O                 2.452          sample_15_OBUF (sample<15>)
    ----------------------------------------
    Total                     12.445ns (9.085ns logic, 3.360ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.67 secs
 
--> 


Total memory usage is 204988 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   56 (   0 filtered)
Number of infos    :    2 (   0 filtered)

