// Seed: 1951789330
module module_0;
  wire id_2;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri0 id_1,
    input  wire id_2,
    input  wand id_3
);
  tri id_5;
  id_6 :
  assert property (@(negedge 1) id_5)
  else $display;
  tri id_7;
  generate
    assign id_7 = (1);
  endgenerate
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0,
    output tri1 id_1
    , id_6,
    input supply1 id_2,
    output tri1 id_3,
    input tri id_4
);
  id_7(
      .id_0(1'h0), .id_1(id_4), .id_2(), .id_3(id_6), .id_4(id_3)
  );
  wire id_8;
  initial $display(1, id_4, id_6);
  module_0 modCall_1 ();
  xor primCall (id_0, id_2, id_4, id_6, id_7, id_8);
endmodule
