Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May 18 16:47:55 2023
| Host         : DESKTOP-LJ1PS58 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Signal_Souce_Control_BD_wrapper_control_sets_placed.rpt
| Design       : Signal_Souce_Control_BD_wrapper
| Device       : xcku5p
------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   142 |
|    Minimum number of control sets                        |   142 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   178 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   142 |
| >= 0 to < 4        |    41 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    25 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             326 |           94 |
| No           | No                    | Yes                    |              29 |            6 |
| No           | Yes                   | No                     |             571 |          186 |
| Yes          | No                    | No                     |             261 |           57 |
| Yes          | No                    | Yes                    |              15 |            7 |
| Yes          | Yes                   | No                     |             880 |          220 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                Clock Signal                               |                                                                                                                                 Enable Signal                                                                                                                                |                                                                                                                                     Set/Reset Signal                                                                                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                              |                1 |              1 |         1.00 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                           |                1 |              1 |         1.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                                                           |                1 |              1 |         1.00 |
| ~Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                             | Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    |                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                           |                1 |              1 |         1.00 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                         | Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                           |                1 |              1 |         1.00 |
| ~Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              1 |         1.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | Signal_Souce_Control_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg_1                                                                                                                    |                1 |              2 |         2.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              2 |         2.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                              | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              2 |         2.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                   | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              2 |         2.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                         | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                1 |              2 |         2.00 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                           | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                   |                1 |              2 |         2.00 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/count                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                   | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                            |                1 |              2 |         2.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Ratio_Count1                                                                                                                             |                1 |              2 |         2.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                          | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg                                                                                                                                         |                1 |              2 |         2.00 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                           | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_3_4_Reset                                                                                                                               |                1 |              2 |         2.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0                                                                                                                                                                      | Signal_Souce_Control_BD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                   | Signal_Souce_Control_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | Signal_Souce_Control_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                   | Signal_Souce_Control_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0                                                                                                                             | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/SR[0]                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar[0]_i_1_n_0                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | Signal_Souce_Control_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                                                                            | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                                                                                                            |                1 |              3 |         3.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[1].IAR_NORMAL_MODE_GEN.iar[1]_i_1_n_0                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Ratio_Count[0]_i_1_n_0                                                                                          |                1 |              3 |         3.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                                                                                                                                                                            | Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                                  | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                 |                2 |              3 |         1.50 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                        | Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | Signal_Souce_Control_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                             | Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                     | Signal_Souce_Control_BD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
| ~Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                        | Signal_Souce_Control_BD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/Bus_RNW_reg_reg                                                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                1 |              4 |         4.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                1 |              4 |         4.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | Signal_Souce_Control_BD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | Signal_Souce_Control_BD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_1[0]                                                     |                2 |              5 |         2.50 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | Signal_Souce_Control_BD_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                2 |              5 |         2.50 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                              | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |         5.00 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                1 |              6 |         6.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |         3.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                4 |              6 |         1.50 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |         3.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | Signal_Souce_Control_BD_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          | Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                     |                2 |              7 |         3.50 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                                                                             |                2 |              8 |         4.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                    | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                    | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                5 |              8 |         1.60 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPISSR_WR_GEN[0].SPISSR_Data_reg_reg0                                                                                              | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                3 |              8 |         2.67 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | Signal_Souce_Control_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |         8.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |              8 |         2.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                    |                                                                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
| ~Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | Signal_Souce_Control_BD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |              8 |         2.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[7]_i_1_n_0                                                                                                                      |                1 |              8 |         8.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                3 |              9 |         3.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              9 |         4.50 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | Signal_Souce_Control_BD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |         3.00 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                5 |             12 |         2.40 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |             13 |         3.25 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             16 |         4.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                                                                      | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               12 |             16 |         1.33 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | Signal_Souce_Control_BD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             17 |         3.40 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                3 |             17 |         5.67 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                3 |             19 |         6.33 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | Signal_Souce_Control_BD_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                6 |             19 |         3.17 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                8 |             20 |         2.50 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               10 |             21 |         2.10 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                            | Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                          |                7 |             23 |         3.29 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1                                                                                                                                                                                                                    |                3 |             23 |         7.67 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                        |                7 |             24 |         3.43 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          | Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |             28 |         7.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                   | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                       | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                        |                                                                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                7 |             32 |         4.57 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                             | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                                                                           | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                                                   |               21 |             32 |         1.52 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                             |               15 |             32 |         2.13 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                           | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               14 |             35 |         2.50 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |               16 |             47 |         2.94 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                9 |             49 |         5.44 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                           | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               24 |             61 |         2.54 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               16 |             70 |         4.38 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                               |                                                                                                                                                                                                                                                                                         |                6 |             75 |        12.50 |
|  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               24 |             78 |         3.25 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               60 |            150 |         2.50 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                          | Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               78 |            221 |         2.83 |
|  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               72 |            264 |         3.67 |
+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


