<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1009" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1009{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_1009{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_1009{left:780px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1009{left:70px;bottom:1084px;}
#t5_1009{left:96px;bottom:1088px;letter-spacing:-0.04px;word-spacing:-1.3px;}
#t6_1009{left:96px;bottom:1071px;letter-spacing:-0.04px;word-spacing:-0.52px;}
#t7_1009{left:96px;bottom:1046px;}
#t8_1009{left:122px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t9_1009{left:122px;bottom:1030px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ta_1009{left:203px;bottom:1036px;}
#tb_1009{left:96px;bottom:1005px;}
#tc_1009{left:122px;bottom:1005px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_1009{left:122px;bottom:988px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#te_1009{left:70px;bottom:962px;}
#tf_1009{left:96px;bottom:965px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#tg_1009{left:711px;bottom:972px;}
#th_1009{left:70px;bottom:939px;}
#ti_1009{left:96px;bottom:943px;letter-spacing:-0.04px;word-spacing:-0.48px;}
#tj_1009{left:70px;bottom:916px;}
#tk_1009{left:96px;bottom:920px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#tl_1009{left:70px;bottom:893px;}
#tm_1009{left:96px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_1009{left:96px;bottom:880px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#to_1009{left:96px;bottom:863px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tp_1009{left:70px;bottom:837px;}
#tq_1009{left:96px;bottom:840px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_1009{left:96px;bottom:816px;}
#ts_1009{left:122px;bottom:816px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tt_1009{left:122px;bottom:799px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_1009{left:573px;bottom:806px;}
#tv_1009{left:96px;bottom:774px;}
#tw_1009{left:122px;bottom:774px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tx_1009{left:122px;bottom:758px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ty_1009{left:96px;bottom:733px;}
#tz_1009{left:122px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t10_1009{left:122px;bottom:716px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t11_1009{left:263px;bottom:723px;}
#t12_1009{left:96px;bottom:692px;}
#t13_1009{left:122px;bottom:692px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t14_1009{left:122px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#t15_1009{left:122px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t16_1009{left:96px;bottom:634px;}
#t17_1009{left:122px;bottom:634px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t18_1009{left:96px;bottom:609px;}
#t19_1009{left:122px;bottom:609px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1a_1009{left:122px;bottom:593px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1b_1009{left:70px;bottom:566px;}
#t1c_1009{left:96px;bottom:570px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1d_1009{left:96px;bottom:553px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_1009{left:70px;bottom:527px;}
#t1f_1009{left:96px;bottom:530px;letter-spacing:-0.17px;word-spacing:-1.26px;}
#t1g_1009{left:96px;bottom:513px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1h_1009{left:96px;bottom:496px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1i_1009{left:70px;bottom:470px;}
#t1j_1009{left:96px;bottom:474px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1k_1009{left:96px;bottom:457px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1l_1009{left:96px;bottom:432px;}
#t1m_1009{left:122px;bottom:432px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1n_1009{left:96px;bottom:408px;}
#t1o_1009{left:122px;bottom:408px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1p_1009{left:122px;bottom:391px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t1q_1009{left:831px;bottom:398px;}
#t1r_1009{left:70px;bottom:324px;letter-spacing:-0.11px;}
#t1s_1009{left:92px;bottom:324px;letter-spacing:-0.12px;}
#t1t_1009{left:92px;bottom:307px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1u_1009{left:70px;bottom:285px;letter-spacing:-0.16px;}
#t1v_1009{left:92px;bottom:285px;letter-spacing:-0.12px;}
#t1w_1009{left:92px;bottom:269px;letter-spacing:-0.11px;}
#t1x_1009{left:70px;bottom:247px;letter-spacing:-0.16px;}
#t1y_1009{left:92px;bottom:247px;letter-spacing:-0.12px;}
#t1z_1009{left:92px;bottom:230px;letter-spacing:-0.11px;}
#t20_1009{left:70px;bottom:209px;letter-spacing:-0.16px;}
#t21_1009{left:92px;bottom:209px;letter-spacing:-0.12px;}
#t22_1009{left:92px;bottom:192px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t23_1009{left:70px;bottom:171px;letter-spacing:-0.16px;}
#t24_1009{left:92px;bottom:171px;letter-spacing:-0.11px;word-spacing:-0.29px;}
#t25_1009{left:92px;bottom:154px;letter-spacing:-0.12px;}
#t26_1009{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t27_1009{left:92px;bottom:133px;letter-spacing:-0.12px;}
#t28_1009{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_1009{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1009{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1009{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_1009{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1009{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_1009{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1009" type="text/css" >

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1009Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1009" style="-webkit-user-select: none;"><object width="935" height="1210" data="1009/1009.svg" type="image/svg+xml" id="pdf1009" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1009" class="t s1_1009">Vol. 3C </span><span id="t2_1009" class="t s1_1009">27-9 </span>
<span id="t3_1009" class="t s2_1009">VM ENTRIES </span>
<span id="t4_1009" class="t s3_1009">• </span><span id="t5_1009" class="t s4_1009">The CR0 field must not set any bit to a value not supported in VMX operation (see Section 24.8). The following </span>
<span id="t6_1009" class="t s4_1009">are exceptions: </span>
<span id="t7_1009" class="t s4_1009">— </span><span id="t8_1009" class="t s4_1009">Bit 0 (corresponding to CR0.PE) and bit 31 (PG) are not checked if the “unrestricted guest” VM-execution </span>
<span id="t9_1009" class="t s4_1009">control is 1. </span>
<span id="ta_1009" class="t s5_1009">1 </span>
<span id="tb_1009" class="t s4_1009">— </span><span id="tc_1009" class="t s4_1009">Bit 29 (corresponding to CR0.NW) and bit 30 (CD) are never checked because the values of these bits are </span>
<span id="td_1009" class="t s4_1009">not changed by VM entry; see Section 27.3.2.1. </span>
<span id="te_1009" class="t s3_1009">• </span><span id="tf_1009" class="t s4_1009">If bit 31 in the CR0 field (corresponding to PG) is 1, bit 0 in that field (PE) must also be 1. </span>
<span id="tg_1009" class="t s5_1009">2 </span>
<span id="th_1009" class="t s3_1009">• </span><span id="ti_1009" class="t s4_1009">The CR4 field must not set any bit to a value not supported in VMX operation (see Section 24.8). </span>
<span id="tj_1009" class="t s3_1009">• </span><span id="tk_1009" class="t s4_1009">If bit 23 in the CR4 field (corresponding to CET) is 1, bit 16 in the CR0 field (WP) must also be 1. </span>
<span id="tl_1009" class="t s3_1009">• </span><span id="tm_1009" class="t s4_1009">If the “load debug controls” VM-entry control is 1, bits reserved in the IA32_DEBUGCTL MSR must be 0 in the </span>
<span id="tn_1009" class="t s4_1009">field for that register. The first processors to support the virtual-machine extensions supported only the 1- </span>
<span id="to_1009" class="t s4_1009">setting of this control and thus performed this check unconditionally. </span>
<span id="tp_1009" class="t s3_1009">• </span><span id="tq_1009" class="t s4_1009">The following checks are performed on processors that support Intel 64 architecture: </span>
<span id="tr_1009" class="t s4_1009">— </span><span id="ts_1009" class="t s4_1009">If the “IA-32e mode guest” VM-entry control is 1, bit 31 in the CR0 field (corresponding to CR0.PG) and </span>
<span id="tt_1009" class="t s4_1009">bit 5 in the CR4 field (corresponding to CR4.PAE) must each be 1. </span>
<span id="tu_1009" class="t s5_1009">3 </span>
<span id="tv_1009" class="t s4_1009">— </span><span id="tw_1009" class="t s4_1009">If the “IA-32e mode guest” VM-entry control is 0, bit 17 in the CR4 field (corresponding to CR4.PCIDE) </span>
<span id="tx_1009" class="t s4_1009">must be 0. </span>
<span id="ty_1009" class="t s4_1009">— </span><span id="tz_1009" class="t s4_1009">The CR3 field must be such that bits 63:52 and bits in the range 51:32 beyond the processor’s physical- </span>
<span id="t10_1009" class="t s4_1009">address width are 0. </span>
<span id="t11_1009" class="t s5_1009">4,5 </span>
<span id="t12_1009" class="t s4_1009">— </span><span id="t13_1009" class="t s4_1009">If the “load debug controls” VM-entry control is 1, bits 63:32 in the DR7 field must be 0. The first </span>
<span id="t14_1009" class="t s4_1009">processors to support the virtual-machine extensions supported only the 1-setting of this control and thus </span>
<span id="t15_1009" class="t s4_1009">performed this check unconditionally (if they supported Intel 64 architecture). </span>
<span id="t16_1009" class="t s4_1009">— </span><span id="t17_1009" class="t s4_1009">The IA32_SYSENTER_ESP field and the IA32_SYSENTER_EIP field must each contain a canonical address. </span>
<span id="t18_1009" class="t s4_1009">— </span><span id="t19_1009" class="t s4_1009">If the “load CET state” VM-entry control is 1, the IA32_S_CET field and the </span>
<span id="t1a_1009" class="t s4_1009">IA32_INTERRUPT_SSP_TABLE_ADDR field must contain canonical addresses. </span>
<span id="t1b_1009" class="t s3_1009">• </span><span id="t1c_1009" class="t s4_1009">If the “load IA32_PERF_GLOBAL_CTRL” VM-entry control is 1, bits reserved in the IA32_PERF_GLOBAL_CTRL </span>
<span id="t1d_1009" class="t s4_1009">MSR must be 0 in the field for that register (see Figure 20-3). </span>
<span id="t1e_1009" class="t s3_1009">• </span><span id="t1f_1009" class="t s4_1009">If the “load IA32_PAT” VM-entry control is 1, the value of the field for the IA32_PAT MSR must be one that could </span>
<span id="t1g_1009" class="t s4_1009">be written by WRMSR without fault at CPL 0. Specifically, each of the 8 bytes in the field must have one of the </span>
<span id="t1h_1009" class="t s4_1009">values 0 (UC), 1 (WC), 4 (WT), 5 (WP), 6 (WB), or 7 (UC-). </span>
<span id="t1i_1009" class="t s3_1009">• </span><span id="t1j_1009" class="t s4_1009">If the “load IA32_EFER” VM-entry control is 1, the following checks are performed on the field for the </span>
<span id="t1k_1009" class="t s4_1009">IA32_EFER MSR: </span>
<span id="t1l_1009" class="t s4_1009">— </span><span id="t1m_1009" class="t s4_1009">Bits reserved in the IA32_EFER MSR must be 0. </span>
<span id="t1n_1009" class="t s4_1009">— </span><span id="t1o_1009" class="t s4_1009">Bit 10 (corresponding to IA32_EFER.LMA) must equal the value of the “IA-32e mode guest” VM-entry </span>
<span id="t1p_1009" class="t s4_1009">control. It must also be identical to bit 8 (LME) if bit 31 in the CR0 field (corresponding to CR0.PG) is 1. </span>
<span id="t1q_1009" class="t s5_1009">6 </span>
<span id="t1r_1009" class="t s6_1009">1. </span><span id="t1s_1009" class="t s6_1009">“Unrestricted guest” is a secondary processor-based VM-execution control. If bit 31 of the primary processor-based VM-execution </span>
<span id="t1t_1009" class="t s6_1009">controls is 0, VM entry functions as if the “unrestricted guest” VM-execution control were 0. See Section 25.6.2. </span>
<span id="t1u_1009" class="t s6_1009">2. </span><span id="t1v_1009" class="t s6_1009">If the capability MSR IA32_VMX_CR0_FIXED0 reports that CR0.PE must be 1 in VMX operation, bit 0 in the CR0 field must be 1 </span>
<span id="t1w_1009" class="t s6_1009">unless the “unrestricted guest” VM-execution control and bit 31 of the primary processor-based VM-execution controls are both 1. </span>
<span id="t1x_1009" class="t s6_1009">3. </span><span id="t1y_1009" class="t s6_1009">If the capability MSR IA32_VMX_CR0_FIXED0 reports that CR0.PG must be 1 in VMX operation, bit 31 in the CR0 field must be 1 </span>
<span id="t1z_1009" class="t s6_1009">unless the “unrestricted guest” VM-execution control and bit 31 of the primary processor-based VM-execution controls are both 1. </span>
<span id="t20_1009" class="t s6_1009">4. </span><span id="t21_1009" class="t s6_1009">Software can determine a processor’s physical-address width by executing CPUID with 80000008H in EAX. The physical-address </span>
<span id="t22_1009" class="t s6_1009">width is returned in bits 7:0 of EAX. </span>
<span id="t23_1009" class="t s6_1009">5. </span><span id="t24_1009" class="t s6_1009">Bit 63 of the CR3 field in the guest-state area must be 0. This is true even though, If CR4.PCIDE = 1, bit 63 of the source operand to </span>
<span id="t25_1009" class="t s6_1009">MOV to CR3 is used to determine whether cached translation information is invalidated. </span>
<span id="t26_1009" class="t s6_1009">6. </span><span id="t27_1009" class="t s6_1009">If the capability MSR IA32_VMX_CR0_FIXED0 reports that CR0.PG must be 1 in VMX operation, bit 31 in the CR0 field must be 1 </span>
<span id="t28_1009" class="t s6_1009">unless the “unrestricted guest” VM-execution control and bit 31 of the primary processor-based VM-execution controls are both 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
