// Seed: 824601075
module module_0 (
    input  tri0 id_0,
    output tri1 id_1,
    input  tri1 id_2,
    input  tri0 id_3,
    input  wire id_4
);
  assign id_1 = 1;
  logic id_6 = id_2;
  assign id_6 = id_2;
endmodule
module module_1 #(
    parameter id_15 = 32'd86
) (
    input supply0 id_0,
    output uwire id_1,
    input tri1 id_2,
    output supply0 id_3,
    output wor id_4,
    input wor id_5,
    output supply0 id_6,
    input wor id_7,
    input supply0 id_8
    , id_17,
    output tri1 id_9,
    output supply0 id_10,
    input wor id_11,
    output tri0 id_12,
    input tri0 id_13,
    input uwire id_14
    , id_18,
    input supply1 _id_15
);
  logic [id_15 : 1] id_19;
  module_0 modCall_1 (
      id_7,
      id_9,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.type_10 = 0;
endmodule
