

================================================================
== Vivado HLS Report for 'leading_ones_templat'
================================================================
* Date:           Thu Apr  8 05:50:03 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Multiplexor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.483 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |       Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret_leading_ones_32_s_fu_12  |leading_ones_32_s  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +----------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    226|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|    226|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------+---------+-------+---+-----+-----+
    |             Instance             |       Module      | BRAM_18K| DSP48E| FF| LUT | URAM|
    +----------------------------------+-------------------+---------+-------+---+-----+-----+
    |call_ret_leading_ones_32_s_fu_12  |leading_ones_32_s  |        0|      0|  0|  226|    0|
    +----------------------------------+-------------------+---------+-------+---+-----+-----+
    |Total                             |                   |        0|      0|  0|  226|    0|
    +----------------------------------+-------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------+-----+-----+------------+----------------------+--------------+
|ap_ready     | out |    1| ap_ctrl_hs | leading_ones_templat | return value |
|ap_return_0  | out |    1| ap_ctrl_hs | leading_ones_templat | return value |
|ap_return_1  | out |    5| ap_ctrl_hs | leading_ones_templat | return value |
|din_V_read   |  in |   32|   ap_none  |      din_V_read      |    scalar    |
+-------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.48>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%din_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_V_read)" [Multiplexor/leading_ones_template.cpp:4]   --->   Operation 2 'read' 'din_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (6.48ns)   --->   "%call_ret = call fastcc { i1, i5 } @"leading_ones<32>"(i32 %din_V_read_1)" [Multiplexor/leading_ones_template.cpp:8]   --->   Operation 3 'call' 'call_ret' <Predicate = true> <Delay = 6.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "ret { i1, i5 } %call_ret" [Multiplexor/leading_ones_template.cpp:8]   --->   Operation 4 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
din_V_read_1 (read) [ 00]
call_ret     (call) [ 00]
ret_ln8      (ret ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leading_ones<32>"/></StgValue>
</bind>
</comp>

<comp id="6" class="1004" name="din_V_read_1_read_fu_6">
<pin_list>
<pin id="7" dir="0" index="0" bw="32" slack="0"/>
<pin id="8" dir="0" index="1" bw="32" slack="0"/>
<pin id="9" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_V_read_1/1 "/>
</bind>
</comp>

<comp id="12" class="1004" name="call_ret_leading_ones_32_s_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="6" slack="0"/>
<pin id="14" dir="0" index="1" bw="32" slack="0"/>
<pin id="15" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="10"><net_src comp="2" pin="0"/><net_sink comp="6" pin=0"/></net>

<net id="11"><net_src comp="0" pin="0"/><net_sink comp="6" pin=1"/></net>

<net id="16"><net_src comp="4" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="17"><net_src comp="6" pin="2"/><net_sink comp="12" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: leading_ones_templat : din_V_read | {1 }
  - Chain level:
	State 1
		ret_ln8 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|   call   | call_ret_leading_ones_32_s_fu_12 |    13   |   181   |
|----------|----------------------------------|---------|---------|
|   read   |      din_V_read_1_read_fu_6      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    13   |   181   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   13   |   181  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |   13   |   181  |
+-----------+--------+--------+
