// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
// Date        : Thu Nov 21 22:25:18 2024
// Host        : SgoSkzD running 64-bit Gentoo Linux
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ vid_oe3_v_tpg_0_0_sim_netlist.v
// Design      : vid_oe3_v_tpg_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7s50csga324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "vid_oe3_v_tpg_0_0,vid_oe3_v_tpg_0_0_v_tpg,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "vid_oe3_v_tpg_0_0_v_tpg,Vivado 2022.2" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    fid,
    fid_in,
    interrupt,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [7:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [7:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 83333333, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 32, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN vid_oe3_mig_7series_0_0_ui_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 83333333, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN vid_oe3_mig_7series_0_0_ui_clk, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  output [0:0]fid;
  input [0:0]fid_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [23:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [2:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [2:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 83333333, PHASE 0, CLK_DOMAIN vid_oe3_mig_7series_0_0_ui_clk, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]fid;
  wire [0:0]fid_in;
  wire interrupt;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_state1 = "5'b00001" *) 
  (* ap_ST_fsm_state2 = "5'b00010" *) 
  (* ap_ST_fsm_state3 = "5'b00100" *) 
  (* ap_ST_fsm_state4 = "5'b01000" *) 
  (* ap_ST_fsm_state5 = "5'b10000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_v_tpg inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .fid(fid),
        .fid_in(fid_in),
        .interrupt(interrupt),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[2:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[2:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA({NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED[31:16],\^s_axi_CTRL_RDATA }),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_CTRL_WDATA[15:0]}),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB({1'b0,1'b0,s_axi_CTRL_WSTRB[1:0]}),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_CTRL_s_axi
   (SS,
    interrupt,
    \int_bckgndId_reg[1]_0 ,
    \int_bckgndId_reg[2]_0 ,
    Q,
    E,
    \int_bckgndId_reg[6]_0 ,
    icmp_ln1285_reg_50140,
    \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0] ,
    \int_bckgndId_reg[4]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0] ,
    \int_bckgndId_reg[2]_1 ,
    \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0] ,
    \int_colorFormat_reg[7]_0 ,
    SR,
    ap_condition_4634,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg,
    \int_bckgndId_reg[0]_0 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1,
    S,
    \int_width_reg[15]_0 ,
    \int_bckgndId_reg[3]_0 ,
    \int_bckgndId_reg[1]_1 ,
    \int_width_reg[15]_1 ,
    grp_v_tpgHlsDataFlow_fu_313_ap_ready,
    not_cmp2_i321_fu_643_p2,
    \int_colorFormat_reg[4]_0 ,
    and10_i_fu_270_p2,
    and26_i_fu_284_p2,
    and4_i_fu_256_p2,
    icmp_fu_304_p2,
    D,
    \int_height_reg[15]_0 ,
    \int_height_reg[4]_0 ,
    \int_height_reg[9]_0 ,
    \int_height_reg[8]_0 ,
    \int_height_reg[12]_0 ,
    \int_height_reg[15]_1 ,
    \int_height_reg[15]_2 ,
    \int_width_reg[8]_0 ,
    \int_width_reg[12]_0 ,
    \int_width_reg[10]_0 ,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    \int_height_reg[10]_0 ,
    \int_height_reg[15]_3 ,
    switch_le_fu_223_p2,
    \cmp103_reg_393_reg[0] ,
    icmp_ln993_fu_229_p2,
    icmp_ln993_1_fu_235_p2,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_CTRL_RVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_CTRL_BVALID,
    ap_start,
    \FSM_onehot_wstate_reg[1]_0 ,
    \int_width_reg[4]_0 ,
    \int_ovrlayId_reg[7]_0 ,
    \int_motionSpeed_reg[7]_0 ,
    \int_crossHairX_reg[15]_0 ,
    \int_crossHairY_reg[14]_0 ,
    \int_ZplateHorContStart_reg[15]_0 ,
    \int_ZplateHorContDelta_reg[15]_0 ,
    \int_ZplateVerContStart_reg[15]_0 ,
    \int_ZplateVerContDelta_reg[15]_0 ,
    \int_boxSize_reg[15]_0 ,
    \int_boxColorR_reg[7]_0 ,
    \int_boxColorG_reg[7]_0 ,
    \int_boxColorB_reg[7]_0 ,
    \int_bck_motion_en_reg[15]_0 ,
    int_ap_start_reg_0,
    \int_width_reg[2]_0 ,
    \int_height_reg[3]_0 ,
    \int_width_reg[3]_0 ,
    \int_motionSpeed_reg[3]_0 ,
    \int_motionSpeed_reg[6]_0 ,
    \int_bckgndId_reg[2]_2 ,
    \int_bckgndId_reg[0]_1 ,
    \int_bckgndId_reg[3]_1 ,
    \int_width_reg[15]_2 ,
    \int_height_reg[15]_4 ,
    \int_crossHairY_reg[15]_0 ,
    \int_height_reg[11]_0 ,
    \int_width_reg[11]_0 ,
    \int_height_reg[7]_0 ,
    \int_width_reg[7]_0 ,
    \int_height_reg[3]_1 ,
    \int_width_reg[3]_1 ,
    \int_colorFormat_reg[4]_1 ,
    s_axi_CTRL_RDATA,
    ap_clk,
    ap_enable_reg_pp0_iter21,
    bckgndYUV_full_n,
    CO,
    \add_ln1240_reg_4996_reg[10] ,
    ap_condition_1899,
    \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_0 ,
    x_fu_498,
    icmp_ln1027_fu_1641_p2,
    icmp_ln1050_fu_1887_p2,
    \zonePlateVDelta_reg[0] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg,
    B,
    \rampStart_reg[7] ,
    \rampStart_reg[7]_0 ,
    out,
    \cmp59_i_reg_1382_reg[0] ,
    \cmp126_i_reg_1387_reg[0] ,
    ap_rst_n,
    \tobool_reg_411_reg[0] ,
    \tobool_reg_411_reg[0]_0 ,
    y_fu_90_reg,
    \cmp103_reg_393_reg[0]_0 ,
    \cmp103_reg_393_reg[0]_1 ,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_BREADY,
    auto_restart_status_reg_0,
    s_axi_CTRL_AWVALID,
    \rampStart_reg[7]_1 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_2 ,
    ap_done,
    s_axi_CTRL_AWADDR);
  output [0:0]SS;
  output interrupt;
  output \int_bckgndId_reg[1]_0 ;
  output \int_bckgndId_reg[2]_0 ;
  output [7:0]Q;
  output [0:0]E;
  output \int_bckgndId_reg[6]_0 ;
  output icmp_ln1285_reg_50140;
  output \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0] ;
  output \int_bckgndId_reg[4]_0 ;
  output \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0] ;
  output \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0] ;
  output \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0] ;
  output \int_bckgndId_reg[2]_1 ;
  output \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0] ;
  output [7:0]\int_colorFormat_reg[7]_0 ;
  output [0:0]SR;
  output ap_condition_4634;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg;
  output \int_bckgndId_reg[0]_0 ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1;
  output [0:0]S;
  output [15:0]\int_width_reg[15]_0 ;
  output \int_bckgndId_reg[3]_0 ;
  output \int_bckgndId_reg[1]_1 ;
  output [2:0]\int_width_reg[15]_1 ;
  output grp_v_tpgHlsDataFlow_fu_313_ap_ready;
  output not_cmp2_i321_fu_643_p2;
  output \int_colorFormat_reg[4]_0 ;
  output and10_i_fu_270_p2;
  output and26_i_fu_284_p2;
  output and4_i_fu_256_p2;
  output icmp_fu_304_p2;
  output [0:0]D;
  output [15:0]\int_height_reg[15]_0 ;
  output [3:0]\int_height_reg[4]_0 ;
  output [3:0]\int_height_reg[9]_0 ;
  output [3:0]\int_height_reg[8]_0 ;
  output [3:0]\int_height_reg[12]_0 ;
  output [2:0]\int_height_reg[15]_1 ;
  output [1:0]\int_height_reg[15]_2 ;
  output [3:0]\int_width_reg[8]_0 ;
  output [3:0]\int_width_reg[12]_0 ;
  output [11:0]\int_width_reg[10]_0 ;
  output \ap_CS_fsm_reg[0] ;
  output \ap_CS_fsm_reg[0]_0 ;
  output \ap_CS_fsm_reg[0]_1 ;
  output [3:0]\int_height_reg[10]_0 ;
  output [1:0]\int_height_reg[15]_3 ;
  output switch_le_fu_223_p2;
  output \cmp103_reg_393_reg[0] ;
  output icmp_ln993_fu_229_p2;
  output icmp_ln993_1_fu_235_p2;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_CTRL_RVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_CTRL_BVALID;
  output ap_start;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [3:0]\int_width_reg[4]_0 ;
  output [7:0]\int_ovrlayId_reg[7]_0 ;
  output [7:0]\int_motionSpeed_reg[7]_0 ;
  output [15:0]\int_crossHairX_reg[15]_0 ;
  output [14:0]\int_crossHairY_reg[14]_0 ;
  output [15:0]\int_ZplateHorContStart_reg[15]_0 ;
  output [15:0]\int_ZplateHorContDelta_reg[15]_0 ;
  output [15:0]\int_ZplateVerContStart_reg[15]_0 ;
  output [15:0]\int_ZplateVerContDelta_reg[15]_0 ;
  output [15:0]\int_boxSize_reg[15]_0 ;
  output [7:0]\int_boxColorR_reg[7]_0 ;
  output [7:0]\int_boxColorG_reg[7]_0 ;
  output [7:0]\int_boxColorB_reg[7]_0 ;
  output [15:0]\int_bck_motion_en_reg[15]_0 ;
  output [0:0]int_ap_start_reg_0;
  output [1:0]\int_width_reg[2]_0 ;
  output [2:0]\int_height_reg[3]_0 ;
  output [2:0]\int_width_reg[3]_0 ;
  output [3:0]\int_motionSpeed_reg[3]_0 ;
  output [2:0]\int_motionSpeed_reg[6]_0 ;
  output \int_bckgndId_reg[2]_2 ;
  output \int_bckgndId_reg[0]_1 ;
  output \int_bckgndId_reg[3]_1 ;
  output [3:0]\int_width_reg[15]_2 ;
  output [3:0]\int_height_reg[15]_4 ;
  output [0:0]\int_crossHairY_reg[15]_0 ;
  output [3:0]\int_height_reg[11]_0 ;
  output [3:0]\int_width_reg[11]_0 ;
  output [3:0]\int_height_reg[7]_0 ;
  output [3:0]\int_width_reg[7]_0 ;
  output [3:0]\int_height_reg[3]_1 ;
  output [3:0]\int_width_reg[3]_1 ;
  output \int_colorFormat_reg[4]_1 ;
  output [15:0]s_axi_CTRL_RDATA;
  input ap_clk;
  input ap_enable_reg_pp0_iter21;
  input bckgndYUV_full_n;
  input [0:0]CO;
  input \add_ln1240_reg_4996_reg[10] ;
  input ap_condition_1899;
  input \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_0 ;
  input x_fu_498;
  input icmp_ln1027_fu_1641_p2;
  input icmp_ln1050_fu_1887_p2;
  input \zonePlateVDelta_reg[0] ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg;
  input [2:0]B;
  input [0:0]\rampStart_reg[7] ;
  input [1:0]\rampStart_reg[7]_0 ;
  input [15:0]out;
  input \cmp59_i_reg_1382_reg[0] ;
  input \cmp126_i_reg_1387_reg[0] ;
  input ap_rst_n;
  input [0:0]\tobool_reg_411_reg[0] ;
  input \tobool_reg_411_reg[0]_0 ;
  input [15:0]y_fu_90_reg;
  input \cmp103_reg_393_reg[0]_0 ;
  input [0:0]\cmp103_reg_393_reg[0]_1 ;
  input [7:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_ARVALID;
  input s_axi_CTRL_RREADY;
  input [15:0]s_axi_CTRL_WDATA;
  input [1:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_BREADY;
  input [0:0]auto_restart_status_reg_0;
  input s_axi_CTRL_AWVALID;
  input [6:0]\rampStart_reg[7]_1 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_2 ;
  input ap_done;
  input [7:0]s_axi_CTRL_AWADDR;

  wire [2:0]B;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_3 ;
  wire \FSM_onehot_rstate[2]_i_1_n_3 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_3 ;
  wire \FSM_onehot_wstate[2]_i_1_n_3 ;
  wire \FSM_onehot_wstate[3]_i_1_n_3 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \add_ln1240_reg_4996_reg[10] ;
  wire and10_i_fu_270_p2;
  wire and26_i_fu_284_p2;
  wire and4_i_fu_256_p2;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire ap_clk;
  wire ap_condition_1899;
  wire ap_condition_4634;
  wire ap_done;
  wire ap_enable_reg_pp0_iter21;
  wire ap_idle;
  wire \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534[0]_i_4_n_3 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534[0]_i_5_n_3 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501[0]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501[0]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_0 ;
  wire ap_rst_n;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_3;
  wire [0:0]auto_restart_status_reg_0;
  wire auto_restart_status_reg_n_3;
  wire bckgndYUV_full_n;
  wire [15:8]boxColorB;
  wire [15:8]boxColorG;
  wire [15:8]boxColorR;
  wire \cmp103_reg_393_reg[0] ;
  wire \cmp103_reg_393_reg[0]_0 ;
  wire [0:0]\cmp103_reg_393_reg[0]_1 ;
  wire \cmp126_i_reg_1387[0]_i_2_n_3 ;
  wire \cmp126_i_reg_1387_reg[0] ;
  wire \cmp141_i_reg_1392[0]_i_2_n_3 ;
  wire \cmp59_i_reg_1382[0]_i_2_n_3 ;
  wire \cmp59_i_reg_1382_reg[0] ;
  wire [15:15]crossHairY;
  wire [7:0]dpDynamicRange;
  wire [7:0]dpYUVCoef;
  wire [15:0]field_id;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1;
  wire grp_v_tpgHlsDataFlow_fu_313_ap_ready;
  wire icmp_fu_304_p2;
  wire icmp_ln1027_fu_1641_p2;
  wire icmp_ln1050_fu_1887_p2;
  wire icmp_ln1285_reg_50140;
  wire \icmp_ln1701_reg_4983[0]_i_3_n_3 ;
  wire icmp_ln993_1_fu_235_p2;
  wire icmp_ln993_fu_229_p2;
  wire [15:0]int_ZplateHorContDelta0;
  wire \int_ZplateHorContDelta[15]_i_1_n_3 ;
  wire [15:0]\int_ZplateHorContDelta_reg[15]_0 ;
  wire [15:0]int_ZplateHorContStart0;
  wire \int_ZplateHorContStart[15]_i_1_n_3 ;
  wire [15:0]\int_ZplateHorContStart_reg[15]_0 ;
  wire [15:0]int_ZplateVerContDelta0;
  wire \int_ZplateVerContDelta[15]_i_1_n_3 ;
  wire [15:0]\int_ZplateVerContDelta_reg[15]_0 ;
  wire [15:0]int_ZplateVerContStart0;
  wire \int_ZplateVerContStart[15]_i_1_n_3 ;
  wire [15:0]\int_ZplateVerContStart_reg[15]_0 ;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_3;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_3;
  wire [0:0]int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_3;
  wire [15:0]int_bck_motion_en0;
  wire \int_bck_motion_en[15]_i_1_n_3 ;
  wire \int_bck_motion_en[15]_i_3_n_3 ;
  wire [15:0]\int_bck_motion_en_reg[15]_0 ;
  wire [7:0]int_bckgndId0;
  wire \int_bckgndId[7]_i_1_n_3 ;
  wire \int_bckgndId_reg[0]_0 ;
  wire \int_bckgndId_reg[0]_1 ;
  wire \int_bckgndId_reg[1]_0 ;
  wire \int_bckgndId_reg[1]_1 ;
  wire \int_bckgndId_reg[2]_0 ;
  wire \int_bckgndId_reg[2]_1 ;
  wire \int_bckgndId_reg[2]_2 ;
  wire \int_bckgndId_reg[3]_0 ;
  wire \int_bckgndId_reg[3]_1 ;
  wire \int_bckgndId_reg[4]_0 ;
  wire \int_bckgndId_reg[6]_0 ;
  wire [15:0]int_boxColorB0;
  wire \int_boxColorB[15]_i_1_n_3 ;
  wire [7:0]\int_boxColorB_reg[7]_0 ;
  wire [15:0]int_boxColorG0;
  wire \int_boxColorG[15]_i_1_n_3 ;
  wire [7:0]\int_boxColorG_reg[7]_0 ;
  wire [15:0]int_boxColorR0;
  wire \int_boxColorR[15]_i_1_n_3 ;
  wire [7:0]\int_boxColorR_reg[7]_0 ;
  wire [15:0]int_boxSize0;
  wire \int_boxSize[15]_i_1_n_3 ;
  wire [15:0]\int_boxSize_reg[15]_0 ;
  wire [7:0]int_colorFormat0;
  wire \int_colorFormat[7]_i_1_n_3 ;
  wire \int_colorFormat_reg[4]_0 ;
  wire \int_colorFormat_reg[4]_1 ;
  wire [7:0]\int_colorFormat_reg[7]_0 ;
  wire [15:0]int_crossHairX0;
  wire \int_crossHairX[15]_i_1_n_3 ;
  wire [15:0]\int_crossHairX_reg[15]_0 ;
  wire [15:0]int_crossHairY0;
  wire \int_crossHairY[15]_i_1_n_3 ;
  wire [14:0]\int_crossHairY_reg[14]_0 ;
  wire [0:0]\int_crossHairY_reg[15]_0 ;
  wire [7:0]int_dpDynamicRange0;
  wire \int_dpDynamicRange[7]_i_1_n_3 ;
  wire [7:0]int_dpYUVCoef0;
  wire \int_dpYUVCoef[7]_i_1_n_3 ;
  wire [15:0]int_field_id0;
  wire \int_field_id[15]_i_1_n_3 ;
  wire int_gie_i_1_n_3;
  wire int_gie_i_2_n_3;
  wire int_gie_i_3_n_3;
  wire int_gie_reg_n_3;
  wire [15:0]int_height0;
  wire \int_height[15]_i_1_n_3 ;
  wire [3:0]\int_height_reg[10]_0 ;
  wire [3:0]\int_height_reg[11]_0 ;
  wire [3:0]\int_height_reg[12]_0 ;
  wire [15:0]\int_height_reg[15]_0 ;
  wire [2:0]\int_height_reg[15]_1 ;
  wire [1:0]\int_height_reg[15]_2 ;
  wire [1:0]\int_height_reg[15]_3 ;
  wire [3:0]\int_height_reg[15]_4 ;
  wire [2:0]\int_height_reg[3]_0 ;
  wire [3:0]\int_height_reg[3]_1 ;
  wire [3:0]\int_height_reg[4]_0 ;
  wire [3:0]\int_height_reg[7]_0 ;
  wire [3:0]\int_height_reg[8]_0 ;
  wire [3:0]\int_height_reg[9]_0 ;
  wire \int_ier[0]_i_1_n_3 ;
  wire \int_ier[1]_i_1_n_3 ;
  wire \int_ier[1]_i_2_n_3 ;
  wire \int_ier_reg_n_3_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire \int_isr_reg_n_3_[0] ;
  wire \int_isr_reg_n_3_[1] ;
  wire [7:0]int_maskId0;
  wire \int_maskId[7]_i_1_n_3 ;
  wire [7:0]int_motionSpeed0;
  wire \int_motionSpeed[7]_i_1_n_3 ;
  wire [3:0]\int_motionSpeed_reg[3]_0 ;
  wire [2:0]\int_motionSpeed_reg[6]_0 ;
  wire [7:0]\int_motionSpeed_reg[7]_0 ;
  wire [7:0]int_ovrlayId0;
  wire \int_ovrlayId[7]_i_1_n_3 ;
  wire [7:0]\int_ovrlayId_reg[7]_0 ;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_3;
  wire int_task_ap_done_i_2_n_3;
  wire int_task_ap_done_i_3_n_3;
  wire [15:0]int_width0;
  wire \int_width[15]_i_1_n_3 ;
  wire [11:0]\int_width_reg[10]_0 ;
  wire [3:0]\int_width_reg[11]_0 ;
  wire [3:0]\int_width_reg[12]_0 ;
  wire [15:0]\int_width_reg[15]_0 ;
  wire [2:0]\int_width_reg[15]_1 ;
  wire [3:0]\int_width_reg[15]_2 ;
  wire [1:0]\int_width_reg[2]_0 ;
  wire [2:0]\int_width_reg[3]_0 ;
  wire [3:0]\int_width_reg[3]_1 ;
  wire [3:0]\int_width_reg[4]_0 ;
  wire [3:0]\int_width_reg[7]_0 ;
  wire [3:0]\int_width_reg[8]_0 ;
  wire interrupt;
  wire [7:0]maskId;
  wire not_cmp2_i321_fu_643_p2;
  wire [15:0]out;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_2 ;
  wire p_0_in;
  wire [7:2]p_21_in;
  wire [0:0]\rampStart_reg[7] ;
  wire [1:0]\rampStart_reg[7]_0 ;
  wire [6:0]\rampStart_reg[7]_1 ;
  wire [1:0]rdata;
  wire \rdata[0]_i_10_n_3 ;
  wire \rdata[0]_i_11_n_3 ;
  wire \rdata[0]_i_12_n_3 ;
  wire \rdata[0]_i_13_n_3 ;
  wire \rdata[0]_i_4_n_3 ;
  wire \rdata[0]_i_7_n_3 ;
  wire \rdata[0]_i_8_n_3 ;
  wire \rdata[0]_i_9_n_3 ;
  wire \rdata[10]_i_1_n_3 ;
  wire \rdata[10]_i_2_n_3 ;
  wire \rdata[10]_i_3_n_3 ;
  wire \rdata[10]_i_4_n_3 ;
  wire \rdata[10]_i_5_n_3 ;
  wire \rdata[10]_i_6_n_3 ;
  wire \rdata[10]_i_7_n_3 ;
  wire \rdata[11]_i_1_n_3 ;
  wire \rdata[11]_i_2_n_3 ;
  wire \rdata[11]_i_3_n_3 ;
  wire \rdata[11]_i_4_n_3 ;
  wire \rdata[11]_i_5_n_3 ;
  wire \rdata[11]_i_6_n_3 ;
  wire \rdata[11]_i_7_n_3 ;
  wire \rdata[12]_i_1_n_3 ;
  wire \rdata[12]_i_2_n_3 ;
  wire \rdata[12]_i_3_n_3 ;
  wire \rdata[12]_i_4_n_3 ;
  wire \rdata[12]_i_5_n_3 ;
  wire \rdata[12]_i_6_n_3 ;
  wire \rdata[12]_i_7_n_3 ;
  wire \rdata[13]_i_1_n_3 ;
  wire \rdata[13]_i_2_n_3 ;
  wire \rdata[13]_i_3_n_3 ;
  wire \rdata[13]_i_4_n_3 ;
  wire \rdata[13]_i_5_n_3 ;
  wire \rdata[13]_i_6_n_3 ;
  wire \rdata[13]_i_7_n_3 ;
  wire \rdata[14]_i_1_n_3 ;
  wire \rdata[14]_i_2_n_3 ;
  wire \rdata[14]_i_3_n_3 ;
  wire \rdata[14]_i_4_n_3 ;
  wire \rdata[14]_i_5_n_3 ;
  wire \rdata[14]_i_6_n_3 ;
  wire \rdata[14]_i_7_n_3 ;
  wire \rdata[15]_i_1_n_3 ;
  wire \rdata[15]_i_3_n_3 ;
  wire \rdata[15]_i_4_n_3 ;
  wire \rdata[15]_i_5_n_3 ;
  wire \rdata[15]_i_6_n_3 ;
  wire \rdata[15]_i_7_n_3 ;
  wire \rdata[15]_i_8_n_3 ;
  wire \rdata[15]_i_9_n_3 ;
  wire \rdata[1]_i_11_n_3 ;
  wire \rdata[1]_i_12_n_3 ;
  wire \rdata[1]_i_3_n_3 ;
  wire \rdata[1]_i_4_n_3 ;
  wire \rdata[1]_i_5_n_3 ;
  wire \rdata[1]_i_6_n_3 ;
  wire \rdata[1]_i_7_n_3 ;
  wire \rdata[1]_i_8_n_3 ;
  wire \rdata[1]_i_9_n_3 ;
  wire \rdata[2]_i_10_n_3 ;
  wire \rdata[2]_i_1_n_3 ;
  wire \rdata[2]_i_3_n_3 ;
  wire \rdata[2]_i_4_n_3 ;
  wire \rdata[2]_i_7_n_3 ;
  wire \rdata[2]_i_8_n_3 ;
  wire \rdata[2]_i_9_n_3 ;
  wire \rdata[3]_i_10_n_3 ;
  wire \rdata[3]_i_1_n_3 ;
  wire \rdata[3]_i_3_n_3 ;
  wire \rdata[3]_i_4_n_3 ;
  wire \rdata[3]_i_7_n_3 ;
  wire \rdata[3]_i_8_n_3 ;
  wire \rdata[3]_i_9_n_3 ;
  wire \rdata[4]_i_1_n_3 ;
  wire \rdata[4]_i_4_n_3 ;
  wire \rdata[4]_i_5_n_3 ;
  wire \rdata[4]_i_6_n_3 ;
  wire \rdata[4]_i_7_n_3 ;
  wire \rdata[4]_i_8_n_3 ;
  wire \rdata[4]_i_9_n_3 ;
  wire \rdata[5]_i_1_n_3 ;
  wire \rdata[5]_i_4_n_3 ;
  wire \rdata[5]_i_5_n_3 ;
  wire \rdata[5]_i_6_n_3 ;
  wire \rdata[5]_i_7_n_3 ;
  wire \rdata[5]_i_8_n_3 ;
  wire \rdata[5]_i_9_n_3 ;
  wire \rdata[6]_i_1_n_3 ;
  wire \rdata[6]_i_3_n_3 ;
  wire \rdata[6]_i_5_n_3 ;
  wire \rdata[6]_i_6_n_3 ;
  wire \rdata[6]_i_7_n_3 ;
  wire \rdata[6]_i_8_n_3 ;
  wire \rdata[6]_i_9_n_3 ;
  wire \rdata[7]_i_10_n_3 ;
  wire \rdata[7]_i_11_n_3 ;
  wire \rdata[7]_i_12_n_3 ;
  wire \rdata[7]_i_13_n_3 ;
  wire \rdata[7]_i_1_n_3 ;
  wire \rdata[7]_i_2_n_3 ;
  wire \rdata[7]_i_4_n_3 ;
  wire \rdata[7]_i_5_n_3 ;
  wire \rdata[7]_i_6_n_3 ;
  wire \rdata[7]_i_7_n_3 ;
  wire \rdata[8]_i_1_n_3 ;
  wire \rdata[8]_i_2_n_3 ;
  wire \rdata[8]_i_3_n_3 ;
  wire \rdata[8]_i_4_n_3 ;
  wire \rdata[8]_i_5_n_3 ;
  wire \rdata[8]_i_6_n_3 ;
  wire \rdata[8]_i_7_n_3 ;
  wire \rdata[9]_i_1_n_3 ;
  wire \rdata[9]_i_2_n_3 ;
  wire \rdata[9]_i_3_n_3 ;
  wire \rdata[9]_i_4_n_3 ;
  wire \rdata[9]_i_5_n_3 ;
  wire \rdata[9]_i_6_n_3 ;
  wire \rdata[9]_i_7_n_3 ;
  wire \rdata_reg[0]_i_2_n_3 ;
  wire \rdata_reg[0]_i_3_n_3 ;
  wire \rdata_reg[0]_i_5_n_3 ;
  wire \rdata_reg[0]_i_6_n_3 ;
  wire \rdata_reg[1]_i_10_n_3 ;
  wire \rdata_reg[1]_i_2_n_3 ;
  wire \rdata_reg[2]_i_2_n_3 ;
  wire \rdata_reg[2]_i_5_n_3 ;
  wire \rdata_reg[2]_i_6_n_3 ;
  wire \rdata_reg[3]_i_2_n_3 ;
  wire \rdata_reg[3]_i_5_n_3 ;
  wire \rdata_reg[3]_i_6_n_3 ;
  wire \rdata_reg[4]_i_2_n_3 ;
  wire \rdata_reg[4]_i_3_n_3 ;
  wire \rdata_reg[5]_i_2_n_3 ;
  wire \rdata_reg[5]_i_3_n_3 ;
  wire \rdata_reg[6]_i_2_n_3 ;
  wire \rdata_reg[6]_i_4_n_3 ;
  wire \rdata_reg[7]_i_3_n_3 ;
  wire \rdata_reg[7]_i_8_n_3 ;
  wire \rdata_reg[7]_i_9_n_3 ;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [15:0]s_axi_CTRL_WDATA;
  wire [1:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire \sub_reg_388[11]_i_2_n_3 ;
  wire switch_le_fu_223_p2;
  wire \switch_le_reg_407[0]_i_2_n_3 ;
  wire \switch_le_reg_407[0]_i_3_n_3 ;
  wire \switch_le_reg_407[0]_i_4_n_3 ;
  wire \tobool_reg_411[0]_i_2_n_3 ;
  wire [0:0]\tobool_reg_411_reg[0] ;
  wire \tobool_reg_411_reg[0]_0 ;
  wire waddr;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;
  wire \waddr_reg_n_3_[6] ;
  wire \waddr_reg_n_3_[7] ;
  wire x_fu_498;
  wire [15:0]y_fu_90_reg;
  wire \zonePlateVDelta_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CTRL_RREADY),
        .I1(s_axi_CTRL_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_RREADY),
        .I3(s_axi_CTRL_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_3 ),
        .Q(s_axi_CTRL_RVALID),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SS));
  LUT5 #(
    .INIT(32'hBA30BA3F)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_CTRL_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_BREADY),
        .I3(s_axi_CTRL_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_3 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_3 ),
        .Q(s_axi_CTRL_BVALID),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \add_ln1240_reg_4996[10]_i_1 
       (.I0(\int_bckgndId_reg[6]_0 ),
        .I1(Q[2]),
        .I2(CO),
        .I3(\add_ln1240_reg_4996_reg[10] ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_799_p2__0_carry_i_1
       (.I0(\int_height_reg[15]_0 [3]),
        .O(\int_height_reg[3]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_799_p2__0_carry_i_2
       (.I0(\int_height_reg[15]_0 [2]),
        .O(\int_height_reg[3]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_799_p2__0_carry_i_3
       (.I0(\int_height_reg[15]_0 [1]),
        .O(\int_height_reg[3]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_799_p2_carry__0_i_1
       (.I0(\int_height_reg[15]_0 [8]),
        .O(\int_height_reg[8]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_799_p2_carry__0_i_2
       (.I0(\int_height_reg[15]_0 [7]),
        .O(\int_height_reg[8]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_799_p2_carry__0_i_3
       (.I0(\int_height_reg[15]_0 [6]),
        .O(\int_height_reg[8]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_799_p2_carry__0_i_4
       (.I0(\int_height_reg[15]_0 [5]),
        .O(\int_height_reg[8]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_799_p2_carry__1_i_1
       (.I0(\int_height_reg[15]_0 [12]),
        .O(\int_height_reg[12]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_799_p2_carry__1_i_2
       (.I0(\int_height_reg[15]_0 [11]),
        .O(\int_height_reg[12]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_799_p2_carry__1_i_3
       (.I0(\int_height_reg[15]_0 [10]),
        .O(\int_height_reg[12]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_799_p2_carry__1_i_4
       (.I0(\int_height_reg[15]_0 [9]),
        .O(\int_height_reg[12]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_799_p2_carry__2_i_1
       (.I0(\int_height_reg[15]_0 [15]),
        .O(\int_height_reg[15]_1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_799_p2_carry__2_i_2
       (.I0(\int_height_reg[15]_0 [14]),
        .O(\int_height_reg[15]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_799_p2_carry__2_i_3
       (.I0(\int_height_reg[15]_0 [13]),
        .O(\int_height_reg[15]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_799_p2_carry_i_1
       (.I0(\int_height_reg[15]_0 [4]),
        .O(\int_height_reg[4]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_799_p2_carry_i_2
       (.I0(\int_height_reg[15]_0 [3]),
        .O(\int_height_reg[4]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_799_p2_carry_i_3
       (.I0(\int_height_reg[15]_0 [2]),
        .O(\int_height_reg[4]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_799_p2_carry_i_4
       (.I0(\int_height_reg[15]_0 [1]),
        .O(\int_height_reg[4]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1404_reg_1377[0]_i_1 
       (.I0(\int_height_reg[15]_0 [0]),
        .O(D));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_1089_p2_carry__0_i_2
       (.I0(\int_motionSpeed_reg[7]_0 [6]),
        .I1(\rampStart_reg[7]_1 [6]),
        .O(\int_motionSpeed_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_1089_p2_carry__0_i_3
       (.I0(\int_motionSpeed_reg[7]_0 [5]),
        .I1(\rampStart_reg[7]_1 [5]),
        .O(\int_motionSpeed_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_1089_p2_carry__0_i_4
       (.I0(\int_motionSpeed_reg[7]_0 [4]),
        .I1(\rampStart_reg[7]_1 [4]),
        .O(\int_motionSpeed_reg[6]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_1089_p2_carry_i_1
       (.I0(\int_motionSpeed_reg[7]_0 [3]),
        .I1(\rampStart_reg[7]_1 [3]),
        .O(\int_motionSpeed_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_1089_p2_carry_i_2
       (.I0(\int_motionSpeed_reg[7]_0 [2]),
        .I1(\rampStart_reg[7]_1 [2]),
        .O(\int_motionSpeed_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_1089_p2_carry_i_3
       (.I0(\int_motionSpeed_reg[7]_0 [1]),
        .I1(\rampStart_reg[7]_1 [1]),
        .O(\int_motionSpeed_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_1089_p2_carry_i_4
       (.I0(\int_motionSpeed_reg[7]_0 [0]),
        .I1(\rampStart_reg[7]_1 [0]),
        .O(\int_motionSpeed_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \and10_i_reg_466[0]_i_1 
       (.I0(maskId[1]),
        .I1(\int_colorFormat_reg[4]_0 ),
        .O(and10_i_fu_270_p2));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \and26_i_reg_471[0]_i_1 
       (.I0(maskId[2]),
        .I1(\int_colorFormat_reg[4]_0 ),
        .O(and26_i_fu_284_p2));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \and4_i_reg_461[0]_i_1 
       (.I0(maskId[0]),
        .I1(\int_colorFormat_reg[4]_0 ),
        .O(and4_i_fu_256_p2));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \and_ln1292_reg_5018[0]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(CO),
        .I4(\add_ln1240_reg_4996_reg[10] ),
        .I5(\int_bckgndId_reg[6]_0 ),
        .O(icmp_ln1285_reg_50140));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_start),
        .I1(auto_restart_status_reg_0),
        .O(int_ap_start_reg_0));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534[0]_i_1 
       (.I0(ap_condition_1899),
        .I1(\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_0 ),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534[0]_i_4_n_3 ),
        .O(\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534[0]_i_3 
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\int_bckgndId_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534[0]_i_4 
       (.I0(x_fu_498),
        .I1(\int_colorFormat_reg[7]_0 [2]),
        .I2(\int_colorFormat_reg[7]_0 [3]),
        .I3(\int_colorFormat_reg[7]_0 [1]),
        .I4(\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534[0]_i_5_n_3 ),
        .I5(\int_colorFormat_reg[7]_0 [0]),
        .O(\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534[0]_i_5 
       (.I0(\int_colorFormat_reg[7]_0 [7]),
        .I1(\int_colorFormat_reg[7]_0 [6]),
        .I2(\int_colorFormat_reg[7]_0 [5]),
        .I3(\int_colorFormat_reg[7]_0 [4]),
        .O(\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h444444F444444444)) 
    \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523[0]_i_1 
       (.I0(ap_condition_1899),
        .I1(\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\int_bckgndId_reg[4]_0 ),
        .I5(\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534[0]_i_4_n_3 ),
        .O(\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0] ));
  LUT6 #(
    .INIT(64'h444444F444444444)) 
    \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512[0]_i_1 
       (.I0(ap_condition_1899),
        .I1(\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\int_bckgndId_reg[4]_0 ),
        .I5(\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534[0]_i_4_n_3 ),
        .O(\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0] ));
  LUT6 #(
    .INIT(64'h444444444F444444)) 
    \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501[0]_i_1 
       (.I0(ap_condition_1899),
        .I1(\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_0 ),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501[0]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501[0]_i_2 
       (.I0(\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501[0]_i_3_n_3 ),
        .I1(\int_colorFormat_reg[7]_0 [3]),
        .I2(\int_colorFormat_reg[7]_0 [2]),
        .I3(\int_colorFormat_reg[7]_0 [7]),
        .I4(\int_colorFormat_reg[7]_0 [6]),
        .I5(x_fu_498),
        .O(\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501[0]_i_3 
       (.I0(\int_colorFormat_reg[7]_0 [5]),
        .I1(\int_colorFormat_reg[7]_0 [4]),
        .I2(\int_colorFormat_reg[7]_0 [0]),
        .I3(\int_colorFormat_reg[7]_0 [1]),
        .O(\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490[0]_i_1 
       (.I0(ap_condition_1899),
        .I1(\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_0 ),
        .I2(\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501[0]_i_2_n_3 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\int_bckgndId_reg[2]_1 ),
        .O(\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_21_in[7]),
        .I1(ap_start),
        .I2(auto_restart_status_reg_0),
        .I3(auto_restart_status_reg_n_3),
        .O(auto_restart_status_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_3),
        .Q(auto_restart_status_reg_n_3),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hE2222222)) 
    \cmp103_reg_393[0]_i_1 
       (.I0(\cmp103_reg_393_reg[0]_0 ),
        .I1(\cmp103_reg_393_reg[0]_1 ),
        .I2(field_id[0]),
        .I3(field_id[1]),
        .I4(\switch_le_reg_407[0]_i_2_n_3 ),
        .O(\cmp103_reg_393_reg[0] ));
  LUT6 #(
    .INIT(64'h444444444444444F)) 
    \cmp126_i_reg_1387[0]_i_1 
       (.I0(\rampStart_reg[7]_0 [0]),
        .I1(\cmp126_i_reg_1387_reg[0] ),
        .I2(\cmp126_i_reg_1387[0]_i_2_n_3 ),
        .I3(dpYUVCoef[3]),
        .I4(dpYUVCoef[2]),
        .I5(dpYUVCoef[4]),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \cmp126_i_reg_1387[0]_i_2 
       (.I0(\rampStart_reg[7]_0 [0]),
        .I1(dpYUVCoef[1]),
        .I2(dpYUVCoef[0]),
        .I3(dpYUVCoef[5]),
        .I4(dpYUVCoef[7]),
        .I5(dpYUVCoef[6]),
        .O(\cmp126_i_reg_1387[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \cmp141_i_reg_1392[0]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 [4]),
        .I1(\int_colorFormat_reg[7]_0 [7]),
        .I2(\int_colorFormat_reg[7]_0 [6]),
        .I3(\cmp141_i_reg_1392[0]_i_2_n_3 ),
        .I4(\int_colorFormat_reg[7]_0 [0]),
        .O(\int_colorFormat_reg[4]_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp141_i_reg_1392[0]_i_2 
       (.I0(\int_colorFormat_reg[7]_0 [2]),
        .I1(\int_colorFormat_reg[7]_0 [1]),
        .I2(\int_colorFormat_reg[7]_0 [5]),
        .I3(\int_colorFormat_reg[7]_0 [3]),
        .O(\cmp141_i_reg_1392[0]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    cmp2_i_fu_365_p2_carry__0_i_1
       (.I0(crossHairY),
        .I1(y_fu_90_reg[15]),
        .O(\int_crossHairY_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h444444444444444F)) 
    \cmp59_i_reg_1382[0]_i_1 
       (.I0(\rampStart_reg[7]_0 [0]),
        .I1(\cmp59_i_reg_1382_reg[0] ),
        .I2(\cmp59_i_reg_1382[0]_i_2_n_3 ),
        .I3(dpDynamicRange[3]),
        .I4(dpDynamicRange[2]),
        .I5(dpDynamicRange[4]),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \cmp59_i_reg_1382[0]_i_2 
       (.I0(\rampStart_reg[7]_0 [0]),
        .I1(dpDynamicRange[1]),
        .I2(dpDynamicRange[0]),
        .I3(dpDynamicRange[5]),
        .I4(dpDynamicRange[7]),
        .I5(dpDynamicRange[6]),
        .O(\cmp59_i_reg_1382[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \conv2_i_i_i351_reg_1336[7]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 [4]),
        .I1(\int_colorFormat_reg[7]_0 [7]),
        .I2(\int_colorFormat_reg[7]_0 [6]),
        .I3(\cmp141_i_reg_1392[0]_i_2_n_3 ),
        .I4(\int_colorFormat_reg[7]_0 [0]),
        .O(\int_colorFormat_reg[4]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_240_p2_carry__0_i_1
       (.I0(\int_width_reg[15]_0 [7]),
        .I1(\int_boxSize_reg[15]_0 [7]),
        .O(\int_width_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_240_p2_carry__0_i_2
       (.I0(\int_width_reg[15]_0 [6]),
        .I1(\int_boxSize_reg[15]_0 [6]),
        .O(\int_width_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_240_p2_carry__0_i_3
       (.I0(\int_width_reg[15]_0 [5]),
        .I1(\int_boxSize_reg[15]_0 [5]),
        .O(\int_width_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_240_p2_carry__0_i_4
       (.I0(\int_width_reg[15]_0 [4]),
        .I1(\int_boxSize_reg[15]_0 [4]),
        .O(\int_width_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_240_p2_carry__1_i_1
       (.I0(\int_width_reg[15]_0 [11]),
        .I1(\int_boxSize_reg[15]_0 [11]),
        .O(\int_width_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_240_p2_carry__1_i_2
       (.I0(\int_width_reg[15]_0 [10]),
        .I1(\int_boxSize_reg[15]_0 [10]),
        .O(\int_width_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_240_p2_carry__1_i_3
       (.I0(\int_width_reg[15]_0 [9]),
        .I1(\int_boxSize_reg[15]_0 [9]),
        .O(\int_width_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_240_p2_carry__1_i_4
       (.I0(\int_width_reg[15]_0 [8]),
        .I1(\int_boxSize_reg[15]_0 [8]),
        .O(\int_width_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_240_p2_carry__2_i_1
       (.I0(\int_width_reg[15]_0 [15]),
        .I1(\int_boxSize_reg[15]_0 [15]),
        .O(\int_width_reg[15]_2 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_240_p2_carry__2_i_2
       (.I0(\int_width_reg[15]_0 [14]),
        .I1(\int_boxSize_reg[15]_0 [14]),
        .O(\int_width_reg[15]_2 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_240_p2_carry__2_i_3
       (.I0(\int_width_reg[15]_0 [13]),
        .I1(\int_boxSize_reg[15]_0 [13]),
        .O(\int_width_reg[15]_2 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_240_p2_carry__2_i_4
       (.I0(\int_width_reg[15]_0 [12]),
        .I1(\int_boxSize_reg[15]_0 [12]),
        .O(\int_width_reg[15]_2 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_240_p2_carry_i_1
       (.I0(\int_width_reg[15]_0 [3]),
        .I1(\int_boxSize_reg[15]_0 [3]),
        .O(\int_width_reg[3]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_240_p2_carry_i_2
       (.I0(\int_width_reg[15]_0 [2]),
        .I1(\int_boxSize_reg[15]_0 [2]),
        .O(\int_width_reg[3]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_240_p2_carry_i_3
       (.I0(\int_width_reg[15]_0 [1]),
        .I1(\int_boxSize_reg[15]_0 [1]),
        .O(\int_width_reg[3]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_240_p2_carry_i_4
       (.I0(\int_width_reg[15]_0 [0]),
        .I1(\int_boxSize_reg[15]_0 [0]),
        .O(\int_width_reg[3]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln1050_reg_5022[0]_i_3 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[4]),
        .O(\int_bckgndId_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \icmp_ln1701_reg_4983[0]_i_2 
       (.I0(\icmp_ln1701_reg_4983[0]_i_3_n_3 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\int_bckgndId_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \icmp_ln1701_reg_4983[0]_i_3 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[7]),
        .O(\icmp_ln1701_reg_4983[0]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln518_fu_994_p2_carry__0_i_1
       (.I0(\int_height_reg[15]_0 [15]),
        .I1(out[15]),
        .O(\int_height_reg[15]_2 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln518_fu_994_p2_carry__0_i_2
       (.I0(\int_height_reg[15]_0 [13]),
        .I1(out[13]),
        .I2(out[14]),
        .I3(\int_height_reg[15]_0 [14]),
        .I4(out[12]),
        .I5(\int_height_reg[15]_0 [12]),
        .O(\int_height_reg[15]_2 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln518_fu_994_p2_carry_i_1
       (.I0(\int_height_reg[15]_0 [9]),
        .I1(out[9]),
        .I2(out[11]),
        .I3(\int_height_reg[15]_0 [11]),
        .I4(out[10]),
        .I5(\int_height_reg[15]_0 [10]),
        .O(\int_height_reg[9]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln518_fu_994_p2_carry_i_2
       (.I0(\int_height_reg[15]_0 [6]),
        .I1(out[6]),
        .I2(out[8]),
        .I3(\int_height_reg[15]_0 [8]),
        .I4(out[7]),
        .I5(\int_height_reg[15]_0 [7]),
        .O(\int_height_reg[9]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln518_fu_994_p2_carry_i_3
       (.I0(\int_height_reg[15]_0 [3]),
        .I1(out[3]),
        .I2(out[5]),
        .I3(\int_height_reg[15]_0 [5]),
        .I4(out[4]),
        .I5(\int_height_reg[15]_0 [4]),
        .O(\int_height_reg[9]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln518_fu_994_p2_carry_i_4
       (.I0(\int_height_reg[15]_0 [1]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(\int_height_reg[15]_0 [2]),
        .I4(out[0]),
        .I5(\int_height_reg[15]_0 [0]),
        .O(\int_height_reg[9]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln520_reg_4969[0]_i_4 
       (.I0(\int_width_reg[15]_0 [12]),
        .I1(B[0]),
        .I2(\int_width_reg[15]_0 [14]),
        .I3(B[2]),
        .I4(B[1]),
        .I5(\int_width_reg[15]_0 [13]),
        .O(S));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln727_fu_348_p2_carry__0_i_1
       (.I0(\int_height_reg[15]_0 [15]),
        .I1(y_fu_90_reg[15]),
        .O(\int_height_reg[15]_3 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln727_fu_348_p2_carry__0_i_2
       (.I0(\int_height_reg[15]_0 [12]),
        .I1(y_fu_90_reg[12]),
        .I2(y_fu_90_reg[14]),
        .I3(\int_height_reg[15]_0 [14]),
        .I4(y_fu_90_reg[13]),
        .I5(\int_height_reg[15]_0 [13]),
        .O(\int_height_reg[15]_3 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln727_fu_348_p2_carry_i_1
       (.I0(\int_height_reg[15]_0 [10]),
        .I1(y_fu_90_reg[10]),
        .I2(y_fu_90_reg[11]),
        .I3(\int_height_reg[15]_0 [11]),
        .I4(y_fu_90_reg[9]),
        .I5(\int_height_reg[15]_0 [9]),
        .O(\int_height_reg[10]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln727_fu_348_p2_carry_i_2
       (.I0(\int_height_reg[15]_0 [7]),
        .I1(y_fu_90_reg[7]),
        .I2(y_fu_90_reg[8]),
        .I3(\int_height_reg[15]_0 [8]),
        .I4(y_fu_90_reg[6]),
        .I5(\int_height_reg[15]_0 [6]),
        .O(\int_height_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln727_fu_348_p2_carry_i_3
       (.I0(\int_height_reg[15]_0 [4]),
        .I1(y_fu_90_reg[4]),
        .I2(y_fu_90_reg[5]),
        .I3(\int_height_reg[15]_0 [5]),
        .I4(y_fu_90_reg[3]),
        .I5(\int_height_reg[15]_0 [3]),
        .O(\int_height_reg[10]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln727_fu_348_p2_carry_i_4
       (.I0(\int_height_reg[15]_0 [0]),
        .I1(y_fu_90_reg[0]),
        .I2(y_fu_90_reg[2]),
        .I3(\int_height_reg[15]_0 [2]),
        .I4(y_fu_90_reg[1]),
        .I5(\int_height_reg[15]_0 [1]),
        .O(\int_height_reg[10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln993_1_reg_417[0]_i_1 
       (.I0(field_id[1]),
        .I1(\switch_le_reg_407[0]_i_2_n_3 ),
        .O(icmp_ln993_1_fu_235_p2));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \icmp_ln993_reg_412[0]_i_1 
       (.I0(field_id[0]),
        .I1(\switch_le_reg_407[0]_i_2_n_3 ),
        .I2(field_id[1]),
        .O(icmp_ln993_fu_229_p2));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1356[0]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 [4]),
        .I1(\int_colorFormat_reg[7]_0 [7]),
        .I2(\int_colorFormat_reg[7]_0 [6]),
        .I3(\cmp141_i_reg_1392[0]_i_2_n_3 ),
        .O(icmp_fu_304_p2));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .O(int_ZplateHorContDelta0[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .O(int_ZplateHorContDelta0[10]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .O(int_ZplateHorContDelta0[11]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .O(int_ZplateHorContDelta0[12]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .O(int_ZplateHorContDelta0[13]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .O(int_ZplateHorContDelta0[14]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \int_ZplateHorContDelta[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_ZplateHorContDelta[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .O(int_ZplateHorContDelta0[15]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .O(int_ZplateHorContDelta0[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .O(int_ZplateHorContDelta0[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .O(int_ZplateHorContDelta0[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .O(int_ZplateHorContDelta0[4]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .O(int_ZplateHorContDelta0[5]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .O(int_ZplateHorContDelta0[6]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .O(int_ZplateHorContDelta0[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .O(int_ZplateHorContDelta0[8]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .O(int_ZplateHorContDelta0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[0]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[10]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[11]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[12]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[13]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[14]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[15]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[1]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[2]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[3]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[4]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[5]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[6]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[7]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[8]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[9]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [0]),
        .O(int_ZplateHorContStart0[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [10]),
        .O(int_ZplateHorContStart0[10]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [11]),
        .O(int_ZplateHorContStart0[11]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [12]),
        .O(int_ZplateHorContStart0[12]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [13]),
        .O(int_ZplateHorContStart0[13]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [14]),
        .O(int_ZplateHorContStart0[14]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \int_ZplateHorContStart[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(\int_bck_motion_en[15]_i_3_n_3 ),
        .O(\int_ZplateHorContStart[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [15]),
        .O(int_ZplateHorContStart0[15]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [1]),
        .O(int_ZplateHorContStart0[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [2]),
        .O(int_ZplateHorContStart0[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [3]),
        .O(int_ZplateHorContStart0[3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [4]),
        .O(int_ZplateHorContStart0[4]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [5]),
        .O(int_ZplateHorContStart0[5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [6]),
        .O(int_ZplateHorContStart0[6]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [7]),
        .O(int_ZplateHorContStart0[7]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [8]),
        .O(int_ZplateHorContStart0[8]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [9]),
        .O(int_ZplateHorContStart0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[0]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[10]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[11]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[12]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[13]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[14]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[15]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[1]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[2]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[3]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[4]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[5]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[6]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[7]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[8]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[9]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [0]),
        .O(int_ZplateVerContDelta0[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [10]),
        .O(int_ZplateVerContDelta0[10]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [11]),
        .O(int_ZplateVerContDelta0[11]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [12]),
        .O(int_ZplateVerContDelta0[12]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [13]),
        .O(int_ZplateVerContDelta0[13]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [14]),
        .O(int_ZplateVerContDelta0[14]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \int_ZplateVerContDelta[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[7] ),
        .O(\int_ZplateVerContDelta[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [15]),
        .O(int_ZplateVerContDelta0[15]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [1]),
        .O(int_ZplateVerContDelta0[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [2]),
        .O(int_ZplateVerContDelta0[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [3]),
        .O(int_ZplateVerContDelta0[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [4]),
        .O(int_ZplateVerContDelta0[4]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [5]),
        .O(int_ZplateVerContDelta0[5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [6]),
        .O(int_ZplateVerContDelta0[6]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [7]),
        .O(int_ZplateVerContDelta0[7]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [8]),
        .O(int_ZplateVerContDelta0[8]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [9]),
        .O(int_ZplateVerContDelta0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[0]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[10]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[11]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[12]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[13]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[14]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[15]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[1]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[2]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[3]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[4]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[5]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[6]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[7]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[8]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[9]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [0]),
        .O(int_ZplateVerContStart0[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [10]),
        .O(int_ZplateVerContStart0[10]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [11]),
        .O(int_ZplateVerContStart0[11]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [12]),
        .O(int_ZplateVerContStart0[12]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [13]),
        .O(int_ZplateVerContStart0[13]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [14]),
        .O(int_ZplateVerContStart0[14]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \int_ZplateVerContStart[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_ZplateVerContStart[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [15]),
        .O(int_ZplateVerContStart0[15]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [1]),
        .O(int_ZplateVerContStart0[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [2]),
        .O(int_ZplateVerContStart0[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [3]),
        .O(int_ZplateVerContStart0[3]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [4]),
        .O(int_ZplateVerContStart0[4]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [5]),
        .O(int_ZplateVerContStart0[5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [6]),
        .O(int_ZplateVerContStart0[6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [7]),
        .O(int_ZplateVerContStart0[7]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [8]),
        .O(int_ZplateVerContStart0[8]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [9]),
        .O(int_ZplateVerContStart0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[0]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[10]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[11]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[12]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[13]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[14]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[15]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[1]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[2]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[3]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[4]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[5]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[6]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[7]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[8]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[9]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(auto_restart_status_reg_0),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_21_in[2]),
        .R(SS));
  LUT4 #(
    .INIT(16'h7530)) 
    int_ap_ready_i_1
       (.I0(int_task_ap_done_i_2_n_3),
        .I1(p_21_in[7]),
        .I2(ap_done),
        .I3(int_ap_ready),
        .O(int_ap_ready_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_3),
        .Q(int_ap_ready),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_21_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_3));
  LUT5 #(
    .INIT(32'h00000800)) 
    int_ap_start_i_3
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\int_ier[1]_i_2_n_3 ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(ap_start),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .I5(p_21_in[7]),
        .O(int_auto_restart_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(p_21_in[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [0]),
        .O(int_bck_motion_en0[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [10]),
        .O(int_bck_motion_en0[10]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [11]),
        .O(int_bck_motion_en0[11]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [12]),
        .O(int_bck_motion_en0[12]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [13]),
        .O(int_bck_motion_en0[13]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [14]),
        .O(int_bck_motion_en0[14]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \int_bck_motion_en[15]_i_1 
       (.I0(\int_bck_motion_en[15]_i_3_n_3 ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\waddr_reg_n_3_[3] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_bck_motion_en[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [15]),
        .O(int_bck_motion_en0[15]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \int_bck_motion_en[15]_i_3 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\waddr_reg_n_3_[1] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_CTRL_WVALID),
        .O(\int_bck_motion_en[15]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [1]),
        .O(int_bck_motion_en0[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [2]),
        .O(int_bck_motion_en0[2]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [3]),
        .O(int_bck_motion_en0[3]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [4]),
        .O(int_bck_motion_en0[4]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [5]),
        .O(int_bck_motion_en0[5]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [6]),
        .O(int_bck_motion_en0[6]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [7]),
        .O(int_bck_motion_en0[7]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [8]),
        .O(int_bck_motion_en0[8]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [9]),
        .O(int_bck_motion_en0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[0] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[0]),
        .Q(\int_bck_motion_en_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[10] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[10]),
        .Q(\int_bck_motion_en_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[11] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[11]),
        .Q(\int_bck_motion_en_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[12] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[12]),
        .Q(\int_bck_motion_en_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[13] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[13]),
        .Q(\int_bck_motion_en_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[14] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[14]),
        .Q(\int_bck_motion_en_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[15] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[15]),
        .Q(\int_bck_motion_en_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[1] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[1]),
        .Q(\int_bck_motion_en_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[2] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[2]),
        .Q(\int_bck_motion_en_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[3] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[3]),
        .Q(\int_bck_motion_en_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[4] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[4]),
        .Q(\int_bck_motion_en_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[5] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[5]),
        .Q(\int_bck_motion_en_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[6] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[6]),
        .Q(\int_bck_motion_en_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[7] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[7]),
        .Q(\int_bck_motion_en_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[8] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[8]),
        .Q(\int_bck_motion_en_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[9] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[9]),
        .Q(\int_bck_motion_en_reg[15]_0 [9]),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[0]),
        .O(int_bckgndId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[1]),
        .O(int_bckgndId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[2]),
        .O(int_bckgndId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[3]),
        .O(int_bckgndId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[4]),
        .O(int_bckgndId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[5]),
        .O(int_bckgndId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[6]),
        .O(int_bckgndId0[6]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \int_bckgndId[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[7] ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\int_bck_motion_en[15]_i_3_n_3 ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_bckgndId[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[7]),
        .O(int_bckgndId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[0] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[0]),
        .Q(Q[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[1] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[1]),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[2] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[2]),
        .Q(Q[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[3] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[3]),
        .Q(Q[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[4] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[4]),
        .Q(Q[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[5] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[5]),
        .Q(Q[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[6] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[6]),
        .Q(Q[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[7] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[7]),
        .Q(Q[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [0]),
        .O(int_boxColorB0[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[10]),
        .O(int_boxColorB0[10]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[11]),
        .O(int_boxColorB0[11]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[12]),
        .O(int_boxColorB0[12]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[13]),
        .O(int_boxColorB0[13]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[14]),
        .O(int_boxColorB0[14]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \int_boxColorB[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_bck_motion_en[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[6] ),
        .O(\int_boxColorB[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[15]),
        .O(int_boxColorB0[15]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [1]),
        .O(int_boxColorB0[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [2]),
        .O(int_boxColorB0[2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [3]),
        .O(int_boxColorB0[3]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [4]),
        .O(int_boxColorB0[4]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [5]),
        .O(int_boxColorB0[5]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [6]),
        .O(int_boxColorB0[6]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [7]),
        .O(int_boxColorB0[7]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[8]),
        .O(int_boxColorB0[8]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[9]),
        .O(int_boxColorB0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[0]),
        .Q(\int_boxColorB_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[10]),
        .Q(boxColorB[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[11]),
        .Q(boxColorB[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[12]),
        .Q(boxColorB[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[13]),
        .Q(boxColorB[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[14]),
        .Q(boxColorB[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[15]),
        .Q(boxColorB[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[1]),
        .Q(\int_boxColorB_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[2]),
        .Q(\int_boxColorB_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[3]),
        .Q(\int_boxColorB_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[4]),
        .Q(\int_boxColorB_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[5]),
        .Q(\int_boxColorB_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[6]),
        .Q(\int_boxColorB_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[7]),
        .Q(\int_boxColorB_reg[7]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[8]),
        .Q(boxColorB[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[9]),
        .Q(boxColorB[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [0]),
        .O(int_boxColorG0[0]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[10]),
        .O(int_boxColorG0[10]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[11]),
        .O(int_boxColorG0[11]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[12]),
        .O(int_boxColorG0[12]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[13]),
        .O(int_boxColorG0[13]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[14]),
        .O(int_boxColorG0[14]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \int_boxColorG[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\int_bck_motion_en[15]_i_3_n_3 ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_boxColorG[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[15]),
        .O(int_boxColorG0[15]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [1]),
        .O(int_boxColorG0[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [2]),
        .O(int_boxColorG0[2]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [3]),
        .O(int_boxColorG0[3]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [4]),
        .O(int_boxColorG0[4]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [5]),
        .O(int_boxColorG0[5]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [6]),
        .O(int_boxColorG0[6]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [7]),
        .O(int_boxColorG0[7]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[8]),
        .O(int_boxColorG0[8]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[9]),
        .O(int_boxColorG0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[0]),
        .Q(\int_boxColorG_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[10]),
        .Q(boxColorG[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[11]),
        .Q(boxColorG[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[12]),
        .Q(boxColorG[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[13]),
        .Q(boxColorG[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[14]),
        .Q(boxColorG[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[15]),
        .Q(boxColorG[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[1]),
        .Q(\int_boxColorG_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[2]),
        .Q(\int_boxColorG_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[3]),
        .Q(\int_boxColorG_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[4]),
        .Q(\int_boxColorG_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[5]),
        .Q(\int_boxColorG_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[6]),
        .Q(\int_boxColorG_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[7]),
        .Q(\int_boxColorG_reg[7]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[8]),
        .Q(boxColorG[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[9]),
        .Q(boxColorG[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [0]),
        .O(int_boxColorR0[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[10]),
        .O(int_boxColorR0[10]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[11]),
        .O(int_boxColorR0[11]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[12]),
        .O(int_boxColorR0[12]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[13]),
        .O(int_boxColorR0[13]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[14]),
        .O(int_boxColorR0[14]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \int_boxColorR[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\int_bck_motion_en[15]_i_3_n_3 ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_boxColorR[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[15]),
        .O(int_boxColorR0[15]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [1]),
        .O(int_boxColorR0[1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [2]),
        .O(int_boxColorR0[2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [3]),
        .O(int_boxColorR0[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [4]),
        .O(int_boxColorR0[4]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [5]),
        .O(int_boxColorR0[5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [6]),
        .O(int_boxColorR0[6]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [7]),
        .O(int_boxColorR0[7]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[8]),
        .O(int_boxColorR0[8]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[9]),
        .O(int_boxColorR0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[0]),
        .Q(\int_boxColorR_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[10]),
        .Q(boxColorR[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[11]),
        .Q(boxColorR[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[12]),
        .Q(boxColorR[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[13]),
        .Q(boxColorR[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[14]),
        .Q(boxColorR[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[15]),
        .Q(boxColorR[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[1]),
        .Q(\int_boxColorR_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[2]),
        .Q(\int_boxColorR_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[3]),
        .Q(\int_boxColorR_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[4]),
        .Q(\int_boxColorR_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[5]),
        .Q(\int_boxColorR_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[6]),
        .Q(\int_boxColorR_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[7]),
        .Q(\int_boxColorR_reg[7]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[8]),
        .Q(boxColorR[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[9]),
        .Q(boxColorR[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [0]),
        .O(int_boxSize0[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [10]),
        .O(int_boxSize0[10]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [11]),
        .O(int_boxSize0[11]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [12]),
        .O(int_boxSize0[12]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [13]),
        .O(int_boxSize0[13]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [14]),
        .O(int_boxSize0[14]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \int_boxSize[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[7] ),
        .O(\int_boxSize[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [15]),
        .O(int_boxSize0[15]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [1]),
        .O(int_boxSize0[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [2]),
        .O(int_boxSize0[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [3]),
        .O(int_boxSize0[3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [4]),
        .O(int_boxSize0[4]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [5]),
        .O(int_boxSize0[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [6]),
        .O(int_boxSize0[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [7]),
        .O(int_boxSize0[7]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [8]),
        .O(int_boxSize0[8]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [9]),
        .O(int_boxSize0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[0]),
        .Q(\int_boxSize_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[10]),
        .Q(\int_boxSize_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[11]),
        .Q(\int_boxSize_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[12]),
        .Q(\int_boxSize_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[13]),
        .Q(\int_boxSize_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[14]),
        .Q(\int_boxSize_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[15]),
        .Q(\int_boxSize_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[1]),
        .Q(\int_boxSize_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[2]),
        .Q(\int_boxSize_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[3]),
        .Q(\int_boxSize_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[4]),
        .Q(\int_boxSize_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[5]),
        .Q(\int_boxSize_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[6]),
        .Q(\int_boxSize_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[7]),
        .Q(\int_boxSize_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[8]),
        .Q(\int_boxSize_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[9]),
        .Q(\int_boxSize_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [0]),
        .O(int_colorFormat0[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [1]),
        .O(int_colorFormat0[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [2]),
        .O(int_colorFormat0[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [3]),
        .O(int_colorFormat0[3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [4]),
        .O(int_colorFormat0[4]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [5]),
        .O(int_colorFormat0[5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [6]),
        .O(int_colorFormat0[6]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \int_colorFormat[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\int_bck_motion_en[15]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_colorFormat[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [7]),
        .O(int_colorFormat0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[0] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[0]),
        .Q(\int_colorFormat_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[1] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[1]),
        .Q(\int_colorFormat_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[2] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[2]),
        .Q(\int_colorFormat_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[3] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[3]),
        .Q(\int_colorFormat_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[4] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[4]),
        .Q(\int_colorFormat_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[5] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[5]),
        .Q(\int_colorFormat_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[6] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[6]),
        .Q(\int_colorFormat_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[7] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[7]),
        .Q(\int_colorFormat_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [0]),
        .O(int_crossHairX0[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [10]),
        .O(int_crossHairX0[10]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [11]),
        .O(int_crossHairX0[11]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [12]),
        .O(int_crossHairX0[12]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [13]),
        .O(int_crossHairX0[13]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [14]),
        .O(int_crossHairX0[14]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \int_crossHairX[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\int_bck_motion_en[15]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_crossHairX[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [15]),
        .O(int_crossHairX0[15]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [1]),
        .O(int_crossHairX0[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [2]),
        .O(int_crossHairX0[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [3]),
        .O(int_crossHairX0[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [4]),
        .O(int_crossHairX0[4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [5]),
        .O(int_crossHairX0[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [6]),
        .O(int_crossHairX0[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [7]),
        .O(int_crossHairX0[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [8]),
        .O(int_crossHairX0[8]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [9]),
        .O(int_crossHairX0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[0] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[0]),
        .Q(\int_crossHairX_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[10] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[10]),
        .Q(\int_crossHairX_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[11] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[11]),
        .Q(\int_crossHairX_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[12] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[12]),
        .Q(\int_crossHairX_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[13] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[13]),
        .Q(\int_crossHairX_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[14] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[14]),
        .Q(\int_crossHairX_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[15] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[15]),
        .Q(\int_crossHairX_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[1] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[1]),
        .Q(\int_crossHairX_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[2] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[2]),
        .Q(\int_crossHairX_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[3] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[3]),
        .Q(\int_crossHairX_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[4] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[4]),
        .Q(\int_crossHairX_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[5] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[5]),
        .Q(\int_crossHairX_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[6] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[6]),
        .Q(\int_crossHairX_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[7] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[7]),
        .Q(\int_crossHairX_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[8] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[8]),
        .Q(\int_crossHairX_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[9] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[9]),
        .Q(\int_crossHairX_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[14]_0 [0]),
        .O(int_crossHairY0[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[14]_0 [10]),
        .O(int_crossHairY0[10]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[14]_0 [11]),
        .O(int_crossHairY0[11]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[14]_0 [12]),
        .O(int_crossHairY0[12]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[14]_0 [13]),
        .O(int_crossHairY0[13]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[14]_0 [14]),
        .O(int_crossHairY0[14]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \int_crossHairY[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(\int_bck_motion_en[15]_i_3_n_3 ),
        .O(\int_crossHairY[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(crossHairY),
        .O(int_crossHairY0[15]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[14]_0 [1]),
        .O(int_crossHairY0[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[14]_0 [2]),
        .O(int_crossHairY0[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[14]_0 [3]),
        .O(int_crossHairY0[3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[14]_0 [4]),
        .O(int_crossHairY0[4]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[14]_0 [5]),
        .O(int_crossHairY0[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[14]_0 [6]),
        .O(int_crossHairY0[6]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[14]_0 [7]),
        .O(int_crossHairY0[7]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[14]_0 [8]),
        .O(int_crossHairY0[8]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[14]_0 [9]),
        .O(int_crossHairY0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[0] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[0]),
        .Q(\int_crossHairY_reg[14]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[10] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[10]),
        .Q(\int_crossHairY_reg[14]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[11] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[11]),
        .Q(\int_crossHairY_reg[14]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[12] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[12]),
        .Q(\int_crossHairY_reg[14]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[13] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[13]),
        .Q(\int_crossHairY_reg[14]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[14] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[14]),
        .Q(\int_crossHairY_reg[14]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[15] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[15]),
        .Q(crossHairY),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[1] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[1]),
        .Q(\int_crossHairY_reg[14]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[2] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[2]),
        .Q(\int_crossHairY_reg[14]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[3] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[3]),
        .Q(\int_crossHairY_reg[14]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[4] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[4]),
        .Q(\int_crossHairY_reg[14]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[5] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[5]),
        .Q(\int_crossHairY_reg[14]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[6] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[6]),
        .Q(\int_crossHairY_reg[14]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[7] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[7]),
        .Q(\int_crossHairY_reg[14]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[8] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[8]),
        .Q(\int_crossHairY_reg[14]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[9] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[9]),
        .Q(\int_crossHairY_reg[14]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[0]),
        .O(int_dpDynamicRange0[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[1]),
        .O(int_dpDynamicRange0[1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[2]),
        .O(int_dpDynamicRange0[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[3]),
        .O(int_dpDynamicRange0[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[4]),
        .O(int_dpDynamicRange0[4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[5]),
        .O(int_dpDynamicRange0[5]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[6]),
        .O(int_dpDynamicRange0[6]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \int_dpDynamicRange[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\int_bck_motion_en[15]_i_3_n_3 ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_dpDynamicRange[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[7]),
        .O(int_dpDynamicRange0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[0] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[0]),
        .Q(dpDynamicRange[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[1] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[1]),
        .Q(dpDynamicRange[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[2] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[2]),
        .Q(dpDynamicRange[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[3] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[3]),
        .Q(dpDynamicRange[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[4] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[4]),
        .Q(dpDynamicRange[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[5] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[5]),
        .Q(dpDynamicRange[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[6] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[6]),
        .Q(dpDynamicRange[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[7] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[7]),
        .Q(dpDynamicRange[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[0]),
        .O(int_dpYUVCoef0[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[1]),
        .O(int_dpYUVCoef0[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[2]),
        .O(int_dpYUVCoef0[2]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[3]),
        .O(int_dpYUVCoef0[3]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[4]),
        .O(int_dpYUVCoef0[4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[5]),
        .O(int_dpYUVCoef0[5]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[6]),
        .O(int_dpYUVCoef0[6]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \int_dpYUVCoef[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\int_bck_motion_en[15]_i_3_n_3 ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_dpYUVCoef[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[7]),
        .O(int_dpYUVCoef0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[0] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[0]),
        .Q(dpYUVCoef[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[1] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[1]),
        .Q(dpYUVCoef[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[2] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[2]),
        .Q(dpYUVCoef[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[3] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[3]),
        .Q(dpYUVCoef[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[4] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[4]),
        .Q(dpYUVCoef[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[5] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[5]),
        .Q(dpYUVCoef[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[6] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[6]),
        .Q(dpYUVCoef[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[7] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[7]),
        .Q(dpYUVCoef[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[0]),
        .O(int_field_id0[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[10]),
        .O(int_field_id0[10]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[11]),
        .O(int_field_id0[11]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[12]),
        .O(int_field_id0[12]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[13]),
        .O(int_field_id0[13]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[14]),
        .O(int_field_id0[14]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \int_field_id[15]_i_1 
       (.I0(\int_bck_motion_en[15]_i_3_n_3 ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\waddr_reg_n_3_[3] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_field_id[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[15]),
        .O(int_field_id0[15]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[1]),
        .O(int_field_id0[1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[2]),
        .O(int_field_id0[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[3]),
        .O(int_field_id0[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[4]),
        .O(int_field_id0[4]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[5]),
        .O(int_field_id0[5]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[6]),
        .O(int_field_id0[6]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[7]),
        .O(int_field_id0[7]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[8]),
        .O(int_field_id0[8]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[9]),
        .O(int_field_id0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[0] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[0]),
        .Q(field_id[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[10] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[10]),
        .Q(field_id[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[11] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[11]),
        .Q(field_id[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[12] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[12]),
        .Q(field_id[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[13] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[13]),
        .Q(field_id[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[14] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[14]),
        .Q(field_id[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[15] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[15]),
        .Q(field_id[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[1] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[1]),
        .Q(field_id[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[2] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[2]),
        .Q(field_id[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[3] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[3]),
        .Q(field_id[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[4] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[4]),
        .Q(field_id[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[5] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[5]),
        .Q(field_id[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[6] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[6]),
        .Q(field_id[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[7] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[7]),
        .Q(field_id[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[8] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[8]),
        .Q(field_id[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[9] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[9]),
        .Q(field_id[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(int_gie_i_2_n_3),
        .I4(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    int_gie_i_2
       (.I0(int_gie_i_3_n_3),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[7] ),
        .O(int_gie_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    int_gie_i_3
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_3_[1] ),
        .I3(\waddr_reg_n_3_[0] ),
        .O(int_gie_i_3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [10]),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [11]),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [12]),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [13]),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [14]),
        .O(int_height0[14]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \int_height[15]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[7] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[3] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_height[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [15]),
        .O(int_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[0]),
        .Q(\int_height_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[10]),
        .Q(\int_height_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[11]),
        .Q(\int_height_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[12]),
        .Q(\int_height_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[13]),
        .Q(\int_height_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[14]),
        .Q(\int_height_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[15]),
        .Q(\int_height_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[1]),
        .Q(\int_height_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[2]),
        .Q(\int_height_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[3]),
        .Q(\int_height_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[4]),
        .Q(\int_height_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[5]),
        .Q(\int_height_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[6]),
        .Q(\int_height_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[7]),
        .Q(\int_height_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[8]),
        .Q(\int_height_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[9]),
        .Q(\int_height_reg[15]_0 [9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .I5(\int_ier_reg_n_3_[0] ),
        .O(\int_ier[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \int_ier[1]_i_2 
       (.I0(\int_bck_motion_en[15]_i_3_n_3 ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[6] ),
        .O(\int_ier[1]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_3 ),
        .Q(p_0_in),
        .R(SS));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_3),
        .I1(\int_isr_reg_n_3_[1] ),
        .I2(\int_isr_reg_n_3_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(SS));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr7_out),
        .I2(ap_done),
        .I3(\int_ier_reg_n_3_[0] ),
        .I4(\int_isr_reg_n_3_[0] ),
        .O(\int_isr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(int_gie_i_2_n_3),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr7_out),
        .I2(ap_done),
        .I3(p_0_in),
        .I4(\int_isr_reg_n_3_[1] ),
        .O(\int_isr[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[1] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[0]),
        .O(int_maskId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[1]),
        .O(int_maskId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[2]),
        .O(int_maskId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[3]),
        .O(int_maskId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[4]),
        .O(int_maskId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[5]),
        .O(int_maskId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[6]),
        .O(int_maskId0[6]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \int_maskId[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_bck_motion_en[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\waddr_reg_n_3_[6] ),
        .O(\int_maskId[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[7]),
        .O(int_maskId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[0] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[0]),
        .Q(maskId[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[1] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[1]),
        .Q(maskId[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[2] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[2]),
        .Q(maskId[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[3] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[3]),
        .Q(maskId[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[4] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[4]),
        .Q(maskId[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[5] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[5]),
        .Q(maskId[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[6] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[6]),
        .Q(maskId[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[7] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[7]),
        .Q(maskId[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [0]),
        .O(int_motionSpeed0[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [1]),
        .O(int_motionSpeed0[1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [2]),
        .O(int_motionSpeed0[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [3]),
        .O(int_motionSpeed0[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [4]),
        .O(int_motionSpeed0[4]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [5]),
        .O(int_motionSpeed0[5]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [6]),
        .O(int_motionSpeed0[6]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \int_motionSpeed[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_bck_motion_en[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\waddr_reg_n_3_[6] ),
        .O(\int_motionSpeed[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [7]),
        .O(int_motionSpeed0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[0] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[0]),
        .Q(\int_motionSpeed_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[1] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[1]),
        .Q(\int_motionSpeed_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[2] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[2]),
        .Q(\int_motionSpeed_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[3] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[3]),
        .Q(\int_motionSpeed_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[4] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[4]),
        .Q(\int_motionSpeed_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[5] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[5]),
        .Q(\int_motionSpeed_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[6] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[6]),
        .Q(\int_motionSpeed_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[7] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[7]),
        .Q(\int_motionSpeed_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [0]),
        .O(int_ovrlayId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [1]),
        .O(int_ovrlayId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [2]),
        .O(int_ovrlayId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [3]),
        .O(int_ovrlayId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [4]),
        .O(int_ovrlayId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [5]),
        .O(int_ovrlayId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [6]),
        .O(int_ovrlayId0[6]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \int_ovrlayId[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[7] ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\int_bck_motion_en[15]_i_3_n_3 ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_ovrlayId[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [7]),
        .O(int_ovrlayId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[0] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[0]),
        .Q(\int_ovrlayId_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[1] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[1]),
        .Q(\int_ovrlayId_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[2] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[2]),
        .Q(\int_ovrlayId_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[3] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[3]),
        .Q(\int_ovrlayId_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[4] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[4]),
        .Q(\int_ovrlayId_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[5] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[5]),
        .Q(\int_ovrlayId_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[6] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[6]),
        .Q(\int_ovrlayId_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[7] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[7]),
        .Q(\int_ovrlayId_reg[7]_0 [7]),
        .R(SS));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(ap_done),
        .I1(auto_restart_status_reg_n_3),
        .I2(p_21_in[2]),
        .I3(ap_idle),
        .I4(int_task_ap_done_i_2_n_3),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(int_task_ap_done_i_3_n_3),
        .I2(s_axi_CTRL_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata[7]_i_7_n_3 ),
        .O(int_task_ap_done_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h01)) 
    int_task_ap_done_i_3
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .O(int_task_ap_done_i_3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_3),
        .Q(int_task_ap_done),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [10]),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [11]),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [12]),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [13]),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [14]),
        .O(int_width0[14]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \int_width[15]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[7] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[3] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_width[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [15]),
        .O(int_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[0]),
        .Q(\int_width_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[10]),
        .Q(\int_width_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[11]),
        .Q(\int_width_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[12]),
        .Q(\int_width_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[13]),
        .Q(\int_width_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[14]),
        .Q(\int_width_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[15]),
        .Q(\int_width_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[1]),
        .Q(\int_width_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[2]),
        .Q(\int_width_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[3]),
        .Q(\int_width_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[4]),
        .Q(\int_width_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[5]),
        .Q(\int_width_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[6]),
        .Q(\int_width_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[7]),
        .Q(\int_width_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[8]),
        .Q(\int_width_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[9]),
        .Q(\int_width_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \not_cmp2_i321_reg_1316[0]_i_1 
       (.I0(\int_colorFormat_reg[4]_0 ),
        .O(not_cmp2_i321_fu_643_p2));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_12 
       (.I0(CO),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0));
  LUT2 #(
    .INIT(4'hB)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_14 
       (.I0(\int_bckgndId_reg[0]_0 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_2 ),
        .O(\int_bckgndId_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_4 
       (.I0(CO),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\int_bckgndId_reg[4]_0 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000600)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg),
        .I4(CO),
        .O(\int_bckgndId_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_22 
       (.I0(CO),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    \rampStart[7]_i_1 
       (.I0(\rampStart_reg[7] ),
        .I1(\rampStart_reg[7]_0 [1]),
        .O(grp_v_tpgHlsDataFlow_fu_313_ap_ready));
  LUT6 #(
    .INIT(64'hFFFFFFFF2E220000)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0]_i_2_n_3 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\rdata_reg[0]_i_3_n_3 ),
        .I4(\rdata[7]_i_7_n_3 ),
        .I5(\rdata[0]_i_4_n_3 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_10 
       (.I0(\int_crossHairX_reg[15]_0 [0]),
        .I1(\int_colorFormat_reg[7]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ier_reg_n_3_[0] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_11 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [0]),
        .I1(\int_crossHairY_reg[14]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [0]),
        .O(\rdata[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_12 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [0]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(Q[0]),
        .O(\rdata[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_13 
       (.I0(\int_boxSize_reg[15]_0 [0]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(maskId[0]),
        .O(\rdata[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h000000000000C808)) 
    \rdata[0]_i_4 
       (.I0(int_gie_reg_n_3),
        .I1(\rdata[1]_i_5_n_3 ),
        .I2(\rdata[0]_i_9_n_3 ),
        .I3(\int_isr_reg_n_3_[0] ),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[0]_i_7 
       (.I0(\int_bck_motion_en_reg[15]_0 [0]),
        .I1(field_id[0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_8 
       (.I0(dpYUVCoef[0]),
        .I1(dpDynamicRange[0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[7]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [0]),
        .O(\rdata[0]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \rdata[0]_i_9 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[0]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h00000F0FFF008F8F)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\rdata[10]_i_3_n_3 ),
        .I3(\rdata[10]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_2 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [10]),
        .I1(\int_crossHairY_reg[14]_0 [10]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [10]),
        .O(\rdata[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5555F3FF5555FFFF)) 
    \rdata[10]_i_3 
       (.I0(\rdata[10]_i_5_n_3 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_crossHairX_reg[15]_0 [10]),
        .O(\rdata[10]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[10]_i_4 
       (.I0(boxColorR[10]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(boxColorG[10]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[7]_i_2_n_3 ),
        .I5(\rdata[10]_i_6_n_3 ),
        .O(\rdata[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \rdata[10]_i_5 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [10]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxSize_reg[15]_0 [10]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[10]_i_7_n_3 ),
        .O(\rdata[10]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[10]_i_6 
       (.I0(\int_bck_motion_en_reg[15]_0 [10]),
        .I1(field_id[10]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorB[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[10]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[10]_i_7 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [10]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[10]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h00000F0FFF008F8F)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\rdata[11]_i_3_n_3 ),
        .I3(\rdata[11]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[11]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_2 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [11]),
        .I1(\int_crossHairY_reg[14]_0 [11]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [11]),
        .O(\rdata[11]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5555F3FF5555FFFF)) 
    \rdata[11]_i_3 
       (.I0(\rdata[11]_i_5_n_3 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_crossHairX_reg[15]_0 [11]),
        .O(\rdata[11]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[11]_i_4 
       (.I0(boxColorR[11]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(boxColorG[11]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[7]_i_2_n_3 ),
        .I5(\rdata[11]_i_6_n_3 ),
        .O(\rdata[11]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \rdata[11]_i_5 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [11]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxSize_reg[15]_0 [11]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[11]_i_7_n_3 ),
        .O(\rdata[11]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[11]_i_6 
       (.I0(\int_bck_motion_en_reg[15]_0 [11]),
        .I1(field_id[11]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorB[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[11]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[11]_i_7 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [11]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[11]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h05F505C5050505C5)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_3 ),
        .I1(\rdata[12]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[12]_i_4_n_3 ),
        .O(\rdata[12]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAABBAF)) 
    \rdata[12]_i_2 
       (.I0(\rdata[12]_i_5_n_3 ),
        .I1(\int_ZplateVerContStart_reg[15]_0 [12]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[12]_i_6_n_3 ),
        .O(\rdata[12]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[12]_i_3 
       (.I0(boxColorR[12]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(boxColorG[12]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[12]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[12]_i_4 
       (.I0(\int_bck_motion_en_reg[15]_0 [12]),
        .I1(field_id[12]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorB[12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[12]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h777F7777F7FF7777)) 
    \rdata[12]_i_5 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_ZplateVerContDelta_reg[15]_0 [12]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\int_boxSize_reg[15]_0 [12]),
        .O(\rdata[12]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000ACA00000A0A0)) 
    \rdata[12]_i_6 
       (.I0(\rdata[12]_i_7_n_3 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_crossHairX_reg[15]_0 [12]),
        .O(\rdata[12]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_7 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [12]),
        .I1(\int_crossHairY_reg[14]_0 [12]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [12]),
        .O(\rdata[12]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h05F505C5050505C5)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_3 ),
        .I1(\rdata[13]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[13]_i_4_n_3 ),
        .O(\rdata[13]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAABBAF)) 
    \rdata[13]_i_2 
       (.I0(\rdata[13]_i_5_n_3 ),
        .I1(\int_ZplateVerContStart_reg[15]_0 [13]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[13]_i_6_n_3 ),
        .O(\rdata[13]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[13]_i_3 
       (.I0(boxColorR[13]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(boxColorG[13]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[13]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[13]_i_4 
       (.I0(\int_bck_motion_en_reg[15]_0 [13]),
        .I1(field_id[13]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorB[13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[13]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h777F7777F7FF7777)) 
    \rdata[13]_i_5 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_ZplateVerContDelta_reg[15]_0 [13]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\int_boxSize_reg[15]_0 [13]),
        .O(\rdata[13]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000ACA00000A0A0)) 
    \rdata[13]_i_6 
       (.I0(\rdata[13]_i_7_n_3 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_crossHairX_reg[15]_0 [13]),
        .O(\rdata[13]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_7 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [13]),
        .I1(\int_crossHairY_reg[14]_0 [13]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [13]),
        .O(\rdata[13]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h05F505C5050505C5)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_3 ),
        .I1(\rdata[14]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[14]_i_4_n_3 ),
        .O(\rdata[14]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BABAAAFA)) 
    \rdata[14]_i_2 
       (.I0(\rdata[14]_i_5_n_3 ),
        .I1(\int_boxSize_reg[15]_0 [14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContDelta_reg[15]_0 [14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[14]_i_6_n_3 ),
        .O(\rdata[14]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[14]_i_3 
       (.I0(boxColorR[14]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(boxColorG[14]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[14]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[14]_i_4 
       (.I0(\int_bck_motion_en_reg[15]_0 [14]),
        .I1(field_id[14]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorB[14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[14]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h7777777F7F777F7F)) 
    \rdata[14]_i_5 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .I5(\int_ZplateVerContStart_reg[15]_0 [14]),
        .O(\rdata[14]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000ACA00000A0A0)) 
    \rdata[14]_i_6 
       (.I0(\rdata[14]_i_7_n_3 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_crossHairX_reg[15]_0 [14]),
        .O(\rdata[14]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_7 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [14]),
        .I1(\int_crossHairY_reg[14]_0 [14]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [14]),
        .O(\rdata[14]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[15]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[15]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h05F505C5050505C5)) 
    \rdata[15]_i_3 
       (.I0(\rdata[15]_i_4_n_3 ),
        .I1(\rdata[15]_i_5_n_3 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[15]_i_6_n_3 ),
        .O(\rdata[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BABAAAFA)) 
    \rdata[15]_i_4 
       (.I0(\rdata[15]_i_7_n_3 ),
        .I1(\int_boxSize_reg[15]_0 [15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContDelta_reg[15]_0 [15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[15]_i_8_n_3 ),
        .O(\rdata[15]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[15]_i_5 
       (.I0(boxColorR[15]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(boxColorG[15]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[15]_i_6 
       (.I0(\int_bck_motion_en_reg[15]_0 [15]),
        .I1(field_id[15]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorB[15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[15]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h7777777F7F777F7F)) 
    \rdata[15]_i_7 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .I5(\int_ZplateVerContStart_reg[15]_0 [15]),
        .O(\rdata[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000ACA00000A0A0)) 
    \rdata[15]_i_8 
       (.I0(\rdata[15]_i_9_n_3 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_crossHairX_reg[15]_0 [15]),
        .O(\rdata[15]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_9 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [15]),
        .I1(crossHairY),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [15]),
        .O(\rdata[15]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hF800FFFFF800F800)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1]_i_2_n_3 ),
        .I1(\rdata[7]_i_4_n_3 ),
        .I2(\rdata[1]_i_3_n_3 ),
        .I3(\rdata[7]_i_7_n_3 ),
        .I4(\rdata[1]_i_4_n_3 ),
        .I5(\rdata[1]_i_5_n_3 ),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_11 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [1]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(Q[1]),
        .O(\rdata[1]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_12 
       (.I0(\int_boxSize_reg[15]_0 [1]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(maskId[1]),
        .O(\rdata[1]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h5554550400540004)) 
    \rdata[1]_i_3 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[1]_i_8_n_3 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[1]_i_9_n_3 ),
        .I5(\rdata_reg[1]_i_10_n_3 ),
        .O(\rdata[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFF0DFFFFFFFF)) 
    \rdata[1]_i_4 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[0]),
        .I4(s_axi_CTRL_ARADDR[1]),
        .I5(\int_isr_reg_n_3_[1] ),
        .O(\rdata[1]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \rdata[1]_i_5 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[1]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[1]_i_6 
       (.I0(\int_bck_motion_en_reg[15]_0 [1]),
        .I1(field_id[1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_7 
       (.I0(dpYUVCoef[1]),
        .I1(dpDynamicRange[1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[7]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [1]),
        .O(\rdata[1]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_8 
       (.I0(\int_crossHairX_reg[15]_0 [1]),
        .I1(\int_colorFormat_reg[7]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(p_0_in),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(int_task_ap_done),
        .O(\rdata[1]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_9 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [1]),
        .I1(\int_crossHairY_reg[14]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [1]),
        .O(\rdata[1]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h0AFA0ACA0A0A0ACA)) 
    \rdata[2]_i_1 
       (.I0(\rdata_reg[2]_i_2_n_3 ),
        .I1(\rdata[2]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[2]_i_4_n_3 ),
        .O(\rdata[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_10 
       (.I0(\int_boxSize_reg[15]_0 [2]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(maskId[2]),
        .O(\rdata[2]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_3 
       (.I0(dpYUVCoef[2]),
        .I1(dpDynamicRange[2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[7]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [2]),
        .O(\rdata[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[2]_i_4 
       (.I0(\int_bck_motion_en_reg[15]_0 [2]),
        .I1(field_id[2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[2]_i_7 
       (.I0(\int_crossHairX_reg[15]_0 [2]),
        .I1(\int_colorFormat_reg[7]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(p_21_in[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[2]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_8 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [2]),
        .I1(\int_crossHairY_reg[14]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [2]),
        .O(\rdata[2]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_9 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [2]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(Q[2]),
        .O(\rdata[2]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \rdata[3]_i_1 
       (.I0(\rdata[7]_i_2_n_3 ),
        .I1(\rdata_reg[3]_i_2_n_3 ),
        .I2(\rdata[7]_i_4_n_3 ),
        .I3(\rdata[3]_i_3_n_3 ),
        .I4(\rdata[3]_i_4_n_3 ),
        .I5(\rdata[7]_i_7_n_3 ),
        .O(\rdata[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_10 
       (.I0(\int_boxSize_reg[15]_0 [3]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(maskId[3]),
        .O(\rdata[3]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[3]_i_3 
       (.I0(\int_bck_motion_en_reg[15]_0 [3]),
        .I1(field_id[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_4 
       (.I0(dpYUVCoef[3]),
        .I1(dpDynamicRange[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[7]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [3]),
        .O(\rdata[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[3]_i_7 
       (.I0(\int_crossHairX_reg[15]_0 [3]),
        .I1(\int_colorFormat_reg[7]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(int_ap_ready),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_8 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [3]),
        .I1(\int_crossHairY_reg[14]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [3]),
        .O(\rdata[3]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_9 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [3]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(Q[3]),
        .O(\rdata[3]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \rdata[4]_i_1 
       (.I0(\rdata_reg[4]_i_2_n_3 ),
        .I1(\rdata_reg[4]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\rdata[4]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[4]_i_4 
       (.I0(\rdata[4]_i_9_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_colorFormat_reg[7]_0 [4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg[15]_0 [4]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[4]_i_5 
       (.I0(\int_bck_motion_en_reg[15]_0 [4]),
        .I1(field_id[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_6 
       (.I0(dpYUVCoef[4]),
        .I1(dpDynamicRange[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[7]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [4]),
        .O(\rdata[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_7 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [4]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(Q[4]),
        .O(\rdata[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_8 
       (.I0(\int_boxSize_reg[15]_0 [4]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(maskId[4]),
        .O(\rdata[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_9 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [4]),
        .I1(\int_crossHairY_reg[14]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [4]),
        .O(\rdata[4]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \rdata[5]_i_1 
       (.I0(\rdata_reg[5]_i_2_n_3 ),
        .I1(\rdata_reg[5]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\rdata[5]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[5]_i_4 
       (.I0(\rdata[5]_i_9_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_colorFormat_reg[7]_0 [5]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg[15]_0 [5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[5]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[5]_i_5 
       (.I0(\int_bck_motion_en_reg[15]_0 [5]),
        .I1(field_id[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[5]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_6 
       (.I0(dpYUVCoef[5]),
        .I1(dpDynamicRange[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[7]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [5]),
        .O(\rdata[5]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_7 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [5]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(Q[5]),
        .O(\rdata[5]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_8 
       (.I0(\int_boxSize_reg[15]_0 [5]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(maskId[5]),
        .O(\rdata[5]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_9 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [5]),
        .I1(\int_crossHairY_reg[14]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [5]),
        .O(\rdata[5]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \rdata[6]_i_1 
       (.I0(\rdata_reg[6]_i_2_n_3 ),
        .I1(\rdata[6]_i_3_n_3 ),
        .I2(\rdata_reg[6]_i_4_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[6]_i_3 
       (.I0(\rdata[6]_i_7_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_colorFormat_reg[7]_0 [6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg[15]_0 [6]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_5 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [6]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(Q[6]),
        .O(\rdata[6]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_6 
       (.I0(\int_boxSize_reg[15]_0 [6]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(maskId[6]),
        .O(\rdata[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_7 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [6]),
        .I1(\int_crossHairY_reg[14]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [6]),
        .O(\rdata[6]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[6]_i_8 
       (.I0(\int_bck_motion_en_reg[15]_0 [6]),
        .I1(field_id[6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[6]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_9 
       (.I0(dpYUVCoef[6]),
        .I1(dpDynamicRange[6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[7]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [6]),
        .O(\rdata[6]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_3 ),
        .I1(\rdata_reg[7]_i_3_n_3 ),
        .I2(\rdata[7]_i_4_n_3 ),
        .I3(\rdata[7]_i_5_n_3 ),
        .I4(\rdata[7]_i_6_n_3 ),
        .I5(\rdata[7]_i_7_n_3 ),
        .O(\rdata[7]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[7]_i_10 
       (.I0(\int_crossHairX_reg[15]_0 [7]),
        .I1(\int_colorFormat_reg[7]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(p_21_in[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[7]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_11 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [7]),
        .I1(\int_crossHairY_reg[14]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [7]),
        .O(\rdata[7]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_12 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [7]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(Q[7]),
        .O(\rdata[7]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_13 
       (.I0(\int_boxSize_reg[15]_0 [7]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(maskId[7]),
        .O(\rdata[7]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \rdata[7]_i_2 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[7]_i_4 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[7]_i_5 
       (.I0(\int_bck_motion_en_reg[15]_0 [7]),
        .I1(field_id[7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_6 
       (.I0(dpYUVCoef[7]),
        .I1(dpDynamicRange[7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[7]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [7]),
        .O(\rdata[7]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[7]_i_7 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .O(\rdata[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h05F505C5050505C5)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_3 ),
        .I1(\rdata[8]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[8]_i_4_n_3 ),
        .O(\rdata[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BABAAAFA)) 
    \rdata[8]_i_2 
       (.I0(\rdata[8]_i_5_n_3 ),
        .I1(\int_boxSize_reg[15]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContDelta_reg[15]_0 [8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[8]_i_6_n_3 ),
        .O(\rdata[8]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[8]_i_3 
       (.I0(boxColorR[8]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(boxColorG[8]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[8]_i_4 
       (.I0(\int_bck_motion_en_reg[15]_0 [8]),
        .I1(field_id[8]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorB[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h7777777F7F777F7F)) 
    \rdata[8]_i_5 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .I5(\int_ZplateVerContStart_reg[15]_0 [8]),
        .O(\rdata[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000ACA00000A0A0)) 
    \rdata[8]_i_6 
       (.I0(\rdata[8]_i_7_n_3 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_crossHairX_reg[15]_0 [8]),
        .O(\rdata[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_7 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [8]),
        .I1(\int_crossHairY_reg[14]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [8]),
        .O(\rdata[8]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_3 ),
        .I1(\rdata[9]_i_3_n_3 ),
        .I2(\rdata[9]_i_4_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[9]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \rdata[9]_i_2 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [9]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxSize_reg[15]_0 [9]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[9]_i_5_n_3 ),
        .O(\rdata[9]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rdata[9]_i_3 
       (.I0(\rdata[9]_i_6_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_crossHairX_reg[15]_0 [9]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(interrupt),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[9]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[9]_i_4 
       (.I0(boxColorR[9]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(boxColorG[9]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[7]_i_2_n_3 ),
        .I5(\rdata[9]_i_7_n_3 ),
        .O(\rdata[9]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[9]_i_5 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [9]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[9]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_6 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [9]),
        .I1(\int_crossHairY_reg[14]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [9]),
        .O(\rdata[9]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[9]_i_7 
       (.I0(\int_bck_motion_en_reg[15]_0 [9]),
        .I1(field_id[9]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorB[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[9]_i_7_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  MUXF8 \rdata_reg[0]_i_2 
       (.I0(\rdata_reg[0]_i_5_n_3 ),
        .I1(\rdata_reg[0]_i_6_n_3 ),
        .O(\rdata_reg[0]_i_2_n_3 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[0]_i_3 
       (.I0(\rdata[0]_i_7_n_3 ),
        .I1(\rdata[0]_i_8_n_3 ),
        .O(\rdata_reg[0]_i_3_n_3 ),
        .S(\rdata[7]_i_2_n_3 ));
  MUXF7 \rdata_reg[0]_i_5 
       (.I0(\rdata[0]_i_10_n_3 ),
        .I1(\rdata[0]_i_11_n_3 ),
        .O(\rdata_reg[0]_i_5_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[0]_i_6 
       (.I0(\rdata[0]_i_12_n_3 ),
        .I1(\rdata[0]_i_13_n_3 ),
        .O(\rdata_reg[0]_i_6_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_3_n_3 ),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_10 
       (.I0(\rdata[1]_i_11_n_3 ),
        .I1(\rdata[1]_i_12_n_3 ),
        .O(\rdata_reg[1]_i_10_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[1]_i_2 
       (.I0(\rdata[1]_i_6_n_3 ),
        .I1(\rdata[1]_i_7_n_3 ),
        .O(\rdata_reg[1]_i_2_n_3 ),
        .S(\rdata[7]_i_2_n_3 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(\rdata[15]_i_1_n_3 ));
  MUXF8 \rdata_reg[2]_i_2 
       (.I0(\rdata_reg[2]_i_5_n_3 ),
        .I1(\rdata_reg[2]_i_6_n_3 ),
        .O(\rdata_reg[2]_i_2_n_3 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[2]_i_5 
       (.I0(\rdata[2]_i_7_n_3 ),
        .I1(\rdata[2]_i_8_n_3 ),
        .O(\rdata_reg[2]_i_5_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[2]_i_6 
       (.I0(\rdata[2]_i_9_n_3 ),
        .I1(\rdata[2]_i_10_n_3 ),
        .O(\rdata_reg[2]_i_6_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(1'b0));
  MUXF8 \rdata_reg[3]_i_2 
       (.I0(\rdata_reg[3]_i_5_n_3 ),
        .I1(\rdata_reg[3]_i_6_n_3 ),
        .O(\rdata_reg[3]_i_2_n_3 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[3]_i_5 
       (.I0(\rdata[3]_i_7_n_3 ),
        .I1(\rdata[3]_i_8_n_3 ),
        .O(\rdata_reg[3]_i_5_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[3]_i_6 
       (.I0(\rdata[3]_i_9_n_3 ),
        .I1(\rdata[3]_i_10_n_3 ),
        .O(\rdata_reg[3]_i_6_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(\rdata[15]_i_1_n_3 ));
  MUXF7 \rdata_reg[4]_i_2 
       (.I0(\rdata[4]_i_5_n_3 ),
        .I1(\rdata[4]_i_6_n_3 ),
        .O(\rdata_reg[4]_i_2_n_3 ),
        .S(\rdata[7]_i_2_n_3 ));
  MUXF7 \rdata_reg[4]_i_3 
       (.I0(\rdata[4]_i_7_n_3 ),
        .I1(\rdata[4]_i_8_n_3 ),
        .O(\rdata_reg[4]_i_3_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(\rdata[15]_i_1_n_3 ));
  MUXF7 \rdata_reg[5]_i_2 
       (.I0(\rdata[5]_i_5_n_3 ),
        .I1(\rdata[5]_i_6_n_3 ),
        .O(\rdata_reg[5]_i_2_n_3 ),
        .S(\rdata[7]_i_2_n_3 ));
  MUXF7 \rdata_reg[5]_i_3 
       (.I0(\rdata[5]_i_7_n_3 ),
        .I1(\rdata[5]_i_8_n_3 ),
        .O(\rdata_reg[5]_i_3_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(\rdata[15]_i_1_n_3 ));
  MUXF7 \rdata_reg[6]_i_2 
       (.I0(\rdata[6]_i_5_n_3 ),
        .I1(\rdata[6]_i_6_n_3 ),
        .O(\rdata_reg[6]_i_2_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[6]_i_4 
       (.I0(\rdata[6]_i_8_n_3 ),
        .I1(\rdata[6]_i_9_n_3 ),
        .O(\rdata_reg[6]_i_4_n_3 ),
        .S(\rdata[7]_i_2_n_3 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(1'b0));
  MUXF8 \rdata_reg[7]_i_3 
       (.I0(\rdata_reg[7]_i_8_n_3 ),
        .I1(\rdata_reg[7]_i_9_n_3 ),
        .O(\rdata_reg[7]_i_3_n_3 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[7]_i_8 
       (.I0(\rdata[7]_i_10_n_3 ),
        .I1(\rdata[7]_i_11_n_3 ),
        .O(\rdata_reg[7]_i_8_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[7]_i_9 
       (.I0(\rdata[7]_i_12_n_3 ),
        .I1(\rdata[7]_i_13_n_3 ),
        .O(\rdata_reg[7]_i_9_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(\rdata[15]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_793_p2__0_carry__3_i_1
       (.I0(\int_width_reg[15]_0 [3]),
        .O(\int_width_reg[3]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_793_p2__0_carry__3_i_2
       (.I0(\int_width_reg[15]_0 [2]),
        .O(\int_width_reg[3]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_793_p2__0_carry__3_i_3
       (.I0(\int_width_reg[15]_0 [1]),
        .O(\int_width_reg[3]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_793_p2__0_carry_i_1
       (.I0(\int_width_reg[15]_0 [2]),
        .O(\int_width_reg[2]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_793_p2__0_carry_i_2
       (.I0(\int_width_reg[15]_0 [1]),
        .O(\int_width_reg[2]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_793_p2_carry__0_i_1
       (.I0(\int_width_reg[15]_0 [8]),
        .O(\int_width_reg[8]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_793_p2_carry__0_i_2
       (.I0(\int_width_reg[15]_0 [7]),
        .O(\int_width_reg[8]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_793_p2_carry__0_i_3
       (.I0(\int_width_reg[15]_0 [6]),
        .O(\int_width_reg[8]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_793_p2_carry__0_i_4
       (.I0(\int_width_reg[15]_0 [5]),
        .O(\int_width_reg[8]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_793_p2_carry__1_i_1
       (.I0(\int_width_reg[15]_0 [12]),
        .O(\int_width_reg[12]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_793_p2_carry__1_i_2
       (.I0(\int_width_reg[15]_0 [11]),
        .O(\int_width_reg[12]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_793_p2_carry__1_i_3
       (.I0(\int_width_reg[15]_0 [10]),
        .O(\int_width_reg[12]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_793_p2_carry__1_i_4
       (.I0(\int_width_reg[15]_0 [9]),
        .O(\int_width_reg[12]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_793_p2_carry__2_i_1
       (.I0(\int_width_reg[15]_0 [15]),
        .O(\int_width_reg[15]_1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_793_p2_carry__2_i_2
       (.I0(\int_width_reg[15]_0 [14]),
        .O(\int_width_reg[15]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_793_p2_carry__2_i_3
       (.I0(\int_width_reg[15]_0 [13]),
        .O(\int_width_reg[15]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_793_p2_carry_i_1
       (.I0(\int_width_reg[15]_0 [4]),
        .O(\int_width_reg[4]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_793_p2_carry_i_2
       (.I0(\int_width_reg[15]_0 [3]),
        .O(\int_width_reg[4]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_793_p2_carry_i_3
       (.I0(\int_width_reg[15]_0 [2]),
        .O(\int_width_reg[4]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_793_p2_carry_i_4
       (.I0(\int_width_reg[15]_0 [1]),
        .O(\int_width_reg[4]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub40_i_reg_1372[0]_i_1 
       (.I0(\int_width_reg[15]_0 [0]),
        .O(\int_width_reg[10]_0 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \sub_reg_388[10]_i_1 
       (.I0(\int_width_reg[15]_0 [10]),
        .I1(\int_width_reg[15]_0 [8]),
        .I2(\int_width_reg[15]_0 [6]),
        .I3(\sub_reg_388[11]_i_2_n_3 ),
        .I4(\int_width_reg[15]_0 [7]),
        .I5(\int_width_reg[15]_0 [9]),
        .O(\int_width_reg[10]_0 [10]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sub_reg_388[11]_i_1 
       (.I0(\int_width_reg[15]_0 [10]),
        .I1(\int_width_reg[15]_0 [8]),
        .I2(\int_width_reg[15]_0 [6]),
        .I3(\sub_reg_388[11]_i_2_n_3 ),
        .I4(\int_width_reg[15]_0 [7]),
        .I5(\int_width_reg[15]_0 [9]),
        .O(\int_width_reg[10]_0 [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sub_reg_388[11]_i_2 
       (.I0(\int_width_reg[15]_0 [5]),
        .I1(\int_width_reg[15]_0 [3]),
        .I2(\int_width_reg[15]_0 [1]),
        .I3(\int_width_reg[15]_0 [0]),
        .I4(\int_width_reg[15]_0 [2]),
        .I5(\int_width_reg[15]_0 [4]),
        .O(\sub_reg_388[11]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_reg_388[1]_i_1 
       (.I0(\int_width_reg[15]_0 [1]),
        .I1(\int_width_reg[15]_0 [0]),
        .O(\int_width_reg[10]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \sub_reg_388[2]_i_1 
       (.I0(\int_width_reg[15]_0 [2]),
        .I1(\int_width_reg[15]_0 [0]),
        .I2(\int_width_reg[15]_0 [1]),
        .O(\int_width_reg[10]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \sub_reg_388[3]_i_1 
       (.I0(\int_width_reg[15]_0 [3]),
        .I1(\int_width_reg[15]_0 [1]),
        .I2(\int_width_reg[15]_0 [0]),
        .I3(\int_width_reg[15]_0 [2]),
        .O(\int_width_reg[10]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sub_reg_388[4]_i_1 
       (.I0(\int_width_reg[15]_0 [4]),
        .I1(\int_width_reg[15]_0 [2]),
        .I2(\int_width_reg[15]_0 [0]),
        .I3(\int_width_reg[15]_0 [1]),
        .I4(\int_width_reg[15]_0 [3]),
        .O(\int_width_reg[10]_0 [4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \sub_reg_388[5]_i_1 
       (.I0(\int_width_reg[15]_0 [5]),
        .I1(\int_width_reg[15]_0 [3]),
        .I2(\int_width_reg[15]_0 [1]),
        .I3(\int_width_reg[15]_0 [0]),
        .I4(\int_width_reg[15]_0 [2]),
        .I5(\int_width_reg[15]_0 [4]),
        .O(\int_width_reg[10]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_reg_388[6]_i_1 
       (.I0(\int_width_reg[15]_0 [6]),
        .I1(\sub_reg_388[11]_i_2_n_3 ),
        .O(\int_width_reg[10]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \sub_reg_388[7]_i_1 
       (.I0(\int_width_reg[15]_0 [7]),
        .I1(\sub_reg_388[11]_i_2_n_3 ),
        .I2(\int_width_reg[15]_0 [6]),
        .O(\int_width_reg[10]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \sub_reg_388[8]_i_1 
       (.I0(\int_width_reg[15]_0 [8]),
        .I1(\int_width_reg[15]_0 [6]),
        .I2(\sub_reg_388[11]_i_2_n_3 ),
        .I3(\int_width_reg[15]_0 [7]),
        .O(\int_width_reg[10]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sub_reg_388[9]_i_1 
       (.I0(\int_width_reg[15]_0 [9]),
        .I1(\int_width_reg[15]_0 [7]),
        .I2(\sub_reg_388[11]_i_2_n_3 ),
        .I3(\int_width_reg[15]_0 [6]),
        .I4(\int_width_reg[15]_0 [8]),
        .O(\int_width_reg[10]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \switch_le_reg_407[0]_i_1 
       (.I0(\switch_le_reg_407[0]_i_2_n_3 ),
        .I1(field_id[0]),
        .I2(field_id[1]),
        .O(switch_le_fu_223_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \switch_le_reg_407[0]_i_2 
       (.I0(\switch_le_reg_407[0]_i_3_n_3 ),
        .I1(field_id[15]),
        .I2(field_id[14]),
        .I3(field_id[12]),
        .I4(field_id[13]),
        .I5(\switch_le_reg_407[0]_i_4_n_3 ),
        .O(\switch_le_reg_407[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \switch_le_reg_407[0]_i_3 
       (.I0(field_id[10]),
        .I1(field_id[11]),
        .I2(field_id[9]),
        .I3(field_id[8]),
        .O(\switch_le_reg_407[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \switch_le_reg_407[0]_i_4 
       (.I0(field_id[5]),
        .I1(field_id[4]),
        .I2(field_id[7]),
        .I3(field_id[6]),
        .I4(field_id[3]),
        .I5(field_id[2]),
        .O(\switch_le_reg_407[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h444444444444444F)) 
    \tobool_reg_411[0]_i_1 
       (.I0(\tobool_reg_411_reg[0] ),
        .I1(\tobool_reg_411_reg[0]_0 ),
        .I2(\tobool_reg_411[0]_i_2_n_3 ),
        .I3(maskId[3]),
        .I4(maskId[2]),
        .I5(maskId[4]),
        .O(\ap_CS_fsm_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \tobool_reg_411[0]_i_2 
       (.I0(\tobool_reg_411_reg[0] ),
        .I1(maskId[1]),
        .I2(maskId[0]),
        .I3(maskId[5]),
        .I4(maskId[7]),
        .I5(maskId[6]),
        .O(\tobool_reg_411[0]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_246_p2_carry__0_i_1
       (.I0(\int_height_reg[15]_0 [7]),
        .I1(\int_boxSize_reg[15]_0 [7]),
        .O(\int_height_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_246_p2_carry__0_i_2
       (.I0(\int_height_reg[15]_0 [6]),
        .I1(\int_boxSize_reg[15]_0 [6]),
        .O(\int_height_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_246_p2_carry__0_i_3
       (.I0(\int_height_reg[15]_0 [5]),
        .I1(\int_boxSize_reg[15]_0 [5]),
        .O(\int_height_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_246_p2_carry__0_i_4
       (.I0(\int_height_reg[15]_0 [4]),
        .I1(\int_boxSize_reg[15]_0 [4]),
        .O(\int_height_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_246_p2_carry__1_i_1
       (.I0(\int_height_reg[15]_0 [11]),
        .I1(\int_boxSize_reg[15]_0 [11]),
        .O(\int_height_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_246_p2_carry__1_i_2
       (.I0(\int_height_reg[15]_0 [10]),
        .I1(\int_boxSize_reg[15]_0 [10]),
        .O(\int_height_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_246_p2_carry__1_i_3
       (.I0(\int_height_reg[15]_0 [9]),
        .I1(\int_boxSize_reg[15]_0 [9]),
        .O(\int_height_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_246_p2_carry__1_i_4
       (.I0(\int_height_reg[15]_0 [8]),
        .I1(\int_boxSize_reg[15]_0 [8]),
        .O(\int_height_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_246_p2_carry__2_i_1
       (.I0(\int_height_reg[15]_0 [15]),
        .I1(\int_boxSize_reg[15]_0 [15]),
        .O(\int_height_reg[15]_4 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_246_p2_carry__2_i_2
       (.I0(\int_height_reg[15]_0 [14]),
        .I1(\int_boxSize_reg[15]_0 [14]),
        .O(\int_height_reg[15]_4 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_246_p2_carry__2_i_3
       (.I0(\int_height_reg[15]_0 [13]),
        .I1(\int_boxSize_reg[15]_0 [13]),
        .O(\int_height_reg[15]_4 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_246_p2_carry__2_i_4
       (.I0(\int_height_reg[15]_0 [12]),
        .I1(\int_boxSize_reg[15]_0 [12]),
        .O(\int_height_reg[15]_4 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_246_p2_carry_i_1
       (.I0(\int_height_reg[15]_0 [3]),
        .I1(\int_boxSize_reg[15]_0 [3]),
        .O(\int_height_reg[3]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_246_p2_carry_i_2
       (.I0(\int_height_reg[15]_0 [2]),
        .I1(\int_boxSize_reg[15]_0 [2]),
        .O(\int_height_reg[3]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_246_p2_carry_i_3
       (.I0(\int_height_reg[15]_0 [1]),
        .I1(\int_boxSize_reg[15]_0 [1]),
        .O(\int_height_reg[3]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_246_p2_carry_i_4
       (.I0(\int_height_reg[15]_0 [0]),
        .I1(\int_boxSize_reg[15]_0 [0]),
        .O(\int_height_reg[3]_1 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(\waddr_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[7]),
        .Q(\waddr_reg_n_3_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \xBar_V[10]_i_1 
       (.I0(icmp_ln1027_fu_1641_p2),
        .I1(x_fu_498),
        .I2(Q[2]),
        .I3(\int_bckgndId_reg[6]_0 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \xBar_V[10]_i_4 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\int_bckgndId_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \xCount_V[9]_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\int_bckgndId_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \xCount_V_2[9]_i_5 
       (.I0(\int_bckgndId_reg[6]_0 ),
        .I1(Q[2]),
        .I2(CO),
        .I3(\add_ln1240_reg_4996_reg[10] ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\int_bckgndId_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \yCount_V_1[5]_i_6 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter21),
        .I3(bckgndYUV_full_n),
        .O(\int_bckgndId_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \yCount_V_2[9]_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(Q[2]),
        .O(\int_bckgndId_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \yCount_V_2[9]_i_6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\int_bckgndId_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \zonePlateVDelta[15]_i_3 
       (.I0(\int_bckgndId_reg[6]_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(icmp_ln1050_fu_1887_p2),
        .I5(\zonePlateVDelta_reg[0] ),
        .O(ap_condition_4634));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo
   (fid,
    Q,
    CO,
    grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER,
    grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST,
    \cmp103_reg_393_reg[0]_0 ,
    ap_rst_n_0,
    \ap_CS_fsm_reg[2]_0 ,
    ap_done_reg_reg_0,
    \ap_CS_fsm_reg[1]_0 ,
    full_n17_out,
    \ap_CS_fsm_reg[1]_1 ,
    empty_n_reg,
    ap_rst_n_1,
    E,
    B_V_data_1_sel_wr_reg,
    \icmp_ln975_reg_422_reg[0]_0 ,
    SS,
    ap_clk,
    switch_le_fu_223_p2,
    icmp_ln993_fu_229_p2,
    icmp_ln993_1_fu_235_p2,
    \cmp103_reg_393_reg[0]_1 ,
    ap_rst_n,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_done,
    ap_done_reg_reg_1,
    ap_done_reg_reg_2,
    grp_v_tpgHlsDataFlow_fu_313_ap_ready,
    \icmp_ln975_reg_422_reg[0]_1 ,
    push,
    \tmp_user_V_reg_178_reg[0] ,
    ovrlayYUV_empty_n,
    m_axis_video_TREADY_int_regslice,
    MultiPixStream2AXIvideo_U0_ap_start,
    \sub_reg_388_reg[11]_0 ,
    fid_in,
    B_V_data_1_sel_wr,
    \empty_133_reg_383_reg[10]_0 ,
    out,
    \trunc_ln882_reg_378_reg[10]_0 );
  output fid;
  output [2:0]Q;
  output [0:0]CO;
  output grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER;
  output grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST;
  output \cmp103_reg_393_reg[0]_0 ;
  output ap_rst_n_0;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output ap_done_reg_reg_0;
  output \ap_CS_fsm_reg[1]_0 ;
  output full_n17_out;
  output \ap_CS_fsm_reg[1]_1 ;
  output empty_n_reg;
  output ap_rst_n_1;
  output [0:0]E;
  output B_V_data_1_sel_wr_reg;
  output [23:0]\icmp_ln975_reg_422_reg[0]_0 ;
  input [0:0]SS;
  input ap_clk;
  input switch_le_fu_223_p2;
  input icmp_ln993_fu_229_p2;
  input icmp_ln993_1_fu_235_p2;
  input \cmp103_reg_393_reg[0]_1 ;
  input ap_rst_n;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_done;
  input [1:0]ap_done_reg_reg_1;
  input ap_done_reg_reg_2;
  input grp_v_tpgHlsDataFlow_fu_313_ap_ready;
  input \icmp_ln975_reg_422_reg[0]_1 ;
  input push;
  input \tmp_user_V_reg_178_reg[0] ;
  input ovrlayYUV_empty_n;
  input m_axis_video_TREADY_int_regslice;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input [11:0]\sub_reg_388_reg[11]_0 ;
  input fid_in;
  input B_V_data_1_sel_wr;
  input [10:0]\empty_133_reg_383_reg[10]_0 ;
  input [23:0]out;
  input [10:0]\trunc_ln882_reg_378_reg[10]_0 ;

  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg;
  wire [0:0]CO;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [2:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_3;
  wire ap_done_reg_reg_0;
  wire [1:0]ap_done_reg_reg_1;
  wire ap_done_reg_reg_2;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_done;
  wire \cmp103_reg_393_reg[0]_0 ;
  wire \cmp103_reg_393_reg[0]_1 ;
  wire \cmp19230_reg_403[0]_i_1_n_3 ;
  wire \cmp19230_reg_403_reg_n_3_[0] ;
  wire [0:0]counter;
  wire [0:0]counter_loc_0_fu_110_reg;
  wire [10:0]empty_133_reg_383;
  wire [10:0]\empty_133_reg_383_reg[10]_0 ;
  wire empty_fu_102;
  wire \empty_fu_102[0]_i_1_n_3 ;
  wire \empty_fu_102[0]_i_2_n_3 ;
  wire empty_n_reg;
  wire fid;
  wire fidStored;
  wire \fidStored[0]_i_1_n_3 ;
  wire fid_in;
  wire fid_preg;
  wire full_n17_out;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_10;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_11;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_14;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_9;
  wire grp_v_tpgHlsDataFlow_fu_313_ap_done;
  wire grp_v_tpgHlsDataFlow_fu_313_ap_ready;
  wire grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER;
  wire [10:0]i_2_fu_279_p2;
  wire [10:0]i_2_reg_430;
  wire \i_2_reg_430[10]_i_2_n_3 ;
  wire \i_2_reg_430[2]_i_1_n_3 ;
  wire \i_2_reg_430[5]_i_1_n_3 ;
  wire \i_2_reg_430[8]_i_1_n_3 ;
  wire \i_2_reg_430[9]_i_2_n_3 ;
  wire [10:0]i_fu_98;
  wire icmp_ln934_fu_274_p2_carry_i_1_n_3;
  wire icmp_ln934_fu_274_p2_carry_i_2_n_3;
  wire icmp_ln934_fu_274_p2_carry_i_3_n_3;
  wire icmp_ln934_fu_274_p2_carry_i_4_n_3;
  wire icmp_ln934_fu_274_p2_carry_n_4;
  wire icmp_ln934_fu_274_p2_carry_n_5;
  wire icmp_ln934_fu_274_p2_carry_n_6;
  wire \icmp_ln975_reg_422[0]_i_1_n_3 ;
  wire [23:0]\icmp_ln975_reg_422_reg[0]_0 ;
  wire \icmp_ln975_reg_422_reg[0]_1 ;
  wire \icmp_ln975_reg_422_reg_n_3_[0] ;
  wire icmp_ln993_1_fu_235_p2;
  wire icmp_ln993_1_reg_417;
  wire icmp_ln993_fu_229_p2;
  wire icmp_ln993_reg_412;
  wire m_axis_video_TREADY_int_regslice;
  wire [23:0]out;
  wire ovrlayYUV_empty_n;
  wire phi_ln991_loc_fu_114;
  wire push;
  wire sof_fu_106;
  wire \sof_fu_106[0]_i_1_n_3 ;
  wire [11:0]sub_reg_388;
  wire [11:0]\sub_reg_388_reg[11]_0 ;
  wire switch_le_fu_223_p2;
  wire switch_le_reg_407;
  wire \tmp_user_V_reg_178_reg[0] ;
  wire [10:0]trunc_ln882_reg_378;
  wire [10:0]\trunc_ln882_reg_378_reg[10]_0 ;
  wire [3:0]NLW_icmp_ln934_fu_274_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hF888F8F8)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q[1]),
        .I1(CO),
        .I2(Q[0]),
        .I3(ap_done_reg),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_done_reg),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(Q[0]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hABAAABAAABAAFFAA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_done_reg_reg_1[0]),
        .I1(grp_v_tpgHlsDataFlow_fu_313_ap_done),
        .I2(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_done),
        .I3(ap_done_reg_reg_1[1]),
        .I4(ap_done_reg_reg_2),
        .I5(grp_v_tpgHlsDataFlow_fu_313_ap_ready),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFE00FE00FE000000)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_done_reg),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_done),
        .I3(ap_done_reg_reg_1[1]),
        .I4(ap_done_reg_reg_2),
        .I5(grp_v_tpgHlsDataFlow_fu_313_ap_ready),
        .O(ap_done_reg_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[2]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  LUT5 #(
    .INIT(32'h08080888)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(grp_v_tpgHlsDataFlow_fu_313_ap_done),
        .I2(ap_done_reg_reg_1[1]),
        .I3(ap_done_reg_reg_2),
        .I4(grp_v_tpgHlsDataFlow_fu_313_ap_ready),
        .O(ap_done_reg_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_3),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A800A800A8A8A8)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_done_i_1
       (.I0(ap_rst_n),
        .I1(grp_v_tpgHlsDataFlow_fu_313_ap_done),
        .I2(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_done),
        .I3(ap_done_reg_reg_1[1]),
        .I4(ap_done_reg_reg_2),
        .I5(grp_v_tpgHlsDataFlow_fu_313_ap_ready),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_done_i_2
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .I2(CO),
        .O(grp_v_tpgHlsDataFlow_fu_313_ap_done));
  LUT6 #(
    .INIT(64'h02AA02AA02AA0000)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(grp_v_tpgHlsDataFlow_fu_313_ap_done),
        .I2(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_done),
        .I3(ap_done_reg_reg_1[1]),
        .I4(ap_done_reg_reg_2),
        .I5(grp_v_tpgHlsDataFlow_fu_313_ap_ready),
        .O(ap_rst_n_1));
  FDRE \cmp103_reg_393_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp103_reg_393_reg[0]_1 ),
        .Q(\cmp103_reg_393_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \cmp19230_reg_403[0]_i_1 
       (.I0(\cmp19230_reg_403_reg_n_3_[0] ),
        .I1(Q[0]),
        .I2(\sub_reg_388_reg[11]_0 [11]),
        .O(\cmp19230_reg_403[0]_i_1_n_3 ));
  FDRE \cmp19230_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp19230_reg_403[0]_i_1_n_3 ),
        .Q(\cmp19230_reg_403_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \counter_loc_0_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_9),
        .Q(counter_loc_0_fu_110_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_14),
        .Q(counter),
        .R(1'b0));
  FDRE \empty_133_reg_383_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_133_reg_383_reg[10]_0 [0]),
        .Q(empty_133_reg_383[0]),
        .R(1'b0));
  FDRE \empty_133_reg_383_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_133_reg_383_reg[10]_0 [10]),
        .Q(empty_133_reg_383[10]),
        .R(1'b0));
  FDRE \empty_133_reg_383_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_133_reg_383_reg[10]_0 [1]),
        .Q(empty_133_reg_383[1]),
        .R(1'b0));
  FDRE \empty_133_reg_383_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_133_reg_383_reg[10]_0 [2]),
        .Q(empty_133_reg_383[2]),
        .R(1'b0));
  FDRE \empty_133_reg_383_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_133_reg_383_reg[10]_0 [3]),
        .Q(empty_133_reg_383[3]),
        .R(1'b0));
  FDRE \empty_133_reg_383_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_133_reg_383_reg[10]_0 [4]),
        .Q(empty_133_reg_383[4]),
        .R(1'b0));
  FDRE \empty_133_reg_383_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_133_reg_383_reg[10]_0 [5]),
        .Q(empty_133_reg_383[5]),
        .R(1'b0));
  FDRE \empty_133_reg_383_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_133_reg_383_reg[10]_0 [6]),
        .Q(empty_133_reg_383[6]),
        .R(1'b0));
  FDRE \empty_133_reg_383_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_133_reg_383_reg[10]_0 [7]),
        .Q(empty_133_reg_383[7]),
        .R(1'b0));
  FDRE \empty_133_reg_383_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_133_reg_383_reg[10]_0 [8]),
        .Q(empty_133_reg_383[8]),
        .R(1'b0));
  FDRE \empty_133_reg_383_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_133_reg_383_reg[10]_0 [9]),
        .Q(empty_133_reg_383[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFACAFAFA0ACA0A0)) 
    \empty_fu_102[0]_i_1 
       (.I0(fidStored),
        .I1(\empty_fu_102[0]_i_2_n_3 ),
        .I2(ap_NS_fsm13_out),
        .I3(\cmp19230_reg_403_reg_n_3_[0] ),
        .I4(ap_CS_fsm_state4),
        .I5(empty_fu_102),
        .O(\empty_fu_102[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hE0E0AFAFEFE0AFA0)) 
    \empty_fu_102[0]_i_2 
       (.I0(icmp_ln993_1_reg_417),
        .I1(icmp_ln993_reg_412),
        .I2(switch_le_reg_407),
        .I3(fid_in),
        .I4(phi_ln991_loc_fu_114),
        .I5(\cmp103_reg_393_reg[0]_0 ),
        .O(\empty_fu_102[0]_i_2_n_3 ));
  FDRE \empty_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_fu_102[0]_i_1_n_3 ),
        .Q(empty_fu_102),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \fidStored[0]_i_1 
       (.I0(empty_fu_102),
        .I1(CO),
        .I2(Q[1]),
        .I3(fidStored),
        .O(\fidStored[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \fidStored_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fidStored[0]_i_1_n_3 ),
        .Q(fidStored),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    fid_INST_0
       (.I0(empty_fu_102),
        .I1(CO),
        .I2(Q[1]),
        .I3(fid_preg),
        .O(fid));
  FDRE #(
    .INIT(1'b0)) 
    \fid_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fid),
        .Q(fid_preg),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h80)) 
    full_n_i_2__0
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(Q[1]),
        .I2(CO),
        .O(empty_n_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155
       (.\B_V_data_1_payload_A_reg[0] (\icmp_ln975_reg_422_reg_n_3_[0] ),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg(B_V_data_1_sel_wr_reg),
        .CO(CO),
        .D(ap_NS_fsm[3:2]),
        .E(E),
        .Q(Q[2:1]),
        .SR(ap_NS_fsm13_out),
        .SS(SS),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[3]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_11),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .counter(counter),
        .counter_loc_0_fu_110_reg(counter_loc_0_fu_110_reg),
        .counter_loc_0_fu_110_reg_0_sp_1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_14),
        .\counter_reg[0] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_9),
        .full_n17_out(full_n17_out),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg_reg(\cmp19230_reg_403_reg_n_3_[0] ),
        .grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER),
        .\icmp_ln936_fu_215_p2_inferred__0/i__carry_0 (empty_133_reg_383),
        .\icmp_ln975_reg_422_reg[0] (\icmp_ln975_reg_422_reg[0]_0 ),
        .\j_fu_108_reg[0]_0 (ap_done_reg_reg_1[1]),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out(out),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .phi_ln991_loc_fu_114(phi_ln991_loc_fu_114),
        .\phi_ln991_reg_190_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_10),
        .push(push),
        .sof_fu_106(sof_fu_106),
        .tmp_last_V_fu_226_p2_carry_0(sub_reg_388),
        .\tmp_user_V_reg_178_reg[0]_0 (\tmp_user_V_reg_178_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_11),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_430[0]_i_1 
       (.I0(i_fu_98[0]),
        .O(i_2_fu_279_p2[0]));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \i_2_reg_430[10]_i_1 
       (.I0(i_fu_98[10]),
        .I1(\i_2_reg_430[10]_i_2_n_3 ),
        .I2(i_fu_98[8]),
        .I3(i_fu_98[9]),
        .O(i_2_fu_279_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \i_2_reg_430[10]_i_2 
       (.I0(i_fu_98[6]),
        .I1(\i_2_reg_430[9]_i_2_n_3 ),
        .I2(i_fu_98[5]),
        .I3(i_fu_98[7]),
        .O(\i_2_reg_430[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_430[1]_i_1 
       (.I0(i_fu_98[0]),
        .I1(i_fu_98[1]),
        .O(i_2_fu_279_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_reg_430[2]_i_1 
       (.I0(i_fu_98[2]),
        .I1(i_fu_98[1]),
        .I2(i_fu_98[0]),
        .O(\i_2_reg_430[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_reg_430[3]_i_1 
       (.I0(i_fu_98[3]),
        .I1(i_fu_98[1]),
        .I2(i_fu_98[0]),
        .I3(i_fu_98[2]),
        .O(i_2_fu_279_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_2_reg_430[4]_i_1 
       (.I0(i_fu_98[4]),
        .I1(i_fu_98[2]),
        .I2(i_fu_98[0]),
        .I3(i_fu_98[1]),
        .I4(i_fu_98[3]),
        .O(i_2_fu_279_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_2_reg_430[5]_i_1 
       (.I0(i_fu_98[5]),
        .I1(i_fu_98[4]),
        .I2(i_fu_98[2]),
        .I3(i_fu_98[0]),
        .I4(i_fu_98[1]),
        .I5(i_fu_98[3]),
        .O(\i_2_reg_430[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \i_2_reg_430[6]_i_1 
       (.I0(i_fu_98[6]),
        .I1(\i_2_reg_430[9]_i_2_n_3 ),
        .I2(i_fu_98[5]),
        .O(i_2_fu_279_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_2_reg_430[7]_i_1 
       (.I0(i_fu_98[7]),
        .I1(i_fu_98[5]),
        .I2(\i_2_reg_430[9]_i_2_n_3 ),
        .I3(i_fu_98[6]),
        .O(i_2_fu_279_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \i_2_reg_430[8]_i_1 
       (.I0(i_fu_98[8]),
        .I1(i_fu_98[7]),
        .I2(i_fu_98[5]),
        .I3(\i_2_reg_430[9]_i_2_n_3 ),
        .I4(i_fu_98[6]),
        .O(\i_2_reg_430[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \i_2_reg_430[9]_i_1 
       (.I0(i_fu_98[7]),
        .I1(i_fu_98[5]),
        .I2(\i_2_reg_430[9]_i_2_n_3 ),
        .I3(i_fu_98[6]),
        .I4(i_fu_98[8]),
        .I5(i_fu_98[9]),
        .O(i_2_fu_279_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_2_reg_430[9]_i_2 
       (.I0(i_fu_98[3]),
        .I1(i_fu_98[1]),
        .I2(i_fu_98[0]),
        .I3(i_fu_98[2]),
        .I4(i_fu_98[4]),
        .O(\i_2_reg_430[9]_i_2_n_3 ));
  FDRE \i_2_reg_430_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_279_p2[0]),
        .Q(i_2_reg_430[0]),
        .R(1'b0));
  FDRE \i_2_reg_430_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_279_p2[10]),
        .Q(i_2_reg_430[10]),
        .R(1'b0));
  FDRE \i_2_reg_430_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_279_p2[1]),
        .Q(i_2_reg_430[1]),
        .R(1'b0));
  FDRE \i_2_reg_430_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_2_reg_430[2]_i_1_n_3 ),
        .Q(i_2_reg_430[2]),
        .R(1'b0));
  FDRE \i_2_reg_430_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_279_p2[3]),
        .Q(i_2_reg_430[3]),
        .R(1'b0));
  FDRE \i_2_reg_430_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_279_p2[4]),
        .Q(i_2_reg_430[4]),
        .R(1'b0));
  FDRE \i_2_reg_430_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_2_reg_430[5]_i_1_n_3 ),
        .Q(i_2_reg_430[5]),
        .R(1'b0));
  FDRE \i_2_reg_430_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_279_p2[6]),
        .Q(i_2_reg_430[6]),
        .R(1'b0));
  FDRE \i_2_reg_430_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_279_p2[7]),
        .Q(i_2_reg_430[7]),
        .R(1'b0));
  FDRE \i_2_reg_430_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_2_reg_430[8]_i_1_n_3 ),
        .Q(i_2_reg_430[8]),
        .R(1'b0));
  FDRE \i_2_reg_430_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_279_p2[9]),
        .Q(i_2_reg_430[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \i_fu_98[10]_i_1 
       (.I0(Q[0]),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(ap_done_reg),
        .O(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[0]),
        .Q(i_fu_98[0]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[10]),
        .Q(i_fu_98[10]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[1]),
        .Q(i_fu_98[1]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[2]),
        .Q(i_fu_98[2]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[3]),
        .Q(i_fu_98[3]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[4]),
        .Q(i_fu_98[4]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[5]),
        .Q(i_fu_98[5]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[6]),
        .Q(i_fu_98[6]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[7]),
        .Q(i_fu_98[7]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[8]),
        .Q(i_fu_98[8]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[9]),
        .Q(i_fu_98[9]),
        .R(ap_NS_fsm13_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln934_fu_274_p2_carry
       (.CI(1'b0),
        .CO({CO,icmp_ln934_fu_274_p2_carry_n_4,icmp_ln934_fu_274_p2_carry_n_5,icmp_ln934_fu_274_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln934_fu_274_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln934_fu_274_p2_carry_i_1_n_3,icmp_ln934_fu_274_p2_carry_i_2_n_3,icmp_ln934_fu_274_p2_carry_i_3_n_3,icmp_ln934_fu_274_p2_carry_i_4_n_3}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln934_fu_274_p2_carry_i_1
       (.I0(trunc_ln882_reg_378[10]),
        .I1(i_fu_98[10]),
        .I2(trunc_ln882_reg_378[9]),
        .I3(i_fu_98[9]),
        .O(icmp_ln934_fu_274_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln934_fu_274_p2_carry_i_2
       (.I0(trunc_ln882_reg_378[8]),
        .I1(i_fu_98[8]),
        .I2(i_fu_98[7]),
        .I3(trunc_ln882_reg_378[7]),
        .I4(i_fu_98[6]),
        .I5(trunc_ln882_reg_378[6]),
        .O(icmp_ln934_fu_274_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln934_fu_274_p2_carry_i_3
       (.I0(trunc_ln882_reg_378[5]),
        .I1(i_fu_98[5]),
        .I2(i_fu_98[3]),
        .I3(trunc_ln882_reg_378[3]),
        .I4(i_fu_98[4]),
        .I5(trunc_ln882_reg_378[4]),
        .O(icmp_ln934_fu_274_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln934_fu_274_p2_carry_i_4
       (.I0(trunc_ln882_reg_378[2]),
        .I1(i_fu_98[2]),
        .I2(i_fu_98[0]),
        .I3(trunc_ln882_reg_378[0]),
        .I4(i_fu_98[1]),
        .I5(trunc_ln882_reg_378[1]),
        .O(icmp_ln934_fu_274_p2_carry_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln975_reg_422[0]_i_1 
       (.I0(\icmp_ln975_reg_422_reg_n_3_[0] ),
        .I1(Q[0]),
        .I2(\icmp_ln975_reg_422_reg[0]_1 ),
        .O(\icmp_ln975_reg_422[0]_i_1_n_3 ));
  FDRE \icmp_ln975_reg_422_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln975_reg_422[0]_i_1_n_3 ),
        .Q(\icmp_ln975_reg_422_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln993_1_reg_417_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(icmp_ln993_1_fu_235_p2),
        .Q(icmp_ln993_1_reg_417),
        .R(1'b0));
  FDRE \icmp_ln993_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(icmp_ln993_fu_229_p2),
        .Q(icmp_ln993_reg_412),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[0]_i_2__0 
       (.I0(CO),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[1]_0 ));
  FDRE \phi_ln991_loc_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_10),
        .Q(phi_ln991_loc_fu_114),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0FFD0D0D0D0D0D0)) 
    \sof_fu_106[0]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(\cmp19230_reg_403_reg_n_3_[0] ),
        .I2(sof_fu_106),
        .I3(ap_done_reg),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(Q[0]),
        .O(\sof_fu_106[0]_i_1_n_3 ));
  FDRE \sof_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_fu_106[0]_i_1_n_3 ),
        .Q(sof_fu_106),
        .R(1'b0));
  FDRE \sub_reg_388_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_388_reg[11]_0 [0]),
        .Q(sub_reg_388[0]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_388_reg[11]_0 [10]),
        .Q(sub_reg_388[10]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_388_reg[11]_0 [11]),
        .Q(sub_reg_388[11]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_388_reg[11]_0 [1]),
        .Q(sub_reg_388[1]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_388_reg[11]_0 [2]),
        .Q(sub_reg_388[2]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_388_reg[11]_0 [3]),
        .Q(sub_reg_388[3]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_388_reg[11]_0 [4]),
        .Q(sub_reg_388[4]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_388_reg[11]_0 [5]),
        .Q(sub_reg_388[5]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_388_reg[11]_0 [6]),
        .Q(sub_reg_388[6]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_388_reg[11]_0 [7]),
        .Q(sub_reg_388[7]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_388_reg[11]_0 [8]),
        .Q(sub_reg_388[8]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_388_reg[11]_0 [9]),
        .Q(sub_reg_388[9]),
        .R(1'b0));
  FDRE \switch_le_reg_407_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(switch_le_fu_223_p2),
        .Q(switch_le_reg_407),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [0]),
        .Q(trunc_ln882_reg_378[0]),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [10]),
        .Q(trunc_ln882_reg_378[10]),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [1]),
        .Q(trunc_ln882_reg_378[1]),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [2]),
        .Q(trunc_ln882_reg_378[2]),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [3]),
        .Q(trunc_ln882_reg_378[3]),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [4]),
        .Q(trunc_ln882_reg_378[4]),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [5]),
        .Q(trunc_ln882_reg_378[5]),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [6]),
        .Q(trunc_ln882_reg_378[6]),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [7]),
        .Q(trunc_ln882_reg_378[7]),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [8]),
        .Q(trunc_ln882_reg_378[8]),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [9]),
        .Q(trunc_ln882_reg_378[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2
   (grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER,
    grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST,
    full_n17_out,
    \ap_CS_fsm_reg[1]_0 ,
    D,
    \counter_reg[0] ,
    \phi_ln991_reg_190_reg[0]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    E,
    B_V_data_1_sel_wr_reg,
    counter_loc_0_fu_110_reg_0_sp_1,
    \icmp_ln975_reg_422_reg[0] ,
    ap_clk,
    ap_rst_n,
    push,
    \tmp_user_V_reg_178_reg[0]_0 ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg,
    Q,
    ovrlayYUV_empty_n,
    m_axis_video_TREADY_int_regslice,
    \j_fu_108_reg[0]_0 ,
    CO,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg_reg,
    \icmp_ln936_fu_215_p2_inferred__0/i__carry_0 ,
    tmp_last_V_fu_226_p2_carry_0,
    counter,
    SR,
    counter_loc_0_fu_110_reg,
    sof_fu_106,
    phi_ln991_loc_fu_114,
    B_V_data_1_sel_wr,
    SS,
    out,
    \B_V_data_1_payload_A_reg[0] );
  output grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER;
  output grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST;
  output full_n17_out;
  output \ap_CS_fsm_reg[1]_0 ;
  output [1:0]D;
  output \counter_reg[0] ;
  output \phi_ln991_reg_190_reg[0]_0 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output [0:0]E;
  output B_V_data_1_sel_wr_reg;
  output counter_loc_0_fu_110_reg_0_sp_1;
  output [23:0]\icmp_ln975_reg_422_reg[0] ;
  input ap_clk;
  input ap_rst_n;
  input push;
  input \tmp_user_V_reg_178_reg[0]_0 ;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg;
  input [1:0]Q;
  input ovrlayYUV_empty_n;
  input m_axis_video_TREADY_int_regslice;
  input [0:0]\j_fu_108_reg[0]_0 ;
  input [0:0]CO;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg_reg;
  input [10:0]\icmp_ln936_fu_215_p2_inferred__0/i__carry_0 ;
  input [11:0]tmp_last_V_fu_226_p2_carry_0;
  input [0:0]counter;
  input [0:0]SR;
  input [0:0]counter_loc_0_fu_110_reg;
  input sof_fu_106;
  input phi_ln991_loc_fu_114;
  input B_V_data_1_sel_wr;
  input [0:0]SS;
  input [23:0]out;
  input \B_V_data_1_payload_A_reg[0] ;

  wire \B_V_data_1_payload_A_reg[0] ;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[1]_i_2_n_3 ;
  wire \ap_CS_fsm[2]_i_2_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm19_out;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_rst_n;
  wire [0:0]counter;
  wire \counter[0]_i_2_n_3 ;
  wire [0:0]counter_loc_0_fu_110_reg;
  wire counter_loc_0_fu_110_reg_0_sn_1;
  wire \counter_reg[0] ;
  wire full_n17_out;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_ready;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_phi_ln991_out_ap_vld;
  wire grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER;
  wire i__carry_i_1__0_n_3;
  wire i__carry_i_2__0_n_3;
  wire i__carry_i_3__0_n_3;
  wire i__carry_i_4__0_n_3;
  wire [10:0]\icmp_ln936_fu_215_p2_inferred__0/i__carry_0 ;
  wire \icmp_ln936_fu_215_p2_inferred__0/i__carry_n_4 ;
  wire \icmp_ln936_fu_215_p2_inferred__0/i__carry_n_5 ;
  wire \icmp_ln936_fu_215_p2_inferred__0/i__carry_n_6 ;
  wire \icmp_ln936_reg_381[0]_i_1_n_3 ;
  wire \icmp_ln936_reg_381_reg_n_3_[0] ;
  wire [23:0]\icmp_ln975_reg_422_reg[0] ;
  wire [10:0]j_2_fu_220_p2;
  wire j_fu_1080;
  wire \j_fu_108[10]_i_4_n_3 ;
  wire \j_fu_108[2]_i_1_n_3 ;
  wire \j_fu_108[5]_i_1_n_3 ;
  wire \j_fu_108[7]_i_1_n_3 ;
  wire \j_fu_108[8]_i_1_n_3 ;
  wire \j_fu_108[9]_i_1_n_3 ;
  wire \j_fu_108[9]_i_2_n_3 ;
  wire [10:0]j_fu_108_reg;
  wire [0:0]\j_fu_108_reg[0]_0 ;
  wire m_axis_video_TREADY_int_regslice;
  wire [23:0]out;
  wire ovrlayYUV_empty_n;
  wire phi_ln991_loc_fu_114;
  wire phi_ln991_reg_190;
  wire \phi_ln991_reg_190[0]_i_1_n_3 ;
  wire \phi_ln991_reg_190_reg[0]_0 ;
  wire push;
  wire sof_fu_106;
  wire tmp_last_V_fu_226_p2;
  wire [11:0]tmp_last_V_fu_226_p2_carry_0;
  wire tmp_last_V_fu_226_p2_carry_i_1_n_3;
  wire tmp_last_V_fu_226_p2_carry_i_2_n_3;
  wire tmp_last_V_fu_226_p2_carry_i_3_n_3;
  wire tmp_last_V_fu_226_p2_carry_i_4_n_3;
  wire tmp_last_V_fu_226_p2_carry_n_4;
  wire tmp_last_V_fu_226_p2_carry_n_5;
  wire tmp_last_V_fu_226_p2_carry_n_6;
  wire \tmp_last_V_reg_385[0]_i_1_n_3 ;
  wire \tmp_user_V_reg_178[0]_i_1_n_3 ;
  wire \tmp_user_V_reg_178_reg[0]_0 ;
  wire [3:0]\NLW_icmp_ln936_fu_215_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]NLW_tmp_last_V_fu_226_p2_carry_O_UNCONNECTED;

  assign counter_loc_0_fu_110_reg_0_sp_1 = counter_loc_0_fu_110_reg_0_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(out[8]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[0]),
        .O(\icmp_ln975_reg_422_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(out[18]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[10]),
        .O(\icmp_ln975_reg_422_reg[0] [10]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(out[19]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[11]),
        .O(\icmp_ln975_reg_422_reg[0] [11]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(out[20]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[12]),
        .O(\icmp_ln975_reg_422_reg[0] [12]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(out[21]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[13]),
        .O(\icmp_ln975_reg_422_reg[0] [13]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(out[22]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[14]),
        .O(\icmp_ln975_reg_422_reg[0] [14]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(out[23]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[15]),
        .O(\icmp_ln975_reg_422_reg[0] [15]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(out[0]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[16]),
        .O(\icmp_ln975_reg_422_reg[0] [16]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(out[1]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[17]),
        .O(\icmp_ln975_reg_422_reg[0] [17]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(out[2]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[18]),
        .O(\icmp_ln975_reg_422_reg[0] [18]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(out[3]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[19]),
        .O(\icmp_ln975_reg_422_reg[0] [19]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(out[9]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[1]),
        .O(\icmp_ln975_reg_422_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(out[4]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[20]),
        .O(\icmp_ln975_reg_422_reg[0] [20]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(out[5]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[21]),
        .O(\icmp_ln975_reg_422_reg[0] [21]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(out[6]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[22]),
        .O(\icmp_ln975_reg_422_reg[0] [22]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(out[7]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[23]),
        .O(\icmp_ln975_reg_422_reg[0] [23]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(out[10]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[2]),
        .O(\icmp_ln975_reg_422_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(out[11]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[3]),
        .O(\icmp_ln975_reg_422_reg[0] [3]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(out[12]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[4]),
        .O(\icmp_ln975_reg_422_reg[0] [4]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(out[13]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[5]),
        .O(\icmp_ln975_reg_422_reg[0] [5]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(out[14]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[6]),
        .O(\icmp_ln975_reg_422_reg[0] [6]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(out[15]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[7]),
        .O(\icmp_ln975_reg_422_reg[0] [7]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(out[16]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[8]),
        .O(\icmp_ln975_reg_422_reg[0] [8]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(out[17]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[9]),
        .O(\icmp_ln975_reg_422_reg[0] [9]));
  LUT2 #(
    .INIT(4'h9)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_reg));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(\tmp_user_V_reg_178_reg[0]_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln936_reg_381_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_ready),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAA00AA03AA03AA03)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_phi_ln991_out_ap_vld),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_ready),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm[1]_i_2_n_3 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(\ap_CS_fsm[2]_i_2_n_3 ),
        .O(\ap_CS_fsm[1]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state2),
        .I2(\ap_CS_fsm[2]_i_2_n_3 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h04FF0404)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(CO),
        .I1(Q[0]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg_reg),
        .I3(ap_NS_fsm[0]),
        .I4(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h000000007FFF0000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(Q[1]),
        .I1(ovrlayYUV_empty_n),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(\j_fu_108_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(\icmp_ln936_reg_381_reg_n_3_[0] ),
        .O(\ap_CS_fsm[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hFF404040)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(CO),
        .I1(Q[0]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg_reg),
        .I3(ap_NS_fsm[0]),
        .I4(Q[1]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_phi_ln991_out_ap_vld),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_phi_ln991_out_ap_vld),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_ready),
        .R(SS));
  LUT6 #(
    .INIT(64'hDF00DF00DF000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(\ap_CS_fsm[2]_i_2_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_rst_n),
        .I4(ap_NS_fsm19_out),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4000400040CC4000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_NS_fsm19_out),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\ap_CS_fsm[2]_i_2_n_3 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_condition_pp0_exit_iter0_state2),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hF704)) 
    \counter[0]_i_1 
       (.I0(counter_loc_0_fu_110_reg),
        .I1(Q[1]),
        .I2(\counter[0]_i_2_n_3 ),
        .I3(counter),
        .O(counter_loc_0_fu_110_reg_0_sn_1));
  LUT6 #(
    .INIT(64'hBFBFFFBFFFFFFFFF)) 
    \counter[0]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(\icmp_ln936_reg_381_reg_n_3_[0] ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\counter[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hB8BB8B88)) 
    \counter_loc_0_fu_110[0]_i_1 
       (.I0(counter),
        .I1(SR),
        .I2(\counter[0]_i_2_n_3 ),
        .I3(Q[1]),
        .I4(counter_loc_0_fu_110_reg),
        .O(\counter_reg[0] ));
  LUT5 #(
    .INIT(32'h55750030)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg_i_1
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_ready),
        .I1(CO),
        .I2(Q[0]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg_reg),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_1__0
       (.I0(\icmp_ln936_fu_215_p2_inferred__0/i__carry_0 [10]),
        .I1(j_fu_108_reg[10]),
        .I2(\icmp_ln936_fu_215_p2_inferred__0/i__carry_0 [9]),
        .I3(j_fu_108_reg[9]),
        .O(i__carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(\icmp_ln936_fu_215_p2_inferred__0/i__carry_0 [7]),
        .I1(j_fu_108_reg[7]),
        .I2(j_fu_108_reg[8]),
        .I3(\icmp_ln936_fu_215_p2_inferred__0/i__carry_0 [8]),
        .I4(j_fu_108_reg[6]),
        .I5(\icmp_ln936_fu_215_p2_inferred__0/i__carry_0 [6]),
        .O(i__carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(\icmp_ln936_fu_215_p2_inferred__0/i__carry_0 [5]),
        .I1(j_fu_108_reg[5]),
        .I2(j_fu_108_reg[3]),
        .I3(\icmp_ln936_fu_215_p2_inferred__0/i__carry_0 [3]),
        .I4(j_fu_108_reg[4]),
        .I5(\icmp_ln936_fu_215_p2_inferred__0/i__carry_0 [4]),
        .O(i__carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__0
       (.I0(\icmp_ln936_fu_215_p2_inferred__0/i__carry_0 [2]),
        .I1(j_fu_108_reg[2]),
        .I2(j_fu_108_reg[1]),
        .I3(\icmp_ln936_fu_215_p2_inferred__0/i__carry_0 [1]),
        .I4(j_fu_108_reg[0]),
        .I5(\icmp_ln936_fu_215_p2_inferred__0/i__carry_0 [0]),
        .O(i__carry_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln936_fu_215_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state2,\icmp_ln936_fu_215_p2_inferred__0/i__carry_n_4 ,\icmp_ln936_fu_215_p2_inferred__0/i__carry_n_5 ,\icmp_ln936_fu_215_p2_inferred__0/i__carry_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln936_fu_215_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__0_n_3,i__carry_i_2__0_n_3,i__carry_i_3__0_n_3,i__carry_i_4__0_n_3}));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln936_reg_381[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[2]_i_2_n_3 ),
        .I3(\icmp_ln936_reg_381_reg_n_3_[0] ),
        .O(\icmp_ln936_reg_381[0]_i_1_n_3 ));
  FDRE \icmp_ln936_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln936_reg_381[0]_i_1_n_3 ),
        .Q(\icmp_ln936_reg_381_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_fu_108[0]_i_1 
       (.I0(j_fu_108_reg[0]),
        .O(j_2_fu_220_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_108[10]_i_1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm19_out));
  LUT4 #(
    .INIT(16'h0020)) 
    \j_fu_108[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[2]_i_2_n_3 ),
        .O(j_fu_1080));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \j_fu_108[10]_i_3 
       (.I0(j_fu_108_reg[10]),
        .I1(j_fu_108_reg[7]),
        .I2(\j_fu_108[10]_i_4_n_3 ),
        .I3(j_fu_108_reg[8]),
        .I4(j_fu_108_reg[9]),
        .O(j_2_fu_220_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \j_fu_108[10]_i_4 
       (.I0(j_fu_108_reg[5]),
        .I1(\j_fu_108[9]_i_2_n_3 ),
        .I2(j_fu_108_reg[6]),
        .O(\j_fu_108[10]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_fu_108[1]_i_1 
       (.I0(j_fu_108_reg[0]),
        .I1(j_fu_108_reg[1]),
        .O(j_2_fu_220_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_fu_108[2]_i_1 
       (.I0(j_fu_108_reg[2]),
        .I1(j_fu_108_reg[1]),
        .I2(j_fu_108_reg[0]),
        .O(\j_fu_108[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_fu_108[3]_i_1 
       (.I0(j_fu_108_reg[3]),
        .I1(j_fu_108_reg[1]),
        .I2(j_fu_108_reg[0]),
        .I3(j_fu_108_reg[2]),
        .O(j_2_fu_220_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_fu_108[4]_i_1 
       (.I0(j_fu_108_reg[4]),
        .I1(j_fu_108_reg[2]),
        .I2(j_fu_108_reg[0]),
        .I3(j_fu_108_reg[1]),
        .I4(j_fu_108_reg[3]),
        .O(j_2_fu_220_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_fu_108[5]_i_1 
       (.I0(j_fu_108_reg[5]),
        .I1(j_fu_108_reg[4]),
        .I2(j_fu_108_reg[2]),
        .I3(j_fu_108_reg[0]),
        .I4(j_fu_108_reg[1]),
        .I5(j_fu_108_reg[3]),
        .O(\j_fu_108[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \j_fu_108[6]_i_1 
       (.I0(j_fu_108_reg[6]),
        .I1(\j_fu_108[9]_i_2_n_3 ),
        .I2(j_fu_108_reg[5]),
        .O(j_2_fu_220_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \j_fu_108[7]_i_1 
       (.I0(j_fu_108_reg[7]),
        .I1(j_fu_108_reg[6]),
        .I2(\j_fu_108[9]_i_2_n_3 ),
        .I3(j_fu_108_reg[5]),
        .O(\j_fu_108[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \j_fu_108[8]_i_1 
       (.I0(j_fu_108_reg[8]),
        .I1(j_fu_108_reg[7]),
        .I2(j_fu_108_reg[5]),
        .I3(\j_fu_108[9]_i_2_n_3 ),
        .I4(j_fu_108_reg[6]),
        .O(\j_fu_108[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \j_fu_108[9]_i_1 
       (.I0(j_fu_108_reg[9]),
        .I1(j_fu_108_reg[8]),
        .I2(j_fu_108_reg[6]),
        .I3(\j_fu_108[9]_i_2_n_3 ),
        .I4(j_fu_108_reg[5]),
        .I5(j_fu_108_reg[7]),
        .O(\j_fu_108[9]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \j_fu_108[9]_i_2 
       (.I0(j_fu_108_reg[3]),
        .I1(j_fu_108_reg[1]),
        .I2(j_fu_108_reg[0]),
        .I3(j_fu_108_reg[2]),
        .I4(j_fu_108_reg[4]),
        .O(\j_fu_108[9]_i_2_n_3 ));
  FDRE \j_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(j_2_fu_220_p2[0]),
        .Q(j_fu_108_reg[0]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_108_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(j_2_fu_220_p2[10]),
        .Q(j_fu_108_reg[10]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(j_2_fu_220_p2[1]),
        .Q(j_fu_108_reg[1]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(\j_fu_108[2]_i_1_n_3 ),
        .Q(j_fu_108_reg[2]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(j_2_fu_220_p2[3]),
        .Q(j_fu_108_reg[3]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(j_2_fu_220_p2[4]),
        .Q(j_fu_108_reg[4]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(\j_fu_108[5]_i_1_n_3 ),
        .Q(j_fu_108_reg[5]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(j_2_fu_220_p2[6]),
        .Q(j_fu_108_reg[6]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(\j_fu_108[7]_i_1_n_3 ),
        .Q(j_fu_108_reg[7]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(\j_fu_108[8]_i_1_n_3 ),
        .Q(j_fu_108_reg[8]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(\j_fu_108[9]_i_1_n_3 ),
        .Q(j_fu_108_reg[9]),
        .R(ap_NS_fsm19_out));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(push),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[4]_i_3__0 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(push),
        .O(full_n17_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \phi_ln991_loc_fu_114[0]_i_1 
       (.I0(phi_ln991_reg_190),
        .I1(Q[1]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_phi_ln991_out_ap_vld),
        .I3(phi_ln991_loc_fu_114),
        .O(\phi_ln991_reg_190_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \phi_ln991_reg_190[0]_i_1 
       (.I0(counter_loc_0_fu_110_reg),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(phi_ln991_reg_190),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg),
        .O(\phi_ln991_reg_190[0]_i_1_n_3 ));
  FDRE \phi_ln991_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\phi_ln991_reg_190[0]_i_1_n_3 ),
        .Q(phi_ln991_reg_190),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_last_V_fu_226_p2_carry
       (.CI(1'b0),
        .CO({tmp_last_V_fu_226_p2,tmp_last_V_fu_226_p2_carry_n_4,tmp_last_V_fu_226_p2_carry_n_5,tmp_last_V_fu_226_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_last_V_fu_226_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_last_V_fu_226_p2_carry_i_1_n_3,tmp_last_V_fu_226_p2_carry_i_2_n_3,tmp_last_V_fu_226_p2_carry_i_3_n_3,tmp_last_V_fu_226_p2_carry_i_4_n_3}));
  LUT5 #(
    .INIT(32'h00009009)) 
    tmp_last_V_fu_226_p2_carry_i_1
       (.I0(tmp_last_V_fu_226_p2_carry_0[9]),
        .I1(j_fu_108_reg[9]),
        .I2(j_fu_108_reg[10]),
        .I3(tmp_last_V_fu_226_p2_carry_0[10]),
        .I4(tmp_last_V_fu_226_p2_carry_0[11]),
        .O(tmp_last_V_fu_226_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_last_V_fu_226_p2_carry_i_2
       (.I0(tmp_last_V_fu_226_p2_carry_0[8]),
        .I1(j_fu_108_reg[8]),
        .I2(j_fu_108_reg[6]),
        .I3(tmp_last_V_fu_226_p2_carry_0[6]),
        .I4(j_fu_108_reg[7]),
        .I5(tmp_last_V_fu_226_p2_carry_0[7]),
        .O(tmp_last_V_fu_226_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_last_V_fu_226_p2_carry_i_3
       (.I0(tmp_last_V_fu_226_p2_carry_0[5]),
        .I1(j_fu_108_reg[5]),
        .I2(j_fu_108_reg[3]),
        .I3(tmp_last_V_fu_226_p2_carry_0[3]),
        .I4(j_fu_108_reg[4]),
        .I5(tmp_last_V_fu_226_p2_carry_0[4]),
        .O(tmp_last_V_fu_226_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_last_V_fu_226_p2_carry_i_4
       (.I0(tmp_last_V_fu_226_p2_carry_0[2]),
        .I1(j_fu_108_reg[2]),
        .I2(j_fu_108_reg[0]),
        .I3(tmp_last_V_fu_226_p2_carry_0[0]),
        .I4(j_fu_108_reg[1]),
        .I5(tmp_last_V_fu_226_p2_carry_0[1]),
        .O(tmp_last_V_fu_226_p2_carry_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \tmp_last_V_reg_385[0]_i_1 
       (.I0(tmp_last_V_fu_226_p2),
        .I1(\ap_CS_fsm[2]_i_2_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state2),
        .I4(grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST),
        .O(\tmp_last_V_reg_385[0]_i_1_n_3 ));
  FDRE \tmp_last_V_reg_385_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_last_V_reg_385[0]_i_1_n_3 ),
        .Q(grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBF808080)) 
    \tmp_user_V_reg_178[0]_i_1 
       (.I0(sof_fu_106),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER),
        .O(\tmp_user_V_reg_178[0]_i_1_n_3 ));
  FDRE \tmp_user_V_reg_178_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_reg_178[0]_i_1_n_3 ),
        .Q(grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B);
  output [15:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;

  wire [15:0]B;
  wire [15:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0 vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B);
  output [15:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;

  wire [15:0]B;
  wire [15:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg_n_108;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(ap_block_pp0_stage0_subdone),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:17],D,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_fifo_w24_d16_S
   (bckgndYUV_empty_n,
    full_n_reg_0,
    ap_block_pp0_stage0_subdone,
    out,
    SS,
    ap_clk,
    full_n_reg_1,
    full_n17_out,
    empty_n_reg_0,
    Q,
    push,
    full_n_reg_2,
    in,
    E);
  output bckgndYUV_empty_n;
  output full_n_reg_0;
  output ap_block_pp0_stage0_subdone;
  output [23:0]out;
  input [0:0]SS;
  input ap_clk;
  input full_n_reg_1;
  input full_n17_out;
  input empty_n_reg_0;
  input [0:0]Q;
  input push;
  input [0:0]full_n_reg_2;
  input [23:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire bckgndYUV_empty_n;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2_n_3;
  wire empty_n_reg_0;
  wire full_n17_out;
  wire full_n_i_1_n_3;
  wire full_n_i_2__1_n_3;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [0:0]full_n_reg_2;
  wire [23:0]in;
  wire \mOutPtr[4]_i_2_n_3 ;
  wire [4:0]mOutPtr_reg;
  wire [23:0]out;
  wire [3:0]p_1_out;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg_17 U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT5 #(
    .INIT(32'hFFEFCF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_3),
        .I1(empty_n_reg_0),
        .I2(Q),
        .I3(push),
        .I4(bckgndYUV_empty_n),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(bckgndYUV_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hBF00FFFFBF00BF00)) 
    full_n_i_1
       (.I0(full_n_i_2__1_n_3),
        .I1(full_n_reg_2),
        .I2(full_n_reg_1),
        .I3(full_n_reg_0),
        .I4(empty_n_reg_0),
        .I5(Q),
        .O(full_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__1
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[0]),
        .O(full_n_i_2__1_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_3),
        .Q(full_n_reg_0),
        .S(SS));
  LUT2 #(
    .INIT(4'hB)) 
    \loop[2].remd_tmp[3][2]_i_1 
       (.I0(full_n_reg_0),
        .I1(full_n_reg_1),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(full_n17_out),
        .I2(mOutPtr_reg[1]),
        .O(p_1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1 
       (.I0(full_n17_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr_reg[1]),
        .I1(full_n17_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[1]),
        .I3(full_n17_out),
        .I4(mOutPtr_reg[0]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[4]_i_2_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[1]),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2_n_3 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "vid_oe3_v_tpg_0_0_fifo_w24_d16_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_1
   (ovrlayYUV_empty_n,
    ovrlayYUV_full_n,
    \ap_CS_fsm_reg[3] ,
    out,
    SS,
    ap_clk,
    \mOutPtr_reg[2]_0 ,
    push,
    \B_V_data_1_state[0]_i_2 ,
    m_axis_video_TREADY_int_regslice,
    Q,
    full_n17_out,
    in,
    E);
  output ovrlayYUV_empty_n;
  output ovrlayYUV_full_n;
  output \ap_CS_fsm_reg[3] ;
  output [23:0]out;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[2]_0 ;
  input push;
  input [0:0]\B_V_data_1_state[0]_i_2 ;
  input m_axis_video_TREADY_int_regslice;
  input [0:0]Q;
  input full_n17_out;
  input [23:0]in;
  input [0:0]E;

  wire [0:0]\B_V_data_1_state[0]_i_2 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire empty_n_i_1__0_n_3;
  wire empty_n_i_2__0_n_3;
  wire full_n17_out;
  wire full_n_i_1__0_n_3;
  wire full_n_i_2__2_n_3;
  wire [23:0]in;
  wire \mOutPtr[4]_i_2__0_n_3 ;
  wire [4:0]mOutPtr_reg;
  wire \mOutPtr_reg[2]_0 ;
  wire m_axis_video_TREADY_int_regslice;
  wire [23:0]out;
  wire ovrlayYUV_empty_n;
  wire ovrlayYUV_full_n;
  wire [3:0]p_1_out__0;
  wire push;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \B_V_data_1_state[0]_i_3 
       (.I0(\B_V_data_1_state[0]_i_2 ),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(ovrlayYUV_empty_n),
        .I3(Q),
        .O(\ap_CS_fsm_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFEC0)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__0_n_3),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(push),
        .I3(ovrlayYUV_empty_n),
        .O(empty_n_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__0
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n_i_2__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_3),
        .Q(ovrlayYUV_empty_n),
        .R(SS));
  LUT4 #(
    .INIT(16'hBF03)) 
    full_n_i_1__0
       (.I0(full_n_i_2__2_n_3),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(push),
        .I3(ovrlayYUV_full_n),
        .O(full_n_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__2
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[0]),
        .O(full_n_i_2__2_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_3),
        .Q(ovrlayYUV_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(push),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \mOutPtr[2]_i_1__0 
       (.I0(push),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(p_1_out__0[2]));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr_reg[1]),
        .I1(push),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(p_1_out__0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[1]),
        .I3(full_n17_out),
        .I4(mOutPtr_reg[0]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[4]_i_2__0_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out__0[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out__0[1]),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out__0[2]),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out__0[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__0_n_3 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg
   (out,
    Q,
    push,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input push;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire [3:0]addr;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire push;

  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(addr[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/ovrlayYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg_17
   (out,
    Q,
    push,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input push;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire [3:0]addr;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire push;

  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(addr[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/U_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_flow_control_loop_pipe_sequential_init
   (ap_loop_init_int,
    \icmp_ln729_reg_909_reg[0] ,
    ap_enable_reg_pp0_iter3_reg,
    D,
    S,
    \boxHCoord_loc_0_load_reg_509_reg[15] ,
    SS,
    ap_clk,
    ap_loop_exit_ready_pp0_iter2_reg,
    ap_rst_n,
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg,
    ap_enable_reg_pp0_iter3,
    ovrlayYUV_full_n,
    bckgndYUV_empty_n,
    \x_fu_126_reg[0] ,
    \x_fu_126_reg[0]_0 ,
    \ap_CS_fsm_reg[3] ,
    ap_NS_fsm13_out,
    \boxTop_fu_130_reg[15] ,
    boxTop_fu_130_reg,
    \boxTop_fu_130_reg[15]_0 ,
    \boxLeft_fu_134_reg[15] ,
    boxLeft_fu_134_reg,
    \boxLeft_fu_134_reg[15]_0 );
  output ap_loop_init_int;
  output \icmp_ln729_reg_909_reg[0] ;
  output ap_enable_reg_pp0_iter3_reg;
  output [1:0]D;
  output [0:0]S;
  output [0:0]\boxHCoord_loc_0_load_reg_509_reg[15] ;
  input [0:0]SS;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input ap_rst_n;
  input grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg;
  input ap_enable_reg_pp0_iter3;
  input ovrlayYUV_full_n;
  input bckgndYUV_empty_n;
  input \x_fu_126_reg[0] ;
  input \x_fu_126_reg[0]_0 ;
  input [1:0]\ap_CS_fsm_reg[3] ;
  input ap_NS_fsm13_out;
  input [0:0]\boxTop_fu_130_reg[15] ;
  input [0:0]boxTop_fu_130_reg;
  input \boxTop_fu_130_reg[15]_0 ;
  input [0:0]\boxLeft_fu_134_reg[15] ;
  input [0:0]boxLeft_fu_134_reg;
  input \boxLeft_fu_134_reg[15]_0 ;

  wire [1:0]D;
  wire [0:0]S;
  wire [0:0]SS;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_3;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_3;
  wire ap_rst_n;
  wire bckgndYUV_empty_n;
  wire [0:0]\boxHCoord_loc_0_load_reg_509_reg[15] ;
  wire [0:0]boxLeft_fu_134_reg;
  wire [0:0]\boxLeft_fu_134_reg[15] ;
  wire \boxLeft_fu_134_reg[15]_0 ;
  wire [0:0]boxTop_fu_130_reg;
  wire [0:0]\boxTop_fu_130_reg[15] ;
  wire \boxTop_fu_130_reg[15]_0 ;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg;
  wire \icmp_ln729_reg_909_reg[0] ;
  wire ovrlayYUV_full_n;
  wire \x_fu_126[0]_i_4_n_3 ;
  wire \x_fu_126_reg[0] ;
  wire \x_fu_126_reg[0]_0 ;

  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_NS_fsm13_out),
        .I1(\icmp_ln729_reg_909_reg[0] ),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[3] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEAEEAAAAEAEEEAEE)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm_reg[3] [0]),
        .I1(\ap_CS_fsm_reg[3] [1]),
        .I2(\icmp_ln729_reg_909_reg[0] ),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I5(ap_done_cache),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\x_fu_126_reg[0]_0 ),
        .I1(\x_fu_126_reg[0] ),
        .I2(bckgndYUV_empty_n),
        .I3(ovrlayYUV_full_n),
        .I4(ap_enable_reg_pp0_iter3),
        .O(\icmp_ln729_reg_909_reg[0] ));
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I1(\icmp_ln729_reg_909_reg[0] ),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_3),
        .Q(ap_done_cache),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln729_reg_909_reg[0] ),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(ap_loop_init_int_i_1__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80BFBF80)) 
    \boxLeft_fu_134[12]_i_5 
       (.I0(\boxLeft_fu_134_reg[15] ),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(boxLeft_fu_134_reg),
        .I4(\boxLeft_fu_134_reg[15]_0 ),
        .O(\boxHCoord_loc_0_load_reg_509_reg[15] ));
  LUT5 #(
    .INIT(32'h80BFBF80)) 
    \boxTop_fu_130[12]_i_5 
       (.I0(\boxTop_fu_130_reg[15] ),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(boxTop_fu_130_reg),
        .I4(\boxTop_fu_130_reg[15]_0 ),
        .O(S));
  LUT6 #(
    .INIT(64'hA2A2A2A2A200A2A2)) 
    \x_fu_126[0]_i_1 
       (.I0(\x_fu_126[0]_i_4_n_3 ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ovrlayYUV_full_n),
        .I3(bckgndYUV_empty_n),
        .I4(\x_fu_126_reg[0] ),
        .I5(\x_fu_126_reg[0]_0 ),
        .O(ap_enable_reg_pp0_iter3_reg));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \x_fu_126[0]_i_4 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\x_fu_126[0]_i_4_n_3 ));
endmodule

(* ORIG_REF_NAME = "vid_oe3_v_tpg_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_flow_control_loop_pipe_sequential_init_3
   (ap_done_cache,
    ap_loop_init_int_reg_0,
    ap_rst_n_0,
    CO,
    SR,
    \sub40_i_reg_1372_reg[16] ,
    \x_fu_498_reg[4] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg,
    \y_3_reg_1418_reg[8] ,
    \icmp_ln1027_reg_4973_reg[0] ,
    \icmp_ln1404_1_reg_1436_reg[0] ,
    \icmp_ln1027_reg_4973_reg[0]_0 ,
    \icmp_ln1584_reg_4987_reg[0] ,
    \int_bckgndId_reg[0] ,
    ap_enable_reg_pp0_iter21_reg,
    \int_bckgndId_reg[1] ,
    full_n_reg,
    ap_enable_reg_pp0_iter21_reg_0,
    ap_loop_init_int_reg_1,
    E,
    \add_ln1314_reg_5450_reg[1] ,
    ap_enable_reg_pp0_iter20_reg,
    \bckgndId_load_read_reg_4897_reg[0] ,
    ap_enable_reg_pp0_iter20_reg_0,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o,
    \conv2_i_i_i351_reg_1336_reg[7] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0,
    D,
    B,
    \x_fu_498_reg[15] ,
    \ap_CS_fsm_reg[2] ,
    ap_enable_reg_pp0_iter21_reg_1,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[3] ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[6] ,
    SS,
    ap_done_cache_reg_0,
    ap_clk,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    p_reg_reg,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    \xCount_V_2_reg[0] ,
    \xCount_V_2_reg[0]_0 ,
    \yCount_V_1_reg[5] ,
    \yCount_V_1_reg[5]_0 ,
    \yCount_V_1_reg[5]_1 ,
    \yCount_V_3_reg[9] ,
    \yCount_V_reg[9] ,
    and_ln1523_reg_50300,
    \yCount_V_2_reg[0] ,
    \yCount_V_2_reg[0]_0 ,
    icmp_ln1404_1_reg_1436,
    \yCount_V_2_reg[0]_1 ,
    \yCount_V_2_reg[0]_2 ,
    \yCount_V_reg[9]_0 ,
    and_ln1341_reg_50550,
    \icmp_ln1584_reg_4987_reg[0]_0 ,
    \icmp_ln1584_reg_4987_reg[0]_1 ,
    \icmp_ln1050_reg_5022_reg[0] ,
    \xCount_V_3_reg[0] ,
    \xCount_V_reg[0] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[1] ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[1]_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[1]_1 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[7] ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[5] ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_1 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_2 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_3 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_1 ,
    rampStart_load_reg_1397,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_3 ,
    conv2_i_i_i351_reg_1336,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_4 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_1 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_3 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_3 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_10_0 ,
    icmp_ln1027_reg_4973_pp0_iter19_reg,
    not_cmp2_i321_reg_1316,
    Q,
    \yCount_V_reg[9]_1 ,
    \icmp_ln520_reg_4969_reg[0] ,
    \xCount_V_2_reg[9]_i_6_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_4 ,
    ap_enable_reg_pp0_iter20,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_5 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_6 ,
    \icmp_ln520_reg_4969_reg[0]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    sel,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_7 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_4 ,
    in,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_5 );
  output ap_done_cache;
  output ap_loop_init_int_reg_0;
  output ap_rst_n_0;
  output [0:0]CO;
  output [0:0]SR;
  output [0:0]\sub40_i_reg_1372_reg[16] ;
  output \x_fu_498_reg[4] ;
  output [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg;
  output \y_3_reg_1418_reg[8] ;
  output [0:0]\icmp_ln1027_reg_4973_reg[0] ;
  output [0:0]\icmp_ln1404_1_reg_1436_reg[0] ;
  output [0:0]\icmp_ln1027_reg_4973_reg[0]_0 ;
  output \icmp_ln1584_reg_4987_reg[0] ;
  output [0:0]\int_bckgndId_reg[0] ;
  output ap_enable_reg_pp0_iter21_reg;
  output [0:0]\int_bckgndId_reg[1] ;
  output full_n_reg;
  output ap_enable_reg_pp0_iter21_reg_0;
  output ap_loop_init_int_reg_1;
  output [0:0]E;
  output \add_ln1314_reg_5450_reg[1] ;
  output ap_enable_reg_pp0_iter20_reg;
  output \bckgndId_load_read_reg_4897_reg[0] ;
  output ap_enable_reg_pp0_iter20_reg_0;
  output [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o;
  output \conv2_i_i_i351_reg_1336_reg[7] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0;
  output [10:0]D;
  output [14:0]B;
  output [15:0]\x_fu_498_reg[15] ;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output [0:0]ap_enable_reg_pp0_iter21_reg_1;
  output \p_0_0_0_0_0554_lcssa561_fu_252_reg[3] ;
  output \p_0_0_0_0_0554_lcssa561_fu_252_reg[6] ;
  input [0:0]SS;
  input ap_done_cache_reg_0;
  input ap_clk;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input p_reg_reg;
  input \ap_CS_fsm_reg[3] ;
  input \ap_CS_fsm_reg[3]_0 ;
  input \xCount_V_2_reg[0] ;
  input \xCount_V_2_reg[0]_0 ;
  input \yCount_V_1_reg[5] ;
  input \yCount_V_1_reg[5]_0 ;
  input \yCount_V_1_reg[5]_1 ;
  input [0:0]\yCount_V_3_reg[9] ;
  input \yCount_V_reg[9] ;
  input and_ln1523_reg_50300;
  input \yCount_V_2_reg[0] ;
  input \yCount_V_2_reg[0]_0 ;
  input icmp_ln1404_1_reg_1436;
  input \yCount_V_2_reg[0]_1 ;
  input \yCount_V_2_reg[0]_2 ;
  input [0:0]\yCount_V_reg[9]_0 ;
  input and_ln1341_reg_50550;
  input \icmp_ln1584_reg_4987_reg[0]_0 ;
  input \icmp_ln1584_reg_4987_reg[0]_1 ;
  input [2:0]\icmp_ln1050_reg_5022_reg[0] ;
  input \xCount_V_3_reg[0] ;
  input \xCount_V_reg[0] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input \ap_CS_fsm_reg[2]_1 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[1] ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[1]_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[1]_1 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[7] ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[5] ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_1 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_2 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_3 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_1 ;
  input [1:0]rampStart_load_reg_1397;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_2 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_3 ;
  input [0:0]conv2_i_i_i351_reg_1336;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_4 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_1 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_2 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_3 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_2 ;
  input [0:0]\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_3 ;
  input [0:0]\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_10_0 ;
  input icmp_ln1027_reg_4973_pp0_iter19_reg;
  input not_cmp2_i321_reg_1316;
  input [15:0]Q;
  input \yCount_V_reg[9]_1 ;
  input [12:0]\icmp_ln520_reg_4969_reg[0] ;
  input [16:0]\xCount_V_2_reg[9]_i_6_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_4 ;
  input ap_enable_reg_pp0_iter20;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_5 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_6 ;
  input [0:0]\icmp_ln520_reg_4969_reg[0]_0 ;
  input [0:0]\ap_CS_fsm_reg[3]_1 ;
  input sel;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_7 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_4 ;
  input [1:0]in;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_5 ;

  wire [14:0]B;
  wire [0:0]CO;
  wire [10:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \add_ln1240_reg_4996[10]_i_3_n_3 ;
  wire \add_ln1240_reg_4996[8]_i_2_n_3 ;
  wire \add_ln1240_reg_4996[8]_i_3_n_3 ;
  wire \add_ln1314_reg_5450_reg[1] ;
  wire and_ln1341_reg_50550;
  wire and_ln1523_reg_50300;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_1 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter20_reg;
  wire ap_enable_reg_pp0_iter20_reg_0;
  wire ap_enable_reg_pp0_iter21_reg;
  wire ap_enable_reg_pp0_iter21_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter21_reg_1;
  wire ap_loop_init_int_i_1_n_3;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \bckgndId_load_read_reg_4897_reg[0] ;
  wire [0:0]conv2_i_i_i351_reg_1336;
  wire \conv2_i_i_i351_reg_1336_reg[7] ;
  wire full_n_reg;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o;
  wire \icmp_ln1027_reg_4973[0]_i_2_n_3 ;
  wire \icmp_ln1027_reg_4973[0]_i_3_n_3 ;
  wire icmp_ln1027_reg_4973_pp0_iter19_reg;
  wire [0:0]\icmp_ln1027_reg_4973_reg[0] ;
  wire [0:0]\icmp_ln1027_reg_4973_reg[0]_0 ;
  wire [2:0]\icmp_ln1050_reg_5022_reg[0] ;
  wire icmp_ln1404_1_reg_1436;
  wire [0:0]\icmp_ln1404_1_reg_1436_reg[0] ;
  wire icmp_ln1584_reg_49870;
  wire \icmp_ln1584_reg_4987[0]_i_2_n_3 ;
  wire \icmp_ln1584_reg_4987[0]_i_4_n_3 ;
  wire \icmp_ln1584_reg_4987_reg[0] ;
  wire \icmp_ln1584_reg_4987_reg[0]_0 ;
  wire \icmp_ln1584_reg_4987_reg[0]_1 ;
  wire \icmp_ln520_reg_4969[0]_i_3_n_3 ;
  wire \icmp_ln520_reg_4969[0]_i_5_n_3 ;
  wire \icmp_ln520_reg_4969[0]_i_6_n_3 ;
  wire \icmp_ln520_reg_4969[0]_i_7_n_3 ;
  wire \icmp_ln520_reg_4969[0]_i_8_n_3 ;
  wire [12:0]\icmp_ln520_reg_4969_reg[0] ;
  wire [0:0]\icmp_ln520_reg_4969_reg[0]_0 ;
  wire \icmp_ln520_reg_4969_reg[0]_i_1_n_6 ;
  wire \icmp_ln520_reg_4969_reg[0]_i_2_n_3 ;
  wire \icmp_ln520_reg_4969_reg[0]_i_2_n_4 ;
  wire \icmp_ln520_reg_4969_reg[0]_i_2_n_5 ;
  wire \icmp_ln520_reg_4969_reg[0]_i_2_n_6 ;
  wire [1:0]in;
  wire [0:0]\int_bckgndId_reg[0] ;
  wire [0:0]\int_bckgndId_reg[1] ;
  wire not_cmp2_i321_reg_1316;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_2_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_2_n_3 ;
  wire [0:0]\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_10_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_10_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_11_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_20_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_27_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_9_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[1] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[1]_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[1]_1 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[3] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_1 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_2 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_4 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_5 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_6 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_7 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[5] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_1 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[6] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_1 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_2 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_4 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_5 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[7] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_1 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_2 ;
  wire [0:0]\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_2 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_4 ;
  wire p_reg_reg;
  wire [1:0]rampStart_load_reg_1397;
  wire sel;
  wire [0:0]\sub40_i_reg_1372_reg[16] ;
  wire \xCount_V_2[9]_i_13_n_3 ;
  wire \xCount_V_2[9]_i_14_n_3 ;
  wire \xCount_V_2[9]_i_23_n_3 ;
  wire \xCount_V_2[9]_i_24_n_3 ;
  wire \xCount_V_2[9]_i_25_n_3 ;
  wire \xCount_V_2[9]_i_26_n_3 ;
  wire \xCount_V_2_reg[0] ;
  wire \xCount_V_2_reg[0]_0 ;
  wire \xCount_V_2_reg[9]_i_12_n_3 ;
  wire \xCount_V_2_reg[9]_i_12_n_4 ;
  wire \xCount_V_2_reg[9]_i_12_n_5 ;
  wire \xCount_V_2_reg[9]_i_12_n_6 ;
  wire [16:0]\xCount_V_2_reg[9]_i_6_0 ;
  wire \xCount_V_2_reg[9]_i_6_n_6 ;
  wire \xCount_V_3_reg[0] ;
  wire \xCount_V_reg[0] ;
  wire \x_fu_498[12]_i_2_n_3 ;
  wire \x_fu_498[12]_i_3_n_3 ;
  wire \x_fu_498[12]_i_4_n_3 ;
  wire \x_fu_498[12]_i_5_n_3 ;
  wire \x_fu_498[15]_i_4_n_3 ;
  wire \x_fu_498[15]_i_5_n_3 ;
  wire \x_fu_498[15]_i_6_n_3 ;
  wire \x_fu_498[4]_i_2_n_3 ;
  wire \x_fu_498[4]_i_3_n_3 ;
  wire \x_fu_498[4]_i_4_n_3 ;
  wire \x_fu_498[4]_i_5_n_3 ;
  wire \x_fu_498[8]_i_2_n_3 ;
  wire \x_fu_498[8]_i_3_n_3 ;
  wire \x_fu_498[8]_i_4_n_3 ;
  wire \x_fu_498[8]_i_5_n_3 ;
  wire \x_fu_498_reg[12]_i_1_n_3 ;
  wire \x_fu_498_reg[12]_i_1_n_4 ;
  wire \x_fu_498_reg[12]_i_1_n_5 ;
  wire \x_fu_498_reg[12]_i_1_n_6 ;
  wire [15:0]\x_fu_498_reg[15] ;
  wire \x_fu_498_reg[15]_i_3_n_5 ;
  wire \x_fu_498_reg[15]_i_3_n_6 ;
  wire \x_fu_498_reg[4] ;
  wire \x_fu_498_reg[4]_i_1_n_3 ;
  wire \x_fu_498_reg[4]_i_1_n_4 ;
  wire \x_fu_498_reg[4]_i_1_n_5 ;
  wire \x_fu_498_reg[4]_i_1_n_6 ;
  wire \x_fu_498_reg[8]_i_1_n_3 ;
  wire \x_fu_498_reg[8]_i_1_n_4 ;
  wire \x_fu_498_reg[8]_i_1_n_5 ;
  wire \x_fu_498_reg[8]_i_1_n_6 ;
  wire \yCount_V[9]_i_4_n_3 ;
  wire \yCount_V_1_reg[5] ;
  wire \yCount_V_1_reg[5]_0 ;
  wire \yCount_V_1_reg[5]_1 ;
  wire \yCount_V_2[9]_i_7_n_3 ;
  wire \yCount_V_2_reg[0] ;
  wire \yCount_V_2_reg[0]_0 ;
  wire \yCount_V_2_reg[0]_1 ;
  wire \yCount_V_2_reg[0]_2 ;
  wire \yCount_V_3[9]_i_4_n_3 ;
  wire [0:0]\yCount_V_3_reg[9] ;
  wire \yCount_V_reg[9] ;
  wire [0:0]\yCount_V_reg[9]_0 ;
  wire \yCount_V_reg[9]_1 ;
  wire \y_3_reg_1418_reg[8] ;
  wire [3:2]\NLW_icmp_ln520_reg_4969_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln520_reg_4969_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln520_reg_4969_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_xCount_V_2_reg[9]_i_12_O_UNCONNECTED ;
  wire [3:2]\NLW_xCount_V_2_reg[9]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_xCount_V_2_reg[9]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_x_fu_498_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_fu_498_reg[15]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hCC565656)) 
    \add_ln1240_reg_4996[10]_i_2 
       (.I0(Q[10]),
        .I1(\add_ln1240_reg_4996[10]_i_3_n_3 ),
        .I2(Q[9]),
        .I3(ap_loop_init_int_reg_0),
        .I4(p_reg_reg),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h0000AAAA00008880)) 
    \add_ln1240_reg_4996[10]_i_3 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\add_ln1240_reg_4996[8]_i_3_n_3 ),
        .I3(Q[5]),
        .I4(\add_ln1240_reg_4996[8]_i_2_n_3 ),
        .I5(Q[7]),
        .O(\add_ln1240_reg_4996[10]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \add_ln1240_reg_4996[1]_i_1 
       (.I0(p_reg_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h152A)) 
    \add_ln1240_reg_4996[2]_i_1 
       (.I0(Q[1]),
        .I1(p_reg_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hF999F555)) 
    \add_ln1240_reg_4996[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(ap_loop_init_int_reg_0),
        .I3(p_reg_reg),
        .I4(Q[2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h1515152A152A152A)) 
    \add_ln1240_reg_4996[4]_i_1 
       (.I0(Q[4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFA9FF99FF55FF55)) 
    \add_ln1240_reg_4996[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\add_ln1240_reg_4996[8]_i_2_n_3 ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hCC565656)) 
    \add_ln1240_reg_4996[6]_i_1 
       (.I0(Q[6]),
        .I1(\add_ln1240_reg_4996[8]_i_3_n_3 ),
        .I2(Q[5]),
        .I3(ap_loop_init_int_reg_0),
        .I4(p_reg_reg),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hEAEAEAD5D5D5D5D5)) 
    \add_ln1240_reg_4996[7]_i_1 
       (.I0(Q[7]),
        .I1(p_reg_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[5]),
        .I4(\add_ln1240_reg_4996[8]_i_3_n_3 ),
        .I5(Q[6]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h1111111212121212)) 
    \add_ln1240_reg_4996[8]_i_1 
       (.I0(Q[8]),
        .I1(\add_ln1240_reg_4996[8]_i_2_n_3 ),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(\add_ln1240_reg_4996[8]_i_3_n_3 ),
        .I5(Q[6]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln1240_reg_4996[8]_i_2 
       (.I0(p_reg_reg),
        .I1(ap_loop_init_int_reg_0),
        .O(\add_ln1240_reg_4996[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0AAA0AAA08880000)) 
    \add_ln1240_reg_4996[8]_i_3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(p_reg_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\add_ln1240_reg_4996[8]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h708F)) 
    \add_ln1240_reg_4996[9]_i_1 
       (.I0(p_reg_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(Q[9]),
        .I3(\add_ln1240_reg_4996[10]_i_3_n_3 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(sel),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[2]_1 ),
        .I3(p_reg_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[3]_1 ),
        .O(\ap_CS_fsm_reg[2] [0]));
  LUT6 #(
    .INIT(64'hAA080808AA08AA08)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_1 ),
        .I1(ap_done_cache),
        .I2(p_reg_reg),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(\ap_CS_fsm_reg[3]_0 ),
        .O(\ap_CS_fsm_reg[2] [1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(SS));
  LUT6 #(
    .INIT(64'h0A0088880A000A00)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(CO),
        .I3(p_reg_reg),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(\ap_CS_fsm_reg[3]_0 ),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hBBBBF3BBFBFBF3FB)) 
    ap_loop_init_int_i_1
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int_reg_0),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(p_reg_reg),
        .O(ap_loop_init_int_i_1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_3),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \icmp_ln1027_reg_4973[0]_i_1 
       (.I0(\icmp_ln1027_reg_4973[0]_i_2_n_3 ),
        .I1(D[0]),
        .I2(B[1]),
        .I3(B[0]),
        .I4(B[2]),
        .I5(Q[4]),
        .O(\x_fu_498_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1027_reg_4973[0]_i_2 
       (.I0(\icmp_ln1584_reg_4987[0]_i_2_n_3 ),
        .I1(\icmp_ln1027_reg_4973[0]_i_3_n_3 ),
        .I2(B[13]),
        .I3(B[14]),
        .I4(B[9]),
        .I5(B[7]),
        .O(\icmp_ln1027_reg_4973[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln1027_reg_4973[0]_i_3 
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[9]),
        .I3(ap_loop_init_int_reg_0),
        .I4(p_reg_reg),
        .I5(Q[11]),
        .O(\icmp_ln1027_reg_4973[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000D0000)) 
    \icmp_ln1050_reg_5022[0]_i_2 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(CO),
        .I3(\icmp_ln1050_reg_5022_reg[0] [0]),
        .I4(\icmp_ln1050_reg_5022_reg[0] [1]),
        .I5(\icmp_ln1050_reg_5022_reg[0] [2]),
        .O(ap_enable_reg_pp0_iter21_reg_0));
  LUT4 #(
    .INIT(16'h3A0A)) 
    \icmp_ln1584_reg_4987[0]_i_1 
       (.I0(\icmp_ln1584_reg_4987_reg[0]_0 ),
        .I1(\icmp_ln1584_reg_4987[0]_i_2_n_3 ),
        .I2(icmp_ln1584_reg_49870),
        .I3(\icmp_ln1584_reg_4987[0]_i_4_n_3 ),
        .O(\icmp_ln1584_reg_4987_reg[0] ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln1584_reg_4987[0]_i_2 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(ap_loop_init_int_reg_0),
        .I4(p_reg_reg),
        .I5(Q[5]),
        .O(\icmp_ln1584_reg_4987[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h00001011)) 
    \icmp_ln1584_reg_4987[0]_i_3 
       (.I0(\icmp_ln1584_reg_4987_reg[0]_1 ),
        .I1(CO),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(\icmp_ln1050_reg_5022_reg[0] [1]),
        .O(icmp_ln1584_reg_49870));
  LUT6 #(
    .INIT(64'hFF000000FF010101)) 
    \icmp_ln1584_reg_4987[0]_i_4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(p_reg_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(Q[3]),
        .O(\icmp_ln1584_reg_4987[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h6A55)) 
    \icmp_ln520_reg_4969[0]_i_3 
       (.I0(\icmp_ln520_reg_4969_reg[0] [12]),
        .I1(p_reg_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[15]),
        .O(\icmp_ln520_reg_4969[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln520_reg_4969[0]_i_5 
       (.I0(B[8]),
        .I1(\icmp_ln520_reg_4969_reg[0] [9]),
        .I2(\icmp_ln520_reg_4969_reg[0] [11]),
        .I3(B[10]),
        .I4(\icmp_ln520_reg_4969_reg[0] [10]),
        .I5(B[9]),
        .O(\icmp_ln520_reg_4969[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln520_reg_4969[0]_i_6 
       (.I0(B[5]),
        .I1(\icmp_ln520_reg_4969_reg[0] [6]),
        .I2(\icmp_ln520_reg_4969_reg[0] [7]),
        .I3(B[6]),
        .I4(\icmp_ln520_reg_4969_reg[0] [8]),
        .I5(B[7]),
        .O(\icmp_ln520_reg_4969[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln520_reg_4969[0]_i_7 
       (.I0(B[2]),
        .I1(\icmp_ln520_reg_4969_reg[0] [3]),
        .I2(\icmp_ln520_reg_4969_reg[0] [4]),
        .I3(B[3]),
        .I4(\icmp_ln520_reg_4969_reg[0] [5]),
        .I5(B[4]),
        .O(\icmp_ln520_reg_4969[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln520_reg_4969[0]_i_8 
       (.I0(B[0]),
        .I1(\icmp_ln520_reg_4969_reg[0] [1]),
        .I2(\icmp_ln520_reg_4969_reg[0] [0]),
        .I3(D[0]),
        .I4(\icmp_ln520_reg_4969_reg[0] [2]),
        .I5(B[1]),
        .O(\icmp_ln520_reg_4969[0]_i_8_n_3 ));
  CARRY4 \icmp_ln520_reg_4969_reg[0]_i_1 
       (.CI(\icmp_ln520_reg_4969_reg[0]_i_2_n_3 ),
        .CO({\NLW_icmp_ln520_reg_4969_reg[0]_i_1_CO_UNCONNECTED [3:2],CO,\icmp_ln520_reg_4969_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln520_reg_4969_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp_ln520_reg_4969[0]_i_3_n_3 ,\icmp_ln520_reg_4969_reg[0]_0 }));
  CARRY4 \icmp_ln520_reg_4969_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln520_reg_4969_reg[0]_i_2_n_3 ,\icmp_ln520_reg_4969_reg[0]_i_2_n_4 ,\icmp_ln520_reg_4969_reg[0]_i_2_n_5 ,\icmp_ln520_reg_4969_reg[0]_i_2_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln520_reg_4969_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln520_reg_4969[0]_i_5_n_3 ,\icmp_ln520_reg_4969[0]_i_6_n_3 ,\icmp_ln520_reg_4969[0]_i_7_n_3 ,\icmp_ln520_reg_4969[0]_i_8_n_3 }));
  LUT6 #(
    .INIT(64'h00000000F2F200F2)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_1 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252_reg[1] ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[1]_0 ),
        .I2(ap_enable_reg_pp0_iter20_reg),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_9_n_3 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[1]_1 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252_reg[7] ),
        .O(\add_ln1314_reg_5450_reg[1] ));
  LUT6 #(
    .INIT(64'hBBBAFFFFBBBA0000)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_1 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252_reg[7] ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_2_n_3 ),
        .I2(ap_enable_reg_pp0_iter20_reg),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_7 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_4 ),
        .I5(in[0]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3] ));
  LUT6 #(
    .INIT(64'hFF8A000000000000)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_2 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_0 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_1 ),
        .I2(rampStart_load_reg_1397[0]),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_2 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_3 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_9_n_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F2F200F2)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_1 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5] ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter20_reg),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_9_n_3 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_1 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252_reg[7] ),
        .O(\bckgndId_load_read_reg_4897_reg[0] ));
  LUT6 #(
    .INIT(64'hBBBAFFFFBBBA0000)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_1 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252_reg[7] ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_2_n_3 ),
        .I2(ap_enable_reg_pp0_iter20_reg),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_5 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_4 ),
        .I5(in[1]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252_reg[6] ));
  LUT6 #(
    .INIT(64'hAA2AAA2AAA2A0000)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_2 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_9_n_3 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_0 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_1 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_2 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_2 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hBAAABBBBBAAABAAA)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_10 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_20_n_3 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_2 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_2 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_3 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_1 ),
        .I5(rampStart_load_reg_1397[1]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAABAAAAA)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_11 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_1 ),
        .I1(CO),
        .I2(p_reg_reg),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_4 ),
        .I4(\icmp_ln1050_reg_5022_reg[0] [1]),
        .I5(\icmp_ln1050_reg_5022_reg[0] [0]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h0000A808FFFFAAAA)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_20 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_1 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_10_0 ),
        .I2(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I3(rampStart_load_reg_1397[1]),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_2 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_27_n_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_27 
       (.I0(not_cmp2_i321_reg_1316),
        .I1(\icmp_ln1050_reg_5022_reg[0] [0]),
        .I2(\icmp_ln1050_reg_5022_reg[0] [1]),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_4 ),
        .I4(p_reg_reg),
        .I5(CO),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AEAE00AE)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter20_reg),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_0 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_1 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_9_n_3 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_10_n_3 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252_reg[7] ),
        .O(ap_enable_reg_pp0_iter20_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_6 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_11_n_3 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_4 ),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_5 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_6 ),
        .O(ap_enable_reg_pp0_iter20_reg));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hFF00FFEA)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_9 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_5 ),
        .I1(ap_enable_reg_pp0_iter20),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_4 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_11_n_3 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_6 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF888F88888888)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_1 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ),
        .I1(\conv2_i_i_i351_reg_1336_reg[7] ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_1 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_2 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_3 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_9 
       (.I0(conv2_i_i_i351_reg_1336),
        .I1(\icmp_ln1050_reg_5022_reg[0] [1]),
        .I2(\icmp_ln1050_reg_5022_reg[0] [0]),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_4 ),
        .I4(p_reg_reg),
        .I5(CO),
        .O(\conv2_i_i_i351_reg_1336_reg[7] ));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_10
       (.I0(Q[6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_11
       (.I0(Q[5]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_12
       (.I0(Q[4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_13
       (.I0(Q[3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_14
       (.I0(Q[2]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_15
       (.I0(Q[1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_16
       (.I0(Q[0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_1__0
       (.I0(Q[15]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_2
       (.I0(Q[14]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_3
       (.I0(Q[13]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_4
       (.I0(Q[12]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_5
       (.I0(Q[11]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_6
       (.I0(Q[10]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_7
       (.I0(Q[9]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_8
       (.I0(Q[8]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_9
       (.I0(Q[7]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \phi_mul_fu_494[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(p_reg_reg),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .O(ap_loop_init_int_reg_1));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \xCount_V[9]_i_1 
       (.I0(\x_fu_498_reg[4] ),
        .I1(\xCount_V_reg[0] ),
        .I2(\icmp_ln1050_reg_5022_reg[0] [1]),
        .I3(\icmp_ln1050_reg_5022_reg[0] [0]),
        .I4(full_n_reg),
        .I5(p_reg_reg),
        .O(\int_bckgndId_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \xCount_V[9]_i_5 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'hBABABAAA)) 
    \xCount_V_2[9]_i_1 
       (.I0(\xCount_V_2_reg[0] ),
        .I1(\xCount_V_2_reg[0]_0 ),
        .I2(p_reg_reg),
        .I3(\sub40_i_reg_1372_reg[16] ),
        .I4(\x_fu_498_reg[4] ),
        .O(SR));
  LUT5 #(
    .INIT(32'h04445111)) 
    \xCount_V_2[9]_i_13 
       (.I0(\xCount_V_2_reg[9]_i_6_0 [16]),
        .I1(Q[15]),
        .I2(ap_loop_init_int_reg_0),
        .I3(p_reg_reg),
        .I4(\xCount_V_2_reg[9]_i_6_0 [15]),
        .O(\xCount_V_2[9]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_V_2[9]_i_14 
       (.I0(\xCount_V_2_reg[9]_i_6_0 [12]),
        .I1(B[11]),
        .I2(\xCount_V_2_reg[9]_i_6_0 [14]),
        .I3(B[13]),
        .I4(B[12]),
        .I5(\xCount_V_2_reg[9]_i_6_0 [13]),
        .O(\xCount_V_2[9]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_V_2[9]_i_23 
       (.I0(B[8]),
        .I1(\xCount_V_2_reg[9]_i_6_0 [9]),
        .I2(\xCount_V_2_reg[9]_i_6_0 [11]),
        .I3(B[10]),
        .I4(\xCount_V_2_reg[9]_i_6_0 [10]),
        .I5(B[9]),
        .O(\xCount_V_2[9]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_V_2[9]_i_24 
       (.I0(B[5]),
        .I1(\xCount_V_2_reg[9]_i_6_0 [6]),
        .I2(\xCount_V_2_reg[9]_i_6_0 [7]),
        .I3(B[6]),
        .I4(\xCount_V_2_reg[9]_i_6_0 [8]),
        .I5(B[7]),
        .O(\xCount_V_2[9]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_V_2[9]_i_25 
       (.I0(B[2]),
        .I1(\xCount_V_2_reg[9]_i_6_0 [3]),
        .I2(\xCount_V_2_reg[9]_i_6_0 [4]),
        .I3(B[3]),
        .I4(\xCount_V_2_reg[9]_i_6_0 [5]),
        .I5(B[4]),
        .O(\xCount_V_2[9]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_V_2[9]_i_26 
       (.I0(D[0]),
        .I1(\xCount_V_2_reg[9]_i_6_0 [0]),
        .I2(\xCount_V_2_reg[9]_i_6_0 [2]),
        .I3(B[1]),
        .I4(\xCount_V_2_reg[9]_i_6_0 [1]),
        .I5(B[0]),
        .O(\xCount_V_2[9]_i_26_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_2_reg[9]_i_12 
       (.CI(1'b0),
        .CO({\xCount_V_2_reg[9]_i_12_n_3 ,\xCount_V_2_reg[9]_i_12_n_4 ,\xCount_V_2_reg[9]_i_12_n_5 ,\xCount_V_2_reg[9]_i_12_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_xCount_V_2_reg[9]_i_12_O_UNCONNECTED [3:0]),
        .S({\xCount_V_2[9]_i_23_n_3 ,\xCount_V_2[9]_i_24_n_3 ,\xCount_V_2[9]_i_25_n_3 ,\xCount_V_2[9]_i_26_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_2_reg[9]_i_6 
       (.CI(\xCount_V_2_reg[9]_i_12_n_3 ),
        .CO({\NLW_xCount_V_2_reg[9]_i_6_CO_UNCONNECTED [3:2],\sub40_i_reg_1372_reg[16] ,\xCount_V_2_reg[9]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_xCount_V_2_reg[9]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\xCount_V_2[9]_i_13_n_3 ,\xCount_V_2[9]_i_14_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \xCount_V_3[9]_i_1 
       (.I0(\x_fu_498_reg[4] ),
        .I1(\icmp_ln1050_reg_5022_reg[0] [0]),
        .I2(\icmp_ln1050_reg_5022_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter21_reg),
        .I4(p_reg_reg),
        .O(\int_bckgndId_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hFFFFF2FF)) 
    \xCount_V_3[9]_i_4 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(CO),
        .I3(\icmp_ln1050_reg_5022_reg[0] [2]),
        .I4(\xCount_V_3_reg[0] ),
        .O(ap_enable_reg_pp0_iter21_reg));
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_498[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(Q[0]),
        .O(\x_fu_498_reg[15] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_498[12]_i_2 
       (.I0(Q[12]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_498[12]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_498[12]_i_3 
       (.I0(Q[11]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_498[12]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_498[12]_i_4 
       (.I0(Q[10]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_498[12]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_498[12]_i_5 
       (.I0(Q[9]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_498[12]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hD0000000)) 
    \x_fu_498[15]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(p_reg_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(CO),
        .O(ap_enable_reg_pp0_iter21_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \x_fu_498[15]_i_2 
       (.I0(CO),
        .I1(p_reg_reg),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_498[15]_i_4 
       (.I0(Q[15]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_498[15]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_498[15]_i_5 
       (.I0(Q[14]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_498[15]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_498[15]_i_6 
       (.I0(Q[13]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_498[15]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_498[4]_i_2 
       (.I0(Q[4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_498[4]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_498[4]_i_3 
       (.I0(Q[3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_498[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_498[4]_i_4 
       (.I0(Q[2]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_498[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_498[4]_i_5 
       (.I0(Q[1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_498[4]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_498[8]_i_2 
       (.I0(Q[8]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_498[8]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_498[8]_i_3 
       (.I0(Q[7]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_498[8]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_498[8]_i_4 
       (.I0(Q[6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_498[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_498[8]_i_5 
       (.I0(Q[5]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_498[8]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_498_reg[12]_i_1 
       (.CI(\x_fu_498_reg[8]_i_1_n_3 ),
        .CO({\x_fu_498_reg[12]_i_1_n_3 ,\x_fu_498_reg[12]_i_1_n_4 ,\x_fu_498_reg[12]_i_1_n_5 ,\x_fu_498_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_498_reg[15] [12:9]),
        .S({\x_fu_498[12]_i_2_n_3 ,\x_fu_498[12]_i_3_n_3 ,\x_fu_498[12]_i_4_n_3 ,\x_fu_498[12]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_498_reg[15]_i_3 
       (.CI(\x_fu_498_reg[12]_i_1_n_3 ),
        .CO({\NLW_x_fu_498_reg[15]_i_3_CO_UNCONNECTED [3:2],\x_fu_498_reg[15]_i_3_n_5 ,\x_fu_498_reg[15]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_fu_498_reg[15]_i_3_O_UNCONNECTED [3],\x_fu_498_reg[15] [15:13]}),
        .S({1'b0,\x_fu_498[15]_i_4_n_3 ,\x_fu_498[15]_i_5_n_3 ,\x_fu_498[15]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_498_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\x_fu_498_reg[4]_i_1_n_3 ,\x_fu_498_reg[4]_i_1_n_4 ,\x_fu_498_reg[4]_i_1_n_5 ,\x_fu_498_reg[4]_i_1_n_6 }),
        .CYINIT(D[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_498_reg[15] [4:1]),
        .S({\x_fu_498[4]_i_2_n_3 ,\x_fu_498[4]_i_3_n_3 ,\x_fu_498[4]_i_4_n_3 ,\x_fu_498[4]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_498_reg[8]_i_1 
       (.CI(\x_fu_498_reg[4]_i_1_n_3 ),
        .CO({\x_fu_498_reg[8]_i_1_n_3 ,\x_fu_498_reg[8]_i_1_n_4 ,\x_fu_498_reg[8]_i_1_n_5 ,\x_fu_498_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_498_reg[15] [8:5]),
        .S({\x_fu_498[8]_i_2_n_3 ,\x_fu_498[8]_i_3_n_3 ,\x_fu_498[8]_i_4_n_3 ,\x_fu_498[8]_i_5_n_3 }));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \yCount_V[9]_i_1 
       (.I0(\yCount_V[9]_i_4_n_3 ),
        .I1(\y_3_reg_1418_reg[8] ),
        .I2(\yCount_V_reg[9]_0 ),
        .I3(\yCount_V_reg[9] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(and_ln1341_reg_50550),
        .O(\icmp_ln1027_reg_4973_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \yCount_V[9]_i_4 
       (.I0(p_reg_reg),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(CO),
        .I3(\icmp_ln1050_reg_5022_reg[0] [0]),
        .I4(\icmp_ln1050_reg_5022_reg[0] [1]),
        .I5(\xCount_V_reg[0] ),
        .O(\yCount_V[9]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \yCount_V[9]_i_5 
       (.I0(\icmp_ln1027_reg_4973[0]_i_2_n_3 ),
        .I1(\yCount_V_reg[9]_1 ),
        .I2(B[0]),
        .I3(B[1]),
        .I4(D[0]),
        .I5(B[2]),
        .O(\y_3_reg_1418_reg[8] ));
  LUT6 #(
    .INIT(64'h444F444444444444)) 
    \yCount_V_1[5]_i_1 
       (.I0(\yCount_V_1_reg[5] ),
        .I1(\yCount_V_1_reg[5]_0 ),
        .I2(\yCount_V_1_reg[5]_1 ),
        .I3(CO),
        .I4(p_reg_reg),
        .I5(\y_3_reg_1418_reg[8] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hBBBAAAAAAAAAAAAA)) 
    \yCount_V_2[9]_i_1 
       (.I0(\yCount_V_2_reg[0] ),
        .I1(\yCount_V_2_reg[0]_0 ),
        .I2(icmp_ln1404_1_reg_1436),
        .I3(\yCount_V_2_reg[0]_1 ),
        .I4(\yCount_V_2_reg[0]_2 ),
        .I5(\yCount_V_2[9]_i_7_n_3 ),
        .O(\icmp_ln1404_1_reg_1436_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h00D00000)) 
    \yCount_V_2[9]_i_7 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(p_reg_reg),
        .I3(CO),
        .I4(\x_fu_498_reg[4] ),
        .O(\yCount_V_2[9]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \yCount_V_3[9]_i_1 
       (.I0(\yCount_V_3[9]_i_4_n_3 ),
        .I1(\y_3_reg_1418_reg[8] ),
        .I2(\yCount_V_3_reg[9] ),
        .I3(\yCount_V_reg[9] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(and_ln1523_reg_50300),
        .O(\icmp_ln1027_reg_4973_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \yCount_V_3[9]_i_4 
       (.I0(p_reg_reg),
        .I1(ap_enable_reg_pp0_iter21_reg),
        .I2(\icmp_ln1050_reg_5022_reg[0] [1]),
        .I3(\icmp_ln1050_reg_5022_reg[0] [0]),
        .O(\yCount_V_3[9]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta[15]_i_12 
       (.I0(p_reg_reg),
        .I1(CO),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1
   (icmp_ln1262_fu_3332_p2,
    D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    p_reg_reg,
    O,
    \v_reg_5388_reg[2] ,
    \v_reg_5388_reg[6] ,
    \v_reg_5388_reg[10] ,
    \v_reg_5388_reg[14] );
  output icmp_ln1262_fu_3332_p2;
  output [16:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]A;
  input [15:0]p_reg_reg;
  input [1:0]O;
  input [2:0]\v_reg_5388_reg[2] ;
  input [3:0]\v_reg_5388_reg[6] ;
  input [3:0]\v_reg_5388_reg[10] ;
  input [3:0]\v_reg_5388_reg[14] ;

  wire [15:0]A;
  wire [16:0]D;
  wire [1:0]O;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire icmp_ln1262_fu_3332_p2;
  wire [15:0]p_reg_reg;
  wire [3:0]\v_reg_5388_reg[10] ;
  wire [3:0]\v_reg_5388_reg[14] ;
  wire [2:0]\v_reg_5388_reg[2] ;
  wire [3:0]\v_reg_5388_reg[6] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9 vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U
       (.A(A),
        .D(D),
        .O(O),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .icmp_ln1262_fu_3332_p2(icmp_ln1262_fu_3332_p2),
        .p_reg_reg_0(p_reg_reg),
        .\v_reg_5388_reg[10] (\v_reg_5388_reg[10] ),
        .\v_reg_5388_reg[14] (\v_reg_5388_reg[14] ),
        .\v_reg_5388_reg[2] (\v_reg_5388_reg[2] ),
        .\v_reg_5388_reg[6] (\v_reg_5388_reg[6] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9
   (icmp_ln1262_fu_3332_p2,
    D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    p_reg_reg_0,
    O,
    \v_reg_5388_reg[2] ,
    \v_reg_5388_reg[6] ,
    \v_reg_5388_reg[10] ,
    \v_reg_5388_reg[14] );
  output icmp_ln1262_fu_3332_p2;
  output [16:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]A;
  input [15:0]p_reg_reg_0;
  input [1:0]O;
  input [2:0]\v_reg_5388_reg[2] ;
  input [3:0]\v_reg_5388_reg[6] ;
  input [3:0]\v_reg_5388_reg[10] ;
  input [3:0]\v_reg_5388_reg[14] ;

  wire [15:0]A;
  wire [16:0]D;
  wire [1:0]O;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire icmp_ln1262_fu_3332_p2;
  wire \icmp_ln1262_reg_5398[0]_i_3_n_3 ;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire [15:0]p_reg_reg_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \v_reg_5388[10]_i_2_n_3 ;
  wire \v_reg_5388[10]_i_3_n_3 ;
  wire \v_reg_5388[10]_i_4_n_3 ;
  wire \v_reg_5388[10]_i_5_n_3 ;
  wire \v_reg_5388[14]_i_2_n_3 ;
  wire \v_reg_5388[14]_i_3_n_3 ;
  wire \v_reg_5388[14]_i_4_n_3 ;
  wire \v_reg_5388[14]_i_5_n_3 ;
  wire \v_reg_5388[16]_i_3_n_3 ;
  wire \v_reg_5388[2]_i_2_n_3 ;
  wire \v_reg_5388[2]_i_3_n_3 ;
  wire \v_reg_5388[2]_i_4_n_3 ;
  wire \v_reg_5388[2]_i_5_n_3 ;
  wire \v_reg_5388[6]_i_2_n_3 ;
  wire \v_reg_5388[6]_i_3_n_3 ;
  wire \v_reg_5388[6]_i_4_n_3 ;
  wire \v_reg_5388[6]_i_5_n_3 ;
  wire [3:0]\v_reg_5388_reg[10] ;
  wire \v_reg_5388_reg[10]_i_1_n_3 ;
  wire \v_reg_5388_reg[10]_i_1_n_4 ;
  wire \v_reg_5388_reg[10]_i_1_n_5 ;
  wire \v_reg_5388_reg[10]_i_1_n_6 ;
  wire [3:0]\v_reg_5388_reg[14] ;
  wire \v_reg_5388_reg[14]_i_1_n_3 ;
  wire \v_reg_5388_reg[14]_i_1_n_4 ;
  wire \v_reg_5388_reg[14]_i_1_n_5 ;
  wire \v_reg_5388_reg[14]_i_1_n_6 ;
  wire \v_reg_5388_reg[16]_i_1_n_6 ;
  wire [2:0]\v_reg_5388_reg[2] ;
  wire \v_reg_5388_reg[2]_i_1_n_3 ;
  wire \v_reg_5388_reg[2]_i_1_n_4 ;
  wire \v_reg_5388_reg[2]_i_1_n_5 ;
  wire \v_reg_5388_reg[2]_i_1_n_6 ;
  wire [3:0]\v_reg_5388_reg[6] ;
  wire \v_reg_5388_reg[6]_i_1_n_3 ;
  wire \v_reg_5388_reg[6]_i_1_n_4 ;
  wire \v_reg_5388_reg[6]_i_1_n_5 ;
  wire \v_reg_5388_reg[6]_i_1_n_6 ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_v_reg_5388_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_v_reg_5388_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_v_reg_5388_reg[2]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
    \icmp_ln1262_reg_5398[0]_i_2 
       (.I0(\icmp_ln1262_reg_5398[0]_i_3_n_3 ),
        .I1(D[11]),
        .I2(D[9]),
        .I3(D[14]),
        .I4(D[13]),
        .I5(D[16]),
        .O(icmp_ln1262_fu_3332_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln1262_reg_5398[0]_i_3 
       (.I0(D[8]),
        .I1(D[10]),
        .I2(D[12]),
        .I3(D[15]),
        .O(\icmp_ln1262_reg_5398[0]_i_3_n_3 ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \v_reg_5388[10]_i_2 
       (.I0(p_reg_reg_n_90),
        .I1(\v_reg_5388_reg[14] [0]),
        .O(\v_reg_5388[10]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \v_reg_5388[10]_i_3 
       (.I0(p_reg_reg_n_91),
        .I1(\v_reg_5388_reg[10] [3]),
        .O(\v_reg_5388[10]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \v_reg_5388[10]_i_4 
       (.I0(p_reg_reg_n_92),
        .I1(\v_reg_5388_reg[10] [2]),
        .O(\v_reg_5388[10]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \v_reg_5388[10]_i_5 
       (.I0(p_reg_reg_n_93),
        .I1(\v_reg_5388_reg[10] [1]),
        .O(\v_reg_5388[10]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \v_reg_5388[14]_i_2 
       (.I0(p_reg_reg_n_86),
        .I1(O[0]),
        .O(\v_reg_5388[14]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \v_reg_5388[14]_i_3 
       (.I0(p_reg_reg_n_87),
        .I1(\v_reg_5388_reg[14] [3]),
        .O(\v_reg_5388[14]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \v_reg_5388[14]_i_4 
       (.I0(p_reg_reg_n_88),
        .I1(\v_reg_5388_reg[14] [2]),
        .O(\v_reg_5388[14]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \v_reg_5388[14]_i_5 
       (.I0(p_reg_reg_n_89),
        .I1(\v_reg_5388_reg[14] [1]),
        .O(\v_reg_5388[14]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \v_reg_5388[16]_i_3 
       (.I0(O[1]),
        .I1(p_reg_reg_n_85),
        .O(\v_reg_5388[16]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \v_reg_5388[2]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\v_reg_5388_reg[6] [0]),
        .O(\v_reg_5388[2]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \v_reg_5388[2]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\v_reg_5388_reg[2] [2]),
        .O(\v_reg_5388[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \v_reg_5388[2]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\v_reg_5388_reg[2] [1]),
        .O(\v_reg_5388[2]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \v_reg_5388[2]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\v_reg_5388_reg[2] [0]),
        .O(\v_reg_5388[2]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \v_reg_5388[6]_i_2 
       (.I0(p_reg_reg_n_94),
        .I1(\v_reg_5388_reg[10] [0]),
        .O(\v_reg_5388[6]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \v_reg_5388[6]_i_3 
       (.I0(p_reg_reg_n_95),
        .I1(\v_reg_5388_reg[6] [3]),
        .O(\v_reg_5388[6]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \v_reg_5388[6]_i_4 
       (.I0(p_reg_reg_n_96),
        .I1(\v_reg_5388_reg[6] [2]),
        .O(\v_reg_5388[6]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \v_reg_5388[6]_i_5 
       (.I0(p_reg_reg_n_97),
        .I1(\v_reg_5388_reg[6] [1]),
        .O(\v_reg_5388[6]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \v_reg_5388_reg[10]_i_1 
       (.CI(\v_reg_5388_reg[6]_i_1_n_3 ),
        .CO({\v_reg_5388_reg[10]_i_1_n_3 ,\v_reg_5388_reg[10]_i_1_n_4 ,\v_reg_5388_reg[10]_i_1_n_5 ,\v_reg_5388_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93}),
        .O(D[10:7]),
        .S({\v_reg_5388[10]_i_2_n_3 ,\v_reg_5388[10]_i_3_n_3 ,\v_reg_5388[10]_i_4_n_3 ,\v_reg_5388[10]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \v_reg_5388_reg[14]_i_1 
       (.CI(\v_reg_5388_reg[10]_i_1_n_3 ),
        .CO({\v_reg_5388_reg[14]_i_1_n_3 ,\v_reg_5388_reg[14]_i_1_n_4 ,\v_reg_5388_reg[14]_i_1_n_5 ,\v_reg_5388_reg[14]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89}),
        .O(D[14:11]),
        .S({\v_reg_5388[14]_i_2_n_3 ,\v_reg_5388[14]_i_3_n_3 ,\v_reg_5388[14]_i_4_n_3 ,\v_reg_5388[14]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \v_reg_5388_reg[16]_i_1 
       (.CI(\v_reg_5388_reg[14]_i_1_n_3 ),
        .CO({\NLW_v_reg_5388_reg[16]_i_1_CO_UNCONNECTED [3:1],\v_reg_5388_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,O[1]}),
        .O({\NLW_v_reg_5388_reg[16]_i_1_O_UNCONNECTED [3:2],D[16:15]}),
        .S({1'b0,1'b0,O[1],\v_reg_5388[16]_i_3_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \v_reg_5388_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\v_reg_5388_reg[2]_i_1_n_3 ,\v_reg_5388_reg[2]_i_1_n_4 ,\v_reg_5388_reg[2]_i_1_n_5 ,\v_reg_5388_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101}),
        .O({D[2:0],\NLW_v_reg_5388_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\v_reg_5388[2]_i_2_n_3 ,\v_reg_5388[2]_i_3_n_3 ,\v_reg_5388[2]_i_4_n_3 ,\v_reg_5388[2]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \v_reg_5388_reg[6]_i_1 
       (.CI(\v_reg_5388_reg[2]_i_1_n_3 ),
        .CO({\v_reg_5388_reg[6]_i_1_n_3 ,\v_reg_5388_reg[6]_i_1_n_4 ,\v_reg_5388_reg[6]_i_1_n_5 ,\v_reg_5388_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97}),
        .O(D[6:3]),
        .S({\v_reg_5388[6]_i_2_n_3 ,\v_reg_5388[6]_i_3_n_3 ,\v_reg_5388[6]_i_4_n_3 ,\v_reg_5388[6]_i_5_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1
   (P,
    A,
    CO,
    add_ln1236_1_fu_2555_p2,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    Q,
    \r_reg_5196_reg[9] );
  output [22:0]P;
  output [15:0]A;
  output [0:0]CO;
  output [9:0]add_ln1236_1_fu_2555_p2;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [23:0]Q;
  input [8:0]\r_reg_5196_reg[9] ;

  wire [15:0]A;
  wire [0:0]CO;
  wire [22:0]P;
  wire [23:0]Q;
  wire [9:0]add_ln1236_1_fu_2555_p2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [8:0]\r_reg_5196_reg[9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3 vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U
       (.A(A),
        .CO(CO),
        .P(P),
        .Q(Q),
        .add_ln1236_1_fu_2555_p2(add_ln1236_1_fu_2555_p2),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\r_reg_5196_reg[9] (\r_reg_5196_reg[9] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3
   (P,
    A,
    CO,
    add_ln1236_1_fu_2555_p2,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    Q,
    \r_reg_5196_reg[9] );
  output [22:0]P;
  output [15:0]A;
  output [0:0]CO;
  output [9:0]add_ln1236_1_fu_2555_p2;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [23:0]Q;
  input [8:0]\r_reg_5196_reg[9] ;

  wire [15:0]A;
  wire [0:0]CO;
  wire [22:0]P;
  wire [23:0]Q;
  wire [9:0]add_ln1236_1_fu_2555_p2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \r_reg_5196[15]_i_10_n_3 ;
  wire \r_reg_5196[15]_i_11_n_3 ;
  wire \r_reg_5196[15]_i_12_n_3 ;
  wire \r_reg_5196[15]_i_14_n_3 ;
  wire \r_reg_5196[15]_i_15_n_3 ;
  wire \r_reg_5196[15]_i_16_n_3 ;
  wire \r_reg_5196[15]_i_17_n_3 ;
  wire \r_reg_5196[15]_i_18_n_3 ;
  wire \r_reg_5196[15]_i_19_n_3 ;
  wire \r_reg_5196[15]_i_20_n_3 ;
  wire \r_reg_5196[15]_i_21_n_3 ;
  wire \r_reg_5196[15]_i_22_n_3 ;
  wire \r_reg_5196[15]_i_23_n_3 ;
  wire \r_reg_5196[15]_i_24_n_3 ;
  wire \r_reg_5196[15]_i_25_n_3 ;
  wire \r_reg_5196[15]_i_26_n_3 ;
  wire \r_reg_5196[15]_i_27_n_3 ;
  wire \r_reg_5196[15]_i_28_n_3 ;
  wire \r_reg_5196[15]_i_29_n_3 ;
  wire \r_reg_5196[15]_i_5_n_3 ;
  wire \r_reg_5196[15]_i_6_n_3 ;
  wire \r_reg_5196[15]_i_7_n_3 ;
  wire \r_reg_5196[15]_i_8_n_3 ;
  wire \r_reg_5196[15]_i_9_n_3 ;
  wire \r_reg_5196[9]_i_2_n_3 ;
  wire \r_reg_5196_reg[13]_i_1_n_3 ;
  wire \r_reg_5196_reg[13]_i_1_n_4 ;
  wire \r_reg_5196_reg[13]_i_1_n_5 ;
  wire \r_reg_5196_reg[13]_i_1_n_6 ;
  wire \r_reg_5196_reg[15]_i_13_n_3 ;
  wire \r_reg_5196_reg[15]_i_13_n_4 ;
  wire \r_reg_5196_reg[15]_i_13_n_5 ;
  wire \r_reg_5196_reg[15]_i_13_n_6 ;
  wire \r_reg_5196_reg[15]_i_2_n_6 ;
  wire \r_reg_5196_reg[15]_i_3_n_4 ;
  wire \r_reg_5196_reg[15]_i_3_n_5 ;
  wire \r_reg_5196_reg[15]_i_3_n_6 ;
  wire \r_reg_5196_reg[15]_i_4_n_3 ;
  wire \r_reg_5196_reg[15]_i_4_n_4 ;
  wire \r_reg_5196_reg[15]_i_4_n_5 ;
  wire \r_reg_5196_reg[15]_i_4_n_6 ;
  wire [8:0]\r_reg_5196_reg[9] ;
  wire \r_reg_5196_reg[9]_i_1_n_3 ;
  wire \r_reg_5196_reg[9]_i_1_n_4 ;
  wire \r_reg_5196_reg[9]_i_1_n_5 ;
  wire \r_reg_5196_reg[9]_i_1_n_6 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_r_reg_5196_reg[15]_i_13_O_UNCONNECTED ;
  wire [3:1]\NLW_r_reg_5196_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_r_reg_5196_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_r_reg_5196_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_r_reg_5196_reg[15]_i_4_O_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:23],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_10__1
       (.I0(add_ln1236_1_fu_2555_p2[0]),
        .I1(CO),
        .O(A[6]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_11__1
       (.I0(\r_reg_5196_reg[9] [5]),
        .I1(CO),
        .O(A[5]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_12__1
       (.I0(\r_reg_5196_reg[9] [4]),
        .I1(CO),
        .O(A[4]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_13__1
       (.I0(\r_reg_5196_reg[9] [3]),
        .I1(CO),
        .O(A[3]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_14__1
       (.I0(\r_reg_5196_reg[9] [2]),
        .I1(CO),
        .O(A[2]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_15__1
       (.I0(\r_reg_5196_reg[9] [1]),
        .I1(CO),
        .O(A[1]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_16__1
       (.I0(\r_reg_5196_reg[9] [0]),
        .I1(CO),
        .O(A[0]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_1__2
       (.I0(add_ln1236_1_fu_2555_p2[9]),
        .I1(CO),
        .O(A[15]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_2__1
       (.I0(add_ln1236_1_fu_2555_p2[8]),
        .I1(CO),
        .O(A[14]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_3__1
       (.I0(add_ln1236_1_fu_2555_p2[7]),
        .I1(CO),
        .O(A[13]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_4__1
       (.I0(add_ln1236_1_fu_2555_p2[6]),
        .I1(CO),
        .O(A[12]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_5__1
       (.I0(add_ln1236_1_fu_2555_p2[5]),
        .I1(CO),
        .O(A[11]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_6__1
       (.I0(add_ln1236_1_fu_2555_p2[4]),
        .I1(CO),
        .O(A[10]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_7__1
       (.I0(add_ln1236_1_fu_2555_p2[3]),
        .I1(CO),
        .O(A[9]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_8__1
       (.I0(add_ln1236_1_fu_2555_p2[2]),
        .I1(CO),
        .O(A[8]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_9__1
       (.I0(add_ln1236_1_fu_2555_p2[1]),
        .I1(CO),
        .O(A[7]));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5196[15]_i_10 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\r_reg_5196[15]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5196[15]_i_11 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\r_reg_5196[15]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5196[15]_i_12 
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(\r_reg_5196[15]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_5196[15]_i_14 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\r_reg_5196[15]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_5196[15]_i_15 
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\r_reg_5196[15]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_5196[15]_i_16 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\r_reg_5196[15]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_5196[15]_i_17 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\r_reg_5196[15]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5196[15]_i_18 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\r_reg_5196[15]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5196[15]_i_19 
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\r_reg_5196[15]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5196[15]_i_20 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\r_reg_5196[15]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5196[15]_i_21 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\r_reg_5196[15]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_5196[15]_i_22 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\r_reg_5196[15]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_5196[15]_i_23 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\r_reg_5196[15]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_5196[15]_i_24 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\r_reg_5196[15]_i_24_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_5196[15]_i_25 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\r_reg_5196[15]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5196[15]_i_26 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\r_reg_5196[15]_i_26_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5196[15]_i_27 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\r_reg_5196[15]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5196[15]_i_28 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\r_reg_5196[15]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5196[15]_i_29 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\r_reg_5196[15]_i_29_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \r_reg_5196[15]_i_5 
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(\r_reg_5196[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_5196[15]_i_6 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\r_reg_5196[15]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_5196[15]_i_7 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\r_reg_5196[15]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_5196[15]_i_8 
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(\r_reg_5196[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5196[15]_i_9 
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(\r_reg_5196[15]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_reg_5196[9]_i_2 
       (.I0(\r_reg_5196_reg[9] [7]),
        .O(\r_reg_5196[9]_i_2_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_reg_5196_reg[13]_i_1 
       (.CI(\r_reg_5196_reg[9]_i_1_n_3 ),
        .CO({\r_reg_5196_reg[13]_i_1_n_3 ,\r_reg_5196_reg[13]_i_1_n_4 ,\r_reg_5196_reg[13]_i_1_n_5 ,\r_reg_5196_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1236_1_fu_2555_p2[7:4]),
        .S({\r_reg_5196_reg[9] [8],\r_reg_5196_reg[9] [8],\r_reg_5196_reg[9] [8],\r_reg_5196_reg[9] [8]}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \r_reg_5196_reg[15]_i_13 
       (.CI(1'b0),
        .CO({\r_reg_5196_reg[15]_i_13_n_3 ,\r_reg_5196_reg[15]_i_13_n_4 ,\r_reg_5196_reg[15]_i_13_n_5 ,\r_reg_5196_reg[15]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\r_reg_5196[15]_i_22_n_3 ,\r_reg_5196[15]_i_23_n_3 ,\r_reg_5196[15]_i_24_n_3 ,\r_reg_5196[15]_i_25_n_3 }),
        .O(\NLW_r_reg_5196_reg[15]_i_13_O_UNCONNECTED [3:0]),
        .S({\r_reg_5196[15]_i_26_n_3 ,\r_reg_5196[15]_i_27_n_3 ,\r_reg_5196[15]_i_28_n_3 ,\r_reg_5196[15]_i_29_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_reg_5196_reg[15]_i_2 
       (.CI(\r_reg_5196_reg[13]_i_1_n_3 ),
        .CO({\NLW_r_reg_5196_reg[15]_i_2_CO_UNCONNECTED [3:1],\r_reg_5196_reg[15]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_reg_5196_reg[15]_i_2_O_UNCONNECTED [3:2],add_ln1236_1_fu_2555_p2[9:8]}),
        .S({1'b0,1'b0,\r_reg_5196_reg[9] [8],\r_reg_5196_reg[9] [8]}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \r_reg_5196_reg[15]_i_3 
       (.CI(\r_reg_5196_reg[15]_i_4_n_3 ),
        .CO({CO,\r_reg_5196_reg[15]_i_3_n_4 ,\r_reg_5196_reg[15]_i_3_n_5 ,\r_reg_5196_reg[15]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\r_reg_5196[15]_i_5_n_3 ,\r_reg_5196[15]_i_6_n_3 ,\r_reg_5196[15]_i_7_n_3 ,\r_reg_5196[15]_i_8_n_3 }),
        .O(\NLW_r_reg_5196_reg[15]_i_3_O_UNCONNECTED [3:0]),
        .S({\r_reg_5196[15]_i_9_n_3 ,\r_reg_5196[15]_i_10_n_3 ,\r_reg_5196[15]_i_11_n_3 ,\r_reg_5196[15]_i_12_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \r_reg_5196_reg[15]_i_4 
       (.CI(\r_reg_5196_reg[15]_i_13_n_3 ),
        .CO({\r_reg_5196_reg[15]_i_4_n_3 ,\r_reg_5196_reg[15]_i_4_n_4 ,\r_reg_5196_reg[15]_i_4_n_5 ,\r_reg_5196_reg[15]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({\r_reg_5196[15]_i_14_n_3 ,\r_reg_5196[15]_i_15_n_3 ,\r_reg_5196[15]_i_16_n_3 ,\r_reg_5196[15]_i_17_n_3 }),
        .O(\NLW_r_reg_5196_reg[15]_i_4_O_UNCONNECTED [3:0]),
        .S({\r_reg_5196[15]_i_18_n_3 ,\r_reg_5196[15]_i_19_n_3 ,\r_reg_5196[15]_i_20_n_3 ,\r_reg_5196[15]_i_21_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_reg_5196_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\r_reg_5196_reg[9]_i_1_n_3 ,\r_reg_5196_reg[9]_i_1_n_4 ,\r_reg_5196_reg[9]_i_1_n_5 ,\r_reg_5196_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\r_reg_5196_reg[9] [7],1'b0}),
        .O(add_ln1236_1_fu_2555_p2[3:0]),
        .S({\r_reg_5196_reg[9] [8],\r_reg_5196_reg[9] [8],\r_reg_5196[9]_i_2_n_3 ,\r_reg_5196_reg[9] [6]}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1
   (P,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A);
  output [22:0]P;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]A;

  wire [15:0]A;
  wire [22:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4 vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U
       (.A(A),
        .P(P),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4
   (P,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A);
  output [22:0]P;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]A;

  wire [15:0]A;
  wire [22:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:23],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1
   (b_reg_52350,
    \trunc_ln1240_1_reg_5161_reg[8] ,
    \bckgndId_load_read_reg_4897_reg[3] ,
    D,
    add_ln1257_2_fu_3190_p2,
    CO,
    O,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    P,
    Q,
    p_reg_reg,
    p_reg_reg_0,
    zext_ln1259_fu_3239_p1,
    \r_2_reg_5403_reg[7] ,
    \r_2_reg_5403_reg[7]_i_6 ,
    p_reg_reg_i_18__0,
    \g_reg_5202_reg[7] );
  output b_reg_52350;
  output [15:0]\trunc_ln1240_1_reg_5161_reg[8] ;
  output \bckgndId_load_read_reg_4897_reg[3] ;
  output [7:0]D;
  output [8:0]add_ln1257_2_fu_3190_p2;
  output [0:0]CO;
  output [1:0]O;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [22:0]P;
  input [7:0]Q;
  input p_reg_reg;
  input p_reg_reg_0;
  input [7:0]zext_ln1259_fu_3239_p1;
  input \r_2_reg_5403_reg[7] ;
  input [20:0]\r_2_reg_5403_reg[7]_i_6 ;
  input [23:0]p_reg_reg_i_18__0;
  input [8:0]\g_reg_5202_reg[7] ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]O;
  wire [22:0]P;
  wire [7:0]Q;
  wire [8:0]add_ln1257_2_fu_3190_p2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire b_reg_52350;
  wire \bckgndId_load_read_reg_4897_reg[3] ;
  wire [8:0]\g_reg_5202_reg[7] ;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [23:0]p_reg_reg_i_18__0;
  wire \r_2_reg_5403_reg[7] ;
  wire [20:0]\r_2_reg_5403_reg[7]_i_6 ;
  wire [15:0]\trunc_ln1240_1_reg_5161_reg[8] ;
  wire [7:0]zext_ln1259_fu_3239_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6 vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U
       (.CO(CO),
        .D(D),
        .O(O),
        .P(P),
        .Q(Q),
        .add_ln1257_2_fu_3190_p2(add_ln1257_2_fu_3190_p2),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .b_reg_52350(b_reg_52350),
        .\bckgndId_load_read_reg_4897_reg[3] (\bckgndId_load_read_reg_4897_reg[3] ),
        .\g_reg_5202_reg[7] (\g_reg_5202_reg[7] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_i_18__0_0(p_reg_reg_i_18__0),
        .\r_2_reg_5403_reg[7] (\r_2_reg_5403_reg[7] ),
        .\r_2_reg_5403_reg[7]_i_6_0 (\r_2_reg_5403_reg[7]_i_6 ),
        .\trunc_ln1240_1_reg_5161_reg[8] (\trunc_ln1240_1_reg_5161_reg[8] ),
        .zext_ln1259_fu_3239_p1(zext_ln1259_fu_3239_p1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6
   (b_reg_52350,
    \trunc_ln1240_1_reg_5161_reg[8] ,
    \bckgndId_load_read_reg_4897_reg[3] ,
    D,
    add_ln1257_2_fu_3190_p2,
    CO,
    O,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    P,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    zext_ln1259_fu_3239_p1,
    \r_2_reg_5403_reg[7] ,
    \r_2_reg_5403_reg[7]_i_6_0 ,
    p_reg_reg_i_18__0_0,
    \g_reg_5202_reg[7] );
  output b_reg_52350;
  output [15:0]\trunc_ln1240_1_reg_5161_reg[8] ;
  output \bckgndId_load_read_reg_4897_reg[3] ;
  output [7:0]D;
  output [8:0]add_ln1257_2_fu_3190_p2;
  output [0:0]CO;
  output [1:0]O;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [22:0]P;
  input [7:0]Q;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input [7:0]zext_ln1259_fu_3239_p1;
  input \r_2_reg_5403_reg[7] ;
  input [20:0]\r_2_reg_5403_reg[7]_i_6_0 ;
  input [23:0]p_reg_reg_i_18__0_0;
  input [8:0]\g_reg_5202_reg[7] ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]O;
  wire [22:0]P;
  wire [7:0]Q;
  wire [15:8]add_ln1240_2_fu_2573_p2;
  wire [8:0]add_ln1257_2_fu_3190_p2;
  wire [15:8]add_ln1257_3_fu_3196_p2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire b_reg_52350;
  wire \bckgndId_load_read_reg_4897_reg[3] ;
  wire \g_reg_5202[7]_i_3_n_3 ;
  wire [8:0]\g_reg_5202_reg[7] ;
  wire \g_reg_5202_reg[7]_i_2_n_3 ;
  wire \g_reg_5202_reg[7]_i_2_n_4 ;
  wire \g_reg_5202_reg[7]_i_2_n_5 ;
  wire \g_reg_5202_reg[7]_i_2_n_6 ;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_i_17__0_n_6;
  wire [23:0]p_reg_reg_i_18__0_0;
  wire p_reg_reg_i_18__0_n_4;
  wire p_reg_reg_i_18__0_n_5;
  wire p_reg_reg_i_18__0_n_6;
  wire p_reg_reg_i_19__0_n_3;
  wire p_reg_reg_i_19__0_n_4;
  wire p_reg_reg_i_19__0_n_5;
  wire p_reg_reg_i_19__0_n_6;
  wire p_reg_reg_i_20__0_n_3;
  wire p_reg_reg_i_20__0_n_4;
  wire p_reg_reg_i_20__0_n_5;
  wire p_reg_reg_i_20__0_n_6;
  wire p_reg_reg_i_21__0_n_3;
  wire p_reg_reg_i_22__0_n_3;
  wire p_reg_reg_i_23__0_n_3;
  wire p_reg_reg_i_24__0_n_3;
  wire p_reg_reg_i_25__0_n_3;
  wire p_reg_reg_i_26__0_n_3;
  wire p_reg_reg_i_27__0_n_3;
  wire p_reg_reg_i_28__0_n_3;
  wire p_reg_reg_i_29__0_n_3;
  wire p_reg_reg_i_29__0_n_4;
  wire p_reg_reg_i_29__0_n_5;
  wire p_reg_reg_i_29__0_n_6;
  wire p_reg_reg_i_30__0_n_3;
  wire p_reg_reg_i_31__0_n_3;
  wire p_reg_reg_i_32__0_n_3;
  wire p_reg_reg_i_33__0_n_3;
  wire p_reg_reg_i_34__0_n_3;
  wire p_reg_reg_i_35__0_n_3;
  wire p_reg_reg_i_36__0_n_3;
  wire p_reg_reg_i_37_n_3;
  wire p_reg_reg_i_38_n_3;
  wire p_reg_reg_i_39_n_3;
  wire p_reg_reg_i_40_n_3;
  wire p_reg_reg_i_41_n_3;
  wire p_reg_reg_i_42_n_3;
  wire p_reg_reg_i_43_n_3;
  wire p_reg_reg_i_44_n_3;
  wire p_reg_reg_i_45_n_3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \r_2_reg_5403[3]_i_10_n_3 ;
  wire \r_2_reg_5403[3]_i_11_n_3 ;
  wire \r_2_reg_5403[3]_i_12_n_3 ;
  wire \r_2_reg_5403[3]_i_13_n_3 ;
  wire \r_2_reg_5403[3]_i_14_n_3 ;
  wire \r_2_reg_5403[3]_i_15_n_3 ;
  wire \r_2_reg_5403[3]_i_16_n_3 ;
  wire \r_2_reg_5403[3]_i_4_n_3 ;
  wire \r_2_reg_5403[3]_i_5_n_3 ;
  wire \r_2_reg_5403[3]_i_6_n_3 ;
  wire \r_2_reg_5403[3]_i_7_n_3 ;
  wire \r_2_reg_5403[3]_i_9_n_3 ;
  wire \r_2_reg_5403[7]_i_10_n_3 ;
  wire \r_2_reg_5403[7]_i_11_n_3 ;
  wire \r_2_reg_5403[7]_i_12_n_3 ;
  wire \r_2_reg_5403[7]_i_13_n_3 ;
  wire \r_2_reg_5403[7]_i_14_n_3 ;
  wire \r_2_reg_5403[7]_i_15_n_3 ;
  wire \r_2_reg_5403[7]_i_16_n_3 ;
  wire \r_2_reg_5403[7]_i_17_n_3 ;
  wire \r_2_reg_5403[7]_i_19_n_3 ;
  wire \r_2_reg_5403[7]_i_20_n_3 ;
  wire \r_2_reg_5403[7]_i_21_n_3 ;
  wire \r_2_reg_5403[7]_i_22_n_3 ;
  wire \r_2_reg_5403[7]_i_24_n_3 ;
  wire \r_2_reg_5403[7]_i_25_n_3 ;
  wire \r_2_reg_5403[7]_i_26_n_3 ;
  wire \r_2_reg_5403[7]_i_27_n_3 ;
  wire \r_2_reg_5403[7]_i_29_n_3 ;
  wire \r_2_reg_5403[7]_i_30_n_3 ;
  wire \r_2_reg_5403[7]_i_31_n_3 ;
  wire \r_2_reg_5403[7]_i_32_n_3 ;
  wire \r_2_reg_5403[7]_i_33_n_3 ;
  wire \r_2_reg_5403[7]_i_34_n_3 ;
  wire \r_2_reg_5403[7]_i_35_n_3 ;
  wire \r_2_reg_5403[7]_i_36_n_3 ;
  wire \r_2_reg_5403[7]_i_9_n_3 ;
  wire \r_2_reg_5403_reg[3]_i_2_n_3 ;
  wire \r_2_reg_5403_reg[3]_i_2_n_4 ;
  wire \r_2_reg_5403_reg[3]_i_2_n_5 ;
  wire \r_2_reg_5403_reg[3]_i_2_n_6 ;
  wire \r_2_reg_5403_reg[3]_i_3_n_3 ;
  wire \r_2_reg_5403_reg[3]_i_3_n_4 ;
  wire \r_2_reg_5403_reg[3]_i_3_n_5 ;
  wire \r_2_reg_5403_reg[3]_i_3_n_6 ;
  wire \r_2_reg_5403_reg[3]_i_8_n_3 ;
  wire \r_2_reg_5403_reg[3]_i_8_n_4 ;
  wire \r_2_reg_5403_reg[3]_i_8_n_5 ;
  wire \r_2_reg_5403_reg[3]_i_8_n_6 ;
  wire \r_2_reg_5403_reg[7] ;
  wire \r_2_reg_5403_reg[7]_i_18_n_3 ;
  wire \r_2_reg_5403_reg[7]_i_18_n_4 ;
  wire \r_2_reg_5403_reg[7]_i_18_n_5 ;
  wire \r_2_reg_5403_reg[7]_i_18_n_6 ;
  wire \r_2_reg_5403_reg[7]_i_23_n_3 ;
  wire \r_2_reg_5403_reg[7]_i_23_n_4 ;
  wire \r_2_reg_5403_reg[7]_i_23_n_5 ;
  wire \r_2_reg_5403_reg[7]_i_23_n_6 ;
  wire \r_2_reg_5403_reg[7]_i_28_n_3 ;
  wire \r_2_reg_5403_reg[7]_i_28_n_4 ;
  wire \r_2_reg_5403_reg[7]_i_28_n_5 ;
  wire \r_2_reg_5403_reg[7]_i_28_n_6 ;
  wire \r_2_reg_5403_reg[7]_i_4_n_3 ;
  wire \r_2_reg_5403_reg[7]_i_4_n_4 ;
  wire \r_2_reg_5403_reg[7]_i_4_n_5 ;
  wire \r_2_reg_5403_reg[7]_i_4_n_6 ;
  wire \r_2_reg_5403_reg[7]_i_5_n_4 ;
  wire \r_2_reg_5403_reg[7]_i_5_n_5 ;
  wire \r_2_reg_5403_reg[7]_i_5_n_6 ;
  wire [20:0]\r_2_reg_5403_reg[7]_i_6_0 ;
  wire \r_2_reg_5403_reg[7]_i_6_n_3 ;
  wire \r_2_reg_5403_reg[7]_i_6_n_4 ;
  wire \r_2_reg_5403_reg[7]_i_6_n_5 ;
  wire \r_2_reg_5403_reg[7]_i_6_n_6 ;
  wire \r_2_reg_5403_reg[7]_i_8_n_3 ;
  wire \r_2_reg_5403_reg[7]_i_8_n_4 ;
  wire \r_2_reg_5403_reg[7]_i_8_n_5 ;
  wire \r_2_reg_5403_reg[7]_i_8_n_6 ;
  wire [15:0]\trunc_ln1240_1_reg_5161_reg[8] ;
  wire [7:0]zext_ln1259_fu_3239_p1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_17__0_CO_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_17__0_O_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_18__0_O_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_20__0_O_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_29__0_O_UNCONNECTED;
  wire [3:0]\NLW_r_2_reg_5403_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_r_2_reg_5403_reg[3]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_r_2_reg_5403_reg[7]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_r_2_reg_5403_reg[7]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_r_2_reg_5403_reg[7]_i_28_O_UNCONNECTED ;
  wire [3:3]\NLW_r_2_reg_5403_reg[7]_i_5_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_2_reg_5403_reg[7]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_2_reg_5403_reg[7]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_r_2_reg_5403_reg[7]_i_8_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_5202[7]_i_3 
       (.I0(\g_reg_5202_reg[7] [7]),
        .O(\g_reg_5202[7]_i_3_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \g_reg_5202_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\g_reg_5202_reg[7]_i_2_n_3 ,\g_reg_5202_reg[7]_i_2_n_4 ,\g_reg_5202_reg[7]_i_2_n_5 ,\g_reg_5202_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\g_reg_5202_reg[7] [7],1'b0}),
        .O({add_ln1240_2_fu_2573_p2[9:8],O}),
        .S({\g_reg_5202_reg[7] [8],\g_reg_5202_reg[7] [8],\g_reg_5202[7]_i_3_n_3 ,\g_reg_5202_reg[7] [6]}));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\trunc_ln1240_1_reg_5161_reg[8] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(b_reg_52350),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_10__2
       (.I0(O[0]),
        .I1(CO),
        .O(\trunc_ln1240_1_reg_5161_reg[8] [6]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_11__2
       (.I0(\g_reg_5202_reg[7] [5]),
        .I1(CO),
        .O(\trunc_ln1240_1_reg_5161_reg[8] [5]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_12__2
       (.I0(\g_reg_5202_reg[7] [4]),
        .I1(CO),
        .O(\trunc_ln1240_1_reg_5161_reg[8] [4]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_13__2
       (.I0(\g_reg_5202_reg[7] [3]),
        .I1(CO),
        .O(\trunc_ln1240_1_reg_5161_reg[8] [3]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_14__2
       (.I0(\g_reg_5202_reg[7] [2]),
        .I1(CO),
        .O(\trunc_ln1240_1_reg_5161_reg[8] [2]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_15__2
       (.I0(\g_reg_5202_reg[7] [1]),
        .I1(CO),
        .O(\trunc_ln1240_1_reg_5161_reg[8] [1]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_16__2
       (.I0(\g_reg_5202_reg[7] [0]),
        .I1(CO),
        .O(\trunc_ln1240_1_reg_5161_reg[8] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_17__0
       (.CI(p_reg_reg_i_19__0_n_3),
        .CO({NLW_p_reg_reg_i_17__0_CO_UNCONNECTED[3:1],p_reg_reg_i_17__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_17__0_O_UNCONNECTED[3:2],add_ln1240_2_fu_2573_p2[15:14]}),
        .S({1'b0,1'b0,\g_reg_5202_reg[7] [8],\g_reg_5202_reg[7] [8]}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_reg_reg_i_18__0
       (.CI(p_reg_reg_i_20__0_n_3),
        .CO({CO,p_reg_reg_i_18__0_n_4,p_reg_reg_i_18__0_n_5,p_reg_reg_i_18__0_n_6}),
        .CYINIT(1'b0),
        .DI({p_reg_reg_i_21__0_n_3,p_reg_reg_i_22__0_n_3,p_reg_reg_i_23__0_n_3,p_reg_reg_i_24__0_n_3}),
        .O(NLW_p_reg_reg_i_18__0_O_UNCONNECTED[3:0]),
        .S({p_reg_reg_i_25__0_n_3,p_reg_reg_i_26__0_n_3,p_reg_reg_i_27__0_n_3,p_reg_reg_i_28__0_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_19__0
       (.CI(\g_reg_5202_reg[7]_i_2_n_3 ),
        .CO({p_reg_reg_i_19__0_n_3,p_reg_reg_i_19__0_n_4,p_reg_reg_i_19__0_n_5,p_reg_reg_i_19__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1240_2_fu_2573_p2[13:10]),
        .S({\g_reg_5202_reg[7] [8],\g_reg_5202_reg[7] [8],\g_reg_5202_reg[7] [8],\g_reg_5202_reg[7] [8]}));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_1__3
       (.I0(add_ln1240_2_fu_2573_p2[15]),
        .I1(CO),
        .O(\trunc_ln1240_1_reg_5161_reg[8] [15]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_reg_reg_i_20__0
       (.CI(p_reg_reg_i_29__0_n_3),
        .CO({p_reg_reg_i_20__0_n_3,p_reg_reg_i_20__0_n_4,p_reg_reg_i_20__0_n_5,p_reg_reg_i_20__0_n_6}),
        .CYINIT(1'b0),
        .DI({p_reg_reg_i_30__0_n_3,p_reg_reg_i_31__0_n_3,p_reg_reg_i_32__0_n_3,p_reg_reg_i_33__0_n_3}),
        .O(NLW_p_reg_reg_i_20__0_O_UNCONNECTED[3:0]),
        .S({p_reg_reg_i_34__0_n_3,p_reg_reg_i_35__0_n_3,p_reg_reg_i_36__0_n_3,p_reg_reg_i_37_n_3}));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_21__0
       (.I0(p_reg_reg_i_18__0_0[22]),
        .I1(p_reg_reg_i_18__0_0[23]),
        .O(p_reg_reg_i_21__0_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_22__0
       (.I0(p_reg_reg_i_18__0_0[20]),
        .I1(p_reg_reg_i_18__0_0[21]),
        .O(p_reg_reg_i_22__0_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_23__0
       (.I0(p_reg_reg_i_18__0_0[18]),
        .I1(p_reg_reg_i_18__0_0[19]),
        .O(p_reg_reg_i_23__0_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_24__0
       (.I0(p_reg_reg_i_18__0_0[16]),
        .I1(p_reg_reg_i_18__0_0[17]),
        .O(p_reg_reg_i_24__0_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_25__0
       (.I0(p_reg_reg_i_18__0_0[22]),
        .I1(p_reg_reg_i_18__0_0[23]),
        .O(p_reg_reg_i_25__0_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_26__0
       (.I0(p_reg_reg_i_18__0_0[20]),
        .I1(p_reg_reg_i_18__0_0[21]),
        .O(p_reg_reg_i_26__0_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_27__0
       (.I0(p_reg_reg_i_18__0_0[18]),
        .I1(p_reg_reg_i_18__0_0[19]),
        .O(p_reg_reg_i_27__0_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_28__0
       (.I0(p_reg_reg_i_18__0_0[16]),
        .I1(p_reg_reg_i_18__0_0[17]),
        .O(p_reg_reg_i_28__0_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_reg_reg_i_29__0
       (.CI(1'b0),
        .CO({p_reg_reg_i_29__0_n_3,p_reg_reg_i_29__0_n_4,p_reg_reg_i_29__0_n_5,p_reg_reg_i_29__0_n_6}),
        .CYINIT(1'b0),
        .DI({p_reg_reg_i_38_n_3,p_reg_reg_i_39_n_3,p_reg_reg_i_40_n_3,p_reg_reg_i_41_n_3}),
        .O(NLW_p_reg_reg_i_29__0_O_UNCONNECTED[3:0]),
        .S({p_reg_reg_i_42_n_3,p_reg_reg_i_43_n_3,p_reg_reg_i_44_n_3,p_reg_reg_i_45_n_3}));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_2__2
       (.I0(add_ln1240_2_fu_2573_p2[14]),
        .I1(CO),
        .O(\trunc_ln1240_1_reg_5161_reg[8] [14]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_30__0
       (.I0(p_reg_reg_i_18__0_0[14]),
        .I1(p_reg_reg_i_18__0_0[15]),
        .O(p_reg_reg_i_30__0_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_31__0
       (.I0(p_reg_reg_i_18__0_0[12]),
        .I1(p_reg_reg_i_18__0_0[13]),
        .O(p_reg_reg_i_31__0_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_32__0
       (.I0(p_reg_reg_i_18__0_0[10]),
        .I1(p_reg_reg_i_18__0_0[11]),
        .O(p_reg_reg_i_32__0_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_33__0
       (.I0(p_reg_reg_i_18__0_0[8]),
        .I1(p_reg_reg_i_18__0_0[9]),
        .O(p_reg_reg_i_33__0_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_34__0
       (.I0(p_reg_reg_i_18__0_0[14]),
        .I1(p_reg_reg_i_18__0_0[15]),
        .O(p_reg_reg_i_34__0_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_35__0
       (.I0(p_reg_reg_i_18__0_0[12]),
        .I1(p_reg_reg_i_18__0_0[13]),
        .O(p_reg_reg_i_35__0_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_36__0
       (.I0(p_reg_reg_i_18__0_0[10]),
        .I1(p_reg_reg_i_18__0_0[11]),
        .O(p_reg_reg_i_36__0_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_37
       (.I0(p_reg_reg_i_18__0_0[8]),
        .I1(p_reg_reg_i_18__0_0[9]),
        .O(p_reg_reg_i_37_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_38
       (.I0(p_reg_reg_i_18__0_0[6]),
        .I1(p_reg_reg_i_18__0_0[7]),
        .O(p_reg_reg_i_38_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_39
       (.I0(p_reg_reg_i_18__0_0[4]),
        .I1(p_reg_reg_i_18__0_0[5]),
        .O(p_reg_reg_i_39_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_3__2
       (.I0(add_ln1240_2_fu_2573_p2[13]),
        .I1(CO),
        .O(\trunc_ln1240_1_reg_5161_reg[8] [13]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_40
       (.I0(p_reg_reg_i_18__0_0[2]),
        .I1(p_reg_reg_i_18__0_0[3]),
        .O(p_reg_reg_i_40_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_41
       (.I0(p_reg_reg_i_18__0_0[0]),
        .I1(p_reg_reg_i_18__0_0[1]),
        .O(p_reg_reg_i_41_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_42
       (.I0(p_reg_reg_i_18__0_0[6]),
        .I1(p_reg_reg_i_18__0_0[7]),
        .O(p_reg_reg_i_42_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_43
       (.I0(p_reg_reg_i_18__0_0[4]),
        .I1(p_reg_reg_i_18__0_0[5]),
        .O(p_reg_reg_i_43_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_44
       (.I0(p_reg_reg_i_18__0_0[2]),
        .I1(p_reg_reg_i_18__0_0[3]),
        .O(p_reg_reg_i_44_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_45
       (.I0(p_reg_reg_i_18__0_0[0]),
        .I1(p_reg_reg_i_18__0_0[1]),
        .O(p_reg_reg_i_45_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_4__2
       (.I0(add_ln1240_2_fu_2573_p2[12]),
        .I1(CO),
        .O(\trunc_ln1240_1_reg_5161_reg[8] [12]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_5__2
       (.I0(add_ln1240_2_fu_2573_p2[11]),
        .I1(CO),
        .O(\trunc_ln1240_1_reg_5161_reg[8] [11]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_6__2
       (.I0(add_ln1240_2_fu_2573_p2[10]),
        .I1(CO),
        .O(\trunc_ln1240_1_reg_5161_reg[8] [10]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_7__2
       (.I0(add_ln1240_2_fu_2573_p2[9]),
        .I1(CO),
        .O(\trunc_ln1240_1_reg_5161_reg[8] [9]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_8__2
       (.I0(add_ln1240_2_fu_2573_p2[8]),
        .I1(CO),
        .O(\trunc_ln1240_1_reg_5161_reg[8] [8]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_9__2
       (.I0(O[1]),
        .I1(CO),
        .O(\trunc_ln1240_1_reg_5161_reg[8] [7]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r_2_reg_5403[0]_i_1 
       (.I0(zext_ln1259_fu_3239_p1[0]),
        .I1(\r_2_reg_5403_reg[7] ),
        .I2(add_ln1257_3_fu_3196_p2[8]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r_2_reg_5403[1]_i_1 
       (.I0(zext_ln1259_fu_3239_p1[1]),
        .I1(\r_2_reg_5403_reg[7] ),
        .I2(add_ln1257_3_fu_3196_p2[9]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r_2_reg_5403[2]_i_1 
       (.I0(zext_ln1259_fu_3239_p1[2]),
        .I1(\r_2_reg_5403_reg[7] ),
        .I2(add_ln1257_3_fu_3196_p2[10]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r_2_reg_5403[3]_i_1 
       (.I0(zext_ln1259_fu_3239_p1[3]),
        .I1(\r_2_reg_5403_reg[7] ),
        .I2(add_ln1257_3_fu_3196_p2[11]),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[3]_i_10 
       (.I0(p_reg_reg_n_102),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [6]),
        .O(\r_2_reg_5403[3]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[3]_i_11 
       (.I0(p_reg_reg_n_103),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [5]),
        .O(\r_2_reg_5403[3]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[3]_i_12 
       (.I0(p_reg_reg_n_104),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [4]),
        .O(\r_2_reg_5403[3]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[3]_i_13 
       (.I0(p_reg_reg_n_105),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [3]),
        .O(\r_2_reg_5403[3]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[3]_i_14 
       (.I0(p_reg_reg_n_106),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [2]),
        .O(\r_2_reg_5403[3]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[3]_i_15 
       (.I0(p_reg_reg_n_107),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [1]),
        .O(\r_2_reg_5403[3]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[3]_i_16 
       (.I0(p_reg_reg_n_108),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [0]),
        .O(\r_2_reg_5403[3]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[3]_i_4 
       (.I0(p_reg_reg_n_97),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [11]),
        .O(\r_2_reg_5403[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[3]_i_5 
       (.I0(p_reg_reg_n_98),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [10]),
        .O(\r_2_reg_5403[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[3]_i_6 
       (.I0(p_reg_reg_n_99),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [9]),
        .O(\r_2_reg_5403[3]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[3]_i_7 
       (.I0(p_reg_reg_n_100),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [8]),
        .O(\r_2_reg_5403[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[3]_i_9 
       (.I0(p_reg_reg_n_101),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [7]),
        .O(\r_2_reg_5403[3]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r_2_reg_5403[4]_i_1 
       (.I0(zext_ln1259_fu_3239_p1[4]),
        .I1(\r_2_reg_5403_reg[7] ),
        .I2(add_ln1257_3_fu_3196_p2[12]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r_2_reg_5403[5]_i_1 
       (.I0(zext_ln1259_fu_3239_p1[5]),
        .I1(\r_2_reg_5403_reg[7] ),
        .I2(add_ln1257_3_fu_3196_p2[13]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r_2_reg_5403[6]_i_1 
       (.I0(zext_ln1259_fu_3239_p1[6]),
        .I1(\r_2_reg_5403_reg[7] ),
        .I2(add_ln1257_3_fu_3196_p2[14]),
        .O(D[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_10 
       (.I0(p_reg_reg_n_90),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [18]),
        .O(\r_2_reg_5403[7]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_11 
       (.I0(p_reg_reg_n_91),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [17]),
        .O(\r_2_reg_5403[7]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_12 
       (.I0(p_reg_reg_n_92),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [16]),
        .O(\r_2_reg_5403[7]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_13 
       (.I0(p_reg_reg_n_93),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [15]),
        .O(\r_2_reg_5403[7]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_14 
       (.I0(p_reg_reg_n_94),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [14]),
        .O(\r_2_reg_5403[7]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_15 
       (.I0(p_reg_reg_n_95),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [13]),
        .O(\r_2_reg_5403[7]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_16 
       (.I0(p_reg_reg_n_96),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [12]),
        .O(\r_2_reg_5403[7]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_17 
       (.I0(p_reg_reg_n_88),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [20]),
        .O(\r_2_reg_5403[7]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_19 
       (.I0(p_reg_reg_n_93),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [15]),
        .O(\r_2_reg_5403[7]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r_2_reg_5403[7]_i_2 
       (.I0(zext_ln1259_fu_3239_p1[7]),
        .I1(\r_2_reg_5403_reg[7] ),
        .I2(add_ln1257_3_fu_3196_p2[15]),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_20 
       (.I0(p_reg_reg_n_94),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [14]),
        .O(\r_2_reg_5403[7]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_21 
       (.I0(p_reg_reg_n_95),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [13]),
        .O(\r_2_reg_5403[7]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_22 
       (.I0(p_reg_reg_n_96),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [12]),
        .O(\r_2_reg_5403[7]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_24 
       (.I0(p_reg_reg_n_97),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [11]),
        .O(\r_2_reg_5403[7]_i_24_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_25 
       (.I0(p_reg_reg_n_98),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [10]),
        .O(\r_2_reg_5403[7]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_26 
       (.I0(p_reg_reg_n_99),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [9]),
        .O(\r_2_reg_5403[7]_i_26_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_27 
       (.I0(p_reg_reg_n_100),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [8]),
        .O(\r_2_reg_5403[7]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_29 
       (.I0(p_reg_reg_n_101),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [7]),
        .O(\r_2_reg_5403[7]_i_29_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_30 
       (.I0(p_reg_reg_n_102),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [6]),
        .O(\r_2_reg_5403[7]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_31 
       (.I0(p_reg_reg_n_103),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [5]),
        .O(\r_2_reg_5403[7]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_32 
       (.I0(p_reg_reg_n_104),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [4]),
        .O(\r_2_reg_5403[7]_i_32_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_33 
       (.I0(p_reg_reg_n_105),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [3]),
        .O(\r_2_reg_5403[7]_i_33_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_34 
       (.I0(p_reg_reg_n_106),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [2]),
        .O(\r_2_reg_5403[7]_i_34_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_35 
       (.I0(p_reg_reg_n_107),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [1]),
        .O(\r_2_reg_5403[7]_i_35_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_36 
       (.I0(p_reg_reg_n_108),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [0]),
        .O(\r_2_reg_5403[7]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_5403[7]_i_9 
       (.I0(p_reg_reg_n_89),
        .I1(\r_2_reg_5403_reg[7]_i_6_0 [19]),
        .O(\r_2_reg_5403[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \r_2_reg_5403_reg[3]_i_2 
       (.CI(\r_2_reg_5403_reg[3]_i_3_n_3 ),
        .CO({\r_2_reg_5403_reg[3]_i_2_n_3 ,\r_2_reg_5403_reg[3]_i_2_n_4 ,\r_2_reg_5403_reg[3]_i_2_n_5 ,\r_2_reg_5403_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100}),
        .O(add_ln1257_3_fu_3196_p2[11:8]),
        .S({\r_2_reg_5403[3]_i_4_n_3 ,\r_2_reg_5403[3]_i_5_n_3 ,\r_2_reg_5403[3]_i_6_n_3 ,\r_2_reg_5403[3]_i_7_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \r_2_reg_5403_reg[3]_i_3 
       (.CI(\r_2_reg_5403_reg[3]_i_8_n_3 ),
        .CO({\r_2_reg_5403_reg[3]_i_3_n_3 ,\r_2_reg_5403_reg[3]_i_3_n_4 ,\r_2_reg_5403_reg[3]_i_3_n_5 ,\r_2_reg_5403_reg[3]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104}),
        .O(\NLW_r_2_reg_5403_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\r_2_reg_5403[3]_i_9_n_3 ,\r_2_reg_5403[3]_i_10_n_3 ,\r_2_reg_5403[3]_i_11_n_3 ,\r_2_reg_5403[3]_i_12_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \r_2_reg_5403_reg[3]_i_8 
       (.CI(1'b0),
        .CO({\r_2_reg_5403_reg[3]_i_8_n_3 ,\r_2_reg_5403_reg[3]_i_8_n_4 ,\r_2_reg_5403_reg[3]_i_8_n_5 ,\r_2_reg_5403_reg[3]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .O(\NLW_r_2_reg_5403_reg[3]_i_8_O_UNCONNECTED [3:0]),
        .S({\r_2_reg_5403[3]_i_13_n_3 ,\r_2_reg_5403[3]_i_14_n_3 ,\r_2_reg_5403[3]_i_15_n_3 ,\r_2_reg_5403[3]_i_16_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \r_2_reg_5403_reg[7]_i_18 
       (.CI(\r_2_reg_5403_reg[7]_i_23_n_3 ),
        .CO({\r_2_reg_5403_reg[7]_i_18_n_3 ,\r_2_reg_5403_reg[7]_i_18_n_4 ,\r_2_reg_5403_reg[7]_i_18_n_5 ,\r_2_reg_5403_reg[7]_i_18_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100}),
        .O(\NLW_r_2_reg_5403_reg[7]_i_18_O_UNCONNECTED [3:0]),
        .S({\r_2_reg_5403[7]_i_24_n_3 ,\r_2_reg_5403[7]_i_25_n_3 ,\r_2_reg_5403[7]_i_26_n_3 ,\r_2_reg_5403[7]_i_27_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \r_2_reg_5403_reg[7]_i_23 
       (.CI(\r_2_reg_5403_reg[7]_i_28_n_3 ),
        .CO({\r_2_reg_5403_reg[7]_i_23_n_3 ,\r_2_reg_5403_reg[7]_i_23_n_4 ,\r_2_reg_5403_reg[7]_i_23_n_5 ,\r_2_reg_5403_reg[7]_i_23_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104}),
        .O(\NLW_r_2_reg_5403_reg[7]_i_23_O_UNCONNECTED [3:0]),
        .S({\r_2_reg_5403[7]_i_29_n_3 ,\r_2_reg_5403[7]_i_30_n_3 ,\r_2_reg_5403[7]_i_31_n_3 ,\r_2_reg_5403[7]_i_32_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \r_2_reg_5403_reg[7]_i_28 
       (.CI(1'b0),
        .CO({\r_2_reg_5403_reg[7]_i_28_n_3 ,\r_2_reg_5403_reg[7]_i_28_n_4 ,\r_2_reg_5403_reg[7]_i_28_n_5 ,\r_2_reg_5403_reg[7]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .O(\NLW_r_2_reg_5403_reg[7]_i_28_O_UNCONNECTED [3:0]),
        .S({\r_2_reg_5403[7]_i_33_n_3 ,\r_2_reg_5403[7]_i_34_n_3 ,\r_2_reg_5403[7]_i_35_n_3 ,\r_2_reg_5403[7]_i_36_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \r_2_reg_5403_reg[7]_i_4 
       (.CI(\r_2_reg_5403_reg[7]_i_8_n_3 ),
        .CO({\r_2_reg_5403_reg[7]_i_4_n_3 ,\r_2_reg_5403_reg[7]_i_4_n_4 ,\r_2_reg_5403_reg[7]_i_4_n_5 ,\r_2_reg_5403_reg[7]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92}),
        .O(add_ln1257_2_fu_3190_p2[3:0]),
        .S({\r_2_reg_5403[7]_i_9_n_3 ,\r_2_reg_5403[7]_i_10_n_3 ,\r_2_reg_5403[7]_i_11_n_3 ,\r_2_reg_5403[7]_i_12_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \r_2_reg_5403_reg[7]_i_5 
       (.CI(\r_2_reg_5403_reg[3]_i_2_n_3 ),
        .CO({\NLW_r_2_reg_5403_reg[7]_i_5_CO_UNCONNECTED [3],\r_2_reg_5403_reg[7]_i_5_n_4 ,\r_2_reg_5403_reg[7]_i_5_n_5 ,\r_2_reg_5403_reg[7]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96}),
        .O(add_ln1257_3_fu_3196_p2[15:12]),
        .S({\r_2_reg_5403[7]_i_13_n_3 ,\r_2_reg_5403[7]_i_14_n_3 ,\r_2_reg_5403[7]_i_15_n_3 ,\r_2_reg_5403[7]_i_16_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \r_2_reg_5403_reg[7]_i_6 
       (.CI(\r_2_reg_5403_reg[7]_i_4_n_3 ),
        .CO({\r_2_reg_5403_reg[7]_i_6_n_3 ,\r_2_reg_5403_reg[7]_i_6_n_4 ,\r_2_reg_5403_reg[7]_i_6_n_5 ,\r_2_reg_5403_reg[7]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_88}),
        .O(add_ln1257_2_fu_3190_p2[7:4]),
        .S({p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,\r_2_reg_5403[7]_i_17_n_3 }));
  CARRY4 \r_2_reg_5403_reg[7]_i_7 
       (.CI(\r_2_reg_5403_reg[7]_i_6_n_3 ),
        .CO({\NLW_r_2_reg_5403_reg[7]_i_7_CO_UNCONNECTED [3:1],add_ln1257_2_fu_3190_p2[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_r_2_reg_5403_reg[7]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \r_2_reg_5403_reg[7]_i_8 
       (.CI(\r_2_reg_5403_reg[7]_i_18_n_3 ),
        .CO({\r_2_reg_5403_reg[7]_i_8_n_3 ,\r_2_reg_5403_reg[7]_i_8_n_4 ,\r_2_reg_5403_reg[7]_i_8_n_5 ,\r_2_reg_5403_reg[7]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96}),
        .O(\NLW_r_2_reg_5403_reg[7]_i_8_O_UNCONNECTED [3:0]),
        .S({\r_2_reg_5403[7]_i_19_n_3 ,\r_2_reg_5403[7]_i_20_n_3 ,\r_2_reg_5403[7]_i_21_n_3 ,\r_2_reg_5403[7]_i_22_n_3 }));
  LUT5 #(
    .INIT(32'h10100010)) 
    \tmp_13_reg_5156[23]_i_1 
       (.I0(\bckgndId_load_read_reg_4897_reg[3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_reg_reg_0),
        .I4(p_reg_reg_1),
        .O(b_reg_52350));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \xCount_V_3[9]_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(\bckgndId_load_read_reg_4897_reg[3] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1
   (D,
    icmp_ln1261_fu_3316_p2,
    b_reg_52350,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg,
    P,
    Q);
  output [16:0]D;
  output icmp_ln1261_fu_3316_p2;
  input b_reg_52350;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg;
  input [22:0]P;
  input [15:0]Q;

  wire [16:0]D;
  wire [22:0]P;
  wire [15:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire b_reg_52350;
  wire icmp_ln1261_fu_3316_p2;
  wire [15:0]p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8 vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .b_reg_52350(b_reg_52350),
        .icmp_ln1261_fu_3316_p2(icmp_ln1261_fu_3316_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8
   (D,
    icmp_ln1261_fu_3316_p2,
    b_reg_52350,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg_0,
    P,
    Q);
  output [16:0]D;
  output icmp_ln1261_fu_3316_p2;
  input b_reg_52350;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [22:0]P;
  input [15:0]Q;

  wire [16:0]D;
  wire [22:0]P;
  wire [15:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire b_reg_52350;
  wire icmp_ln1261_fu_3316_p2;
  wire \icmp_ln1261_reg_5393[0]_i_2_n_3 ;
  wire [15:0]p_reg_reg_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \u_reg_5383[13]_i_2_n_3 ;
  wire \u_reg_5383[13]_i_3_n_3 ;
  wire \u_reg_5383[13]_i_4_n_3 ;
  wire \u_reg_5383[13]_i_5_n_3 ;
  wire \u_reg_5383[15]_i_2_n_3 ;
  wire \u_reg_5383[1]_i_2_n_3 ;
  wire \u_reg_5383[1]_i_3_n_3 ;
  wire \u_reg_5383[1]_i_4_n_3 ;
  wire \u_reg_5383[5]_i_2_n_3 ;
  wire \u_reg_5383[5]_i_3_n_3 ;
  wire \u_reg_5383[5]_i_4_n_3 ;
  wire \u_reg_5383[5]_i_5_n_3 ;
  wire \u_reg_5383[9]_i_2_n_3 ;
  wire \u_reg_5383[9]_i_3_n_3 ;
  wire \u_reg_5383[9]_i_4_n_3 ;
  wire \u_reg_5383[9]_i_5_n_3 ;
  wire \u_reg_5383_reg[13]_i_1_n_3 ;
  wire \u_reg_5383_reg[13]_i_1_n_4 ;
  wire \u_reg_5383_reg[13]_i_1_n_5 ;
  wire \u_reg_5383_reg[13]_i_1_n_6 ;
  wire \u_reg_5383_reg[15]_i_1_n_4 ;
  wire \u_reg_5383_reg[15]_i_1_n_6 ;
  wire \u_reg_5383_reg[1]_i_1_n_3 ;
  wire \u_reg_5383_reg[1]_i_1_n_4 ;
  wire \u_reg_5383_reg[1]_i_1_n_5 ;
  wire \u_reg_5383_reg[1]_i_1_n_6 ;
  wire \u_reg_5383_reg[5]_i_1_n_3 ;
  wire \u_reg_5383_reg[5]_i_1_n_4 ;
  wire \u_reg_5383_reg[5]_i_1_n_5 ;
  wire \u_reg_5383_reg[5]_i_1_n_6 ;
  wire \u_reg_5383_reg[9]_i_1_n_3 ;
  wire \u_reg_5383_reg[9]_i_1_n_4 ;
  wire \u_reg_5383_reg[9]_i_1_n_5 ;
  wire \u_reg_5383_reg[9]_i_1_n_6 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_u_reg_5383_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_u_reg_5383_reg[15]_i_1_O_UNCONNECTED ;
  wire [1:0]\NLW_u_reg_5383_reg[1]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \icmp_ln1261_reg_5393[0]_i_1 
       (.I0(D[15]),
        .I1(D[14]),
        .I2(\icmp_ln1261_reg_5393[0]_i_2_n_3 ),
        .I3(\u_reg_5383_reg[15]_i_1_n_4 ),
        .O(icmp_ln1261_fu_3316_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1261_reg_5393[0]_i_2 
       (.I0(D[8]),
        .I1(D[9]),
        .I2(D[10]),
        .I3(D[11]),
        .I4(D[12]),
        .I5(D[13]),
        .O(\icmp_ln1261_reg_5393[0]_i_2_n_3 ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(b_reg_52350),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5383[13]_i_2 
       (.I0(p_reg_reg_n_87),
        .I1(Q[14]),
        .O(\u_reg_5383[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5383[13]_i_3 
       (.I0(p_reg_reg_n_88),
        .I1(Q[13]),
        .O(\u_reg_5383[13]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5383[13]_i_4 
       (.I0(p_reg_reg_n_89),
        .I1(Q[12]),
        .O(\u_reg_5383[13]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5383[13]_i_5 
       (.I0(p_reg_reg_n_90),
        .I1(Q[11]),
        .O(\u_reg_5383[13]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5383[15]_i_2 
       (.I0(p_reg_reg_n_86),
        .I1(Q[15]),
        .O(\u_reg_5383[15]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_5383[16]_i_1 
       (.I0(\u_reg_5383_reg[15]_i_1_n_4 ),
        .O(D[16]));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5383[1]_i_2 
       (.I0(p_reg_reg_n_99),
        .I1(Q[2]),
        .O(\u_reg_5383[1]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5383[1]_i_3 
       (.I0(p_reg_reg_n_100),
        .I1(Q[1]),
        .O(\u_reg_5383[1]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5383[1]_i_4 
       (.I0(p_reg_reg_n_101),
        .I1(Q[0]),
        .O(\u_reg_5383[1]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5383[5]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(Q[6]),
        .O(\u_reg_5383[5]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5383[5]_i_3 
       (.I0(p_reg_reg_n_96),
        .I1(Q[5]),
        .O(\u_reg_5383[5]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5383[5]_i_4 
       (.I0(p_reg_reg_n_97),
        .I1(Q[4]),
        .O(\u_reg_5383[5]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5383[5]_i_5 
       (.I0(p_reg_reg_n_98),
        .I1(Q[3]),
        .O(\u_reg_5383[5]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5383[9]_i_2 
       (.I0(p_reg_reg_n_91),
        .I1(Q[10]),
        .O(\u_reg_5383[9]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5383[9]_i_3 
       (.I0(p_reg_reg_n_92),
        .I1(Q[9]),
        .O(\u_reg_5383[9]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5383[9]_i_4 
       (.I0(p_reg_reg_n_93),
        .I1(Q[8]),
        .O(\u_reg_5383[9]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5383[9]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(Q[7]),
        .O(\u_reg_5383[9]_i_5_n_3 ));
  CARRY4 \u_reg_5383_reg[13]_i_1 
       (.CI(\u_reg_5383_reg[9]_i_1_n_3 ),
        .CO({\u_reg_5383_reg[13]_i_1_n_3 ,\u_reg_5383_reg[13]_i_1_n_4 ,\u_reg_5383_reg[13]_i_1_n_5 ,\u_reg_5383_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90}),
        .O(D[13:10]),
        .S({\u_reg_5383[13]_i_2_n_3 ,\u_reg_5383[13]_i_3_n_3 ,\u_reg_5383[13]_i_4_n_3 ,\u_reg_5383[13]_i_5_n_3 }));
  CARRY4 \u_reg_5383_reg[15]_i_1 
       (.CI(\u_reg_5383_reg[13]_i_1_n_3 ),
        .CO({\NLW_u_reg_5383_reg[15]_i_1_CO_UNCONNECTED [3],\u_reg_5383_reg[15]_i_1_n_4 ,\NLW_u_reg_5383_reg[15]_i_1_CO_UNCONNECTED [1],\u_reg_5383_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,p_reg_reg_n_86}),
        .O({\NLW_u_reg_5383_reg[15]_i_1_O_UNCONNECTED [3:2],D[15:14]}),
        .S({1'b0,1'b1,p_reg_reg_n_85,\u_reg_5383[15]_i_2_n_3 }));
  CARRY4 \u_reg_5383_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\u_reg_5383_reg[1]_i_1_n_3 ,\u_reg_5383_reg[1]_i_1_n_4 ,\u_reg_5383_reg[1]_i_1_n_5 ,\u_reg_5383_reg[1]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,1'b0}),
        .O({D[1:0],\NLW_u_reg_5383_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\u_reg_5383[1]_i_2_n_3 ,\u_reg_5383[1]_i_3_n_3 ,\u_reg_5383[1]_i_4_n_3 ,p_reg_reg_n_102}));
  CARRY4 \u_reg_5383_reg[5]_i_1 
       (.CI(\u_reg_5383_reg[1]_i_1_n_3 ),
        .CO({\u_reg_5383_reg[5]_i_1_n_3 ,\u_reg_5383_reg[5]_i_1_n_4 ,\u_reg_5383_reg[5]_i_1_n_5 ,\u_reg_5383_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98}),
        .O(D[5:2]),
        .S({\u_reg_5383[5]_i_2_n_3 ,\u_reg_5383[5]_i_3_n_3 ,\u_reg_5383[5]_i_4_n_3 ,\u_reg_5383[5]_i_5_n_3 }));
  CARRY4 \u_reg_5383_reg[9]_i_1 
       (.CI(\u_reg_5383_reg[5]_i_1_n_3 ),
        .CO({\u_reg_5383_reg[9]_i_1_n_3 ,\u_reg_5383_reg[9]_i_1_n_4 ,\u_reg_5383_reg[9]_i_1_n_5 ,\u_reg_5383_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94}),
        .O(D[9:6]),
        .S({\u_reg_5383[9]_i_2_n_3 ,\u_reg_5383[9]_i_3_n_3 ,\u_reg_5383[9]_i_4_n_3 ,\u_reg_5383[9]_i_5_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    p_reg_reg,
    p_reg_reg_0,
    phi_mul_fu_494_reg);
  output [10:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;
  input [15:0]p_reg_reg;
  input [15:0]p_reg_reg_0;
  input [15:0]phi_mul_fu_494_reg;

  wire [15:0]B;
  wire [10:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [15:0]phi_mul_fu_494_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1 vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U
       (.B(B),
        .D(D),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .phi_mul_fu_494_reg(phi_mul_fu_494_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    p_reg_reg_0,
    p_reg_reg_1,
    phi_mul_fu_494_reg);
  output [10:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;
  input [15:0]p_reg_reg_0;
  input [15:0]p_reg_reg_1;
  input [15:0]phi_mul_fu_494_reg;

  wire [15:0]B;
  wire [10:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire p_reg_reg_i_17_n_10;
  wire p_reg_reg_i_17_n_4;
  wire p_reg_reg_i_17_n_5;
  wire p_reg_reg_i_17_n_6;
  wire p_reg_reg_i_17_n_7;
  wire p_reg_reg_i_17_n_8;
  wire p_reg_reg_i_17_n_9;
  wire p_reg_reg_i_18_n_10;
  wire p_reg_reg_i_18_n_3;
  wire p_reg_reg_i_18_n_4;
  wire p_reg_reg_i_18_n_5;
  wire p_reg_reg_i_18_n_6;
  wire p_reg_reg_i_18_n_7;
  wire p_reg_reg_i_18_n_8;
  wire p_reg_reg_i_18_n_9;
  wire p_reg_reg_i_19_n_10;
  wire p_reg_reg_i_19_n_3;
  wire p_reg_reg_i_19_n_4;
  wire p_reg_reg_i_19_n_5;
  wire p_reg_reg_i_19_n_6;
  wire p_reg_reg_i_19_n_7;
  wire p_reg_reg_i_19_n_8;
  wire p_reg_reg_i_19_n_9;
  wire p_reg_reg_i_20_n_10;
  wire p_reg_reg_i_20_n_3;
  wire p_reg_reg_i_20_n_4;
  wire p_reg_reg_i_20_n_5;
  wire p_reg_reg_i_20_n_6;
  wire p_reg_reg_i_20_n_7;
  wire p_reg_reg_i_20_n_8;
  wire p_reg_reg_i_20_n_9;
  wire p_reg_reg_i_21_n_3;
  wire p_reg_reg_i_22_n_3;
  wire p_reg_reg_i_23_n_3;
  wire p_reg_reg_i_24_n_3;
  wire p_reg_reg_i_25_n_3;
  wire p_reg_reg_i_26_n_3;
  wire p_reg_reg_i_27_n_3;
  wire p_reg_reg_i_28_n_3;
  wire p_reg_reg_i_29_n_3;
  wire p_reg_reg_i_30_n_3;
  wire p_reg_reg_i_31_n_3;
  wire p_reg_reg_i_32_n_3;
  wire p_reg_reg_i_33_n_3;
  wire p_reg_reg_i_34_n_3;
  wire p_reg_reg_i_35_n_3;
  wire p_reg_reg_i_36_n_3;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire [15:0]phi_mul_fu_494_reg;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_p_reg_reg_i_17_CO_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_17_n_7,p_reg_reg_i_17_n_8,p_reg_reg_i_17_n_9,p_reg_reg_i_17_n_10,p_reg_reg_i_18_n_7,p_reg_reg_i_18_n_8,p_reg_reg_i_18_n_9,p_reg_reg_i_18_n_10,p_reg_reg_i_19_n_7,p_reg_reg_i_19_n_8,p_reg_reg_i_19_n_9,p_reg_reg_i_19_n_10,p_reg_reg_i_20_n_7,p_reg_reg_i_20_n_8,p_reg_reg_i_20_n_9,p_reg_reg_i_20_n_10}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],D,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_reg_reg_i_17
       (.CI(p_reg_reg_i_18_n_3),
        .CO({NLW_p_reg_reg_i_17_CO_UNCONNECTED[3],p_reg_reg_i_17_n_4,p_reg_reg_i_17_n_5,p_reg_reg_i_17_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_fu_494_reg[14:12]}),
        .O({p_reg_reg_i_17_n_7,p_reg_reg_i_17_n_8,p_reg_reg_i_17_n_9,p_reg_reg_i_17_n_10}),
        .S({p_reg_reg_i_21_n_3,p_reg_reg_i_22_n_3,p_reg_reg_i_23_n_3,p_reg_reg_i_24_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_reg_reg_i_18
       (.CI(p_reg_reg_i_19_n_3),
        .CO({p_reg_reg_i_18_n_3,p_reg_reg_i_18_n_4,p_reg_reg_i_18_n_5,p_reg_reg_i_18_n_6}),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_494_reg[11:8]),
        .O({p_reg_reg_i_18_n_7,p_reg_reg_i_18_n_8,p_reg_reg_i_18_n_9,p_reg_reg_i_18_n_10}),
        .S({p_reg_reg_i_25_n_3,p_reg_reg_i_26_n_3,p_reg_reg_i_27_n_3,p_reg_reg_i_28_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_reg_reg_i_19
       (.CI(p_reg_reg_i_20_n_3),
        .CO({p_reg_reg_i_19_n_3,p_reg_reg_i_19_n_4,p_reg_reg_i_19_n_5,p_reg_reg_i_19_n_6}),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_494_reg[7:4]),
        .O({p_reg_reg_i_19_n_7,p_reg_reg_i_19_n_8,p_reg_reg_i_19_n_9,p_reg_reg_i_19_n_10}),
        .S({p_reg_reg_i_29_n_3,p_reg_reg_i_30_n_3,p_reg_reg_i_31_n_3,p_reg_reg_i_32_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_reg_reg_i_20
       (.CI(1'b0),
        .CO({p_reg_reg_i_20_n_3,p_reg_reg_i_20_n_4,p_reg_reg_i_20_n_5,p_reg_reg_i_20_n_6}),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_494_reg[3:0]),
        .O({p_reg_reg_i_20_n_7,p_reg_reg_i_20_n_8,p_reg_reg_i_20_n_9,p_reg_reg_i_20_n_10}),
        .S({p_reg_reg_i_33_n_3,p_reg_reg_i_34_n_3,p_reg_reg_i_35_n_3,p_reg_reg_i_36_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_21
       (.I0(p_reg_reg_1[15]),
        .I1(phi_mul_fu_494_reg[15]),
        .O(p_reg_reg_i_21_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_22
       (.I0(phi_mul_fu_494_reg[14]),
        .I1(p_reg_reg_1[14]),
        .O(p_reg_reg_i_22_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_23
       (.I0(phi_mul_fu_494_reg[13]),
        .I1(p_reg_reg_1[13]),
        .O(p_reg_reg_i_23_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_24
       (.I0(phi_mul_fu_494_reg[12]),
        .I1(p_reg_reg_1[12]),
        .O(p_reg_reg_i_24_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_25
       (.I0(phi_mul_fu_494_reg[11]),
        .I1(p_reg_reg_1[11]),
        .O(p_reg_reg_i_25_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_26
       (.I0(phi_mul_fu_494_reg[10]),
        .I1(p_reg_reg_1[10]),
        .O(p_reg_reg_i_26_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_27
       (.I0(phi_mul_fu_494_reg[9]),
        .I1(p_reg_reg_1[9]),
        .O(p_reg_reg_i_27_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_28
       (.I0(phi_mul_fu_494_reg[8]),
        .I1(p_reg_reg_1[8]),
        .O(p_reg_reg_i_28_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_29
       (.I0(phi_mul_fu_494_reg[7]),
        .I1(p_reg_reg_1[7]),
        .O(p_reg_reg_i_29_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_30
       (.I0(phi_mul_fu_494_reg[6]),
        .I1(p_reg_reg_1[6]),
        .O(p_reg_reg_i_30_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_31
       (.I0(phi_mul_fu_494_reg[5]),
        .I1(p_reg_reg_1[5]),
        .O(p_reg_reg_i_31_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_32
       (.I0(phi_mul_fu_494_reg[4]),
        .I1(p_reg_reg_1[4]),
        .O(p_reg_reg_i_32_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_33
       (.I0(phi_mul_fu_494_reg[3]),
        .I1(p_reg_reg_1[3]),
        .O(p_reg_reg_i_33_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_34
       (.I0(phi_mul_fu_494_reg[2]),
        .I1(p_reg_reg_1[2]),
        .O(p_reg_reg_i_34_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_35
       (.I0(phi_mul_fu_494_reg[1]),
        .I1(p_reg_reg_1[1]),
        .O(p_reg_reg_i_35_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_36
       (.I0(phi_mul_fu_494_reg[0]),
        .I1(p_reg_reg_1[0]),
        .O(p_reg_reg_i_36_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1
   (p_reg_tmp_reg,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A);
  output [8:0]p_reg_tmp_reg;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [10:0]A;

  wire [10:0]A;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [8:0]p_reg_tmp_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_16 vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U
       (.A(A),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_tmp_reg_0(p_reg_tmp_reg));
endmodule

(* ORIG_REF_NAME = "vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_4
   (p_reg_tmp_reg,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A);
  output [8:0]p_reg_tmp_reg;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [10:0]A;

  wire [10:0]A;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [8:0]p_reg_tmp_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_15 vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U
       (.A(A),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_tmp_reg_0(p_reg_tmp_reg));
endmodule

(* ORIG_REF_NAME = "vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_5
   (P,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A);
  output [8:0]P;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [10:0]A;

  wire [10:0]A;
  wire [8:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2 vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U
       (.A(A),
        .P(P),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2
   (P,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A);
  output [8:0]P;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [10:0]A;

  wire [10:0]A;
  wire [8:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_tmp_reg_n_100;
  wire p_reg_tmp_reg_n_101;
  wire p_reg_tmp_reg_n_102;
  wire p_reg_tmp_reg_n_103;
  wire p_reg_tmp_reg_n_104;
  wire p_reg_tmp_reg_n_105;
  wire p_reg_tmp_reg_n_106;
  wire p_reg_tmp_reg_n_107;
  wire p_reg_tmp_reg_n_108;
  wire p_reg_tmp_reg_n_95;
  wire p_reg_tmp_reg_n_96;
  wire p_reg_tmp_reg_n_97;
  wire p_reg_tmp_reg_n_98;
  wire p_reg_tmp_reg_n_99;
  wire NLW_p_reg_tmp_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_tmp_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_tmp_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_tmp_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_p_reg_tmp_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_tmp_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_tmp_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_tmp_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_tmp_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_tmp_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_tmp_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_tmp_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_tmp_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_tmp_reg_P_UNCONNECTED[47:23],P,p_reg_tmp_reg_n_95,p_reg_tmp_reg_n_96,p_reg_tmp_reg_n_97,p_reg_tmp_reg_n_98,p_reg_tmp_reg_n_99,p_reg_tmp_reg_n_100,p_reg_tmp_reg_n_101,p_reg_tmp_reg_n_102,p_reg_tmp_reg_n_103,p_reg_tmp_reg_n_104,p_reg_tmp_reg_n_105,p_reg_tmp_reg_n_106,p_reg_tmp_reg_n_107,p_reg_tmp_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_tmp_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_tmp_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_tmp_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_tmp_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_15
   (p_reg_tmp_reg_0,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A);
  output [8:0]p_reg_tmp_reg_0;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [10:0]A;

  wire [10:0]A;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [8:0]p_reg_tmp_reg_0;
  wire p_reg_tmp_reg_n_100;
  wire p_reg_tmp_reg_n_101;
  wire p_reg_tmp_reg_n_102;
  wire p_reg_tmp_reg_n_103;
  wire p_reg_tmp_reg_n_104;
  wire p_reg_tmp_reg_n_105;
  wire p_reg_tmp_reg_n_106;
  wire p_reg_tmp_reg_n_107;
  wire p_reg_tmp_reg_n_108;
  wire p_reg_tmp_reg_n_95;
  wire p_reg_tmp_reg_n_96;
  wire p_reg_tmp_reg_n_97;
  wire p_reg_tmp_reg_n_98;
  wire p_reg_tmp_reg_n_99;
  wire NLW_p_reg_tmp_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_tmp_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_tmp_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_tmp_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_p_reg_tmp_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_tmp_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_tmp_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_tmp_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_tmp_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_tmp_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_tmp_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_tmp_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_tmp_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_tmp_reg_P_UNCONNECTED[47:23],p_reg_tmp_reg_0,p_reg_tmp_reg_n_95,p_reg_tmp_reg_n_96,p_reg_tmp_reg_n_97,p_reg_tmp_reg_n_98,p_reg_tmp_reg_n_99,p_reg_tmp_reg_n_100,p_reg_tmp_reg_n_101,p_reg_tmp_reg_n_102,p_reg_tmp_reg_n_103,p_reg_tmp_reg_n_104,p_reg_tmp_reg_n_105,p_reg_tmp_reg_n_106,p_reg_tmp_reg_n_107,p_reg_tmp_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_tmp_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_tmp_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_tmp_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_tmp_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_16
   (p_reg_tmp_reg_0,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A);
  output [8:0]p_reg_tmp_reg_0;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [10:0]A;

  wire [10:0]A;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [8:0]p_reg_tmp_reg_0;
  wire p_reg_tmp_reg_n_100;
  wire p_reg_tmp_reg_n_101;
  wire p_reg_tmp_reg_n_102;
  wire p_reg_tmp_reg_n_103;
  wire p_reg_tmp_reg_n_104;
  wire p_reg_tmp_reg_n_105;
  wire p_reg_tmp_reg_n_106;
  wire p_reg_tmp_reg_n_107;
  wire p_reg_tmp_reg_n_108;
  wire p_reg_tmp_reg_n_95;
  wire p_reg_tmp_reg_n_96;
  wire p_reg_tmp_reg_n_97;
  wire p_reg_tmp_reg_n_98;
  wire p_reg_tmp_reg_n_99;
  wire NLW_p_reg_tmp_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_tmp_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_tmp_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_tmp_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_p_reg_tmp_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_tmp_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_tmp_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_tmp_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_tmp_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_tmp_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_tmp_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_tmp_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_tmp_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_tmp_reg_P_UNCONNECTED[47:23],p_reg_tmp_reg_0,p_reg_tmp_reg_n_95,p_reg_tmp_reg_n_96,p_reg_tmp_reg_n_97,p_reg_tmp_reg_n_98,p_reg_tmp_reg_n_99,p_reg_tmp_reg_n_100,p_reg_tmp_reg_n_101,p_reg_tmp_reg_n_102,p_reg_tmp_reg_n_103,p_reg_tmp_reg_n_104,p_reg_tmp_reg_n_105,p_reg_tmp_reg_n_106,p_reg_tmp_reg_n_107,p_reg_tmp_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_tmp_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_tmp_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_tmp_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_tmp_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1
   (p_reg_reg,
    A,
    CO,
    add_ln1244_2_fu_2693_p2,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    Q,
    \b_reg_5235_reg[9] );
  output [20:0]p_reg_reg;
  output [15:0]A;
  output [0:0]CO;
  output [9:0]add_ln1244_2_fu_2693_p2;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [23:0]Q;
  input [8:0]\b_reg_5235_reg[9] ;

  wire [15:0]A;
  wire [0:0]CO;
  wire [23:0]Q;
  wire [9:0]add_ln1244_2_fu_2693_p2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [8:0]\b_reg_5235_reg[9] ;
  wire [20:0]p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7 vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U
       (.A(A),
        .CO(CO),
        .Q(Q),
        .add_ln1244_2_fu_2693_p2(add_ln1244_2_fu_2693_p2),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\b_reg_5235_reg[9] (\b_reg_5235_reg[9] ),
        .p_reg_reg_0(p_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7
   (p_reg_reg_0,
    A,
    CO,
    add_ln1244_2_fu_2693_p2,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    Q,
    \b_reg_5235_reg[9] );
  output [20:0]p_reg_reg_0;
  output [15:0]A;
  output [0:0]CO;
  output [9:0]add_ln1244_2_fu_2693_p2;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [23:0]Q;
  input [8:0]\b_reg_5235_reg[9] ;

  wire [15:0]A;
  wire [0:0]CO;
  wire [23:0]Q;
  wire [9:0]add_ln1244_2_fu_2693_p2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \b_reg_5235[9]_i_2_n_3 ;
  wire \b_reg_5235_reg[13]_i_1_n_3 ;
  wire \b_reg_5235_reg[13]_i_1_n_4 ;
  wire \b_reg_5235_reg[13]_i_1_n_5 ;
  wire \b_reg_5235_reg[13]_i_1_n_6 ;
  wire \b_reg_5235_reg[15]_i_2_n_6 ;
  wire [8:0]\b_reg_5235_reg[9] ;
  wire \b_reg_5235_reg[9]_i_1_n_3 ;
  wire \b_reg_5235_reg[9]_i_1_n_4 ;
  wire \b_reg_5235_reg[9]_i_1_n_5 ;
  wire \b_reg_5235_reg[9]_i_1_n_6 ;
  wire m_reg_reg_i_17_n_4;
  wire m_reg_reg_i_17_n_5;
  wire m_reg_reg_i_17_n_6;
  wire m_reg_reg_i_18_n_3;
  wire m_reg_reg_i_18_n_4;
  wire m_reg_reg_i_18_n_5;
  wire m_reg_reg_i_18_n_6;
  wire m_reg_reg_i_19_n_3;
  wire m_reg_reg_i_20_n_3;
  wire m_reg_reg_i_21_n_3;
  wire m_reg_reg_i_22_n_3;
  wire m_reg_reg_i_23_n_3;
  wire m_reg_reg_i_24_n_3;
  wire m_reg_reg_i_25_n_3;
  wire m_reg_reg_i_26_n_3;
  wire m_reg_reg_i_27_n_3;
  wire m_reg_reg_i_27_n_4;
  wire m_reg_reg_i_27_n_5;
  wire m_reg_reg_i_27_n_6;
  wire m_reg_reg_i_28_n_3;
  wire m_reg_reg_i_29_n_3;
  wire m_reg_reg_i_30_n_3;
  wire m_reg_reg_i_31_n_3;
  wire m_reg_reg_i_32_n_3;
  wire m_reg_reg_i_33_n_3;
  wire m_reg_reg_i_34_n_3;
  wire m_reg_reg_i_35_n_3;
  wire m_reg_reg_i_36_n_3;
  wire m_reg_reg_i_37_n_3;
  wire m_reg_reg_i_38_n_3;
  wire m_reg_reg_i_39_n_3;
  wire m_reg_reg_i_40_n_3;
  wire m_reg_reg_i_41_n_3;
  wire m_reg_reg_i_42_n_3;
  wire m_reg_reg_i_43_n_3;
  wire [20:0]p_reg_reg_0;
  wire [3:1]\NLW_b_reg_5235_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_b_reg_5235_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_m_reg_reg_i_17_O_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_i_18_O_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_i_27_O_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \b_reg_5235[9]_i_2 
       (.I0(\b_reg_5235_reg[9] [7]),
        .O(\b_reg_5235[9]_i_2_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \b_reg_5235_reg[13]_i_1 
       (.CI(\b_reg_5235_reg[9]_i_1_n_3 ),
        .CO({\b_reg_5235_reg[13]_i_1_n_3 ,\b_reg_5235_reg[13]_i_1_n_4 ,\b_reg_5235_reg[13]_i_1_n_5 ,\b_reg_5235_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1244_2_fu_2693_p2[7:4]),
        .S({\b_reg_5235_reg[9] [8],\b_reg_5235_reg[9] [8],\b_reg_5235_reg[9] [8],\b_reg_5235_reg[9] [8]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \b_reg_5235_reg[15]_i_2 
       (.CI(\b_reg_5235_reg[13]_i_1_n_3 ),
        .CO({\NLW_b_reg_5235_reg[15]_i_2_CO_UNCONNECTED [3:1],\b_reg_5235_reg[15]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_reg_5235_reg[15]_i_2_O_UNCONNECTED [3:2],add_ln1244_2_fu_2693_p2[9:8]}),
        .S({1'b0,1'b0,\b_reg_5235_reg[9] [8],\b_reg_5235_reg[9] [8]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \b_reg_5235_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\b_reg_5235_reg[9]_i_1_n_3 ,\b_reg_5235_reg[9]_i_1_n_4 ,\b_reg_5235_reg[9]_i_1_n_5 ,\b_reg_5235_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\b_reg_5235_reg[9] [7],1'b0}),
        .O(add_ln1244_2_fu_2693_p2[3:0]),
        .S({\b_reg_5235_reg[9] [8],\b_reg_5235_reg[9] [8],\b_reg_5235[9]_i_2_n_3 ,\b_reg_5235_reg[9] [6]}));
  LUT2 #(
    .INIT(4'h2)) 
    m_reg_reg_i_1
       (.I0(add_ln1244_2_fu_2693_p2[9]),
        .I1(CO),
        .O(A[15]));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_10
       (.I0(add_ln1244_2_fu_2693_p2[0]),
        .I1(CO),
        .O(A[6]));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_11
       (.I0(\b_reg_5235_reg[9] [5]),
        .I1(CO),
        .O(A[5]));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_12
       (.I0(\b_reg_5235_reg[9] [4]),
        .I1(CO),
        .O(A[4]));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_13
       (.I0(\b_reg_5235_reg[9] [3]),
        .I1(CO),
        .O(A[3]));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_14
       (.I0(\b_reg_5235_reg[9] [2]),
        .I1(CO),
        .O(A[2]));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_15
       (.I0(\b_reg_5235_reg[9] [1]),
        .I1(CO),
        .O(A[1]));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_16
       (.I0(\b_reg_5235_reg[9] [0]),
        .I1(CO),
        .O(A[0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 m_reg_reg_i_17
       (.CI(m_reg_reg_i_18_n_3),
        .CO({CO,m_reg_reg_i_17_n_4,m_reg_reg_i_17_n_5,m_reg_reg_i_17_n_6}),
        .CYINIT(1'b0),
        .DI({m_reg_reg_i_19_n_3,m_reg_reg_i_20_n_3,m_reg_reg_i_21_n_3,m_reg_reg_i_22_n_3}),
        .O(NLW_m_reg_reg_i_17_O_UNCONNECTED[3:0]),
        .S({m_reg_reg_i_23_n_3,m_reg_reg_i_24_n_3,m_reg_reg_i_25_n_3,m_reg_reg_i_26_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 m_reg_reg_i_18
       (.CI(m_reg_reg_i_27_n_3),
        .CO({m_reg_reg_i_18_n_3,m_reg_reg_i_18_n_4,m_reg_reg_i_18_n_5,m_reg_reg_i_18_n_6}),
        .CYINIT(1'b0),
        .DI({m_reg_reg_i_28_n_3,m_reg_reg_i_29_n_3,m_reg_reg_i_30_n_3,m_reg_reg_i_31_n_3}),
        .O(NLW_m_reg_reg_i_18_O_UNCONNECTED[3:0]),
        .S({m_reg_reg_i_32_n_3,m_reg_reg_i_33_n_3,m_reg_reg_i_34_n_3,m_reg_reg_i_35_n_3}));
  LUT2 #(
    .INIT(4'h2)) 
    m_reg_reg_i_19
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(m_reg_reg_i_19_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    m_reg_reg_i_2
       (.I0(add_ln1244_2_fu_2693_p2[8]),
        .I1(CO),
        .O(A[14]));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_20
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(m_reg_reg_i_20_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_21
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(m_reg_reg_i_21_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_22
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(m_reg_reg_i_22_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_23
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(m_reg_reg_i_23_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_24
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(m_reg_reg_i_24_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_25
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(m_reg_reg_i_25_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_26
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(m_reg_reg_i_26_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 m_reg_reg_i_27
       (.CI(1'b0),
        .CO({m_reg_reg_i_27_n_3,m_reg_reg_i_27_n_4,m_reg_reg_i_27_n_5,m_reg_reg_i_27_n_6}),
        .CYINIT(1'b0),
        .DI({m_reg_reg_i_36_n_3,m_reg_reg_i_37_n_3,m_reg_reg_i_38_n_3,m_reg_reg_i_39_n_3}),
        .O(NLW_m_reg_reg_i_27_O_UNCONNECTED[3:0]),
        .S({m_reg_reg_i_40_n_3,m_reg_reg_i_41_n_3,m_reg_reg_i_42_n_3,m_reg_reg_i_43_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_28
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(m_reg_reg_i_28_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_29
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(m_reg_reg_i_29_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    m_reg_reg_i_3
       (.I0(add_ln1244_2_fu_2693_p2[7]),
        .I1(CO),
        .O(A[13]));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_30
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(m_reg_reg_i_30_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_31
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(m_reg_reg_i_31_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_32
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(m_reg_reg_i_32_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_33
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(m_reg_reg_i_33_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_34
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(m_reg_reg_i_34_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_35
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(m_reg_reg_i_35_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_36
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(m_reg_reg_i_36_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_37
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(m_reg_reg_i_37_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_38
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(m_reg_reg_i_38_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_39
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(m_reg_reg_i_39_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    m_reg_reg_i_4
       (.I0(add_ln1244_2_fu_2693_p2[6]),
        .I1(CO),
        .O(A[12]));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_40
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(m_reg_reg_i_40_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_41
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(m_reg_reg_i_41_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_42
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(m_reg_reg_i_42_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_43
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(m_reg_reg_i_43_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    m_reg_reg_i_5
       (.I0(add_ln1244_2_fu_2693_p2[5]),
        .I1(CO),
        .O(A[11]));
  LUT2 #(
    .INIT(4'h2)) 
    m_reg_reg_i_6
       (.I0(add_ln1244_2_fu_2693_p2[4]),
        .I1(CO),
        .O(A[10]));
  LUT2 #(
    .INIT(4'h2)) 
    m_reg_reg_i_7
       (.I0(add_ln1244_2_fu_2693_p2[3]),
        .I1(CO),
        .O(A[9]));
  LUT2 #(
    .INIT(4'h2)) 
    m_reg_reg_i_8
       (.I0(add_ln1244_2_fu_2693_p2[2]),
        .I1(CO),
        .O(A[8]));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_9
       (.I0(add_ln1244_2_fu_2693_p2[1]),
        .I1(CO),
        .O(A[7]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:21],p_reg_reg_0}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1
   (tpgSinTableArray_ce0,
    D,
    p_reg_reg,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    out,
    ap_enable_reg_pp0_iter15,
    p_reg_reg_0,
    p_reg_reg_1,
    \add_ln1314_reg_5450_reg[7] ,
    \add_ln1314_reg_5450_reg[4] ,
    \add_ln1314_reg_5450_reg[5] );
  output tpgSinTableArray_ce0;
  output [7:0]D;
  output [5:0]p_reg_reg;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [19:0]out;
  input ap_enable_reg_pp0_iter15;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input \add_ln1314_reg_5450_reg[7] ;
  input \add_ln1314_reg_5450_reg[4] ;
  input \add_ln1314_reg_5450_reg[5] ;

  wire [7:0]D;
  wire \add_ln1314_reg_5450_reg[4] ;
  wire \add_ln1314_reg_5450_reg[5] ;
  wire \add_ln1314_reg_5450_reg[7] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter15;
  wire [19:0]out;
  wire [5:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire tpgSinTableArray_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10 vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U
       (.D(D),
        .O(p_reg_reg[0]),
        .\add_ln1314_reg_5450_reg[4] (\add_ln1314_reg_5450_reg[4] ),
        .\add_ln1314_reg_5450_reg[5] (\add_ln1314_reg_5450_reg[5] ),
        .\add_ln1314_reg_5450_reg[7] (\add_ln1314_reg_5450_reg[7] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .out(out),
        .p_reg_reg_0(p_reg_reg[4:1]),
        .p_reg_reg_1(p_reg_reg[5]),
        .p_reg_reg_2(p_reg_reg_0),
        .p_reg_reg_3(p_reg_reg_1),
        .tpgSinTableArray_ce0(tpgSinTableArray_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10
   (tpgSinTableArray_ce0,
    D,
    O,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    out,
    ap_enable_reg_pp0_iter15,
    p_reg_reg_2,
    p_reg_reg_3,
    \add_ln1314_reg_5450_reg[7] ,
    \add_ln1314_reg_5450_reg[4] ,
    \add_ln1314_reg_5450_reg[5] );
  output tpgSinTableArray_ce0;
  output [7:0]D;
  output [0:0]O;
  output [3:0]p_reg_reg_0;
  output [0:0]p_reg_reg_1;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [19:0]out;
  input ap_enable_reg_pp0_iter15;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input \add_ln1314_reg_5450_reg[7] ;
  input \add_ln1314_reg_5450_reg[4] ;
  input \add_ln1314_reg_5450_reg[5] ;

  wire [7:0]D;
  wire [0:0]O;
  wire \add_ln1314_reg_5450[3]_i_10_n_3 ;
  wire \add_ln1314_reg_5450[3]_i_11_n_3 ;
  wire \add_ln1314_reg_5450[3]_i_12_n_3 ;
  wire \add_ln1314_reg_5450[3]_i_14_n_3 ;
  wire \add_ln1314_reg_5450[3]_i_15_n_3 ;
  wire \add_ln1314_reg_5450[3]_i_16_n_3 ;
  wire \add_ln1314_reg_5450[3]_i_17_n_3 ;
  wire \add_ln1314_reg_5450[3]_i_19_n_3 ;
  wire \add_ln1314_reg_5450[3]_i_20_n_3 ;
  wire \add_ln1314_reg_5450[3]_i_21_n_3 ;
  wire \add_ln1314_reg_5450[3]_i_22_n_3 ;
  wire \add_ln1314_reg_5450[3]_i_23_n_3 ;
  wire \add_ln1314_reg_5450[3]_i_24_n_3 ;
  wire \add_ln1314_reg_5450[3]_i_25_n_3 ;
  wire \add_ln1314_reg_5450[3]_i_4_n_3 ;
  wire \add_ln1314_reg_5450[3]_i_5_n_3 ;
  wire \add_ln1314_reg_5450[3]_i_6_n_3 ;
  wire \add_ln1314_reg_5450[3]_i_7_n_3 ;
  wire \add_ln1314_reg_5450[3]_i_9_n_3 ;
  wire \add_ln1314_reg_5450[4]_i_4_n_3 ;
  wire \add_ln1314_reg_5450[4]_i_5_n_3 ;
  wire \add_ln1314_reg_5450[4]_i_6_n_3 ;
  wire \add_ln1314_reg_5450[4]_i_7_n_3 ;
  wire \add_ln1314_reg_5450[7]_i_4_n_3 ;
  wire \add_ln1314_reg_5450[7]_i_5_n_3 ;
  wire \add_ln1314_reg_5450[7]_i_6_n_3 ;
  wire \add_ln1314_reg_5450[7]_i_7_n_3 ;
  wire \add_ln1314_reg_5450_reg[3]_i_13_n_3 ;
  wire \add_ln1314_reg_5450_reg[3]_i_13_n_4 ;
  wire \add_ln1314_reg_5450_reg[3]_i_13_n_5 ;
  wire \add_ln1314_reg_5450_reg[3]_i_13_n_6 ;
  wire \add_ln1314_reg_5450_reg[3]_i_18_n_3 ;
  wire \add_ln1314_reg_5450_reg[3]_i_18_n_4 ;
  wire \add_ln1314_reg_5450_reg[3]_i_18_n_5 ;
  wire \add_ln1314_reg_5450_reg[3]_i_18_n_6 ;
  wire \add_ln1314_reg_5450_reg[3]_i_2_n_3 ;
  wire \add_ln1314_reg_5450_reg[3]_i_2_n_4 ;
  wire \add_ln1314_reg_5450_reg[3]_i_2_n_5 ;
  wire \add_ln1314_reg_5450_reg[3]_i_2_n_6 ;
  wire \add_ln1314_reg_5450_reg[3]_i_3_n_3 ;
  wire \add_ln1314_reg_5450_reg[3]_i_3_n_4 ;
  wire \add_ln1314_reg_5450_reg[3]_i_3_n_5 ;
  wire \add_ln1314_reg_5450_reg[3]_i_3_n_6 ;
  wire \add_ln1314_reg_5450_reg[3]_i_8_n_3 ;
  wire \add_ln1314_reg_5450_reg[3]_i_8_n_4 ;
  wire \add_ln1314_reg_5450_reg[3]_i_8_n_5 ;
  wire \add_ln1314_reg_5450_reg[3]_i_8_n_6 ;
  wire \add_ln1314_reg_5450_reg[4] ;
  wire \add_ln1314_reg_5450_reg[4]_i_2_n_3 ;
  wire \add_ln1314_reg_5450_reg[4]_i_2_n_4 ;
  wire \add_ln1314_reg_5450_reg[4]_i_2_n_5 ;
  wire \add_ln1314_reg_5450_reg[4]_i_2_n_6 ;
  wire \add_ln1314_reg_5450_reg[5] ;
  wire \add_ln1314_reg_5450_reg[7] ;
  wire \add_ln1314_reg_5450_reg[7]_i_2_n_5 ;
  wire \add_ln1314_reg_5450_reg[7]_i_2_n_6 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter15;
  wire [19:0]out;
  wire [3:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [26:25]sub_ln1311_fu_3375_p2;
  wire tmp_24_fu_3368_p3;
  wire tpgSinTableArray_ce0;
  wire [3:0]\NLW_add_ln1314_reg_5450_reg[3]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln1314_reg_5450_reg[3]_i_18_O_UNCONNECTED ;
  wire [2:0]\NLW_add_ln1314_reg_5450_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln1314_reg_5450_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln1314_reg_5450_reg[3]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln1314_reg_5450_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln1314_reg_5450_reg[7]_i_2_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln1314_reg_5450[0]_i_1 
       (.I0(O),
        .I1(tmp_24_fu_3368_p3),
        .I2(p_reg_reg_n_89),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h2EE2)) 
    \add_ln1314_reg_5450[1]_i_1 
       (.I0(p_reg_reg_n_88),
        .I1(tmp_24_fu_3368_p3),
        .I2(p_reg_reg_0[0]),
        .I3(O),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h03AAFCAA)) 
    \add_ln1314_reg_5450[2]_i_1 
       (.I0(p_reg_reg_n_87),
        .I1(O),
        .I2(p_reg_reg_0[0]),
        .I3(tmp_24_fu_3368_p3),
        .I4(p_reg_reg_0[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0003AAAAFFFCAAAA)) 
    \add_ln1314_reg_5450[3]_i_1 
       (.I0(p_reg_reg_n_86),
        .I1(p_reg_reg_0[0]),
        .I2(O),
        .I3(p_reg_reg_0[1]),
        .I4(tmp_24_fu_3368_p3),
        .I5(p_reg_reg_0[2]),
        .O(D[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[3]_i_10 
       (.I0(p_reg_reg_n_94),
        .O(\add_ln1314_reg_5450[3]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[3]_i_11 
       (.I0(p_reg_reg_n_95),
        .O(\add_ln1314_reg_5450[3]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[3]_i_12 
       (.I0(p_reg_reg_n_96),
        .O(\add_ln1314_reg_5450[3]_i_12_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[3]_i_14 
       (.I0(p_reg_reg_n_97),
        .O(\add_ln1314_reg_5450[3]_i_14_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[3]_i_15 
       (.I0(p_reg_reg_n_98),
        .O(\add_ln1314_reg_5450[3]_i_15_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[3]_i_16 
       (.I0(p_reg_reg_n_99),
        .O(\add_ln1314_reg_5450[3]_i_16_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[3]_i_17 
       (.I0(p_reg_reg_n_100),
        .O(\add_ln1314_reg_5450[3]_i_17_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[3]_i_19 
       (.I0(p_reg_reg_n_101),
        .O(\add_ln1314_reg_5450[3]_i_19_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[3]_i_20 
       (.I0(p_reg_reg_n_102),
        .O(\add_ln1314_reg_5450[3]_i_20_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[3]_i_21 
       (.I0(p_reg_reg_n_103),
        .O(\add_ln1314_reg_5450[3]_i_21_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[3]_i_22 
       (.I0(p_reg_reg_n_104),
        .O(\add_ln1314_reg_5450[3]_i_22_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[3]_i_23 
       (.I0(p_reg_reg_n_105),
        .O(\add_ln1314_reg_5450[3]_i_23_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[3]_i_24 
       (.I0(p_reg_reg_n_106),
        .O(\add_ln1314_reg_5450[3]_i_24_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[3]_i_25 
       (.I0(p_reg_reg_n_107),
        .O(\add_ln1314_reg_5450[3]_i_25_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[3]_i_4 
       (.I0(p_reg_reg_n_89),
        .O(\add_ln1314_reg_5450[3]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[3]_i_5 
       (.I0(p_reg_reg_n_90),
        .O(\add_ln1314_reg_5450[3]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[3]_i_6 
       (.I0(p_reg_reg_n_91),
        .O(\add_ln1314_reg_5450[3]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[3]_i_7 
       (.I0(p_reg_reg_n_92),
        .O(\add_ln1314_reg_5450[3]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[3]_i_9 
       (.I0(p_reg_reg_n_93),
        .O(\add_ln1314_reg_5450[3]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'hFC035555)) 
    \add_ln1314_reg_5450[4]_i_1 
       (.I0(p_reg_reg_n_85),
        .I1(p_reg_reg_0[2]),
        .I2(\add_ln1314_reg_5450_reg[4] ),
        .I3(p_reg_reg_0[3]),
        .I4(tmp_24_fu_3368_p3),
        .O(D[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[4]_i_4 
       (.I0(p_reg_reg_n_85),
        .O(\add_ln1314_reg_5450[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[4]_i_5 
       (.I0(p_reg_reg_n_86),
        .O(\add_ln1314_reg_5450[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[4]_i_6 
       (.I0(p_reg_reg_n_87),
        .O(\add_ln1314_reg_5450[4]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[4]_i_7 
       (.I0(p_reg_reg_n_88),
        .O(\add_ln1314_reg_5450[4]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h99990FF0)) 
    \add_ln1314_reg_5450[5]_i_1 
       (.I0(p_reg_reg_1),
        .I1(\add_ln1314_reg_5450_reg[5] ),
        .I2(p_reg_reg_n_84),
        .I3(p_reg_reg_n_85),
        .I4(tmp_24_fu_3368_p3),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h660F66F066F066F0)) 
    \add_ln1314_reg_5450[6]_i_1 
       (.I0(sub_ln1311_fu_3375_p2[25]),
        .I1(\add_ln1314_reg_5450_reg[7] ),
        .I2(p_reg_reg_n_83),
        .I3(tmp_24_fu_3368_p3),
        .I4(p_reg_reg_n_84),
        .I5(p_reg_reg_n_85),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hA9A900FFA9A9FF00)) 
    \add_ln1314_reg_5450[7]_i_1 
       (.I0(sub_ln1311_fu_3375_p2[26]),
        .I1(sub_ln1311_fu_3375_p2[25]),
        .I2(\add_ln1314_reg_5450_reg[7] ),
        .I3(p_reg_reg_n_82),
        .I4(tmp_24_fu_3368_p3),
        .I5(\add_ln1314_reg_5450[7]_i_4_n_3 ),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h7F)) 
    \add_ln1314_reg_5450[7]_i_4 
       (.I0(p_reg_reg_n_84),
        .I1(p_reg_reg_n_85),
        .I2(p_reg_reg_n_83),
        .O(\add_ln1314_reg_5450[7]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[7]_i_5 
       (.I0(p_reg_reg_n_82),
        .O(\add_ln1314_reg_5450[7]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[7]_i_6 
       (.I0(p_reg_reg_n_83),
        .O(\add_ln1314_reg_5450[7]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1314_reg_5450[7]_i_7 
       (.I0(p_reg_reg_n_84),
        .O(\add_ln1314_reg_5450[7]_i_7_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1314_reg_5450_reg[3]_i_13 
       (.CI(\add_ln1314_reg_5450_reg[3]_i_18_n_3 ),
        .CO({\add_ln1314_reg_5450_reg[3]_i_13_n_3 ,\add_ln1314_reg_5450_reg[3]_i_13_n_4 ,\add_ln1314_reg_5450_reg[3]_i_13_n_5 ,\add_ln1314_reg_5450_reg[3]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln1314_reg_5450_reg[3]_i_13_O_UNCONNECTED [3:0]),
        .S({\add_ln1314_reg_5450[3]_i_19_n_3 ,\add_ln1314_reg_5450[3]_i_20_n_3 ,\add_ln1314_reg_5450[3]_i_21_n_3 ,\add_ln1314_reg_5450[3]_i_22_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1314_reg_5450_reg[3]_i_18 
       (.CI(1'b0),
        .CO({\add_ln1314_reg_5450_reg[3]_i_18_n_3 ,\add_ln1314_reg_5450_reg[3]_i_18_n_4 ,\add_ln1314_reg_5450_reg[3]_i_18_n_5 ,\add_ln1314_reg_5450_reg[3]_i_18_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_add_ln1314_reg_5450_reg[3]_i_18_O_UNCONNECTED [3:0]),
        .S({\add_ln1314_reg_5450[3]_i_23_n_3 ,\add_ln1314_reg_5450[3]_i_24_n_3 ,\add_ln1314_reg_5450[3]_i_25_n_3 ,p_reg_reg_n_108}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1314_reg_5450_reg[3]_i_2 
       (.CI(\add_ln1314_reg_5450_reg[3]_i_3_n_3 ),
        .CO({\add_ln1314_reg_5450_reg[3]_i_2_n_3 ,\add_ln1314_reg_5450_reg[3]_i_2_n_4 ,\add_ln1314_reg_5450_reg[3]_i_2_n_5 ,\add_ln1314_reg_5450_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({O,\NLW_add_ln1314_reg_5450_reg[3]_i_2_O_UNCONNECTED [2:0]}),
        .S({\add_ln1314_reg_5450[3]_i_4_n_3 ,\add_ln1314_reg_5450[3]_i_5_n_3 ,\add_ln1314_reg_5450[3]_i_6_n_3 ,\add_ln1314_reg_5450[3]_i_7_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1314_reg_5450_reg[3]_i_3 
       (.CI(\add_ln1314_reg_5450_reg[3]_i_8_n_3 ),
        .CO({\add_ln1314_reg_5450_reg[3]_i_3_n_3 ,\add_ln1314_reg_5450_reg[3]_i_3_n_4 ,\add_ln1314_reg_5450_reg[3]_i_3_n_5 ,\add_ln1314_reg_5450_reg[3]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln1314_reg_5450_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\add_ln1314_reg_5450[3]_i_9_n_3 ,\add_ln1314_reg_5450[3]_i_10_n_3 ,\add_ln1314_reg_5450[3]_i_11_n_3 ,\add_ln1314_reg_5450[3]_i_12_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1314_reg_5450_reg[3]_i_8 
       (.CI(\add_ln1314_reg_5450_reg[3]_i_13_n_3 ),
        .CO({\add_ln1314_reg_5450_reg[3]_i_8_n_3 ,\add_ln1314_reg_5450_reg[3]_i_8_n_4 ,\add_ln1314_reg_5450_reg[3]_i_8_n_5 ,\add_ln1314_reg_5450_reg[3]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln1314_reg_5450_reg[3]_i_8_O_UNCONNECTED [3:0]),
        .S({\add_ln1314_reg_5450[3]_i_14_n_3 ,\add_ln1314_reg_5450[3]_i_15_n_3 ,\add_ln1314_reg_5450[3]_i_16_n_3 ,\add_ln1314_reg_5450[3]_i_17_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1314_reg_5450_reg[4]_i_2 
       (.CI(\add_ln1314_reg_5450_reg[3]_i_2_n_3 ),
        .CO({\add_ln1314_reg_5450_reg[4]_i_2_n_3 ,\add_ln1314_reg_5450_reg[4]_i_2_n_4 ,\add_ln1314_reg_5450_reg[4]_i_2_n_5 ,\add_ln1314_reg_5450_reg[4]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_reg_reg_0),
        .S({\add_ln1314_reg_5450[4]_i_4_n_3 ,\add_ln1314_reg_5450[4]_i_5_n_3 ,\add_ln1314_reg_5450[4]_i_6_n_3 ,\add_ln1314_reg_5450[4]_i_7_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1314_reg_5450_reg[7]_i_2 
       (.CI(\add_ln1314_reg_5450_reg[4]_i_2_n_3 ),
        .CO({\NLW_add_ln1314_reg_5450_reg[7]_i_2_CO_UNCONNECTED [3:2],\add_ln1314_reg_5450_reg[7]_i_2_n_5 ,\add_ln1314_reg_5450_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln1314_reg_5450_reg[7]_i_2_O_UNCONNECTED [3],sub_ln1311_fu_3375_p2,p_reg_reg_1}),
        .S({1'b0,\add_ln1314_reg_5450[7]_i_5_n_3 ,\add_ln1314_reg_5450[7]_i_6_n_3 ,\add_ln1314_reg_5450[7]_i_7_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({out[19],out[19],out[19],out[19],out[19],out[19],out[19],out[19],out[19],out[19],out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(tpgSinTableArray_ce0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],tmp_24_fu_3368_p3,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h8A)) 
    p_reg_reg_i_1
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(p_reg_reg_2),
        .I2(p_reg_reg_3),
        .O(tpgSinTableArray_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mux_53_32_1_1
   (D,
    \trunc_ln1236_1_reg_5151_reg[8]_i_5 ,
    S,
    \trunc_ln1236_1_reg_5151_reg[8]_i_3 ,
    \trunc_ln1236_1_reg_5151_reg[8]_i_3_0 ,
    \trunc_ln1236_1_reg_5151_reg[8]_i_3_1 ,
    \trunc_ln1236_1_reg_5151_reg[8]_i_3_2 ,
    \trunc_ln1236_1_reg_5151_reg[8]_i_3_3 ,
    \trunc_ln1236_1_reg_5151_reg[8]_i_3_4 ,
    dout,
    DOADO,
    \trunc_ln1236_1_reg_5151_reg[8] ,
    \trunc_ln1236_1_reg_5151_reg[7] ,
    \trunc_ln1236_1_reg_5151_reg[8]_0 ,
    \trunc_ln1236_1_reg_5151_reg[7]_0 );
  output [8:0]D;
  output \trunc_ln1236_1_reg_5151_reg[8]_i_5 ;
  output [2:0]S;
  output [3:0]\trunc_ln1236_1_reg_5151_reg[8]_i_3 ;
  output [3:0]\trunc_ln1236_1_reg_5151_reg[8]_i_3_0 ;
  output [3:0]\trunc_ln1236_1_reg_5151_reg[8]_i_3_1 ;
  output [3:0]\trunc_ln1236_1_reg_5151_reg[8]_i_3_2 ;
  output [3:0]\trunc_ln1236_1_reg_5151_reg[8]_i_3_3 ;
  output [1:0]\trunc_ln1236_1_reg_5151_reg[8]_i_3_4 ;
  input [2:0]dout;
  input [7:0]DOADO;
  input [7:0]\trunc_ln1236_1_reg_5151_reg[8] ;
  input [7:0]\trunc_ln1236_1_reg_5151_reg[7] ;
  input [8:0]\trunc_ln1236_1_reg_5151_reg[8]_0 ;
  input [7:0]\trunc_ln1236_1_reg_5151_reg[7]_0 ;

  wire [8:0]D;
  wire [7:0]DOADO;
  wire [2:0]S;
  wire [2:0]dout;
  wire \trunc_ln1236_1_reg_5151[0]_i_2_n_3 ;
  wire \trunc_ln1236_1_reg_5151[1]_i_2_n_3 ;
  wire \trunc_ln1236_1_reg_5151[2]_i_2_n_3 ;
  wire \trunc_ln1236_1_reg_5151[3]_i_2_n_3 ;
  wire \trunc_ln1236_1_reg_5151[4]_i_2_n_3 ;
  wire \trunc_ln1236_1_reg_5151[5]_i_2_n_3 ;
  wire \trunc_ln1236_1_reg_5151[6]_i_2_n_3 ;
  wire [7:0]\trunc_ln1236_1_reg_5151_reg[7] ;
  wire [7:0]\trunc_ln1236_1_reg_5151_reg[7]_0 ;
  wire [7:0]\trunc_ln1236_1_reg_5151_reg[8] ;
  wire [8:0]\trunc_ln1236_1_reg_5151_reg[8]_0 ;
  wire [3:0]\trunc_ln1236_1_reg_5151_reg[8]_i_3 ;
  wire [3:0]\trunc_ln1236_1_reg_5151_reg[8]_i_3_0 ;
  wire [3:0]\trunc_ln1236_1_reg_5151_reg[8]_i_3_1 ;
  wire [3:0]\trunc_ln1236_1_reg_5151_reg[8]_i_3_2 ;
  wire [3:0]\trunc_ln1236_1_reg_5151_reg[8]_i_3_3 ;
  wire [1:0]\trunc_ln1236_1_reg_5151_reg[8]_i_3_4 ;
  wire \trunc_ln1236_1_reg_5151_reg[8]_i_5 ;

  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[13]_i_2 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3_1 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[13]_i_3 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3_1 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[13]_i_4 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3_1 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[13]_i_5 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3_1 [0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[17]_i_2 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3_2 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[17]_i_3 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3_2 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[17]_i_4 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3_2 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[17]_i_5 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3_2 [0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[1]_i_2 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[1]_i_3 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \tmp_13_reg_5156[1]_i_5 
       (.I0(\trunc_ln1236_1_reg_5151[6]_i_2_n_3 ),
        .I1(dout[0]),
        .I2(dout[2]),
        .I3(dout[1]),
        .I4(DOADO[6]),
        .I5(\trunc_ln1236_1_reg_5151_reg[8] [6]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[21]_i_2 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3_3 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[21]_i_3 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3_3 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[21]_i_4 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3_3 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[21]_i_5 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3_3 [0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[23]_i_3 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3_4 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[23]_i_4 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3_4 [0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[5]_i_2 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[5]_i_3 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[5]_i_4 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[5]_i_5 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3 [0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[9]_i_2 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3_0 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[9]_i_3 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3_0 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[9]_i_4 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3_0 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_13_reg_5156[9]_i_5 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_3_0 [0]));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1236_1_reg_5151[0]_i_1 
       (.I0(\trunc_ln1236_1_reg_5151[0]_i_2_n_3 ),
        .I1(dout[0]),
        .I2(dout[2]),
        .I3(dout[1]),
        .I4(DOADO[0]),
        .I5(\trunc_ln1236_1_reg_5151_reg[8] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1236_1_reg_5151[0]_i_2 
       (.I0(dout[0]),
        .I1(dout[1]),
        .I2(\trunc_ln1236_1_reg_5151_reg[7] [0]),
        .I3(\trunc_ln1236_1_reg_5151_reg[8]_0 [0]),
        .I4(dout[2]),
        .I5(\trunc_ln1236_1_reg_5151_reg[7]_0 [0]),
        .O(\trunc_ln1236_1_reg_5151[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1236_1_reg_5151[1]_i_1 
       (.I0(\trunc_ln1236_1_reg_5151[1]_i_2_n_3 ),
        .I1(dout[0]),
        .I2(dout[2]),
        .I3(dout[1]),
        .I4(DOADO[1]),
        .I5(\trunc_ln1236_1_reg_5151_reg[8] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1236_1_reg_5151[1]_i_2 
       (.I0(dout[0]),
        .I1(dout[1]),
        .I2(\trunc_ln1236_1_reg_5151_reg[7] [1]),
        .I3(\trunc_ln1236_1_reg_5151_reg[8]_0 [1]),
        .I4(dout[2]),
        .I5(\trunc_ln1236_1_reg_5151_reg[7]_0 [1]),
        .O(\trunc_ln1236_1_reg_5151[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1236_1_reg_5151[2]_i_1 
       (.I0(\trunc_ln1236_1_reg_5151[2]_i_2_n_3 ),
        .I1(dout[0]),
        .I2(dout[2]),
        .I3(dout[1]),
        .I4(DOADO[2]),
        .I5(\trunc_ln1236_1_reg_5151_reg[8] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1236_1_reg_5151[2]_i_2 
       (.I0(dout[0]),
        .I1(dout[1]),
        .I2(\trunc_ln1236_1_reg_5151_reg[7] [2]),
        .I3(\trunc_ln1236_1_reg_5151_reg[8]_0 [2]),
        .I4(dout[2]),
        .I5(\trunc_ln1236_1_reg_5151_reg[7]_0 [2]),
        .O(\trunc_ln1236_1_reg_5151[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1236_1_reg_5151[3]_i_1 
       (.I0(\trunc_ln1236_1_reg_5151[3]_i_2_n_3 ),
        .I1(dout[0]),
        .I2(dout[2]),
        .I3(dout[1]),
        .I4(DOADO[3]),
        .I5(\trunc_ln1236_1_reg_5151_reg[8] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1236_1_reg_5151[3]_i_2 
       (.I0(dout[0]),
        .I1(dout[1]),
        .I2(\trunc_ln1236_1_reg_5151_reg[7] [3]),
        .I3(\trunc_ln1236_1_reg_5151_reg[8]_0 [3]),
        .I4(dout[2]),
        .I5(\trunc_ln1236_1_reg_5151_reg[7]_0 [3]),
        .O(\trunc_ln1236_1_reg_5151[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1236_1_reg_5151[4]_i_1 
       (.I0(\trunc_ln1236_1_reg_5151[4]_i_2_n_3 ),
        .I1(dout[0]),
        .I2(dout[2]),
        .I3(dout[1]),
        .I4(DOADO[4]),
        .I5(\trunc_ln1236_1_reg_5151_reg[8] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1236_1_reg_5151[4]_i_2 
       (.I0(dout[0]),
        .I1(dout[1]),
        .I2(\trunc_ln1236_1_reg_5151_reg[7] [4]),
        .I3(\trunc_ln1236_1_reg_5151_reg[8]_0 [4]),
        .I4(dout[2]),
        .I5(\trunc_ln1236_1_reg_5151_reg[7]_0 [4]),
        .O(\trunc_ln1236_1_reg_5151[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1236_1_reg_5151[5]_i_1 
       (.I0(\trunc_ln1236_1_reg_5151[5]_i_2_n_3 ),
        .I1(dout[0]),
        .I2(dout[2]),
        .I3(dout[1]),
        .I4(DOADO[5]),
        .I5(\trunc_ln1236_1_reg_5151_reg[8] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1236_1_reg_5151[5]_i_2 
       (.I0(dout[0]),
        .I1(dout[1]),
        .I2(\trunc_ln1236_1_reg_5151_reg[7] [5]),
        .I3(\trunc_ln1236_1_reg_5151_reg[8]_0 [5]),
        .I4(dout[2]),
        .I5(\trunc_ln1236_1_reg_5151_reg[7]_0 [5]),
        .O(\trunc_ln1236_1_reg_5151[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1236_1_reg_5151[6]_i_1 
       (.I0(\trunc_ln1236_1_reg_5151[6]_i_2_n_3 ),
        .I1(dout[0]),
        .I2(dout[2]),
        .I3(dout[1]),
        .I4(DOADO[6]),
        .I5(\trunc_ln1236_1_reg_5151_reg[8] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1236_1_reg_5151[6]_i_2 
       (.I0(dout[0]),
        .I1(dout[1]),
        .I2(\trunc_ln1236_1_reg_5151_reg[7] [6]),
        .I3(\trunc_ln1236_1_reg_5151_reg[8]_0 [6]),
        .I4(dout[2]),
        .I5(\trunc_ln1236_1_reg_5151_reg[7]_0 [6]),
        .O(\trunc_ln1236_1_reg_5151[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \trunc_ln1236_1_reg_5151[7]_i_1 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [7]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \trunc_ln1236_1_reg_5151[8]_i_1 
       (.I0(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ),
        .I1(\trunc_ln1236_1_reg_5151_reg[8]_0 [8]),
        .I2(\trunc_ln1236_1_reg_5151_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAAAA0000AAAACFC0)) 
    \trunc_ln1236_1_reg_5151[8]_i_2 
       (.I0(\trunc_ln1236_1_reg_5151_reg[7]_0 [7]),
        .I1(DOADO[7]),
        .I2(dout[0]),
        .I3(\trunc_ln1236_1_reg_5151_reg[7] [7]),
        .I4(dout[2]),
        .I5(dout[1]),
        .O(\trunc_ln1236_1_reg_5151_reg[8]_i_5 ));
endmodule

(* ORIG_REF_NAME = "vid_oe3_v_tpg_0_0_mux_53_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mux_53_32_1_1_6
   (D,
    \trunc_ln1244_1_reg_5207_reg[8]_i_5 ,
    S,
    \trunc_ln1244_1_reg_5207_reg[8]_i_3 ,
    \trunc_ln1244_1_reg_5207_reg[8]_i_3_0 ,
    \trunc_ln1244_1_reg_5207_reg[8]_i_3_1 ,
    \trunc_ln1244_1_reg_5207_reg[8]_i_3_2 ,
    \trunc_ln1244_1_reg_5207_reg[8]_i_3_3 ,
    \trunc_ln1244_1_reg_5207_reg[8]_i_3_4 ,
    dout,
    DOBDO,
    \trunc_ln1240_1_reg_5161_reg[8] ,
    \trunc_ln1240_1_reg_5161_reg[7] ,
    \trunc_ln1240_1_reg_5161_reg[8]_0 ,
    \trunc_ln1240_1_reg_5161_reg[7]_0 );
  output [8:0]D;
  output \trunc_ln1244_1_reg_5207_reg[8]_i_5 ;
  output [2:0]S;
  output [3:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3 ;
  output [3:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3_0 ;
  output [3:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3_1 ;
  output [3:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3_2 ;
  output [3:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3_3 ;
  output [1:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3_4 ;
  input [2:0]dout;
  input [7:0]DOBDO;
  input [7:0]\trunc_ln1240_1_reg_5161_reg[8] ;
  input [7:0]\trunc_ln1240_1_reg_5161_reg[7] ;
  input [8:0]\trunc_ln1240_1_reg_5161_reg[8]_0 ;
  input [7:0]\trunc_ln1240_1_reg_5161_reg[7]_0 ;

  wire [8:0]D;
  wire [7:0]DOBDO;
  wire [2:0]S;
  wire [2:0]dout;
  wire \trunc_ln1240_1_reg_5161[0]_i_2_n_3 ;
  wire \trunc_ln1240_1_reg_5161[1]_i_2_n_3 ;
  wire \trunc_ln1240_1_reg_5161[2]_i_2_n_3 ;
  wire \trunc_ln1240_1_reg_5161[3]_i_2_n_3 ;
  wire \trunc_ln1240_1_reg_5161[4]_i_2_n_3 ;
  wire \trunc_ln1240_1_reg_5161[5]_i_2_n_3 ;
  wire \trunc_ln1240_1_reg_5161[6]_i_2_n_3 ;
  wire [7:0]\trunc_ln1240_1_reg_5161_reg[7] ;
  wire [7:0]\trunc_ln1240_1_reg_5161_reg[7]_0 ;
  wire [7:0]\trunc_ln1240_1_reg_5161_reg[8] ;
  wire [8:0]\trunc_ln1240_1_reg_5161_reg[8]_0 ;
  wire [3:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3 ;
  wire [3:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3_0 ;
  wire [3:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3_1 ;
  wire [3:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3_2 ;
  wire [3:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3_3 ;
  wire [1:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3_4 ;
  wire \trunc_ln1244_1_reg_5207_reg[8]_i_5 ;

  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[13]_i_2 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_1 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[13]_i_3 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_1 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[13]_i_4 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_1 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[13]_i_5 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_1 [0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[17]_i_2 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_2 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[17]_i_3 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_2 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[17]_i_4 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_2 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[17]_i_5 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_2 [0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[1]_i_2 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[1]_i_3 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \tmp_15_reg_5166[1]_i_5 
       (.I0(\trunc_ln1240_1_reg_5161[6]_i_2_n_3 ),
        .I1(dout[0]),
        .I2(dout[2]),
        .I3(dout[1]),
        .I4(DOBDO[6]),
        .I5(\trunc_ln1240_1_reg_5161_reg[8] [6]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[21]_i_2 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_3 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[21]_i_3 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_3 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[21]_i_4 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_3 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[21]_i_5 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_3 [0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[23]_i_2 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_4 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[23]_i_3 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_4 [0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[5]_i_2 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[5]_i_3 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[5]_i_4 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[5]_i_5 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3 [0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[9]_i_2 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_0 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[9]_i_3 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_0 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[9]_i_4 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_0 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_15_reg_5166[9]_i_5 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_0 [0]));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1240_1_reg_5161[0]_i_1 
       (.I0(\trunc_ln1240_1_reg_5161[0]_i_2_n_3 ),
        .I1(dout[0]),
        .I2(dout[2]),
        .I3(dout[1]),
        .I4(DOBDO[0]),
        .I5(\trunc_ln1240_1_reg_5161_reg[8] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1240_1_reg_5161[0]_i_2 
       (.I0(dout[0]),
        .I1(dout[1]),
        .I2(\trunc_ln1240_1_reg_5161_reg[7] [0]),
        .I3(\trunc_ln1240_1_reg_5161_reg[8]_0 [0]),
        .I4(dout[2]),
        .I5(\trunc_ln1240_1_reg_5161_reg[7]_0 [0]),
        .O(\trunc_ln1240_1_reg_5161[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1240_1_reg_5161[1]_i_1 
       (.I0(\trunc_ln1240_1_reg_5161[1]_i_2_n_3 ),
        .I1(dout[0]),
        .I2(dout[2]),
        .I3(dout[1]),
        .I4(DOBDO[1]),
        .I5(\trunc_ln1240_1_reg_5161_reg[8] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1240_1_reg_5161[1]_i_2 
       (.I0(dout[0]),
        .I1(dout[1]),
        .I2(\trunc_ln1240_1_reg_5161_reg[7] [1]),
        .I3(\trunc_ln1240_1_reg_5161_reg[8]_0 [1]),
        .I4(dout[2]),
        .I5(\trunc_ln1240_1_reg_5161_reg[7]_0 [1]),
        .O(\trunc_ln1240_1_reg_5161[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1240_1_reg_5161[2]_i_1 
       (.I0(\trunc_ln1240_1_reg_5161[2]_i_2_n_3 ),
        .I1(dout[0]),
        .I2(dout[2]),
        .I3(dout[1]),
        .I4(DOBDO[2]),
        .I5(\trunc_ln1240_1_reg_5161_reg[8] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1240_1_reg_5161[2]_i_2 
       (.I0(dout[0]),
        .I1(dout[1]),
        .I2(\trunc_ln1240_1_reg_5161_reg[7] [2]),
        .I3(\trunc_ln1240_1_reg_5161_reg[8]_0 [2]),
        .I4(dout[2]),
        .I5(\trunc_ln1240_1_reg_5161_reg[7]_0 [2]),
        .O(\trunc_ln1240_1_reg_5161[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1240_1_reg_5161[3]_i_1 
       (.I0(\trunc_ln1240_1_reg_5161[3]_i_2_n_3 ),
        .I1(dout[0]),
        .I2(dout[2]),
        .I3(dout[1]),
        .I4(DOBDO[3]),
        .I5(\trunc_ln1240_1_reg_5161_reg[8] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1240_1_reg_5161[3]_i_2 
       (.I0(dout[0]),
        .I1(dout[1]),
        .I2(\trunc_ln1240_1_reg_5161_reg[7] [3]),
        .I3(\trunc_ln1240_1_reg_5161_reg[8]_0 [3]),
        .I4(dout[2]),
        .I5(\trunc_ln1240_1_reg_5161_reg[7]_0 [3]),
        .O(\trunc_ln1240_1_reg_5161[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1240_1_reg_5161[4]_i_1 
       (.I0(\trunc_ln1240_1_reg_5161[4]_i_2_n_3 ),
        .I1(dout[0]),
        .I2(dout[2]),
        .I3(dout[1]),
        .I4(DOBDO[4]),
        .I5(\trunc_ln1240_1_reg_5161_reg[8] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1240_1_reg_5161[4]_i_2 
       (.I0(dout[0]),
        .I1(dout[1]),
        .I2(\trunc_ln1240_1_reg_5161_reg[7] [4]),
        .I3(\trunc_ln1240_1_reg_5161_reg[8]_0 [4]),
        .I4(dout[2]),
        .I5(\trunc_ln1240_1_reg_5161_reg[7]_0 [4]),
        .O(\trunc_ln1240_1_reg_5161[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1240_1_reg_5161[5]_i_1 
       (.I0(\trunc_ln1240_1_reg_5161[5]_i_2_n_3 ),
        .I1(dout[0]),
        .I2(dout[2]),
        .I3(dout[1]),
        .I4(DOBDO[5]),
        .I5(\trunc_ln1240_1_reg_5161_reg[8] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1240_1_reg_5161[5]_i_2 
       (.I0(dout[0]),
        .I1(dout[1]),
        .I2(\trunc_ln1240_1_reg_5161_reg[7] [5]),
        .I3(\trunc_ln1240_1_reg_5161_reg[8]_0 [5]),
        .I4(dout[2]),
        .I5(\trunc_ln1240_1_reg_5161_reg[7]_0 [5]),
        .O(\trunc_ln1240_1_reg_5161[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1240_1_reg_5161[6]_i_1 
       (.I0(\trunc_ln1240_1_reg_5161[6]_i_2_n_3 ),
        .I1(dout[0]),
        .I2(dout[2]),
        .I3(dout[1]),
        .I4(DOBDO[6]),
        .I5(\trunc_ln1240_1_reg_5161_reg[8] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1240_1_reg_5161[6]_i_2 
       (.I0(dout[0]),
        .I1(dout[1]),
        .I2(\trunc_ln1240_1_reg_5161_reg[7] [6]),
        .I3(\trunc_ln1240_1_reg_5161_reg[8]_0 [6]),
        .I4(dout[2]),
        .I5(\trunc_ln1240_1_reg_5161_reg[7]_0 [6]),
        .O(\trunc_ln1240_1_reg_5161[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \trunc_ln1240_1_reg_5161[7]_i_1 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [7]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \trunc_ln1240_1_reg_5161[8]_i_1 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1240_1_reg_5161_reg[8]_0 [8]),
        .I2(\trunc_ln1240_1_reg_5161_reg[8] [7]),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(dout[0]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAAAA0000AAAACFC0)) 
    \trunc_ln1240_1_reg_5161[8]_i_2 
       (.I0(\trunc_ln1240_1_reg_5161_reg[7]_0 [7]),
        .I1(DOBDO[7]),
        .I2(dout[0]),
        .I3(\trunc_ln1240_1_reg_5161_reg[7] [7]),
        .I4(dout[2]),
        .I5(dout[1]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ));
endmodule

(* ORIG_REF_NAME = "vid_oe3_v_tpg_0_0_mux_53_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mux_53_32_1_1_7
   (D,
    \trunc_ln1244_1_reg_5207_reg[8]_i_5 ,
    S,
    \trunc_ln1244_1_reg_5207_reg[8]_i_3 ,
    \trunc_ln1244_1_reg_5207_reg[8]_i_3_0 ,
    \trunc_ln1244_1_reg_5207_reg[8]_i_3_1 ,
    \trunc_ln1244_1_reg_5207_reg[8]_i_3_2 ,
    \trunc_ln1244_1_reg_5207_reg[8]_i_3_3 ,
    \trunc_ln1244_1_reg_5207_reg[8]_i_3_4 ,
    Q,
    \trunc_ln1244_1_reg_5207_reg[7] ,
    \trunc_ln1244_1_reg_5207_reg[8] ,
    \trunc_ln1244_1_reg_5207_reg[7]_0 ,
    \trunc_ln1244_1_reg_5207_reg[8]_0 ,
    \trunc_ln1244_1_reg_5207_reg[7]_1 );
  output [8:0]D;
  output \trunc_ln1244_1_reg_5207_reg[8]_i_5 ;
  output [2:0]S;
  output [3:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3 ;
  output [3:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3_0 ;
  output [3:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3_1 ;
  output [3:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3_2 ;
  output [3:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3_3 ;
  output [1:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3_4 ;
  input [2:0]Q;
  input [7:0]\trunc_ln1244_1_reg_5207_reg[7] ;
  input [7:0]\trunc_ln1244_1_reg_5207_reg[8] ;
  input [7:0]\trunc_ln1244_1_reg_5207_reg[7]_0 ;
  input [8:0]\trunc_ln1244_1_reg_5207_reg[8]_0 ;
  input [7:0]\trunc_ln1244_1_reg_5207_reg[7]_1 ;

  wire [8:0]D;
  wire [2:0]Q;
  wire [2:0]S;
  wire \trunc_ln1244_1_reg_5207[0]_i_2_n_3 ;
  wire \trunc_ln1244_1_reg_5207[1]_i_2_n_3 ;
  wire \trunc_ln1244_1_reg_5207[2]_i_2_n_3 ;
  wire \trunc_ln1244_1_reg_5207[3]_i_2_n_3 ;
  wire \trunc_ln1244_1_reg_5207[4]_i_2_n_3 ;
  wire \trunc_ln1244_1_reg_5207[5]_i_2_n_3 ;
  wire \trunc_ln1244_1_reg_5207[6]_i_2_n_3 ;
  wire [7:0]\trunc_ln1244_1_reg_5207_reg[7] ;
  wire [7:0]\trunc_ln1244_1_reg_5207_reg[7]_0 ;
  wire [7:0]\trunc_ln1244_1_reg_5207_reg[7]_1 ;
  wire [7:0]\trunc_ln1244_1_reg_5207_reg[8] ;
  wire [8:0]\trunc_ln1244_1_reg_5207_reg[8]_0 ;
  wire [3:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3 ;
  wire [3:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3_0 ;
  wire [3:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3_1 ;
  wire [3:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3_2 ;
  wire [3:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3_3 ;
  wire [1:0]\trunc_ln1244_1_reg_5207_reg[8]_i_3_4 ;
  wire \trunc_ln1244_1_reg_5207_reg[8]_i_5 ;

  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[13]_i_2 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_1 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[13]_i_3 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_1 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[13]_i_4 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_1 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[13]_i_5 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_1 [0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[17]_i_2 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_2 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[17]_i_3 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_2 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[17]_i_4 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_2 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[17]_i_5 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_2 [0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[1]_i_2 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[1]_i_3 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \tmp_17_reg_5212[1]_i_5 
       (.I0(\trunc_ln1244_1_reg_5207[6]_i_2_n_3 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\trunc_ln1244_1_reg_5207_reg[7] [6]),
        .I5(\trunc_ln1244_1_reg_5207_reg[8] [6]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[21]_i_2 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_3 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[21]_i_3 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_3 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[21]_i_4 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_3 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[21]_i_5 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_3 [0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[23]_i_2 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_4 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[23]_i_3 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_4 [0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[5]_i_2 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[5]_i_3 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[5]_i_4 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[5]_i_5 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3 [0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[9]_i_2 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_0 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[9]_i_3 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_0 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[9]_i_4 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_0 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_17_reg_5212[9]_i_5 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_3_0 [0]));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1244_1_reg_5207[0]_i_1 
       (.I0(\trunc_ln1244_1_reg_5207[0]_i_2_n_3 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\trunc_ln1244_1_reg_5207_reg[7] [0]),
        .I5(\trunc_ln1244_1_reg_5207_reg[8] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1244_1_reg_5207[0]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\trunc_ln1244_1_reg_5207_reg[7]_0 [0]),
        .I3(\trunc_ln1244_1_reg_5207_reg[8]_0 [0]),
        .I4(Q[2]),
        .I5(\trunc_ln1244_1_reg_5207_reg[7]_1 [0]),
        .O(\trunc_ln1244_1_reg_5207[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1244_1_reg_5207[1]_i_1 
       (.I0(\trunc_ln1244_1_reg_5207[1]_i_2_n_3 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\trunc_ln1244_1_reg_5207_reg[7] [1]),
        .I5(\trunc_ln1244_1_reg_5207_reg[8] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1244_1_reg_5207[1]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\trunc_ln1244_1_reg_5207_reg[7]_0 [1]),
        .I3(\trunc_ln1244_1_reg_5207_reg[8]_0 [1]),
        .I4(Q[2]),
        .I5(\trunc_ln1244_1_reg_5207_reg[7]_1 [1]),
        .O(\trunc_ln1244_1_reg_5207[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1244_1_reg_5207[2]_i_1 
       (.I0(\trunc_ln1244_1_reg_5207[2]_i_2_n_3 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\trunc_ln1244_1_reg_5207_reg[7] [2]),
        .I5(\trunc_ln1244_1_reg_5207_reg[8] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1244_1_reg_5207[2]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\trunc_ln1244_1_reg_5207_reg[7]_0 [2]),
        .I3(\trunc_ln1244_1_reg_5207_reg[8]_0 [2]),
        .I4(Q[2]),
        .I5(\trunc_ln1244_1_reg_5207_reg[7]_1 [2]),
        .O(\trunc_ln1244_1_reg_5207[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1244_1_reg_5207[3]_i_1 
       (.I0(\trunc_ln1244_1_reg_5207[3]_i_2_n_3 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\trunc_ln1244_1_reg_5207_reg[7] [3]),
        .I5(\trunc_ln1244_1_reg_5207_reg[8] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1244_1_reg_5207[3]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\trunc_ln1244_1_reg_5207_reg[7]_0 [3]),
        .I3(\trunc_ln1244_1_reg_5207_reg[8]_0 [3]),
        .I4(Q[2]),
        .I5(\trunc_ln1244_1_reg_5207_reg[7]_1 [3]),
        .O(\trunc_ln1244_1_reg_5207[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1244_1_reg_5207[4]_i_1 
       (.I0(\trunc_ln1244_1_reg_5207[4]_i_2_n_3 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\trunc_ln1244_1_reg_5207_reg[7] [4]),
        .I5(\trunc_ln1244_1_reg_5207_reg[8] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1244_1_reg_5207[4]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\trunc_ln1244_1_reg_5207_reg[7]_0 [4]),
        .I3(\trunc_ln1244_1_reg_5207_reg[8]_0 [4]),
        .I4(Q[2]),
        .I5(\trunc_ln1244_1_reg_5207_reg[7]_1 [4]),
        .O(\trunc_ln1244_1_reg_5207[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1244_1_reg_5207[5]_i_1 
       (.I0(\trunc_ln1244_1_reg_5207[5]_i_2_n_3 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\trunc_ln1244_1_reg_5207_reg[7] [5]),
        .I5(\trunc_ln1244_1_reg_5207_reg[8] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1244_1_reg_5207[5]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\trunc_ln1244_1_reg_5207_reg[7]_0 [5]),
        .I3(\trunc_ln1244_1_reg_5207_reg[8]_0 [5]),
        .I4(Q[2]),
        .I5(\trunc_ln1244_1_reg_5207_reg[7]_1 [5]),
        .O(\trunc_ln1244_1_reg_5207[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1244_1_reg_5207[6]_i_1 
       (.I0(\trunc_ln1244_1_reg_5207[6]_i_2_n_3 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\trunc_ln1244_1_reg_5207_reg[7] [6]),
        .I5(\trunc_ln1244_1_reg_5207_reg[8] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1244_1_reg_5207[6]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\trunc_ln1244_1_reg_5207_reg[7]_0 [6]),
        .I3(\trunc_ln1244_1_reg_5207_reg[8]_0 [6]),
        .I4(Q[2]),
        .I5(\trunc_ln1244_1_reg_5207_reg[7]_1 [6]),
        .O(\trunc_ln1244_1_reg_5207[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \trunc_ln1244_1_reg_5207[7]_i_1 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [7]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \trunc_ln1244_1_reg_5207[8]_i_1 
       (.I0(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ),
        .I1(\trunc_ln1244_1_reg_5207_reg[8]_0 [8]),
        .I2(\trunc_ln1244_1_reg_5207_reg[8] [7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAAAA0000AAAACFC0)) 
    \trunc_ln1244_1_reg_5207[8]_i_2 
       (.I0(\trunc_ln1244_1_reg_5207_reg[7]_1 [7]),
        .I1(\trunc_ln1244_1_reg_5207_reg[7] [7]),
        .I2(Q[0]),
        .I3(\trunc_ln1244_1_reg_5207_reg[7]_0 [7]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\trunc_ln1244_1_reg_5207_reg[8]_i_5 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_reg_ap_uint_10_s
   (ap_ce_reg,
    \ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0] ,
    E,
    \icmp_ln520_reg_4969_reg[0] ,
    D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    \ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0]_0 ,
    ap_enable_reg_pp0_iter1,
    \ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0]_1 ,
    \ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0]_2 ,
    Q,
    \xCount_V_2_reg[3] ,
    \xCount_V_2_reg[3]_0 ,
    \xCount_V_2_reg[3]_1 ,
    \xCount_V_2_reg[3]_2 ,
    \d_read_reg_22_reg[9]_0 );
  output ap_ce_reg;
  output \ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0] ;
  output [0:0]E;
  output \icmp_ln520_reg_4969_reg[0] ;
  output [9:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input \ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0]_0 ;
  input ap_enable_reg_pp0_iter1;
  input \ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0]_2 ;
  input [9:0]Q;
  input \xCount_V_2_reg[3] ;
  input \xCount_V_2_reg[3]_0 ;
  input \xCount_V_2_reg[3]_1 ;
  input \xCount_V_2_reg[3]_2 ;
  input [9:0]\d_read_reg_22_reg[9]_0 ;

  wire [9:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0]_2 ;
  wire [9:0]ap_return_int_reg;
  wire [9:0]d_read_reg_22;
  wire [9:0]\d_read_reg_22_reg[9]_0 ;
  wire icmp_ln1019_1_fu_2074_p2;
  wire icmp_ln1027_8_fu_2068_p268_in;
  wire \icmp_ln520_reg_4969_reg[0] ;
  wire p_17_in;
  wire \xCount_V_2[3]_i_3_n_3 ;
  wire \xCount_V_2[3]_i_4_n_3 ;
  wire \xCount_V_2[3]_i_5_n_3 ;
  wire \xCount_V_2[3]_i_6_n_3 ;
  wire \xCount_V_2[7]_i_2_n_3 ;
  wire \xCount_V_2[7]_i_3_n_3 ;
  wire \xCount_V_2[7]_i_4_n_3 ;
  wire \xCount_V_2[7]_i_5_n_3 ;
  wire \xCount_V_2[9]_i_10_n_3 ;
  wire \xCount_V_2[9]_i_11_n_3 ;
  wire \xCount_V_2[9]_i_16_n_3 ;
  wire \xCount_V_2[9]_i_17_n_3 ;
  wire \xCount_V_2[9]_i_18_n_3 ;
  wire \xCount_V_2[9]_i_19_n_3 ;
  wire \xCount_V_2[9]_i_20_n_3 ;
  wire \xCount_V_2[9]_i_21_n_3 ;
  wire \xCount_V_2[9]_i_22_n_3 ;
  wire \xCount_V_2[9]_i_27_n_3 ;
  wire \xCount_V_2[9]_i_28_n_3 ;
  wire \xCount_V_2[9]_i_29_n_3 ;
  wire \xCount_V_2[9]_i_30_n_3 ;
  wire \xCount_V_2[9]_i_31_n_3 ;
  wire \xCount_V_2[9]_i_32_n_3 ;
  wire \xCount_V_2[9]_i_33_n_3 ;
  wire \xCount_V_2[9]_i_34_n_3 ;
  wire \xCount_V_2[9]_i_35_n_3 ;
  wire \xCount_V_2[9]_i_36_n_3 ;
  wire \xCount_V_2[9]_i_37_n_3 ;
  wire \xCount_V_2[9]_i_38_n_3 ;
  wire \xCount_V_2[9]_i_39_n_3 ;
  wire \xCount_V_2[9]_i_40_n_3 ;
  wire \xCount_V_2[9]_i_41_n_3 ;
  wire \xCount_V_2[9]_i_42_n_3 ;
  wire \xCount_V_2[9]_i_43_n_3 ;
  wire \xCount_V_2[9]_i_44_n_3 ;
  wire \xCount_V_2[9]_i_45_n_3 ;
  wire \xCount_V_2_reg[3] ;
  wire \xCount_V_2_reg[3]_0 ;
  wire \xCount_V_2_reg[3]_1 ;
  wire \xCount_V_2_reg[3]_2 ;
  wire \xCount_V_2_reg[3]_i_1_n_3 ;
  wire \xCount_V_2_reg[3]_i_1_n_4 ;
  wire \xCount_V_2_reg[3]_i_1_n_5 ;
  wire \xCount_V_2_reg[3]_i_1_n_6 ;
  wire \xCount_V_2_reg[7]_i_1_n_3 ;
  wire \xCount_V_2_reg[7]_i_1_n_4 ;
  wire \xCount_V_2_reg[7]_i_1_n_5 ;
  wire \xCount_V_2_reg[7]_i_1_n_6 ;
  wire \xCount_V_2_reg[9]_i_15_n_3 ;
  wire \xCount_V_2_reg[9]_i_15_n_4 ;
  wire \xCount_V_2_reg[9]_i_15_n_5 ;
  wire \xCount_V_2_reg[9]_i_15_n_6 ;
  wire \xCount_V_2_reg[9]_i_3_n_6 ;
  wire \xCount_V_2_reg[9]_i_9_n_4 ;
  wire \xCount_V_2_reg[9]_i_9_n_5 ;
  wire \xCount_V_2_reg[9]_i_9_n_6 ;
  wire [3:0]\NLW_xCount_V_2_reg[9]_i_15_O_UNCONNECTED ;
  wire [3:1]\NLW_xCount_V_2_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_xCount_V_2_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_xCount_V_2_reg[9]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_xCount_V_2_reg[9]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_xCount_V_2_reg[9]_i_9_O_UNCONNECTED ;

  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_subdone),
        .Q(ap_ce_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FF00AEAEAEAE)) 
    \ap_phi_reg_pp0_iter2_hHatch_reg_1446[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0]_1 ),
        .I3(icmp_ln1019_1_fu_2074_p2),
        .I4(icmp_ln1027_8_fu_2068_p268_in),
        .I5(\ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0]_2 ),
        .O(\ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0] ));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \xCount_V_2[3]_i_2 
       (.I0(\xCount_V_2_reg[3] ),
        .I1(\xCount_V_2_reg[3]_0 ),
        .I2(\xCount_V_2_reg[3]_1 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln1027_8_fu_2068_p268_in),
        .I5(\xCount_V_2_reg[3]_2 ),
        .O(p_17_in));
  LUT5 #(
    .INIT(32'hAAAA9A95)) 
    \xCount_V_2[3]_i_3 
       (.I0(Q[3]),
        .I1(d_read_reg_22[3]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[3]),
        .I4(\xCount_V_2[9]_i_22_n_3 ),
        .O(\xCount_V_2[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hAAAA9A95)) 
    \xCount_V_2[3]_i_4 
       (.I0(Q[2]),
        .I1(d_read_reg_22[2]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[2]),
        .I4(\xCount_V_2[9]_i_22_n_3 ),
        .O(\xCount_V_2[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hAAAA9A95)) 
    \xCount_V_2[3]_i_5 
       (.I0(Q[1]),
        .I1(d_read_reg_22[1]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[1]),
        .I4(\xCount_V_2[9]_i_22_n_3 ),
        .O(\xCount_V_2[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h55559A95)) 
    \xCount_V_2[3]_i_6 
       (.I0(Q[0]),
        .I1(d_read_reg_22[0]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[0]),
        .I4(\xCount_V_2[9]_i_22_n_3 ),
        .O(\xCount_V_2[3]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hAAAA9A95)) 
    \xCount_V_2[7]_i_2 
       (.I0(Q[7]),
        .I1(d_read_reg_22[7]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[7]),
        .I4(\xCount_V_2[9]_i_22_n_3 ),
        .O(\xCount_V_2[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAA9A95)) 
    \xCount_V_2[7]_i_3 
       (.I0(Q[6]),
        .I1(d_read_reg_22[6]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[6]),
        .I4(\xCount_V_2[9]_i_22_n_3 ),
        .O(\xCount_V_2[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hAAAA9A95)) 
    \xCount_V_2[7]_i_4 
       (.I0(Q[5]),
        .I1(d_read_reg_22[5]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[5]),
        .I4(\xCount_V_2[9]_i_22_n_3 ),
        .O(\xCount_V_2[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hAAAA9A95)) 
    \xCount_V_2[7]_i_5 
       (.I0(Q[4]),
        .I1(d_read_reg_22[4]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[4]),
        .I4(\xCount_V_2[9]_i_22_n_3 ),
        .O(\xCount_V_2[7]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hCCC999C9)) 
    \xCount_V_2[9]_i_10 
       (.I0(\xCount_V_2[9]_i_22_n_3 ),
        .I1(Q[9]),
        .I2(ap_return_int_reg[9]),
        .I3(ap_ce_reg),
        .I4(d_read_reg_22[9]),
        .O(\xCount_V_2[9]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hAAAA9A95)) 
    \xCount_V_2[9]_i_11 
       (.I0(Q[8]),
        .I1(d_read_reg_22[8]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[8]),
        .I4(\xCount_V_2[9]_i_22_n_3 ),
        .O(\xCount_V_2[9]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h5404FFFF00005404)) 
    \xCount_V_2[9]_i_16 
       (.I0(Q[8]),
        .I1(ap_return_int_reg[8]),
        .I2(ap_ce_reg),
        .I3(d_read_reg_22[8]),
        .I4(Q[9]),
        .I5(\xCount_V_2[9]_i_35_n_3 ),
        .O(\xCount_V_2[9]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \xCount_V_2[9]_i_17 
       (.I0(\xCount_V_2[9]_i_36_n_3 ),
        .I1(d_read_reg_22[8]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[8]),
        .I4(Q[8]),
        .O(\xCount_V_2[9]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \xCount_V_2[9]_i_18 
       (.I0(ap_return_int_reg[9]),
        .I1(ap_ce_reg),
        .I2(d_read_reg_22[9]),
        .I3(Q[9]),
        .O(\xCount_V_2[9]_i_18_n_3 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \xCount_V_2[9]_i_19 
       (.I0(\xCount_V_2[9]_i_37_n_3 ),
        .I1(d_read_reg_22[8]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[8]),
        .I4(Q[8]),
        .O(\xCount_V_2[9]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xCount_V_2[9]_i_2 
       (.I0(\ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0]_2 ),
        .I1(icmp_ln1027_8_fu_2068_p268_in),
        .I2(icmp_ln1019_1_fu_2074_p2),
        .O(E));
  LUT5 #(
    .INIT(32'hE21D0000)) 
    \xCount_V_2[9]_i_20 
       (.I0(ap_return_int_reg[3]),
        .I1(ap_ce_reg),
        .I2(d_read_reg_22[3]),
        .I3(Q[3]),
        .I4(\xCount_V_2[9]_i_38_n_3 ),
        .O(\xCount_V_2[9]_i_20_n_3 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \xCount_V_2[9]_i_21 
       (.I0(\xCount_V_2[9]_i_39_n_3 ),
        .I1(d_read_reg_22[2]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[2]),
        .I4(Q[2]),
        .O(\xCount_V_2[9]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \xCount_V_2[9]_i_22 
       (.I0(\xCount_V_2_reg[3]_2 ),
        .I1(icmp_ln1027_8_fu_2068_p268_in),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_V_2_reg[3]_1 ),
        .I4(\xCount_V_2_reg[3]_0 ),
        .I5(\xCount_V_2_reg[3] ),
        .O(\xCount_V_2[9]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h00E20000FFFF00E2)) 
    \xCount_V_2[9]_i_27 
       (.I0(ap_return_int_reg[6]),
        .I1(ap_ce_reg),
        .I2(d_read_reg_22[6]),
        .I3(Q[6]),
        .I4(\xCount_V_2[9]_i_40_n_3 ),
        .I5(Q[7]),
        .O(\xCount_V_2[9]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h00E20000FFFF00E2)) 
    \xCount_V_2[9]_i_28 
       (.I0(ap_return_int_reg[4]),
        .I1(ap_ce_reg),
        .I2(d_read_reg_22[4]),
        .I3(Q[4]),
        .I4(\xCount_V_2[9]_i_41_n_3 ),
        .I5(Q[5]),
        .O(\xCount_V_2[9]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h54040000FFFF5404)) 
    \xCount_V_2[9]_i_29 
       (.I0(Q[2]),
        .I1(ap_return_int_reg[2]),
        .I2(ap_ce_reg),
        .I3(d_read_reg_22[2]),
        .I4(\xCount_V_2[9]_i_42_n_3 ),
        .I5(Q[3]),
        .O(\xCount_V_2[9]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h00E20000FFFF00E2)) 
    \xCount_V_2[9]_i_30 
       (.I0(ap_return_int_reg[0]),
        .I1(ap_ce_reg),
        .I2(d_read_reg_22[0]),
        .I3(Q[0]),
        .I4(\xCount_V_2[9]_i_43_n_3 ),
        .I5(Q[1]),
        .O(\xCount_V_2[9]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \xCount_V_2[9]_i_31 
       (.I0(d_read_reg_22[6]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[6]),
        .I3(Q[6]),
        .I4(\xCount_V_2[9]_i_40_n_3 ),
        .I5(Q[7]),
        .O(\xCount_V_2[9]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \xCount_V_2[9]_i_32 
       (.I0(Q[5]),
        .I1(ap_return_int_reg[5]),
        .I2(ap_ce_reg),
        .I3(d_read_reg_22[5]),
        .I4(\xCount_V_2[9]_i_44_n_3 ),
        .I5(Q[4]),
        .O(\xCount_V_2[9]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \xCount_V_2[9]_i_33 
       (.I0(ap_return_int_reg[3]),
        .I1(ap_ce_reg),
        .I2(d_read_reg_22[3]),
        .I3(Q[3]),
        .I4(\xCount_V_2[9]_i_45_n_3 ),
        .I5(Q[2]),
        .O(\xCount_V_2[9]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \xCount_V_2[9]_i_34 
       (.I0(d_read_reg_22[0]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[0]),
        .I3(Q[0]),
        .I4(\xCount_V_2[9]_i_43_n_3 ),
        .I5(Q[1]),
        .O(\xCount_V_2[9]_i_34_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xCount_V_2[9]_i_35 
       (.I0(d_read_reg_22[9]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[9]),
        .O(\xCount_V_2[9]_i_35_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \xCount_V_2[9]_i_36 
       (.I0(Q[9]),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg),
        .I3(d_read_reg_22[9]),
        .O(\xCount_V_2[9]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \xCount_V_2[9]_i_37 
       (.I0(d_read_reg_22[6]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[6]),
        .I3(Q[6]),
        .I4(\xCount_V_2[9]_i_40_n_3 ),
        .I5(Q[7]),
        .O(\xCount_V_2[9]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \xCount_V_2[9]_i_38 
       (.I0(Q[5]),
        .I1(ap_return_int_reg[5]),
        .I2(ap_ce_reg),
        .I3(d_read_reg_22[5]),
        .I4(\xCount_V_2[9]_i_44_n_3 ),
        .I5(Q[4]),
        .O(\xCount_V_2[9]_i_38_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \xCount_V_2[9]_i_39 
       (.I0(d_read_reg_22[0]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[0]),
        .I3(Q[0]),
        .I4(\xCount_V_2[9]_i_43_n_3 ),
        .I5(Q[1]),
        .O(\xCount_V_2[9]_i_39_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \xCount_V_2[9]_i_4 
       (.I0(\ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0]_2 ),
        .I1(icmp_ln1027_8_fu_2068_p268_in),
        .I2(icmp_ln1019_1_fu_2074_p2),
        .O(\icmp_ln520_reg_4969_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xCount_V_2[9]_i_40 
       (.I0(d_read_reg_22[7]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[7]),
        .O(\xCount_V_2[9]_i_40_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xCount_V_2[9]_i_41 
       (.I0(d_read_reg_22[5]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[5]),
        .O(\xCount_V_2[9]_i_41_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xCount_V_2[9]_i_42 
       (.I0(d_read_reg_22[3]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[3]),
        .O(\xCount_V_2[9]_i_42_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xCount_V_2[9]_i_43 
       (.I0(d_read_reg_22[1]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[1]),
        .O(\xCount_V_2[9]_i_43_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xCount_V_2[9]_i_44 
       (.I0(d_read_reg_22[4]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[4]),
        .O(\xCount_V_2[9]_i_44_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xCount_V_2[9]_i_45 
       (.I0(d_read_reg_22[2]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[2]),
        .O(\xCount_V_2[9]_i_45_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\xCount_V_2_reg[3]_i_1_n_3 ,\xCount_V_2_reg[3]_i_1_n_4 ,\xCount_V_2_reg[3]_i_1_n_5 ,\xCount_V_2_reg[3]_i_1_n_6 }),
        .CYINIT(p_17_in),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S({\xCount_V_2[3]_i_3_n_3 ,\xCount_V_2[3]_i_4_n_3 ,\xCount_V_2[3]_i_5_n_3 ,\xCount_V_2[3]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_2_reg[7]_i_1 
       (.CI(\xCount_V_2_reg[3]_i_1_n_3 ),
        .CO({\xCount_V_2_reg[7]_i_1_n_3 ,\xCount_V_2_reg[7]_i_1_n_4 ,\xCount_V_2_reg[7]_i_1_n_5 ,\xCount_V_2_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S({\xCount_V_2[7]_i_2_n_3 ,\xCount_V_2[7]_i_3_n_3 ,\xCount_V_2[7]_i_4_n_3 ,\xCount_V_2[7]_i_5_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_2_reg[9]_i_15 
       (.CI(1'b0),
        .CO({\xCount_V_2_reg[9]_i_15_n_3 ,\xCount_V_2_reg[9]_i_15_n_4 ,\xCount_V_2_reg[9]_i_15_n_5 ,\xCount_V_2_reg[9]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({\xCount_V_2[9]_i_27_n_3 ,\xCount_V_2[9]_i_28_n_3 ,\xCount_V_2[9]_i_29_n_3 ,\xCount_V_2[9]_i_30_n_3 }),
        .O(\NLW_xCount_V_2_reg[9]_i_15_O_UNCONNECTED [3:0]),
        .S({\xCount_V_2[9]_i_31_n_3 ,\xCount_V_2[9]_i_32_n_3 ,\xCount_V_2[9]_i_33_n_3 ,\xCount_V_2[9]_i_34_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_2_reg[9]_i_3 
       (.CI(\xCount_V_2_reg[7]_i_1_n_3 ),
        .CO({\NLW_xCount_V_2_reg[9]_i_3_CO_UNCONNECTED [3:1],\xCount_V_2_reg[9]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[8]}),
        .O({\NLW_xCount_V_2_reg[9]_i_3_O_UNCONNECTED [3:2],D[9:8]}),
        .S({1'b0,1'b0,\xCount_V_2[9]_i_10_n_3 ,\xCount_V_2[9]_i_11_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_2_reg[9]_i_8 
       (.CI(\xCount_V_2_reg[9]_i_15_n_3 ),
        .CO({\NLW_xCount_V_2_reg[9]_i_8_CO_UNCONNECTED [3:1],icmp_ln1027_8_fu_2068_p268_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\xCount_V_2[9]_i_16_n_3 }),
        .O(\NLW_xCount_V_2_reg[9]_i_8_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\xCount_V_2[9]_i_17_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_2_reg[9]_i_9 
       (.CI(1'b0),
        .CO({icmp_ln1019_1_fu_2074_p2,\xCount_V_2_reg[9]_i_9_n_4 ,\xCount_V_2_reg[9]_i_9_n_5 ,\xCount_V_2_reg[9]_i_9_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_xCount_V_2_reg[9]_i_9_O_UNCONNECTED [3:0]),
        .S({\xCount_V_2[9]_i_18_n_3 ,\xCount_V_2[9]_i_19_n_3 ,\xCount_V_2[9]_i_20_n_3 ,\xCount_V_2[9]_i_21_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_reg_int_s
   (B,
    ap_ce_reg,
    D,
    ap_clk);
  output [15:0]B;
  input ap_ce_reg;
  input [15:0]D;
  input ap_clk;

  wire [15:0]B;
  wire [15:0]D;
  wire ap_ce_reg;
  wire ap_clk;
  wire \ap_return_int_reg_reg_n_3_[0] ;
  wire \ap_return_int_reg_reg_n_3_[10] ;
  wire \ap_return_int_reg_reg_n_3_[11] ;
  wire \ap_return_int_reg_reg_n_3_[12] ;
  wire \ap_return_int_reg_reg_n_3_[13] ;
  wire \ap_return_int_reg_reg_n_3_[14] ;
  wire \ap_return_int_reg_reg_n_3_[15] ;
  wire \ap_return_int_reg_reg_n_3_[1] ;
  wire \ap_return_int_reg_reg_n_3_[2] ;
  wire \ap_return_int_reg_reg_n_3_[3] ;
  wire \ap_return_int_reg_reg_n_3_[4] ;
  wire \ap_return_int_reg_reg_n_3_[5] ;
  wire \ap_return_int_reg_reg_n_3_[6] ;
  wire \ap_return_int_reg_reg_n_3_[7] ;
  wire \ap_return_int_reg_reg_n_3_[8] ;
  wire \ap_return_int_reg_reg_n_3_[9] ;
  wire \d_read_reg_22_reg_n_3_[0] ;
  wire \d_read_reg_22_reg_n_3_[10] ;
  wire \d_read_reg_22_reg_n_3_[11] ;
  wire \d_read_reg_22_reg_n_3_[12] ;
  wire \d_read_reg_22_reg_n_3_[13] ;
  wire \d_read_reg_22_reg_n_3_[14] ;
  wire \d_read_reg_22_reg_n_3_[15] ;
  wire \d_read_reg_22_reg_n_3_[1] ;
  wire \d_read_reg_22_reg_n_3_[2] ;
  wire \d_read_reg_22_reg_n_3_[3] ;
  wire \d_read_reg_22_reg_n_3_[4] ;
  wire \d_read_reg_22_reg_n_3_[5] ;
  wire \d_read_reg_22_reg_n_3_[6] ;
  wire \d_read_reg_22_reg_n_3_[7] ;
  wire \d_read_reg_22_reg_n_3_[8] ;
  wire \d_read_reg_22_reg_n_3_[9] ;

  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_3_[0] ),
        .Q(\ap_return_int_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_3_[10] ),
        .Q(\ap_return_int_reg_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_3_[11] ),
        .Q(\ap_return_int_reg_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_3_[12] ),
        .Q(\ap_return_int_reg_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_3_[13] ),
        .Q(\ap_return_int_reg_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_3_[14] ),
        .Q(\ap_return_int_reg_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_3_[15] ),
        .Q(\ap_return_int_reg_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_3_[1] ),
        .Q(\ap_return_int_reg_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_3_[2] ),
        .Q(\ap_return_int_reg_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_3_[3] ),
        .Q(\ap_return_int_reg_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_3_[4] ),
        .Q(\ap_return_int_reg_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_3_[5] ),
        .Q(\ap_return_int_reg_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_3_[6] ),
        .Q(\ap_return_int_reg_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_3_[7] ),
        .Q(\ap_return_int_reg_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_3_[8] ),
        .Q(\ap_return_int_reg_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_3_[9] ),
        .Q(\ap_return_int_reg_reg_n_3_[9] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\d_read_reg_22_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\d_read_reg_22_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\d_read_reg_22_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\d_read_reg_22_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\d_read_reg_22_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\d_read_reg_22_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\d_read_reg_22_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\d_read_reg_22_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\d_read_reg_22_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\d_read_reg_22_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\d_read_reg_22_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\d_read_reg_22_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\d_read_reg_22_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\d_read_reg_22_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\d_read_reg_22_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\d_read_reg_22_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__0
       (.I0(\d_read_reg_22_reg_n_3_[6] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[6] ),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__0
       (.I0(\d_read_reg_22_reg_n_3_[5] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[5] ),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__0
       (.I0(\d_read_reg_22_reg_n_3_[4] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[4] ),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__0
       (.I0(\d_read_reg_22_reg_n_3_[3] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[3] ),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__0
       (.I0(\d_read_reg_22_reg_n_3_[2] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[2] ),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__0
       (.I0(\d_read_reg_22_reg_n_3_[1] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[1] ),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__0
       (.I0(\d_read_reg_22_reg_n_3_[0] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[0] ),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__1
       (.I0(\d_read_reg_22_reg_n_3_[15] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[15] ),
        .O(B[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__0
       (.I0(\d_read_reg_22_reg_n_3_[14] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[14] ),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__0
       (.I0(\d_read_reg_22_reg_n_3_[13] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[13] ),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__0
       (.I0(\d_read_reg_22_reg_n_3_[12] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[12] ),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__0
       (.I0(\d_read_reg_22_reg_n_3_[11] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[11] ),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__0
       (.I0(\d_read_reg_22_reg_n_3_[10] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[10] ),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__0
       (.I0(\d_read_reg_22_reg_n_3_[9] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[9] ),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__0
       (.I0(\d_read_reg_22_reg_n_3_[8] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[8] ),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__0
       (.I0(\d_read_reg_22_reg_n_3_[7] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[7] ),
        .O(B[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_reg_unsigned_short_s
   (count_new_0_reg_302,
    E,
    \ap_CS_fsm_reg[1] ,
    s,
    \s_reg[0] ,
    \s_reg[0]_0 ,
    \s_reg[0]_1 ,
    \s_reg[0]_2 ,
    Q,
    icmp_ln455_reg_587,
    CO,
    D,
    ap_clk);
  output count_new_0_reg_302;
  output [0:0]E;
  output \ap_CS_fsm_reg[1] ;
  output s;
  input \s_reg[0] ;
  input \s_reg[0]_0 ;
  input \s_reg[0]_1 ;
  input \s_reg[0]_2 ;
  input [0:0]Q;
  input icmp_ln455_reg_587;
  input [0:0]CO;
  input [15:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire count_new_0_reg_302;
  wire \count_new_0_reg_302[31]_i_13_n_3 ;
  wire \count_new_0_reg_302[31]_i_14_n_3 ;
  wire \count_new_0_reg_302[31]_i_15_n_3 ;
  wire [15:0]d_read_reg_22;
  wire icmp_ln455_fu_519_p2;
  wire icmp_ln455_reg_587;
  wire s;
  wire \s_reg[0] ;
  wire \s_reg[0]_0 ;
  wire \s_reg[0]_1 ;
  wire \s_reg[0]_2 ;

  LUT5 #(
    .INIT(32'h00000002)) 
    \count_new_0_reg_302[31]_i_1 
       (.I0(E),
        .I1(\s_reg[0] ),
        .I2(\s_reg[0]_0 ),
        .I3(\s_reg[0]_1 ),
        .I4(\s_reg[0]_2 ),
        .O(count_new_0_reg_302));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \count_new_0_reg_302[31]_i_13 
       (.I0(d_read_reg_22[12]),
        .I1(d_read_reg_22[10]),
        .I2(d_read_reg_22[0]),
        .I3(d_read_reg_22[15]),
        .O(\count_new_0_reg_302[31]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \count_new_0_reg_302[31]_i_14 
       (.I0(d_read_reg_22[5]),
        .I1(d_read_reg_22[11]),
        .I2(d_read_reg_22[4]),
        .I3(d_read_reg_22[9]),
        .I4(\count_new_0_reg_302[31]_i_15_n_3 ),
        .O(\count_new_0_reg_302[31]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \count_new_0_reg_302[31]_i_15 
       (.I0(d_read_reg_22[7]),
        .I1(d_read_reg_22[1]),
        .I2(d_read_reg_22[14]),
        .I3(d_read_reg_22[2]),
        .O(\count_new_0_reg_302[31]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_new_0_reg_302[31]_i_2 
       (.I0(Q),
        .I1(icmp_ln455_fu_519_p2),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \count_new_0_reg_302[31]_i_8 
       (.I0(\count_new_0_reg_302[31]_i_13_n_3 ),
        .I1(d_read_reg_22[8]),
        .I2(d_read_reg_22[6]),
        .I3(d_read_reg_22[13]),
        .I4(d_read_reg_22[3]),
        .I5(\count_new_0_reg_302[31]_i_14_n_3 ),
        .O(icmp_ln455_fu_519_p2));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(d_read_reg_22[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(d_read_reg_22[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(d_read_reg_22[12]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(d_read_reg_22[13]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(d_read_reg_22[14]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(d_read_reg_22[15]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln455_reg_587[0]_i_1 
       (.I0(icmp_ln455_fu_519_p2),
        .I1(Q),
        .I2(icmp_ln455_reg_587),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \s[0]_i_1 
       (.I0(E),
        .I1(\s_reg[0] ),
        .I2(\s_reg[0]_0 ),
        .I3(\s_reg[0]_1 ),
        .I4(\s_reg[0]_2 ),
        .I5(CO),
        .O(s));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_regslice_both
   (m_axis_video_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    D,
    ap_done,
    m_axis_video_TDATA,
    SS,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    \ap_CS_fsm_reg[4] ,
    m_axis_video_TREADY,
    Q,
    \B_V_data_1_state_reg[1]_0 ,
    ap_rst_n,
    ap_start,
    \B_V_data_1_payload_A_reg[23]_0 );
  output m_axis_video_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [1:0]D;
  output ap_done;
  output [23:0]m_axis_video_TDATA;
  input [0:0]SS;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input \ap_CS_fsm_reg[4] ;
  input m_axis_video_TREADY;
  input [1:0]Q;
  input \B_V_data_1_state_reg[1]_0 ;
  input ap_rst_n;
  input ap_start;
  input [23:0]\B_V_data_1_payload_A_reg[23]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [23:0]\B_V_data_1_payload_A_reg[23]_0 ;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_start;
  wire [23:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'h2A00AAAA)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(m_axis_video_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'hEAFF)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(m_axis_video_TREADY),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(m_axis_video_TREADY_int_regslice),
        .R(SS));
  LUT6 #(
    .INIT(64'hF444FFFF44444444)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(m_axis_video_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    int_ap_start_i_2
       (.I0(Q[1]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY),
        .I3(m_axis_video_TREADY_int_regslice),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "vid_oe3_v_tpg_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_regslice_both__parameterized1
   (m_axis_video_TLAST,
    SS,
    ap_clk,
    m_axis_video_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    ap_rst_n,
    grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST);
  output [0:0]m_axis_video_TLAST;
  input [0:0]SS;
  input ap_clk;
  input m_axis_video_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input ap_rst_n;
  input grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'h0888A8A8)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'hEAFF)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TLAST));
endmodule

(* ORIG_REF_NAME = "vid_oe3_v_tpg_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_regslice_both__parameterized1_0
   (m_axis_video_TUSER,
    SS,
    ap_clk,
    m_axis_video_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    ap_rst_n,
    grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER);
  output [0:0]m_axis_video_TUSER;
  input [0:0]SS;
  input ap_clk;
  input m_axis_video_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input ap_rst_n;
  input grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'h0888A8A8)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .O(\B_V_data_1_state[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'hEAFF)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TUSER));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
   (MultiPixStream2AXIvideo_U0_ap_start,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    SS,
    ap_clk,
    tpgForeground_U0_ap_start,
    start_once_reg,
    CO,
    Q,
    full_n_reg_0,
    \mOutPtr_reg[0]_0 );
  output MultiPixStream2AXIvideo_U0_ap_start;
  output start_for_MultiPixStream2AXIvideo_U0_full_n;
  input [0:0]SS;
  input ap_clk;
  input tpgForeground_U0_ap_start;
  input start_once_reg;
  input [0:0]CO;
  input [0:0]Q;
  input full_n_reg_0;
  input \mOutPtr_reg[0]_0 ;

  wire [0:0]CO;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire empty_n_i_1__2_n_3;
  wire full_n_i_1__2_n_3;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[1]_i_2__0_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire tpgForeground_U0_ap_start;

  LUT6 #(
    .INIT(64'hFFFFFFFFEFFF0000)) 
    empty_n_i_1__2
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(CO),
        .I3(Q),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(\mOutPtr[1]_i_2__0_n_3 ),
        .O(empty_n_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_3),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    full_n_i_1__2
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(start_once_reg),
        .I3(tpgForeground_U0_ap_start),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(full_n_reg_0),
        .O(full_n_i_1__2_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_3),
        .Q(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .S(SS));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(tpgForeground_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr[1]_i_2__0_n_3 ),
        .I2(CO),
        .I3(Q),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[1]_i_2__0 
       (.I0(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I1(tpgForeground_U0_ap_start),
        .I2(start_once_reg),
        .O(\mOutPtr[1]_i_2__0_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_start_for_tpgForeground_U0
   (tpgForeground_U0_ap_start,
    start_for_tpgForeground_U0_full_n,
    SS,
    ap_clk,
    grp_v_tpgHlsDataFlow_fu_313_ap_start_reg,
    start_once_reg,
    Q,
    CO,
    \mOutPtr_reg[1]_0 );
  output tpgForeground_U0_ap_start;
  output start_for_tpgForeground_U0_full_n;
  input [0:0]SS;
  input ap_clk;
  input grp_v_tpgHlsDataFlow_fu_313_ap_start_reg;
  input start_once_reg;
  input [0:0]Q;
  input [0:0]CO;
  input \mOutPtr_reg[1]_0 ;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire empty_n_i_1__1_n_3;
  wire full_n_i_1__1_n_3;
  wire full_n_i_2_n_3;
  wire grp_v_tpgHlsDataFlow_fu_313_ap_start_reg;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[0]_i_2_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_tpgForeground_U0_full_n;
  wire start_once_reg;
  wire tpgForeground_U0_ap_start;

  LUT6 #(
    .INIT(64'hFFFFFFFFEFFF0000)) 
    empty_n_i_1__1
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(CO),
        .I3(Q),
        .I4(tpgForeground_U0_ap_start),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(empty_n_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_3),
        .Q(tpgForeground_U0_ap_start),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00EF00)) 
    full_n_i_1__1
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .I3(start_for_tpgForeground_U0_full_n),
        .I4(start_once_reg),
        .I5(full_n_i_2_n_3),
        .O(full_n_i_1__1_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    full_n_i_2
       (.I0(tpgForeground_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .O(full_n_i_2_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_3),
        .Q(start_for_tpgForeground_U0_full_n),
        .S(SS));
  LUT6 #(
    .INIT(64'h7F7F7F808080807F)) 
    \mOutPtr[0]_i_1 
       (.I0(tpgForeground_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .I3(start_once_reg),
        .I4(\mOutPtr[0]_i_2_n_3 ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h57)) 
    \mOutPtr[0]_i_2 
       (.I0(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .I1(start_for_tpgForeground_U0_full_n),
        .I2(start_once_reg),
        .O(\mOutPtr[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(CO),
        .I3(Q),
        .I4(tpgForeground_U0_ap_start),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground
   (ap_enable_reg_pp0_iter21_reg,
    CO,
    \x_fu_498_reg[4] ,
    \cmp126_i_reg_1387_reg[0]_0 ,
    \cmp59_i_reg_1382_reg[0]_0 ,
    D,
    \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0,
    \bckgndId_load_read_reg_4897_reg[1] ,
    ap_enable_reg_pp0_iter21_reg_0,
    \y_3_reg_1418_reg[8]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    \rampStart_reg[6]_0 ,
    \int_height_reg[15] ,
    start_once_reg,
    ap_condition_1899,
    E,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1,
    in,
    push,
    start_once_reg_reg_0,
    out,
    \ap_CS_fsm_reg[3]_0 ,
    SS,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg,
    \q0_reg[2] ,
    \icmp_ln1050_reg_5022_reg[0] ,
    icmp_ln1285_reg_50140,
    \xCount_V_reg[0] ,
    Q,
    \icmp_ln1701_reg_4983_reg[0] ,
    \xCount_V_2_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_0 ,
    \cmp141_i_reg_1392_reg[0]_0 ,
    icmp_fu_304_p2,
    not_cmp2_i321_fu_643_p2,
    \conv2_i_i_i351_reg_1336_reg[7]_0 ,
    icmp_ln518_fu_994_p2_carry__0_0,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2,
    \rampStart_reg[7]_0 ,
    \rampStart_reg[3]_0 ,
    \rampStart_reg[7]_1 ,
    \sub40_i_reg_1372_reg[16]_0 ,
    \barWidth_reg_1361_reg[1]_0 ,
    \add_ln1404_reg_1377_reg[16]_0 ,
    \add_ln1404_reg_1377_reg[1]_0 ,
    \barWidthMinSamples_reg_1351_reg[1]_0 ,
    \add_ln1404_reg_1377_reg[4]_0 ,
    \add_ln1404_reg_1377_reg[8]_0 ,
    \add_ln1404_reg_1377_reg[12]_0 ,
    \add_ln1404_reg_1377_reg[16]_1 ,
    \sub40_i_reg_1372_reg[4]_0 ,
    \sub40_i_reg_1372_reg[8]_0 ,
    \sub40_i_reg_1372_reg[12]_0 ,
    \sub40_i_reg_1372_reg[16]_1 ,
    \cmp59_i_reg_1382_reg[0]_1 ,
    \cmp126_i_reg_1387_reg[0]_1 ,
    ap_rst_n,
    \yCount_V_1_reg[5] ,
    \yCount_V_2_reg[0] ,
    \yCount_V_2_reg[0]_0 ,
    ap_condition_4634,
    \xCount_V_3_reg[0] ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_1 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_0 ,
    \hBarSel_2_reg[0]_0 ,
    S,
    \icmp_ln520_reg_4969_reg[0] ,
    grp_v_tpgHlsDataFlow_fu_313_ap_start_reg,
    start_for_tpgForeground_U0_full_n,
    grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg,
    grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg_0,
    SR,
    \Zplate_Ver_Control_Delta_read_reg_4840_reg[15] ,
    \colorFormatLocal_read_reg_4876_reg[7] ,
    \Zplate_Hor_Control_Start_read_reg_4901_reg[15] ,
    \add_ln1240_reg_4996_reg[10] ,
    \add_ln1404_reg_1377_reg[0]_0 ,
    \sub40_i_reg_1372_reg[0]_0 ,
    grp_v_tpgHlsDataFlow_fu_313_ap_ready,
    \zonePlateVDelta_reg[15] );
  output ap_enable_reg_pp0_iter21_reg;
  output [0:0]CO;
  output \x_fu_498_reg[4] ;
  output \cmp126_i_reg_1387_reg[0]_0 ;
  output \cmp59_i_reg_1382_reg[0]_0 ;
  output [2:0]D;
  output \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0] ;
  output \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0] ;
  output \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0] ;
  output \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0] ;
  output \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0;
  output \bckgndId_load_read_reg_4897_reg[1] ;
  output ap_enable_reg_pp0_iter21_reg_0;
  output \y_3_reg_1418_reg[8]_0 ;
  output [2:0]\ap_CS_fsm_reg[2]_0 ;
  output [6:0]\rampStart_reg[6]_0 ;
  output [0:0]\int_height_reg[15] ;
  output start_once_reg;
  output ap_condition_1899;
  output [0:0]E;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1;
  output [23:0]in;
  output push;
  output start_once_reg_reg_0;
  output [15:0]out;
  output \ap_CS_fsm_reg[3]_0 ;
  input [0:0]SS;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg;
  input \q0_reg[2] ;
  input \icmp_ln1050_reg_5022_reg[0] ;
  input icmp_ln1285_reg_50140;
  input \xCount_V_reg[0] ;
  input [7:0]Q;
  input \icmp_ln1701_reg_4983_reg[0] ;
  input \xCount_V_2_reg[0] ;
  input \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_0 ;
  input \cmp141_i_reg_1392_reg[0]_0 ;
  input icmp_fu_304_p2;
  input not_cmp2_i321_fu_643_p2;
  input \conv2_i_i_i351_reg_1336_reg[7]_0 ;
  input [3:0]icmp_ln518_fu_994_p2_carry__0_0;
  input [1:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2;
  input [7:0]\rampStart_reg[7]_0 ;
  input [3:0]\rampStart_reg[3]_0 ;
  input [2:0]\rampStart_reg[7]_1 ;
  input [15:0]\sub40_i_reg_1372_reg[16]_0 ;
  input [1:0]\barWidth_reg_1361_reg[1]_0 ;
  input [15:0]\add_ln1404_reg_1377_reg[16]_0 ;
  input [2:0]\add_ln1404_reg_1377_reg[1]_0 ;
  input [2:0]\barWidthMinSamples_reg_1351_reg[1]_0 ;
  input [3:0]\add_ln1404_reg_1377_reg[4]_0 ;
  input [3:0]\add_ln1404_reg_1377_reg[8]_0 ;
  input [3:0]\add_ln1404_reg_1377_reg[12]_0 ;
  input [2:0]\add_ln1404_reg_1377_reg[16]_1 ;
  input [3:0]\sub40_i_reg_1372_reg[4]_0 ;
  input [3:0]\sub40_i_reg_1372_reg[8]_0 ;
  input [3:0]\sub40_i_reg_1372_reg[12]_0 ;
  input [2:0]\sub40_i_reg_1372_reg[16]_1 ;
  input \cmp59_i_reg_1382_reg[0]_1 ;
  input \cmp126_i_reg_1387_reg[0]_1 ;
  input ap_rst_n;
  input \yCount_V_1_reg[5] ;
  input \yCount_V_2_reg[0] ;
  input \yCount_V_2_reg[0]_0 ;
  input ap_condition_4634;
  input \xCount_V_3_reg[0] ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_1 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_0 ;
  input \hBarSel_2_reg[0]_0 ;
  input [1:0]S;
  input [0:0]\icmp_ln520_reg_4969_reg[0] ;
  input grp_v_tpgHlsDataFlow_fu_313_ap_start_reg;
  input start_for_tpgForeground_U0_full_n;
  input [1:0]grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg;
  input grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg_0;
  input [0:0]SR;
  input [15:0]\Zplate_Ver_Control_Delta_read_reg_4840_reg[15] ;
  input [7:0]\colorFormatLocal_read_reg_4876_reg[7] ;
  input [15:0]\Zplate_Hor_Control_Start_read_reg_4901_reg[15] ;
  input [0:0]\add_ln1240_reg_4996_reg[10] ;
  input [0:0]\add_ln1404_reg_1377_reg[0]_0 ;
  input [0:0]\sub40_i_reg_1372_reg[0]_0 ;
  input grp_v_tpgHlsDataFlow_fu_313_ap_ready;
  input [15:0]\zonePlateVDelta_reg[15] ;

  wire [0:0]CO;
  wire [2:0]D;
  wire [3:3]DPtpgBarArray_address0;
  wire [2:0]DPtpgBarArray_q0;
  wire [0:0]E;
  wire [7:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [15:0]\Zplate_Hor_Control_Start_read_reg_4901_reg[15] ;
  wire [15:0]\Zplate_Ver_Control_Delta_read_reg_4840_reg[15] ;
  wire [13:4]add5_i_fu_735_p2;
  wire [0:0]\add_ln1240_reg_4996_reg[10] ;
  wire [7:0]add_ln1296_fu_2298_p2;
  wire [16:1]add_ln1404_fu_799_p2;
  wire add_ln1404_fu_799_p2__0_carry__0_n_3;
  wire add_ln1404_fu_799_p2__0_carry__0_n_4;
  wire add_ln1404_fu_799_p2__0_carry__0_n_5;
  wire add_ln1404_fu_799_p2__0_carry__0_n_6;
  wire add_ln1404_fu_799_p2__0_carry__1_n_3;
  wire add_ln1404_fu_799_p2__0_carry__1_n_4;
  wire add_ln1404_fu_799_p2__0_carry__1_n_5;
  wire add_ln1404_fu_799_p2__0_carry__1_n_6;
  wire add_ln1404_fu_799_p2__0_carry_n_3;
  wire add_ln1404_fu_799_p2__0_carry_n_4;
  wire add_ln1404_fu_799_p2__0_carry_n_5;
  wire add_ln1404_fu_799_p2__0_carry_n_6;
  wire add_ln1404_fu_799_p2_carry__0_n_3;
  wire add_ln1404_fu_799_p2_carry__0_n_4;
  wire add_ln1404_fu_799_p2_carry__0_n_5;
  wire add_ln1404_fu_799_p2_carry__0_n_6;
  wire add_ln1404_fu_799_p2_carry__1_n_3;
  wire add_ln1404_fu_799_p2_carry__1_n_4;
  wire add_ln1404_fu_799_p2_carry__1_n_5;
  wire add_ln1404_fu_799_p2_carry__1_n_6;
  wire add_ln1404_fu_799_p2_carry__2_n_4;
  wire add_ln1404_fu_799_p2_carry__2_n_5;
  wire add_ln1404_fu_799_p2_carry__2_n_6;
  wire add_ln1404_fu_799_p2_carry_n_3;
  wire add_ln1404_fu_799_p2_carry_n_4;
  wire add_ln1404_fu_799_p2_carry_n_5;
  wire add_ln1404_fu_799_p2_carry_n_6;
  wire [16:0]add_ln1404_reg_1377;
  wire [0:0]\add_ln1404_reg_1377_reg[0]_0 ;
  wire [3:0]\add_ln1404_reg_1377_reg[12]_0 ;
  wire [15:0]\add_ln1404_reg_1377_reg[16]_0 ;
  wire [2:0]\add_ln1404_reg_1377_reg[16]_1 ;
  wire [2:0]\add_ln1404_reg_1377_reg[1]_0 ;
  wire [3:0]\add_ln1404_reg_1377_reg[4]_0 ;
  wire [3:0]\add_ln1404_reg_1377_reg[8]_0 ;
  wire [7:0]add_ln1488_fu_1039_p2;
  wire add_ln1488_fu_1039_p2_carry__0_i_1_n_3;
  wire add_ln1488_fu_1039_p2_carry__0_i_2_n_3;
  wire add_ln1488_fu_1039_p2_carry__0_i_3_n_3;
  wire add_ln1488_fu_1039_p2_carry__0_i_4_n_3;
  wire add_ln1488_fu_1039_p2_carry__0_n_4;
  wire add_ln1488_fu_1039_p2_carry__0_n_5;
  wire add_ln1488_fu_1039_p2_carry__0_n_6;
  wire add_ln1488_fu_1039_p2_carry_i_1_n_3;
  wire add_ln1488_fu_1039_p2_carry_i_2_n_3;
  wire add_ln1488_fu_1039_p2_carry_i_3_n_3;
  wire add_ln1488_fu_1039_p2_carry_i_4_n_3;
  wire add_ln1488_fu_1039_p2_carry_n_3;
  wire add_ln1488_fu_1039_p2_carry_n_4;
  wire add_ln1488_fu_1039_p2_carry_n_5;
  wire add_ln1488_fu_1039_p2_carry_n_6;
  wire [7:0]add_ln1488_reg_1441;
  wire [7:0]add_ln705_fu_1089_p2;
  wire add_ln705_fu_1089_p2_carry__0_i_1_n_3;
  wire add_ln705_fu_1089_p2_carry__0_n_4;
  wire add_ln705_fu_1089_p2_carry__0_n_5;
  wire add_ln705_fu_1089_p2_carry__0_n_6;
  wire add_ln705_fu_1089_p2_carry_n_3;
  wire add_ln705_fu_1089_p2_carry_n_4;
  wire add_ln705_fu_1089_p2_carry_n_5;
  wire add_ln705_fu_1089_p2_carry_n_6;
  wire and_ln1292_reg_5018;
  wire \and_ln1292_reg_5018[0]_i_1_n_3 ;
  wire and_ln1341_reg_5055;
  wire \and_ln1341_reg_5055[0]_i_1_n_3 ;
  wire \and_ln1404_reg_5002[0]_i_1_n_3 ;
  wire and_ln1523_reg_5030;
  wire \and_ln1523_reg_5030[0]_i_1_n_3 ;
  wire and_ln1706_reg_5026;
  wire \and_ln1706_reg_5026[0]_i_1_n_3 ;
  wire \and_ln1756_reg_5289[0]_i_1_n_3 ;
  wire [2:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm19_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_1899;
  wire ap_condition_4634;
  wire ap_done_cache_i_1_n_3;
  wire ap_enable_reg_pp0_iter21_reg;
  wire ap_enable_reg_pp0_iter21_reg_0;
  wire ap_loop_exit_ready_pp0_iter20_reg;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468;
  wire \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_0 ;
  wire ap_phi_reg_pp0_iter2_hHatch_reg_1446;
  wire ap_rst_n;
  wire [9:0]barWidthMinSamples_fu_721_p2;
  wire [9:0]barWidthMinSamples_reg_1351;
  wire \barWidthMinSamples_reg_1351[1]_i_1_n_3 ;
  wire \barWidthMinSamples_reg_1351[9]_i_2_n_3 ;
  wire [2:0]\barWidthMinSamples_reg_1351_reg[1]_0 ;
  wire [10:0]barWidth_reg_1361;
  wire [1:0]\barWidth_reg_1361_reg[1]_0 ;
  wire [1:0]bckgndId_load_read_reg_4897;
  wire \bckgndId_load_read_reg_4897_reg[1] ;
  wire \cmp126_i_reg_1387_reg[0]_0 ;
  wire \cmp126_i_reg_1387_reg[0]_1 ;
  wire cmp12_i_fu_1005_p2;
  wire cmp12_i_reg_1426;
  wire \cmp12_i_reg_1426[0]_i_3_n_3 ;
  wire \cmp12_i_reg_1426[0]_i_4_n_3 ;
  wire \cmp12_i_reg_1426[0]_i_5_n_3 ;
  wire cmp141_i_read_reg_4868;
  wire cmp141_i_reg_1392;
  wire \cmp141_i_reg_1392_reg[0]_0 ;
  wire \cmp59_i_reg_1382_reg[0]_0 ;
  wire \cmp59_i_reg_1382_reg[0]_1 ;
  wire [7:0]\colorFormatLocal_read_reg_4876_reg[7] ;
  wire [7:7]conv2_i_i_i351_reg_1336;
  wire \conv2_i_i_i351_reg_1336_reg[7]_0 ;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1;
  wire [1:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_100;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_101;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_106;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_109;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_110;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_111;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_112;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_113;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_114;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_123;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_124;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_175;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_177;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_182;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_184;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_186;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_199;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_200;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_201;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_202;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_203;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_204;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_205;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_206;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_207;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_208;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_209;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_210;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_211;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_212;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_213;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_214;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_215;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_216;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_217;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_218;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_219;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_220;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_221;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_222;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_223;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_224;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_225;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_226;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_227;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_228;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_229;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_230;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_231;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_232;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_233;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_234;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_235;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_236;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_237;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_238;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_239;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_24;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_240;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_241;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_242;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_243;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_244;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_245;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_246;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_247;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_248;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_249;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_25;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_250;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_251;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_252;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_253;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_254;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_255;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_256;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_257;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_258;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_259;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_26;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_260;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_261;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_262;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_263;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_264;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_265;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_266;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_267;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_268;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_269;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_27;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_270;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_271;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_272;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_273;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_274;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_275;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_276;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_277;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_278;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_279;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_28;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_280;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_281;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_29;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_30;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_31;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_32;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_33;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_34;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_35;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_36;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_38;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_39;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_40;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_41;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_42;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_43;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_44;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_45;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_46;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_47;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_48;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_49;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_5;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_50;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_68;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_7;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_70;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_72;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_73;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_75;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_76;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_80;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_81;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_83;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_84;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_89;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_91;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_92;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_93;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_94;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_97;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_98;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_99;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_1_0_0_0555_out_o;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out;
  wire [15:8]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr;
  wire grp_v_tpgHlsDataFlow_fu_313_ap_ready;
  wire grp_v_tpgHlsDataFlow_fu_313_ap_start_reg;
  wire [1:0]grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg;
  wire grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg_0;
  wire [2:0]hBarSel;
  wire [2:0]hBarSel_1;
  wire [2:0]hBarSel_2;
  wire \hBarSel_2_reg[0]_0 ;
  wire [0:0]hBarSel_3;
  wire [0:0]hBarSel_3_loc_0_fu_284;
  wire [2:0]hBarSel_4_loc_0_fu_312;
  wire [2:0]hBarSel_5_loc_0_fu_268;
  wire [2:0]hBarSel_loc_0_fu_300;
  wire [7:0]hdata;
  wire hdata0;
  wire \hdata_flag_0_reg_418_reg_n_3_[0] ;
  wire \hdata_flag_1_fu_506[0]_i_1_n_3 ;
  wire [7:0]hdata_loc_0_fu_292;
  wire [7:0]hdata_new_0_fu_296;
  wire hdata_new_0_fu_2960;
  wire icmp_fu_304_p2;
  wire icmp_ln1027_1_reg_5063;
  wire \icmp_ln1027_1_reg_5063[0]_i_1_n_3 ;
  wire icmp_ln1027_2_fu_2118_p2;
  wire icmp_ln1027_3_fu_1939_p2;
  wire icmp_ln1027_5_fu_2150_p2;
  wire icmp_ln1027_5_reg_5059;
  wire \icmp_ln1027_5_reg_5059[0]_i_1_n_3 ;
  wire icmp_ln1027_6_fu_1971_p2;
  wire icmp_ln1027_6_reg_5034;
  wire \icmp_ln1027_6_reg_5034[0]_i_1_n_3 ;
  wire icmp_ln1050_reg_5022;
  wire \icmp_ln1050_reg_5022[0]_i_1_n_3 ;
  wire \icmp_ln1050_reg_5022_reg[0] ;
  wire icmp_ln1285_reg_5014;
  wire icmp_ln1285_reg_50140;
  wire \icmp_ln1285_reg_5014[0]_i_1_n_3 ;
  wire icmp_ln1336_reg_5010;
  wire \icmp_ln1336_reg_5010[0]_i_1_n_3 ;
  wire icmp_ln1404_1_fu_1033_p2;
  wire icmp_ln1404_1_fu_1033_p2_carry__0_i_1_n_3;
  wire icmp_ln1404_1_fu_1033_p2_carry__0_i_2_n_3;
  wire icmp_ln1404_1_fu_1033_p2_carry__0_n_6;
  wire icmp_ln1404_1_fu_1033_p2_carry_i_1_n_3;
  wire icmp_ln1404_1_fu_1033_p2_carry_i_2_n_3;
  wire icmp_ln1404_1_fu_1033_p2_carry_i_3_n_3;
  wire icmp_ln1404_1_fu_1033_p2_carry_i_4_n_3;
  wire icmp_ln1404_1_fu_1033_p2_carry_n_3;
  wire icmp_ln1404_1_fu_1033_p2_carry_n_4;
  wire icmp_ln1404_1_fu_1033_p2_carry_n_5;
  wire icmp_ln1404_1_fu_1033_p2_carry_n_6;
  wire icmp_ln1404_1_reg_1436;
  wire \icmp_ln1404_reg_1431[0]_i_1_n_3 ;
  wire \icmp_ln1404_reg_1431_reg_n_3_[0] ;
  wire icmp_ln1428_fu_1737_p2;
  wire \icmp_ln1428_reg_5006[0]_i_1_n_3 ;
  wire icmp_ln1518_reg_4992;
  wire \icmp_ln1518_reg_4992[0]_i_1_n_3 ;
  wire icmp_ln1701_reg_4983;
  wire \icmp_ln1701_reg_4983[0]_i_1_n_3 ;
  wire \icmp_ln1701_reg_4983_reg[0] ;
  wire [3:0]icmp_ln518_fu_994_p2_carry__0_0;
  wire icmp_ln518_fu_994_p2_carry__0_n_6;
  wire icmp_ln518_fu_994_p2_carry_n_3;
  wire icmp_ln518_fu_994_p2_carry_n_4;
  wire icmp_ln518_fu_994_p2_carry_n_5;
  wire icmp_ln518_fu_994_p2_carry_n_6;
  wire [0:0]\icmp_ln520_reg_4969_reg[0] ;
  wire icmp_reg_1356;
  wire [23:0]in;
  wire [0:0]\int_height_reg[15] ;
  wire not_cmp2_i321_fu_643_p2;
  wire not_cmp2_i321_reg_1316;
  wire or_ln1449_reg_5067;
  wire \or_ln1449_reg_5067[0]_i_1_n_3 ;
  wire or_ln1592_1_fu_1070_p2;
  wire or_ln1592_1_reg_1451;
  wire or_ln1592_2_fu_1077_p2;
  wire or_ln1592_2_reg_1456;
  wire or_ln1592_fu_1057_p2;
  wire or_ln1592_reg_1446;
  wire [15:0]out;
  wire p_0_0_0_0_0554_lcssa561_fu_2520;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_1 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_0 ;
  wire p_0_1_0_0_0556_lcssa564_fu_2560;
  wire p_0_2_0_0_0558_lcssa567_fu_2600;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_11_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_1 ;
  wire [10:0]p_0_in;
  wire [7:0]p_1_in;
  wire [9:0]p_cast_fu_711_p4;
  wire [15:0]p_reg_reg;
  wire [6:6]pix_val_V_5_reg_1346;
  wire \pix_val_V_5_reg_1346[6]_i_1_n_3 ;
  wire \pix_val_V_reg_1341[7]_i_1_n_3 ;
  wire \pix_val_V_reg_1341_reg_n_3_[7] ;
  wire push;
  wire \q0[0]_i_1_n_3 ;
  wire \q0[1]_i_1__0_n_3 ;
  wire \q0[1]_i_1__1_n_3 ;
  wire \q0[1]_i_1__2_n_3 ;
  wire \q0[1]_i_1__3_n_3 ;
  wire \q0[1]_i_1__4_n_3 ;
  wire \q0[1]_i_1_n_3 ;
  wire \q0[2]_i_1_n_3 ;
  wire \q0[3]_i_1_n_3 ;
  wire \q0[4]_i_1_n_3 ;
  wire \q0[4]_i_2_n_3 ;
  wire \q0[5]_i_1__0_n_3 ;
  wire \q0[5]_i_1__1_n_3 ;
  wire \q0[5]_i_1_n_3 ;
  wire \q0[6]_i_1__0_n_3 ;
  wire \q0[6]_i_1__1_n_3 ;
  wire \q0[6]_i_1__2_n_3 ;
  wire \q0[6]_i_1__3_n_3 ;
  wire \q0[6]_i_1_n_3 ;
  wire \q0[7]_i_1__0_n_3 ;
  wire \q0[7]_i_1__1_n_3 ;
  wire \q0[7]_i_1_n_3 ;
  wire \q0[7]_i_2_n_3 ;
  wire \q0_reg[2] ;
  wire [7:0]rampStart_load_reg_1397;
  wire [7:7]rampStart_reg;
  wire [3:0]\rampStart_reg[3]_0 ;
  wire [6:0]\rampStart_reg[6]_0 ;
  wire [7:0]\rampStart_reg[7]_0 ;
  wire [2:0]\rampStart_reg[7]_1 ;
  wire [7:0]rampVal;
  wire rampVal0;
  wire \rampVal[4]_i_2_n_3 ;
  wire \rampVal[5]_i_2_n_3 ;
  wire \rampVal[7]_i_4_n_3 ;
  wire [7:0]rampVal_1;
  wire rampVal_10;
  wire [7:0]rampVal_2;
  wire rampVal_20;
  wire \rampVal_2_flag_0_reg_430_reg_n_3_[0] ;
  wire \rampVal_2_flag_1_fu_502[0]_i_1_n_3 ;
  wire [7:0]rampVal_2_loc_0_fu_276;
  wire [7:0]rampVal_2_new_0_fu_280;
  wire rampVal_2_new_0_fu_2800;
  wire \rampVal_3_flag_0_reg_406_reg_n_3_[0] ;
  wire \rampVal_3_flag_1_fu_510[0]_i_1_n_3 ;
  wire [7:0]rampVal_3_loc_0_fu_320;
  wire [7:0]rampVal_3_new_0_fu_324;
  wire rampVal_3_new_0_fu_3240;
  wire [7:0]rampVal_loc_0_fu_316;
  wire \rampVal_loc_0_fu_316[3]_i_3_n_3 ;
  wire select_ln214_reg_1403;
  wire \select_ln214_reg_1403_reg_n_3_[0] ;
  wire \select_ln214_reg_1403_reg_n_3_[1] ;
  wire \select_ln214_reg_1403_reg_n_3_[2] ;
  wire \select_ln214_reg_1403_reg_n_3_[3] ;
  wire \select_ln214_reg_1403_reg_n_3_[4] ;
  wire \select_ln214_reg_1403_reg_n_3_[5] ;
  wire \select_ln214_reg_1403_reg_n_3_[6] ;
  wire \select_ln214_reg_1403_reg_n_3_[7] ;
  wire start_for_tpgForeground_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_3;
  wire start_once_reg_reg_0;
  wire [16:1]sub40_i_fu_793_p2;
  wire sub40_i_fu_793_p2__0_carry__0_n_3;
  wire sub40_i_fu_793_p2__0_carry__0_n_4;
  wire sub40_i_fu_793_p2__0_carry__0_n_5;
  wire sub40_i_fu_793_p2__0_carry__0_n_6;
  wire sub40_i_fu_793_p2__0_carry__1_n_3;
  wire sub40_i_fu_793_p2__0_carry__1_n_4;
  wire sub40_i_fu_793_p2__0_carry__1_n_5;
  wire sub40_i_fu_793_p2__0_carry__1_n_6;
  wire sub40_i_fu_793_p2__0_carry__3_n_3;
  wire sub40_i_fu_793_p2__0_carry__3_n_4;
  wire sub40_i_fu_793_p2__0_carry__3_n_5;
  wire sub40_i_fu_793_p2__0_carry__3_n_6;
  wire sub40_i_fu_793_p2__0_carry__4_n_3;
  wire sub40_i_fu_793_p2__0_carry__4_n_4;
  wire sub40_i_fu_793_p2__0_carry__4_n_5;
  wire sub40_i_fu_793_p2__0_carry__4_n_6;
  wire sub40_i_fu_793_p2__0_carry__5_n_3;
  wire sub40_i_fu_793_p2__0_carry__5_n_4;
  wire sub40_i_fu_793_p2__0_carry__5_n_5;
  wire sub40_i_fu_793_p2__0_carry__5_n_6;
  wire sub40_i_fu_793_p2__0_carry_n_3;
  wire sub40_i_fu_793_p2__0_carry_n_4;
  wire sub40_i_fu_793_p2__0_carry_n_5;
  wire sub40_i_fu_793_p2__0_carry_n_6;
  wire sub40_i_fu_793_p2_carry__0_n_3;
  wire sub40_i_fu_793_p2_carry__0_n_4;
  wire sub40_i_fu_793_p2_carry__0_n_5;
  wire sub40_i_fu_793_p2_carry__0_n_6;
  wire sub40_i_fu_793_p2_carry__1_n_3;
  wire sub40_i_fu_793_p2_carry__1_n_4;
  wire sub40_i_fu_793_p2_carry__1_n_5;
  wire sub40_i_fu_793_p2_carry__1_n_6;
  wire sub40_i_fu_793_p2_carry__2_n_4;
  wire sub40_i_fu_793_p2_carry__2_n_5;
  wire sub40_i_fu_793_p2_carry__2_n_6;
  wire sub40_i_fu_793_p2_carry_n_3;
  wire sub40_i_fu_793_p2_carry_n_4;
  wire sub40_i_fu_793_p2_carry_n_5;
  wire sub40_i_fu_793_p2_carry_n_6;
  wire [16:0]sub40_i_reg_1372;
  wire [0:0]\sub40_i_reg_1372_reg[0]_0 ;
  wire [3:0]\sub40_i_reg_1372_reg[12]_0 ;
  wire [15:0]\sub40_i_reg_1372_reg[16]_0 ;
  wire [2:0]\sub40_i_reg_1372_reg[16]_1 ;
  wire [3:0]\sub40_i_reg_1372_reg[4]_0 ;
  wire [3:0]\sub40_i_reg_1372_reg[8]_0 ;
  wire [10:0]sub_i_i_i_fu_787_p2;
  wire [10:0]sub_i_i_i_reg_1367;
  wire \sub_i_i_i_reg_1367[10]_i_2_n_3 ;
  wire \sub_i_i_i_reg_1367[1]_i_1_n_3 ;
  wire tpgBarSelYuv_v_ce0;
  wire [4:4]tpgCheckerBoardArray_address0;
  wire [0:0]tpgCheckerBoardArray_q0;
  wire tpgSinTableArray_9bit_0_ce0;
  wire tpgSinTableArray_9bit_0_ce1;
  wire [7:0]tpgSinTableArray_9bit_0_q0;
  wire [7:0]tpgSinTableArray_9bit_0_q1;
  wire [7:0]tpgSinTableArray_9bit_0_q2;
  wire [7:0]tpgSinTableArray_9bit_1_q0;
  wire [7:0]tpgSinTableArray_9bit_1_q1;
  wire [7:0]tpgSinTableArray_9bit_1_q2;
  wire [8:0]tpgSinTableArray_9bit_2_q0;
  wire [8:0]tpgSinTableArray_9bit_2_q1;
  wire [8:0]tpgSinTableArray_9bit_2_q2;
  wire [7:0]tpgSinTableArray_9bit_3_q0;
  wire [7:0]tpgSinTableArray_9bit_3_q1;
  wire [7:0]tpgSinTableArray_9bit_3_q2;
  wire [7:0]tpgSinTableArray_9bit_4_q0;
  wire [7:0]tpgSinTableArray_9bit_4_q1;
  wire [7:0]tpgSinTableArray_9bit_4_q2;
  wire [5:3]tpgTartanBarArray_address0;
  wire trunc_ln520_reg_4950_pp0_iter18_reg;
  wire [2:0]vBarSel;
  wire vBarSel_1;
  wire [0:0]vBarSel_2;
  wire vHatch;
  wire \xCount_V_2_reg[0] ;
  wire \xCount_V_3_reg[0] ;
  wire \xCount_V_reg[0] ;
  wire \x_fu_498_reg[4] ;
  wire \yCount_V_1_reg[5] ;
  wire \yCount_V_2_reg[0] ;
  wire \yCount_V_2_reg[0]_0 ;
  wire [15:0]y_3_reg_1418;
  wire \y_3_reg_1418_reg[8]_0 ;
  wire \y_fu_264[0]_i_3_n_3 ;
  wire \y_fu_264_reg[0]_i_2_n_10 ;
  wire \y_fu_264_reg[0]_i_2_n_3 ;
  wire \y_fu_264_reg[0]_i_2_n_4 ;
  wire \y_fu_264_reg[0]_i_2_n_5 ;
  wire \y_fu_264_reg[0]_i_2_n_6 ;
  wire \y_fu_264_reg[0]_i_2_n_7 ;
  wire \y_fu_264_reg[0]_i_2_n_8 ;
  wire \y_fu_264_reg[0]_i_2_n_9 ;
  wire \y_fu_264_reg[12]_i_1_n_10 ;
  wire \y_fu_264_reg[12]_i_1_n_4 ;
  wire \y_fu_264_reg[12]_i_1_n_5 ;
  wire \y_fu_264_reg[12]_i_1_n_6 ;
  wire \y_fu_264_reg[12]_i_1_n_7 ;
  wire \y_fu_264_reg[12]_i_1_n_8 ;
  wire \y_fu_264_reg[12]_i_1_n_9 ;
  wire \y_fu_264_reg[4]_i_1_n_10 ;
  wire \y_fu_264_reg[4]_i_1_n_3 ;
  wire \y_fu_264_reg[4]_i_1_n_4 ;
  wire \y_fu_264_reg[4]_i_1_n_5 ;
  wire \y_fu_264_reg[4]_i_1_n_6 ;
  wire \y_fu_264_reg[4]_i_1_n_7 ;
  wire \y_fu_264_reg[4]_i_1_n_8 ;
  wire \y_fu_264_reg[4]_i_1_n_9 ;
  wire \y_fu_264_reg[8]_i_1_n_10 ;
  wire \y_fu_264_reg[8]_i_1_n_3 ;
  wire \y_fu_264_reg[8]_i_1_n_4 ;
  wire \y_fu_264_reg[8]_i_1_n_5 ;
  wire \y_fu_264_reg[8]_i_1_n_6 ;
  wire \y_fu_264_reg[8]_i_1_n_7 ;
  wire \y_fu_264_reg[8]_i_1_n_8 ;
  wire \y_fu_264_reg[8]_i_1_n_9 ;
  wire [15:0]zonePlateVAddr;
  wire zonePlateVAddr0;
  wire [15:0]zonePlateVAddr_loc_0_fu_308;
  wire [15:0]\zonePlateVDelta_reg[15] ;
  wire [2:1]NLW_add_ln1404_fu_799_p2__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln1404_fu_799_p2__0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln1404_fu_799_p2__0_carry__2_O_UNCONNECTED;
  wire [0:0]NLW_add_ln1404_fu_799_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_add_ln1404_fu_799_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln1488_fu_1039_p2_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln705_fu_1089_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1404_1_fu_1033_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln1404_1_fu_1033_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1404_1_fu_1033_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln518_fu_994_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln518_fu_994_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln518_fu_994_p2_carry__0_O_UNCONNECTED;
  wire [1:1]NLW_sub40_i_fu_793_p2__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_sub40_i_fu_793_p2__0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_sub40_i_fu_793_p2__0_carry__2_O_UNCONNECTED;
  wire [2:0]NLW_sub40_i_fu_793_p2__0_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_sub40_i_fu_793_p2__0_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_sub40_i_fu_793_p2__0_carry__6_O_UNCONNECTED;
  wire [0:0]NLW_sub40_i_fu_793_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_sub40_i_fu_793_p2_carry__2_CO_UNCONNECTED;
  wire [15:8]\NLW_trunc_ln1236_1_reg_5151_reg[6]_i_3_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1236_1_reg_5151_reg[6]_i_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_1_reg_5151_reg[6]_i_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_1_reg_5151_reg[6]_i_3_DOPBDOP_UNCONNECTED ;
  wire [15:9]\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_3_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_3_DOPBDOP_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_4_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_4_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_4_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_4_DOPBDOP_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_5_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_5_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_5_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_5_DOPBDOP_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_6_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_6_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_6_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_6_DOPBDOP_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1244_1_reg_5207_reg[6]_i_3_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1244_1_reg_5207_reg[6]_i_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_1_reg_5207_reg[6]_i_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_1_reg_5207_reg[6]_i_3_DOPBDOP_UNCONNECTED ;
  wire [15:9]\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_3_DOADO_UNCONNECTED ;
  wire [15:9]\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_3_DOPBDOP_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_4_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_4_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_4_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_4_DOPBDOP_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_5_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_5_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_5_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_5_DOPBDOP_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_6_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_6_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_6_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_6_DOPBDOP_UNCONNECTED ;
  wire [3:3]\NLW_y_fu_264_reg[12]_i_1_CO_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln1404_fu_799_p2__0_carry
       (.CI(1'b0),
        .CO({add_ln1404_fu_799_p2__0_carry_n_3,add_ln1404_fu_799_p2__0_carry_n_4,add_ln1404_fu_799_p2__0_carry_n_5,add_ln1404_fu_799_p2__0_carry_n_6}),
        .CYINIT(\add_ln1404_reg_1377_reg[16]_0 [0]),
        .DI({1'b0,\add_ln1404_reg_1377_reg[16]_0 [3:1]}),
        .O({add5_i_fu_735_p2[4],NLW_add_ln1404_fu_799_p2__0_carry_O_UNCONNECTED[2:1],add_ln1404_fu_799_p2[1]}),
        .S({\add_ln1404_reg_1377_reg[16]_0 [4],\add_ln1404_reg_1377_reg[1]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln1404_fu_799_p2__0_carry__0
       (.CI(add_ln1404_fu_799_p2__0_carry_n_3),
        .CO({add_ln1404_fu_799_p2__0_carry__0_n_3,add_ln1404_fu_799_p2__0_carry__0_n_4,add_ln1404_fu_799_p2__0_carry__0_n_5,add_ln1404_fu_799_p2__0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add5_i_fu_735_p2[8:5]),
        .S(\add_ln1404_reg_1377_reg[16]_0 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln1404_fu_799_p2__0_carry__1
       (.CI(add_ln1404_fu_799_p2__0_carry__0_n_3),
        .CO({add_ln1404_fu_799_p2__0_carry__1_n_3,add_ln1404_fu_799_p2__0_carry__1_n_4,add_ln1404_fu_799_p2__0_carry__1_n_5,add_ln1404_fu_799_p2__0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add5_i_fu_735_p2[12:9]),
        .S(\add_ln1404_reg_1377_reg[16]_0 [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln1404_fu_799_p2__0_carry__2
       (.CI(add_ln1404_fu_799_p2__0_carry__1_n_3),
        .CO(NLW_add_ln1404_fu_799_p2__0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln1404_fu_799_p2__0_carry__2_O_UNCONNECTED[3:1],add5_i_fu_735_p2[13]}),
        .S({1'b0,1'b0,1'b0,\add_ln1404_reg_1377_reg[16]_0 [13]}));
  CARRY4 add_ln1404_fu_799_p2_carry
       (.CI(1'b0),
        .CO({add_ln1404_fu_799_p2_carry_n_3,add_ln1404_fu_799_p2_carry_n_4,add_ln1404_fu_799_p2_carry_n_5,add_ln1404_fu_799_p2_carry_n_6}),
        .CYINIT(\add_ln1404_reg_1377_reg[16]_0 [0]),
        .DI(\add_ln1404_reg_1377_reg[16]_0 [4:1]),
        .O({add_ln1404_fu_799_p2[4:2],NLW_add_ln1404_fu_799_p2_carry_O_UNCONNECTED[0]}),
        .S(\add_ln1404_reg_1377_reg[4]_0 ));
  CARRY4 add_ln1404_fu_799_p2_carry__0
       (.CI(add_ln1404_fu_799_p2_carry_n_3),
        .CO({add_ln1404_fu_799_p2_carry__0_n_3,add_ln1404_fu_799_p2_carry__0_n_4,add_ln1404_fu_799_p2_carry__0_n_5,add_ln1404_fu_799_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(\add_ln1404_reg_1377_reg[16]_0 [8:5]),
        .O(add_ln1404_fu_799_p2[8:5]),
        .S(\add_ln1404_reg_1377_reg[8]_0 ));
  CARRY4 add_ln1404_fu_799_p2_carry__1
       (.CI(add_ln1404_fu_799_p2_carry__0_n_3),
        .CO({add_ln1404_fu_799_p2_carry__1_n_3,add_ln1404_fu_799_p2_carry__1_n_4,add_ln1404_fu_799_p2_carry__1_n_5,add_ln1404_fu_799_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(\add_ln1404_reg_1377_reg[16]_0 [12:9]),
        .O(add_ln1404_fu_799_p2[12:9]),
        .S(\add_ln1404_reg_1377_reg[12]_0 ));
  CARRY4 add_ln1404_fu_799_p2_carry__2
       (.CI(add_ln1404_fu_799_p2_carry__1_n_3),
        .CO({NLW_add_ln1404_fu_799_p2_carry__2_CO_UNCONNECTED[3],add_ln1404_fu_799_p2_carry__2_n_4,add_ln1404_fu_799_p2_carry__2_n_5,add_ln1404_fu_799_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln1404_reg_1377_reg[16]_0 [15:13]}),
        .O(add_ln1404_fu_799_p2[16:13]),
        .S({1'b1,\add_ln1404_reg_1377_reg[16]_1 }));
  FDRE \add_ln1404_reg_1377_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(\add_ln1404_reg_1377_reg[0]_0 ),
        .Q(add_ln1404_reg_1377[0]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1377_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(add_ln1404_fu_799_p2[10]),
        .Q(add_ln1404_reg_1377[10]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1377_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(add_ln1404_fu_799_p2[11]),
        .Q(add_ln1404_reg_1377[11]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1377_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(add_ln1404_fu_799_p2[12]),
        .Q(add_ln1404_reg_1377[12]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1377_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(add_ln1404_fu_799_p2[13]),
        .Q(add_ln1404_reg_1377[13]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1377_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(add_ln1404_fu_799_p2[14]),
        .Q(add_ln1404_reg_1377[14]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1377_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(add_ln1404_fu_799_p2[15]),
        .Q(add_ln1404_reg_1377[15]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1377_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(add_ln1404_fu_799_p2[16]),
        .Q(add_ln1404_reg_1377[16]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1377_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(add_ln1404_fu_799_p2[1]),
        .Q(add_ln1404_reg_1377[1]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1377_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(add_ln1404_fu_799_p2[2]),
        .Q(add_ln1404_reg_1377[2]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1377_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(add_ln1404_fu_799_p2[3]),
        .Q(add_ln1404_reg_1377[3]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1377_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(add_ln1404_fu_799_p2[4]),
        .Q(add_ln1404_reg_1377[4]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1377_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(add_ln1404_fu_799_p2[5]),
        .Q(add_ln1404_reg_1377[5]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1377_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(add_ln1404_fu_799_p2[6]),
        .Q(add_ln1404_reg_1377[6]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1377_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(add_ln1404_fu_799_p2[7]),
        .Q(add_ln1404_reg_1377[7]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1377_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(add_ln1404_fu_799_p2[8]),
        .Q(add_ln1404_reg_1377[8]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1377_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(add_ln1404_fu_799_p2[9]),
        .Q(add_ln1404_reg_1377[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln1488_fu_1039_p2_carry
       (.CI(1'b0),
        .CO({add_ln1488_fu_1039_p2_carry_n_3,add_ln1488_fu_1039_p2_carry_n_4,add_ln1488_fu_1039_p2_carry_n_5,add_ln1488_fu_1039_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\rampStart_reg[6]_0 [3:0]),
        .O(add_ln1488_fu_1039_p2[3:0]),
        .S({add_ln1488_fu_1039_p2_carry_i_1_n_3,add_ln1488_fu_1039_p2_carry_i_2_n_3,add_ln1488_fu_1039_p2_carry_i_3_n_3,add_ln1488_fu_1039_p2_carry_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln1488_fu_1039_p2_carry__0
       (.CI(add_ln1488_fu_1039_p2_carry_n_3),
        .CO({NLW_add_ln1488_fu_1039_p2_carry__0_CO_UNCONNECTED[3],add_ln1488_fu_1039_p2_carry__0_n_4,add_ln1488_fu_1039_p2_carry__0_n_5,add_ln1488_fu_1039_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,\rampStart_reg[6]_0 [6:4]}),
        .O(add_ln1488_fu_1039_p2[7:4]),
        .S({add_ln1488_fu_1039_p2_carry__0_i_1_n_3,add_ln1488_fu_1039_p2_carry__0_i_2_n_3,add_ln1488_fu_1039_p2_carry__0_i_3_n_3,add_ln1488_fu_1039_p2_carry__0_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_1039_p2_carry__0_i_1
       (.I0(out[7]),
        .I1(rampStart_reg),
        .O(add_ln1488_fu_1039_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_1039_p2_carry__0_i_2
       (.I0(\rampStart_reg[6]_0 [6]),
        .I1(out[6]),
        .O(add_ln1488_fu_1039_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_1039_p2_carry__0_i_3
       (.I0(\rampStart_reg[6]_0 [5]),
        .I1(out[5]),
        .O(add_ln1488_fu_1039_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_1039_p2_carry__0_i_4
       (.I0(\rampStart_reg[6]_0 [4]),
        .I1(out[4]),
        .O(add_ln1488_fu_1039_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_1039_p2_carry_i_1
       (.I0(\rampStart_reg[6]_0 [3]),
        .I1(out[3]),
        .O(add_ln1488_fu_1039_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_1039_p2_carry_i_2
       (.I0(\rampStart_reg[6]_0 [2]),
        .I1(out[2]),
        .O(add_ln1488_fu_1039_p2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_1039_p2_carry_i_3
       (.I0(\rampStart_reg[6]_0 [1]),
        .I1(out[1]),
        .O(add_ln1488_fu_1039_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_1039_p2_carry_i_4
       (.I0(\rampStart_reg[6]_0 [0]),
        .I1(out[0]),
        .O(add_ln1488_fu_1039_p2_carry_i_4_n_3));
  FDRE \add_ln1488_reg_1441_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(add_ln1488_fu_1039_p2[0]),
        .Q(add_ln1488_reg_1441[0]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1441_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(add_ln1488_fu_1039_p2[1]),
        .Q(add_ln1488_reg_1441[1]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1441_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(add_ln1488_fu_1039_p2[2]),
        .Q(add_ln1488_reg_1441[2]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1441_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(add_ln1488_fu_1039_p2[3]),
        .Q(add_ln1488_reg_1441[3]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1441_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(add_ln1488_fu_1039_p2[4]),
        .Q(add_ln1488_reg_1441[4]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1441_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(add_ln1488_fu_1039_p2[5]),
        .Q(add_ln1488_reg_1441[5]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1441_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(add_ln1488_fu_1039_p2[6]),
        .Q(add_ln1488_reg_1441[6]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1441_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(add_ln1488_fu_1039_p2[7]),
        .Q(add_ln1488_reg_1441[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln705_fu_1089_p2_carry
       (.CI(1'b0),
        .CO({add_ln705_fu_1089_p2_carry_n_3,add_ln705_fu_1089_p2_carry_n_4,add_ln705_fu_1089_p2_carry_n_5,add_ln705_fu_1089_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\rampStart_reg[7]_0 [3:0]),
        .O(add_ln705_fu_1089_p2[3:0]),
        .S(\rampStart_reg[3]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln705_fu_1089_p2_carry__0
       (.CI(add_ln705_fu_1089_p2_carry_n_3),
        .CO({NLW_add_ln705_fu_1089_p2_carry__0_CO_UNCONNECTED[3],add_ln705_fu_1089_p2_carry__0_n_4,add_ln705_fu_1089_p2_carry__0_n_5,add_ln705_fu_1089_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,\rampStart_reg[7]_0 [6:4]}),
        .O(add_ln705_fu_1089_p2[7:4]),
        .S({add_ln705_fu_1089_p2_carry__0_i_1_n_3,\rampStart_reg[7]_1 }));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_1089_p2_carry__0_i_1
       (.I0(rampStart_reg),
        .I1(\rampStart_reg[7]_0 [7]),
        .O(add_ln705_fu_1089_p2_carry__0_i_1_n_3));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \and_ln1292_reg_5018[0]_i_1 
       (.I0(cmp12_i_reg_1426),
        .I1(\x_fu_498_reg[4] ),
        .I2(icmp_ln1285_reg_50140),
        .I3(\y_3_reg_1418_reg[8]_0 ),
        .I4(and_ln1292_reg_5018),
        .O(\and_ln1292_reg_5018[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \and_ln1341_reg_5055[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_5),
        .I1(icmp_ln1027_2_fu_2118_p2),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_89),
        .I4(icmp_ln1336_reg_5010),
        .I5(and_ln1341_reg_5055),
        .O(\and_ln1341_reg_5055[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFF80008)) 
    \and_ln1404_reg_5002[0]_i_1 
       (.I0(icmp_ln1404_1_reg_1436),
        .I1(\x_fu_498_reg[4] ),
        .I2(\icmp_ln1404_reg_1431_reg_n_3_[0] ),
        .I3(\xCount_V_2_reg[0] ),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_70),
        .O(\and_ln1404_reg_5002[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \and_ln1523_reg_5030[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_5),
        .I1(icmp_ln1027_3_fu_1939_p2),
        .I2(icmp_ln1518_reg_4992),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_84),
        .I4(ap_enable_reg_pp0_iter21_reg_0),
        .I5(and_ln1523_reg_5030),
        .O(\and_ln1523_reg_5030[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFF200000002)) 
    \and_ln1706_reg_5026[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_5),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_81),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_83),
        .I3(ap_enable_reg_pp0_iter21_reg_0),
        .I4(icmp_ln1701_reg_4983),
        .I5(and_ln1706_reg_5026),
        .O(\and_ln1706_reg_5026[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFF800000008)) 
    \and_ln1756_reg_5289[0]_i_1 
       (.I0(cmp141_i_read_reg_4868),
        .I1(trunc_ln520_reg_4950_pp0_iter18_reg),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_83),
        .I3(ap_enable_reg_pp0_iter21_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_7),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_73),
        .O(\and_ln1756_reg_5289[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h8F8F8FFF88888888)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_0 [1]),
        .I1(\int_height_reg[15] ),
        .I2(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .I3(start_for_tpgForeground_U0_full_n),
        .I4(start_once_reg),
        .I5(\ap_CS_fsm_reg[2]_0 [0]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEEEAAAAA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .I2(start_for_tpgForeground_U0_full_n),
        .I3(start_once_reg),
        .I4(\ap_CS_fsm_reg[2]_0 [0]),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[2]_0 [0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[2]_0 [1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 [2]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  LUT5 #(
    .INIT(32'hF755F300)) 
    ap_done_cache_i_1
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0),
        .I1(ap_enable_reg_pp0_iter21_reg),
        .I2(\q0_reg[2] ),
        .I3(ap_loop_exit_ready_pp0_iter20_reg),
        .I4(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    \barWidthMinSamples_reg_1351[0]_i_1 
       (.I0(p_cast_fu_711_p4[0]),
        .O(barWidthMinSamples_fu_721_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \barWidthMinSamples_reg_1351[1]_i_1 
       (.I0(p_cast_fu_711_p4[0]),
        .I1(p_cast_fu_711_p4[1]),
        .O(\barWidthMinSamples_reg_1351[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \barWidthMinSamples_reg_1351[2]_i_1 
       (.I0(p_cast_fu_711_p4[2]),
        .I1(p_cast_fu_711_p4[1]),
        .I2(p_cast_fu_711_p4[0]),
        .O(barWidthMinSamples_fu_721_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \barWidthMinSamples_reg_1351[3]_i_1 
       (.I0(p_cast_fu_711_p4[3]),
        .I1(p_cast_fu_711_p4[2]),
        .I2(p_cast_fu_711_p4[0]),
        .I3(p_cast_fu_711_p4[1]),
        .O(barWidthMinSamples_fu_721_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \barWidthMinSamples_reg_1351[4]_i_1 
       (.I0(p_cast_fu_711_p4[4]),
        .I1(p_cast_fu_711_p4[3]),
        .I2(p_cast_fu_711_p4[1]),
        .I3(p_cast_fu_711_p4[0]),
        .I4(p_cast_fu_711_p4[2]),
        .O(barWidthMinSamples_fu_721_p2[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \barWidthMinSamples_reg_1351[5]_i_1 
       (.I0(p_cast_fu_711_p4[5]),
        .I1(p_cast_fu_711_p4[4]),
        .I2(p_cast_fu_711_p4[2]),
        .I3(p_cast_fu_711_p4[0]),
        .I4(p_cast_fu_711_p4[1]),
        .I5(p_cast_fu_711_p4[3]),
        .O(barWidthMinSamples_fu_721_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \barWidthMinSamples_reg_1351[6]_i_1 
       (.I0(p_cast_fu_711_p4[6]),
        .I1(\barWidthMinSamples_reg_1351[9]_i_2_n_3 ),
        .O(barWidthMinSamples_fu_721_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \barWidthMinSamples_reg_1351[7]_i_1 
       (.I0(p_cast_fu_711_p4[7]),
        .I1(p_cast_fu_711_p4[6]),
        .I2(\barWidthMinSamples_reg_1351[9]_i_2_n_3 ),
        .O(barWidthMinSamples_fu_721_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hAA9A)) 
    \barWidthMinSamples_reg_1351[8]_i_1 
       (.I0(p_cast_fu_711_p4[8]),
        .I1(p_cast_fu_711_p4[7]),
        .I2(\barWidthMinSamples_reg_1351[9]_i_2_n_3 ),
        .I3(p_cast_fu_711_p4[6]),
        .O(barWidthMinSamples_fu_721_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'hAAAAA9AA)) 
    \barWidthMinSamples_reg_1351[9]_i_1 
       (.I0(p_cast_fu_711_p4[9]),
        .I1(p_cast_fu_711_p4[8]),
        .I2(p_cast_fu_711_p4[6]),
        .I3(\barWidthMinSamples_reg_1351[9]_i_2_n_3 ),
        .I4(p_cast_fu_711_p4[7]),
        .O(barWidthMinSamples_fu_721_p2[9]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \barWidthMinSamples_reg_1351[9]_i_2 
       (.I0(p_cast_fu_711_p4[4]),
        .I1(p_cast_fu_711_p4[2]),
        .I2(p_cast_fu_711_p4[0]),
        .I3(p_cast_fu_711_p4[1]),
        .I4(p_cast_fu_711_p4[3]),
        .I5(p_cast_fu_711_p4[5]),
        .O(\barWidthMinSamples_reg_1351[9]_i_2_n_3 ));
  FDRE \barWidthMinSamples_reg_1351_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(barWidthMinSamples_fu_721_p2[0]),
        .Q(barWidthMinSamples_reg_1351[0]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1351_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(\barWidthMinSamples_reg_1351[1]_i_1_n_3 ),
        .Q(barWidthMinSamples_reg_1351[1]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1351_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(barWidthMinSamples_fu_721_p2[2]),
        .Q(barWidthMinSamples_reg_1351[2]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1351_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(barWidthMinSamples_fu_721_p2[3]),
        .Q(barWidthMinSamples_reg_1351[3]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1351_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(barWidthMinSamples_fu_721_p2[4]),
        .Q(barWidthMinSamples_reg_1351[4]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1351_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(barWidthMinSamples_fu_721_p2[5]),
        .Q(barWidthMinSamples_reg_1351[5]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1351_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(barWidthMinSamples_fu_721_p2[6]),
        .Q(barWidthMinSamples_reg_1351[6]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1351_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(barWidthMinSamples_fu_721_p2[7]),
        .Q(barWidthMinSamples_reg_1351[7]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1351_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(barWidthMinSamples_fu_721_p2[8]),
        .Q(barWidthMinSamples_reg_1351[8]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1351_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(barWidthMinSamples_fu_721_p2[9]),
        .Q(barWidthMinSamples_reg_1351[9]),
        .R(1'b0));
  FDRE \barWidth_reg_1361_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(p_0_in[0]),
        .Q(barWidth_reg_1361[0]),
        .R(1'b0));
  FDRE \barWidth_reg_1361_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(p_0_in[10]),
        .Q(barWidth_reg_1361[10]),
        .R(1'b0));
  FDRE \barWidth_reg_1361_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(p_0_in[1]),
        .Q(barWidth_reg_1361[1]),
        .R(1'b0));
  FDRE \barWidth_reg_1361_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(p_0_in[2]),
        .Q(barWidth_reg_1361[2]),
        .R(1'b0));
  FDRE \barWidth_reg_1361_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(p_0_in[3]),
        .Q(barWidth_reg_1361[3]),
        .R(1'b0));
  FDRE \barWidth_reg_1361_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(p_0_in[4]),
        .Q(barWidth_reg_1361[4]),
        .R(1'b0));
  FDRE \barWidth_reg_1361_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(p_0_in[5]),
        .Q(barWidth_reg_1361[5]),
        .R(1'b0));
  FDRE \barWidth_reg_1361_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(p_0_in[6]),
        .Q(barWidth_reg_1361[6]),
        .R(1'b0));
  FDRE \barWidth_reg_1361_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(p_0_in[7]),
        .Q(barWidth_reg_1361[7]),
        .R(1'b0));
  FDRE \barWidth_reg_1361_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(p_0_in[8]),
        .Q(barWidth_reg_1361[8]),
        .R(1'b0));
  FDRE \barWidth_reg_1361_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(p_0_in[9]),
        .Q(barWidth_reg_1361[9]),
        .R(1'b0));
  FDRE \cmp126_i_reg_1387_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp126_i_reg_1387_reg[0]_1 ),
        .Q(\cmp126_i_reg_1387_reg[0]_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp12_i_reg_1426[0]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_0 [1]),
        .I1(\int_height_reg[15] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp12_i_reg_1426[0]_i_2 
       (.I0(\cmp12_i_reg_1426[0]_i_3_n_3 ),
        .I1(out[12]),
        .I2(out[8]),
        .I3(out[11]),
        .I4(out[2]),
        .I5(\cmp12_i_reg_1426[0]_i_4_n_3 ),
        .O(cmp12_i_fu_1005_p2));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp12_i_reg_1426[0]_i_3 
       (.I0(out[7]),
        .I1(out[6]),
        .I2(out[10]),
        .I3(out[0]),
        .O(\cmp12_i_reg_1426[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp12_i_reg_1426[0]_i_4 
       (.I0(out[1]),
        .I1(out[13]),
        .I2(out[3]),
        .I3(out[4]),
        .I4(\cmp12_i_reg_1426[0]_i_5_n_3 ),
        .O(\cmp12_i_reg_1426[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp12_i_reg_1426[0]_i_5 
       (.I0(out[15]),
        .I1(out[9]),
        .I2(out[14]),
        .I3(out[5]),
        .O(\cmp12_i_reg_1426[0]_i_5_n_3 ));
  FDRE \cmp12_i_reg_1426_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(cmp12_i_fu_1005_p2),
        .Q(cmp12_i_reg_1426),
        .R(1'b0));
  FDRE \cmp141_i_reg_1392_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(\cmp141_i_reg_1392_reg[0]_0 ),
        .Q(cmp141_i_reg_1392),
        .R(1'b0));
  FDRE \cmp59_i_reg_1382_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp59_i_reg_1382_reg[0]_1 ),
        .Q(\cmp59_i_reg_1382_reg[0]_0 ),
        .R(1'b0));
  FDRE \conv2_i_i_i351_reg_1336_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(\conv2_i_i_i351_reg_1336_reg[7]_0 ),
        .Q(conv2_i_i_i351_reg_1336),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442
       (.B(D),
        .CO(CO),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_1_0_0_0555_out_o),
        .DOADO(tpgSinTableArray_9bit_1_q2),
        .DOBDO(tpgSinTableArray_9bit_1_q1),
        .DPtpgBarArray_address0(DPtpgBarArray_address0),
        .E(E),
        .P({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_24,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_25,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_26,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_27,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_28,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_29,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_30,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_31,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_32}),
        .Q(DPtpgBarArray_q0),
        .S(S),
        .SR(SR),
        .SS(SS),
        .\Zplate_Hor_Control_Start_read_reg_4901_reg[15]_0 (\Zplate_Hor_Control_Start_read_reg_4901_reg[15] ),
        .\Zplate_Ver_Control_Delta_read_reg_4840_reg[15]_0 (\Zplate_Ver_Control_Delta_read_reg_4840_reg[15] ),
        .\add_ln1240_reg_4996_reg[10]_0 (\add_ln1240_reg_4996_reg[10] ),
        .\add_ln1314_reg_5450_reg[1]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_98),
        .\add_ln1488_reg_1441_reg[6] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out),
        .and_ln1292_reg_5018(and_ln1292_reg_5018),
        .\and_ln1292_reg_5018_reg[0]_0 (\and_ln1292_reg_5018[0]_i_1_n_3 ),
        .and_ln1341_reg_5055(and_ln1341_reg_5055),
        .\and_ln1341_reg_5055_reg[0]_0 (\and_ln1341_reg_5055[0]_i_1_n_3 ),
        .\and_ln1404_reg_5002_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_70),
        .\and_ln1404_reg_5002_reg[0]_1 (\and_ln1404_reg_5002[0]_i_1_n_3 ),
        .and_ln1523_reg_5030(and_ln1523_reg_5030),
        .\and_ln1523_reg_5030_reg[0]_0 (\and_ln1523_reg_5030[0]_i_1_n_3 ),
        .and_ln1706_reg_5026(and_ln1706_reg_5026),
        .\and_ln1706_reg_5026_reg[0]_0 (\and_ln1706_reg_5026[0]_i_1_n_3 ),
        .\and_ln1756_reg_5289_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_73),
        .\and_ln1756_reg_5289_reg[0]_1 (\and_ln1756_reg_5289[0]_i_1_n_3 ),
        .\ap_CS_fsm_reg[2] (hdata_new_0_fu_2960),
        .\ap_CS_fsm_reg[2]_0 (rampVal_2_new_0_fu_2800),
        .\ap_CS_fsm_reg[2]_1 (p_0_1_0_0_0556_lcssa564_fu_2560),
        .\ap_CS_fsm_reg[2]_2 (rampVal0),
        .\ap_CS_fsm_reg[2]_3 (rampVal_3_new_0_fu_3240),
        .\ap_CS_fsm_reg[2]_4 (ap_NS_fsm[3:2]),
        .\ap_CS_fsm_reg[2]_5 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_270),
        .ap_NS_fsm19_out(ap_NS_fsm19_out),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_condition_1899(ap_condition_1899),
        .ap_condition_4634(ap_condition_4634),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(ap_done_cache_i_1_n_3),
        .ap_enable_reg_pp0_iter20_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_101),
        .ap_enable_reg_pp0_iter20_reg_1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_123),
        .ap_enable_reg_pp0_iter21_reg_0(ap_enable_reg_pp0_iter21_reg),
        .ap_enable_reg_pp0_iter21_reg_1(ap_enable_reg_pp0_iter21_reg_0),
        .ap_enable_reg_pp0_iter21_reg_2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_92),
        .ap_enable_reg_pp0_iter21_reg_3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_94),
        .ap_enable_reg_pp0_iter2_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_106),
        .ap_loop_exit_ready_pp0_iter20_reg(ap_loop_exit_ready_pp0_iter20_reg),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501(ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501),
        .ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490(ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490),
        .ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479(ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479),
        .ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468(ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468),
        .\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_1 (\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_1 (\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_1 (\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_1 (\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_1 (\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_0 ),
        .ap_phi_reg_pp0_iter2_hHatch_reg_1446(ap_phi_reg_pp0_iter2_hHatch_reg_1446),
        .ap_rst_n(ap_rst_n),
        .\barWidthMinSamples_read_reg_4824_reg[9]_0 (icmp_ln1027_6_fu_1971_p2),
        .\barWidth_cast_cast_reg_4935_reg[10]_0 (barWidth_reg_1361),
        .\bckgndId_load_read_reg_4897_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_97),
        .\bckgndId_load_read_reg_4897_reg[0]_1 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_99),
        .\bckgndId_load_read_reg_4897_reg[0]_2 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_100),
        .\bckgndId_load_read_reg_4897_reg[0]_3 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_114),
        .\bckgndId_load_read_reg_4897_reg[1]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_80),
        .\bckgndId_load_read_reg_4897_reg[1]_1 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_83),
        .\bckgndId_load_read_reg_4897_reg[1]_2 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_84),
        .\bckgndId_load_read_reg_4897_reg[1]_3 (bckgndId_load_read_reg_4897),
        .\bckgndId_load_read_reg_4897_reg[1]_4 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_89),
        .\bckgndId_load_read_reg_4897_reg[1]_5 (\bckgndId_load_read_reg_4897_reg[1] ),
        .\bckgndId_load_read_reg_4897_reg[1]_6 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_124),
        .\bckgndId_load_read_reg_4897_reg[2]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_91),
        .\bckgndId_load_read_reg_4897_reg[7]_0 (Q),
        .\cmp126_i_read_reg_4786_reg[0]_0 (\cmp126_i_reg_1387_reg[0]_0 ),
        .cmp141_i_read_reg_4868(cmp141_i_read_reg_4868),
        .cmp141_i_reg_1392(cmp141_i_reg_1392),
        .\cmp2_i321_read_reg_4880_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_7),
        .\cmp59_i_read_reg_4790_reg[0]_0 (\cmp59_i_reg_1382_reg[0]_0 ),
        .\colorFormatLocal_read_reg_4876_reg[7]_0 (\colorFormatLocal_read_reg_4876_reg[7] ),
        .conv2_i_i_i351_reg_1336(conv2_i_i_i351_reg_1336),
        .\conv2_i_i_i351_reg_1336_reg[7] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_281),
        .\d_read_reg_22_reg[9] (barWidthMinSamples_reg_1351),
        .full_n_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_93),
        .full_n_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_175),
        .full_n_reg_1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_177),
        .full_n_reg_2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_186),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_241),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1(\int_height_reg[15] ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o[7],grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o[4],grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o[2],grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o[0]}),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr),
        .grp_v_tpgHlsDataFlow_fu_313_ap_start_reg(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_184),
        .hBarSel(hBarSel),
        .hBarSel_1(hBarSel_1),
        .\hBarSel_1_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_275),
        .\hBarSel_1_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_276),
        .\hBarSel_1_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_274),
        .hBarSel_2(hBarSel_2),
        .\hBarSel_2_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_251),
        .\hBarSel_2_reg[0]_0 (\hBarSel_2_reg[0]_0 ),
        .\hBarSel_2_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_252),
        .\hBarSel_2_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_250),
        .\hBarSel_2_reg[2]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_253),
        .hBarSel_3(hBarSel_3),
        .hBarSel_3_loc_0_fu_284(hBarSel_3_loc_0_fu_284),
        .\hBarSel_3_loc_0_fu_284_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_269),
        .\hBarSel_3_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_240),
        .hBarSel_4_loc_0_fu_312(hBarSel_4_loc_0_fu_312),
        .\hBarSel_4_loc_0_fu_312_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_110),
        .\hBarSel_4_loc_0_fu_312_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_248),
        .\hBarSel_4_loc_0_fu_312_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_111),
        .\hBarSel_4_loc_0_fu_312_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_113),
        .hBarSel_5_loc_0_fu_268(hBarSel_5_loc_0_fu_268),
        .\hBarSel_5_loc_0_fu_268_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_271),
        .\hBarSel_5_loc_0_fu_268_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_272),
        .\hBarSel_5_loc_0_fu_268_reg[0]_1 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_273),
        .hBarSel_loc_0_fu_300(hBarSel_loc_0_fu_300),
        .\hBarSel_loc_0_fu_300_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_261),
        .\hBarSel_loc_0_fu_300_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_262),
        .\hBarSel_loc_0_fu_300_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_263),
        .\hBarSel_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_264),
        .\hBarSel_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_265),
        .\hBarSel_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_266),
        .\hdata_flag_0_reg_418_reg[0] (\hdata_flag_0_reg_418_reg_n_3_[0] ),
        .\hdata_flag_1_fu_506_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_243),
        .\hdata_flag_1_fu_506_reg[0]_1 (\hdata_flag_1_fu_506[0]_i_1_n_3 ),
        .\hdata_loc_0_fu_292_reg[7] (hdata_loc_0_fu_292),
        .\hdata_loc_0_fu_292_reg[7]_0 (hdata),
        .\hdata_new_0_fu_296_reg[7] (add_ln1488_reg_1441),
        .\hdata_reg[7] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_215,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_216,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_217,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_218,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_219,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_220,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_221,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_222}),
        .icmp_ln1027_1_reg_5063(icmp_ln1027_1_reg_5063),
        .\icmp_ln1027_1_reg_5063_reg[0]_0 (\icmp_ln1027_1_reg_5063[0]_i_1_n_3 ),
        .icmp_ln1027_5_reg_5059(icmp_ln1027_5_reg_5059),
        .\icmp_ln1027_5_reg_5059_reg[0]_0 (\icmp_ln1027_5_reg_5059[0]_i_1_n_3 ),
        .icmp_ln1027_6_reg_5034(icmp_ln1027_6_reg_5034),
        .\icmp_ln1027_6_reg_5034_reg[0]_0 (\icmp_ln1027_6_reg_5034[0]_i_1_n_3 ),
        .\icmp_ln1027_reg_4973_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_5),
        .icmp_ln1050_reg_5022(icmp_ln1050_reg_5022),
        .\icmp_ln1050_reg_5022_reg[0]_0 (\icmp_ln1050_reg_5022[0]_i_1_n_3 ),
        .icmp_ln1285_reg_5014(icmp_ln1285_reg_5014),
        .\icmp_ln1285_reg_5014_pp0_iter3_reg_reg[0]__0_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_254),
        .\icmp_ln1285_reg_5014_pp0_iter4_reg_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_182),
        .\icmp_ln1285_reg_5014_reg[0]_0 (\icmp_ln1285_reg_5014[0]_i_1_n_3 ),
        .icmp_ln1336_reg_5010(icmp_ln1336_reg_5010),
        .\icmp_ln1336_reg_5010_reg[0]_0 (\icmp_ln1336_reg_5010[0]_i_1_n_3 ),
        .icmp_ln1404_1_reg_1436(icmp_ln1404_1_reg_1436),
        .\icmp_ln1428_reg_5006_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_68),
        .\icmp_ln1428_reg_5006_reg[0]_1 (\icmp_ln1428_reg_5006[0]_i_1_n_3 ),
        .icmp_ln1518_reg_4992(icmp_ln1518_reg_4992),
        .\icmp_ln1518_reg_4992_reg[0]_0 (\icmp_ln1518_reg_4992[0]_i_1_n_3 ),
        .\icmp_ln1584_reg_4987_reg[0]_0 (\icmp_ln1701_reg_4983_reg[0] ),
        .icmp_ln1701_reg_4983(icmp_ln1701_reg_4983),
        .\icmp_ln1701_reg_4983_reg[0]_0 (\icmp_ln1701_reg_4983[0]_i_1_n_3 ),
        .\icmp_ln520_reg_4969_reg[0]_0 ({\sub40_i_reg_1372_reg[16]_0 [15],\sub40_i_reg_1372_reg[16]_0 [11:0]}),
        .\icmp_ln520_reg_4969_reg[0]_1 (\icmp_ln520_reg_4969_reg[0] ),
        .icmp_reg_1356(icmp_reg_1356),
        .in(in),
        .not_cmp2_i321_reg_1316(not_cmp2_i321_reg_1316),
        .\not_cmp2_i321_reg_1316_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_245),
        .\not_cmp2_i321_reg_1316_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_246),
        .\not_cmp2_i321_reg_1316_reg[0]_1 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_247),
        .\not_cmp2_i321_reg_1316_reg[0]_2 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_277),
        .or_ln1449_reg_5067(or_ln1449_reg_5067),
        .\or_ln1449_reg_5067_reg[0]_0 (\or_ln1449_reg_5067[0]_i_1_n_3 ),
        .or_ln1592_1_reg_1451(or_ln1592_1_reg_1451),
        .or_ln1592_2_reg_1456(or_ln1592_2_reg_1456),
        .or_ln1592_reg_1446(or_ln1592_reg_1446),
        .p_0_0_0_0_0554_lcssa561_fu_2520(p_0_0_0_0_0554_lcssa561_fu_2520),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[0] (\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_0 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_278),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 (\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_1 (\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_1 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[3] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_279),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[4] (\p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_0 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[6] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_280),
        .p_0_2_0_0_0558_lcssa567_fu_2600(p_0_2_0_0_0558_lcssa567_fu_2600),
        .\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7 ({\select_ln214_reg_1403_reg_n_3_[7] ,\select_ln214_reg_1403_reg_n_3_[6] ,\select_ln214_reg_1403_reg_n_3_[5] ,\select_ln214_reg_1403_reg_n_3_[4] ,\select_ln214_reg_1403_reg_n_3_[3] ,\select_ln214_reg_1403_reg_n_3_[2] ,\select_ln214_reg_1403_reg_n_3_[1] ,\select_ln214_reg_1403_reg_n_3_[0] }),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[2] (\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 (\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_1 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[7] (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_11_n_3 ),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0),
        .p_reg_reg_1(zonePlateVAddr_loc_0_fu_308),
        .p_reg_tmp_reg({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_33,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_34,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_35,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_36,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_38,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_39,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_40,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_41}),
        .p_reg_tmp_reg_0({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_42,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_43,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_44,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_45,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_46,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_47,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_48,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_49,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_50}),
        .pix_val_V_5_reg_1346(pix_val_V_5_reg_1346),
        .\pix_val_V_read_reg_4919_reg[7]_0 (\pix_val_V_reg_1341_reg_n_3_[7] ),
        .push(push),
        .\q0_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_72),
        .\q0_reg[1]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_75),
        .\q0_reg[1]_1 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_76),
        .\q0_reg[1]_2 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_112),
        .\q0_reg[1]_3 (\q0[1]_i_1__4_n_3 ),
        .\q0_reg[1]_4 (\q0[1]_i_1__1_n_3 ),
        .\q0_reg[1]_5 (\q0[1]_i_1__0_n_3 ),
        .\q0_reg[1]_6 (\q0[1]_i_1_n_3 ),
        .\q0_reg[2] (\q0[2]_i_1_n_3 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3] (\q0[1]_i_1__2_n_3 ),
        .\q0_reg[3]_0 (\q0[1]_i_1__3_n_3 ),
        .\q0_reg[3]_1 (\q0[3]_i_1_n_3 ),
        .\q0_reg[4] (\q0[4]_i_2_n_3 ),
        .\q0_reg[4]_0 (\q0[4]_i_1_n_3 ),
        .\q0_reg[5] (\q0[5]_i_1__1_n_3 ),
        .\q0_reg[5]_0 (\q0[5]_i_1__0_n_3 ),
        .\q0_reg[6] (\q0[6]_i_1_n_3 ),
        .\q0_reg[6]_0 (\q0[6]_i_1__1_n_3 ),
        .\q0_reg[6]_1 (\q0[6]_i_1__3_n_3 ),
        .\q0_reg[6]_2 (\q0[6]_i_1__0_n_3 ),
        .\q0_reg[7] (\q0[7]_i_1_n_3 ),
        .\q0_reg[7]_0 (\q0[7]_i_1__0_n_3 ),
        .\q0_reg[7]_1 (\q0[7]_i_1__1_n_3 ),
        .\q0_reg[7]_2 ({\q0[7]_i_2_n_3 ,\q0[6]_i_1__2_n_3 ,\q0[5]_i_1_n_3 ,\q0[0]_i_1_n_3 }),
        .rampStart_load_reg_1397(rampStart_load_reg_1397),
        .\rampStart_load_reg_1397_reg[6] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out),
        .\rampStart_load_reg_1397_reg[7] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal),
        .\rampVal_1_reg[7] (p_1_in),
        .\rampVal_2_flag_0_reg_430_reg[0] ({ap_CS_fsm_state4,\ap_CS_fsm_reg[2]_0 }),
        .\rampVal_2_flag_0_reg_430_reg[0]_0 (\rampVal_2_flag_0_reg_430_reg_n_3_[0] ),
        .\rampVal_2_flag_1_fu_502_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_242),
        .\rampVal_2_flag_1_fu_502_reg[0]_1 (\rampVal_2_flag_1_fu_502[0]_i_1_n_3 ),
        .\rampVal_2_loc_0_fu_276_reg[7] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out),
        .\rampVal_2_loc_0_fu_276_reg[7]_0 (rampVal_2_loc_0_fu_276),
        .\rampVal_2_loc_0_fu_276_reg[7]_1 (rampVal_2),
        .\rampVal_2_reg[7] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_199,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_200,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_201,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_202,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_203,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_204,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_205,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_206}),
        .\rampVal_3_flag_0_reg_406_reg[0] (\rampVal_3_flag_0_reg_406_reg_n_3_[0] ),
        .\rampVal_3_flag_1_fu_510_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_244),
        .\rampVal_3_flag_1_fu_510_reg[0]_1 (\rampVal_3_flag_1_fu_510[0]_i_1_n_3 ),
        .\rampVal_3_loc_0_fu_320_reg[7] (rampVal_3_loc_0_fu_320),
        .\rampVal_3_loc_0_fu_320_reg[7]_0 (rampVal_1),
        .\rampVal_loc_0_fu_316_reg[3] (\rampVal_loc_0_fu_316[3]_i_3_n_3 ),
        .\rampVal_loc_0_fu_316_reg[7] (rampVal_loc_0_fu_316),
        .\rampVal_loc_0_fu_316_reg[7]_0 (rampVal),
        .\rampVal_reg[4] (\rampVal[4]_i_2_n_3 ),
        .\rampVal_reg[5] (\rampVal[5]_i_2_n_3 ),
        .\rampVal_reg[6] (\rampVal[7]_i_4_n_3 ),
        .\rampVal_reg[7] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_207,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_208,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_209,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_210,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_211,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_212,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_213,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_214}),
        .\s_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_249),
        .sel(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .start_for_tpgForeground_U0_full_n(start_for_tpgForeground_U0_full_n),
        .\sub40_i_reg_1372_reg[16] (icmp_ln1428_fu_1737_p2),
        .\sub_i_i_i_read_reg_4833_reg[10]_0 (sub_i_i_i_reg_1367),
        .\sub_i_i_i_read_reg_4833_reg[9]_0 (icmp_ln1027_3_fu_1939_p2),
        .tpgBarSelYuv_v_ce0(tpgBarSelYuv_v_ce0),
        .tpgCheckerBoardArray_address0(tpgCheckerBoardArray_address0),
        .tpgCheckerBoardArray_q0(tpgCheckerBoardArray_q0),
        .tpgSinTableArray_9bit_0_ce0(tpgSinTableArray_9bit_0_ce0),
        .tpgSinTableArray_9bit_0_ce1(tpgSinTableArray_9bit_0_ce1),
        .tpgTartanBarArray_address0(tpgTartanBarArray_address0),
        .\trunc_ln1236_1_reg_5151_reg[7]_0 (tpgSinTableArray_9bit_0_q2),
        .\trunc_ln1236_1_reg_5151_reg[7]_1 (tpgSinTableArray_9bit_4_q2),
        .\trunc_ln1236_1_reg_5151_reg[8]_0 (tpgSinTableArray_9bit_3_q2),
        .\trunc_ln1236_1_reg_5151_reg[8]_1 (tpgSinTableArray_9bit_2_q2),
        .\trunc_ln1240_1_reg_5161_reg[7]_0 (tpgSinTableArray_9bit_0_q1),
        .\trunc_ln1240_1_reg_5161_reg[7]_1 (tpgSinTableArray_9bit_4_q1),
        .\trunc_ln1240_1_reg_5161_reg[8]_0 (tpgSinTableArray_9bit_3_q1),
        .\trunc_ln1240_1_reg_5161_reg[8]_1 (tpgSinTableArray_9bit_2_q1),
        .\trunc_ln1244_1_reg_5207_reg[7]_0 (tpgSinTableArray_9bit_1_q0),
        .\trunc_ln1244_1_reg_5207_reg[7]_1 (tpgSinTableArray_9bit_0_q0),
        .\trunc_ln1244_1_reg_5207_reg[7]_2 (tpgSinTableArray_9bit_4_q0),
        .\trunc_ln1244_1_reg_5207_reg[8]_0 (tpgSinTableArray_9bit_3_q0),
        .\trunc_ln1244_1_reg_5207_reg[8]_1 (tpgSinTableArray_9bit_2_q0),
        .trunc_ln520_reg_4950_pp0_iter18_reg(trunc_ln520_reg_4950_pp0_iter18_reg),
        .vBarSel(vBarSel),
        .vBarSel_1(vBarSel_1),
        .vBarSel_2(vBarSel_2),
        .\vBarSel_2_loc_0_fu_288_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_267),
        .\vBarSel_2_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_268),
        .\vBarSel_3_loc_0_fu_272_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_239),
        .\vBarSel_loc_0_fu_304_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_255),
        .\vBarSel_loc_0_fu_304_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_256),
        .\vBarSel_loc_0_fu_304_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_257),
        .\vBarSel_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_258),
        .\vBarSel_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_259),
        .\vBarSel_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_260),
        .vHatch(vHatch),
        .\xBar_V_reg[10]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_109),
        .\xCount_V_2_reg[0]_0 (\xCount_V_2_reg[0] ),
        .\xCount_V_2_reg[9]_i_6 (sub40_i_reg_1372),
        .\xCount_V_3_reg[0]_0 (\xCount_V_3_reg[0] ),
        .\xCount_V_reg[0]_0 (\xCount_V_reg[0] ),
        .\xCount_V_reg[8]_0 (icmp_ln1027_5_fu_2150_p2),
        .\x_fu_498_reg[4]_0 (\x_fu_498_reg[4] ),
        .\yCount_V[9]_i_9_0 (y_3_reg_1418),
        .\yCount_V_1_reg[5]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_81),
        .\yCount_V_1_reg[5]_1 (\yCount_V_1_reg[5] ),
        .\yCount_V_2_reg[0]_0 (\icmp_ln1404_reg_1431_reg_n_3_[0] ),
        .\yCount_V_2_reg[0]_1 (\yCount_V_2_reg[0] ),
        .\yCount_V_2_reg[0]_2 (\yCount_V_2_reg[0]_0 ),
        .\yCount_V_reg[9]_0 (icmp_ln1027_2_fu_2118_p2),
        .\y_3_reg_1418_reg[8] (\y_3_reg_1418_reg[8]_0 ),
        .zonePlateVAddr(zonePlateVAddr),
        .zonePlateVAddr0(zonePlateVAddr0),
        .\zonePlateVAddr_loc_0_fu_308_reg[15] (start_once_reg),
        .\zonePlateVAddr_reg[15] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_223,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_224,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_225,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_226,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_227,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_228,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_229,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_230,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_231,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_232,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_233,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_234,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_235,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_236,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_237,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_238}),
        .\zonePlateVDelta_reg[15]_0 (\zonePlateVDelta_reg[15] ),
        .\zonePlateVDelta_reg[7]_0 (add_ln1296_fu_2298_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_241),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFF3F3FFFFF002A)) 
    grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_i_1
       (.I0(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg[1]),
        .I1(\int_height_reg[15] ),
        .I2(\ap_CS_fsm_reg[2]_0 [1]),
        .I3(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg_0),
        .I4(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg[0]),
        .I5(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_272),
        .Q(hBarSel_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_273),
        .Q(hBarSel_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_271),
        .Q(hBarSel_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_248),
        .Q(hBarSel_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_249),
        .Q(hBarSel_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_250),
        .Q(hBarSel_2[2]),
        .R(1'b0));
  FDRE \hBarSel_3_loc_0_fu_284_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_240),
        .Q(hBarSel_3_loc_0_fu_284),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_3_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_269),
        .Q(hBarSel_3),
        .R(1'b0));
  FDRE \hBarSel_4_loc_0_fu_312_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_251),
        .Q(hBarSel_4_loc_0_fu_312[0]),
        .R(1'b0));
  FDRE \hBarSel_4_loc_0_fu_312_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_252),
        .Q(hBarSel_4_loc_0_fu_312[1]),
        .R(1'b0));
  FDRE \hBarSel_4_loc_0_fu_312_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_253),
        .Q(hBarSel_4_loc_0_fu_312[2]),
        .R(1'b0));
  FDRE \hBarSel_5_loc_0_fu_268_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_275),
        .Q(hBarSel_5_loc_0_fu_268[0]),
        .R(1'b0));
  FDRE \hBarSel_5_loc_0_fu_268_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_276),
        .Q(hBarSel_5_loc_0_fu_268[1]),
        .R(1'b0));
  FDRE \hBarSel_5_loc_0_fu_268_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_274),
        .Q(hBarSel_5_loc_0_fu_268[2]),
        .R(1'b0));
  FDRE \hBarSel_loc_0_fu_300_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_264),
        .Q(hBarSel_loc_0_fu_300[0]),
        .R(1'b0));
  FDRE \hBarSel_loc_0_fu_300_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_265),
        .Q(hBarSel_loc_0_fu_300[1]),
        .R(1'b0));
  FDRE \hBarSel_loc_0_fu_300_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_266),
        .Q(hBarSel_loc_0_fu_300[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_261),
        .Q(hBarSel[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_262),
        .Q(hBarSel[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_263),
        .Q(hBarSel[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \hdata[7]_i_1 
       (.I0(\hdata_flag_0_reg_418_reg_n_3_[0] ),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(\int_height_reg[15] ),
        .O(hdata0));
  FDRE \hdata_flag_0_reg_418_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_243),
        .Q(\hdata_flag_0_reg_418_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBFFFBF00BF0080)) 
    \hdata_flag_1_fu_506[0]_i_1 
       (.I0(\hdata_flag_0_reg_418_reg_n_3_[0] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0),
        .I2(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .I3(ap_enable_reg_pp0_iter21_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_123),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out),
        .O(\hdata_flag_1_fu_506[0]_i_1_n_3 ));
  FDRE \hdata_loc_0_fu_292_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_175),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_222),
        .Q(hdata_loc_0_fu_292[0]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_292_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_175),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_221),
        .Q(hdata_loc_0_fu_292[1]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_292_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_175),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_220),
        .Q(hdata_loc_0_fu_292[2]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_292_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_175),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_219),
        .Q(hdata_loc_0_fu_292[3]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_292_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_175),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_218),
        .Q(hdata_loc_0_fu_292[4]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_292_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_175),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_217),
        .Q(hdata_loc_0_fu_292[5]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_292_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_175),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_216),
        .Q(hdata_loc_0_fu_292[6]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_292_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_175),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_215),
        .Q(hdata_loc_0_fu_292[7]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_296_reg[0] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out[0]),
        .Q(hdata_new_0_fu_296[0]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_296_reg[1] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out[1]),
        .Q(hdata_new_0_fu_296[1]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_296_reg[2] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out[2]),
        .Q(hdata_new_0_fu_296[2]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_296_reg[3] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out[3]),
        .Q(hdata_new_0_fu_296[3]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_296_reg[4] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out[4]),
        .Q(hdata_new_0_fu_296[4]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_296_reg[5] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out[5]),
        .Q(hdata_new_0_fu_296[5]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_296_reg[6] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out[6]),
        .Q(hdata_new_0_fu_296[6]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_296_reg[7] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out[7]),
        .Q(hdata_new_0_fu_296[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[0] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_296[0]),
        .Q(hdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[1] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_296[1]),
        .Q(hdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[2] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_296[2]),
        .Q(hdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[3] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_296[3]),
        .Q(hdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[4] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_296[4]),
        .Q(hdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[5] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_296[5]),
        .Q(hdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[6] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_296[6]),
        .Q(hdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[7] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_296[7]),
        .Q(hdata[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF5D00000051)) 
    \icmp_ln1027_1_reg_5063[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_109),
        .I1(ap_enable_reg_pp0_iter21_reg),
        .I2(\q0_reg[2] ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_5),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_114),
        .I5(icmp_ln1027_1_reg_5063),
        .O(\icmp_ln1027_1_reg_5063[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFAEFFFF00A20000)) 
    \icmp_ln1027_5_reg_5059[0]_i_1 
       (.I0(icmp_ln1027_5_fu_2150_p2),
        .I1(ap_enable_reg_pp0_iter21_reg),
        .I2(\q0_reg[2] ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_5),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_89),
        .I5(icmp_ln1027_5_reg_5059),
        .O(\icmp_ln1027_5_reg_5059[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFEFFFEF20200020)) 
    \icmp_ln1027_6_reg_5034[0]_i_1 
       (.I0(icmp_ln1027_6_fu_1971_p2),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_5),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_84),
        .I3(ap_enable_reg_pp0_iter21_reg),
        .I4(\q0_reg[2] ),
        .I5(icmp_ln1027_6_reg_5034),
        .O(\icmp_ln1027_6_reg_5034[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1050_reg_5022[0]_i_1 
       (.I0(\y_3_reg_1418_reg[8]_0 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_94),
        .I2(\icmp_ln1050_reg_5022_reg[0] ),
        .I3(icmp_ln1050_reg_5022),
        .O(\icmp_ln1050_reg_5022[0]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1285_reg_5014[0]_i_1 
       (.I0(\y_3_reg_1418_reg[8]_0 ),
        .I1(icmp_ln1285_reg_50140),
        .I2(icmp_ln1285_reg_5014),
        .O(\icmp_ln1285_reg_5014[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \icmp_ln1336_reg_5010[0]_i_1 
       (.I0(\y_3_reg_1418_reg[8]_0 ),
        .I1(\xCount_V_reg[0] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_93),
        .I5(icmp_ln1336_reg_5010),
        .O(\icmp_ln1336_reg_5010[0]_i_1_n_3 ));
  CARRY4 icmp_ln1404_1_fu_1033_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1404_1_fu_1033_p2_carry_n_3,icmp_ln1404_1_fu_1033_p2_carry_n_4,icmp_ln1404_1_fu_1033_p2_carry_n_5,icmp_ln1404_1_fu_1033_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1404_1_fu_1033_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1404_1_fu_1033_p2_carry_i_1_n_3,icmp_ln1404_1_fu_1033_p2_carry_i_2_n_3,icmp_ln1404_1_fu_1033_p2_carry_i_3_n_3,icmp_ln1404_1_fu_1033_p2_carry_i_4_n_3}));
  CARRY4 icmp_ln1404_1_fu_1033_p2_carry__0
       (.CI(icmp_ln1404_1_fu_1033_p2_carry_n_3),
        .CO({NLW_icmp_ln1404_1_fu_1033_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln1404_1_fu_1033_p2,icmp_ln1404_1_fu_1033_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1404_1_fu_1033_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln1404_1_fu_1033_p2_carry__0_i_1_n_3,icmp_ln1404_1_fu_1033_p2_carry__0_i_2_n_3}));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1404_1_fu_1033_p2_carry__0_i_1
       (.I0(add_ln1404_reg_1377[16]),
        .I1(out[15]),
        .I2(add_ln1404_reg_1377[15]),
        .O(icmp_ln1404_1_fu_1033_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1404_1_fu_1033_p2_carry__0_i_2
       (.I0(out[12]),
        .I1(add_ln1404_reg_1377[12]),
        .I2(out[13]),
        .I3(add_ln1404_reg_1377[13]),
        .I4(add_ln1404_reg_1377[14]),
        .I5(out[14]),
        .O(icmp_ln1404_1_fu_1033_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1404_1_fu_1033_p2_carry_i_1
       (.I0(out[11]),
        .I1(add_ln1404_reg_1377[11]),
        .I2(out[9]),
        .I3(add_ln1404_reg_1377[9]),
        .I4(add_ln1404_reg_1377[10]),
        .I5(out[10]),
        .O(icmp_ln1404_1_fu_1033_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1404_1_fu_1033_p2_carry_i_2
       (.I0(out[6]),
        .I1(add_ln1404_reg_1377[6]),
        .I2(out[7]),
        .I3(add_ln1404_reg_1377[7]),
        .I4(add_ln1404_reg_1377[8]),
        .I5(out[8]),
        .O(icmp_ln1404_1_fu_1033_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1404_1_fu_1033_p2_carry_i_3
       (.I0(out[4]),
        .I1(add_ln1404_reg_1377[4]),
        .I2(out[3]),
        .I3(add_ln1404_reg_1377[3]),
        .I4(add_ln1404_reg_1377[5]),
        .I5(out[5]),
        .O(icmp_ln1404_1_fu_1033_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1404_1_fu_1033_p2_carry_i_4
       (.I0(out[0]),
        .I1(add_ln1404_reg_1377[0]),
        .I2(out[1]),
        .I3(add_ln1404_reg_1377[1]),
        .I4(add_ln1404_reg_1377[2]),
        .I5(out[2]),
        .O(icmp_ln1404_1_fu_1033_p2_carry_i_4_n_3));
  FDRE \icmp_ln1404_1_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(icmp_ln1404_1_fu_1033_p2),
        .Q(icmp_ln1404_1_reg_1436),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA3A)) 
    \icmp_ln1404_reg_1431[0]_i_1 
       (.I0(\icmp_ln1404_reg_1431_reg_n_3_[0] ),
        .I1(cmp12_i_fu_1005_p2),
        .I2(\ap_CS_fsm_reg[2]_0 [1]),
        .I3(\int_height_reg[15] ),
        .O(\icmp_ln1404_reg_1431[0]_i_1_n_3 ));
  FDRE \icmp_ln1404_reg_1431_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1404_reg_1431[0]_i_1_n_3 ),
        .Q(\icmp_ln1404_reg_1431_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \icmp_ln1428_reg_5006[0]_i_1 
       (.I0(icmp_ln1428_fu_1737_p2),
        .I1(\x_fu_498_reg[4] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_92),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_68),
        .O(\icmp_ln1428_reg_5006[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln1518_reg_4992[0]_i_1 
       (.I0(\y_3_reg_1418_reg[8]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_92),
        .I4(icmp_ln1518_reg_4992),
        .O(\icmp_ln1518_reg_4992[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \icmp_ln1701_reg_4983[0]_i_1 
       (.I0(\y_3_reg_1418_reg[8]_0 ),
        .I1(CO),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .I3(Q[1]),
        .I4(\icmp_ln1701_reg_4983_reg[0] ),
        .I5(icmp_ln1701_reg_4983),
        .O(\icmp_ln1701_reg_4983[0]_i_1_n_3 ));
  CARRY4 icmp_ln518_fu_994_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln518_fu_994_p2_carry_n_3,icmp_ln518_fu_994_p2_carry_n_4,icmp_ln518_fu_994_p2_carry_n_5,icmp_ln518_fu_994_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln518_fu_994_p2_carry_O_UNCONNECTED[3:0]),
        .S(icmp_ln518_fu_994_p2_carry__0_0));
  CARRY4 icmp_ln518_fu_994_p2_carry__0
       (.CI(icmp_ln518_fu_994_p2_carry_n_3),
        .CO({NLW_icmp_ln518_fu_994_p2_carry__0_CO_UNCONNECTED[3:2],\int_height_reg[15] ,icmp_ln518_fu_994_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln518_fu_994_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2}));
  FDRE \icmp_reg_1356_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(icmp_fu_304_p2),
        .Q(icmp_reg_1356),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mOutPtr[1]_i_2 
       (.I0(start_once_reg),
        .I1(start_for_tpgForeground_U0_full_n),
        .I2(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .O(start_once_reg_reg_0));
  FDRE \not_cmp2_i321_reg_1316_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(not_cmp2_i321_fu_643_p2),
        .Q(not_cmp2_i321_reg_1316),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFEFEE0000E0EE)) 
    \or_ln1449_reg_5067[0]_i_1 
       (.I0(vHatch),
        .I1(ap_phi_reg_pp0_iter2_hHatch_reg_1446),
        .I2(\q0_reg[2] ),
        .I3(ap_enable_reg_pp0_iter21_reg),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_80),
        .I5(or_ln1449_reg_5067),
        .O(\or_ln1449_reg_5067[0]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1592_1_reg_1451[0]_i_1 
       (.I0(out[6]),
        .O(or_ln1592_1_fu_1070_p2));
  FDRE \or_ln1592_1_reg_1451_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(or_ln1592_1_fu_1070_p2),
        .Q(or_ln1592_1_reg_1451),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1592_2_reg_1456[0]_i_1 
       (.I0(out[7]),
        .O(or_ln1592_2_fu_1077_p2));
  FDRE \or_ln1592_2_reg_1456_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(or_ln1592_2_fu_1077_p2),
        .Q(or_ln1592_2_reg_1456),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln1592_reg_1446[0]_i_1 
       (.I0(out[6]),
        .I1(out[7]),
        .O(or_ln1592_fu_1057_p2));
  FDRE \or_ln1592_reg_1446_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(or_ln1592_fu_1057_p2),
        .Q(or_ln1592_reg_1446),
        .R(1'b0));
  FDSE \p_0_0_0_0_0554_lcssa561_fu_252_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0554_lcssa561_fu_2520),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_97),
        .Q(in[0]),
        .S(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_281));
  FDSE \p_0_0_0_0_0554_lcssa561_fu_252_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0554_lcssa561_fu_2520),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_98),
        .Q(in[1]),
        .S(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_281));
  FDRE \p_0_0_0_0_0554_lcssa561_fu_252_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_278),
        .Q(in[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0554_lcssa561_fu_252_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_279),
        .Q(in[3]),
        .R(1'b0));
  FDSE \p_0_0_0_0_0554_lcssa561_fu_252_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0554_lcssa561_fu_2520),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_99),
        .Q(in[4]),
        .S(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_281));
  FDSE \p_0_0_0_0_0554_lcssa561_fu_252_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0554_lcssa561_fu_2520),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_100),
        .Q(in[5]),
        .S(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_281));
  FDRE \p_0_0_0_0_0554_lcssa561_fu_252_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_280),
        .Q(in[6]),
        .R(1'b0));
  FDSE \p_0_0_0_0_0554_lcssa561_fu_252_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0554_lcssa561_fu_2520),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_101),
        .Q(in[7]),
        .S(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_281));
  FDRE \p_0_1_0_0_0556_lcssa564_fu_256_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0556_lcssa564_fu_2560),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_1_0_0_0555_out_o[0]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0556_lcssa564_fu_256_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0556_lcssa564_fu_2560),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_1_0_0_0555_out_o[1]),
        .Q(in[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0556_lcssa564_fu_256_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0556_lcssa564_fu_2560),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_1_0_0_0555_out_o[2]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0556_lcssa564_fu_256_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0556_lcssa564_fu_2560),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_1_0_0_0555_out_o[3]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0556_lcssa564_fu_256_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0556_lcssa564_fu_2560),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_1_0_0_0555_out_o[4]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0556_lcssa564_fu_256_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0556_lcssa564_fu_2560),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_1_0_0_0555_out_o[5]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0556_lcssa564_fu_256_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0556_lcssa564_fu_2560),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_1_0_0_0555_out_o[6]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0556_lcssa564_fu_256_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0556_lcssa564_fu_2560),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_1_0_0_0555_out_o[7]),
        .Q(in[15]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_11 
       (.I0(not_cmp2_i321_reg_1316),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_11_n_3 ));
  FDRE \p_0_2_0_0_0558_lcssa567_fu_260_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0558_lcssa567_fu_2600),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o[0]),
        .Q(in[16]),
        .R(1'b0));
  FDSE \p_0_2_0_0_0558_lcssa567_fu_260_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0558_lcssa567_fu_2600),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_247),
        .Q(in[17]),
        .S(1'b0));
  FDRE \p_0_2_0_0_0558_lcssa567_fu_260_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0558_lcssa567_fu_2600),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o[2]),
        .Q(in[18]),
        .R(1'b0));
  FDSE \p_0_2_0_0_0558_lcssa567_fu_260_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0558_lcssa567_fu_2600),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_106),
        .Q(in[19]),
        .S(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_277));
  FDRE \p_0_2_0_0_0558_lcssa567_fu_260_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0558_lcssa567_fu_2600),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o[4]),
        .Q(in[20]),
        .R(1'b0));
  FDSE \p_0_2_0_0_0558_lcssa567_fu_260_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0558_lcssa567_fu_2600),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_246),
        .Q(in[21]),
        .S(1'b0));
  FDSE \p_0_2_0_0_0558_lcssa567_fu_260_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0558_lcssa567_fu_2600),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_245),
        .Q(in[22]),
        .S(1'b0));
  FDRE \p_0_2_0_0_0558_lcssa567_fu_260_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0558_lcssa567_fu_2600),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o[7]),
        .Q(in[23]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pix_val_V_5_reg_1346[6]_i_1 
       (.I0(pix_val_V_5_reg_1346),
        .I1(\conv2_i_i_i351_reg_1336_reg[7]_0 ),
        .I2(\ap_CS_fsm_reg[2]_0 [0]),
        .O(\pix_val_V_5_reg_1346[6]_i_1_n_3 ));
  FDRE \pix_val_V_5_reg_1346_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pix_val_V_5_reg_1346[6]_i_1_n_3 ),
        .Q(pix_val_V_5_reg_1346),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \pix_val_V_reg_1341[7]_i_1 
       (.I0(\pix_val_V_reg_1341_reg_n_3_[7] ),
        .I1(\conv2_i_i_i351_reg_1336_reg[7]_0 ),
        .I2(\ap_CS_fsm_reg[2]_0 [0]),
        .O(\pix_val_V_reg_1341[7]_i_1_n_3 ));
  FDRE \pix_val_V_reg_1341_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pix_val_V_reg_1341[7]_i_1_n_3 ),
        .Q(\pix_val_V_reg_1341_reg_n_3_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \q0[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_110),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_111),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_113),
        .O(\q0[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h7F40)) 
    \q0[1]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_111),
        .I1(tpgBarSelYuv_v_ce0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_7),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_76),
        .O(\q0[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h7F40)) 
    \q0[1]_i_1__0 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_113),
        .I1(tpgBarSelYuv_v_ce0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_7),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_75),
        .O(\q0[1]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'h7F40)) 
    \q0[1]_i_1__1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_110),
        .I1(tpgBarSelYuv_v_ce0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_7),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_72),
        .O(\q0[1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_1__2 
       (.I0(DPtpgBarArray_q0[1]),
        .O(\q0[1]_i_1__2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_1__3 
       (.I0(DPtpgBarArray_q0[0]),
        .O(\q0[1]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[1]_i_1__4 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0[1]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[2]_i_1 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[3]_i_1 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q0[4]_i_1 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[1]),
        .I2(DPtpgBarArray_q0[2]),
        .O(\q0[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q0[4]_i_2 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[0]),
        .O(\q0[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q0[5]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_113),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_110),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_111),
        .O(\q0[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q0[5]_i_1__0 
       (.I0(DPtpgBarArray_q0[2]),
        .I1(DPtpgBarArray_q0[0]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0[5]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \q0[5]_i_1__1 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0[5]_i_1__1_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \q0[6]_i_1 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490[1]),
        .I1(ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490[0]),
        .O(\q0[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h4455745547557755)) 
    \q0[6]_i_1__0 
       (.I0(tpgCheckerBoardArray_q0),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_91),
        .I2(bckgndId_load_read_reg_4897[1]),
        .I3(bckgndId_load_read_reg_4897[0]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_112),
        .I5(hBarSel_4_loc_0_fu_312[1]),
        .O(\q0[6]_i_1__0_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \q0[6]_i_1__1 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479[1]),
        .I1(ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479[0]),
        .O(\q0[6]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[6]_i_1__2 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_113),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_110),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_111),
        .O(\q0[6]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \q0[6]_i_1__3 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[0]),
        .O(\q0[6]_i_1__3_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \q0[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501[1]),
        .I1(ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501[0]),
        .O(\q0[7]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \q0[7]_i_1__0 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468[1]),
        .I1(ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468[0]),
        .O(\q0[7]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q0[7]_i_1__1 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[0]),
        .I2(DPtpgBarArray_q0[2]),
        .O(\q0[7]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \q0[7]_i_2 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_113),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_111),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_110),
        .O(\q0[7]_i_2_n_3 ));
  FDRE \rampStart_load_reg_1397_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(\rampStart_reg[6]_0 [0]),
        .Q(rampStart_load_reg_1397[0]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1397_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(\rampStart_reg[6]_0 [1]),
        .Q(rampStart_load_reg_1397[1]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1397_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(\rampStart_reg[6]_0 [2]),
        .Q(rampStart_load_reg_1397[2]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1397_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(\rampStart_reg[6]_0 [3]),
        .Q(rampStart_load_reg_1397[3]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1397_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(\rampStart_reg[6]_0 [4]),
        .Q(rampStart_load_reg_1397[4]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1397_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(\rampStart_reg[6]_0 [5]),
        .Q(rampStart_load_reg_1397[5]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1397_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(\rampStart_reg[6]_0 [6]),
        .Q(rampStart_load_reg_1397[6]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1397_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(rampStart_reg),
        .Q(rampStart_load_reg_1397[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_tpgHlsDataFlow_fu_313_ap_ready),
        .D(add_ln705_fu_1089_p2[0]),
        .Q(\rampStart_reg[6]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_tpgHlsDataFlow_fu_313_ap_ready),
        .D(add_ln705_fu_1089_p2[1]),
        .Q(\rampStart_reg[6]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_tpgHlsDataFlow_fu_313_ap_ready),
        .D(add_ln705_fu_1089_p2[2]),
        .Q(\rampStart_reg[6]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_tpgHlsDataFlow_fu_313_ap_ready),
        .D(add_ln705_fu_1089_p2[3]),
        .Q(\rampStart_reg[6]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_tpgHlsDataFlow_fu_313_ap_ready),
        .D(add_ln705_fu_1089_p2[4]),
        .Q(\rampStart_reg[6]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_tpgHlsDataFlow_fu_313_ap_ready),
        .D(add_ln705_fu_1089_p2[5]),
        .Q(\rampStart_reg[6]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_tpgHlsDataFlow_fu_313_ap_ready),
        .D(add_ln705_fu_1089_p2[6]),
        .Q(\rampStart_reg[6]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_tpgHlsDataFlow_fu_313_ap_ready),
        .D(add_ln705_fu_1089_p2[7]),
        .Q(rampStart_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rampVal[4]_i_2 
       (.I0(rampVal_loc_0_fu_316[4]),
        .I1(rampVal_loc_0_fu_316[3]),
        .I2(rampVal_loc_0_fu_316[0]),
        .I3(rampVal_loc_0_fu_316[1]),
        .I4(rampVal_loc_0_fu_316[2]),
        .O(\rampVal[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rampVal[5]_i_2 
       (.I0(rampVal_loc_0_fu_316[5]),
        .I1(rampVal_loc_0_fu_316[4]),
        .I2(rampVal_loc_0_fu_316[2]),
        .I3(rampVal_loc_0_fu_316[1]),
        .I4(rampVal_loc_0_fu_316[0]),
        .I5(rampVal_loc_0_fu_316[3]),
        .O(\rampVal[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rampVal[7]_i_4 
       (.I0(rampVal_loc_0_fu_316[4]),
        .I1(rampVal_loc_0_fu_316[2]),
        .I2(rampVal_loc_0_fu_316[1]),
        .I3(rampVal_loc_0_fu_316[0]),
        .I4(rampVal_loc_0_fu_316[3]),
        .I5(rampVal_loc_0_fu_316[5]),
        .O(\rampVal[7]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rampVal_1[7]_i_1 
       (.I0(\rampVal_3_flag_0_reg_406_reg_n_3_[0] ),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(\int_height_reg[15] ),
        .O(rampVal_10));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_324[0]),
        .Q(rampVal_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_324[1]),
        .Q(rampVal_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_324[2]),
        .Q(rampVal_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_324[3]),
        .Q(rampVal_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_324[4]),
        .Q(rampVal_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_324[5]),
        .Q(rampVal_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_324[6]),
        .Q(rampVal_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_324[7]),
        .Q(rampVal_1[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \rampVal_2[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_430_reg_n_3_[0] ),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(\int_height_reg[15] ),
        .O(rampVal_20));
  FDRE \rampVal_2_flag_0_reg_430_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_242),
        .Q(\rampVal_2_flag_0_reg_430_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBFFFBF00BF0080)) 
    \rampVal_2_flag_1_fu_502[0]_i_1 
       (.I0(\rampVal_2_flag_0_reg_430_reg_n_3_[0] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0),
        .I2(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .I3(ap_enable_reg_pp0_iter21_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_124),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out),
        .O(\rampVal_2_flag_1_fu_502[0]_i_1_n_3 ));
  FDRE \rampVal_2_loc_0_fu_276_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_177),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_206),
        .Q(rampVal_2_loc_0_fu_276[0]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_276_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_177),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_205),
        .Q(rampVal_2_loc_0_fu_276[1]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_276_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_177),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_204),
        .Q(rampVal_2_loc_0_fu_276[2]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_276_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_177),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_203),
        .Q(rampVal_2_loc_0_fu_276[3]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_276_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_177),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_202),
        .Q(rampVal_2_loc_0_fu_276[4]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_276_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_177),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_201),
        .Q(rampVal_2_loc_0_fu_276[5]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_276_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_177),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_200),
        .Q(rampVal_2_loc_0_fu_276[6]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_276_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_177),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_199),
        .Q(rampVal_2_loc_0_fu_276[7]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_280_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2800),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out[0]),
        .Q(rampVal_2_new_0_fu_280[0]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_280_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2800),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out[1]),
        .Q(rampVal_2_new_0_fu_280[1]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_280_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2800),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out[2]),
        .Q(rampVal_2_new_0_fu_280[2]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_280_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2800),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out[3]),
        .Q(rampVal_2_new_0_fu_280[3]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_280_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2800),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out[4]),
        .Q(rampVal_2_new_0_fu_280[4]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_280_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2800),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out[5]),
        .Q(rampVal_2_new_0_fu_280[5]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_280_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2800),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out[6]),
        .Q(rampVal_2_new_0_fu_280[6]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_280_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2800),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out[7]),
        .Q(rampVal_2_new_0_fu_280[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_280[0]),
        .Q(rampVal_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_280[1]),
        .Q(rampVal_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_280[2]),
        .Q(rampVal_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_280[3]),
        .Q(rampVal_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_280[4]),
        .Q(rampVal_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_280[5]),
        .Q(rampVal_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_280[6]),
        .Q(rampVal_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_280[7]),
        .Q(rampVal_2[7]),
        .R(1'b0));
  FDRE \rampVal_3_flag_0_reg_406_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_244),
        .Q(\rampVal_3_flag_0_reg_406_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAFFFFFF0A0C0C0C)) 
    \rampVal_3_flag_1_fu_510[0]_i_1 
       (.I0(\rampVal_3_flag_0_reg_406_reg_n_3_[0] ),
        .I1(\bckgndId_load_read_reg_4897_reg[1] ),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0),
        .I4(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out),
        .O(\rampVal_3_flag_1_fu_510[0]_i_1_n_3 ));
  FDRE \rampVal_3_loc_0_fu_320_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_186),
        .D(p_1_in[0]),
        .Q(rampVal_3_loc_0_fu_320[0]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_320_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_186),
        .D(p_1_in[1]),
        .Q(rampVal_3_loc_0_fu_320[1]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_320_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_186),
        .D(p_1_in[2]),
        .Q(rampVal_3_loc_0_fu_320[2]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_320_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_186),
        .D(p_1_in[3]),
        .Q(rampVal_3_loc_0_fu_320[3]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_320_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_186),
        .D(p_1_in[4]),
        .Q(rampVal_3_loc_0_fu_320[4]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_320_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_186),
        .D(p_1_in[5]),
        .Q(rampVal_3_loc_0_fu_320[5]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_320_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_186),
        .D(p_1_in[6]),
        .Q(rampVal_3_loc_0_fu_320[6]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_320_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_186),
        .D(p_1_in[7]),
        .Q(rampVal_3_loc_0_fu_320[7]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_324_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3240),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out[0]),
        .Q(rampVal_3_new_0_fu_324[0]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_324_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3240),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out[1]),
        .Q(rampVal_3_new_0_fu_324[1]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_324_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3240),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out[2]),
        .Q(rampVal_3_new_0_fu_324[2]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_324_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3240),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out[3]),
        .Q(rampVal_3_new_0_fu_324[3]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_324_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3240),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out[4]),
        .Q(rampVal_3_new_0_fu_324[4]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_324_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3240),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out[5]),
        .Q(rampVal_3_new_0_fu_324[5]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_324_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3240),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out[6]),
        .Q(rampVal_3_new_0_fu_324[6]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_324_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3240),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out[7]),
        .Q(rampVal_3_new_0_fu_324[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rampVal_loc_0_fu_316[3]_i_3 
       (.I0(rampVal_loc_0_fu_316[3]),
        .I1(rampVal_loc_0_fu_316[2]),
        .I2(rampVal_loc_0_fu_316[1]),
        .I3(rampVal_loc_0_fu_316[0]),
        .O(\rampVal_loc_0_fu_316[3]_i_3_n_3 ));
  FDRE \rampVal_loc_0_fu_316_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_184),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_214),
        .Q(rampVal_loc_0_fu_316[0]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_316_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_184),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_213),
        .Q(rampVal_loc_0_fu_316[1]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_316_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_184),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_212),
        .Q(rampVal_loc_0_fu_316[2]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_316_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_184),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_211),
        .Q(rampVal_loc_0_fu_316[3]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_316_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_184),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_210),
        .Q(rampVal_loc_0_fu_316[4]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_316_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_184),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_209),
        .Q(rampVal_loc_0_fu_316[5]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_316_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_184),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_208),
        .Q(rampVal_loc_0_fu_316[6]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_316_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_184),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_207),
        .Q(rampVal_loc_0_fu_316[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[0] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal[0]),
        .Q(rampVal[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[1] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal[1]),
        .Q(rampVal[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[2] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal[2]),
        .Q(rampVal[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[3] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal[3]),
        .Q(rampVal[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[4] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal[4]),
        .Q(rampVal[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[5] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal[5]),
        .Q(rampVal[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[6] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal[6]),
        .Q(rampVal[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[7] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal[7]),
        .Q(rampVal[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln214_reg_1403[7]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(\conv2_i_i_i351_reg_1336_reg[7]_0 ),
        .O(select_ln214_reg_1403));
  FDRE \select_ln214_reg_1403_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(\rampStart_reg[6]_0 [0]),
        .Q(\select_ln214_reg_1403_reg_n_3_[0] ),
        .R(select_ln214_reg_1403));
  FDRE \select_ln214_reg_1403_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(\rampStart_reg[6]_0 [1]),
        .Q(\select_ln214_reg_1403_reg_n_3_[1] ),
        .R(select_ln214_reg_1403));
  FDRE \select_ln214_reg_1403_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(\rampStart_reg[6]_0 [2]),
        .Q(\select_ln214_reg_1403_reg_n_3_[2] ),
        .R(select_ln214_reg_1403));
  FDRE \select_ln214_reg_1403_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(\rampStart_reg[6]_0 [3]),
        .Q(\select_ln214_reg_1403_reg_n_3_[3] ),
        .R(select_ln214_reg_1403));
  FDRE \select_ln214_reg_1403_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(\rampStart_reg[6]_0 [4]),
        .Q(\select_ln214_reg_1403_reg_n_3_[4] ),
        .R(select_ln214_reg_1403));
  FDRE \select_ln214_reg_1403_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(\rampStart_reg[6]_0 [5]),
        .Q(\select_ln214_reg_1403_reg_n_3_[5] ),
        .R(select_ln214_reg_1403));
  FDRE \select_ln214_reg_1403_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(\rampStart_reg[6]_0 [6]),
        .Q(\select_ln214_reg_1403_reg_n_3_[6] ),
        .R(select_ln214_reg_1403));
  FDSE \select_ln214_reg_1403_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(rampStart_reg),
        .Q(\select_ln214_reg_1403_reg_n_3_[7] ),
        .S(select_ln214_reg_1403));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h77707070)) 
    start_once_reg_i_1
       (.I0(\ap_CS_fsm_reg[2]_0 [1]),
        .I1(\int_height_reg[15] ),
        .I2(start_once_reg),
        .I3(start_for_tpgForeground_U0_full_n),
        .I4(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .O(start_once_reg_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_3),
        .Q(start_once_reg),
        .R(SS));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub40_i_fu_793_p2__0_carry
       (.CI(1'b0),
        .CO({sub40_i_fu_793_p2__0_carry_n_3,sub40_i_fu_793_p2__0_carry_n_4,sub40_i_fu_793_p2__0_carry_n_5,sub40_i_fu_793_p2__0_carry_n_6}),
        .CYINIT(\sub40_i_reg_1372_reg[16]_0 [0]),
        .DI({1'b0,1'b0,\sub40_i_reg_1372_reg[16]_0 [2:1]}),
        .O({p_0_in[1:0],NLW_sub40_i_fu_793_p2__0_carry_O_UNCONNECTED[1],sub40_i_fu_793_p2[1]}),
        .S({\sub40_i_reg_1372_reg[16]_0 [4:3],\barWidth_reg_1361_reg[1]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub40_i_fu_793_p2__0_carry__0
       (.CI(sub40_i_fu_793_p2__0_carry_n_3),
        .CO({sub40_i_fu_793_p2__0_carry__0_n_3,sub40_i_fu_793_p2__0_carry__0_n_4,sub40_i_fu_793_p2__0_carry__0_n_5,sub40_i_fu_793_p2__0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[5:2]),
        .S(\sub40_i_reg_1372_reg[16]_0 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub40_i_fu_793_p2__0_carry__1
       (.CI(sub40_i_fu_793_p2__0_carry__0_n_3),
        .CO({sub40_i_fu_793_p2__0_carry__1_n_3,sub40_i_fu_793_p2__0_carry__1_n_4,sub40_i_fu_793_p2__0_carry__1_n_5,sub40_i_fu_793_p2__0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[9:6]),
        .S(\sub40_i_reg_1372_reg[16]_0 [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub40_i_fu_793_p2__0_carry__2
       (.CI(sub40_i_fu_793_p2__0_carry__1_n_3),
        .CO(NLW_sub40_i_fu_793_p2__0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub40_i_fu_793_p2__0_carry__2_O_UNCONNECTED[3:1],p_0_in[10]}),
        .S({1'b0,1'b0,1'b0,\sub40_i_reg_1372_reg[16]_0 [13]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub40_i_fu_793_p2__0_carry__3
       (.CI(1'b0),
        .CO({sub40_i_fu_793_p2__0_carry__3_n_3,sub40_i_fu_793_p2__0_carry__3_n_4,sub40_i_fu_793_p2__0_carry__3_n_5,sub40_i_fu_793_p2__0_carry__3_n_6}),
        .CYINIT(\sub40_i_reg_1372_reg[16]_0 [0]),
        .DI({1'b0,\sub40_i_reg_1372_reg[16]_0 [3:1]}),
        .O({p_cast_fu_711_p4[0],NLW_sub40_i_fu_793_p2__0_carry__3_O_UNCONNECTED[2:0]}),
        .S({\sub40_i_reg_1372_reg[16]_0 [4],\barWidthMinSamples_reg_1351_reg[1]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub40_i_fu_793_p2__0_carry__4
       (.CI(sub40_i_fu_793_p2__0_carry__3_n_3),
        .CO({sub40_i_fu_793_p2__0_carry__4_n_3,sub40_i_fu_793_p2__0_carry__4_n_4,sub40_i_fu_793_p2__0_carry__4_n_5,sub40_i_fu_793_p2__0_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_cast_fu_711_p4[4:1]),
        .S(\sub40_i_reg_1372_reg[16]_0 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub40_i_fu_793_p2__0_carry__5
       (.CI(sub40_i_fu_793_p2__0_carry__4_n_3),
        .CO({sub40_i_fu_793_p2__0_carry__5_n_3,sub40_i_fu_793_p2__0_carry__5_n_4,sub40_i_fu_793_p2__0_carry__5_n_5,sub40_i_fu_793_p2__0_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_cast_fu_711_p4[8:5]),
        .S(\sub40_i_reg_1372_reg[16]_0 [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub40_i_fu_793_p2__0_carry__6
       (.CI(sub40_i_fu_793_p2__0_carry__5_n_3),
        .CO(NLW_sub40_i_fu_793_p2__0_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub40_i_fu_793_p2__0_carry__6_O_UNCONNECTED[3:1],p_cast_fu_711_p4[9]}),
        .S({1'b0,1'b0,1'b0,\sub40_i_reg_1372_reg[16]_0 [13]}));
  CARRY4 sub40_i_fu_793_p2_carry
       (.CI(1'b0),
        .CO({sub40_i_fu_793_p2_carry_n_3,sub40_i_fu_793_p2_carry_n_4,sub40_i_fu_793_p2_carry_n_5,sub40_i_fu_793_p2_carry_n_6}),
        .CYINIT(\sub40_i_reg_1372_reg[16]_0 [0]),
        .DI(\sub40_i_reg_1372_reg[16]_0 [4:1]),
        .O({sub40_i_fu_793_p2[4:2],NLW_sub40_i_fu_793_p2_carry_O_UNCONNECTED[0]}),
        .S(\sub40_i_reg_1372_reg[4]_0 ));
  CARRY4 sub40_i_fu_793_p2_carry__0
       (.CI(sub40_i_fu_793_p2_carry_n_3),
        .CO({sub40_i_fu_793_p2_carry__0_n_3,sub40_i_fu_793_p2_carry__0_n_4,sub40_i_fu_793_p2_carry__0_n_5,sub40_i_fu_793_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(\sub40_i_reg_1372_reg[16]_0 [8:5]),
        .O(sub40_i_fu_793_p2[8:5]),
        .S(\sub40_i_reg_1372_reg[8]_0 ));
  CARRY4 sub40_i_fu_793_p2_carry__1
       (.CI(sub40_i_fu_793_p2_carry__0_n_3),
        .CO({sub40_i_fu_793_p2_carry__1_n_3,sub40_i_fu_793_p2_carry__1_n_4,sub40_i_fu_793_p2_carry__1_n_5,sub40_i_fu_793_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(\sub40_i_reg_1372_reg[16]_0 [12:9]),
        .O(sub40_i_fu_793_p2[12:9]),
        .S(\sub40_i_reg_1372_reg[12]_0 ));
  CARRY4 sub40_i_fu_793_p2_carry__2
       (.CI(sub40_i_fu_793_p2_carry__1_n_3),
        .CO({NLW_sub40_i_fu_793_p2_carry__2_CO_UNCONNECTED[3],sub40_i_fu_793_p2_carry__2_n_4,sub40_i_fu_793_p2_carry__2_n_5,sub40_i_fu_793_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,\sub40_i_reg_1372_reg[16]_0 [15:13]}),
        .O(sub40_i_fu_793_p2[16:13]),
        .S({1'b1,\sub40_i_reg_1372_reg[16]_1 }));
  FDRE \sub40_i_reg_1372_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(\sub40_i_reg_1372_reg[0]_0 ),
        .Q(sub40_i_reg_1372[0]),
        .R(1'b0));
  FDRE \sub40_i_reg_1372_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub40_i_fu_793_p2[10]),
        .Q(sub40_i_reg_1372[10]),
        .R(1'b0));
  FDRE \sub40_i_reg_1372_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub40_i_fu_793_p2[11]),
        .Q(sub40_i_reg_1372[11]),
        .R(1'b0));
  FDRE \sub40_i_reg_1372_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub40_i_fu_793_p2[12]),
        .Q(sub40_i_reg_1372[12]),
        .R(1'b0));
  FDRE \sub40_i_reg_1372_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub40_i_fu_793_p2[13]),
        .Q(sub40_i_reg_1372[13]),
        .R(1'b0));
  FDRE \sub40_i_reg_1372_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub40_i_fu_793_p2[14]),
        .Q(sub40_i_reg_1372[14]),
        .R(1'b0));
  FDRE \sub40_i_reg_1372_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub40_i_fu_793_p2[15]),
        .Q(sub40_i_reg_1372[15]),
        .R(1'b0));
  FDRE \sub40_i_reg_1372_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub40_i_fu_793_p2[16]),
        .Q(sub40_i_reg_1372[16]),
        .R(1'b0));
  FDRE \sub40_i_reg_1372_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub40_i_fu_793_p2[1]),
        .Q(sub40_i_reg_1372[1]),
        .R(1'b0));
  FDRE \sub40_i_reg_1372_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub40_i_fu_793_p2[2]),
        .Q(sub40_i_reg_1372[2]),
        .R(1'b0));
  FDRE \sub40_i_reg_1372_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub40_i_fu_793_p2[3]),
        .Q(sub40_i_reg_1372[3]),
        .R(1'b0));
  FDRE \sub40_i_reg_1372_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub40_i_fu_793_p2[4]),
        .Q(sub40_i_reg_1372[4]),
        .R(1'b0));
  FDRE \sub40_i_reg_1372_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub40_i_fu_793_p2[5]),
        .Q(sub40_i_reg_1372[5]),
        .R(1'b0));
  FDRE \sub40_i_reg_1372_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub40_i_fu_793_p2[6]),
        .Q(sub40_i_reg_1372[6]),
        .R(1'b0));
  FDRE \sub40_i_reg_1372_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub40_i_fu_793_p2[7]),
        .Q(sub40_i_reg_1372[7]),
        .R(1'b0));
  FDRE \sub40_i_reg_1372_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub40_i_fu_793_p2[8]),
        .Q(sub40_i_reg_1372[8]),
        .R(1'b0));
  FDRE \sub40_i_reg_1372_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub40_i_fu_793_p2[9]),
        .Q(sub40_i_reg_1372[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_i_reg_1367[0]_i_1 
       (.I0(add5_i_fu_735_p2[4]),
        .O(sub_i_i_i_fu_787_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \sub_i_i_i_reg_1367[10]_i_1 
       (.I0(add5_i_fu_735_p2[12]),
        .I1(add5_i_fu_735_p2[10]),
        .I2(\sub_i_i_i_reg_1367[10]_i_2_n_3 ),
        .I3(add5_i_fu_735_p2[11]),
        .I4(add5_i_fu_735_p2[13]),
        .O(sub_i_i_i_fu_787_p2[10]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sub_i_i_i_reg_1367[10]_i_2 
       (.I0(add5_i_fu_735_p2[8]),
        .I1(add5_i_fu_735_p2[6]),
        .I2(add5_i_fu_735_p2[4]),
        .I3(add5_i_fu_735_p2[5]),
        .I4(add5_i_fu_735_p2[7]),
        .I5(add5_i_fu_735_p2[9]),
        .O(\sub_i_i_i_reg_1367[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_i_i_i_reg_1367[1]_i_1 
       (.I0(add5_i_fu_735_p2[4]),
        .I1(add5_i_fu_735_p2[5]),
        .O(\sub_i_i_i_reg_1367[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \sub_i_i_i_reg_1367[2]_i_1 
       (.I0(add5_i_fu_735_p2[6]),
        .I1(add5_i_fu_735_p2[5]),
        .I2(add5_i_fu_735_p2[4]),
        .O(sub_i_i_i_fu_787_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \sub_i_i_i_reg_1367[3]_i_1 
       (.I0(add5_i_fu_735_p2[7]),
        .I1(add5_i_fu_735_p2[6]),
        .I2(add5_i_fu_735_p2[4]),
        .I3(add5_i_fu_735_p2[5]),
        .O(sub_i_i_i_fu_787_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sub_i_i_i_reg_1367[4]_i_1 
       (.I0(add5_i_fu_735_p2[8]),
        .I1(add5_i_fu_735_p2[7]),
        .I2(add5_i_fu_735_p2[5]),
        .I3(add5_i_fu_735_p2[4]),
        .I4(add5_i_fu_735_p2[6]),
        .O(sub_i_i_i_fu_787_p2[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \sub_i_i_i_reg_1367[5]_i_1 
       (.I0(add5_i_fu_735_p2[9]),
        .I1(add5_i_fu_735_p2[8]),
        .I2(add5_i_fu_735_p2[6]),
        .I3(add5_i_fu_735_p2[4]),
        .I4(add5_i_fu_735_p2[5]),
        .I5(add5_i_fu_735_p2[7]),
        .O(sub_i_i_i_fu_787_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_i_i_i_reg_1367[6]_i_1 
       (.I0(add5_i_fu_735_p2[10]),
        .I1(\sub_i_i_i_reg_1367[10]_i_2_n_3 ),
        .O(sub_i_i_i_fu_787_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \sub_i_i_i_reg_1367[7]_i_1 
       (.I0(add5_i_fu_735_p2[11]),
        .I1(add5_i_fu_735_p2[10]),
        .I2(\sub_i_i_i_reg_1367[10]_i_2_n_3 ),
        .O(sub_i_i_i_fu_787_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'hAA9A)) 
    \sub_i_i_i_reg_1367[8]_i_1 
       (.I0(add5_i_fu_735_p2[12]),
        .I1(add5_i_fu_735_p2[11]),
        .I2(\sub_i_i_i_reg_1367[10]_i_2_n_3 ),
        .I3(add5_i_fu_735_p2[10]),
        .O(sub_i_i_i_fu_787_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'hAAAAA9AA)) 
    \sub_i_i_i_reg_1367[9]_i_1 
       (.I0(add5_i_fu_735_p2[13]),
        .I1(add5_i_fu_735_p2[12]),
        .I2(add5_i_fu_735_p2[10]),
        .I3(\sub_i_i_i_reg_1367[10]_i_2_n_3 ),
        .I4(add5_i_fu_735_p2[11]),
        .O(sub_i_i_i_fu_787_p2[9]));
  FDRE \sub_i_i_i_reg_1367_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub_i_i_i_fu_787_p2[0]),
        .Q(sub_i_i_i_reg_1367[0]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1367_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub_i_i_i_fu_787_p2[10]),
        .Q(sub_i_i_i_reg_1367[10]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1367_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(\sub_i_i_i_reg_1367[1]_i_1_n_3 ),
        .Q(sub_i_i_i_reg_1367[1]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1367_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub_i_i_i_fu_787_p2[2]),
        .Q(sub_i_i_i_reg_1367[2]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1367_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub_i_i_i_fu_787_p2[3]),
        .Q(sub_i_i_i_reg_1367[3]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1367_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub_i_i_i_fu_787_p2[4]),
        .Q(sub_i_i_i_reg_1367[4]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1367_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub_i_i_i_fu_787_p2[5]),
        .Q(sub_i_i_i_reg_1367[5]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1367_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub_i_i_i_fu_787_p2[6]),
        .Q(sub_i_i_i_reg_1367[6]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1367_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub_i_i_i_fu_787_p2[7]),
        .Q(sub_i_i_i_reg_1367[7]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1367_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub_i_i_i_fu_787_p2[8]),
        .Q(sub_i_i_i_reg_1367[8]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1367_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [0]),
        .D(sub_i_i_i_fu_787_p2[9]),
        .Q(sub_i_i_i_reg_1367[9]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001B001900170015001300120010000E000C000A00080006000400020000),
    .INIT_01(256'h003A003900370035003300320030002E002C002A00280027002500230021001F),
    .INIT_02(256'h0054005300510050004E004D004B004A004800460045004300410040003E003C),
    .INIT_03(256'h00690068006700660064006300620061005F005E005D005B005A005900570056),
    .INIT_04(256'h0077007700760075007500740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007E007E007E007E007D007D007C007C007C007B007B007A007900790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800780079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h006700680069006B006C006D006E006F00700071007100720073007400750076),
    .INIT_09(256'h005200530055005600580059005B005C005D005F006000610062006400650066),
    .INIT_0A(256'h00380039003B003D003F004000420044004500470049004A004C004D004F0050),
    .INIT_0B(256'h001A001C001E002000220024002500270029002B002D002F0030003200340036),
    .INIT_0C(256'h00FB00FD00FF00010003000500070009000A000C000E00100012001400160018),
    .INIT_0D(256'h00DC00DE00E000E200E300E500E700E900EB00ED00EF00F100F300F500F700F9),
    .INIT_0E(256'h00BF00C100C200C400C600C800C900CB00CD00CF00D100D300D400D600D800DA),
    .INIT_0F(256'h00A600A800A900AA00AC00AD00AF00B000B200B400B500B700B800BA00BC00BD),
    .INIT_10(256'h0093009400950096009700980099009A009C009D009E009F00A100A200A300A5),
    .INIT_11(256'h008500860087008700880089008A008A008B008C008D008E008F009000910092),
    .INIT_12(256'h0080008000800080008000810081008100820082008200830083008400840085),
    .INIT_13(256'h0082008100810081008000800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008A008A0089008800870087008600850085008400840083008300820082),
    .INIT_15(256'h009C009A0099009800970096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B200B000AF00AD00AC00AA00A900A800A600A500A300A200A1009F009E009D),
    .INIT_17(256'h00CD00CB00C900C800C600C400C200C100BF00BD00BC00BA00B800B700B500B4),
    .INIT_18(256'h00EB00E900E700E500E300E200E000DE00DC00DA00D800D600D400D300D100CF),
    .INIT_19(256'h00000000000000000000000000FF00FD00FB00F900F700F500F300F100EF00ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \trunc_ln1236_1_reg_5151_reg[6]_i_3 
       (.ADDRARDADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_42,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_43,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_44,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_45,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_46,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_47,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_48,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_49,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_50,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_trunc_ln1236_1_reg_5151_reg[6]_i_3_DOADO_UNCONNECTED [15:8],tpgSinTableArray_9bit_1_q2}),
        .DOBDO(\NLW_trunc_ln1236_1_reg_5151_reg[6]_i_3_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_trunc_ln1236_1_reg_5151_reg[6]_i_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_trunc_ln1236_1_reg_5151_reg[6]_i_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(1'b0),
        .REGCEAREGCE(tpgSinTableArray_9bit_0_ce1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001C001A00180016001400120010000E000C000A00080006000400020000),
    .INIT_01(256'h003B003900370036003400320030002E002C002B00290027002500230021001F),
    .INIT_02(256'h0055005300520050004F004D004B004A004800470045004300420040003E003D),
    .INIT_03(256'h006900680067006600650063006200610060005E005D005C005A005900570056),
    .INIT_04(256'h0078007700760075007500740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F0080007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800780079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400750075),
    .INIT_09(256'h005200530055005600570059005A005C005D005E006000610062006300650066),
    .INIT_0A(256'h00370039003B003D003E004000420043004500470048004A004B004D004F0050),
    .INIT_0B(256'h001A001C001D001F00210023002500270029002B002C002E0030003200340036),
    .INIT_0C(256'h01FA01FC01FE00000002000400060008000A000C000E00100012001400160018),
    .INIT_0D(256'h01DB01DD01DF01E101E301E501E701E901EB01ED01EF01F101F301F501F601F8),
    .INIT_0E(256'h01BF01C001C201C401C601C701C901CB01CD01CF01D001D201D401D601D801DA),
    .INIT_0F(256'h01A601A701A901AA01AC01AD01AF01B001B201B301B501B601B801BA01BB01BD),
    .INIT_10(256'h0192019301940196019701980199019A019B019D019E019F01A001A201A301A4),
    .INIT_11(256'h0185018601870187018801890189018A018B018C018D018E018E018F01900191),
    .INIT_12(256'h0180018001800180018001810181018101820182018201830183018401840185),
    .INIT_13(256'h0182018101810181018101800180018001800180018001800180018001800180),
    .INIT_14(256'h018B018A018A0189018801880187018601860185018401840183018301830182),
    .INIT_15(256'h019C019B0199019801970196019501940193019201910190018F018E018D018C),
    .INIT_16(256'h01B201B101AF01AE01AC01AB01A901A801A601A501A401A201A101A0019E019D),
    .INIT_17(256'h01CD01CC01CA01C801C601C501C301C101BF01BE01BC01BA01B901B701B501B4),
    .INIT_18(256'h01EC01EA01E801E601E401E201E001DE01DC01DA01D801D701D501D301D101CF),
    .INIT_19(256'h00000000000000000000000001FF01FD01FB01F901F701F501F301F101EF01ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \trunc_ln1236_1_reg_5151_reg[8]_i_3 
       (.ADDRARDADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_42,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_43,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_44,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_45,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_46,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_47,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_48,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_49,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_50,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_3_DOADO_UNCONNECTED [15:9],tpgSinTableArray_9bit_2_q2}),
        .DOBDO(\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_3_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(1'b0),
        .REGCEAREGCE(tpgSinTableArray_9bit_0_ce1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001E001C001A00180016001400120010000E000C000A00090007000500030001),
    .INIT_01(256'h003B003900380036003400320030002F002D002B002900270025002400220020),
    .INIT_02(256'h0055005300520050004F004D004C004A004900470045004400420040003F003D),
    .INIT_03(256'h006900680067006600650064006200610060005F005D005C005B005900580056),
    .INIT_04(256'h00780077007600760075007400730072007100710070006F006E006D006C006B),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790078),
    .INIT_06(256'h007E007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h007600770077007800790079007A007B007B007C007C007C007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400750075),
    .INIT_09(256'h005100530054005600570059005A005B005D005E005F00610062006300640066),
    .INIT_0A(256'h00370039003A003C003E004000410043004500460048004A004B004D004E0050),
    .INIT_0B(256'h0019001B001D001F00210023002500270028002A002C002E0030003200330035),
    .INIT_0C(256'h00FA00FC00FE00000002000400060008000A000C000E00100012001300150017),
    .INIT_0D(256'h00DB00DD00DF00E100E300E500E700E800EA00EC00EE00F000F200F400F600F8),
    .INIT_0E(256'h00BE00C000C200C400C500C700C900CB00CC00CE00D000D200D400D500D700D9),
    .INIT_0F(256'h00A600A700A800AA00AB00AD00AE00B000B100B300B500B600B800B900BB00BD),
    .INIT_10(256'h0092009300940095009600980099009A009B009C009E009F00A000A100A300A4),
    .INIT_11(256'h0085008600860087008800890089008A008B008C008C008D008E008F00900091),
    .INIT_12(256'h0080008000800080008000810081008100820082008200830083008400840085),
    .INIT_13(256'h0082008100810081008100800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008B008A0089008800880087008600860085008500840084008300830082),
    .INIT_15(256'h009C009B009A009800970096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B300B100B000AE00AC00AB00AA00A800A700A500A400A300A100A0009F009D),
    .INIT_17(256'h00CE00CC00CA00C800C700C500C300C100C000BE00BC00BB00B900B700B600B4),
    .INIT_18(256'h00EC00EA00E800E600E400E200E000DE00DD00DB00D900D700D500D300D100D0),
    .INIT_19(256'h000000000000000000000000000000FE00FC00FA00F800F600F400F200F000EE),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \trunc_ln1236_1_reg_5151_reg[8]_i_4 
       (.ADDRARDADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_42,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_43,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_44,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_45,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_46,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_47,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_48,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_49,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_50,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_4_DOADO_UNCONNECTED [15:8],tpgSinTableArray_9bit_3_q2}),
        .DOBDO(\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_4_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_4_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_4_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(1'b0),
        .REGCEAREGCE(tpgSinTableArray_9bit_0_ce1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001E001C001A00180017001500130011000F000D000B00090007000500030001),
    .INIT_01(256'h003B003A00380036003400330031002F002D002B002A00280026002400220020),
    .INIT_02(256'h0055005400520051004F004E004C004A004900470046004400420041003F003D),
    .INIT_03(256'h006A00690067006600650064006300610060005F005E005C005B005900580057),
    .INIT_04(256'h00780077007600760075007400730073007200710070006F006E006D006C006B),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790079),
    .INIT_06(256'h007E007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h007600770077007800790079007A007A007B007B007C007C007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400740075),
    .INIT_09(256'h005100530054005500570058005A005B005C005E005F00600062006300640065),
    .INIT_0A(256'h00370038003A003C003E003F004100430044004600480049004B004C004E004F),
    .INIT_0B(256'h0019001B001D001F00210022002400260028002A002C002E002F003100330035),
    .INIT_0C(256'h00FA00FC00FE000000010003000500070009000B000D000F0011001300150017),
    .INIT_0D(256'h00DB00DD00DE00E000E200E400E600E800EA00EC00EE00F000F200F400F600F8),
    .INIT_0E(256'h00BE00C000C100C300C500C700C800CA00CC00CE00D000D100D300D500D700D9),
    .INIT_0F(256'h00A500A700A800AA00AB00AC00AE00B000B100B300B400B600B700B900BB00BC),
    .INIT_10(256'h0092009300940095009600970098009A009B009C009D009F00A000A100A300A4),
    .INIT_11(256'h0085008600860087008800880089008A008B008B008C008D008E008F00900091),
    .INIT_12(256'h0080008000800080008000810081008100810082008200830083008400840085),
    .INIT_13(256'h0082008200810081008100800080008000800080008000800080008000800080),
    .INIT_14(256'h008C008B008A0089008900880087008600860085008500840084008300830082),
    .INIT_15(256'h009C009B009A009900980096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B300B100B000AE00AD00AB00AA00A800A700A600A400A300A100A0009F009E),
    .INIT_17(256'h00CE00CC00CB00C900C700C500C400C200C000BE00BD00BB00B900B800B600B5),
    .INIT_18(256'h00EC00EA00E800E700E500E300E100DF00DD00DB00D900D700D500D400D200D0),
    .INIT_19(256'h000000000000000000000000000000FE00FC00FA00F800F600F400F200F000EE),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \trunc_ln1236_1_reg_5151_reg[8]_i_5 
       (.ADDRARDADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_42,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_43,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_44,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_45,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_46,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_47,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_48,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_49,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_50,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_5_DOADO_UNCONNECTED [15:8],tpgSinTableArray_9bit_4_q2}),
        .DOBDO(\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_5_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_5_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_5_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(1'b0),
        .REGCEAREGCE(tpgSinTableArray_9bit_0_ce1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001B00190017001500130011000F000D000B000900070005000300010000),
    .INIT_01(256'h003A00380037003500330031002F002E002C002A00280026002400220021001F),
    .INIT_02(256'h005400530051004F004E004C004B004900480046004400430041003F003E003C),
    .INIT_03(256'h00690068006700650064006300620060005F005E005C005B005A005800570055),
    .INIT_04(256'h0077007700760075007400740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007E007E007E007E007D007D007C007C007B007B007A007A007900790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800790079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h00670069006A006B006C006D006E006F00700071007200730073007400750076),
    .INIT_09(256'h005200540055005700580059005B005C005E005F006000610063006400650066),
    .INIT_0A(256'h0038003A003B003D003F004100420044004600470049004A004C004E004F0051),
    .INIT_0B(256'h001A001C001E00200022002400260028002A002B002D002F0031003300340036),
    .INIT_0C(256'h00FB00FD00FF00010003000500070009000B000D000F00110013001500170018),
    .INIT_0D(256'h00DC00DE00E000E200E400E600E800EA00EC00ED00EF00F100F300F500F700F9),
    .INIT_0E(256'h00BF00C100C300C500C600C800CA00CC00CD00CF00D100D300D500D700D800DA),
    .INIT_0F(256'h00A600A800A900AB00AC00AE00AF00B100B200B400B500B700B900BA00BC00BE),
    .INIT_10(256'h0093009400950096009700980099009B009C009D009E00A000A100A200A400A5),
    .INIT_11(256'h008600860087008800880089008A008A008B008C008D008E008F009000910092),
    .INIT_12(256'h0080008000800080008100810081008100820082008300830083008400840085),
    .INIT_13(256'h0082008100810081008000800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008A00890089008800870087008600850085008400840083008300820082),
    .INIT_15(256'h009B009A009900980097009600940093009200910090008F008E008E008D008C),
    .INIT_16(256'h00B200B000AF00AD00AC00AA00A900A700A600A400A300A200A0009F009E009D),
    .INIT_17(256'h00CD00CB00C900C700C600C400C200C000BF00BD00BB00BA00B800B600B500B3),
    .INIT_18(256'h00EB00E900E700E500E300E100DF00DD00DB00DA00D800D600D400D200D000CF),
    .INIT_19(256'h00000000000000000000000000FE00FC00FA00F800F600F500F300F100EF00ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \trunc_ln1236_1_reg_5151_reg[8]_i_6 
       (.ADDRARDADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_42,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_43,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_44,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_45,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_46,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_47,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_48,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_49,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_50,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_6_DOADO_UNCONNECTED [15:8],tpgSinTableArray_9bit_0_q2}),
        .DOBDO(\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_6_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_6_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_trunc_ln1236_1_reg_5151_reg[8]_i_6_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(1'b0),
        .REGCEAREGCE(tpgSinTableArray_9bit_0_ce1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001B001900170015001300120010000E000C000A00080006000400020000),
    .INIT_01(256'h003A003900370035003300320030002E002C002A00280027002500230021001F),
    .INIT_02(256'h0054005300510050004E004D004B004A004800460045004300410040003E003C),
    .INIT_03(256'h00690068006700660064006300620061005F005E005D005B005A005900570056),
    .INIT_04(256'h0077007700760075007500740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007E007E007E007E007D007D007C007C007C007B007B007A007900790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800780079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h006700680069006B006C006D006E006F00700071007100720073007400750076),
    .INIT_09(256'h005200530055005600580059005B005C005D005F006000610062006400650066),
    .INIT_0A(256'h00380039003B003D003F004000420044004500470049004A004C004D004F0050),
    .INIT_0B(256'h001A001C001E002000220024002500270029002B002D002F0030003200340036),
    .INIT_0C(256'h00FB00FD00FF00010003000500070009000A000C000E00100012001400160018),
    .INIT_0D(256'h00DC00DE00E000E200E300E500E700E900EB00ED00EF00F100F300F500F700F9),
    .INIT_0E(256'h00BF00C100C200C400C600C800C900CB00CD00CF00D100D300D400D600D800DA),
    .INIT_0F(256'h00A600A800A900AA00AC00AD00AF00B000B200B400B500B700B800BA00BC00BD),
    .INIT_10(256'h0093009400950096009700980099009A009C009D009E009F00A100A200A300A5),
    .INIT_11(256'h008500860087008700880089008A008A008B008C008D008E008F009000910092),
    .INIT_12(256'h0080008000800080008000810081008100820082008200830083008400840085),
    .INIT_13(256'h0082008100810081008000800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008A008A0089008800870087008600850085008400840083008300820082),
    .INIT_15(256'h009C009A0099009800970096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B200B000AF00AD00AC00AA00A900A800A600A500A300A200A1009F009E009D),
    .INIT_17(256'h00CD00CB00C900C800C600C400C200C100BF00BD00BC00BA00B800B700B500B4),
    .INIT_18(256'h00EB00E900E700E500E300E200E000DE00DC00DA00D800D600D400D300D100CF),
    .INIT_19(256'h00000000000000000000000000FF00FD00FB00F900F700F500F300F100EF00ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \trunc_ln1244_1_reg_5207_reg[6]_i_3 
       (.ADDRARDADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_24,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_25,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_26,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_27,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_28,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_29,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_30,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_31,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_32,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_33,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_34,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_35,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_36,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_38,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_39,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_40,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_41,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_trunc_ln1244_1_reg_5207_reg[6]_i_3_DOADO_UNCONNECTED [15:8],tpgSinTableArray_9bit_1_q0}),
        .DOBDO({\NLW_trunc_ln1244_1_reg_5207_reg[6]_i_3_DOBDO_UNCONNECTED [15:8],tpgSinTableArray_9bit_1_q1}),
        .DOPADOP(\NLW_trunc_ln1244_1_reg_5207_reg[6]_i_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_trunc_ln1244_1_reg_5207_reg[6]_i_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(ap_block_pp0_stage0_subdone),
        .REGCEAREGCE(tpgSinTableArray_9bit_0_ce0),
        .REGCEB(tpgSinTableArray_9bit_0_ce1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001C001A00180016001400120010000E000C000A00080006000400020000),
    .INIT_01(256'h003B003900370036003400320030002E002C002B00290027002500230021001F),
    .INIT_02(256'h0055005300520050004F004D004B004A004800470045004300420040003E003D),
    .INIT_03(256'h006900680067006600650063006200610060005E005D005C005A005900570056),
    .INIT_04(256'h0078007700760075007500740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F0080007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800780079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400750075),
    .INIT_09(256'h005200530055005600570059005A005C005D005E006000610062006300650066),
    .INIT_0A(256'h00370039003B003D003E004000420043004500470048004A004B004D004F0050),
    .INIT_0B(256'h001A001C001D001F00210023002500270029002B002C002E0030003200340036),
    .INIT_0C(256'h01FA01FC01FE00000002000400060008000A000C000E00100012001400160018),
    .INIT_0D(256'h01DB01DD01DF01E101E301E501E701E901EB01ED01EF01F101F301F501F601F8),
    .INIT_0E(256'h01BF01C001C201C401C601C701C901CB01CD01CF01D001D201D401D601D801DA),
    .INIT_0F(256'h01A601A701A901AA01AC01AD01AF01B001B201B301B501B601B801BA01BB01BD),
    .INIT_10(256'h0192019301940196019701980199019A019B019D019E019F01A001A201A301A4),
    .INIT_11(256'h0185018601870187018801890189018A018B018C018D018E018E018F01900191),
    .INIT_12(256'h0180018001800180018001810181018101820182018201830183018401840185),
    .INIT_13(256'h0182018101810181018101800180018001800180018001800180018001800180),
    .INIT_14(256'h018B018A018A0189018801880187018601860185018401840183018301830182),
    .INIT_15(256'h019C019B0199019801970196019501940193019201910190018F018E018D018C),
    .INIT_16(256'h01B201B101AF01AE01AC01AB01A901A801A601A501A401A201A101A0019E019D),
    .INIT_17(256'h01CD01CC01CA01C801C601C501C301C101BF01BE01BC01BA01B901B701B501B4),
    .INIT_18(256'h01EC01EA01E801E601E401E201E001DE01DC01DA01D801D701D501D301D101CF),
    .INIT_19(256'h00000000000000000000000001FF01FD01FB01F901F701F501F301F101EF01ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \trunc_ln1244_1_reg_5207_reg[8]_i_3 
       (.ADDRARDADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_24,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_25,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_26,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_27,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_28,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_29,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_30,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_31,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_32,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_33,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_34,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_35,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_36,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_38,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_39,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_40,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_41,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_3_DOADO_UNCONNECTED [15:9],tpgSinTableArray_9bit_2_q0}),
        .DOBDO({\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_3_DOBDO_UNCONNECTED [15:9],tpgSinTableArray_9bit_2_q1}),
        .DOPADOP(\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(ap_block_pp0_stage0_subdone),
        .REGCEAREGCE(tpgSinTableArray_9bit_0_ce0),
        .REGCEB(tpgSinTableArray_9bit_0_ce1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001E001C001A00180016001400120010000E000C000A00090007000500030001),
    .INIT_01(256'h003B003900380036003400320030002F002D002B002900270025002400220020),
    .INIT_02(256'h0055005300520050004F004D004C004A004900470045004400420040003F003D),
    .INIT_03(256'h006900680067006600650064006200610060005F005D005C005B005900580056),
    .INIT_04(256'h00780077007600760075007400730072007100710070006F006E006D006C006B),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790078),
    .INIT_06(256'h007E007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h007600770077007800790079007A007B007B007C007C007C007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400750075),
    .INIT_09(256'h005100530054005600570059005A005B005D005E005F00610062006300640066),
    .INIT_0A(256'h00370039003A003C003E004000410043004500460048004A004B004D004E0050),
    .INIT_0B(256'h0019001B001D001F00210023002500270028002A002C002E0030003200330035),
    .INIT_0C(256'h00FA00FC00FE00000002000400060008000A000C000E00100012001300150017),
    .INIT_0D(256'h00DB00DD00DF00E100E300E500E700E800EA00EC00EE00F000F200F400F600F8),
    .INIT_0E(256'h00BE00C000C200C400C500C700C900CB00CC00CE00D000D200D400D500D700D9),
    .INIT_0F(256'h00A600A700A800AA00AB00AD00AE00B000B100B300B500B600B800B900BB00BD),
    .INIT_10(256'h0092009300940095009600980099009A009B009C009E009F00A000A100A300A4),
    .INIT_11(256'h0085008600860087008800890089008A008B008C008C008D008E008F00900091),
    .INIT_12(256'h0080008000800080008000810081008100820082008200830083008400840085),
    .INIT_13(256'h0082008100810081008100800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008B008A0089008800880087008600860085008500840084008300830082),
    .INIT_15(256'h009C009B009A009800970096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B300B100B000AE00AC00AB00AA00A800A700A500A400A300A100A0009F009D),
    .INIT_17(256'h00CE00CC00CA00C800C700C500C300C100C000BE00BC00BB00B900B700B600B4),
    .INIT_18(256'h00EC00EA00E800E600E400E200E000DE00DD00DB00D900D700D500D300D100D0),
    .INIT_19(256'h000000000000000000000000000000FE00FC00FA00F800F600F400F200F000EE),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \trunc_ln1244_1_reg_5207_reg[8]_i_4 
       (.ADDRARDADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_24,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_25,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_26,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_27,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_28,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_29,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_30,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_31,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_32,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_33,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_34,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_35,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_36,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_38,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_39,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_40,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_41,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_4_DOADO_UNCONNECTED [15:8],tpgSinTableArray_9bit_3_q0}),
        .DOBDO({\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_4_DOBDO_UNCONNECTED [15:8],tpgSinTableArray_9bit_3_q1}),
        .DOPADOP(\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_4_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_4_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(ap_block_pp0_stage0_subdone),
        .REGCEAREGCE(tpgSinTableArray_9bit_0_ce0),
        .REGCEB(tpgSinTableArray_9bit_0_ce1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001E001C001A00180017001500130011000F000D000B00090007000500030001),
    .INIT_01(256'h003B003A00380036003400330031002F002D002B002A00280026002400220020),
    .INIT_02(256'h0055005400520051004F004E004C004A004900470046004400420041003F003D),
    .INIT_03(256'h006A00690067006600650064006300610060005F005E005C005B005900580057),
    .INIT_04(256'h00780077007600760075007400730073007200710070006F006E006D006C006B),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790079),
    .INIT_06(256'h007E007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h007600770077007800790079007A007A007B007B007C007C007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400740075),
    .INIT_09(256'h005100530054005500570058005A005B005C005E005F00600062006300640065),
    .INIT_0A(256'h00370038003A003C003E003F004100430044004600480049004B004C004E004F),
    .INIT_0B(256'h0019001B001D001F00210022002400260028002A002C002E002F003100330035),
    .INIT_0C(256'h00FA00FC00FE000000010003000500070009000B000D000F0011001300150017),
    .INIT_0D(256'h00DB00DD00DE00E000E200E400E600E800EA00EC00EE00F000F200F400F600F8),
    .INIT_0E(256'h00BE00C000C100C300C500C700C800CA00CC00CE00D000D100D300D500D700D9),
    .INIT_0F(256'h00A500A700A800AA00AB00AC00AE00B000B100B300B400B600B700B900BB00BC),
    .INIT_10(256'h0092009300940095009600970098009A009B009C009D009F00A000A100A300A4),
    .INIT_11(256'h0085008600860087008800880089008A008B008B008C008D008E008F00900091),
    .INIT_12(256'h0080008000800080008000810081008100810082008200830083008400840085),
    .INIT_13(256'h0082008200810081008100800080008000800080008000800080008000800080),
    .INIT_14(256'h008C008B008A0089008900880087008600860085008500840084008300830082),
    .INIT_15(256'h009C009B009A009900980096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B300B100B000AE00AD00AB00AA00A800A700A600A400A300A100A0009F009E),
    .INIT_17(256'h00CE00CC00CB00C900C700C500C400C200C000BE00BD00BB00B900B800B600B5),
    .INIT_18(256'h00EC00EA00E800E700E500E300E100DF00DD00DB00D900D700D500D400D200D0),
    .INIT_19(256'h000000000000000000000000000000FE00FC00FA00F800F600F400F200F000EE),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \trunc_ln1244_1_reg_5207_reg[8]_i_5 
       (.ADDRARDADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_24,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_25,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_26,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_27,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_28,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_29,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_30,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_31,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_32,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_33,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_34,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_35,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_36,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_38,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_39,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_40,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_41,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_5_DOADO_UNCONNECTED [15:8],tpgSinTableArray_9bit_4_q0}),
        .DOBDO({\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_5_DOBDO_UNCONNECTED [15:8],tpgSinTableArray_9bit_4_q1}),
        .DOPADOP(\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_5_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_5_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(ap_block_pp0_stage0_subdone),
        .REGCEAREGCE(tpgSinTableArray_9bit_0_ce0),
        .REGCEB(tpgSinTableArray_9bit_0_ce1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001B00190017001500130011000F000D000B000900070005000300010000),
    .INIT_01(256'h003A00380037003500330031002F002E002C002A00280026002400220021001F),
    .INIT_02(256'h005400530051004F004E004C004B004900480046004400430041003F003E003C),
    .INIT_03(256'h00690068006700650064006300620060005F005E005C005B005A005800570055),
    .INIT_04(256'h0077007700760075007400740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007E007E007E007E007D007D007C007C007B007B007A007A007900790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800790079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h00670069006A006B006C006D006E006F00700071007200730073007400750076),
    .INIT_09(256'h005200540055005700580059005B005C005E005F006000610063006400650066),
    .INIT_0A(256'h0038003A003B003D003F004100420044004600470049004A004C004E004F0051),
    .INIT_0B(256'h001A001C001E00200022002400260028002A002B002D002F0031003300340036),
    .INIT_0C(256'h00FB00FD00FF00010003000500070009000B000D000F00110013001500170018),
    .INIT_0D(256'h00DC00DE00E000E200E400E600E800EA00EC00ED00EF00F100F300F500F700F9),
    .INIT_0E(256'h00BF00C100C300C500C600C800CA00CC00CD00CF00D100D300D500D700D800DA),
    .INIT_0F(256'h00A600A800A900AB00AC00AE00AF00B100B200B400B500B700B900BA00BC00BE),
    .INIT_10(256'h0093009400950096009700980099009B009C009D009E00A000A100A200A400A5),
    .INIT_11(256'h008600860087008800880089008A008A008B008C008D008E008F009000910092),
    .INIT_12(256'h0080008000800080008100810081008100820082008300830083008400840085),
    .INIT_13(256'h0082008100810081008000800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008A00890089008800870087008600850085008400840083008300820082),
    .INIT_15(256'h009B009A009900980097009600940093009200910090008F008E008E008D008C),
    .INIT_16(256'h00B200B000AF00AD00AC00AA00A900A700A600A400A300A200A0009F009E009D),
    .INIT_17(256'h00CD00CB00C900C700C600C400C200C000BF00BD00BB00BA00B800B600B500B3),
    .INIT_18(256'h00EB00E900E700E500E300E100DF00DD00DB00DA00D800D600D400D200D000CF),
    .INIT_19(256'h00000000000000000000000000FE00FC00FA00F800F600F500F300F100EF00ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \trunc_ln1244_1_reg_5207_reg[8]_i_6 
       (.ADDRARDADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_24,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_25,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_26,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_27,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_28,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_29,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_30,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_31,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_32,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_33,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_34,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_35,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_36,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_38,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_39,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_40,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_41,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_6_DOADO_UNCONNECTED [15:8],tpgSinTableArray_9bit_0_q0}),
        .DOBDO({\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_6_DOBDO_UNCONNECTED [15:8],tpgSinTableArray_9bit_0_q1}),
        .DOPADOP(\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_6_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_trunc_ln1244_1_reg_5207_reg[8]_i_6_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(ap_block_pp0_stage0_subdone),
        .REGCEAREGCE(tpgSinTableArray_9bit_0_ce0),
        .REGCEB(tpgSinTableArray_9bit_0_ce1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_239),
        .Q(vBarSel_1),
        .R(1'b0));
  FDRE \vBarSel_2_loc_0_fu_288_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_268),
        .Q(tpgCheckerBoardArray_address0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_267),
        .Q(vBarSel_2),
        .R(1'b0));
  FDRE \vBarSel_3_loc_0_fu_272_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_270),
        .Q(DPtpgBarArray_address0),
        .R(1'b0));
  FDRE \vBarSel_loc_0_fu_304_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_258),
        .Q(tpgTartanBarArray_address0[3]),
        .R(1'b0));
  FDRE \vBarSel_loc_0_fu_304_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_259),
        .Q(tpgTartanBarArray_address0[4]),
        .R(1'b0));
  FDRE \vBarSel_loc_0_fu_304_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_260),
        .Q(tpgTartanBarArray_address0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_255),
        .Q(vBarSel[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_256),
        .Q(vBarSel[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_257),
        .Q(vBarSel[2]),
        .R(1'b0));
  FDRE \y_3_reg_1418_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(out[0]),
        .Q(y_3_reg_1418[0]),
        .R(1'b0));
  FDRE \y_3_reg_1418_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(out[10]),
        .Q(y_3_reg_1418[10]),
        .R(1'b0));
  FDRE \y_3_reg_1418_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(out[11]),
        .Q(y_3_reg_1418[11]),
        .R(1'b0));
  FDRE \y_3_reg_1418_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(out[12]),
        .Q(y_3_reg_1418[12]),
        .R(1'b0));
  FDRE \y_3_reg_1418_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(out[13]),
        .Q(y_3_reg_1418[13]),
        .R(1'b0));
  FDRE \y_3_reg_1418_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(out[14]),
        .Q(y_3_reg_1418[14]),
        .R(1'b0));
  FDRE \y_3_reg_1418_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(out[15]),
        .Q(y_3_reg_1418[15]),
        .R(1'b0));
  FDRE \y_3_reg_1418_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(out[1]),
        .Q(y_3_reg_1418[1]),
        .R(1'b0));
  FDRE \y_3_reg_1418_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(out[2]),
        .Q(y_3_reg_1418[2]),
        .R(1'b0));
  FDRE \y_3_reg_1418_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(out[3]),
        .Q(y_3_reg_1418[3]),
        .R(1'b0));
  FDRE \y_3_reg_1418_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(out[4]),
        .Q(y_3_reg_1418[4]),
        .R(1'b0));
  FDRE \y_3_reg_1418_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(out[5]),
        .Q(y_3_reg_1418[5]),
        .R(1'b0));
  FDRE \y_3_reg_1418_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(out[6]),
        .Q(y_3_reg_1418[6]),
        .R(1'b0));
  FDRE \y_3_reg_1418_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(out[7]),
        .Q(y_3_reg_1418[7]),
        .R(1'b0));
  FDRE \y_3_reg_1418_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(out[8]),
        .Q(y_3_reg_1418[8]),
        .R(1'b0));
  FDRE \y_3_reg_1418_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(out[9]),
        .Q(y_3_reg_1418[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA800)) 
    \y_fu_264[0]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(start_once_reg),
        .I2(start_for_tpgForeground_U0_full_n),
        .I3(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .O(ap_NS_fsm19_out));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_264[0]_i_3 
       (.I0(out[0]),
        .O(\y_fu_264[0]_i_3_n_3 ));
  FDRE \y_fu_264_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(\y_fu_264_reg[0]_i_2_n_10 ),
        .Q(out[0]),
        .R(ap_NS_fsm19_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_264_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\y_fu_264_reg[0]_i_2_n_3 ,\y_fu_264_reg[0]_i_2_n_4 ,\y_fu_264_reg[0]_i_2_n_5 ,\y_fu_264_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_264_reg[0]_i_2_n_7 ,\y_fu_264_reg[0]_i_2_n_8 ,\y_fu_264_reg[0]_i_2_n_9 ,\y_fu_264_reg[0]_i_2_n_10 }),
        .S({out[3:1],\y_fu_264[0]_i_3_n_3 }));
  FDRE \y_fu_264_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(\y_fu_264_reg[8]_i_1_n_8 ),
        .Q(out[10]),
        .R(ap_NS_fsm19_out));
  FDRE \y_fu_264_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(\y_fu_264_reg[8]_i_1_n_7 ),
        .Q(out[11]),
        .R(ap_NS_fsm19_out));
  FDRE \y_fu_264_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(\y_fu_264_reg[12]_i_1_n_10 ),
        .Q(out[12]),
        .R(ap_NS_fsm19_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_264_reg[12]_i_1 
       (.CI(\y_fu_264_reg[8]_i_1_n_3 ),
        .CO({\NLW_y_fu_264_reg[12]_i_1_CO_UNCONNECTED [3],\y_fu_264_reg[12]_i_1_n_4 ,\y_fu_264_reg[12]_i_1_n_5 ,\y_fu_264_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_264_reg[12]_i_1_n_7 ,\y_fu_264_reg[12]_i_1_n_8 ,\y_fu_264_reg[12]_i_1_n_9 ,\y_fu_264_reg[12]_i_1_n_10 }),
        .S(out[15:12]));
  FDRE \y_fu_264_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(\y_fu_264_reg[12]_i_1_n_9 ),
        .Q(out[13]),
        .R(ap_NS_fsm19_out));
  FDRE \y_fu_264_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(\y_fu_264_reg[12]_i_1_n_8 ),
        .Q(out[14]),
        .R(ap_NS_fsm19_out));
  FDRE \y_fu_264_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(\y_fu_264_reg[12]_i_1_n_7 ),
        .Q(out[15]),
        .R(ap_NS_fsm19_out));
  FDRE \y_fu_264_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(\y_fu_264_reg[0]_i_2_n_9 ),
        .Q(out[1]),
        .R(ap_NS_fsm19_out));
  FDRE \y_fu_264_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(\y_fu_264_reg[0]_i_2_n_8 ),
        .Q(out[2]),
        .R(ap_NS_fsm19_out));
  FDRE \y_fu_264_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(\y_fu_264_reg[0]_i_2_n_7 ),
        .Q(out[3]),
        .R(ap_NS_fsm19_out));
  FDRE \y_fu_264_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(\y_fu_264_reg[4]_i_1_n_10 ),
        .Q(out[4]),
        .R(ap_NS_fsm19_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_264_reg[4]_i_1 
       (.CI(\y_fu_264_reg[0]_i_2_n_3 ),
        .CO({\y_fu_264_reg[4]_i_1_n_3 ,\y_fu_264_reg[4]_i_1_n_4 ,\y_fu_264_reg[4]_i_1_n_5 ,\y_fu_264_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_264_reg[4]_i_1_n_7 ,\y_fu_264_reg[4]_i_1_n_8 ,\y_fu_264_reg[4]_i_1_n_9 ,\y_fu_264_reg[4]_i_1_n_10 }),
        .S(out[7:4]));
  FDRE \y_fu_264_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(\y_fu_264_reg[4]_i_1_n_9 ),
        .Q(out[5]),
        .R(ap_NS_fsm19_out));
  FDRE \y_fu_264_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(\y_fu_264_reg[4]_i_1_n_8 ),
        .Q(out[6]),
        .R(ap_NS_fsm19_out));
  FDRE \y_fu_264_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(\y_fu_264_reg[4]_i_1_n_7 ),
        .Q(out[7]),
        .R(ap_NS_fsm19_out));
  FDRE \y_fu_264_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(\y_fu_264_reg[8]_i_1_n_10 ),
        .Q(out[8]),
        .R(ap_NS_fsm19_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_264_reg[8]_i_1 
       (.CI(\y_fu_264_reg[4]_i_1_n_3 ),
        .CO({\y_fu_264_reg[8]_i_1_n_3 ,\y_fu_264_reg[8]_i_1_n_4 ,\y_fu_264_reg[8]_i_1_n_5 ,\y_fu_264_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_264_reg[8]_i_1_n_7 ,\y_fu_264_reg[8]_i_1_n_8 ,\y_fu_264_reg[8]_i_1_n_9 ,\y_fu_264_reg[8]_i_1_n_10 }),
        .S(out[11:8]));
  FDRE \y_fu_264_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0),
        .D(\y_fu_264_reg[8]_i_1_n_9 ),
        .Q(out[9]),
        .R(ap_NS_fsm19_out));
  FDRE \zonePlateVAddr_loc_0_fu_308_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_182),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_238),
        .Q(zonePlateVAddr_loc_0_fu_308[0]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_308_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_182),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_228),
        .Q(zonePlateVAddr_loc_0_fu_308[10]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_308_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_182),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_227),
        .Q(zonePlateVAddr_loc_0_fu_308[11]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_308_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_182),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_226),
        .Q(zonePlateVAddr_loc_0_fu_308[12]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_308_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_182),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_225),
        .Q(zonePlateVAddr_loc_0_fu_308[13]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_308_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_182),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_224),
        .Q(zonePlateVAddr_loc_0_fu_308[14]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_308_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_182),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_223),
        .Q(zonePlateVAddr_loc_0_fu_308[15]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_308_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_182),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_237),
        .Q(zonePlateVAddr_loc_0_fu_308[1]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_308_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_182),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_236),
        .Q(zonePlateVAddr_loc_0_fu_308[2]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_308_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_182),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_235),
        .Q(zonePlateVAddr_loc_0_fu_308[3]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_308_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_182),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_234),
        .Q(zonePlateVAddr_loc_0_fu_308[4]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_308_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_182),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_233),
        .Q(zonePlateVAddr_loc_0_fu_308[5]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_308_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_182),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_232),
        .Q(zonePlateVAddr_loc_0_fu_308[6]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_308_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_182),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_231),
        .Q(zonePlateVAddr_loc_0_fu_308[7]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_308_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_182),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_230),
        .Q(zonePlateVAddr_loc_0_fu_308[8]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_308_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_182),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_229),
        .Q(zonePlateVAddr_loc_0_fu_308[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_2298_p2[0]),
        .Q(zonePlateVAddr[0]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_254));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[10] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[10]),
        .Q(zonePlateVAddr[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[11] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[11]),
        .Q(zonePlateVAddr[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[12] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[12]),
        .Q(zonePlateVAddr[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[13] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[13]),
        .Q(zonePlateVAddr[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[14] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[14]),
        .Q(zonePlateVAddr[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[15] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[15]),
        .Q(zonePlateVAddr[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[1] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_2298_p2[1]),
        .Q(zonePlateVAddr[1]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_254));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[2] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_2298_p2[2]),
        .Q(zonePlateVAddr[2]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_254));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[3] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_2298_p2[3]),
        .Q(zonePlateVAddr[3]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_254));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[4] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_2298_p2[4]),
        .Q(zonePlateVAddr[4]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_254));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[5] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_2298_p2[5]),
        .Q(zonePlateVAddr[5]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_254));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[6] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_2298_p2[6]),
        .Q(zonePlateVAddr[6]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_254));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[7] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_2298_p2[7]),
        .Q(zonePlateVAddr[7]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_254));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[8] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[8]),
        .Q(zonePlateVAddr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[9] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[9]),
        .Q(zonePlateVAddr[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2
   (ap_enable_reg_pp0_iter21_reg_0,
    CO,
    \icmp_ln1027_reg_4973_reg[0]_0 ,
    \x_fu_498_reg[4]_0 ,
    \cmp2_i321_read_reg_4880_reg[0]_0 ,
    trunc_ln520_reg_4950_pp0_iter18_reg,
    B,
    cmp141_i_read_reg_4868,
    Q,
    tpgCheckerBoardArray_q0,
    \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_0 ,
    tpgSinTableArray_9bit_0_ce1,
    tpgSinTableArray_9bit_0_ce0,
    \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_0 ,
    P,
    p_reg_tmp_reg,
    p_reg_tmp_reg_0,
    ap_done_cache,
    ap_loop_init_int,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out,
    icmp_ln1050_reg_5022,
    icmp_ln1027_1_reg_5063,
    and_ln1292_reg_5018,
    icmp_ln1285_reg_5014,
    icmp_ln1336_reg_5010,
    and_ln1341_reg_5055,
    icmp_ln1027_5_reg_5059,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out,
    icmp_ln1518_reg_4992,
    and_ln1523_reg_5030,
    icmp_ln1027_6_reg_5034,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out,
    icmp_ln1701_reg_4983,
    and_ln1706_reg_5026,
    \icmp_ln1428_reg_5006_reg[0]_0 ,
    ap_phi_reg_pp0_iter2_hHatch_reg_1446,
    \and_ln1404_reg_5002_reg[0]_0 ,
    vHatch,
    \q0_reg[1] ,
    \and_ln1756_reg_5289_reg[0]_0 ,
    or_ln1449_reg_5067,
    \q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    ap_loop_exit_ready_pp0_iter20_reg,
    ap_enable_reg_pp0_iter21_reg_1,
    \sub40_i_reg_1372_reg[16] ,
    \bckgndId_load_read_reg_4897_reg[1]_0 ,
    \yCount_V_1_reg[5]_0 ,
    \y_3_reg_1418_reg[8] ,
    \bckgndId_load_read_reg_4897_reg[1]_1 ,
    \bckgndId_load_read_reg_4897_reg[1]_2 ,
    \sub_i_i_i_read_reg_4833_reg[9]_0 ,
    \bckgndId_load_read_reg_4897_reg[1]_3 ,
    tpgBarSelYuv_v_ce0,
    \bckgndId_load_read_reg_4897_reg[1]_4 ,
    \yCount_V_reg[9]_0 ,
    \bckgndId_load_read_reg_4897_reg[2]_0 ,
    ap_enable_reg_pp0_iter21_reg_2,
    full_n_reg,
    ap_enable_reg_pp0_iter21_reg_3,
    ap_condition_1899,
    E,
    \bckgndId_load_read_reg_4897_reg[0]_0 ,
    \add_ln1314_reg_5450_reg[1]_0 ,
    \bckgndId_load_read_reg_4897_reg[0]_1 ,
    \bckgndId_load_read_reg_4897_reg[0]_2 ,
    ap_enable_reg_pp0_iter20_reg_0,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o,
    ap_enable_reg_pp0_iter2_reg_0,
    \bckgndId_load_read_reg_4897_reg[1]_5 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg,
    \xBar_V_reg[10]_0 ,
    \hBarSel_4_loc_0_fu_312_reg[0] ,
    \hBarSel_4_loc_0_fu_312_reg[1] ,
    \q0_reg[1]_2 ,
    \hBarSel_4_loc_0_fu_312_reg[2] ,
    \bckgndId_load_read_reg_4897_reg[0]_3 ,
    D,
    ap_enable_reg_pp0_iter20_reg_1,
    \bckgndId_load_read_reg_4897_reg[1]_6 ,
    \rampVal_2_loc_0_fu_276_reg[7] ,
    \barWidthMinSamples_read_reg_4824_reg[9]_0 ,
    \zonePlateVDelta_reg[7]_0 ,
    \rampStart_load_reg_1397_reg[6] ,
    \add_ln1488_reg_1441_reg[6] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr,
    \rampStart_load_reg_1397_reg[7] ,
    \xCount_V_reg[8]_0 ,
    full_n_reg_0,
    \ap_CS_fsm_reg[2] ,
    full_n_reg_1,
    \ap_CS_fsm_reg[2]_0 ,
    p_0_0_0_0_0554_lcssa561_fu_2520,
    \ap_CS_fsm_reg[2]_1 ,
    p_0_2_0_0_0558_lcssa567_fu_2600,
    \icmp_ln1285_reg_5014_pp0_iter4_reg_reg[0]_0 ,
    zonePlateVAddr0,
    grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg,
    \ap_CS_fsm_reg[2]_2 ,
    full_n_reg_2,
    \ap_CS_fsm_reg[2]_3 ,
    \ap_CS_fsm_reg[2]_4 ,
    push,
    \rampVal_1_reg[7] ,
    \rampVal_2_reg[7] ,
    \rampVal_reg[7] ,
    \hdata_reg[7] ,
    \zonePlateVAddr_reg[15] ,
    \vBarSel_3_loc_0_fu_272_reg[0] ,
    \hBarSel_3_reg[0] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0,
    \rampVal_2_flag_1_fu_502_reg[0]_0 ,
    \hdata_flag_1_fu_506_reg[0]_0 ,
    \rampVal_3_flag_1_fu_510_reg[0]_0 ,
    \not_cmp2_i321_reg_1316_reg[0] ,
    \not_cmp2_i321_reg_1316_reg[0]_0 ,
    \not_cmp2_i321_reg_1316_reg[0]_1 ,
    \hBarSel_4_loc_0_fu_312_reg[0]_0 ,
    \s_reg[1] ,
    \hBarSel_2_reg[2] ,
    \hBarSel_2_reg[0] ,
    \hBarSel_2_reg[1] ,
    \hBarSel_2_reg[2]_0 ,
    \icmp_ln1285_reg_5014_pp0_iter3_reg_reg[0]__0_0 ,
    \vBarSel_loc_0_fu_304_reg[0] ,
    \vBarSel_loc_0_fu_304_reg[0]_0 ,
    \vBarSel_loc_0_fu_304_reg[1] ,
    \vBarSel_reg[0] ,
    \vBarSel_reg[1] ,
    \vBarSel_reg[2] ,
    \hBarSel_loc_0_fu_300_reg[0] ,
    \hBarSel_loc_0_fu_300_reg[0]_0 ,
    \hBarSel_loc_0_fu_300_reg[1] ,
    \hBarSel_reg[0] ,
    \hBarSel_reg[1] ,
    \hBarSel_reg[2] ,
    \vBarSel_2_loc_0_fu_288_reg[0] ,
    \vBarSel_2_reg[0] ,
    \hBarSel_3_loc_0_fu_284_reg[0] ,
    \ap_CS_fsm_reg[2]_5 ,
    \hBarSel_5_loc_0_fu_268_reg[0] ,
    \hBarSel_5_loc_0_fu_268_reg[0]_0 ,
    \hBarSel_5_loc_0_fu_268_reg[0]_1 ,
    \hBarSel_1_reg[2] ,
    \hBarSel_1_reg[0] ,
    \hBarSel_1_reg[1] ,
    \not_cmp2_i321_reg_1316_reg[0]_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[2] ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[3] ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[6] ,
    \conv2_i_i_i351_reg_1336_reg[7] ,
    ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501,
    ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490,
    ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479,
    ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468,
    SS,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    conv2_i_i_i351_reg_1336,
    \cmp126_i_read_reg_4786_reg[0]_0 ,
    \cmp59_i_read_reg_4790_reg[0]_0 ,
    pix_val_V_5_reg_1346,
    \pix_val_V_read_reg_4919_reg[7]_0 ,
    p_reg_reg,
    \q0_reg[4] ,
    cmp141_i_reg_1392,
    not_cmp2_i321_reg_1316,
    icmp_reg_1356,
    \q0_reg[7] ,
    \q0_reg[6] ,
    \q0_reg[6]_0 ,
    \q0_reg[7]_0 ,
    \barWidth_cast_cast_reg_4935_reg[10]_0 ,
    \q0_reg[3] ,
    \q0_reg[3]_0 ,
    \q0_reg[2] ,
    \q0_reg[3]_1 ,
    \q0_reg[5] ,
    \q0_reg[1]_3 ,
    \q0_reg[6]_1 ,
    \q0_reg[7]_1 ,
    ap_done_cache_reg,
    \rampVal_3_flag_1_fu_510_reg[0]_1 ,
    \icmp_ln1050_reg_5022_reg[0]_0 ,
    \icmp_ln1027_1_reg_5063_reg[0]_0 ,
    \and_ln1292_reg_5018_reg[0]_0 ,
    \icmp_ln1285_reg_5014_reg[0]_0 ,
    \icmp_ln1336_reg_5010_reg[0]_0 ,
    \and_ln1341_reg_5055_reg[0]_0 ,
    \icmp_ln1027_5_reg_5059_reg[0]_0 ,
    \hdata_flag_1_fu_506_reg[0]_1 ,
    \icmp_ln1518_reg_4992_reg[0]_0 ,
    \and_ln1523_reg_5030_reg[0]_0 ,
    \icmp_ln1027_6_reg_5034_reg[0]_0 ,
    \rampVal_2_flag_1_fu_502_reg[0]_1 ,
    \icmp_ln1701_reg_4983_reg[0]_0 ,
    \and_ln1706_reg_5026_reg[0]_0 ,
    \icmp_ln1428_reg_5006_reg[0]_1 ,
    \and_ln1404_reg_5002_reg[0]_1 ,
    \q0_reg[1]_4 ,
    \and_ln1756_reg_5289_reg[0]_1 ,
    \or_ln1449_reg_5067_reg[0]_0 ,
    \q0_reg[1]_5 ,
    \q0_reg[1]_6 ,
    \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_1 ,
    \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_1 ,
    \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_1 ,
    \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_1 ,
    \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_1 ,
    hBarSel_3_loc_0_fu_284,
    tpgCheckerBoardArray_address0,
    hBarSel_5_loc_0_fu_268,
    ap_rst_n,
    p_reg_reg_0,
    \q0_reg[2]_0 ,
    \xCount_V_2_reg[0]_0 ,
    \yCount_V_1_reg[5]_1 ,
    \yCount_V_2_reg[0]_0 ,
    \yCount_V_2_reg[0]_1 ,
    icmp_ln1404_1_reg_1436,
    \yCount_V_2_reg[0]_2 ,
    ap_condition_4634,
    \icmp_ln1584_reg_4987_reg[0]_0 ,
    \bckgndId_load_read_reg_4897_reg[7]_0 ,
    \xCount_V_3_reg[0]_0 ,
    \xCount_V_reg[0]_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[7] ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[0] ,
    rampStart_load_reg_1397,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[4] ,
    \rampVal_loc_0_fu_316_reg[7] ,
    \rampVal_3_loc_0_fu_320_reg[7] ,
    \icmp_ln520_reg_4969_reg[0]_0 ,
    \xCount_V_2_reg[9]_i_6 ,
    hBarSel_4_loc_0_fu_312,
    \hBarSel_2_reg[0]_0 ,
    S,
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7 ,
    \hdata_new_0_fu_296_reg[7] ,
    \hdata_loc_0_fu_292_reg[7] ,
    \rampVal_2_loc_0_fu_276_reg[7]_0 ,
    in,
    or_ln1592_1_reg_1451,
    or_ln1592_2_reg_1456,
    or_ln1592_reg_1446,
    \rampVal_loc_0_fu_316_reg[3] ,
    \rampVal_reg[4] ,
    \rampVal_reg[5] ,
    \rampVal_reg[6] ,
    hBarSel_loc_0_fu_300,
    tpgTartanBarArray_address0,
    p_reg_reg_1,
    \yCount_V[9]_i_9_0 ,
    \icmp_ln520_reg_4969_reg[0]_1 ,
    ap_NS_fsm19_out,
    \rampVal_2_flag_0_reg_430_reg[0] ,
    grp_v_tpgHlsDataFlow_fu_313_ap_start_reg,
    start_for_tpgForeground_U0_full_n,
    \zonePlateVAddr_loc_0_fu_308_reg[15] ,
    sel,
    \rampVal_3_loc_0_fu_320_reg[7]_0 ,
    \rampVal_2_loc_0_fu_276_reg[7]_1 ,
    vBarSel_1,
    DPtpgBarArray_address0,
    \rampVal_loc_0_fu_316_reg[7]_0 ,
    \hdata_loc_0_fu_292_reg[7]_0 ,
    zonePlateVAddr,
    hBarSel_3,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1,
    \rampVal_2_flag_0_reg_430_reg[0]_0 ,
    \hdata_flag_0_reg_418_reg[0] ,
    \rampVal_3_flag_0_reg_406_reg[0] ,
    hBarSel_2,
    vBarSel,
    hBarSel,
    vBarSel_2,
    hBarSel_1,
    DOADO,
    \trunc_ln1236_1_reg_5151_reg[8]_0 ,
    \trunc_ln1236_1_reg_5151_reg[7]_0 ,
    \trunc_ln1236_1_reg_5151_reg[8]_1 ,
    \trunc_ln1236_1_reg_5151_reg[7]_1 ,
    DOBDO,
    \trunc_ln1240_1_reg_5161_reg[8]_0 ,
    \trunc_ln1240_1_reg_5161_reg[7]_0 ,
    \trunc_ln1240_1_reg_5161_reg[8]_1 ,
    \trunc_ln1240_1_reg_5161_reg[7]_1 ,
    \trunc_ln1244_1_reg_5207_reg[7]_0 ,
    \trunc_ln1244_1_reg_5207_reg[8]_0 ,
    \trunc_ln1244_1_reg_5207_reg[7]_1 ,
    \trunc_ln1244_1_reg_5207_reg[8]_1 ,
    \trunc_ln1244_1_reg_5207_reg[7]_2 ,
    SR,
    \Zplate_Ver_Control_Delta_read_reg_4840_reg[15]_0 ,
    \sub_i_i_i_read_reg_4833_reg[10]_0 ,
    \d_read_reg_22_reg[9] ,
    \colorFormatLocal_read_reg_4876_reg[7]_0 ,
    \Zplate_Hor_Control_Start_read_reg_4901_reg[15]_0 ,
    \q0_reg[7]_2 ,
    \q0_reg[5]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[6]_2 ,
    \add_ln1240_reg_4996_reg[10]_0 ,
    \zonePlateVDelta_reg[15]_0 );
  output ap_enable_reg_pp0_iter21_reg_0;
  output [0:0]CO;
  output \icmp_ln1027_reg_4973_reg[0]_0 ;
  output \x_fu_498_reg[4]_0 ;
  output \cmp2_i321_read_reg_4880_reg[0]_0 ;
  output trunc_ln520_reg_4950_pp0_iter18_reg;
  output [2:0]B;
  output cmp141_i_read_reg_4868;
  output [2:0]Q;
  output [0:0]tpgCheckerBoardArray_q0;
  output \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_0 ;
  output tpgSinTableArray_9bit_0_ce1;
  output tpgSinTableArray_9bit_0_ce0;
  output \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_0 ;
  output \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_0 ;
  output \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_0 ;
  output \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_0 ;
  output [8:0]P;
  output [8:0]p_reg_tmp_reg;
  output [8:0]p_reg_tmp_reg_0;
  output ap_done_cache;
  output ap_loop_init_int;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out;
  output icmp_ln1050_reg_5022;
  output icmp_ln1027_1_reg_5063;
  output and_ln1292_reg_5018;
  output icmp_ln1285_reg_5014;
  output icmp_ln1336_reg_5010;
  output and_ln1341_reg_5055;
  output icmp_ln1027_5_reg_5059;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out;
  output icmp_ln1518_reg_4992;
  output and_ln1523_reg_5030;
  output icmp_ln1027_6_reg_5034;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out;
  output icmp_ln1701_reg_4983;
  output and_ln1706_reg_5026;
  output \icmp_ln1428_reg_5006_reg[0]_0 ;
  output ap_phi_reg_pp0_iter2_hHatch_reg_1446;
  output \and_ln1404_reg_5002_reg[0]_0 ;
  output vHatch;
  output \q0_reg[1] ;
  output \and_ln1756_reg_5289_reg[0]_0 ;
  output or_ln1449_reg_5067;
  output \q0_reg[1]_0 ;
  output \q0_reg[1]_1 ;
  output ap_loop_exit_ready_pp0_iter20_reg;
  output ap_enable_reg_pp0_iter21_reg_1;
  output [0:0]\sub40_i_reg_1372_reg[16] ;
  output \bckgndId_load_read_reg_4897_reg[1]_0 ;
  output \yCount_V_1_reg[5]_0 ;
  output \y_3_reg_1418_reg[8] ;
  output \bckgndId_load_read_reg_4897_reg[1]_1 ;
  output \bckgndId_load_read_reg_4897_reg[1]_2 ;
  output [0:0]\sub_i_i_i_read_reg_4833_reg[9]_0 ;
  output [1:0]\bckgndId_load_read_reg_4897_reg[1]_3 ;
  output tpgBarSelYuv_v_ce0;
  output \bckgndId_load_read_reg_4897_reg[1]_4 ;
  output [0:0]\yCount_V_reg[9]_0 ;
  output \bckgndId_load_read_reg_4897_reg[2]_0 ;
  output ap_enable_reg_pp0_iter21_reg_2;
  output full_n_reg;
  output ap_enable_reg_pp0_iter21_reg_3;
  output ap_condition_1899;
  output [0:0]E;
  output \bckgndId_load_read_reg_4897_reg[0]_0 ;
  output \add_ln1314_reg_5450_reg[1]_0 ;
  output \bckgndId_load_read_reg_4897_reg[0]_1 ;
  output \bckgndId_load_read_reg_4897_reg[0]_2 ;
  output ap_enable_reg_pp0_iter20_reg_0;
  output [3:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o;
  output ap_enable_reg_pp0_iter2_reg_0;
  output \bckgndId_load_read_reg_4897_reg[1]_5 ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg;
  output [0:0]\xBar_V_reg[10]_0 ;
  output \hBarSel_4_loc_0_fu_312_reg[0] ;
  output \hBarSel_4_loc_0_fu_312_reg[1] ;
  output [0:0]\q0_reg[1]_2 ;
  output \hBarSel_4_loc_0_fu_312_reg[2] ;
  output \bckgndId_load_read_reg_4897_reg[0]_3 ;
  output [7:0]D;
  output ap_enable_reg_pp0_iter20_reg_1;
  output \bckgndId_load_read_reg_4897_reg[1]_6 ;
  output [7:0]\rampVal_2_loc_0_fu_276_reg[7] ;
  output [0:0]\barWidthMinSamples_read_reg_4824_reg[9]_0 ;
  output [7:0]\zonePlateVDelta_reg[7]_0 ;
  output [7:0]\rampStart_load_reg_1397_reg[6] ;
  output [7:0]\add_ln1488_reg_1441_reg[6] ;
  output [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr;
  output [7:0]\rampStart_load_reg_1397_reg[7] ;
  output [0:0]\xCount_V_reg[8]_0 ;
  output [0:0]full_n_reg_0;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output [0:0]full_n_reg_1;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output p_0_0_0_0_0554_lcssa561_fu_2520;
  output [0:0]\ap_CS_fsm_reg[2]_1 ;
  output p_0_2_0_0_0558_lcssa567_fu_2600;
  output [0:0]\icmp_ln1285_reg_5014_pp0_iter4_reg_reg[0]_0 ;
  output zonePlateVAddr0;
  output [0:0]grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg;
  output [0:0]\ap_CS_fsm_reg[2]_2 ;
  output [0:0]full_n_reg_2;
  output [0:0]\ap_CS_fsm_reg[2]_3 ;
  output [1:0]\ap_CS_fsm_reg[2]_4 ;
  output push;
  output [7:0]\rampVal_1_reg[7] ;
  output [7:0]\rampVal_2_reg[7] ;
  output [7:0]\rampVal_reg[7] ;
  output [7:0]\hdata_reg[7] ;
  output [15:0]\zonePlateVAddr_reg[15] ;
  output \vBarSel_3_loc_0_fu_272_reg[0] ;
  output \hBarSel_3_reg[0] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0;
  output \rampVal_2_flag_1_fu_502_reg[0]_0 ;
  output \hdata_flag_1_fu_506_reg[0]_0 ;
  output \rampVal_3_flag_1_fu_510_reg[0]_0 ;
  output \not_cmp2_i321_reg_1316_reg[0] ;
  output \not_cmp2_i321_reg_1316_reg[0]_0 ;
  output \not_cmp2_i321_reg_1316_reg[0]_1 ;
  output \hBarSel_4_loc_0_fu_312_reg[0]_0 ;
  output \s_reg[1] ;
  output \hBarSel_2_reg[2] ;
  output \hBarSel_2_reg[0] ;
  output \hBarSel_2_reg[1] ;
  output \hBarSel_2_reg[2]_0 ;
  output \icmp_ln1285_reg_5014_pp0_iter3_reg_reg[0]__0_0 ;
  output \vBarSel_loc_0_fu_304_reg[0] ;
  output \vBarSel_loc_0_fu_304_reg[0]_0 ;
  output \vBarSel_loc_0_fu_304_reg[1] ;
  output \vBarSel_reg[0] ;
  output \vBarSel_reg[1] ;
  output \vBarSel_reg[2] ;
  output \hBarSel_loc_0_fu_300_reg[0] ;
  output \hBarSel_loc_0_fu_300_reg[0]_0 ;
  output \hBarSel_loc_0_fu_300_reg[1] ;
  output \hBarSel_reg[0] ;
  output \hBarSel_reg[1] ;
  output \hBarSel_reg[2] ;
  output \vBarSel_2_loc_0_fu_288_reg[0] ;
  output \vBarSel_2_reg[0] ;
  output \hBarSel_3_loc_0_fu_284_reg[0] ;
  output \ap_CS_fsm_reg[2]_5 ;
  output \hBarSel_5_loc_0_fu_268_reg[0] ;
  output \hBarSel_5_loc_0_fu_268_reg[0]_0 ;
  output \hBarSel_5_loc_0_fu_268_reg[0]_1 ;
  output \hBarSel_1_reg[2] ;
  output \hBarSel_1_reg[0] ;
  output \hBarSel_1_reg[1] ;
  output \not_cmp2_i321_reg_1316_reg[0]_2 ;
  output \p_0_0_0_0_0554_lcssa561_fu_252_reg[2] ;
  output \p_0_0_0_0_0554_lcssa561_fu_252_reg[3] ;
  output \p_0_0_0_0_0554_lcssa561_fu_252_reg[6] ;
  output \conv2_i_i_i351_reg_1336_reg[7] ;
  output [1:0]ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501;
  output [1:0]ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490;
  output [1:0]ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479;
  output [1:0]ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468;
  input [0:0]SS;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]conv2_i_i_i351_reg_1336;
  input \cmp126_i_read_reg_4786_reg[0]_0 ;
  input \cmp59_i_read_reg_4790_reg[0]_0 ;
  input [0:0]pix_val_V_5_reg_1346;
  input \pix_val_V_read_reg_4919_reg[7]_0 ;
  input [15:0]p_reg_reg;
  input \q0_reg[4] ;
  input cmp141_i_reg_1392;
  input not_cmp2_i321_reg_1316;
  input icmp_reg_1356;
  input \q0_reg[7] ;
  input \q0_reg[6] ;
  input \q0_reg[6]_0 ;
  input \q0_reg[7]_0 ;
  input [10:0]\barWidth_cast_cast_reg_4935_reg[10]_0 ;
  input \q0_reg[3] ;
  input \q0_reg[3]_0 ;
  input \q0_reg[2] ;
  input \q0_reg[3]_1 ;
  input \q0_reg[5] ;
  input \q0_reg[1]_3 ;
  input \q0_reg[6]_1 ;
  input \q0_reg[7]_1 ;
  input ap_done_cache_reg;
  input \rampVal_3_flag_1_fu_510_reg[0]_1 ;
  input \icmp_ln1050_reg_5022_reg[0]_0 ;
  input \icmp_ln1027_1_reg_5063_reg[0]_0 ;
  input \and_ln1292_reg_5018_reg[0]_0 ;
  input \icmp_ln1285_reg_5014_reg[0]_0 ;
  input \icmp_ln1336_reg_5010_reg[0]_0 ;
  input \and_ln1341_reg_5055_reg[0]_0 ;
  input \icmp_ln1027_5_reg_5059_reg[0]_0 ;
  input \hdata_flag_1_fu_506_reg[0]_1 ;
  input \icmp_ln1518_reg_4992_reg[0]_0 ;
  input \and_ln1523_reg_5030_reg[0]_0 ;
  input \icmp_ln1027_6_reg_5034_reg[0]_0 ;
  input \rampVal_2_flag_1_fu_502_reg[0]_1 ;
  input \icmp_ln1701_reg_4983_reg[0]_0 ;
  input \and_ln1706_reg_5026_reg[0]_0 ;
  input \icmp_ln1428_reg_5006_reg[0]_1 ;
  input \and_ln1404_reg_5002_reg[0]_1 ;
  input \q0_reg[1]_4 ;
  input \and_ln1756_reg_5289_reg[0]_1 ;
  input \or_ln1449_reg_5067_reg[0]_0 ;
  input \q0_reg[1]_5 ;
  input \q0_reg[1]_6 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_1 ;
  input [0:0]hBarSel_3_loc_0_fu_284;
  input [0:0]tpgCheckerBoardArray_address0;
  input [2:0]hBarSel_5_loc_0_fu_268;
  input ap_rst_n;
  input p_reg_reg_0;
  input \q0_reg[2]_0 ;
  input \xCount_V_2_reg[0]_0 ;
  input \yCount_V_1_reg[5]_1 ;
  input \yCount_V_2_reg[0]_0 ;
  input \yCount_V_2_reg[0]_1 ;
  input icmp_ln1404_1_reg_1436;
  input \yCount_V_2_reg[0]_2 ;
  input ap_condition_4634;
  input \icmp_ln1584_reg_4987_reg[0]_0 ;
  input [7:0]\bckgndId_load_read_reg_4897_reg[7]_0 ;
  input \xCount_V_3_reg[0]_0 ;
  input \xCount_V_reg[0]_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[7] ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[0] ;
  input [7:0]rampStart_load_reg_1397;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[4] ;
  input [7:0]\rampVal_loc_0_fu_316_reg[7] ;
  input [7:0]\rampVal_3_loc_0_fu_320_reg[7] ;
  input [12:0]\icmp_ln520_reg_4969_reg[0]_0 ;
  input [16:0]\xCount_V_2_reg[9]_i_6 ;
  input [2:0]hBarSel_4_loc_0_fu_312;
  input \hBarSel_2_reg[0]_0 ;
  input [1:0]S;
  input [7:0]\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7 ;
  input [7:0]\hdata_new_0_fu_296_reg[7] ;
  input [7:0]\hdata_loc_0_fu_292_reg[7] ;
  input [7:0]\rampVal_2_loc_0_fu_276_reg[7]_0 ;
  input [23:0]in;
  input or_ln1592_1_reg_1451;
  input or_ln1592_2_reg_1456;
  input or_ln1592_reg_1446;
  input \rampVal_loc_0_fu_316_reg[3] ;
  input \rampVal_reg[4] ;
  input \rampVal_reg[5] ;
  input \rampVal_reg[6] ;
  input [2:0]hBarSel_loc_0_fu_300;
  input [2:0]tpgTartanBarArray_address0;
  input [15:0]p_reg_reg_1;
  input [15:0]\yCount_V[9]_i_9_0 ;
  input [0:0]\icmp_ln520_reg_4969_reg[0]_1 ;
  input ap_NS_fsm19_out;
  input [3:0]\rampVal_2_flag_0_reg_430_reg[0] ;
  input grp_v_tpgHlsDataFlow_fu_313_ap_start_reg;
  input start_for_tpgForeground_U0_full_n;
  input \zonePlateVAddr_loc_0_fu_308_reg[15] ;
  input sel;
  input [7:0]\rampVal_3_loc_0_fu_320_reg[7]_0 ;
  input [7:0]\rampVal_2_loc_0_fu_276_reg[7]_1 ;
  input vBarSel_1;
  input [0:0]DPtpgBarArray_address0;
  input [7:0]\rampVal_loc_0_fu_316_reg[7]_0 ;
  input [7:0]\hdata_loc_0_fu_292_reg[7]_0 ;
  input [15:0]zonePlateVAddr;
  input [0:0]hBarSel_3;
  input [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1;
  input \rampVal_2_flag_0_reg_430_reg[0]_0 ;
  input \hdata_flag_0_reg_418_reg[0] ;
  input \rampVal_3_flag_0_reg_406_reg[0] ;
  input [2:0]hBarSel_2;
  input [2:0]vBarSel;
  input [2:0]hBarSel;
  input [0:0]vBarSel_2;
  input [2:0]hBarSel_1;
  input [7:0]DOADO;
  input [7:0]\trunc_ln1236_1_reg_5151_reg[8]_0 ;
  input [7:0]\trunc_ln1236_1_reg_5151_reg[7]_0 ;
  input [8:0]\trunc_ln1236_1_reg_5151_reg[8]_1 ;
  input [7:0]\trunc_ln1236_1_reg_5151_reg[7]_1 ;
  input [7:0]DOBDO;
  input [7:0]\trunc_ln1240_1_reg_5161_reg[8]_0 ;
  input [7:0]\trunc_ln1240_1_reg_5161_reg[7]_0 ;
  input [8:0]\trunc_ln1240_1_reg_5161_reg[8]_1 ;
  input [7:0]\trunc_ln1240_1_reg_5161_reg[7]_1 ;
  input [7:0]\trunc_ln1244_1_reg_5207_reg[7]_0 ;
  input [7:0]\trunc_ln1244_1_reg_5207_reg[8]_0 ;
  input [7:0]\trunc_ln1244_1_reg_5207_reg[7]_1 ;
  input [8:0]\trunc_ln1244_1_reg_5207_reg[8]_1 ;
  input [7:0]\trunc_ln1244_1_reg_5207_reg[7]_2 ;
  input [0:0]SR;
  input [15:0]\Zplate_Ver_Control_Delta_read_reg_4840_reg[15]_0 ;
  input [10:0]\sub_i_i_i_read_reg_4833_reg[10]_0 ;
  input [9:0]\d_read_reg_22_reg[9] ;
  input [7:0]\colorFormatLocal_read_reg_4876_reg[7]_0 ;
  input [15:0]\Zplate_Hor_Control_Start_read_reg_4901_reg[15]_0 ;
  input [3:0]\q0_reg[7]_2 ;
  input [0:0]\q0_reg[5]_0 ;
  input [0:0]\q0_reg[4]_0 ;
  input [0:0]\q0_reg[6]_2 ;
  input [0:0]\add_ln1240_reg_4996_reg[10]_0 ;
  input [15:0]\zonePlateVDelta_reg[15]_0 ;

  wire [2:0]B;
  wire [0:0]CO;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire DPtpgBarArray_U_n_10;
  wire DPtpgBarArray_U_n_11;
  wire DPtpgBarArray_U_n_12;
  wire DPtpgBarArray_U_n_13;
  wire DPtpgBarArray_U_n_14;
  wire DPtpgBarArray_U_n_15;
  wire DPtpgBarArray_U_n_16;
  wire DPtpgBarArray_U_n_17;
  wire DPtpgBarArray_U_n_3;
  wire DPtpgBarArray_U_n_4;
  wire DPtpgBarArray_U_n_8;
  wire DPtpgBarArray_U_n_9;
  wire [0:0]DPtpgBarArray_address0;
  wire DPtpgBarArray_ce0;
  wire DPtpgBarSelRgb_CEA_b_U_n_3;
  wire DPtpgBarSelRgb_CEA_b_ce0;
  wire DPtpgBarSelRgb_CEA_g_U_n_3;
  wire DPtpgBarSelRgb_CEA_r_U_n_3;
  wire DPtpgBarSelRgb_VESA_b_U_n_3;
  wire DPtpgBarSelRgb_VESA_b_U_n_5;
  wire DPtpgBarSelRgb_VESA_b_U_n_6;
  wire DPtpgBarSelRgb_VESA_b_U_n_7;
  wire DPtpgBarSelRgb_VESA_b_U_n_8;
  wire DPtpgBarSelRgb_VESA_r_U_n_10;
  wire DPtpgBarSelRgb_VESA_r_U_n_3;
  wire DPtpgBarSelRgb_VESA_r_U_n_5;
  wire DPtpgBarSelRgb_VESA_r_U_n_6;
  wire DPtpgBarSelRgb_VESA_r_U_n_7;
  wire DPtpgBarSelRgb_VESA_r_U_n_8;
  wire DPtpgBarSelRgb_VESA_r_U_n_9;
  wire DPtpgBarSelYuv_601_u_U_n_3;
  wire DPtpgBarSelYuv_601_u_U_n_4;
  wire DPtpgBarSelYuv_601_u_U_n_5;
  wire DPtpgBarSelYuv_601_u_U_n_6;
  wire DPtpgBarSelYuv_601_v_U_n_3;
  wire DPtpgBarSelYuv_601_v_U_n_4;
  wire DPtpgBarSelYuv_601_v_U_n_6;
  wire DPtpgBarSelYuv_601_v_U_n_7;
  wire DPtpgBarSelYuv_601_v_U_n_8;
  wire DPtpgBarSelYuv_601_y_U_n_10;
  wire DPtpgBarSelYuv_601_y_U_n_11;
  wire DPtpgBarSelYuv_601_y_U_n_12;
  wire DPtpgBarSelYuv_601_y_U_n_13;
  wire DPtpgBarSelYuv_601_y_U_n_5;
  wire DPtpgBarSelYuv_601_y_U_n_6;
  wire DPtpgBarSelYuv_601_y_U_n_7;
  wire DPtpgBarSelYuv_601_y_U_n_8;
  wire DPtpgBarSelYuv_601_y_U_n_9;
  wire DPtpgBarSelYuv_709_u_U_n_3;
  wire DPtpgBarSelYuv_709_u_U_n_4;
  wire DPtpgBarSelYuv_709_u_U_n_5;
  wire DPtpgBarSelYuv_709_u_U_n_6;
  wire DPtpgBarSelYuv_709_v_U_n_10;
  wire DPtpgBarSelYuv_709_v_U_n_11;
  wire DPtpgBarSelYuv_709_v_U_n_12;
  wire DPtpgBarSelYuv_709_v_U_n_13;
  wire DPtpgBarSelYuv_709_v_U_n_14;
  wire DPtpgBarSelYuv_709_v_U_n_15;
  wire DPtpgBarSelYuv_709_v_U_n_3;
  wire DPtpgBarSelYuv_709_v_U_n_4;
  wire DPtpgBarSelYuv_709_v_U_n_6;
  wire DPtpgBarSelYuv_709_v_U_n_7;
  wire DPtpgBarSelYuv_709_v_U_n_8;
  wire DPtpgBarSelYuv_709_v_U_n_9;
  wire DPtpgBarSelYuv_709_y_U_n_10;
  wire DPtpgBarSelYuv_709_y_U_n_3;
  wire DPtpgBarSelYuv_709_y_U_n_5;
  wire DPtpgBarSelYuv_709_y_U_n_6;
  wire DPtpgBarSelYuv_709_y_U_n_7;
  wire DPtpgBarSelYuv_709_y_U_n_8;
  wire DPtpgBarSelYuv_709_y_U_n_9;
  wire [0:0]E;
  wire [8:0]P;
  wire [2:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [15:0]Zplate_Hor_Control_Start_read_reg_4901;
  wire [15:0]\Zplate_Hor_Control_Start_read_reg_4901_reg[15]_0 ;
  wire [15:0]Zplate_Ver_Control_Delta_read_reg_4840;
  wire [15:0]\Zplate_Ver_Control_Delta_read_reg_4840_reg[15]_0 ;
  wire [15:6]add_ln1236_1_fu_2555_p2;
  wire [31:8]add_ln1240_1_fu_2516_p2;
  wire [7:6]add_ln1240_2_fu_2573_p2;
  wire [10:1]add_ln1240_fu_1707_p2;
  wire [10:0]add_ln1240_reg_4996;
  wire \add_ln1240_reg_4996_pp0_iter7_reg_reg[0]_srl7_n_3 ;
  wire \add_ln1240_reg_4996_pp0_iter7_reg_reg[10]_srl7_n_3 ;
  wire \add_ln1240_reg_4996_pp0_iter7_reg_reg[1]_srl7_n_3 ;
  wire \add_ln1240_reg_4996_pp0_iter7_reg_reg[2]_srl7_n_3 ;
  wire \add_ln1240_reg_4996_pp0_iter7_reg_reg[3]_srl7_n_3 ;
  wire \add_ln1240_reg_4996_pp0_iter7_reg_reg[4]_srl7_n_3 ;
  wire \add_ln1240_reg_4996_pp0_iter7_reg_reg[5]_srl7_n_3 ;
  wire \add_ln1240_reg_4996_pp0_iter7_reg_reg[6]_srl7_n_3 ;
  wire \add_ln1240_reg_4996_pp0_iter7_reg_reg[7]_srl7_n_3 ;
  wire \add_ln1240_reg_4996_pp0_iter7_reg_reg[8]_srl7_n_3 ;
  wire \add_ln1240_reg_4996_pp0_iter7_reg_reg[9]_srl7_n_3 ;
  wire [10:0]add_ln1240_reg_4996_pp0_iter8_reg;
  wire [0:0]\add_ln1240_reg_4996_reg[10]_0 ;
  wire [31:8]add_ln1244_1_fu_2630_p2;
  wire [15:6]add_ln1244_2_fu_2693_p2;
  wire [9:2]add_ln1244_fu_1999_p2;
  wire [10:0]add_ln1244_reg_5038;
  wire \add_ln1244_reg_5038[10]_i_2_n_3 ;
  wire \add_ln1244_reg_5038_pp0_iter8_reg_reg[0]_srl7_n_3 ;
  wire \add_ln1244_reg_5038_pp0_iter8_reg_reg[10]_srl7_n_3 ;
  wire \add_ln1244_reg_5038_pp0_iter8_reg_reg[1]_srl7_n_3 ;
  wire \add_ln1244_reg_5038_pp0_iter8_reg_reg[2]_srl7_n_3 ;
  wire \add_ln1244_reg_5038_pp0_iter8_reg_reg[3]_srl7_n_3 ;
  wire \add_ln1244_reg_5038_pp0_iter8_reg_reg[4]_srl7_n_3 ;
  wire \add_ln1244_reg_5038_pp0_iter8_reg_reg[5]_srl7_n_3 ;
  wire \add_ln1244_reg_5038_pp0_iter8_reg_reg[6]_srl7_n_3 ;
  wire \add_ln1244_reg_5038_pp0_iter8_reg_reg[7]_srl7_n_3 ;
  wire \add_ln1244_reg_5038_pp0_iter8_reg_reg[8]_srl7_n_3 ;
  wire \add_ln1244_reg_5038_pp0_iter8_reg_reg[9]_srl7_n_3 ;
  wire [10:0]add_ln1244_reg_5038_pp0_iter9_reg;
  wire [24:16]add_ln1257_2_fu_3190_p2;
  wire [15:8]add_ln1296_fu_2298_p2;
  wire [7:0]add_ln1314_fu_3414_p2;
  wire [7:0]add_ln1314_reg_5450;
  wire \add_ln1314_reg_5450[4]_i_3_n_3 ;
  wire \add_ln1314_reg_5450[5]_i_2_n_3 ;
  wire \add_ln1314_reg_5450[7]_i_3_n_3 ;
  wire \add_ln1314_reg_5450_reg[1]_0 ;
  wire [7:0]\add_ln1488_reg_1441_reg[6] ;
  wire [15:0]add_ln520_fu_1647_p2;
  wire [9:1]add_ln840_1_fu_1955_p2;
  wire [5:0]add_ln840_2_fu_1919_p2;
  wire [9:1]add_ln840_3_fu_2028_p2;
  wire [9:1]add_ln840_fu_2134_p2;
  wire and_ln1292_reg_5018;
  wire \and_ln1292_reg_5018_pp0_iter3_reg_reg[0]_srl3_n_3 ;
  wire and_ln1292_reg_5018_pp0_iter4_reg;
  wire \and_ln1292_reg_5018_reg[0]_0 ;
  wire and_ln1341_reg_5055;
  wire and_ln1341_reg_50550;
  wire \and_ln1341_reg_5055_pp0_iter15_reg_reg[0]_srl14_n_3 ;
  wire \and_ln1341_reg_5055_pp0_iter16_reg_reg[0]__0_n_3 ;
  wire \and_ln1341_reg_5055_reg[0]_0 ;
  wire \and_ln1404_reg_5002_reg[0]_0 ;
  wire \and_ln1404_reg_5002_reg[0]_1 ;
  wire and_ln1523_reg_5030;
  wire and_ln1523_reg_50300;
  wire \and_ln1523_reg_5030_pp0_iter15_reg_reg[0]_srl14_n_3 ;
  wire \and_ln1523_reg_5030_pp0_iter16_reg_reg[0]__0_n_3 ;
  wire \and_ln1523_reg_5030_reg[0]_0 ;
  wire and_ln1706_reg_5026;
  wire \and_ln1706_reg_5026_pp0_iter15_reg_reg[0]_srl14_n_3 ;
  wire \and_ln1706_reg_5026_pp0_iter16_reg_reg[0]__0_n_3 ;
  wire \and_ln1706_reg_5026_reg[0]_0 ;
  wire \and_ln1756_reg_5289_reg[0]_0 ;
  wire \and_ln1756_reg_5289_reg[0]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2]_2 ;
  wire [0:0]\ap_CS_fsm_reg[2]_3 ;
  wire [1:0]\ap_CS_fsm_reg[2]_4 ;
  wire \ap_CS_fsm_reg[2]_5 ;
  wire ap_NS_fsm19_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_condition_1899;
  wire ap_condition_4634;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter18;
  wire ap_enable_reg_pp0_iter19;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter20_reg_0;
  wire ap_enable_reg_pp0_iter20_reg_1;
  wire ap_enable_reg_pp0_iter21_reg_0;
  wire ap_enable_reg_pp0_iter21_reg_1;
  wire ap_enable_reg_pp0_iter21_reg_2;
  wire ap_enable_reg_pp0_iter21_reg_3;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_i_1_n_3;
  wire ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_n_3;
  wire ap_loop_exit_ready_pp0_iter20_reg;
  wire ap_loop_init_int;
  wire [0:0]ap_phi_reg_pp0_iter10_phi_ln1099_reg_1534;
  wire ap_phi_reg_pp0_iter10_phi_ln1099_reg_15340;
  wire [0:0]ap_phi_reg_pp0_iter10_phi_ln1120_reg_1523;
  wire [0:0]ap_phi_reg_pp0_iter10_phi_ln1141_reg_1512;
  wire [0:0]ap_phi_reg_pp0_iter10_phi_ln1162_reg_1501;
  wire [0:0]ap_phi_reg_pp0_iter10_phi_ln1183_reg_1490;
  wire [0:0]ap_phi_reg_pp0_iter10_phi_ln1459_reg_1479;
  wire [0:0]ap_phi_reg_pp0_iter10_phi_ln1474_reg_1468;
  wire [0:0]ap_phi_reg_pp0_iter11_phi_ln1099_reg_1534;
  wire ap_phi_reg_pp0_iter11_phi_ln1099_reg_15340;
  wire [0:0]ap_phi_reg_pp0_iter11_phi_ln1120_reg_1523;
  wire [0:0]ap_phi_reg_pp0_iter11_phi_ln1141_reg_1512;
  wire [0:0]ap_phi_reg_pp0_iter11_phi_ln1162_reg_1501;
  wire [0:0]ap_phi_reg_pp0_iter11_phi_ln1183_reg_1490;
  wire [0:0]ap_phi_reg_pp0_iter11_phi_ln1459_reg_1479;
  wire [0:0]ap_phi_reg_pp0_iter11_phi_ln1474_reg_1468;
  wire [0:0]ap_phi_reg_pp0_iter12_phi_ln1099_reg_1534;
  wire ap_phi_reg_pp0_iter12_phi_ln1099_reg_15340;
  wire [0:0]ap_phi_reg_pp0_iter12_phi_ln1120_reg_1523;
  wire [0:0]ap_phi_reg_pp0_iter12_phi_ln1141_reg_1512;
  wire [0:0]ap_phi_reg_pp0_iter12_phi_ln1162_reg_1501;
  wire [0:0]ap_phi_reg_pp0_iter12_phi_ln1183_reg_1490;
  wire [0:0]ap_phi_reg_pp0_iter12_phi_ln1459_reg_1479;
  wire [0:0]ap_phi_reg_pp0_iter12_phi_ln1474_reg_1468;
  wire [0:0]ap_phi_reg_pp0_iter13_phi_ln1099_reg_1534;
  wire ap_phi_reg_pp0_iter13_phi_ln1099_reg_15340;
  wire [0:0]ap_phi_reg_pp0_iter13_phi_ln1120_reg_1523;
  wire [0:0]ap_phi_reg_pp0_iter13_phi_ln1141_reg_1512;
  wire [0:0]ap_phi_reg_pp0_iter13_phi_ln1162_reg_1501;
  wire [0:0]ap_phi_reg_pp0_iter13_phi_ln1183_reg_1490;
  wire [0:0]ap_phi_reg_pp0_iter13_phi_ln1459_reg_1479;
  wire [0:0]ap_phi_reg_pp0_iter13_phi_ln1474_reg_1468;
  wire [0:0]ap_phi_reg_pp0_iter14_phi_ln1099_reg_1534;
  wire [0:0]ap_phi_reg_pp0_iter14_phi_ln1120_reg_1523;
  wire [0:0]ap_phi_reg_pp0_iter14_phi_ln1141_reg_1512;
  wire [0:0]ap_phi_reg_pp0_iter14_phi_ln1162_reg_1501;
  wire [0:0]ap_phi_reg_pp0_iter14_phi_ln1183_reg_1490;
  wire [0:0]ap_phi_reg_pp0_iter14_phi_ln1459_reg_1479;
  wire [0:0]ap_phi_reg_pp0_iter14_phi_ln1474_reg_1468;
  wire [0:0]ap_phi_reg_pp0_iter15_phi_ln1099_reg_1534;
  wire [0:0]ap_phi_reg_pp0_iter15_phi_ln1120_reg_1523;
  wire [0:0]ap_phi_reg_pp0_iter15_phi_ln1141_reg_1512;
  wire [0:0]ap_phi_reg_pp0_iter15_phi_ln1162_reg_1501;
  wire [0:0]ap_phi_reg_pp0_iter15_phi_ln1183_reg_1490;
  wire [0:0]ap_phi_reg_pp0_iter15_phi_ln1459_reg_1479;
  wire [0:0]ap_phi_reg_pp0_iter15_phi_ln1474_reg_1468;
  wire [0:0]ap_phi_reg_pp0_iter16_phi_ln1099_reg_1534;
  wire [0:0]ap_phi_reg_pp0_iter16_phi_ln1120_reg_1523;
  wire [0:0]ap_phi_reg_pp0_iter16_phi_ln1141_reg_1512;
  wire [0:0]ap_phi_reg_pp0_iter16_phi_ln1162_reg_1501;
  wire [0:0]ap_phi_reg_pp0_iter16_phi_ln1183_reg_1490;
  wire [0:0]ap_phi_reg_pp0_iter16_phi_ln1459_reg_1479;
  wire [0:0]ap_phi_reg_pp0_iter16_phi_ln1474_reg_1468;
  wire [0:0]ap_phi_reg_pp0_iter17_phi_ln1099_reg_1534;
  wire ap_phi_reg_pp0_iter17_phi_ln1099_reg_15340;
  wire [0:0]ap_phi_reg_pp0_iter17_phi_ln1120_reg_1523;
  wire [0:0]ap_phi_reg_pp0_iter17_phi_ln1141_reg_1512;
  wire [0:0]ap_phi_reg_pp0_iter17_phi_ln1162_reg_1501;
  wire [0:0]ap_phi_reg_pp0_iter17_phi_ln1183_reg_1490;
  wire [0:0]ap_phi_reg_pp0_iter17_phi_ln1459_reg_1479;
  wire [0:0]ap_phi_reg_pp0_iter17_phi_ln1474_reg_1468;
  wire [0:0]ap_phi_reg_pp0_iter18_phi_ln1099_reg_1534;
  wire ap_phi_reg_pp0_iter18_phi_ln1099_reg_15340;
  wire [0:0]ap_phi_reg_pp0_iter18_phi_ln1120_reg_1523;
  wire [0:0]ap_phi_reg_pp0_iter18_phi_ln1141_reg_1512;
  wire [0:0]ap_phi_reg_pp0_iter18_phi_ln1162_reg_1501;
  wire [0:0]ap_phi_reg_pp0_iter18_phi_ln1183_reg_1490;
  wire [0:0]ap_phi_reg_pp0_iter18_phi_ln1459_reg_1479;
  wire [0:0]ap_phi_reg_pp0_iter18_phi_ln1474_reg_1468;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534;
  wire \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_4_n_3 ;
  wire \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[1]_i_2_n_3 ;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523;
  wire \ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523[1]_i_1_n_3 ;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512;
  wire \ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512[1]_i_1_n_3 ;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501;
  wire \ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501[1]_i_1_n_3 ;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490;
  wire \ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490[1]_i_1_n_3 ;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479;
  wire \ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479[1]_i_1_n_3 ;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468;
  wire \ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_1 ;
  wire ap_phi_reg_pp0_iter2_hHatch_reg_1446;
  wire ap_phi_reg_pp0_iter2_hHatch_reg_1446094_out;
  wire [0:0]ap_phi_reg_pp0_iter2_phi_ln1099_reg_1534;
  wire [0:0]ap_phi_reg_pp0_iter2_phi_ln1120_reg_1523;
  wire [0:0]ap_phi_reg_pp0_iter2_phi_ln1141_reg_1512;
  wire [0:0]ap_phi_reg_pp0_iter2_phi_ln1162_reg_1501;
  wire [0:0]ap_phi_reg_pp0_iter2_phi_ln1183_reg_1490;
  wire [0:0]ap_phi_reg_pp0_iter3_phi_ln1099_reg_1534;
  wire [0:0]ap_phi_reg_pp0_iter3_phi_ln1120_reg_1523;
  wire [0:0]ap_phi_reg_pp0_iter3_phi_ln1141_reg_1512;
  wire [0:0]ap_phi_reg_pp0_iter3_phi_ln1162_reg_1501;
  wire [0:0]ap_phi_reg_pp0_iter3_phi_ln1183_reg_1490;
  wire ap_phi_reg_pp0_iter3_phi_ln1459_reg_14790;
  wire \ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479[0]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479_reg_n_3_[0] ;
  wire \ap_phi_reg_pp0_iter3_phi_ln1474_reg_1468[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_phi_ln1474_reg_1468_reg_n_3_[0] ;
  wire [0:0]ap_phi_reg_pp0_iter4_phi_ln1099_reg_1534;
  wire ap_phi_reg_pp0_iter4_phi_ln1099_reg_15340;
  wire [0:0]ap_phi_reg_pp0_iter4_phi_ln1120_reg_1523;
  wire [0:0]ap_phi_reg_pp0_iter4_phi_ln1141_reg_1512;
  wire [0:0]ap_phi_reg_pp0_iter4_phi_ln1162_reg_1501;
  wire [0:0]ap_phi_reg_pp0_iter4_phi_ln1183_reg_1490;
  wire [0:0]ap_phi_reg_pp0_iter4_phi_ln1459_reg_1479;
  wire [0:0]ap_phi_reg_pp0_iter4_phi_ln1474_reg_1468;
  wire [0:0]ap_phi_reg_pp0_iter5_phi_ln1099_reg_1534;
  wire ap_phi_reg_pp0_iter5_phi_ln1099_reg_15340;
  wire [0:0]ap_phi_reg_pp0_iter5_phi_ln1120_reg_1523;
  wire [0:0]ap_phi_reg_pp0_iter5_phi_ln1141_reg_1512;
  wire [0:0]ap_phi_reg_pp0_iter5_phi_ln1162_reg_1501;
  wire [0:0]ap_phi_reg_pp0_iter5_phi_ln1183_reg_1490;
  wire [0:0]ap_phi_reg_pp0_iter5_phi_ln1459_reg_1479;
  wire [0:0]ap_phi_reg_pp0_iter5_phi_ln1474_reg_1468;
  wire [0:0]ap_phi_reg_pp0_iter6_phi_ln1099_reg_1534;
  wire ap_phi_reg_pp0_iter6_phi_ln1099_reg_15340;
  wire [0:0]ap_phi_reg_pp0_iter6_phi_ln1120_reg_1523;
  wire [0:0]ap_phi_reg_pp0_iter6_phi_ln1141_reg_1512;
  wire [0:0]ap_phi_reg_pp0_iter6_phi_ln1162_reg_1501;
  wire [0:0]ap_phi_reg_pp0_iter6_phi_ln1183_reg_1490;
  wire [0:0]ap_phi_reg_pp0_iter6_phi_ln1459_reg_1479;
  wire [0:0]ap_phi_reg_pp0_iter6_phi_ln1474_reg_1468;
  wire [0:0]ap_phi_reg_pp0_iter7_phi_ln1099_reg_1534;
  wire ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340;
  wire [0:0]ap_phi_reg_pp0_iter7_phi_ln1120_reg_1523;
  wire [0:0]ap_phi_reg_pp0_iter7_phi_ln1141_reg_1512;
  wire [0:0]ap_phi_reg_pp0_iter7_phi_ln1162_reg_1501;
  wire [0:0]ap_phi_reg_pp0_iter7_phi_ln1183_reg_1490;
  wire [0:0]ap_phi_reg_pp0_iter7_phi_ln1459_reg_1479;
  wire [0:0]ap_phi_reg_pp0_iter7_phi_ln1474_reg_1468;
  wire [0:0]ap_phi_reg_pp0_iter8_phi_ln1099_reg_1534;
  wire ap_phi_reg_pp0_iter8_phi_ln1099_reg_15340;
  wire [0:0]ap_phi_reg_pp0_iter8_phi_ln1120_reg_1523;
  wire [0:0]ap_phi_reg_pp0_iter8_phi_ln1141_reg_1512;
  wire [0:0]ap_phi_reg_pp0_iter8_phi_ln1162_reg_1501;
  wire [0:0]ap_phi_reg_pp0_iter8_phi_ln1183_reg_1490;
  wire [0:0]ap_phi_reg_pp0_iter8_phi_ln1459_reg_1479;
  wire [0:0]ap_phi_reg_pp0_iter8_phi_ln1474_reg_1468;
  wire [0:0]ap_phi_reg_pp0_iter9_phi_ln1099_reg_1534;
  wire ap_phi_reg_pp0_iter9_phi_ln1099_reg_15340;
  wire [0:0]ap_phi_reg_pp0_iter9_phi_ln1120_reg_1523;
  wire [0:0]ap_phi_reg_pp0_iter9_phi_ln1141_reg_1512;
  wire [0:0]ap_phi_reg_pp0_iter9_phi_ln1162_reg_1501;
  wire [0:0]ap_phi_reg_pp0_iter9_phi_ln1183_reg_1490;
  wire [0:0]ap_phi_reg_pp0_iter9_phi_ln1459_reg_1479;
  wire [0:0]ap_phi_reg_pp0_iter9_phi_ln1474_reg_1468;
  wire [15:0]ap_return;
  wire ap_rst_n;
  wire [15:0]ap_sig_allocacmp_x_4;
  wire \bSerie_V[27]_i_1_n_3 ;
  wire \bSerie_V[27]_i_3_n_3 ;
  wire \bSerie_V_reg[0]__0_n_3 ;
  wire \bSerie_V_reg[1]_srl2_n_3 ;
  wire \bSerie_V_reg[3]__0_n_3 ;
  wire \bSerie_V_reg[4]_srl17_n_3 ;
  wire [15:0]b_reg_5235;
  wire b_reg_52350;
  wire \b_reg_5235[15]_i_1_n_3 ;
  wire [15:0]b_reg_5235_pp0_iter17_reg;
  wire \b_reg_5235_pp0_iter18_reg_reg_n_3_[0] ;
  wire \b_reg_5235_pp0_iter18_reg_reg_n_3_[10] ;
  wire \b_reg_5235_pp0_iter18_reg_reg_n_3_[11] ;
  wire \b_reg_5235_pp0_iter18_reg_reg_n_3_[12] ;
  wire \b_reg_5235_pp0_iter18_reg_reg_n_3_[13] ;
  wire \b_reg_5235_pp0_iter18_reg_reg_n_3_[14] ;
  wire \b_reg_5235_pp0_iter18_reg_reg_n_3_[15] ;
  wire \b_reg_5235_pp0_iter18_reg_reg_n_3_[1] ;
  wire \b_reg_5235_pp0_iter18_reg_reg_n_3_[2] ;
  wire \b_reg_5235_pp0_iter18_reg_reg_n_3_[3] ;
  wire \b_reg_5235_pp0_iter18_reg_reg_n_3_[4] ;
  wire \b_reg_5235_pp0_iter18_reg_reg_n_3_[5] ;
  wire \b_reg_5235_pp0_iter18_reg_reg_n_3_[6] ;
  wire \b_reg_5235_pp0_iter18_reg_reg_n_3_[7] ;
  wire \b_reg_5235_pp0_iter18_reg_reg_n_3_[8] ;
  wire \b_reg_5235_pp0_iter18_reg_reg_n_3_[9] ;
  wire [7:0]b_reg_5235_pp0_iter19_reg;
  wire [9:0]barWidthMinSamples_read_reg_4824;
  wire [0:0]\barWidthMinSamples_read_reg_4824_reg[9]_0 ;
  wire [10:0]barWidth_cast_cast_reg_4935_reg;
  wire [10:0]\barWidth_cast_cast_reg_4935_reg[10]_0 ;
  wire [7:2]bckgndId_load_read_reg_4897;
  wire \bckgndId_load_read_reg_4897_reg[0]_0 ;
  wire \bckgndId_load_read_reg_4897_reg[0]_1 ;
  wire \bckgndId_load_read_reg_4897_reg[0]_2 ;
  wire \bckgndId_load_read_reg_4897_reg[0]_3 ;
  wire \bckgndId_load_read_reg_4897_reg[1]_0 ;
  wire \bckgndId_load_read_reg_4897_reg[1]_1 ;
  wire \bckgndId_load_read_reg_4897_reg[1]_2 ;
  wire [1:0]\bckgndId_load_read_reg_4897_reg[1]_3 ;
  wire \bckgndId_load_read_reg_4897_reg[1]_4 ;
  wire \bckgndId_load_read_reg_4897_reg[1]_5 ;
  wire \bckgndId_load_read_reg_4897_reg[1]_6 ;
  wire \bckgndId_load_read_reg_4897_reg[2]_0 ;
  wire [7:0]\bckgndId_load_read_reg_4897_reg[7]_0 ;
  wire blkYuv_1_U_n_3;
  wire bluYuv_U_n_3;
  wire bluYuv_U_n_4;
  wire bluYuv_U_n_5;
  wire \cmp126_i_read_reg_4786_reg[0]_0 ;
  wire \cmp126_i_read_reg_4786_reg_n_3_[0] ;
  wire cmp141_i_read_reg_4868;
  wire cmp141_i_reg_1392;
  wire \cmp2_i321_read_reg_4880_reg[0]_0 ;
  wire cmp35_i526_read_reg_4809;
  wire \cmp59_i_read_reg_4790_reg[0]_0 ;
  wire \cmp59_i_read_reg_4790_reg_n_3_[0] ;
  wire [7:0]colorFormatLocal_read_reg_4876;
  wire [7:0]\colorFormatLocal_read_reg_4876_reg[7]_0 ;
  wire [0:0]conv2_i_i_i351_reg_1336;
  wire \conv2_i_i_i351_reg_1336_reg[7] ;
  wire [15:0]d;
  wire [9:0]\d_read_reg_22_reg[9] ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire full_n_reg;
  wire [0:0]full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire [0:0]full_n_reg_2;
  wire [27:0]gSerie_V;
  wire \gSerie_V_reg[1]_srl2_n_3 ;
  wire \gSerie_V_reg[4]_srl17_n_3 ;
  wire \g_reg_5202[7]_i_1_n_3 ;
  wire \g_reg_5202_pp0_iter18_reg_reg[0]_srl3_n_3 ;
  wire \g_reg_5202_pp0_iter18_reg_reg[1]_srl3_n_3 ;
  wire \g_reg_5202_pp0_iter18_reg_reg[2]_srl3_n_3 ;
  wire \g_reg_5202_pp0_iter18_reg_reg[3]_srl3_n_3 ;
  wire \g_reg_5202_pp0_iter18_reg_reg[4]_srl3_n_3 ;
  wire \g_reg_5202_pp0_iter18_reg_reg[5]_srl3_n_3 ;
  wire \g_reg_5202_pp0_iter18_reg_reg[6]_srl3_n_3 ;
  wire \g_reg_5202_pp0_iter18_reg_reg[7]_srl3_n_3 ;
  wire [7:0]g_reg_5202_pp0_iter19_reg;
  wire \g_reg_5202_reg_n_3_[0] ;
  wire \g_reg_5202_reg_n_3_[1] ;
  wire \g_reg_5202_reg_n_3_[2] ;
  wire \g_reg_5202_reg_n_3_[3] ;
  wire \g_reg_5202_reg_n_3_[4] ;
  wire \g_reg_5202_reg_n_3_[5] ;
  wire \g_reg_5202_reg_n_3_[6] ;
  wire \g_reg_5202_reg_n_3_[7] ;
  wire grnYuv_U_n_3;
  wire grnYuv_U_n_4;
  wire grnYuv_U_n_5;
  wire grnYuv_U_n_6;
  wire grnYuv_U_n_7;
  wire [2:0]grp_fu_1701_p2;
  wire [2:0]grp_fu_1713_p2;
  wire [2:0]grp_fu_2004_p2;
  wire [15:0]grp_fu_4683_p0;
  wire [15:0]grp_fu_4701_p0;
  wire [15:0]grp_fu_4716_p0;
  wire grp_reg_ap_uint_10_s_fu_1719_n_4;
  wire grp_reg_ap_uint_10_s_fu_1719_n_5;
  wire grp_reg_ap_uint_10_s_fu_1719_n_6;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1;
  wire [2:2]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_2;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_3_loc_1_out_o;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_3_loc_1_out_o_ap_vld;
  wire [1:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_4_loc_1_out_o;
  wire [2:1]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_5_loc_1_out_o;
  wire [2:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_loc_1_out_o;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out;
  wire [3:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out;
  wire [6:1]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_loc_1_out_o;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_vBarSel_2_loc_1_out_o;
  wire [2:1]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_vBarSel_loc_1_out_o;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr;
  wire [15:8]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr_loc_1_out_o;
  wire grp_v_tpgHlsDataFlow_fu_313_ap_start_reg;
  wire [0:0]grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg;
  wire [2:0]hBarSel;
  wire hBarSel0;
  wire \hBarSel[2]_i_2_n_3 ;
  wire \hBarSel[2]_i_4_n_3 ;
  wire [2:0]hBarSel_1;
  wire hBarSel_10;
  wire \hBarSel_1_reg[0] ;
  wire \hBarSel_1_reg[1] ;
  wire \hBarSel_1_reg[2] ;
  wire [2:0]hBarSel_2;
  wire hBarSel_20;
  wire \hBarSel_2_reg[0] ;
  wire \hBarSel_2_reg[0]_0 ;
  wire \hBarSel_2_reg[1] ;
  wire \hBarSel_2_reg[2] ;
  wire \hBarSel_2_reg[2]_0 ;
  wire [0:0]hBarSel_3;
  wire \hBarSel_3[0]_i_2_n_3 ;
  wire [0:0]hBarSel_3_loc_0_fu_284;
  wire \hBarSel_3_loc_0_fu_284_reg[0] ;
  wire \hBarSel_3_reg[0] ;
  wire [2:0]hBarSel_4_loc_0_fu_312;
  wire \hBarSel_4_loc_0_fu_312[1]_i_3_n_3 ;
  wire \hBarSel_4_loc_0_fu_312[2]_i_2_n_3 ;
  wire \hBarSel_4_loc_0_fu_312_reg[0] ;
  wire \hBarSel_4_loc_0_fu_312_reg[0]_0 ;
  wire \hBarSel_4_loc_0_fu_312_reg[1] ;
  wire \hBarSel_4_loc_0_fu_312_reg[2] ;
  wire [2:0]hBarSel_5_loc_0_fu_268;
  wire \hBarSel_5_loc_0_fu_268[0]_i_2_n_3 ;
  wire \hBarSel_5_loc_0_fu_268[0]_i_3_n_3 ;
  wire \hBarSel_5_loc_0_fu_268[2]_i_3_n_3 ;
  wire \hBarSel_5_loc_0_fu_268[2]_i_4_n_3 ;
  wire \hBarSel_5_loc_0_fu_268_reg[0] ;
  wire \hBarSel_5_loc_0_fu_268_reg[0]_0 ;
  wire \hBarSel_5_loc_0_fu_268_reg[0]_1 ;
  wire [2:0]hBarSel_loc_0_fu_300;
  wire \hBarSel_loc_0_fu_300[2]_i_3_n_3 ;
  wire \hBarSel_loc_0_fu_300_reg[0] ;
  wire \hBarSel_loc_0_fu_300_reg[0]_0 ;
  wire \hBarSel_loc_0_fu_300_reg[1] ;
  wire \hBarSel_reg[0] ;
  wire \hBarSel_reg[1] ;
  wire \hBarSel_reg[2] ;
  wire \hdata_flag_0_reg_418_reg[0] ;
  wire \hdata_flag_1_fu_506_reg[0]_0 ;
  wire \hdata_flag_1_fu_506_reg[0]_1 ;
  wire [7:0]\hdata_loc_0_fu_292_reg[7] ;
  wire [7:0]\hdata_loc_0_fu_292_reg[7]_0 ;
  wire \hdata_new_0_fu_296[2]_i_2_n_3 ;
  wire \hdata_new_0_fu_296[3]_i_2_n_3 ;
  wire \hdata_new_0_fu_296[4]_i_2_n_3 ;
  wire \hdata_new_0_fu_296[5]_i_2_n_3 ;
  wire \hdata_new_0_fu_296[6]_i_2_n_3 ;
  wire \hdata_new_0_fu_296[7]_i_3_n_3 ;
  wire [7:0]\hdata_new_0_fu_296_reg[7] ;
  wire [7:0]\hdata_reg[7] ;
  wire icmp_ln1019_fu_2018_p2;
  wire icmp_ln1027_1_reg_5063;
  wire \icmp_ln1027_1_reg_5063[0]_i_10_n_3 ;
  wire \icmp_ln1027_1_reg_5063[0]_i_11_n_3 ;
  wire \icmp_ln1027_1_reg_5063[0]_i_12_n_3 ;
  wire \icmp_ln1027_1_reg_5063[0]_i_14_n_3 ;
  wire \icmp_ln1027_1_reg_5063[0]_i_15_n_3 ;
  wire \icmp_ln1027_1_reg_5063[0]_i_16_n_3 ;
  wire \icmp_ln1027_1_reg_5063[0]_i_17_n_3 ;
  wire \icmp_ln1027_1_reg_5063[0]_i_18_n_3 ;
  wire \icmp_ln1027_1_reg_5063[0]_i_19_n_3 ;
  wire \icmp_ln1027_1_reg_5063[0]_i_20_n_3 ;
  wire \icmp_ln1027_1_reg_5063[0]_i_21_n_3 ;
  wire \icmp_ln1027_1_reg_5063[0]_i_22_n_3 ;
  wire \icmp_ln1027_1_reg_5063[0]_i_23_n_3 ;
  wire \icmp_ln1027_1_reg_5063[0]_i_24_n_3 ;
  wire \icmp_ln1027_1_reg_5063[0]_i_25_n_3 ;
  wire \icmp_ln1027_1_reg_5063[0]_i_26_n_3 ;
  wire \icmp_ln1027_1_reg_5063[0]_i_27_n_3 ;
  wire \icmp_ln1027_1_reg_5063[0]_i_5_n_3 ;
  wire \icmp_ln1027_1_reg_5063[0]_i_6_n_3 ;
  wire \icmp_ln1027_1_reg_5063[0]_i_7_n_3 ;
  wire \icmp_ln1027_1_reg_5063[0]_i_8_n_3 ;
  wire \icmp_ln1027_1_reg_5063[0]_i_9_n_3 ;
  wire \icmp_ln1027_1_reg_5063_pp0_iter16_reg_reg[0]_srl15_n_3 ;
  wire icmp_ln1027_1_reg_5063_pp0_iter17_reg;
  wire \icmp_ln1027_1_reg_5063_reg[0]_0 ;
  wire \icmp_ln1027_1_reg_5063_reg[0]_i_13_n_3 ;
  wire \icmp_ln1027_1_reg_5063_reg[0]_i_13_n_4 ;
  wire \icmp_ln1027_1_reg_5063_reg[0]_i_13_n_5 ;
  wire \icmp_ln1027_1_reg_5063_reg[0]_i_13_n_6 ;
  wire \icmp_ln1027_1_reg_5063_reg[0]_i_2_n_4 ;
  wire \icmp_ln1027_1_reg_5063_reg[0]_i_2_n_5 ;
  wire \icmp_ln1027_1_reg_5063_reg[0]_i_2_n_6 ;
  wire \icmp_ln1027_1_reg_5063_reg[0]_i_4_n_3 ;
  wire \icmp_ln1027_1_reg_5063_reg[0]_i_4_n_4 ;
  wire \icmp_ln1027_1_reg_5063_reg[0]_i_4_n_5 ;
  wire \icmp_ln1027_1_reg_5063_reg[0]_i_4_n_6 ;
  wire icmp_ln1027_5_reg_5059;
  wire \icmp_ln1027_5_reg_5059[0]_i_10_n_3 ;
  wire \icmp_ln1027_5_reg_5059[0]_i_11_n_3 ;
  wire \icmp_ln1027_5_reg_5059[0]_i_12_n_3 ;
  wire \icmp_ln1027_5_reg_5059[0]_i_13_n_3 ;
  wire \icmp_ln1027_5_reg_5059[0]_i_4_n_3 ;
  wire \icmp_ln1027_5_reg_5059[0]_i_5_n_3 ;
  wire \icmp_ln1027_5_reg_5059[0]_i_6_n_3 ;
  wire \icmp_ln1027_5_reg_5059[0]_i_7_n_3 ;
  wire \icmp_ln1027_5_reg_5059[0]_i_8_n_3 ;
  wire \icmp_ln1027_5_reg_5059[0]_i_9_n_3 ;
  wire \icmp_ln1027_5_reg_5059_pp0_iter15_reg_reg[0]_srl14_n_3 ;
  wire icmp_ln1027_5_reg_5059_pp0_iter16_reg;
  wire \icmp_ln1027_5_reg_5059_reg[0]_0 ;
  wire \icmp_ln1027_5_reg_5059_reg[0]_i_3_n_3 ;
  wire \icmp_ln1027_5_reg_5059_reg[0]_i_3_n_4 ;
  wire \icmp_ln1027_5_reg_5059_reg[0]_i_3_n_5 ;
  wire \icmp_ln1027_5_reg_5059_reg[0]_i_3_n_6 ;
  wire icmp_ln1027_6_reg_5034;
  wire \icmp_ln1027_6_reg_5034[0]_i_10_n_3 ;
  wire \icmp_ln1027_6_reg_5034[0]_i_11_n_3 ;
  wire \icmp_ln1027_6_reg_5034[0]_i_12_n_3 ;
  wire \icmp_ln1027_6_reg_5034[0]_i_13_n_3 ;
  wire \icmp_ln1027_6_reg_5034[0]_i_4_n_3 ;
  wire \icmp_ln1027_6_reg_5034[0]_i_5_n_3 ;
  wire \icmp_ln1027_6_reg_5034[0]_i_6_n_3 ;
  wire \icmp_ln1027_6_reg_5034[0]_i_7_n_3 ;
  wire \icmp_ln1027_6_reg_5034[0]_i_8_n_3 ;
  wire \icmp_ln1027_6_reg_5034[0]_i_9_n_3 ;
  wire \icmp_ln1027_6_reg_5034_pp0_iter15_reg_reg[0]_srl14_n_3 ;
  wire icmp_ln1027_6_reg_5034_pp0_iter16_reg;
  wire \icmp_ln1027_6_reg_5034_reg[0]_0 ;
  wire \icmp_ln1027_6_reg_5034_reg[0]_i_3_n_3 ;
  wire \icmp_ln1027_6_reg_5034_reg[0]_i_3_n_4 ;
  wire \icmp_ln1027_6_reg_5034_reg[0]_i_3_n_5 ;
  wire \icmp_ln1027_6_reg_5034_reg[0]_i_3_n_6 ;
  wire \icmp_ln1027_reg_4973_pp0_iter14_reg_reg[0]_srl14_n_3 ;
  wire icmp_ln1027_reg_4973_pp0_iter15_reg;
  wire \icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ;
  wire icmp_ln1027_reg_4973_pp0_iter17_reg;
  wire icmp_ln1027_reg_4973_pp0_iter18_reg;
  wire icmp_ln1027_reg_4973_pp0_iter19_reg;
  wire \icmp_ln1027_reg_4973_reg[0]_0 ;
  wire icmp_ln1050_reg_5022;
  wire \icmp_ln1050_reg_5022_pp0_iter17_reg_reg[0]_srl17_n_3 ;
  wire icmp_ln1050_reg_5022_pp0_iter18_reg;
  wire \icmp_ln1050_reg_5022_reg[0]_0 ;
  wire icmp_ln1217_read_reg_4861;
  wire icmp_ln1261_fu_3316_p2;
  wire icmp_ln1261_reg_5393;
  wire icmp_ln1261_reg_53930;
  wire icmp_ln1262_fu_3332_p2;
  wire icmp_ln1262_reg_5398;
  wire icmp_ln1285_reg_5014;
  wire \icmp_ln1285_reg_5014_pp0_iter2_reg_reg[0]_srl2_n_3 ;
  wire icmp_ln1285_reg_5014_pp0_iter3_reg;
  wire \icmp_ln1285_reg_5014_pp0_iter3_reg_reg[0]__0_0 ;
  wire [0:0]\icmp_ln1285_reg_5014_pp0_iter4_reg_reg[0]_0 ;
  wire \icmp_ln1285_reg_5014_pp0_iter4_reg_reg_n_3_[0] ;
  wire \icmp_ln1285_reg_5014_reg[0]_0 ;
  wire icmp_ln1336_reg_5010;
  wire \icmp_ln1336_reg_5010_pp0_iter14_reg_reg[0]_srl14_n_3 ;
  wire icmp_ln1336_reg_5010_pp0_iter15_reg;
  wire \icmp_ln1336_reg_5010_pp0_iter16_reg_reg_n_3_[0] ;
  wire \icmp_ln1336_reg_5010_reg[0]_0 ;
  wire icmp_ln1404_1_reg_1436;
  wire \icmp_ln1428_reg_5006_reg[0]_0 ;
  wire \icmp_ln1428_reg_5006_reg[0]_1 ;
  wire icmp_ln1518_reg_4992;
  wire \icmp_ln1518_reg_4992_pp0_iter14_reg_reg[0]_srl14_n_3 ;
  wire icmp_ln1518_reg_4992_pp0_iter15_reg;
  wire \icmp_ln1518_reg_4992_pp0_iter16_reg_reg_n_3_[0] ;
  wire \icmp_ln1518_reg_4992_reg[0]_0 ;
  wire \icmp_ln1584_reg_4987_pp0_iter18_reg_reg[0]_srl18_n_3 ;
  wire icmp_ln1584_reg_4987_pp0_iter19_reg;
  wire \icmp_ln1584_reg_4987_reg[0]_0 ;
  wire \icmp_ln1584_reg_4987_reg_n_3_[0] ;
  wire icmp_ln1701_reg_4983;
  wire \icmp_ln1701_reg_4983_pp0_iter14_reg_reg[0]_srl14_n_3 ;
  wire icmp_ln1701_reg_4983_pp0_iter15_reg;
  wire \icmp_ln1701_reg_4983_pp0_iter16_reg_reg_n_3_[0] ;
  wire \icmp_ln1701_reg_4983_reg[0]_0 ;
  wire \icmp_ln520_reg_4969_pp0_iter16_reg_reg[0]_srl15_n_3 ;
  wire \icmp_ln520_reg_4969_pp0_iter17_reg_reg[0]__0_n_3 ;
  wire icmp_ln520_reg_4969_pp0_iter1_reg;
  wire [12:0]\icmp_ln520_reg_4969_reg[0]_0 ;
  wire [0:0]\icmp_ln520_reg_4969_reg[0]_1 ;
  wire \icmp_ln520_reg_4969_reg_n_3_[0] ;
  wire icmp_reg_1356;
  wire [23:0]in;
  wire [10:0]lshr_ln1_reg_5081;
  wire \lshr_ln1_reg_5081[10]_i_1_n_3 ;
  wire \lshr_ln1_reg_5081_pp0_iter12_reg_reg[0]_srl5_n_3 ;
  wire \lshr_ln1_reg_5081_pp0_iter12_reg_reg[10]_srl5_n_3 ;
  wire \lshr_ln1_reg_5081_pp0_iter12_reg_reg[1]_srl5_n_3 ;
  wire \lshr_ln1_reg_5081_pp0_iter12_reg_reg[2]_srl5_n_3 ;
  wire \lshr_ln1_reg_5081_pp0_iter12_reg_reg[3]_srl5_n_3 ;
  wire \lshr_ln1_reg_5081_pp0_iter12_reg_reg[4]_srl5_n_3 ;
  wire \lshr_ln1_reg_5081_pp0_iter12_reg_reg[5]_srl5_n_3 ;
  wire \lshr_ln1_reg_5081_pp0_iter12_reg_reg[6]_srl5_n_3 ;
  wire \lshr_ln1_reg_5081_pp0_iter12_reg_reg[7]_srl5_n_3 ;
  wire \lshr_ln1_reg_5081_pp0_iter12_reg_reg[8]_srl5_n_3 ;
  wire \lshr_ln1_reg_5081_pp0_iter12_reg_reg[9]_srl5_n_3 ;
  wire [10:0]lshr_ln1_reg_5081_pp0_iter13_reg;
  wire lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_23;
  wire lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_24;
  wire lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_25;
  wire lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_26;
  wire lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_27;
  wire lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_28;
  wire lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_29;
  wire lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_30;
  wire lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_31;
  wire lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_32;
  wire lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_33;
  wire lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_34;
  wire lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_35;
  wire lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_36;
  wire lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_37;
  wire lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_38;
  wire lshr_ln1_reg_5081_pp0_iter14_reg_reg_1_n_15;
  wire lshr_ln1_reg_5081_pp0_iter14_reg_reg_1_n_16;
  wire lshr_ln1_reg_5081_pp0_iter14_reg_reg_1_n_17;
  wire lshr_ln1_reg_5081_pp0_iter14_reg_reg_1_n_18;
  wire mac_muladd_16ns_6s_24s_24_4_1_U22_n_13;
  wire mac_muladd_16ns_6s_24s_24_4_1_U22_n_14;
  wire mac_muladd_16ns_6s_24s_24_4_1_U22_n_15;
  wire mac_muladd_16ns_6s_24s_24_4_1_U22_n_16;
  wire mac_muladd_16ns_6s_24s_24_4_1_U22_n_17;
  wire mac_muladd_16ns_6s_24s_24_4_1_U22_n_18;
  wire mac_muladd_16ns_6s_24s_24_4_1_U22_n_19;
  wire mac_muladd_16ns_6s_24s_24_4_1_U22_n_20;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_10;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_11;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_12;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_13;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_14;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_15;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_16;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_17;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_18;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_19;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_20;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_21;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_22;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_23;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_24;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_25;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_3;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_4;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_42;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_5;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_6;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_7;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_8;
  wire mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_9;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_10;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_11;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_12;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_13;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_14;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_15;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_16;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_17;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_18;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_19;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_20;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_21;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_22;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_23;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_24;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_25;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_3;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_4;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_5;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_6;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_7;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_8;
  wire mac_muladd_16ns_7s_16ns_23_4_1_U17_n_9;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_20;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_38;
  wire mac_muladd_16ns_8s_23s_24_4_1_U21_n_12;
  wire mac_muladd_16ns_8s_23s_24_4_1_U21_n_13;
  wire mac_muladd_16ns_8s_23s_24_4_1_U21_n_14;
  wire mac_muladd_16ns_8s_23s_24_4_1_U21_n_15;
  wire mac_muladd_16ns_8s_23s_24_4_1_U21_n_16;
  wire mac_muladd_16ns_8s_23s_24_4_1_U21_n_17;
  wire mac_muladd_16ns_8s_23s_24_4_1_U21_n_18;
  wire mac_muladd_16ns_8s_23s_24_4_1_U21_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_3;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_9;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_10;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_11;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_12;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_13;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_14;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_15;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_16;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_17;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_18;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_19;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_20;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_21;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_22;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_23;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_3;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_4;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_40;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_5;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_6;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_7;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_8;
  wire mul_mul_16ns_5ns_21_4_1_U20_n_9;
  wire mux_53_32_1_1_U7_n_12;
  wire mux_53_32_1_1_U7_n_13;
  wire mux_53_32_1_1_U7_n_14;
  wire mux_53_32_1_1_U7_n_15;
  wire mux_53_32_1_1_U7_n_16;
  wire mux_53_32_1_1_U7_n_17;
  wire mux_53_32_1_1_U7_n_18;
  wire mux_53_32_1_1_U7_n_19;
  wire mux_53_32_1_1_U7_n_20;
  wire mux_53_32_1_1_U7_n_21;
  wire mux_53_32_1_1_U7_n_22;
  wire mux_53_32_1_1_U7_n_23;
  wire mux_53_32_1_1_U7_n_24;
  wire mux_53_32_1_1_U7_n_25;
  wire mux_53_32_1_1_U7_n_26;
  wire mux_53_32_1_1_U7_n_27;
  wire mux_53_32_1_1_U7_n_28;
  wire mux_53_32_1_1_U7_n_29;
  wire mux_53_32_1_1_U7_n_30;
  wire mux_53_32_1_1_U7_n_31;
  wire mux_53_32_1_1_U7_n_32;
  wire mux_53_32_1_1_U7_n_33;
  wire mux_53_32_1_1_U7_n_34;
  wire mux_53_32_1_1_U7_n_35;
  wire mux_53_32_1_1_U7_n_36;
  wire mux_53_32_1_1_U7_n_37;
  wire mux_53_32_1_1_U8_n_12;
  wire mux_53_32_1_1_U8_n_13;
  wire mux_53_32_1_1_U8_n_14;
  wire mux_53_32_1_1_U8_n_15;
  wire mux_53_32_1_1_U8_n_16;
  wire mux_53_32_1_1_U8_n_17;
  wire mux_53_32_1_1_U8_n_18;
  wire mux_53_32_1_1_U8_n_19;
  wire mux_53_32_1_1_U8_n_20;
  wire mux_53_32_1_1_U8_n_21;
  wire mux_53_32_1_1_U8_n_22;
  wire mux_53_32_1_1_U8_n_23;
  wire mux_53_32_1_1_U8_n_24;
  wire mux_53_32_1_1_U8_n_25;
  wire mux_53_32_1_1_U8_n_26;
  wire mux_53_32_1_1_U8_n_27;
  wire mux_53_32_1_1_U8_n_28;
  wire mux_53_32_1_1_U8_n_29;
  wire mux_53_32_1_1_U8_n_30;
  wire mux_53_32_1_1_U8_n_31;
  wire mux_53_32_1_1_U8_n_32;
  wire mux_53_32_1_1_U8_n_33;
  wire mux_53_32_1_1_U8_n_34;
  wire mux_53_32_1_1_U8_n_35;
  wire mux_53_32_1_1_U8_n_36;
  wire mux_53_32_1_1_U8_n_37;
  wire mux_53_32_1_1_U9_n_12;
  wire mux_53_32_1_1_U9_n_13;
  wire mux_53_32_1_1_U9_n_14;
  wire mux_53_32_1_1_U9_n_15;
  wire mux_53_32_1_1_U9_n_16;
  wire mux_53_32_1_1_U9_n_17;
  wire mux_53_32_1_1_U9_n_18;
  wire mux_53_32_1_1_U9_n_19;
  wire mux_53_32_1_1_U9_n_20;
  wire mux_53_32_1_1_U9_n_21;
  wire mux_53_32_1_1_U9_n_22;
  wire mux_53_32_1_1_U9_n_23;
  wire mux_53_32_1_1_U9_n_24;
  wire mux_53_32_1_1_U9_n_25;
  wire mux_53_32_1_1_U9_n_26;
  wire mux_53_32_1_1_U9_n_27;
  wire mux_53_32_1_1_U9_n_28;
  wire mux_53_32_1_1_U9_n_29;
  wire mux_53_32_1_1_U9_n_30;
  wire mux_53_32_1_1_U9_n_31;
  wire mux_53_32_1_1_U9_n_32;
  wire mux_53_32_1_1_U9_n_33;
  wire mux_53_32_1_1_U9_n_34;
  wire mux_53_32_1_1_U9_n_35;
  wire mux_53_32_1_1_U9_n_36;
  wire mux_53_32_1_1_U9_n_37;
  wire not_cmp2_i321_reg_1316;
  wire \not_cmp2_i321_reg_1316_reg[0] ;
  wire \not_cmp2_i321_reg_1316_reg[0]_0 ;
  wire \not_cmp2_i321_reg_1316_reg[0]_1 ;
  wire \not_cmp2_i321_reg_1316_reg[0]_2 ;
  wire or_ln1449_fu_2224_p2;
  wire or_ln1449_reg_5067;
  wire \or_ln1449_reg_5067_pp0_iter16_reg_reg[0]_srl14_n_3 ;
  wire or_ln1449_reg_5067_pp0_iter17_reg;
  wire or_ln1449_reg_5067_pp0_iter18_reg;
  wire \or_ln1449_reg_5067_pp0_iter19_reg_reg_n_3_[0] ;
  wire \or_ln1449_reg_5067_reg[0]_0 ;
  wire or_ln1592_1_reg_1451;
  wire or_ln1592_2_reg_1456;
  wire or_ln1592_reg_1446;
  wire p_0_0_0_0_0554_lcssa561_fu_2520;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[0]_i_10_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[0]_i_4_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[0]_i_5_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[0]_i_9_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_10_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_11_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_12_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_4_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_5_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_6_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_10_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_13_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_2_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_4_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_5_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_9_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_10_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_12_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_13_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_14_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_4_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_5_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_8_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_11_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_13_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_15_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_16_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_4_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_5_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_6_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_10_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_11_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_4_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_5_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_6_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_4_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_5_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_8_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_12_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_13_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_14_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_17_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_18_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_19_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_21_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_22_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_23_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_24_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_25_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[0] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[2] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_1 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[3] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[4] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[6] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_10_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_11_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_7_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_9_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_11_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_6_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_9_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_10_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_11_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_13_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_14_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_15_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_16_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_19_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_20_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_2_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_7_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_8_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_9_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_12_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_8_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_12_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_13_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_15_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_16_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_18_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_2_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_9_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_8_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_10_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_11_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_12_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_14_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_16_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_17_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_18_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_19_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_22_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_24_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_26_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_27_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_28_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_29_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_30_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_31_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_32_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_33_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_34_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_35_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_36_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_37_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_38_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_39_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_40_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_41_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_6_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_9_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_11_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_12_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_14_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_15_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_17_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_18_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_19_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_21_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_26_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_27_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_28_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_30_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_31_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_33_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_34_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_35_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_36_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_37_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_38_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_3_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_4_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_9_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_23_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_23_n_4 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_23_n_5 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_23_n_6 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_25_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_25_n_4 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_25_n_5 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_25_n_6 ;
  wire p_0_2_0_0_0558_lcssa567_fu_2600;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[0]_i_3_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[0]_i_5_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[0]_i_7_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[0]_i_8_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[0]_i_9_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[1]_i_4_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[1]_i_5_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[1]_i_6_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[1]_i_7_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[1]_i_8_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_10_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_11_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_3_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_6_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_7_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_8_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_9_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[3]_i_10_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[3]_i_5_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[3]_i_6_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[3]_i_7_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[3]_i_8_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[3]_i_9_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_10_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_11_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_12_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_13_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_15_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_16_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_17_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_21_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_23_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_24_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_25_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_26_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_27_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_28_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_29_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_30_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_31_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_32_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_33_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_34_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_35_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_36_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_37_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_38_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_5_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_7_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_9_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_10_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_5_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_6_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_7_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_8_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_10_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_11_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_13_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_2_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_3_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_6_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_7_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_8_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_9_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_10_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_12_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_13_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_14_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_15_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_16_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_19_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_20_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_21_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_23_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_24_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_26_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_27_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_28_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_29_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_3_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_4_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_5_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_6_n_3 ;
  wire [7:0]\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_8_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_18_n_6 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_20_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_20_n_4 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_20_n_5 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_20_n_6 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_22_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_22_n_4 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_22_n_5 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_22_n_6 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[7] ;
  wire [23:0]p_0_in;
  wire [10:0]p_1_in__0;
  wire p_4_in;
  wire [15:0]p_reg_reg;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [8:0]p_reg_tmp_reg;
  wire [8:0]p_reg_tmp_reg_0;
  wire \phi_mul_fu_494[0]_i_3_n_3 ;
  wire \phi_mul_fu_494[0]_i_4_n_3 ;
  wire \phi_mul_fu_494[0]_i_5_n_3 ;
  wire \phi_mul_fu_494[0]_i_6_n_3 ;
  wire \phi_mul_fu_494[12]_i_2_n_3 ;
  wire \phi_mul_fu_494[12]_i_3_n_3 ;
  wire \phi_mul_fu_494[12]_i_4_n_3 ;
  wire \phi_mul_fu_494[12]_i_5_n_3 ;
  wire \phi_mul_fu_494[4]_i_2_n_3 ;
  wire \phi_mul_fu_494[4]_i_3_n_3 ;
  wire \phi_mul_fu_494[4]_i_4_n_3 ;
  wire \phi_mul_fu_494[4]_i_5_n_3 ;
  wire \phi_mul_fu_494[8]_i_2_n_3 ;
  wire \phi_mul_fu_494[8]_i_3_n_3 ;
  wire \phi_mul_fu_494[8]_i_4_n_3 ;
  wire \phi_mul_fu_494[8]_i_5_n_3 ;
  wire [15:0]phi_mul_fu_494_reg;
  wire \phi_mul_fu_494_reg[0]_i_2_n_10 ;
  wire \phi_mul_fu_494_reg[0]_i_2_n_3 ;
  wire \phi_mul_fu_494_reg[0]_i_2_n_4 ;
  wire \phi_mul_fu_494_reg[0]_i_2_n_5 ;
  wire \phi_mul_fu_494_reg[0]_i_2_n_6 ;
  wire \phi_mul_fu_494_reg[0]_i_2_n_7 ;
  wire \phi_mul_fu_494_reg[0]_i_2_n_8 ;
  wire \phi_mul_fu_494_reg[0]_i_2_n_9 ;
  wire \phi_mul_fu_494_reg[12]_i_1_n_10 ;
  wire \phi_mul_fu_494_reg[12]_i_1_n_4 ;
  wire \phi_mul_fu_494_reg[12]_i_1_n_5 ;
  wire \phi_mul_fu_494_reg[12]_i_1_n_6 ;
  wire \phi_mul_fu_494_reg[12]_i_1_n_7 ;
  wire \phi_mul_fu_494_reg[12]_i_1_n_8 ;
  wire \phi_mul_fu_494_reg[12]_i_1_n_9 ;
  wire \phi_mul_fu_494_reg[4]_i_1_n_10 ;
  wire \phi_mul_fu_494_reg[4]_i_1_n_3 ;
  wire \phi_mul_fu_494_reg[4]_i_1_n_4 ;
  wire \phi_mul_fu_494_reg[4]_i_1_n_5 ;
  wire \phi_mul_fu_494_reg[4]_i_1_n_6 ;
  wire \phi_mul_fu_494_reg[4]_i_1_n_7 ;
  wire \phi_mul_fu_494_reg[4]_i_1_n_8 ;
  wire \phi_mul_fu_494_reg[4]_i_1_n_9 ;
  wire \phi_mul_fu_494_reg[8]_i_1_n_10 ;
  wire \phi_mul_fu_494_reg[8]_i_1_n_3 ;
  wire \phi_mul_fu_494_reg[8]_i_1_n_4 ;
  wire \phi_mul_fu_494_reg[8]_i_1_n_5 ;
  wire \phi_mul_fu_494_reg[8]_i_1_n_6 ;
  wire \phi_mul_fu_494_reg[8]_i_1_n_7 ;
  wire \phi_mul_fu_494_reg[8]_i_1_n_8 ;
  wire \phi_mul_fu_494_reg[8]_i_1_n_9 ;
  wire [6:6]pix_val_V_5_read_reg_4927;
  wire [0:0]pix_val_V_5_reg_1346;
  wire [7:7]pix_val_V_read_reg_4919;
  wire \pix_val_V_read_reg_4919_reg[7]_0 ;
  wire push;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire [0:0]\q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg[1]_5 ;
  wire \q0_reg[1]_6 ;
  wire \q0_reg[2] ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3] ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[4] ;
  wire [0:0]\q0_reg[4]_0 ;
  wire \q0_reg[5] ;
  wire [0:0]\q0_reg[5]_0 ;
  wire \q0_reg[6] ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire [0:0]\q0_reg[6]_2 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [3:0]\q0_reg[7]_2 ;
  wire [27:0]rSerie_V;
  wire \rSerie_V_reg[1]_srl2_n_3 ;
  wire \rSerie_V_reg[4]_srl17_n_3 ;
  wire [7:0]r_2_fu_3338_p3;
  wire r_2_reg_5403;
  wire \r_2_reg_5403[7]_i_3_n_3 ;
  wire \r_2_reg_5403_reg_n_3_[0] ;
  wire \r_2_reg_5403_reg_n_3_[1] ;
  wire \r_2_reg_5403_reg_n_3_[2] ;
  wire \r_2_reg_5403_reg_n_3_[3] ;
  wire \r_2_reg_5403_reg_n_3_[4] ;
  wire \r_2_reg_5403_reg_n_3_[5] ;
  wire \r_2_reg_5403_reg_n_3_[6] ;
  wire \r_2_reg_5403_reg_n_3_[7] ;
  wire [15:0]r_reg_5196;
  wire \r_reg_5196[15]_i_1_n_3 ;
  wire \r_reg_5196_pp0_iter17_reg_reg[0]_srl2_n_3 ;
  wire \r_reg_5196_pp0_iter17_reg_reg[10]_srl2_n_3 ;
  wire \r_reg_5196_pp0_iter17_reg_reg[11]_srl2_n_3 ;
  wire \r_reg_5196_pp0_iter17_reg_reg[12]_srl2_n_3 ;
  wire \r_reg_5196_pp0_iter17_reg_reg[13]_srl2_n_3 ;
  wire \r_reg_5196_pp0_iter17_reg_reg[14]_srl2_n_3 ;
  wire \r_reg_5196_pp0_iter17_reg_reg[15]_srl2_n_3 ;
  wire \r_reg_5196_pp0_iter17_reg_reg[1]_srl2_n_3 ;
  wire \r_reg_5196_pp0_iter17_reg_reg[2]_srl2_n_3 ;
  wire \r_reg_5196_pp0_iter17_reg_reg[3]_srl2_n_3 ;
  wire \r_reg_5196_pp0_iter17_reg_reg[4]_srl2_n_3 ;
  wire \r_reg_5196_pp0_iter17_reg_reg[5]_srl2_n_3 ;
  wire \r_reg_5196_pp0_iter17_reg_reg[6]_srl2_n_3 ;
  wire \r_reg_5196_pp0_iter17_reg_reg[7]_srl2_n_3 ;
  wire \r_reg_5196_pp0_iter17_reg_reg[8]_srl2_n_3 ;
  wire \r_reg_5196_pp0_iter17_reg_reg[9]_srl2_n_3 ;
  wire [7:0]rampStart_load_reg_1397;
  wire [7:0]\rampStart_load_reg_1397_reg[6] ;
  wire [7:0]\rampStart_load_reg_1397_reg[7] ;
  wire \rampVal[7]_i_3_n_3 ;
  wire [7:0]\rampVal_1_reg[7] ;
  wire [3:0]\rampVal_2_flag_0_reg_430_reg[0] ;
  wire \rampVal_2_flag_0_reg_430_reg[0]_0 ;
  wire \rampVal_2_flag_1_fu_502_reg[0]_0 ;
  wire \rampVal_2_flag_1_fu_502_reg[0]_1 ;
  wire [7:0]\rampVal_2_loc_0_fu_276_reg[7] ;
  wire [7:0]\rampVal_2_loc_0_fu_276_reg[7]_0 ;
  wire [7:0]\rampVal_2_loc_0_fu_276_reg[7]_1 ;
  wire \rampVal_2_new_0_fu_280_reg[4]_i_1_n_3 ;
  wire \rampVal_2_new_0_fu_280_reg[4]_i_1_n_4 ;
  wire \rampVal_2_new_0_fu_280_reg[4]_i_1_n_5 ;
  wire \rampVal_2_new_0_fu_280_reg[4]_i_1_n_6 ;
  wire \rampVal_2_new_0_fu_280_reg[7]_i_2_n_5 ;
  wire \rampVal_2_new_0_fu_280_reg[7]_i_2_n_6 ;
  wire [7:0]\rampVal_2_reg[7] ;
  wire \rampVal_3_flag_0_reg_406_reg[0] ;
  wire \rampVal_3_flag_1_fu_510[0]_i_3_n_3 ;
  wire \rampVal_3_flag_1_fu_510_reg[0]_0 ;
  wire \rampVal_3_flag_1_fu_510_reg[0]_1 ;
  wire [7:0]\rampVal_3_loc_0_fu_320_reg[7] ;
  wire [7:0]\rampVal_3_loc_0_fu_320_reg[7]_0 ;
  wire \rampVal_3_new_0_fu_324[2]_i_2_n_3 ;
  wire \rampVal_3_new_0_fu_324[3]_i_2_n_3 ;
  wire \rampVal_3_new_0_fu_324[4]_i_2_n_3 ;
  wire \rampVal_3_new_0_fu_324[5]_i_2_n_3 ;
  wire \rampVal_3_new_0_fu_324[6]_i_2_n_3 ;
  wire \rampVal_3_new_0_fu_324[7]_i_3_n_3 ;
  wire \rampVal_loc_0_fu_316[2]_i_2_n_3 ;
  wire \rampVal_loc_0_fu_316[7]_i_3_n_3 ;
  wire \rampVal_loc_0_fu_316[7]_i_4_n_3 ;
  wire \rampVal_loc_0_fu_316_reg[3] ;
  wire [7:0]\rampVal_loc_0_fu_316_reg[7] ;
  wire [7:0]\rampVal_loc_0_fu_316_reg[7]_0 ;
  wire \rampVal_reg[4] ;
  wire \rampVal_reg[5] ;
  wire \rampVal_reg[6] ;
  wire [7:0]\rampVal_reg[7] ;
  wire redYuv_U_n_3;
  wire redYuv_U_n_4;
  wire redYuv_U_n_5;
  wire redYuv_U_n_6;
  wire \s_reg[1] ;
  wire sel;
  wire [7:0]select_ln1584_fu_3636_p3;
  wire start_for_tpgForeground_U0_full_n;
  wire [0:0]\sub40_i_reg_1372_reg[16] ;
  wire [10:0]sub_i_i_i_read_reg_4833;
  wire [10:0]\sub_i_i_i_read_reg_4833_reg[10]_0 ;
  wire [0:0]\sub_i_i_i_read_reg_4833_reg[9]_0 ;
  wire [24:19]sub_ln1311_fu_3375_p2;
  wire [10:0]sub_ln186_fu_2203_p2;
  wire [23:0]tmp_13_reg_5156;
  wire \tmp_13_reg_5156[1]_i_4_n_3 ;
  wire \tmp_13_reg_5156_reg[13]_i_1_n_3 ;
  wire \tmp_13_reg_5156_reg[13]_i_1_n_4 ;
  wire \tmp_13_reg_5156_reg[13]_i_1_n_5 ;
  wire \tmp_13_reg_5156_reg[13]_i_1_n_6 ;
  wire \tmp_13_reg_5156_reg[17]_i_1_n_3 ;
  wire \tmp_13_reg_5156_reg[17]_i_1_n_4 ;
  wire \tmp_13_reg_5156_reg[17]_i_1_n_5 ;
  wire \tmp_13_reg_5156_reg[17]_i_1_n_6 ;
  wire \tmp_13_reg_5156_reg[1]_i_1_n_3 ;
  wire \tmp_13_reg_5156_reg[1]_i_1_n_4 ;
  wire \tmp_13_reg_5156_reg[1]_i_1_n_5 ;
  wire \tmp_13_reg_5156_reg[1]_i_1_n_6 ;
  wire \tmp_13_reg_5156_reg[21]_i_1_n_3 ;
  wire \tmp_13_reg_5156_reg[21]_i_1_n_4 ;
  wire \tmp_13_reg_5156_reg[21]_i_1_n_5 ;
  wire \tmp_13_reg_5156_reg[21]_i_1_n_6 ;
  wire \tmp_13_reg_5156_reg[23]_i_2_n_6 ;
  wire \tmp_13_reg_5156_reg[5]_i_1_n_3 ;
  wire \tmp_13_reg_5156_reg[5]_i_1_n_4 ;
  wire \tmp_13_reg_5156_reg[5]_i_1_n_5 ;
  wire \tmp_13_reg_5156_reg[5]_i_1_n_6 ;
  wire \tmp_13_reg_5156_reg[9]_i_1_n_3 ;
  wire \tmp_13_reg_5156_reg[9]_i_1_n_4 ;
  wire \tmp_13_reg_5156_reg[9]_i_1_n_5 ;
  wire \tmp_13_reg_5156_reg[9]_i_1_n_6 ;
  wire [23:0]tmp_15_reg_5166;
  wire \tmp_15_reg_5166[1]_i_4_n_3 ;
  wire \tmp_15_reg_5166_reg[13]_i_1_n_3 ;
  wire \tmp_15_reg_5166_reg[13]_i_1_n_4 ;
  wire \tmp_15_reg_5166_reg[13]_i_1_n_5 ;
  wire \tmp_15_reg_5166_reg[13]_i_1_n_6 ;
  wire \tmp_15_reg_5166_reg[17]_i_1_n_3 ;
  wire \tmp_15_reg_5166_reg[17]_i_1_n_4 ;
  wire \tmp_15_reg_5166_reg[17]_i_1_n_5 ;
  wire \tmp_15_reg_5166_reg[17]_i_1_n_6 ;
  wire \tmp_15_reg_5166_reg[1]_i_1_n_3 ;
  wire \tmp_15_reg_5166_reg[1]_i_1_n_4 ;
  wire \tmp_15_reg_5166_reg[1]_i_1_n_5 ;
  wire \tmp_15_reg_5166_reg[1]_i_1_n_6 ;
  wire \tmp_15_reg_5166_reg[21]_i_1_n_3 ;
  wire \tmp_15_reg_5166_reg[21]_i_1_n_4 ;
  wire \tmp_15_reg_5166_reg[21]_i_1_n_5 ;
  wire \tmp_15_reg_5166_reg[21]_i_1_n_6 ;
  wire \tmp_15_reg_5166_reg[23]_i_1_n_6 ;
  wire \tmp_15_reg_5166_reg[5]_i_1_n_3 ;
  wire \tmp_15_reg_5166_reg[5]_i_1_n_4 ;
  wire \tmp_15_reg_5166_reg[5]_i_1_n_5 ;
  wire \tmp_15_reg_5166_reg[5]_i_1_n_6 ;
  wire \tmp_15_reg_5166_reg[9]_i_1_n_3 ;
  wire \tmp_15_reg_5166_reg[9]_i_1_n_4 ;
  wire \tmp_15_reg_5166_reg[9]_i_1_n_5 ;
  wire \tmp_15_reg_5166_reg[9]_i_1_n_6 ;
  wire [23:0]tmp_17_reg_5212;
  wire \tmp_17_reg_5212[1]_i_4_n_3 ;
  wire \tmp_17_reg_5212_reg[13]_i_1_n_3 ;
  wire \tmp_17_reg_5212_reg[13]_i_1_n_4 ;
  wire \tmp_17_reg_5212_reg[13]_i_1_n_5 ;
  wire \tmp_17_reg_5212_reg[13]_i_1_n_6 ;
  wire \tmp_17_reg_5212_reg[17]_i_1_n_3 ;
  wire \tmp_17_reg_5212_reg[17]_i_1_n_4 ;
  wire \tmp_17_reg_5212_reg[17]_i_1_n_5 ;
  wire \tmp_17_reg_5212_reg[17]_i_1_n_6 ;
  wire \tmp_17_reg_5212_reg[1]_i_1_n_3 ;
  wire \tmp_17_reg_5212_reg[1]_i_1_n_4 ;
  wire \tmp_17_reg_5212_reg[1]_i_1_n_5 ;
  wire \tmp_17_reg_5212_reg[1]_i_1_n_6 ;
  wire \tmp_17_reg_5212_reg[21]_i_1_n_3 ;
  wire \tmp_17_reg_5212_reg[21]_i_1_n_4 ;
  wire \tmp_17_reg_5212_reg[21]_i_1_n_5 ;
  wire \tmp_17_reg_5212_reg[21]_i_1_n_6 ;
  wire \tmp_17_reg_5212_reg[23]_i_1_n_6 ;
  wire \tmp_17_reg_5212_reg[5]_i_1_n_3 ;
  wire \tmp_17_reg_5212_reg[5]_i_1_n_4 ;
  wire \tmp_17_reg_5212_reg[5]_i_1_n_5 ;
  wire \tmp_17_reg_5212_reg[5]_i_1_n_6 ;
  wire \tmp_17_reg_5212_reg[9]_i_1_n_3 ;
  wire \tmp_17_reg_5212_reg[9]_i_1_n_4 ;
  wire \tmp_17_reg_5212_reg[9]_i_1_n_5 ;
  wire \tmp_17_reg_5212_reg[9]_i_1_n_6 ;
  wire [8:0]tmp_19_fu_3306_p4;
  wire [8:0]tmp_20_fu_3322_p4;
  wire [8:0]tmp_3_fu_2496_p7;
  wire [8:0]tmp_4_fu_2610_p7;
  wire [7:0]tmp_9_fu_3903_p3;
  wire [8:0]tmp_fu_2436_p7;
  wire tpgBarSelRgb_b_U_n_5;
  wire tpgBarSelRgb_b_U_n_6;
  wire tpgBarSelRgb_b_U_n_7;
  wire tpgBarSelRgb_b_U_n_8;
  wire tpgBarSelRgb_r_U_n_10;
  wire tpgBarSelRgb_r_U_n_11;
  wire tpgBarSelRgb_r_U_n_12;
  wire tpgBarSelRgb_r_U_n_4;
  wire tpgBarSelRgb_r_U_n_5;
  wire tpgBarSelRgb_r_U_n_6;
  wire tpgBarSelRgb_r_U_n_7;
  wire tpgBarSelRgb_r_U_n_8;
  wire tpgBarSelRgb_r_U_n_9;
  wire tpgBarSelYuv_u_U_n_3;
  wire tpgBarSelYuv_u_U_n_4;
  wire tpgBarSelYuv_u_U_n_5;
  wire tpgBarSelYuv_u_U_n_6;
  wire tpgBarSelYuv_u_U_n_7;
  wire tpgBarSelYuv_u_U_n_8;
  wire tpgBarSelYuv_u_U_n_9;
  wire tpgBarSelYuv_u_ce0;
  wire tpgBarSelYuv_v_U_n_10;
  wire tpgBarSelYuv_v_U_n_11;
  wire tpgBarSelYuv_v_U_n_12;
  wire tpgBarSelYuv_v_U_n_13;
  wire tpgBarSelYuv_v_U_n_14;
  wire tpgBarSelYuv_v_U_n_15;
  wire tpgBarSelYuv_v_U_n_16;
  wire tpgBarSelYuv_v_U_n_17;
  wire tpgBarSelYuv_v_U_n_18;
  wire tpgBarSelYuv_v_U_n_19;
  wire tpgBarSelYuv_v_U_n_20;
  wire tpgBarSelYuv_v_U_n_6;
  wire tpgBarSelYuv_v_U_n_7;
  wire tpgBarSelYuv_v_U_n_8;
  wire tpgBarSelYuv_v_U_n_9;
  wire tpgBarSelYuv_v_ce0;
  wire tpgBarSelYuv_y_U_n_10;
  wire tpgBarSelYuv_y_U_n_11;
  wire tpgBarSelYuv_y_U_n_12;
  wire tpgBarSelYuv_y_U_n_14;
  wire tpgBarSelYuv_y_U_n_4;
  wire tpgBarSelYuv_y_U_n_5;
  wire tpgBarSelYuv_y_U_n_6;
  wire tpgBarSelYuv_y_U_n_7;
  wire tpgBarSelYuv_y_U_n_8;
  wire tpgBarSelYuv_y_U_n_9;
  wire tpgCheckerBoardArray_U_n_5;
  wire tpgCheckerBoardArray_U_n_6;
  wire [0:0]tpgCheckerBoardArray_address0;
  wire [0:0]tpgCheckerBoardArray_q0;
  wire tpgSinTableArray_9bit_0_ce0;
  wire tpgSinTableArray_9bit_0_ce1;
  wire tpgSinTableArray_ce0;
  wire tpgTartanBarArray_U_n_10;
  wire tpgTartanBarArray_U_n_11;
  wire tpgTartanBarArray_U_n_12;
  wire tpgTartanBarArray_U_n_13;
  wire tpgTartanBarArray_U_n_14;
  wire tpgTartanBarArray_U_n_6;
  wire tpgTartanBarArray_U_n_8;
  wire tpgTartanBarArray_U_n_9;
  wire [2:0]tpgTartanBarArray_address0;
  wire [8:0]trunc_ln1236_1_reg_5151;
  wire [7:0]\trunc_ln1236_1_reg_5151_reg[7]_0 ;
  wire [7:0]\trunc_ln1236_1_reg_5151_reg[7]_1 ;
  wire [7:0]\trunc_ln1236_1_reg_5151_reg[8]_0 ;
  wire [8:0]\trunc_ln1236_1_reg_5151_reg[8]_1 ;
  wire [8:0]trunc_ln1240_1_reg_5161;
  wire [7:0]\trunc_ln1240_1_reg_5161_reg[7]_0 ;
  wire [7:0]\trunc_ln1240_1_reg_5161_reg[7]_1 ;
  wire [7:0]\trunc_ln1240_1_reg_5161_reg[8]_0 ;
  wire [8:0]\trunc_ln1240_1_reg_5161_reg[8]_1 ;
  wire [8:0]trunc_ln1244_1_reg_5207;
  wire [7:0]\trunc_ln1244_1_reg_5207_reg[7]_0 ;
  wire [7:0]\trunc_ln1244_1_reg_5207_reg[7]_1 ;
  wire [7:0]\trunc_ln1244_1_reg_5207_reg[7]_2 ;
  wire [7:0]\trunc_ln1244_1_reg_5207_reg[8]_0 ;
  wire [8:0]\trunc_ln1244_1_reg_5207_reg[8]_1 ;
  wire [10:0]trunc_ln520_2_reg_4962;
  wire \trunc_ln520_2_reg_4962_pp0_iter2_reg_reg[10]_srl2_n_3 ;
  wire \trunc_ln520_2_reg_4962_pp0_iter2_reg_reg[8]_srl2_n_3 ;
  wire \trunc_ln520_2_reg_4962_pp0_iter2_reg_reg[9]_srl2_n_3 ;
  wire [10:8]trunc_ln520_2_reg_4962_pp0_iter3_reg;
  wire \trunc_ln520_2_reg_4962_pp0_iter3_reg_reg[7]_srl3_n_3 ;
  wire [7:7]trunc_ln520_2_reg_4962_pp0_iter4_reg;
  wire \trunc_ln520_2_reg_4962_pp0_iter4_reg_reg[6]_srl4_n_3 ;
  wire [6:6]trunc_ln520_2_reg_4962_pp0_iter5_reg;
  wire \trunc_ln520_2_reg_4962_pp0_iter5_reg_reg[5]_srl5_n_3 ;
  wire [5:5]trunc_ln520_2_reg_4962_pp0_iter6_reg;
  wire \trunc_ln520_2_reg_4962_pp0_iter6_reg_reg[4]_srl6_n_3 ;
  wire [5:4]trunc_ln520_2_reg_4962_pp0_iter7_reg;
  wire \trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[0]_srl7_n_3 ;
  wire \trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[10]_srl4_n_3 ;
  wire \trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[1]_srl7_n_3 ;
  wire \trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[2]_srl7_n_3 ;
  wire \trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[3]_srl7_n_3 ;
  wire \trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[6]_srl2_n_3 ;
  wire \trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[7]_srl3_n_3 ;
  wire \trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[8]_srl4_n_3 ;
  wire \trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[9]_srl4_n_3 ;
  wire [10:0]trunc_ln520_2_reg_4962_pp0_iter8_reg;
  wire \trunc_ln520_reg_4950_pp0_iter16_reg_reg[0]_srl4_n_3 ;
  wire trunc_ln520_reg_4950_pp0_iter17_reg;
  wire trunc_ln520_reg_4950_pp0_iter18_reg;
  wire trunc_ln520_reg_4950_pp0_iter19_reg;
  wire [16:0]u_reg_5383;
  wire urem_11ns_4ns_3_15_1_U4_n_3;
  wire urem_11ns_4ns_3_15_1_U6_n_3;
  wire urem_11ns_4ns_3_15_1_U6_n_4;
  wire urem_11ns_4ns_3_15_1_U6_n_5;
  wire urem_11ns_4ns_3_15_1_U6_n_6;
  wire urem_11ns_4ns_3_15_1_U6_n_7;
  wire urem_11ns_4ns_3_15_1_U6_n_8;
  wire [2:0]vBarSel;
  wire vBarSel0;
  wire \vBarSel[2]_i_2_n_3 ;
  wire vBarSel_1;
  wire \vBarSel_1[0]_i_2_n_3 ;
  wire \vBarSel_1[0]_i_3_n_3 ;
  wire [0:0]vBarSel_2;
  wire \vBarSel_2[0]_i_2_n_3 ;
  wire \vBarSel_2[0]_i_3_n_3 ;
  wire \vBarSel_2_loc_0_fu_288[0]_i_3_n_3 ;
  wire \vBarSel_2_loc_0_fu_288_reg[0] ;
  wire \vBarSel_2_reg[0] ;
  wire \vBarSel_3_loc_0_fu_272[0]_i_2_n_3 ;
  wire \vBarSel_3_loc_0_fu_272[0]_i_3_n_3 ;
  wire \vBarSel_3_loc_0_fu_272[0]_i_4_n_3 ;
  wire \vBarSel_3_loc_0_fu_272[0]_i_5_n_3 ;
  wire \vBarSel_3_loc_0_fu_272_reg[0] ;
  wire \vBarSel_loc_0_fu_304[0]_i_2_n_3 ;
  wire \vBarSel_loc_0_fu_304[0]_i_3_n_3 ;
  wire \vBarSel_loc_0_fu_304[2]_i_3_n_3 ;
  wire \vBarSel_loc_0_fu_304[2]_i_4_n_3 ;
  wire \vBarSel_loc_0_fu_304_reg[0] ;
  wire \vBarSel_loc_0_fu_304_reg[0]_0 ;
  wire \vBarSel_loc_0_fu_304_reg[1] ;
  wire \vBarSel_reg[0] ;
  wire \vBarSel_reg[1] ;
  wire \vBarSel_reg[2] ;
  wire vHatch;
  wire \vHatch[0]_i_1_n_3 ;
  wire \vHatch[0]_i_2_n_3 ;
  wire [16:0]v_reg_5388;
  wire \v_reg_5388[10]_i_7_n_3 ;
  wire \v_reg_5388[2]_i_7_n_3 ;
  wire \v_reg_5388_reg[10]_i_6_n_10 ;
  wire \v_reg_5388_reg[10]_i_6_n_3 ;
  wire \v_reg_5388_reg[10]_i_6_n_4 ;
  wire \v_reg_5388_reg[10]_i_6_n_5 ;
  wire \v_reg_5388_reg[10]_i_6_n_6 ;
  wire \v_reg_5388_reg[10]_i_6_n_7 ;
  wire \v_reg_5388_reg[10]_i_6_n_8 ;
  wire \v_reg_5388_reg[10]_i_6_n_9 ;
  wire \v_reg_5388_reg[16]_i_2_n_10 ;
  wire \v_reg_5388_reg[16]_i_2_n_6 ;
  wire \v_reg_5388_reg[16]_i_2_n_9 ;
  wire \v_reg_5388_reg[16]_i_4_n_10 ;
  wire \v_reg_5388_reg[16]_i_4_n_3 ;
  wire \v_reg_5388_reg[16]_i_4_n_4 ;
  wire \v_reg_5388_reg[16]_i_4_n_5 ;
  wire \v_reg_5388_reg[16]_i_4_n_6 ;
  wire \v_reg_5388_reg[16]_i_4_n_7 ;
  wire \v_reg_5388_reg[16]_i_4_n_8 ;
  wire \v_reg_5388_reg[16]_i_4_n_9 ;
  wire \v_reg_5388_reg[2]_i_6_n_3 ;
  wire \v_reg_5388_reg[2]_i_6_n_4 ;
  wire \v_reg_5388_reg[2]_i_6_n_5 ;
  wire \v_reg_5388_reg[2]_i_6_n_6 ;
  wire \v_reg_5388_reg[2]_i_6_n_7 ;
  wire \v_reg_5388_reg[2]_i_6_n_8 ;
  wire \v_reg_5388_reg[2]_i_6_n_9 ;
  wire \v_reg_5388_reg[6]_i_6_n_10 ;
  wire \v_reg_5388_reg[6]_i_6_n_3 ;
  wire \v_reg_5388_reg[6]_i_6_n_4 ;
  wire \v_reg_5388_reg[6]_i_6_n_5 ;
  wire \v_reg_5388_reg[6]_i_6_n_6 ;
  wire \v_reg_5388_reg[6]_i_6_n_7 ;
  wire \v_reg_5388_reg[6]_i_6_n_8 ;
  wire \v_reg_5388_reg[6]_i_6_n_9 ;
  wire whiYuv_1_U_n_3;
  wire whiYuv_1_U_n_4;
  wire whiYuv_1_U_n_5;
  wire whiYuv_1_U_n_6;
  wire whiYuv_U_n_5;
  wire whiYuv_U_n_6;
  wire whiYuv_U_n_7;
  wire whiYuv_U_n_8;
  wire \xBar_V[10]_i_10_n_3 ;
  wire \xBar_V[10]_i_11_n_3 ;
  wire \xBar_V[10]_i_12_n_3 ;
  wire \xBar_V[10]_i_13_n_3 ;
  wire \xBar_V[10]_i_14_n_3 ;
  wire \xBar_V[10]_i_2_n_3 ;
  wire \xBar_V[10]_i_7_n_3 ;
  wire \xBar_V[10]_i_8_n_3 ;
  wire \xBar_V[3]_i_3_n_3 ;
  wire \xBar_V[3]_i_4_n_3 ;
  wire \xBar_V[3]_i_5_n_3 ;
  wire \xBar_V[3]_i_6_n_3 ;
  wire \xBar_V[3]_i_7_n_3 ;
  wire \xBar_V[3]_i_8_n_3 ;
  wire \xBar_V[4]_i_2_n_3 ;
  wire \xBar_V[5]_i_2_n_3 ;
  wire \xBar_V[7]_i_10_n_3 ;
  wire \xBar_V[7]_i_3_n_3 ;
  wire \xBar_V[7]_i_4_n_3 ;
  wire \xBar_V[7]_i_5_n_3 ;
  wire \xBar_V[7]_i_6_n_3 ;
  wire \xBar_V[7]_i_7_n_3 ;
  wire \xBar_V[7]_i_8_n_3 ;
  wire \xBar_V[7]_i_9_n_3 ;
  wire \xBar_V[8]_i_2_n_3 ;
  wire [0:0]\xBar_V_reg[10]_0 ;
  wire \xBar_V_reg[10]_i_9_n_5 ;
  wire \xBar_V_reg[10]_i_9_n_6 ;
  wire \xBar_V_reg[3]_i_2_n_3 ;
  wire \xBar_V_reg[3]_i_2_n_4 ;
  wire \xBar_V_reg[3]_i_2_n_5 ;
  wire \xBar_V_reg[3]_i_2_n_6 ;
  wire \xBar_V_reg[7]_i_2_n_3 ;
  wire \xBar_V_reg[7]_i_2_n_4 ;
  wire \xBar_V_reg[7]_i_2_n_5 ;
  wire \xBar_V_reg[7]_i_2_n_6 ;
  wire \xBar_V_reg_n_3_[0] ;
  wire \xBar_V_reg_n_3_[10] ;
  wire \xBar_V_reg_n_3_[1] ;
  wire \xBar_V_reg_n_3_[2] ;
  wire \xBar_V_reg_n_3_[3] ;
  wire \xBar_V_reg_n_3_[4] ;
  wire \xBar_V_reg_n_3_[5] ;
  wire \xBar_V_reg_n_3_[6] ;
  wire \xBar_V_reg_n_3_[7] ;
  wire \xBar_V_reg_n_3_[8] ;
  wire \xBar_V_reg_n_3_[9] ;
  wire [9:0]xCount_V;
  wire [9:0]xCount_V1_in;
  wire \xCount_V[3]_i_2_n_3 ;
  wire \xCount_V[3]_i_3_n_3 ;
  wire \xCount_V[3]_i_4_n_3 ;
  wire \xCount_V[3]_i_5_n_3 ;
  wire \xCount_V[3]_i_6_n_3 ;
  wire \xCount_V[7]_i_2_n_3 ;
  wire \xCount_V[7]_i_3_n_3 ;
  wire \xCount_V[7]_i_4_n_3 ;
  wire \xCount_V[7]_i_5_n_3 ;
  wire \xCount_V[9]_i_2_n_3 ;
  wire \xCount_V[9]_i_7_n_3 ;
  wire \xCount_V[9]_i_8_n_3 ;
  wire xCount_V_1;
  wire \xCount_V_1[0]_i_1_n_3 ;
  wire \xCount_V_1[1]_i_1_n_3 ;
  wire \xCount_V_1[2]_i_1_n_3 ;
  wire \xCount_V_1[3]_i_1_n_3 ;
  wire \xCount_V_1[4]_i_1_n_3 ;
  wire \xCount_V_1[5]_i_1_n_3 ;
  wire \xCount_V_1[5]_i_2_n_3 ;
  wire \xCount_V_1[6]_i_1_n_3 ;
  wire \xCount_V_1[7]_i_1_n_3 ;
  wire \xCount_V_1[8]_i_1_n_3 ;
  wire \xCount_V_1[9]_i_1_n_3 ;
  wire \xCount_V_1[9]_i_3_n_3 ;
  wire \xCount_V_1[9]_i_5_n_3 ;
  wire \xCount_V_1[9]_i_6_n_3 ;
  wire \xCount_V_1[9]_i_7_n_3 ;
  wire \xCount_V_1[9]_i_8_n_3 ;
  wire \xCount_V_1_reg_n_3_[0] ;
  wire \xCount_V_1_reg_n_3_[1] ;
  wire \xCount_V_1_reg_n_3_[2] ;
  wire \xCount_V_1_reg_n_3_[3] ;
  wire \xCount_V_1_reg_n_3_[4] ;
  wire \xCount_V_1_reg_n_3_[5] ;
  wire \xCount_V_1_reg_n_3_[6] ;
  wire \xCount_V_1_reg_n_3_[7] ;
  wire \xCount_V_1_reg_n_3_[8] ;
  wire \xCount_V_1_reg_n_3_[9] ;
  wire [9:0]xCount_V_2;
  wire [9:0]xCount_V_21_in;
  wire \xCount_V_2[9]_i_7_n_3 ;
  wire \xCount_V_2_reg[0]_0 ;
  wire [16:0]\xCount_V_2_reg[9]_i_6 ;
  wire [9:0]xCount_V_3;
  wire [9:0]xCount_V_31_in;
  wire \xCount_V_3[3]_i_2_n_3 ;
  wire \xCount_V_3[3]_i_3_n_3 ;
  wire \xCount_V_3[3]_i_4_n_3 ;
  wire \xCount_V_3[3]_i_5_n_3 ;
  wire \xCount_V_3[3]_i_6_n_3 ;
  wire \xCount_V_3[7]_i_2_n_3 ;
  wire \xCount_V_3[7]_i_3_n_3 ;
  wire \xCount_V_3[7]_i_4_n_3 ;
  wire \xCount_V_3[7]_i_5_n_3 ;
  wire \xCount_V_3[9]_i_2_n_3 ;
  wire \xCount_V_3[9]_i_6_n_3 ;
  wire \xCount_V_3[9]_i_7_n_3 ;
  wire \xCount_V_3[9]_i_8_n_3 ;
  wire \xCount_V_3_reg[0]_0 ;
  wire \xCount_V_3_reg[3]_i_1_n_3 ;
  wire \xCount_V_3_reg[3]_i_1_n_4 ;
  wire \xCount_V_3_reg[3]_i_1_n_5 ;
  wire \xCount_V_3_reg[3]_i_1_n_6 ;
  wire \xCount_V_3_reg[7]_i_1_n_3 ;
  wire \xCount_V_3_reg[7]_i_1_n_4 ;
  wire \xCount_V_3_reg[7]_i_1_n_5 ;
  wire \xCount_V_3_reg[7]_i_1_n_6 ;
  wire \xCount_V_3_reg[9]_i_3_n_6 ;
  wire \xCount_V_reg[0]_0 ;
  wire \xCount_V_reg[3]_i_1_n_3 ;
  wire \xCount_V_reg[3]_i_1_n_4 ;
  wire \xCount_V_reg[3]_i_1_n_5 ;
  wire \xCount_V_reg[3]_i_1_n_6 ;
  wire \xCount_V_reg[7]_i_1_n_3 ;
  wire \xCount_V_reg[7]_i_1_n_4 ;
  wire \xCount_V_reg[7]_i_1_n_5 ;
  wire \xCount_V_reg[7]_i_1_n_6 ;
  wire [0:0]\xCount_V_reg[8]_0 ;
  wire \xCount_V_reg[9]_i_3_n_6 ;
  wire \x_fu_498_reg[4]_0 ;
  wire \x_fu_498_reg_n_3_[0] ;
  wire \x_fu_498_reg_n_3_[10] ;
  wire \x_fu_498_reg_n_3_[11] ;
  wire \x_fu_498_reg_n_3_[12] ;
  wire \x_fu_498_reg_n_3_[13] ;
  wire \x_fu_498_reg_n_3_[14] ;
  wire \x_fu_498_reg_n_3_[15] ;
  wire \x_fu_498_reg_n_3_[1] ;
  wire \x_fu_498_reg_n_3_[2] ;
  wire \x_fu_498_reg_n_3_[3] ;
  wire \x_fu_498_reg_n_3_[4] ;
  wire \x_fu_498_reg_n_3_[5] ;
  wire \x_fu_498_reg_n_3_[6] ;
  wire \x_fu_498_reg_n_3_[7] ;
  wire \x_fu_498_reg_n_3_[8] ;
  wire \x_fu_498_reg_n_3_[9] ;
  wire xor_ln1498_1_fu_3805_p2;
  wire xor_ln1498_fu_3759_p2;
  wire yCount_V;
  wire \yCount_V[0]_i_1_n_3 ;
  wire \yCount_V[9]_i_11_n_3 ;
  wire \yCount_V[9]_i_12_n_3 ;
  wire \yCount_V[9]_i_13_n_3 ;
  wire \yCount_V[9]_i_14_n_3 ;
  wire \yCount_V[9]_i_15_n_3 ;
  wire \yCount_V[9]_i_16_n_3 ;
  wire \yCount_V[9]_i_17_n_3 ;
  wire \yCount_V[9]_i_18_n_3 ;
  wire \yCount_V[9]_i_19_n_3 ;
  wire \yCount_V[9]_i_20_n_3 ;
  wire \yCount_V[9]_i_21_n_3 ;
  wire \yCount_V[9]_i_22_n_3 ;
  wire \yCount_V[9]_i_23_n_3 ;
  wire \yCount_V[9]_i_24_n_3 ;
  wire \yCount_V[9]_i_8_n_3 ;
  wire [15:0]\yCount_V[9]_i_9_0 ;
  wire \yCount_V[9]_i_9_n_3 ;
  wire yCount_V_1;
  wire \yCount_V_1[5]_i_4_n_3 ;
  wire [5:0]yCount_V_1_reg;
  wire \yCount_V_1_reg[5]_0 ;
  wire \yCount_V_1_reg[5]_1 ;
  wire yCount_V_20;
  wire \yCount_V_2[0]_i_1_n_3 ;
  wire \yCount_V_2[9]_i_10_n_3 ;
  wire \yCount_V_2[9]_i_11_n_3 ;
  wire \yCount_V_2[9]_i_12_n_3 ;
  wire \yCount_V_2[9]_i_13_n_3 ;
  wire \yCount_V_2[9]_i_14_n_3 ;
  wire \yCount_V_2[9]_i_2_n_3 ;
  wire \yCount_V_2[9]_i_4_n_3 ;
  wire \yCount_V_2[9]_i_8_n_3 ;
  wire [9:0]yCount_V_2_reg;
  wire \yCount_V_2_reg[0]_0 ;
  wire \yCount_V_2_reg[0]_1 ;
  wire \yCount_V_2_reg[0]_2 ;
  wire \yCount_V_2_reg[9]_i_9_n_4 ;
  wire \yCount_V_2_reg[9]_i_9_n_5 ;
  wire \yCount_V_2_reg[9]_i_9_n_6 ;
  wire yCount_V_3;
  wire \yCount_V_3[0]_i_1_n_3 ;
  wire \yCount_V_3[9]_i_10_n_3 ;
  wire \yCount_V_3[9]_i_11_n_3 ;
  wire \yCount_V_3[9]_i_12_n_3 ;
  wire \yCount_V_3[9]_i_13_n_3 ;
  wire \yCount_V_3[9]_i_14_n_3 ;
  wire \yCount_V_3[9]_i_15_n_3 ;
  wire \yCount_V_3[9]_i_16_n_3 ;
  wire \yCount_V_3[9]_i_17_n_3 ;
  wire \yCount_V_3[9]_i_18_n_3 ;
  wire \yCount_V_3[9]_i_19_n_3 ;
  wire \yCount_V_3[9]_i_20_n_3 ;
  wire \yCount_V_3[9]_i_8_n_3 ;
  wire [9:0]yCount_V_3_reg;
  wire \yCount_V_3_reg[9]_i_5_n_6 ;
  wire \yCount_V_3_reg[9]_i_9_n_3 ;
  wire \yCount_V_3_reg[9]_i_9_n_4 ;
  wire \yCount_V_3_reg[9]_i_9_n_5 ;
  wire \yCount_V_3_reg[9]_i_9_n_6 ;
  wire [9:0]yCount_V_reg;
  wire [0:0]\yCount_V_reg[9]_0 ;
  wire \yCount_V_reg[9]_i_10_n_3 ;
  wire \yCount_V_reg[9]_i_10_n_4 ;
  wire \yCount_V_reg[9]_i_10_n_5 ;
  wire \yCount_V_reg[9]_i_10_n_6 ;
  wire \yCount_V_reg[9]_i_6_n_6 ;
  wire \y_3_reg_1418_reg[8] ;
  wire [7:0]zext_ln1032_cast_reg_4940_reg;
  wire [22:7]zext_ln1259_fu_3239_p1;
  wire [15:0]zonePlateVAddr;
  wire zonePlateVAddr0;
  wire \zonePlateVAddr[11]_i_3_n_3 ;
  wire \zonePlateVAddr[11]_i_4_n_3 ;
  wire \zonePlateVAddr[11]_i_5_n_3 ;
  wire \zonePlateVAddr[11]_i_6_n_3 ;
  wire \zonePlateVAddr[15]_i_3_n_3 ;
  wire \zonePlateVAddr[15]_i_5_n_3 ;
  wire \zonePlateVAddr[15]_i_6_n_3 ;
  wire \zonePlateVAddr[15]_i_7_n_3 ;
  wire \zonePlateVAddr[15]_i_8_n_3 ;
  wire \zonePlateVAddr[3]_i_2_n_3 ;
  wire \zonePlateVAddr[3]_i_3_n_3 ;
  wire \zonePlateVAddr[3]_i_4_n_3 ;
  wire \zonePlateVAddr[3]_i_5_n_3 ;
  wire \zonePlateVAddr[7]_i_3_n_3 ;
  wire \zonePlateVAddr[7]_i_4_n_3 ;
  wire \zonePlateVAddr[7]_i_5_n_3 ;
  wire \zonePlateVAddr[7]_i_6_n_3 ;
  wire \zonePlateVAddr_loc_0_fu_308[15]_i_3_n_3 ;
  wire \zonePlateVAddr_loc_0_fu_308[7]_i_2_n_3 ;
  wire \zonePlateVAddr_loc_0_fu_308_reg[15] ;
  wire \zonePlateVAddr_reg[11]_i_2_n_3 ;
  wire \zonePlateVAddr_reg[11]_i_2_n_4 ;
  wire \zonePlateVAddr_reg[11]_i_2_n_5 ;
  wire \zonePlateVAddr_reg[11]_i_2_n_6 ;
  wire [15:0]\zonePlateVAddr_reg[15] ;
  wire \zonePlateVAddr_reg[15]_i_4_n_4 ;
  wire \zonePlateVAddr_reg[15]_i_4_n_5 ;
  wire \zonePlateVAddr_reg[15]_i_4_n_6 ;
  wire \zonePlateVAddr_reg[3]_i_1_n_3 ;
  wire \zonePlateVAddr_reg[3]_i_1_n_4 ;
  wire \zonePlateVAddr_reg[3]_i_1_n_5 ;
  wire \zonePlateVAddr_reg[3]_i_1_n_6 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_3 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_4 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_5 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_6 ;
  wire zonePlateVDelta;
  wire \zonePlateVDelta[11]_i_2_n_3 ;
  wire \zonePlateVDelta[11]_i_3_n_3 ;
  wire \zonePlateVDelta[11]_i_4_n_3 ;
  wire \zonePlateVDelta[11]_i_5_n_3 ;
  wire \zonePlateVDelta[11]_i_6_n_3 ;
  wire \zonePlateVDelta[11]_i_7_n_3 ;
  wire \zonePlateVDelta[11]_i_8_n_3 ;
  wire \zonePlateVDelta[11]_i_9_n_3 ;
  wire \zonePlateVDelta[15]_i_10_n_3 ;
  wire \zonePlateVDelta[15]_i_11_n_3 ;
  wire \zonePlateVDelta[15]_i_4_n_3 ;
  wire \zonePlateVDelta[15]_i_5_n_3 ;
  wire \zonePlateVDelta[15]_i_6_n_3 ;
  wire \zonePlateVDelta[15]_i_7_n_3 ;
  wire \zonePlateVDelta[15]_i_8_n_3 ;
  wire \zonePlateVDelta[15]_i_9_n_3 ;
  wire \zonePlateVDelta[3]_i_2_n_3 ;
  wire \zonePlateVDelta[3]_i_3_n_3 ;
  wire \zonePlateVDelta[3]_i_4_n_3 ;
  wire \zonePlateVDelta[3]_i_5_n_3 ;
  wire \zonePlateVDelta[3]_i_6_n_3 ;
  wire \zonePlateVDelta[3]_i_7_n_3 ;
  wire \zonePlateVDelta[3]_i_8_n_3 ;
  wire \zonePlateVDelta[3]_i_9_n_3 ;
  wire \zonePlateVDelta[7]_i_2_n_3 ;
  wire \zonePlateVDelta[7]_i_3_n_3 ;
  wire \zonePlateVDelta[7]_i_4_n_3 ;
  wire \zonePlateVDelta[7]_i_5_n_3 ;
  wire \zonePlateVDelta[7]_i_6_n_3 ;
  wire \zonePlateVDelta[7]_i_7_n_3 ;
  wire \zonePlateVDelta[7]_i_8_n_3 ;
  wire \zonePlateVDelta[7]_i_9_n_3 ;
  wire \zonePlateVDelta_reg[11]_i_1_n_10 ;
  wire \zonePlateVDelta_reg[11]_i_1_n_3 ;
  wire \zonePlateVDelta_reg[11]_i_1_n_4 ;
  wire \zonePlateVDelta_reg[11]_i_1_n_5 ;
  wire \zonePlateVDelta_reg[11]_i_1_n_6 ;
  wire \zonePlateVDelta_reg[11]_i_1_n_7 ;
  wire \zonePlateVDelta_reg[11]_i_1_n_8 ;
  wire \zonePlateVDelta_reg[11]_i_1_n_9 ;
  wire [15:0]\zonePlateVDelta_reg[15]_0 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_10 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_4 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_5 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_6 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_7 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_8 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_9 ;
  wire \zonePlateVDelta_reg[3]_i_1_n_10 ;
  wire \zonePlateVDelta_reg[3]_i_1_n_3 ;
  wire \zonePlateVDelta_reg[3]_i_1_n_4 ;
  wire \zonePlateVDelta_reg[3]_i_1_n_5 ;
  wire \zonePlateVDelta_reg[3]_i_1_n_6 ;
  wire \zonePlateVDelta_reg[3]_i_1_n_7 ;
  wire \zonePlateVDelta_reg[3]_i_1_n_8 ;
  wire \zonePlateVDelta_reg[3]_i_1_n_9 ;
  wire [7:0]\zonePlateVDelta_reg[7]_0 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_10 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_3 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_4 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_5 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_6 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_7 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_8 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_9 ;
  wire \zonePlateVDelta_reg_n_3_[0] ;
  wire \zonePlateVDelta_reg_n_3_[10] ;
  wire \zonePlateVDelta_reg_n_3_[11] ;
  wire \zonePlateVDelta_reg_n_3_[12] ;
  wire \zonePlateVDelta_reg_n_3_[13] ;
  wire \zonePlateVDelta_reg_n_3_[14] ;
  wire \zonePlateVDelta_reg_n_3_[15] ;
  wire \zonePlateVDelta_reg_n_3_[1] ;
  wire \zonePlateVDelta_reg_n_3_[2] ;
  wire \zonePlateVDelta_reg_n_3_[3] ;
  wire \zonePlateVDelta_reg_n_3_[4] ;
  wire \zonePlateVDelta_reg_n_3_[5] ;
  wire \zonePlateVDelta_reg_n_3_[6] ;
  wire \zonePlateVDelta_reg_n_3_[7] ;
  wire \zonePlateVDelta_reg_n_3_[8] ;
  wire \zonePlateVDelta_reg_n_3_[9] ;
  wire NLW_ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_Q31_UNCONNECTED;
  wire \NLW_bSerie_V_reg[4]_srl17_Q31_UNCONNECTED ;
  wire \NLW_gSerie_V_reg[4]_srl17_Q31_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_1_reg_5063_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_1_reg_5063_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_1_reg_5063_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln1027_5_reg_5059_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_5_reg_5059_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_5_reg_5059_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln1027_6_reg_5034_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_6_reg_5034_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_6_reg_5034_reg[0]_i_3_O_UNCONNECTED ;
  wire \NLW_icmp_ln1050_reg_5022_pp0_iter17_reg_reg[0]_srl17_Q31_UNCONNECTED ;
  wire \NLW_icmp_ln1584_reg_4987_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ;
  wire NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_DBITERR_UNCONNECTED;
  wire NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_SBITERR_UNCONNECTED;
  wire [31:16]NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:4]NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_1_DOADO_UNCONNECTED;
  wire [15:0]NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_1_DOPBDOP_UNCONNECTED;
  wire [3:1]\NLW_p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_20_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_25_O_UNCONNECTED ;
  wire [3:1]\NLW_p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_18_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_22_O_UNCONNECTED ;
  wire [3:3]\NLW_phi_mul_fu_494_reg[12]_i_1_CO_UNCONNECTED ;
  wire \NLW_rSerie_V_reg[4]_srl17_Q31_UNCONNECTED ;
  wire [3:2]\NLW_rampVal_2_new_0_fu_280_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_rampVal_2_new_0_fu_280_reg[7]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_tmp_13_reg_5156_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_13_reg_5156_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_13_reg_5156_reg[23]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_tmp_15_reg_5166_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_15_reg_5166_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_15_reg_5166_reg[23]_i_1_O_UNCONNECTED ;
  wire [1:0]\NLW_tmp_17_reg_5212_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_17_reg_5212_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_17_reg_5212_reg[23]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_v_reg_5388_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_v_reg_5388_reg[16]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_v_reg_5388_reg[2]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_xBar_V_reg[10]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_xBar_V_reg[10]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_xCount_V_3_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_xCount_V_3_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_xCount_V_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_xCount_V_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_yCount_V_2_reg[9]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_yCount_V_3_reg[9]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_yCount_V_3_reg[9]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_yCount_V_3_reg[9]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_yCount_V_reg[9]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_yCount_V_reg[9]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_yCount_V_reg[9]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_zonePlateVAddr_reg[15]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_zonePlateVDelta_reg[15]_i_2_CO_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R DPtpgBarArray_U
       (.D({DPtpgBarArray_U_n_3,DPtpgBarArray_U_n_4}),
        .DPtpgBarArray_address0(DPtpgBarArray_address0),
        .DPtpgBarArray_ce0(DPtpgBarArray_ce0),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter19(ap_enable_reg_pp0_iter19),
        .ap_enable_reg_pp0_iter21_reg(DPtpgBarArray_U_n_8),
        .hBarSel_5_loc_0_fu_268(hBarSel_5_loc_0_fu_268),
        .\q0_reg[0]_0 (DPtpgBarArray_U_n_9),
        .\q0_reg[0]_1 ({DPtpgBarArray_U_n_10,DPtpgBarArray_U_n_11,DPtpgBarArray_U_n_12,DPtpgBarArray_U_n_13,DPtpgBarArray_U_n_14}),
        .\q0_reg[2]_0 (DPtpgBarArray_U_n_15),
        .\q0_reg[2]_1 ({DPtpgBarArray_U_n_16,DPtpgBarArray_U_n_17}),
        .\q0_reg[6] (ap_enable_reg_pp0_iter21_reg_0),
        .\q0_reg[6]_0 (\q0_reg[2]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R DPtpgBarSelRgb_CEA_b_U
       (.DPtpgBarSelRgb_CEA_b_ce0(DPtpgBarSelRgb_CEA_b_ce0),
        .Q(Q[0]),
        .ap_clk(ap_clk),
        .\bckgndId_load_read_reg_4897_reg[0] (\bckgndId_load_read_reg_4897_reg[0]_1 ),
        .in(in[4]),
        .\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_0 (\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_24_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_1 (\cmp126_i_read_reg_4786_reg_n_3_[0] ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_2 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_4_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_3 (DPtpgBarSelYuv_709_y_U_n_10),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[4] (tpgBarSelRgb_r_U_n_11),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_0 (flow_control_loop_pipe_sequential_init_U_n_24),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_1 (\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_4_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_2 (\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_5_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_3 (\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_4 (\p_0_0_0_0_0554_lcssa561_fu_252[5]_i_5_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_5 (\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_6_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_6 (tpgBarSelYuv_y_U_n_4),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_7 (DPtpgBarSelRgb_VESA_r_U_n_7),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_8 (\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_17_n_3 ),
        .\q0_reg[4]_0 (DPtpgBarSelRgb_CEA_b_U_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R DPtpgBarSelRgb_CEA_g_U
       (.DPtpgBarSelRgb_CEA_b_ce0(DPtpgBarSelRgb_CEA_b_ce0),
        .Q(Q[2]),
        .ap_clk(ap_clk),
        .\q0_reg[4]_0 (DPtpgBarSelRgb_CEA_g_U_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R DPtpgBarSelRgb_CEA_r_U
       (.DPtpgBarSelRgb_CEA_b_ce0(DPtpgBarSelRgb_CEA_b_ce0),
        .Q(Q[1]),
        .ap_clk(ap_clk),
        .\q0_reg[4]_0 (DPtpgBarSelRgb_CEA_r_U_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R DPtpgBarSelRgb_VESA_b_U
       (.DPtpgBarSelRgb_CEA_b_ce0(DPtpgBarSelRgb_CEA_b_ce0),
        .Q({tpgBarSelYuv_v_U_n_10,tpgBarSelYuv_v_U_n_11,tpgBarSelYuv_v_U_n_12}),
        .ap_clk(ap_clk),
        .\cmp2_i321_read_reg_4880_reg[0] (DPtpgBarSelRgb_VESA_b_U_n_8),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o[0]),
        .in({in[18],in[16]}),
        .or_ln1592_2_reg_1456(or_ln1592_2_reg_1456),
        .\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_2_0 (tmp_9_fu_3903_p3[0]),
        .\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_2_1 (\rampVal_2_loc_0_fu_276_reg[7] [0]),
        .\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_2_0 (DPtpgBarSelYuv_601_v_U_n_4),
        .\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_2_1 (\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_11_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_2 (\cmp59_i_read_reg_4790_reg_n_3_[0] ),
        .\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_17 (\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_10_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_17_0 (\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_9_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[0] (\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_5_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_0 (\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_3_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_1 (\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_3_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_2 (tpgBarSelRgb_b_U_n_5),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_3 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_3_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_4 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_4_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_5 (\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_5_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_6 (\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_11_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[2] (\bSerie_V[27]_i_3_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 (\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_1 (\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_6_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[3] (\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_0 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_15_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_1 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_14_n_3 ),
        .\q0_reg[1]_0 (DPtpgBarSelRgb_VESA_b_U_n_3),
        .\q0_reg[1]_1 (DPtpgBarSelRgb_VESA_b_U_n_7),
        .\q0_reg[1]_2 (\q0_reg[3]_0 ),
        .\q0_reg[4] (DPtpgBarSelRgb_VESA_b_U_n_6),
        .trunc_ln520_reg_4950_pp0_iter19_reg(trunc_ln520_reg_4950_pp0_iter19_reg),
        .\trunc_ln520_reg_4950_pp0_iter19_reg_reg[0] (DPtpgBarSelRgb_VESA_b_U_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R DPtpgBarSelRgb_VESA_r_U
       (.DPtpgBarSelRgb_CEA_b_ce0(DPtpgBarSelRgb_CEA_b_ce0),
        .Q(DPtpgBarSelYuv_601_y_U_n_12),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter20_reg(DPtpgBarSelRgb_VESA_r_U_n_8),
        .ap_enable_reg_pp0_iter20_reg_0(DPtpgBarSelRgb_VESA_r_U_n_9),
        .\bckgndId_load_read_reg_4897_reg[0] (\bckgndId_load_read_reg_4897_reg[0]_0 ),
        .in(in[2:1]),
        .\or_ln1449_reg_5067_pp0_iter19_reg_reg[0] (DPtpgBarSelRgb_VESA_r_U_n_10),
        .\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3 (\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_24_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_0 (\cmp126_i_read_reg_4786_reg_n_3_[0] ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_1 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_4_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_2 (DPtpgBarSelYuv_709_y_U_n_3),
        .\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_7_0 (\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_9_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_7_1 (\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_10_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_7_2 (\cmp59_i_read_reg_4790_reg_n_3_[0] ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2 (DPtpgBarSelRgb_CEA_r_U_n_3),
        .\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3 (\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_22_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 (\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_23_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[0] (tpgBarSelRgb_r_U_n_9),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_24),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_1 (\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_4_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_2 (\p_0_0_0_0_0554_lcssa561_fu_252[0]_i_4_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_3 (\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_4 (\p_0_0_0_0_0554_lcssa561_fu_252[1]_i_5_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_5 (\p_0_0_0_0_0554_lcssa561_fu_252[0]_i_5_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_6 (tpgBarSelRgb_r_U_n_6),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_7 (DPtpgBarSelYuv_709_y_U_n_6),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_8 (\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_17_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[1] (\p_0_0_0_0_0554_lcssa561_fu_252[1]_i_6_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[1]_0 (tpgBarSelRgb_r_U_n_7),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[2] (DPtpgBarSelRgb_VESA_r_U_n_6),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[5] (\p_0_0_0_0_0554_lcssa561_fu_252[5]_i_5_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 (\p_0_0_0_0_0554_lcssa561_fu_252[5]_i_6_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_1 (tpgBarSelRgb_r_U_n_8),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_2 (DPtpgBarSelYuv_709_y_U_n_8),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[7] (\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_12_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_0 (\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_13_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_1 (\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_14_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_2 (DPtpgBarSelYuv_601_y_U_n_8),
        .\q0_reg[1]_0 (DPtpgBarSelRgb_VESA_r_U_n_3),
        .\q0_reg[1]_1 (DPtpgBarSelRgb_VESA_r_U_n_5),
        .\q0_reg[1]_2 (DPtpgBarSelRgb_VESA_r_U_n_7),
        .\q0_reg[1]_3 (\q0_reg[3] ),
        .trunc_ln520_reg_4950_pp0_iter19_reg(trunc_ln520_reg_4950_pp0_iter19_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R DPtpgBarSelYuv_601_u_U
       (.D({\q0_reg[5]_0 ,DPtpgBarArray_U_n_9}),
        .DPtpgBarSelRgb_CEA_b_ce0(DPtpgBarSelRgb_CEA_b_ce0),
        .Q({DPtpgBarSelYuv_601_u_U_n_4,DPtpgBarSelYuv_601_u_U_n_5}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter19(ap_enable_reg_pp0_iter19),
        .\q0_reg[3]_0 (DPtpgBarSelYuv_601_u_U_n_3),
        .\q0_reg[3]_1 (DPtpgBarArray_U_n_8),
        .\q0_reg[3]_2 (\q0_reg[3] ),
        .\q0_reg[7]_0 (DPtpgBarSelYuv_601_u_U_n_6),
        .\q0_reg[7]_1 (Q),
        .\q0_reg[7]_2 (ap_enable_reg_pp0_iter21_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R DPtpgBarSelYuv_601_v_U
       (.DPtpgBarSelRgb_CEA_b_ce0(DPtpgBarSelRgb_CEA_b_ce0),
        .Q({DPtpgBarSelYuv_709_v_U_n_7,DPtpgBarSelYuv_709_v_U_n_8}),
        .ap_clk(ap_clk),
        .\bckgndId_load_read_reg_4897_reg[1] (DPtpgBarSelYuv_601_v_U_n_6),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o[2]),
        .icmp_ln1584_reg_4987_pp0_iter19_reg(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .\icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]__0 (DPtpgBarSelYuv_601_v_U_n_7),
        .in({in[20:19],in[10]}),
        .\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_12_0 (\and_ln1756_reg_5289_reg[0]_0 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_12_1 (DPtpgBarSelYuv_709_u_U_n_3),
        .\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_5_0 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_19_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_5_1 (DPtpgBarSelYuv_601_u_U_n_3),
        .\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_5_2 (\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_19_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_5_3 (\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_20_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4_0 (DPtpgBarSelRgb_CEA_g_U_n_3),
        .\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4_1 (DPtpgBarSelYuv_601_u_U_n_5),
        .\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4_2 (\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2] (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_18_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 (\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_11_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_17_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 (DPtpgBarSelYuv_601_y_U_n_7),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[4] (DPtpgBarSelYuv_709_v_U_n_6),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_0 (\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_1 (\rampVal_2_loc_0_fu_276_reg[7]_0 [4]),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[3] (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_4_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_0 (\cmp126_i_read_reg_4786_reg_n_3_[0] ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[4] (tpgBarSelYuv_v_U_n_8),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 (tpgBarSelRgb_b_U_n_8),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_1 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_3_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_2 (\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_5_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_3 (flow_control_loop_pipe_sequential_init_U_n_28),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_4 (\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_7_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_5 (DPtpgBarSelRgb_VESA_b_U_n_7),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_6 (\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_9_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_7 (DPtpgBarSelRgb_CEA_b_U_n_3),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_8 (\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_3_n_3 ),
        .\q0_reg[3]_0 (DPtpgBarSelYuv_601_v_U_n_4),
        .\q0_reg[3]_1 (DPtpgBarSelYuv_601_v_U_n_8),
        .\q0_reg[3]_2 (DPtpgBarArray_U_n_8),
        .\q0_reg[3]_3 (\q0_reg[3]_0 ),
        .\q0_reg[4]_0 (\q0_reg[4] ),
        .\q0_reg[5]_0 (DPtpgBarSelYuv_601_v_U_n_3),
        .\q0_reg[5]_1 (\q0_reg[5] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R DPtpgBarSelYuv_601_y_U
       (.D({D[3],D[0]}),
        .DPtpgBarSelRgb_CEA_b_ce0(DPtpgBarSelRgb_CEA_b_ce0),
        .Q(DPtpgBarSelYuv_601_u_U_n_4),
        .ap_clk(ap_clk),
        .\cmp59_i_read_reg_4790_reg[0] (DPtpgBarSelYuv_601_y_U_n_5),
        .icmp_ln1584_reg_4987_pp0_iter19_reg(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .\icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]__0 (DPtpgBarSelYuv_601_y_U_n_6),
        .in(in[8:7]),
        .\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_7 (\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_24_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_7_0 (\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_25_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_7_1 (tpgBarSelYuv_y_U_n_14),
        .\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_4_0 (DPtpgBarSelYuv_601_u_U_n_3),
        .\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_4_1 (DPtpgBarSelYuv_601_v_U_n_4),
        .\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_5 (\and_ln1756_reg_5289_reg[0]_0 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_5_0 (DPtpgBarSelYuv_601_v_U_n_3),
        .\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_4 (\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_4_0 (\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_13_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_4_1 (DPtpgBarSelYuv_709_v_U_n_4),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[0] (whiYuv_U_n_5),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_1 (whiYuv_1_U_n_6),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_2 (redYuv_U_n_4),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_3 (\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_4 (\cmp59_i_read_reg_4790_reg_n_3_[0] ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_5 (\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_10_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_6 (\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_7 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_4_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_8 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_19_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_9 (\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_7_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[3] (tpgBarSelYuv_u_U_n_3),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_0 (tpgBarSelYuv_v_U_n_20),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_1 (grnYuv_U_n_5),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_2 (DPtpgBarSelYuv_709_u_U_n_5),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_3 (\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_12_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7] (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_17_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_18_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 (\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 (\rampVal_2_loc_0_fu_276_reg[7]_0 [7]),
        .\q0_reg[1]_0 ({DPtpgBarSelYuv_601_y_U_n_12,DPtpgBarSelYuv_601_y_U_n_13}),
        .\q0_reg[1]_1 ({DPtpgBarArray_U_n_3,DPtpgBarArray_U_n_4}),
        .\q0_reg[6] (DPtpgBarSelYuv_601_y_U_n_11),
        .\q0_reg[7]_0 (DPtpgBarSelYuv_601_y_U_n_8),
        .\q0_reg[7]_1 (DPtpgBarSelYuv_601_y_U_n_9),
        .\q0_reg[7]_2 (DPtpgBarSelYuv_601_y_U_n_10),
        .\q0_reg[7]_3 (DPtpgBarArray_U_n_15),
        .trunc_ln520_reg_4950_pp0_iter19_reg(trunc_ln520_reg_4950_pp0_iter19_reg),
        .\trunc_ln520_reg_4950_pp0_iter19_reg_reg[0] (DPtpgBarSelYuv_601_y_U_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R DPtpgBarSelYuv_709_u_U
       (.DPtpgBarSelRgb_CEA_b_ce0(DPtpgBarSelRgb_CEA_b_ce0),
        .Q(DPtpgBarSelYuv_709_v_U_n_8),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter19(ap_enable_reg_pp0_iter19),
        .in({in[15],in[11]}),
        .\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_11_0 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_4_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_11_1 (\cmp126_i_read_reg_4786_reg_n_3_[0] ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_7_0 (\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_7_1 (\and_ln1756_reg_5289_reg[0]_0 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[3] (DPtpgBarSelYuv_709_u_U_n_5),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7] (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_19_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 (DPtpgBarSelYuv_601_u_U_n_6),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_21_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 (DPtpgBarSelYuv_601_y_U_n_10),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_3 (DPtpgBarSelYuv_709_v_U_n_14),
        .\q0_reg[3]_0 (DPtpgBarSelYuv_709_u_U_n_3),
        .\q0_reg[3]_1 (\q0_reg[3]_1 ),
        .\q0_reg[4]_0 (DPtpgBarSelYuv_709_u_U_n_6),
        .\q0_reg[4]_1 (\q0_reg[4]_0 ),
        .\q0_reg[7]_0 (DPtpgBarSelYuv_709_u_U_n_4),
        .\q0_reg[7]_1 (Q),
        .\q0_reg[7]_2 (ap_enable_reg_pp0_iter21_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R DPtpgBarSelYuv_709_v_U
       (.D({DPtpgBarArray_U_n_16,DPtpgBarArray_U_n_17}),
        .DPtpgBarSelRgb_CEA_b_ce0(DPtpgBarSelRgb_CEA_b_ce0),
        .Q({DPtpgBarSelYuv_709_v_U_n_7,DPtpgBarSelYuv_709_v_U_n_8}),
        .ap_clk(ap_clk),
        .\bSerie_V_reg[26] (DPtpgBarSelYuv_709_v_U_n_11),
        .\bSerie_V_reg[27] (DPtpgBarSelYuv_709_v_U_n_12),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o[3]),
        .icmp_ln1584_reg_4987_pp0_iter19_reg(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .\icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]__0 (DPtpgBarSelYuv_709_v_U_n_9),
        .\icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]__0_0 (DPtpgBarSelYuv_709_v_U_n_10),
        .in({in[23:21],in[17],in[14:12]}),
        .or_ln1592_2_reg_1456(or_ln1592_2_reg_1456),
        .\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5 (\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_11_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5_0 (\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4 (\and_ln1756_reg_5289_reg[0]_0 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4_0 (DPtpgBarSelYuv_709_u_U_n_6),
        .\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_7 (\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[4] (DPtpgBarSelYuv_709_v_U_n_6),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[5] (DPtpgBarSelYuv_601_y_U_n_9),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_0 (\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_1 ({\rampVal_2_loc_0_fu_276_reg[7]_0 [5],\rampVal_2_loc_0_fu_276_reg[7]_0 [1]}),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_2 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_18_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[6] (\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_12_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_0 (\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_11_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_1 (DPtpgBarSelYuv_601_y_U_n_11),
        .\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_3_0 (DPtpgBarSelYuv_601_v_U_n_3),
        .\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_3_1 (\cmp126_i_read_reg_4786_reg_n_3_[0] ),
        .\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_5_0 (\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_5_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_5_1 (\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_11_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_0 (DPtpgBarSelRgb_VESA_b_U_n_5),
        .\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_1 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_26_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_2 (tpgBarSelYuv_v_U_n_9),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[1] (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_4_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_0 (\p_0_2_0_0_0558_lcssa567_fu_260[1]_i_8_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[5] (\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_7_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_0 (\bSerie_V[27]_i_3_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_1 (\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_10_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[6] (tmp_9_fu_3903_p3[6:5]),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_0 (DPtpgBarSelRgb_VESA_b_U_n_8),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_1 (\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_13_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[7] (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_8_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_0 (flow_control_loop_pipe_sequential_init_U_n_28),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_1 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_10_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_2 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_3_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_3 (\p_0_2_0_0_0558_lcssa567_fu_260_reg[7] ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_4 (\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_3_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_5 (tpgBarSelRgb_b_U_n_6),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_6 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_19_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_7 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_20_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_8 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_21_n_3 ),
        .\q0_reg[1]_0 (DPtpgBarSelYuv_709_v_U_n_3),
        .\q0_reg[1]_1 (DPtpgBarSelYuv_709_v_U_n_13),
        .\q0_reg[1]_2 (\q0_reg[1]_3 ),
        .\q0_reg[6]_0 (DPtpgBarSelYuv_709_v_U_n_4),
        .\q0_reg[6]_1 (DPtpgBarSelYuv_709_v_U_n_15),
        .\q0_reg[6]_2 (DPtpgBarArray_U_n_8),
        .\q0_reg[6]_3 (\q0_reg[6]_1 ),
        .\q0_reg[7]_0 (DPtpgBarSelYuv_709_v_U_n_14),
        .\q0_reg[7]_1 (\q0_reg[7]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R DPtpgBarSelYuv_709_y_U
       (.D({DPtpgBarArray_U_n_10,DPtpgBarArray_U_n_11,DPtpgBarArray_U_n_12,DPtpgBarArray_U_n_13,DPtpgBarArray_U_n_14}),
        .DPtpgBarSelRgb_CEA_b_ce0(DPtpgBarSelRgb_CEA_b_ce0),
        .Q(DPtpgBarSelYuv_709_y_U_n_10),
        .\and_ln1756_reg_5289_reg[0] (DPtpgBarSelYuv_709_y_U_n_5),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter19(ap_enable_reg_pp0_iter19),
        .\cmp126_i_read_reg_4786_reg[0] (DPtpgBarSelYuv_709_y_U_n_6),
        .\cmp126_i_read_reg_4786_reg[0]_0 (DPtpgBarSelYuv_709_y_U_n_8),
        .in({in[9],in[6:5],in[3],in[0]}),
        .\p_0_0_0_0_0554_lcssa561_fu_252[0]_i_2 (DPtpgBarSelYuv_601_y_U_n_13),
        .\p_0_0_0_0_0554_lcssa561_fu_252[5]_i_2 (DPtpgBarSelRgb_VESA_b_U_n_3),
        .\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3 (\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_24_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 (\cmp126_i_read_reg_4786_reg_n_3_[0] ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_1 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_4_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_2 (DPtpgBarSelRgb_VESA_r_U_n_3),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[3] (DPtpgBarSelYuv_709_y_U_n_7),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[6] (DPtpgBarSelYuv_709_y_U_n_9),
        .\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5_0 (\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_12_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5_1 (\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_11_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5_2 (DPtpgBarSelYuv_709_v_U_n_3),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[1] (DPtpgBarSelYuv_601_y_U_n_10),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_0 (\and_ln1756_reg_5289_reg[0]_0 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_1 (\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_2 (DPtpgBarSelYuv_709_v_U_n_10),
        .\q0_reg[2]_0 (DPtpgBarSelYuv_709_y_U_n_3),
        .\q0_reg[2]_1 (\q0_reg[2] ),
        .\q0_reg[6]_0 (\q0_reg[2]_0 ),
        .\q0_reg[6]_1 (ap_enable_reg_pp0_iter21_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG_reg[15][0]_srl16_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(ap_enable_reg_pp0_iter21_reg_0),
        .I2(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .O(push));
  FDRE \Zplate_Hor_Control_Start_read_reg_4901_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Hor_Control_Start_read_reg_4901_reg[15]_0 [0]),
        .Q(Zplate_Hor_Control_Start_read_reg_4901[0]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_4901_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Hor_Control_Start_read_reg_4901_reg[15]_0 [10]),
        .Q(Zplate_Hor_Control_Start_read_reg_4901[10]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_4901_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Hor_Control_Start_read_reg_4901_reg[15]_0 [11]),
        .Q(Zplate_Hor_Control_Start_read_reg_4901[11]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_4901_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Hor_Control_Start_read_reg_4901_reg[15]_0 [12]),
        .Q(Zplate_Hor_Control_Start_read_reg_4901[12]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_4901_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Hor_Control_Start_read_reg_4901_reg[15]_0 [13]),
        .Q(Zplate_Hor_Control_Start_read_reg_4901[13]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_4901_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Hor_Control_Start_read_reg_4901_reg[15]_0 [14]),
        .Q(Zplate_Hor_Control_Start_read_reg_4901[14]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_4901_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Hor_Control_Start_read_reg_4901_reg[15]_0 [15]),
        .Q(Zplate_Hor_Control_Start_read_reg_4901[15]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_4901_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Hor_Control_Start_read_reg_4901_reg[15]_0 [1]),
        .Q(Zplate_Hor_Control_Start_read_reg_4901[1]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_4901_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Hor_Control_Start_read_reg_4901_reg[15]_0 [2]),
        .Q(Zplate_Hor_Control_Start_read_reg_4901[2]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_4901_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Hor_Control_Start_read_reg_4901_reg[15]_0 [3]),
        .Q(Zplate_Hor_Control_Start_read_reg_4901[3]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_4901_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Hor_Control_Start_read_reg_4901_reg[15]_0 [4]),
        .Q(Zplate_Hor_Control_Start_read_reg_4901[4]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_4901_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Hor_Control_Start_read_reg_4901_reg[15]_0 [5]),
        .Q(Zplate_Hor_Control_Start_read_reg_4901[5]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_4901_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Hor_Control_Start_read_reg_4901_reg[15]_0 [6]),
        .Q(Zplate_Hor_Control_Start_read_reg_4901[6]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_4901_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Hor_Control_Start_read_reg_4901_reg[15]_0 [7]),
        .Q(Zplate_Hor_Control_Start_read_reg_4901[7]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_4901_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Hor_Control_Start_read_reg_4901_reg[15]_0 [8]),
        .Q(Zplate_Hor_Control_Start_read_reg_4901[8]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_4901_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Hor_Control_Start_read_reg_4901_reg[15]_0 [9]),
        .Q(Zplate_Hor_Control_Start_read_reg_4901[9]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_4840_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Ver_Control_Delta_read_reg_4840_reg[15]_0 [0]),
        .Q(Zplate_Ver_Control_Delta_read_reg_4840[0]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_4840_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Ver_Control_Delta_read_reg_4840_reg[15]_0 [10]),
        .Q(Zplate_Ver_Control_Delta_read_reg_4840[10]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_4840_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Ver_Control_Delta_read_reg_4840_reg[15]_0 [11]),
        .Q(Zplate_Ver_Control_Delta_read_reg_4840[11]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_4840_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Ver_Control_Delta_read_reg_4840_reg[15]_0 [12]),
        .Q(Zplate_Ver_Control_Delta_read_reg_4840[12]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_4840_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Ver_Control_Delta_read_reg_4840_reg[15]_0 [13]),
        .Q(Zplate_Ver_Control_Delta_read_reg_4840[13]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_4840_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Ver_Control_Delta_read_reg_4840_reg[15]_0 [14]),
        .Q(Zplate_Ver_Control_Delta_read_reg_4840[14]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_4840_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Ver_Control_Delta_read_reg_4840_reg[15]_0 [15]),
        .Q(Zplate_Ver_Control_Delta_read_reg_4840[15]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_4840_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Ver_Control_Delta_read_reg_4840_reg[15]_0 [1]),
        .Q(Zplate_Ver_Control_Delta_read_reg_4840[1]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_4840_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Ver_Control_Delta_read_reg_4840_reg[15]_0 [2]),
        .Q(Zplate_Ver_Control_Delta_read_reg_4840[2]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_4840_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Ver_Control_Delta_read_reg_4840_reg[15]_0 [3]),
        .Q(Zplate_Ver_Control_Delta_read_reg_4840[3]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_4840_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Ver_Control_Delta_read_reg_4840_reg[15]_0 [4]),
        .Q(Zplate_Ver_Control_Delta_read_reg_4840[4]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_4840_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Ver_Control_Delta_read_reg_4840_reg[15]_0 [5]),
        .Q(Zplate_Ver_Control_Delta_read_reg_4840[5]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_4840_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Ver_Control_Delta_read_reg_4840_reg[15]_0 [6]),
        .Q(Zplate_Ver_Control_Delta_read_reg_4840[6]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_4840_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Ver_Control_Delta_read_reg_4840_reg[15]_0 [7]),
        .Q(Zplate_Ver_Control_Delta_read_reg_4840[7]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_4840_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Ver_Control_Delta_read_reg_4840_reg[15]_0 [8]),
        .Q(Zplate_Ver_Control_Delta_read_reg_4840[8]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_4840_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\Zplate_Ver_Control_Delta_read_reg_4840_reg[15]_0 [9]),
        .Q(Zplate_Ver_Control_Delta_read_reg_4840[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg[0]_srl7 " *) 
  SRL16E \add_ln1240_reg_4996_pp0_iter7_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1240_reg_4996[0]),
        .Q(\add_ln1240_reg_4996_pp0_iter7_reg_reg[0]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg[10]_srl7 " *) 
  SRL16E \add_ln1240_reg_4996_pp0_iter7_reg_reg[10]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1240_reg_4996[10]),
        .Q(\add_ln1240_reg_4996_pp0_iter7_reg_reg[10]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg[1]_srl7 " *) 
  SRL16E \add_ln1240_reg_4996_pp0_iter7_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1240_reg_4996[1]),
        .Q(\add_ln1240_reg_4996_pp0_iter7_reg_reg[1]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg[2]_srl7 " *) 
  SRL16E \add_ln1240_reg_4996_pp0_iter7_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1240_reg_4996[2]),
        .Q(\add_ln1240_reg_4996_pp0_iter7_reg_reg[2]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg[3]_srl7 " *) 
  SRL16E \add_ln1240_reg_4996_pp0_iter7_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1240_reg_4996[3]),
        .Q(\add_ln1240_reg_4996_pp0_iter7_reg_reg[3]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg[4]_srl7 " *) 
  SRL16E \add_ln1240_reg_4996_pp0_iter7_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1240_reg_4996[4]),
        .Q(\add_ln1240_reg_4996_pp0_iter7_reg_reg[4]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg[5]_srl7 " *) 
  SRL16E \add_ln1240_reg_4996_pp0_iter7_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1240_reg_4996[5]),
        .Q(\add_ln1240_reg_4996_pp0_iter7_reg_reg[5]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg[6]_srl7 " *) 
  SRL16E \add_ln1240_reg_4996_pp0_iter7_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1240_reg_4996[6]),
        .Q(\add_ln1240_reg_4996_pp0_iter7_reg_reg[6]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg[7]_srl7 " *) 
  SRL16E \add_ln1240_reg_4996_pp0_iter7_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1240_reg_4996[7]),
        .Q(\add_ln1240_reg_4996_pp0_iter7_reg_reg[7]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg[8]_srl7 " *) 
  SRL16E \add_ln1240_reg_4996_pp0_iter7_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1240_reg_4996[8]),
        .Q(\add_ln1240_reg_4996_pp0_iter7_reg_reg[8]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter7_reg_reg[9]_srl7 " *) 
  SRL16E \add_ln1240_reg_4996_pp0_iter7_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1240_reg_4996[9]),
        .Q(\add_ln1240_reg_4996_pp0_iter7_reg_reg[9]_srl7_n_3 ));
  FDRE \add_ln1240_reg_4996_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1240_reg_4996_pp0_iter7_reg_reg[0]_srl7_n_3 ),
        .Q(add_ln1240_reg_4996_pp0_iter8_reg[0]),
        .R(1'b0));
  FDRE \add_ln1240_reg_4996_pp0_iter8_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1240_reg_4996_pp0_iter7_reg_reg[10]_srl7_n_3 ),
        .Q(add_ln1240_reg_4996_pp0_iter8_reg[10]),
        .R(1'b0));
  FDRE \add_ln1240_reg_4996_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1240_reg_4996_pp0_iter7_reg_reg[1]_srl7_n_3 ),
        .Q(add_ln1240_reg_4996_pp0_iter8_reg[1]),
        .R(1'b0));
  FDRE \add_ln1240_reg_4996_pp0_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1240_reg_4996_pp0_iter7_reg_reg[2]_srl7_n_3 ),
        .Q(add_ln1240_reg_4996_pp0_iter8_reg[2]),
        .R(1'b0));
  FDRE \add_ln1240_reg_4996_pp0_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1240_reg_4996_pp0_iter7_reg_reg[3]_srl7_n_3 ),
        .Q(add_ln1240_reg_4996_pp0_iter8_reg[3]),
        .R(1'b0));
  FDRE \add_ln1240_reg_4996_pp0_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1240_reg_4996_pp0_iter7_reg_reg[4]_srl7_n_3 ),
        .Q(add_ln1240_reg_4996_pp0_iter8_reg[4]),
        .R(1'b0));
  FDRE \add_ln1240_reg_4996_pp0_iter8_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1240_reg_4996_pp0_iter7_reg_reg[5]_srl7_n_3 ),
        .Q(add_ln1240_reg_4996_pp0_iter8_reg[5]),
        .R(1'b0));
  FDRE \add_ln1240_reg_4996_pp0_iter8_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1240_reg_4996_pp0_iter7_reg_reg[6]_srl7_n_3 ),
        .Q(add_ln1240_reg_4996_pp0_iter8_reg[6]),
        .R(1'b0));
  FDRE \add_ln1240_reg_4996_pp0_iter8_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1240_reg_4996_pp0_iter7_reg_reg[7]_srl7_n_3 ),
        .Q(add_ln1240_reg_4996_pp0_iter8_reg[7]),
        .R(1'b0));
  FDRE \add_ln1240_reg_4996_pp0_iter8_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1240_reg_4996_pp0_iter7_reg_reg[8]_srl7_n_3 ),
        .Q(add_ln1240_reg_4996_pp0_iter8_reg[8]),
        .R(1'b0));
  FDRE \add_ln1240_reg_4996_pp0_iter8_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1240_reg_4996_pp0_iter7_reg_reg[9]_srl7_n_3 ),
        .Q(add_ln1240_reg_4996_pp0_iter8_reg[9]),
        .R(1'b0));
  FDRE \add_ln1240_reg_4996_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_4996_reg[10]_0 ),
        .D(ap_sig_allocacmp_x_4[0]),
        .Q(add_ln1240_reg_4996[0]),
        .R(1'b0));
  FDRE \add_ln1240_reg_4996_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_4996_reg[10]_0 ),
        .D(add_ln1240_fu_1707_p2[10]),
        .Q(add_ln1240_reg_4996[10]),
        .R(1'b0));
  FDRE \add_ln1240_reg_4996_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_4996_reg[10]_0 ),
        .D(add_ln1240_fu_1707_p2[1]),
        .Q(add_ln1240_reg_4996[1]),
        .R(1'b0));
  FDRE \add_ln1240_reg_4996_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_4996_reg[10]_0 ),
        .D(add_ln1240_fu_1707_p2[2]),
        .Q(add_ln1240_reg_4996[2]),
        .R(1'b0));
  FDRE \add_ln1240_reg_4996_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_4996_reg[10]_0 ),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(add_ln1240_reg_4996[3]),
        .R(1'b0));
  FDRE \add_ln1240_reg_4996_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_4996_reg[10]_0 ),
        .D(add_ln1240_fu_1707_p2[4]),
        .Q(add_ln1240_reg_4996[4]),
        .R(1'b0));
  FDRE \add_ln1240_reg_4996_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_4996_reg[10]_0 ),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(add_ln1240_reg_4996[5]),
        .R(1'b0));
  FDRE \add_ln1240_reg_4996_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_4996_reg[10]_0 ),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(add_ln1240_reg_4996[6]),
        .R(1'b0));
  FDRE \add_ln1240_reg_4996_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_4996_reg[10]_0 ),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(add_ln1240_reg_4996[7]),
        .R(1'b0));
  FDRE \add_ln1240_reg_4996_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_4996_reg[10]_0 ),
        .D(add_ln1240_fu_1707_p2[8]),
        .Q(add_ln1240_reg_4996[8]),
        .R(1'b0));
  FDRE \add_ln1240_reg_4996_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_4996_reg[10]_0 ),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(add_ln1240_reg_4996[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8A8A888A888A888)) 
    \add_ln1244_reg_5038[10]_i_2 
       (.I0(trunc_ln520_2_reg_4962[7]),
        .I1(trunc_ln520_2_reg_4962[6]),
        .I2(trunc_ln520_2_reg_4962[5]),
        .I3(trunc_ln520_2_reg_4962[4]),
        .I4(trunc_ln520_2_reg_4962[3]),
        .I5(trunc_ln520_2_reg_4962[2]),
        .O(\add_ln1244_reg_5038[10]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1244_reg_5038[2]_i_1 
       (.I0(trunc_ln520_2_reg_4962[2]),
        .O(add_ln1244_fu_1999_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1244_reg_5038[3]_i_1 
       (.I0(trunc_ln520_2_reg_4962[2]),
        .I1(trunc_ln520_2_reg_4962[3]),
        .O(add_ln1244_fu_1999_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h15EA)) 
    \add_ln1244_reg_5038[5]_i_1 
       (.I0(trunc_ln520_2_reg_4962[4]),
        .I1(trunc_ln520_2_reg_4962[3]),
        .I2(trunc_ln520_2_reg_4962[2]),
        .I3(trunc_ln520_2_reg_4962[5]),
        .O(add_ln1244_fu_1999_p2[5]));
  LUT6 #(
    .INIT(64'h11151515EEEAEAEA)) 
    \add_ln1244_reg_5038[7]_i_1 
       (.I0(trunc_ln520_2_reg_4962[6]),
        .I1(trunc_ln520_2_reg_4962[5]),
        .I2(trunc_ln520_2_reg_4962[4]),
        .I3(trunc_ln520_2_reg_4962[3]),
        .I4(trunc_ln520_2_reg_4962[2]),
        .I5(trunc_ln520_2_reg_4962[7]),
        .O(add_ln1244_fu_1999_p2[7]));
  LUT3 #(
    .INIT(8'h1E)) 
    \add_ln1244_reg_5038[9]_i_1 
       (.I0(trunc_ln520_2_reg_4962[8]),
        .I1(\add_ln1244_reg_5038[10]_i_2_n_3 ),
        .I2(trunc_ln520_2_reg_4962[9]),
        .O(add_ln1244_fu_1999_p2[9]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \add_ln1244_reg_5038_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5038[0]),
        .Q(\add_ln1244_reg_5038_pp0_iter8_reg_reg[0]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg[10]_srl7 " *) 
  SRL16E \add_ln1244_reg_5038_pp0_iter8_reg_reg[10]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5038[10]),
        .Q(\add_ln1244_reg_5038_pp0_iter8_reg_reg[10]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \add_ln1244_reg_5038_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5038[1]),
        .Q(\add_ln1244_reg_5038_pp0_iter8_reg_reg[1]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \add_ln1244_reg_5038_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5038[2]),
        .Q(\add_ln1244_reg_5038_pp0_iter8_reg_reg[2]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \add_ln1244_reg_5038_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5038[3]),
        .Q(\add_ln1244_reg_5038_pp0_iter8_reg_reg[3]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \add_ln1244_reg_5038_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5038[4]),
        .Q(\add_ln1244_reg_5038_pp0_iter8_reg_reg[4]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \add_ln1244_reg_5038_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5038[5]),
        .Q(\add_ln1244_reg_5038_pp0_iter8_reg_reg[5]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \add_ln1244_reg_5038_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5038[6]),
        .Q(\add_ln1244_reg_5038_pp0_iter8_reg_reg[6]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \add_ln1244_reg_5038_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5038[7]),
        .Q(\add_ln1244_reg_5038_pp0_iter8_reg_reg[7]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \add_ln1244_reg_5038_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5038[8]),
        .Q(\add_ln1244_reg_5038_pp0_iter8_reg_reg[8]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \add_ln1244_reg_5038_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5038[9]),
        .Q(\add_ln1244_reg_5038_pp0_iter8_reg_reg[9]_srl7_n_3 ));
  FDRE \add_ln1244_reg_5038_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1244_reg_5038_pp0_iter8_reg_reg[0]_srl7_n_3 ),
        .Q(add_ln1244_reg_5038_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5038_pp0_iter9_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1244_reg_5038_pp0_iter8_reg_reg[10]_srl7_n_3 ),
        .Q(add_ln1244_reg_5038_pp0_iter9_reg[10]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5038_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1244_reg_5038_pp0_iter8_reg_reg[1]_srl7_n_3 ),
        .Q(add_ln1244_reg_5038_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5038_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1244_reg_5038_pp0_iter8_reg_reg[2]_srl7_n_3 ),
        .Q(add_ln1244_reg_5038_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5038_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1244_reg_5038_pp0_iter8_reg_reg[3]_srl7_n_3 ),
        .Q(add_ln1244_reg_5038_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5038_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1244_reg_5038_pp0_iter8_reg_reg[4]_srl7_n_3 ),
        .Q(add_ln1244_reg_5038_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5038_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1244_reg_5038_pp0_iter8_reg_reg[5]_srl7_n_3 ),
        .Q(add_ln1244_reg_5038_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5038_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1244_reg_5038_pp0_iter8_reg_reg[6]_srl7_n_3 ),
        .Q(add_ln1244_reg_5038_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5038_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1244_reg_5038_pp0_iter8_reg_reg[7]_srl7_n_3 ),
        .Q(add_ln1244_reg_5038_pp0_iter9_reg[7]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5038_pp0_iter9_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1244_reg_5038_pp0_iter8_reg_reg[8]_srl7_n_3 ),
        .Q(add_ln1244_reg_5038_pp0_iter9_reg[8]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5038_pp0_iter9_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1244_reg_5038_pp0_iter8_reg_reg[9]_srl7_n_3 ),
        .Q(add_ln1244_reg_5038_pp0_iter9_reg[9]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5038_reg[0] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(trunc_ln520_2_reg_4962[0]),
        .Q(add_ln1244_reg_5038[0]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5038_reg[10] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(urem_11ns_4ns_3_15_1_U6_n_5),
        .Q(add_ln1244_reg_5038[10]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5038_reg[1] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(trunc_ln520_2_reg_4962[1]),
        .Q(add_ln1244_reg_5038[1]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5038_reg[2] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_fu_1999_p2[2]),
        .Q(add_ln1244_reg_5038[2]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5038_reg[3] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_fu_1999_p2[3]),
        .Q(add_ln1244_reg_5038[3]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5038_reg[4] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(urem_11ns_4ns_3_15_1_U6_n_8),
        .Q(add_ln1244_reg_5038[4]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5038_reg[5] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_fu_1999_p2[5]),
        .Q(add_ln1244_reg_5038[5]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5038_reg[6] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(urem_11ns_4ns_3_15_1_U6_n_7),
        .Q(add_ln1244_reg_5038[6]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5038_reg[7] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_fu_1999_p2[7]),
        .Q(add_ln1244_reg_5038[7]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5038_reg[8] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(urem_11ns_4ns_3_15_1_U6_n_6),
        .Q(add_ln1244_reg_5038[8]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5038_reg[9] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_fu_1999_p2[9]),
        .Q(add_ln1244_reg_5038[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \add_ln1314_reg_5450[4]_i_3 
       (.I0(sub_ln1311_fu_3375_p2[20]),
        .I1(sub_ln1311_fu_3375_p2[19]),
        .I2(sub_ln1311_fu_3375_p2[21]),
        .O(\add_ln1314_reg_5450[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \add_ln1314_reg_5450[5]_i_2 
       (.I0(sub_ln1311_fu_3375_p2[22]),
        .I1(sub_ln1311_fu_3375_p2[20]),
        .I2(sub_ln1311_fu_3375_p2[19]),
        .I3(sub_ln1311_fu_3375_p2[21]),
        .I4(sub_ln1311_fu_3375_p2[23]),
        .O(\add_ln1314_reg_5450[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \add_ln1314_reg_5450[7]_i_3 
       (.I0(sub_ln1311_fu_3375_p2[24]),
        .I1(sub_ln1311_fu_3375_p2[23]),
        .I2(sub_ln1311_fu_3375_p2[21]),
        .I3(sub_ln1311_fu_3375_p2[19]),
        .I4(sub_ln1311_fu_3375_p2[20]),
        .I5(sub_ln1311_fu_3375_p2[22]),
        .O(\add_ln1314_reg_5450[7]_i_3_n_3 ));
  FDRE \add_ln1314_reg_5450_reg[0] 
       (.C(ap_clk),
        .CE(\lshr_ln1_reg_5081[10]_i_1_n_3 ),
        .D(add_ln1314_fu_3414_p2[0]),
        .Q(add_ln1314_reg_5450[0]),
        .R(1'b0));
  FDRE \add_ln1314_reg_5450_reg[1] 
       (.C(ap_clk),
        .CE(\lshr_ln1_reg_5081[10]_i_1_n_3 ),
        .D(add_ln1314_fu_3414_p2[1]),
        .Q(add_ln1314_reg_5450[1]),
        .R(1'b0));
  FDRE \add_ln1314_reg_5450_reg[2] 
       (.C(ap_clk),
        .CE(\lshr_ln1_reg_5081[10]_i_1_n_3 ),
        .D(add_ln1314_fu_3414_p2[2]),
        .Q(add_ln1314_reg_5450[2]),
        .R(1'b0));
  FDRE \add_ln1314_reg_5450_reg[3] 
       (.C(ap_clk),
        .CE(\lshr_ln1_reg_5081[10]_i_1_n_3 ),
        .D(add_ln1314_fu_3414_p2[3]),
        .Q(add_ln1314_reg_5450[3]),
        .R(1'b0));
  FDRE \add_ln1314_reg_5450_reg[4] 
       (.C(ap_clk),
        .CE(\lshr_ln1_reg_5081[10]_i_1_n_3 ),
        .D(add_ln1314_fu_3414_p2[4]),
        .Q(add_ln1314_reg_5450[4]),
        .R(1'b0));
  FDRE \add_ln1314_reg_5450_reg[5] 
       (.C(ap_clk),
        .CE(\lshr_ln1_reg_5081[10]_i_1_n_3 ),
        .D(add_ln1314_fu_3414_p2[5]),
        .Q(add_ln1314_reg_5450[5]),
        .R(1'b0));
  FDRE \add_ln1314_reg_5450_reg[6] 
       (.C(ap_clk),
        .CE(\lshr_ln1_reg_5081[10]_i_1_n_3 ),
        .D(add_ln1314_fu_3414_p2[6]),
        .Q(add_ln1314_reg_5450[6]),
        .R(1'b0));
  FDRE \add_ln1314_reg_5450_reg[7] 
       (.C(ap_clk),
        .CE(\lshr_ln1_reg_5081[10]_i_1_n_3 ),
        .D(add_ln1314_fu_3414_p2[7]),
        .Q(add_ln1314_reg_5450[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 am_addmul_16ns_1s_16ns_17_4_1_U11
       (.B({ap_sig_allocacmp_x_4[15],B,ap_sig_allocacmp_x_4[11:0]}),
        .D(d),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/and_ln1292_reg_5018_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/and_ln1292_reg_5018_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \and_ln1292_reg_5018_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln1292_reg_5018),
        .Q(\and_ln1292_reg_5018_pp0_iter3_reg_reg[0]_srl3_n_3 ));
  FDRE \and_ln1292_reg_5018_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln1292_reg_5018_pp0_iter3_reg_reg[0]_srl3_n_3 ),
        .Q(and_ln1292_reg_5018_pp0_iter4_reg),
        .R(1'b0));
  FDRE \and_ln1292_reg_5018_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1292_reg_5018_reg[0]_0 ),
        .Q(and_ln1292_reg_5018),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/and_ln1341_reg_5055_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/and_ln1341_reg_5055_pp0_iter15_reg_reg[0]_srl14 " *) 
  SRL16E \and_ln1341_reg_5055_pp0_iter15_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln1341_reg_5055),
        .Q(\and_ln1341_reg_5055_pp0_iter15_reg_reg[0]_srl14_n_3 ));
  FDRE \and_ln1341_reg_5055_pp0_iter16_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln1341_reg_5055_pp0_iter15_reg_reg[0]_srl14_n_3 ),
        .Q(\and_ln1341_reg_5055_pp0_iter16_reg_reg[0]__0_n_3 ),
        .R(1'b0));
  FDRE \and_ln1341_reg_5055_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1341_reg_5055_reg[0]_0 ),
        .Q(and_ln1341_reg_5055),
        .R(1'b0));
  FDRE \and_ln1404_reg_5002_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1404_reg_5002_reg[0]_1 ),
        .Q(\and_ln1404_reg_5002_reg[0]_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/and_ln1523_reg_5030_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/and_ln1523_reg_5030_pp0_iter15_reg_reg[0]_srl14 " *) 
  SRL16E \and_ln1523_reg_5030_pp0_iter15_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln1523_reg_5030),
        .Q(\and_ln1523_reg_5030_pp0_iter15_reg_reg[0]_srl14_n_3 ));
  FDRE \and_ln1523_reg_5030_pp0_iter16_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln1523_reg_5030_pp0_iter15_reg_reg[0]_srl14_n_3 ),
        .Q(\and_ln1523_reg_5030_pp0_iter16_reg_reg[0]__0_n_3 ),
        .R(1'b0));
  FDRE \and_ln1523_reg_5030_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1523_reg_5030_reg[0]_0 ),
        .Q(and_ln1523_reg_5030),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/and_ln1706_reg_5026_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/and_ln1706_reg_5026_pp0_iter15_reg_reg[0]_srl14 " *) 
  SRL16E \and_ln1706_reg_5026_pp0_iter15_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln1706_reg_5026),
        .Q(\and_ln1706_reg_5026_pp0_iter15_reg_reg[0]_srl14_n_3 ));
  FDRE \and_ln1706_reg_5026_pp0_iter16_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln1706_reg_5026_pp0_iter15_reg_reg[0]_srl14_n_3 ),
        .Q(\and_ln1706_reg_5026_pp0_iter16_reg_reg[0]__0_n_3 ),
        .R(1'b0));
  FDRE \and_ln1706_reg_5026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1706_reg_5026_reg[0]_0 ),
        .Q(and_ln1706_reg_5026),
        .R(1'b0));
  FDRE \and_ln1756_reg_5289_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1756_reg_5289_reg[0]_1 ),
        .Q(\and_ln1756_reg_5289_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter12),
        .Q(ap_enable_reg_pp0_iter13),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter13),
        .Q(ap_enable_reg_pp0_iter14),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter15_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter14),
        .Q(ap_enable_reg_pp0_iter15),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter16_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter15),
        .Q(ap_enable_reg_pp0_iter16),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter17_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter16),
        .Q(ap_enable_reg_pp0_iter17),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter18_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter17),
        .Q(ap_enable_reg_pp0_iter18),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter18),
        .Q(ap_enable_reg_pp0_iter19),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter20_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter19),
        .Q(ap_enable_reg_pp0_iter20),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter21_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter20),
        .Q(ap_enable_reg_pp0_iter21_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(SS));
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_loop_exit_ready_pp0_iter19_reg_reg_srl19 " *) 
  SRLC32E ap_loop_exit_ready_pp0_iter19_reg_reg_srl19
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_i_1_n_3),
        .Q(ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_n_3),
        .Q31(NLW_ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_Q31_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_i_1
       (.I0(ap_enable_reg_pp0_iter21_reg_0),
        .I1(\q0_reg[2]_0 ),
        .I2(p_reg_reg_0),
        .I3(CO),
        .O(ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_i_1_n_3));
  FDRE ap_loop_exit_ready_pp0_iter20_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_n_3),
        .Q(ap_loop_exit_ready_pp0_iter20_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_phi_reg_pp0_iter10_phi_ln1099_reg_1534[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter9),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .O(ap_phi_reg_pp0_iter10_phi_ln1099_reg_15340));
  FDRE \ap_phi_reg_pp0_iter10_phi_ln1099_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter9_phi_ln1099_reg_1534),
        .Q(ap_phi_reg_pp0_iter10_phi_ln1099_reg_1534),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_phi_ln1120_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter9_phi_ln1120_reg_1523),
        .Q(ap_phi_reg_pp0_iter10_phi_ln1120_reg_1523),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_phi_ln1141_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter9_phi_ln1141_reg_1512),
        .Q(ap_phi_reg_pp0_iter10_phi_ln1141_reg_1512),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_phi_ln1162_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter9_phi_ln1162_reg_1501),
        .Q(ap_phi_reg_pp0_iter10_phi_ln1162_reg_1501),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_phi_ln1183_reg_1490_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter9_phi_ln1183_reg_1490),
        .Q(ap_phi_reg_pp0_iter10_phi_ln1183_reg_1490),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_phi_ln1459_reg_1479_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter9_phi_ln1459_reg_1479),
        .Q(ap_phi_reg_pp0_iter10_phi_ln1459_reg_1479),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_phi_ln1474_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter9_phi_ln1474_reg_1468),
        .Q(ap_phi_reg_pp0_iter10_phi_ln1474_reg_1468),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_phi_reg_pp0_iter11_phi_ln1099_reg_1534[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .O(ap_phi_reg_pp0_iter11_phi_ln1099_reg_15340));
  FDRE \ap_phi_reg_pp0_iter11_phi_ln1099_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter10_phi_ln1099_reg_1534),
        .Q(ap_phi_reg_pp0_iter11_phi_ln1099_reg_1534),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_phi_ln1120_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter10_phi_ln1120_reg_1523),
        .Q(ap_phi_reg_pp0_iter11_phi_ln1120_reg_1523),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_phi_ln1141_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter10_phi_ln1141_reg_1512),
        .Q(ap_phi_reg_pp0_iter11_phi_ln1141_reg_1512),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_phi_ln1162_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter10_phi_ln1162_reg_1501),
        .Q(ap_phi_reg_pp0_iter11_phi_ln1162_reg_1501),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_phi_ln1183_reg_1490_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter10_phi_ln1183_reg_1490),
        .Q(ap_phi_reg_pp0_iter11_phi_ln1183_reg_1490),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_phi_ln1459_reg_1479_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter10_phi_ln1459_reg_1479),
        .Q(ap_phi_reg_pp0_iter11_phi_ln1459_reg_1479),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_phi_ln1474_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter10_phi_ln1474_reg_1468),
        .Q(ap_phi_reg_pp0_iter11_phi_ln1474_reg_1468),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_phi_reg_pp0_iter12_phi_ln1099_reg_1534[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .O(ap_phi_reg_pp0_iter12_phi_ln1099_reg_15340));
  FDRE \ap_phi_reg_pp0_iter12_phi_ln1099_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter11_phi_ln1099_reg_1534),
        .Q(ap_phi_reg_pp0_iter12_phi_ln1099_reg_1534),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_phi_ln1120_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter11_phi_ln1120_reg_1523),
        .Q(ap_phi_reg_pp0_iter12_phi_ln1120_reg_1523),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_phi_ln1141_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter11_phi_ln1141_reg_1512),
        .Q(ap_phi_reg_pp0_iter12_phi_ln1141_reg_1512),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_phi_ln1162_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter11_phi_ln1162_reg_1501),
        .Q(ap_phi_reg_pp0_iter12_phi_ln1162_reg_1501),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_phi_ln1183_reg_1490_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter11_phi_ln1183_reg_1490),
        .Q(ap_phi_reg_pp0_iter12_phi_ln1183_reg_1490),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_phi_ln1459_reg_1479_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter11_phi_ln1459_reg_1479),
        .Q(ap_phi_reg_pp0_iter12_phi_ln1459_reg_1479),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_phi_ln1474_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter11_phi_ln1474_reg_1468),
        .Q(ap_phi_reg_pp0_iter12_phi_ln1474_reg_1468),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_phi_reg_pp0_iter13_phi_ln1099_reg_1534[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter12),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .O(ap_phi_reg_pp0_iter13_phi_ln1099_reg_15340));
  FDRE \ap_phi_reg_pp0_iter13_phi_ln1099_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter13_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter12_phi_ln1099_reg_1534),
        .Q(ap_phi_reg_pp0_iter13_phi_ln1099_reg_1534),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_phi_ln1120_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter13_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter12_phi_ln1120_reg_1523),
        .Q(ap_phi_reg_pp0_iter13_phi_ln1120_reg_1523),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_phi_ln1141_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter13_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter12_phi_ln1141_reg_1512),
        .Q(ap_phi_reg_pp0_iter13_phi_ln1141_reg_1512),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_phi_ln1162_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter13_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter12_phi_ln1162_reg_1501),
        .Q(ap_phi_reg_pp0_iter13_phi_ln1162_reg_1501),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_phi_ln1183_reg_1490_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter13_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter12_phi_ln1183_reg_1490),
        .Q(ap_phi_reg_pp0_iter13_phi_ln1183_reg_1490),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_phi_ln1459_reg_1479_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter13_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter12_phi_ln1459_reg_1479),
        .Q(ap_phi_reg_pp0_iter13_phi_ln1459_reg_1479),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_phi_ln1474_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter13_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter12_phi_ln1474_reg_1468),
        .Q(ap_phi_reg_pp0_iter13_phi_ln1474_reg_1468),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_phi_reg_pp0_iter14_phi_ln1099_reg_1534[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter13),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .O(tpgSinTableArray_9bit_0_ce1));
  FDRE \ap_phi_reg_pp0_iter14_phi_ln1099_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_0_ce1),
        .D(ap_phi_reg_pp0_iter13_phi_ln1099_reg_1534),
        .Q(ap_phi_reg_pp0_iter14_phi_ln1099_reg_1534),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_phi_ln1120_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_0_ce1),
        .D(ap_phi_reg_pp0_iter13_phi_ln1120_reg_1523),
        .Q(ap_phi_reg_pp0_iter14_phi_ln1120_reg_1523),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_phi_ln1141_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_0_ce1),
        .D(ap_phi_reg_pp0_iter13_phi_ln1141_reg_1512),
        .Q(ap_phi_reg_pp0_iter14_phi_ln1141_reg_1512),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_phi_ln1162_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_0_ce1),
        .D(ap_phi_reg_pp0_iter13_phi_ln1162_reg_1501),
        .Q(ap_phi_reg_pp0_iter14_phi_ln1162_reg_1501),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_phi_ln1183_reg_1490_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_0_ce1),
        .D(ap_phi_reg_pp0_iter13_phi_ln1183_reg_1490),
        .Q(ap_phi_reg_pp0_iter14_phi_ln1183_reg_1490),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_phi_ln1459_reg_1479_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_0_ce1),
        .D(ap_phi_reg_pp0_iter13_phi_ln1459_reg_1479),
        .Q(ap_phi_reg_pp0_iter14_phi_ln1459_reg_1479),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_phi_ln1474_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_0_ce1),
        .D(ap_phi_reg_pp0_iter13_phi_ln1474_reg_1468),
        .Q(ap_phi_reg_pp0_iter14_phi_ln1474_reg_1468),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_phi_reg_pp0_iter15_phi_ln1099_reg_1534[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter14),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .O(tpgSinTableArray_9bit_0_ce0));
  FDRE \ap_phi_reg_pp0_iter15_phi_ln1099_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_0_ce0),
        .D(ap_phi_reg_pp0_iter14_phi_ln1099_reg_1534),
        .Q(ap_phi_reg_pp0_iter15_phi_ln1099_reg_1534),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_phi_ln1120_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_0_ce0),
        .D(ap_phi_reg_pp0_iter14_phi_ln1120_reg_1523),
        .Q(ap_phi_reg_pp0_iter15_phi_ln1120_reg_1523),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_phi_ln1141_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_0_ce0),
        .D(ap_phi_reg_pp0_iter14_phi_ln1141_reg_1512),
        .Q(ap_phi_reg_pp0_iter15_phi_ln1141_reg_1512),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_phi_ln1162_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_0_ce0),
        .D(ap_phi_reg_pp0_iter14_phi_ln1162_reg_1501),
        .Q(ap_phi_reg_pp0_iter15_phi_ln1162_reg_1501),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_phi_ln1183_reg_1490_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_0_ce0),
        .D(ap_phi_reg_pp0_iter14_phi_ln1183_reg_1490),
        .Q(ap_phi_reg_pp0_iter15_phi_ln1183_reg_1490),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_phi_ln1459_reg_1479_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_0_ce0),
        .D(ap_phi_reg_pp0_iter14_phi_ln1459_reg_1479),
        .Q(ap_phi_reg_pp0_iter15_phi_ln1459_reg_1479),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_phi_ln1474_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_0_ce0),
        .D(ap_phi_reg_pp0_iter14_phi_ln1474_reg_1468),
        .Q(ap_phi_reg_pp0_iter15_phi_ln1474_reg_1468),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_phi_ln1099_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter15_phi_ln1099_reg_1534),
        .Q(ap_phi_reg_pp0_iter16_phi_ln1099_reg_1534),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_phi_ln1120_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter15_phi_ln1120_reg_1523),
        .Q(ap_phi_reg_pp0_iter16_phi_ln1120_reg_1523),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_phi_ln1141_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter15_phi_ln1141_reg_1512),
        .Q(ap_phi_reg_pp0_iter16_phi_ln1141_reg_1512),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_phi_ln1162_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter15_phi_ln1162_reg_1501),
        .Q(ap_phi_reg_pp0_iter16_phi_ln1162_reg_1501),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_phi_ln1183_reg_1490_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter15_phi_ln1183_reg_1490),
        .Q(ap_phi_reg_pp0_iter16_phi_ln1183_reg_1490),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_phi_ln1459_reg_1479_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter15_phi_ln1459_reg_1479),
        .Q(ap_phi_reg_pp0_iter16_phi_ln1459_reg_1479),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_phi_ln1474_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter15_phi_ln1474_reg_1468),
        .Q(ap_phi_reg_pp0_iter16_phi_ln1474_reg_1468),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_phi_reg_pp0_iter17_phi_ln1099_reg_1534[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter16),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .O(ap_phi_reg_pp0_iter17_phi_ln1099_reg_15340));
  FDRE \ap_phi_reg_pp0_iter17_phi_ln1099_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter17_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter16_phi_ln1099_reg_1534),
        .Q(ap_phi_reg_pp0_iter17_phi_ln1099_reg_1534),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_phi_ln1120_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter17_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter16_phi_ln1120_reg_1523),
        .Q(ap_phi_reg_pp0_iter17_phi_ln1120_reg_1523),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_phi_ln1141_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter17_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter16_phi_ln1141_reg_1512),
        .Q(ap_phi_reg_pp0_iter17_phi_ln1141_reg_1512),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_phi_ln1162_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter17_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter16_phi_ln1162_reg_1501),
        .Q(ap_phi_reg_pp0_iter17_phi_ln1162_reg_1501),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_phi_ln1183_reg_1490_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter17_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter16_phi_ln1183_reg_1490),
        .Q(ap_phi_reg_pp0_iter17_phi_ln1183_reg_1490),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_phi_ln1459_reg_1479_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter17_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter16_phi_ln1459_reg_1479),
        .Q(ap_phi_reg_pp0_iter17_phi_ln1459_reg_1479),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_phi_ln1474_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter17_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter16_phi_ln1474_reg_1468),
        .Q(ap_phi_reg_pp0_iter17_phi_ln1474_reg_1468),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_phi_reg_pp0_iter18_phi_ln1099_reg_1534[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter17),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .O(ap_phi_reg_pp0_iter18_phi_ln1099_reg_15340));
  FDRE \ap_phi_reg_pp0_iter18_phi_ln1099_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter18_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter17_phi_ln1099_reg_1534),
        .Q(ap_phi_reg_pp0_iter18_phi_ln1099_reg_1534),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_phi_ln1120_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter18_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter17_phi_ln1120_reg_1523),
        .Q(ap_phi_reg_pp0_iter18_phi_ln1120_reg_1523),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_phi_ln1141_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter18_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter17_phi_ln1141_reg_1512),
        .Q(ap_phi_reg_pp0_iter18_phi_ln1141_reg_1512),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_phi_ln1162_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter18_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter17_phi_ln1162_reg_1501),
        .Q(ap_phi_reg_pp0_iter18_phi_ln1162_reg_1501),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_phi_ln1183_reg_1490_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter18_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter17_phi_ln1183_reg_1490),
        .Q(ap_phi_reg_pp0_iter18_phi_ln1183_reg_1490),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_phi_ln1459_reg_1479_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter18_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter17_phi_ln1459_reg_1479),
        .Q(ap_phi_reg_pp0_iter18_phi_ln1459_reg_1479),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_phi_ln1474_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter18_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter17_phi_ln1474_reg_1468),
        .Q(ap_phi_reg_pp0_iter18_phi_ln1474_reg_1468),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000001)) 
    \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_1 
       (.I0(trunc_ln520_reg_4950_pp0_iter17_reg),
        .I1(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I4(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_3_n_3 ),
        .I5(ap_phi_reg_pp0_iter18_phi_ln1099_reg_1534),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2 
       (.I0(bckgndId_load_read_reg_4897[4]),
        .I1(bckgndId_load_read_reg_4897[6]),
        .I2(bckgndId_load_read_reg_4897[7]),
        .I3(bckgndId_load_read_reg_4897[5]),
        .I4(bckgndId_load_read_reg_4897[3]),
        .I5(bckgndId_load_read_reg_4897[2]),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_3 
       (.I0(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_4_n_3 ),
        .I1(colorFormatLocal_read_reg_4876[1]),
        .I2(colorFormatLocal_read_reg_4876[6]),
        .I3(colorFormatLocal_read_reg_4876[7]),
        .I4(\icmp_ln520_reg_4969_pp0_iter17_reg_reg[0]__0_n_3 ),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_4 
       (.I0(colorFormatLocal_read_reg_4876[3]),
        .I1(colorFormatLocal_read_reg_4876[2]),
        .I2(colorFormatLocal_read_reg_4876[5]),
        .I3(colorFormatLocal_read_reg_4876[4]),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter21_reg_0),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter18),
        .I3(trunc_ln520_reg_4950_pp0_iter17_reg),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[1]_i_2 
       (.I0(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I3(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[1]_i_2_n_3 ));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534_reg[1] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[1]_i_2_n_3 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[1]),
        .R(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFDFFFF00010000)) 
    \ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523[0]_i_1 
       (.I0(trunc_ln520_reg_4950_pp0_iter17_reg),
        .I1(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ),
        .I2(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_3_n_3 ),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I5(ap_phi_reg_pp0_iter18_phi_ln1120_reg_1523),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ),
        .I1(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_3_n_3 ),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523[1]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523_reg[1] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523[1]),
        .R(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFDFF00000100)) 
    \ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512[0]_i_1 
       (.I0(trunc_ln520_reg_4950_pp0_iter17_reg),
        .I1(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I4(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_3_n_3 ),
        .I5(ap_phi_reg_pp0_iter18_phi_ln1141_reg_1512),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I3(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512[1]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512_reg[1] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512[1]),
        .R(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFDFFF00001000)) 
    \ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501[0]_i_1 
       (.I0(trunc_ln520_reg_4950_pp0_iter17_reg),
        .I1(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I4(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_3_n_3 ),
        .I5(ap_phi_reg_pp0_iter18_phi_ln1162_reg_1501),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I3(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501[1]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501_reg[1] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501[1]),
        .R(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000001)) 
    \ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490[0]_i_1 
       (.I0(trunc_ln520_reg_4950_pp0_iter17_reg),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I3(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .I4(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_3_n_3 ),
        .I5(ap_phi_reg_pp0_iter18_phi_ln1183_reg_1490),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490[1]_i_1 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I2(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .I3(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490[1]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490_reg[0] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490_reg[1] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490[1]),
        .R(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFDF0010)) 
    \ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479[0]_i_1 
       (.I0(trunc_ln520_reg_4950_pp0_iter17_reg),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_0 ),
        .I2(or_ln1449_reg_5067_pp0_iter17_reg),
        .I3(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_3_n_3 ),
        .I4(ap_phi_reg_pp0_iter18_phi_ln1459_reg_1479),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479[0]_i_2 
       (.I0(mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_20),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .O(\bckgndId_load_read_reg_4897_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479[1]_i_1 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_0 ),
        .I1(or_ln1449_reg_5067_pp0_iter17_reg),
        .I2(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479[1]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479_reg[0] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479_reg[1] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479[1]),
        .R(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFFD0001)) 
    \ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468[0]_i_1 
       (.I0(trunc_ln520_reg_4950_pp0_iter17_reg),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_0 ),
        .I2(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_3_n_3 ),
        .I3(or_ln1449_reg_5067_pp0_iter17_reg),
        .I4(ap_phi_reg_pp0_iter18_phi_ln1474_reg_1468),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468[1]_i_1 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_0 ),
        .I1(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_3_n_3 ),
        .I2(or_ln1449_reg_5067_pp0_iter17_reg),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468[1]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468_reg[1] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468[1]),
        .R(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534[0]_i_2 
       (.I0(p_reg_reg_0),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .O(ap_condition_1899));
  FDRE \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_1 ),
        .Q(\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_0 ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_1 ),
        .Q(\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_0 ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_1 ),
        .Q(\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_0 ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_1 ),
        .Q(\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_0 ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_1 ),
        .Q(\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_0 ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_ap_uint_10_s_fu_1719_n_4),
        .Q(ap_phi_reg_pp0_iter2_hHatch_reg_1446),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_phi_reg_pp0_iter2_phi_ln1099_reg_1534[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .O(ap_phi_reg_pp0_iter2_hHatch_reg_1446094_out));
  FDRE \ap_phi_reg_pp0_iter2_phi_ln1099_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_hHatch_reg_1446094_out),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter2_phi_ln1099_reg_1534),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_phi_ln1120_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_hHatch_reg_1446094_out),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter2_phi_ln1120_reg_1523),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_phi_ln1141_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_hHatch_reg_1446094_out),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter2_phi_ln1141_reg_1512),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_phi_ln1162_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_hHatch_reg_1446094_out),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter2_phi_ln1162_reg_1501),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_phi_ln1183_reg_1490_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_hHatch_reg_1446094_out),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter2_phi_ln1183_reg_1490),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_phi_reg_pp0_iter3_phi_ln1099_reg_1534[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .O(ap_phi_reg_pp0_iter3_phi_ln1459_reg_14790));
  FDRE \ap_phi_reg_pp0_iter3_phi_ln1099_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_phi_ln1459_reg_14790),
        .D(ap_phi_reg_pp0_iter2_phi_ln1099_reg_1534),
        .Q(ap_phi_reg_pp0_iter3_phi_ln1099_reg_1534),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_phi_ln1120_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_phi_ln1459_reg_14790),
        .D(ap_phi_reg_pp0_iter2_phi_ln1120_reg_1523),
        .Q(ap_phi_reg_pp0_iter3_phi_ln1120_reg_1523),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_phi_ln1141_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_phi_ln1459_reg_14790),
        .D(ap_phi_reg_pp0_iter2_phi_ln1141_reg_1512),
        .Q(ap_phi_reg_pp0_iter3_phi_ln1141_reg_1512),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_phi_ln1162_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_phi_ln1459_reg_14790),
        .D(ap_phi_reg_pp0_iter2_phi_ln1162_reg_1501),
        .Q(ap_phi_reg_pp0_iter3_phi_ln1162_reg_1501),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_phi_ln1183_reg_1490_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_phi_ln1459_reg_14790),
        .D(ap_phi_reg_pp0_iter2_phi_ln1183_reg_1490),
        .Q(ap_phi_reg_pp0_iter3_phi_ln1183_reg_1490),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2E2E2E2222222222)) 
    \ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479_reg_n_3_[0] ),
        .I1(ap_phi_reg_pp0_iter3_phi_ln1459_reg_14790),
        .I2(icmp_ln520_reg_4969_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_hHatch_reg_1446),
        .I4(vHatch),
        .I5(\ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479[0]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479[0]_i_2 
       (.I0(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_4_n_3 ),
        .I1(colorFormatLocal_read_reg_4876[1]),
        .I2(colorFormatLocal_read_reg_4876[6]),
        .I3(colorFormatLocal_read_reg_4876[7]),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_0 ),
        .I5(colorFormatLocal_read_reg_4876[0]),
        .O(\ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479[0]_i_2_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479[0]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00AA03AA00AA00AA)) 
    \ap_phi_reg_pp0_iter3_phi_ln1474_reg_1468[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_phi_ln1474_reg_1468_reg_n_3_[0] ),
        .I1(ap_phi_reg_pp0_iter2_hHatch_reg_1446),
        .I2(vHatch),
        .I3(ap_phi_reg_pp0_iter3_phi_ln1459_reg_14790),
        .I4(icmp_ln520_reg_4969_pp0_iter1_reg),
        .I5(\ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479[0]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_phi_ln1474_reg_1468[0]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_phi_ln1474_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter3_phi_ln1474_reg_1468[0]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_phi_ln1474_reg_1468_reg_n_3_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_phi_reg_pp0_iter4_phi_ln1099_reg_1534[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .O(ap_phi_reg_pp0_iter4_phi_ln1099_reg_15340));
  FDRE \ap_phi_reg_pp0_iter4_phi_ln1099_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter3_phi_ln1099_reg_1534),
        .Q(ap_phi_reg_pp0_iter4_phi_ln1099_reg_1534),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_phi_ln1120_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter3_phi_ln1120_reg_1523),
        .Q(ap_phi_reg_pp0_iter4_phi_ln1120_reg_1523),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_phi_ln1141_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter3_phi_ln1141_reg_1512),
        .Q(ap_phi_reg_pp0_iter4_phi_ln1141_reg_1512),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_phi_ln1162_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter3_phi_ln1162_reg_1501),
        .Q(ap_phi_reg_pp0_iter4_phi_ln1162_reg_1501),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_phi_ln1183_reg_1490_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter3_phi_ln1183_reg_1490),
        .Q(ap_phi_reg_pp0_iter4_phi_ln1183_reg_1490),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_phi_ln1459_reg_1479_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_phi_ln1099_reg_15340),
        .D(\ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479_reg_n_3_[0] ),
        .Q(ap_phi_reg_pp0_iter4_phi_ln1459_reg_1479),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_phi_ln1474_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_phi_ln1099_reg_15340),
        .D(\ap_phi_reg_pp0_iter3_phi_ln1474_reg_1468_reg_n_3_[0] ),
        .Q(ap_phi_reg_pp0_iter4_phi_ln1474_reg_1468),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_phi_reg_pp0_iter5_phi_ln1099_reg_1534[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .O(ap_phi_reg_pp0_iter5_phi_ln1099_reg_15340));
  FDRE \ap_phi_reg_pp0_iter5_phi_ln1099_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter4_phi_ln1099_reg_1534),
        .Q(ap_phi_reg_pp0_iter5_phi_ln1099_reg_1534),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_phi_ln1120_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter4_phi_ln1120_reg_1523),
        .Q(ap_phi_reg_pp0_iter5_phi_ln1120_reg_1523),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_phi_ln1141_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter4_phi_ln1141_reg_1512),
        .Q(ap_phi_reg_pp0_iter5_phi_ln1141_reg_1512),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_phi_ln1162_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter4_phi_ln1162_reg_1501),
        .Q(ap_phi_reg_pp0_iter5_phi_ln1162_reg_1501),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_phi_ln1183_reg_1490_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter4_phi_ln1183_reg_1490),
        .Q(ap_phi_reg_pp0_iter5_phi_ln1183_reg_1490),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_phi_ln1459_reg_1479_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter4_phi_ln1459_reg_1479),
        .Q(ap_phi_reg_pp0_iter5_phi_ln1459_reg_1479),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_phi_ln1474_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter4_phi_ln1474_reg_1468),
        .Q(ap_phi_reg_pp0_iter5_phi_ln1474_reg_1468),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_phi_reg_pp0_iter6_phi_ln1099_reg_1534[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .O(ap_phi_reg_pp0_iter6_phi_ln1099_reg_15340));
  FDRE \ap_phi_reg_pp0_iter6_phi_ln1099_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter5_phi_ln1099_reg_1534),
        .Q(ap_phi_reg_pp0_iter6_phi_ln1099_reg_1534),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_phi_ln1120_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter5_phi_ln1120_reg_1523),
        .Q(ap_phi_reg_pp0_iter6_phi_ln1120_reg_1523),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_phi_ln1141_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter5_phi_ln1141_reg_1512),
        .Q(ap_phi_reg_pp0_iter6_phi_ln1141_reg_1512),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_phi_ln1162_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter5_phi_ln1162_reg_1501),
        .Q(ap_phi_reg_pp0_iter6_phi_ln1162_reg_1501),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_phi_ln1183_reg_1490_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter5_phi_ln1183_reg_1490),
        .Q(ap_phi_reg_pp0_iter6_phi_ln1183_reg_1490),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_phi_ln1459_reg_1479_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter5_phi_ln1459_reg_1479),
        .Q(ap_phi_reg_pp0_iter6_phi_ln1459_reg_1479),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_phi_ln1474_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter5_phi_ln1474_reg_1468),
        .Q(ap_phi_reg_pp0_iter6_phi_ln1474_reg_1468),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_phi_reg_pp0_iter7_phi_ln1099_reg_1534[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .O(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340));
  FDRE \ap_phi_reg_pp0_iter7_phi_ln1099_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter6_phi_ln1099_reg_1534),
        .Q(ap_phi_reg_pp0_iter7_phi_ln1099_reg_1534),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_phi_ln1120_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter6_phi_ln1120_reg_1523),
        .Q(ap_phi_reg_pp0_iter7_phi_ln1120_reg_1523),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_phi_ln1141_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter6_phi_ln1141_reg_1512),
        .Q(ap_phi_reg_pp0_iter7_phi_ln1141_reg_1512),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_phi_ln1162_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter6_phi_ln1162_reg_1501),
        .Q(ap_phi_reg_pp0_iter7_phi_ln1162_reg_1501),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_phi_ln1183_reg_1490_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter6_phi_ln1183_reg_1490),
        .Q(ap_phi_reg_pp0_iter7_phi_ln1183_reg_1490),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_phi_ln1459_reg_1479_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter6_phi_ln1459_reg_1479),
        .Q(ap_phi_reg_pp0_iter7_phi_ln1459_reg_1479),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_phi_ln1474_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter6_phi_ln1474_reg_1468),
        .Q(ap_phi_reg_pp0_iter7_phi_ln1474_reg_1468),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_phi_reg_pp0_iter8_phi_ln1099_reg_1534[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .O(ap_phi_reg_pp0_iter8_phi_ln1099_reg_15340));
  FDRE \ap_phi_reg_pp0_iter8_phi_ln1099_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter7_phi_ln1099_reg_1534),
        .Q(ap_phi_reg_pp0_iter8_phi_ln1099_reg_1534),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_phi_ln1120_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter7_phi_ln1120_reg_1523),
        .Q(ap_phi_reg_pp0_iter8_phi_ln1120_reg_1523),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_phi_ln1141_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter7_phi_ln1141_reg_1512),
        .Q(ap_phi_reg_pp0_iter8_phi_ln1141_reg_1512),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_phi_ln1162_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter7_phi_ln1162_reg_1501),
        .Q(ap_phi_reg_pp0_iter8_phi_ln1162_reg_1501),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_phi_ln1183_reg_1490_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter7_phi_ln1183_reg_1490),
        .Q(ap_phi_reg_pp0_iter8_phi_ln1183_reg_1490),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_phi_ln1459_reg_1479_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter7_phi_ln1459_reg_1479),
        .Q(ap_phi_reg_pp0_iter8_phi_ln1459_reg_1479),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_phi_ln1474_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter7_phi_ln1474_reg_1468),
        .Q(ap_phi_reg_pp0_iter8_phi_ln1474_reg_1468),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_phi_reg_pp0_iter9_phi_ln1099_reg_1534[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .O(ap_phi_reg_pp0_iter9_phi_ln1099_reg_15340));
  FDRE \ap_phi_reg_pp0_iter9_phi_ln1099_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter9_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter8_phi_ln1099_reg_1534),
        .Q(ap_phi_reg_pp0_iter9_phi_ln1099_reg_1534),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_phi_ln1120_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter9_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter8_phi_ln1120_reg_1523),
        .Q(ap_phi_reg_pp0_iter9_phi_ln1120_reg_1523),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_phi_ln1141_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter9_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter8_phi_ln1141_reg_1512),
        .Q(ap_phi_reg_pp0_iter9_phi_ln1141_reg_1512),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_phi_ln1162_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter9_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter8_phi_ln1162_reg_1501),
        .Q(ap_phi_reg_pp0_iter9_phi_ln1162_reg_1501),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_phi_ln1183_reg_1490_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter9_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter8_phi_ln1183_reg_1490),
        .Q(ap_phi_reg_pp0_iter9_phi_ln1183_reg_1490),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_phi_ln1459_reg_1479_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter9_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter8_phi_ln1459_reg_1479),
        .Q(ap_phi_reg_pp0_iter9_phi_ln1459_reg_1479),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_phi_ln1474_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter9_phi_ln1099_reg_15340),
        .D(ap_phi_reg_pp0_iter8_phi_ln1474_reg_1468),
        .Q(ap_phi_reg_pp0_iter9_phi_ln1474_reg_1468),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \bSerie_V[27]_i_1 
       (.I0(\bSerie_V[27]_i_3_n_3 ),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .O(\bSerie_V[27]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bSerie_V[27]_i_2 
       (.I0(\bSerie_V_reg[3]__0_n_3 ),
        .I1(\bSerie_V_reg[0]__0_n_3 ),
        .O(tmp_9_fu_3903_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \bSerie_V[27]_i_3 
       (.I0(\xCount_V_1[9]_i_6_n_3 ),
        .I1(ap_enable_reg_pp0_iter20),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .O(\bSerie_V[27]_i_3_n_3 ));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_V_reg[0]__0 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(\bSerie_V_reg[1]_srl2_n_3 ),
        .Q(\bSerie_V_reg[0]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/bSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/bSerie_V_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    \bSerie_V_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .CLK(ap_clk),
        .D(\bSerie_V_reg[3]__0_n_3 ),
        .Q(\bSerie_V_reg[1]_srl2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[21] 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(tmp_9_fu_3903_p3[1]),
        .Q(tmp_9_fu_3903_p3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[22] 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(tmp_9_fu_3903_p3[2]),
        .Q(tmp_9_fu_3903_p3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[23] 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(tmp_9_fu_3903_p3[3]),
        .Q(tmp_9_fu_3903_p3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[24] 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(tmp_9_fu_3903_p3[4]),
        .Q(tmp_9_fu_3903_p3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[25] 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(tmp_9_fu_3903_p3[5]),
        .Q(tmp_9_fu_3903_p3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[26] 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(tmp_9_fu_3903_p3[6]),
        .Q(tmp_9_fu_3903_p3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[27] 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(tmp_9_fu_3903_p3[7]),
        .Q(tmp_9_fu_3903_p3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_V_reg[3]__0 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(\bSerie_V_reg[4]_srl17_n_3 ),
        .Q(\bSerie_V_reg[3]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/bSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/bSerie_V_reg[4]_srl17 " *) 
  SRLC32E #(
    .INIT(32'h000001FE)) 
    \bSerie_V_reg[4]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .CLK(ap_clk),
        .D(tmp_9_fu_3903_p3[0]),
        .Q(\bSerie_V_reg[4]_srl17_n_3 ),
        .Q31(\NLW_bSerie_V_reg[4]_srl17_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_reg_5235[15]_i_1 
       (.I0(mul_mul_16ns_5ns_21_4_1_U20_n_40),
        .I1(b_reg_52350),
        .O(\b_reg_5235[15]_i_1_n_3 ));
  FDRE \b_reg_5235_pp0_iter17_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235[0]),
        .Q(b_reg_5235_pp0_iter17_reg[0]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter17_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235[10]),
        .Q(b_reg_5235_pp0_iter17_reg[10]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter17_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235[11]),
        .Q(b_reg_5235_pp0_iter17_reg[11]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter17_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235[12]),
        .Q(b_reg_5235_pp0_iter17_reg[12]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter17_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235[13]),
        .Q(b_reg_5235_pp0_iter17_reg[13]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter17_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235[14]),
        .Q(b_reg_5235_pp0_iter17_reg[14]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter17_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235[15]),
        .Q(b_reg_5235_pp0_iter17_reg[15]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter17_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235[1]),
        .Q(b_reg_5235_pp0_iter17_reg[1]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter17_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235[2]),
        .Q(b_reg_5235_pp0_iter17_reg[2]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter17_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235[3]),
        .Q(b_reg_5235_pp0_iter17_reg[3]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter17_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235[4]),
        .Q(b_reg_5235_pp0_iter17_reg[4]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter17_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235[5]),
        .Q(b_reg_5235_pp0_iter17_reg[5]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter17_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235[6]),
        .Q(b_reg_5235_pp0_iter17_reg[6]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter17_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235[7]),
        .Q(b_reg_5235_pp0_iter17_reg[7]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter17_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235[8]),
        .Q(b_reg_5235_pp0_iter17_reg[8]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter17_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235[9]),
        .Q(b_reg_5235_pp0_iter17_reg[9]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235_pp0_iter17_reg[0]),
        .Q(\b_reg_5235_pp0_iter18_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter18_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235_pp0_iter17_reg[10]),
        .Q(\b_reg_5235_pp0_iter18_reg_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter18_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235_pp0_iter17_reg[11]),
        .Q(\b_reg_5235_pp0_iter18_reg_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter18_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235_pp0_iter17_reg[12]),
        .Q(\b_reg_5235_pp0_iter18_reg_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter18_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235_pp0_iter17_reg[13]),
        .Q(\b_reg_5235_pp0_iter18_reg_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter18_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235_pp0_iter17_reg[14]),
        .Q(\b_reg_5235_pp0_iter18_reg_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter18_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235_pp0_iter17_reg[15]),
        .Q(\b_reg_5235_pp0_iter18_reg_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter18_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235_pp0_iter17_reg[1]),
        .Q(\b_reg_5235_pp0_iter18_reg_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter18_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235_pp0_iter17_reg[2]),
        .Q(\b_reg_5235_pp0_iter18_reg_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter18_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235_pp0_iter17_reg[3]),
        .Q(\b_reg_5235_pp0_iter18_reg_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter18_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235_pp0_iter17_reg[4]),
        .Q(\b_reg_5235_pp0_iter18_reg_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter18_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235_pp0_iter17_reg[5]),
        .Q(\b_reg_5235_pp0_iter18_reg_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter18_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235_pp0_iter17_reg[6]),
        .Q(\b_reg_5235_pp0_iter18_reg_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter18_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235_pp0_iter17_reg[7]),
        .Q(\b_reg_5235_pp0_iter18_reg_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter18_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235_pp0_iter17_reg[8]),
        .Q(\b_reg_5235_pp0_iter18_reg_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter18_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_5235_pp0_iter17_reg[9]),
        .Q(\b_reg_5235_pp0_iter18_reg_reg_n_3_[9] ),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter19_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_5235_pp0_iter18_reg_reg_n_3_[0] ),
        .Q(b_reg_5235_pp0_iter19_reg[0]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter19_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_5235_pp0_iter18_reg_reg_n_3_[1] ),
        .Q(b_reg_5235_pp0_iter19_reg[1]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter19_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_5235_pp0_iter18_reg_reg_n_3_[2] ),
        .Q(b_reg_5235_pp0_iter19_reg[2]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter19_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_5235_pp0_iter18_reg_reg_n_3_[3] ),
        .Q(b_reg_5235_pp0_iter19_reg[3]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter19_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_5235_pp0_iter18_reg_reg_n_3_[4] ),
        .Q(b_reg_5235_pp0_iter19_reg[4]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter19_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_5235_pp0_iter18_reg_reg_n_3_[5] ),
        .Q(b_reg_5235_pp0_iter19_reg[5]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter19_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_5235_pp0_iter18_reg_reg_n_3_[6] ),
        .Q(b_reg_5235_pp0_iter19_reg[6]),
        .R(1'b0));
  FDRE \b_reg_5235_pp0_iter19_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_5235_pp0_iter18_reg_reg_n_3_[7] ),
        .Q(b_reg_5235_pp0_iter19_reg[7]),
        .R(1'b0));
  FDSE \b_reg_5235_reg[0] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(trunc_ln1244_1_reg_5207[0]),
        .Q(b_reg_5235[0]),
        .S(\b_reg_5235[15]_i_1_n_3 ));
  FDRE \b_reg_5235_reg[10] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_2_fu_2693_p2[10]),
        .Q(b_reg_5235[10]),
        .R(\b_reg_5235[15]_i_1_n_3 ));
  FDRE \b_reg_5235_reg[11] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_2_fu_2693_p2[11]),
        .Q(b_reg_5235[11]),
        .R(\b_reg_5235[15]_i_1_n_3 ));
  FDRE \b_reg_5235_reg[12] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_2_fu_2693_p2[12]),
        .Q(b_reg_5235[12]),
        .R(\b_reg_5235[15]_i_1_n_3 ));
  FDRE \b_reg_5235_reg[13] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_2_fu_2693_p2[13]),
        .Q(b_reg_5235[13]),
        .R(\b_reg_5235[15]_i_1_n_3 ));
  FDRE \b_reg_5235_reg[14] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_2_fu_2693_p2[14]),
        .Q(b_reg_5235[14]),
        .R(\b_reg_5235[15]_i_1_n_3 ));
  FDRE \b_reg_5235_reg[15] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_2_fu_2693_p2[15]),
        .Q(b_reg_5235[15]),
        .R(\b_reg_5235[15]_i_1_n_3 ));
  FDSE \b_reg_5235_reg[1] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(trunc_ln1244_1_reg_5207[1]),
        .Q(b_reg_5235[1]),
        .S(\b_reg_5235[15]_i_1_n_3 ));
  FDSE \b_reg_5235_reg[2] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(trunc_ln1244_1_reg_5207[2]),
        .Q(b_reg_5235[2]),
        .S(\b_reg_5235[15]_i_1_n_3 ));
  FDSE \b_reg_5235_reg[3] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(trunc_ln1244_1_reg_5207[3]),
        .Q(b_reg_5235[3]),
        .S(\b_reg_5235[15]_i_1_n_3 ));
  FDSE \b_reg_5235_reg[4] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(trunc_ln1244_1_reg_5207[4]),
        .Q(b_reg_5235[4]),
        .S(\b_reg_5235[15]_i_1_n_3 ));
  FDSE \b_reg_5235_reg[5] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(trunc_ln1244_1_reg_5207[5]),
        .Q(b_reg_5235[5]),
        .S(\b_reg_5235[15]_i_1_n_3 ));
  FDSE \b_reg_5235_reg[6] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_2_fu_2693_p2[6]),
        .Q(b_reg_5235[6]),
        .S(\b_reg_5235[15]_i_1_n_3 ));
  FDSE \b_reg_5235_reg[7] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_2_fu_2693_p2[7]),
        .Q(b_reg_5235[7]),
        .S(\b_reg_5235[15]_i_1_n_3 ));
  FDRE \b_reg_5235_reg[8] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_2_fu_2693_p2[8]),
        .Q(b_reg_5235[8]),
        .R(\b_reg_5235[15]_i_1_n_3 ));
  FDRE \b_reg_5235_reg[9] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_2_fu_2693_p2[9]),
        .Q(b_reg_5235[9]),
        .R(\b_reg_5235[15]_i_1_n_3 ));
  FDRE \barWidthMinSamples_read_reg_4824_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\d_read_reg_22_reg[9] [0]),
        .Q(barWidthMinSamples_read_reg_4824[0]),
        .R(1'b0));
  FDRE \barWidthMinSamples_read_reg_4824_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\d_read_reg_22_reg[9] [1]),
        .Q(barWidthMinSamples_read_reg_4824[1]),
        .R(1'b0));
  FDRE \barWidthMinSamples_read_reg_4824_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\d_read_reg_22_reg[9] [2]),
        .Q(barWidthMinSamples_read_reg_4824[2]),
        .R(1'b0));
  FDRE \barWidthMinSamples_read_reg_4824_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\d_read_reg_22_reg[9] [3]),
        .Q(barWidthMinSamples_read_reg_4824[3]),
        .R(1'b0));
  FDRE \barWidthMinSamples_read_reg_4824_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\d_read_reg_22_reg[9] [4]),
        .Q(barWidthMinSamples_read_reg_4824[4]),
        .R(1'b0));
  FDRE \barWidthMinSamples_read_reg_4824_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\d_read_reg_22_reg[9] [5]),
        .Q(barWidthMinSamples_read_reg_4824[5]),
        .R(1'b0));
  FDRE \barWidthMinSamples_read_reg_4824_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\d_read_reg_22_reg[9] [6]),
        .Q(barWidthMinSamples_read_reg_4824[6]),
        .R(1'b0));
  FDRE \barWidthMinSamples_read_reg_4824_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\d_read_reg_22_reg[9] [7]),
        .Q(barWidthMinSamples_read_reg_4824[7]),
        .R(1'b0));
  FDRE \barWidthMinSamples_read_reg_4824_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\d_read_reg_22_reg[9] [8]),
        .Q(barWidthMinSamples_read_reg_4824[8]),
        .R(1'b0));
  FDRE \barWidthMinSamples_read_reg_4824_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\d_read_reg_22_reg[9] [9]),
        .Q(barWidthMinSamples_read_reg_4824[9]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_4935_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_4935_reg[10]_0 [0]),
        .Q(barWidth_cast_cast_reg_4935_reg[0]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_4935_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_4935_reg[10]_0 [10]),
        .Q(barWidth_cast_cast_reg_4935_reg[10]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_4935_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_4935_reg[10]_0 [1]),
        .Q(barWidth_cast_cast_reg_4935_reg[1]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_4935_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_4935_reg[10]_0 [2]),
        .Q(barWidth_cast_cast_reg_4935_reg[2]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_4935_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_4935_reg[10]_0 [3]),
        .Q(barWidth_cast_cast_reg_4935_reg[3]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_4935_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_4935_reg[10]_0 [4]),
        .Q(barWidth_cast_cast_reg_4935_reg[4]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_4935_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_4935_reg[10]_0 [5]),
        .Q(barWidth_cast_cast_reg_4935_reg[5]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_4935_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_4935_reg[10]_0 [6]),
        .Q(barWidth_cast_cast_reg_4935_reg[6]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_4935_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_4935_reg[10]_0 [7]),
        .Q(barWidth_cast_cast_reg_4935_reg[7]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_4935_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_4935_reg[10]_0 [8]),
        .Q(barWidth_cast_cast_reg_4935_reg[8]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_4935_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_4935_reg[10]_0 [9]),
        .Q(barWidth_cast_cast_reg_4935_reg[9]),
        .R(1'b0));
  FDRE \bckgndId_load_read_reg_4897_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\bckgndId_load_read_reg_4897_reg[7]_0 [0]),
        .Q(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .R(1'b0));
  FDRE \bckgndId_load_read_reg_4897_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\bckgndId_load_read_reg_4897_reg[7]_0 [1]),
        .Q(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .R(1'b0));
  FDRE \bckgndId_load_read_reg_4897_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\bckgndId_load_read_reg_4897_reg[7]_0 [2]),
        .Q(bckgndId_load_read_reg_4897[2]),
        .R(1'b0));
  FDRE \bckgndId_load_read_reg_4897_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\bckgndId_load_read_reg_4897_reg[7]_0 [3]),
        .Q(bckgndId_load_read_reg_4897[3]),
        .R(1'b0));
  FDRE \bckgndId_load_read_reg_4897_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\bckgndId_load_read_reg_4897_reg[7]_0 [4]),
        .Q(bckgndId_load_read_reg_4897[4]),
        .R(1'b0));
  FDRE \bckgndId_load_read_reg_4897_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\bckgndId_load_read_reg_4897_reg[7]_0 [5]),
        .Q(bckgndId_load_read_reg_4897[5]),
        .R(1'b0));
  FDRE \bckgndId_load_read_reg_4897_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\bckgndId_load_read_reg_4897_reg[7]_0 [6]),
        .Q(bckgndId_load_read_reg_4897[6]),
        .R(1'b0));
  FDRE \bckgndId_load_read_reg_4897_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\bckgndId_load_read_reg_4897_reg[7]_0 [7]),
        .Q(bckgndId_load_read_reg_4897[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R blkYuv_1_U
       (.DPtpgBarSelRgb_CEA_b_ce0(DPtpgBarSelRgb_CEA_b_ce0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter20(ap_enable_reg_pp0_iter20),
        .\or_ln1449_reg_5067_pp0_iter19_reg_reg[0] (blkYuv_1_U_n_3),
        .\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8_0 (\or_ln1449_reg_5067_pp0_iter19_reg_reg_n_3_[0] ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8_1 (\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_7_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8_2 (mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_20),
        .\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8_3 (\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_8_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7] (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_17_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 (tpgBarSelYuv_v_U_n_15),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_26_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_19_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_3 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_27_n_3 ),
        .\q0_reg[7]_0 (\q0_reg[7]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R_2 blkYuv_U
       (.D(D[7]),
        .DPtpgBarSelRgb_CEA_b_ce0(DPtpgBarSelRgb_CEA_b_ce0),
        .Q(bluYuv_U_n_3),
        .ap_clk(ap_clk),
        .\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_0 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_31_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_1 (\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_2 (tpgBarSelYuv_v_U_n_16),
        .\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_3 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_14_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7] (DPtpgBarSelYuv_601_y_U_n_6),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 (DPtpgBarSelYuv_709_u_U_n_4),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 (blkYuv_1_U_n_3),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_3 (redYuv_U_n_3),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_4 (add_ln1314_reg_5450[7]),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_5 (\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_6 (\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_7 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_14_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_8 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_15_n_3 ),
        .\q0_reg[7]_0 (\q0_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R bluYuv_U
       (.DPtpgBarSelRgb_CEA_b_ce0(DPtpgBarSelRgb_CEA_b_ce0),
        .Q({bluYuv_U_n_3,bluYuv_U_n_4,bluYuv_U_n_5}),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512(ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512));
  FDRE \cmp126_i_read_reg_4786_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\cmp126_i_read_reg_4786_reg[0]_0 ),
        .Q(\cmp126_i_read_reg_4786_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \cmp141_i_read_reg_4868_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(cmp141_i_reg_1392),
        .Q(cmp141_i_read_reg_4868),
        .R(1'b0));
  FDRE \cmp2_i321_read_reg_4880_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(conv2_i_i_i351_reg_1336),
        .Q(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .R(1'b0));
  FDRE \cmp35_i526_read_reg_4809_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_reg_1356),
        .Q(cmp35_i526_read_reg_4809),
        .R(1'b0));
  FDRE \cmp59_i_read_reg_4790_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\cmp59_i_read_reg_4790_reg[0]_0 ),
        .Q(\cmp59_i_read_reg_4790_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \colorFormatLocal_read_reg_4876_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\colorFormatLocal_read_reg_4876_reg[7]_0 [0]),
        .Q(colorFormatLocal_read_reg_4876[0]),
        .R(1'b0));
  FDRE \colorFormatLocal_read_reg_4876_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\colorFormatLocal_read_reg_4876_reg[7]_0 [1]),
        .Q(colorFormatLocal_read_reg_4876[1]),
        .R(1'b0));
  FDRE \colorFormatLocal_read_reg_4876_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\colorFormatLocal_read_reg_4876_reg[7]_0 [2]),
        .Q(colorFormatLocal_read_reg_4876[2]),
        .R(1'b0));
  FDRE \colorFormatLocal_read_reg_4876_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\colorFormatLocal_read_reg_4876_reg[7]_0 [3]),
        .Q(colorFormatLocal_read_reg_4876[3]),
        .R(1'b0));
  FDRE \colorFormatLocal_read_reg_4876_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\colorFormatLocal_read_reg_4876_reg[7]_0 [4]),
        .Q(colorFormatLocal_read_reg_4876[4]),
        .R(1'b0));
  FDRE \colorFormatLocal_read_reg_4876_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\colorFormatLocal_read_reg_4876_reg[7]_0 [5]),
        .Q(colorFormatLocal_read_reg_4876[5]),
        .R(1'b0));
  FDRE \colorFormatLocal_read_reg_4876_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\colorFormatLocal_read_reg_4876_reg[7]_0 [6]),
        .Q(colorFormatLocal_read_reg_4876[6]),
        .R(1'b0));
  FDRE \colorFormatLocal_read_reg_4876_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\colorFormatLocal_read_reg_4876_reg[7]_0 [7]),
        .Q(colorFormatLocal_read_reg_4876[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_flow_control_loop_pipe_sequential_init_3 flow_control_loop_pipe_sequential_init_U
       (.B({ap_sig_allocacmp_x_4[15],B,ap_sig_allocacmp_x_4[11:1]}),
        .CO(CO),
        .D({add_ln1240_fu_1707_p2[10],flow_control_loop_pipe_sequential_init_U_n_31,add_ln1240_fu_1707_p2[8],flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,add_ln1240_fu_1707_p2[4],flow_control_loop_pipe_sequential_init_U_n_37,add_ln1240_fu_1707_p2[2:1],ap_sig_allocacmp_x_4[0]}),
        .E(E),
        .Q({\x_fu_498_reg_n_3_[15] ,\x_fu_498_reg_n_3_[14] ,\x_fu_498_reg_n_3_[13] ,\x_fu_498_reg_n_3_[12] ,\x_fu_498_reg_n_3_[11] ,\x_fu_498_reg_n_3_[10] ,\x_fu_498_reg_n_3_[9] ,\x_fu_498_reg_n_3_[8] ,\x_fu_498_reg_n_3_[7] ,\x_fu_498_reg_n_3_[6] ,\x_fu_498_reg_n_3_[5] ,\x_fu_498_reg_n_3_[4] ,\x_fu_498_reg_n_3_[3] ,\x_fu_498_reg_n_3_[2] ,\x_fu_498_reg_n_3_[1] ,\x_fu_498_reg_n_3_[0] }),
        .SR(flow_control_loop_pipe_sequential_init_U_n_7),
        .SS(SS),
        .\add_ln1314_reg_5450_reg[1] (\add_ln1314_reg_5450_reg[1]_0 ),
        .and_ln1341_reg_50550(and_ln1341_reg_50550),
        .and_ln1523_reg_50300(and_ln1523_reg_50300),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_4 ),
        .\ap_CS_fsm_reg[2]_0 (ap_enable_reg_pp0_iter21_reg_1),
        .\ap_CS_fsm_reg[2]_1 (ap_loop_exit_ready_pp0_iter20_reg),
        .\ap_CS_fsm_reg[3] (\q0_reg[2]_0 ),
        .\ap_CS_fsm_reg[3]_0 (ap_enable_reg_pp0_iter21_reg_0),
        .\ap_CS_fsm_reg[3]_1 (\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter20(ap_enable_reg_pp0_iter20),
        .ap_enable_reg_pp0_iter20_reg(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_enable_reg_pp0_iter20_reg_0(ap_enable_reg_pp0_iter20_reg_0),
        .ap_enable_reg_pp0_iter21_reg(ap_enable_reg_pp0_iter21_reg_2),
        .ap_enable_reg_pp0_iter21_reg_0(ap_enable_reg_pp0_iter21_reg_3),
        .ap_enable_reg_pp0_iter21_reg_1(flow_control_loop_pipe_sequential_init_U_n_74),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_21),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_5),
        .\bckgndId_load_read_reg_4897_reg[0] (\bckgndId_load_read_reg_4897_reg[0]_2 ),
        .conv2_i_i_i351_reg_1336(conv2_i_i_i351_reg_1336),
        .\conv2_i_i_i351_reg_1336_reg[7] (flow_control_loop_pipe_sequential_init_U_n_28),
        .full_n_reg(full_n_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_10),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o[1]),
        .icmp_ln1027_reg_4973_pp0_iter19_reg(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .\icmp_ln1027_reg_4973_reg[0] (flow_control_loop_pipe_sequential_init_U_n_12),
        .\icmp_ln1027_reg_4973_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_14),
        .\icmp_ln1050_reg_5022_reg[0] (\bckgndId_load_read_reg_4897_reg[7]_0 [2:0]),
        .icmp_ln1404_1_reg_1436(icmp_ln1404_1_reg_1436),
        .\icmp_ln1404_1_reg_1436_reg[0] (yCount_V_20),
        .\icmp_ln1584_reg_4987_reg[0] (flow_control_loop_pipe_sequential_init_U_n_15),
        .\icmp_ln1584_reg_4987_reg[0]_0 (\icmp_ln1584_reg_4987_reg_n_3_[0] ),
        .\icmp_ln1584_reg_4987_reg[0]_1 (\icmp_ln1584_reg_4987_reg[0]_0 ),
        .\icmp_ln520_reg_4969_reg[0] (\icmp_ln520_reg_4969_reg[0]_0 ),
        .\icmp_ln520_reg_4969_reg[0]_0 (\icmp_ln520_reg_4969_reg[0]_1 ),
        .in({in[6],in[3]}),
        .\int_bckgndId_reg[0] (flow_control_loop_pipe_sequential_init_U_n_16),
        .\int_bckgndId_reg[1] (flow_control_loop_pipe_sequential_init_U_n_18),
        .not_cmp2_i321_reg_1316(not_cmp2_i321_reg_1316),
        .\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_10_0 (\rampVal_3_loc_0_fu_320_reg[7] [7]),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[1] (DPtpgBarSelRgb_VESA_r_U_n_8),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[1]_0 (tpgBarSelRgb_r_U_n_10),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[1]_1 (\p_0_0_0_0_0554_lcssa561_fu_252[1]_i_4_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[3] (\p_0_0_0_0_0554_lcssa561_fu_252_reg[3] ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_0 (\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_4_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_1 (\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_7_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_2 (\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_21_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_3 (\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_5_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_4 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_13_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_5 (\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_17_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_6 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_14_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_7 (tpgBarSelRgb_r_U_n_4),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[5] (DPtpgBarSelRgb_VESA_r_U_n_9),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 (tpgBarSelRgb_r_U_n_12),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_1 (\p_0_0_0_0_0554_lcssa561_fu_252[5]_i_4_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[6] (\p_0_0_0_0_0554_lcssa561_fu_252_reg[6] ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_0 (\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_4_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_1 (\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_2 (\p_0_0_0_0_0554_lcssa561_fu_252_reg[0] ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_3 (\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_5_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_4 (p_0_0_0_0_0554_lcssa561_fu_2520),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_5 (tpgBarSelRgb_r_U_n_5),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[7] (\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_0 (DPtpgBarSelRgb_VESA_r_U_n_10),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_1 (tpgBarSelYuv_y_U_n_12),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_2 (\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_6_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_3 (\rampVal_loc_0_fu_316_reg[7] [7]),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[2] (\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_5_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 (DPtpgBarSelRgb_VESA_b_U_n_6),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_1 (\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_3_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_2 (tpgBarSelRgb_b_U_n_7),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_3 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_3_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_4 (\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ),
        .p_reg_reg(p_reg_reg_0),
        .rampStart_load_reg_1397({rampStart_load_reg_1397[7],rampStart_load_reg_1397[3]}),
        .sel(sel),
        .\sub40_i_reg_1372_reg[16] (\sub40_i_reg_1372_reg[16] ),
        .\xCount_V_2_reg[0] (grp_reg_ap_uint_10_s_fu_1719_n_6),
        .\xCount_V_2_reg[0]_0 (\xCount_V_2_reg[0]_0 ),
        .\xCount_V_2_reg[9]_i_6_0 (\xCount_V_2_reg[9]_i_6 ),
        .\xCount_V_3_reg[0] (\xCount_V_3_reg[0]_0 ),
        .\xCount_V_reg[0] (\xCount_V_reg[0]_0 ),
        .\x_fu_498_reg[15] (add_ln520_fu_1647_p2),
        .\x_fu_498_reg[4] (\x_fu_498_reg[4]_0 ),
        .\yCount_V_1_reg[5] (\yCount_V_1[5]_i_4_n_3 ),
        .\yCount_V_1_reg[5]_0 (\yCount_V_1_reg[5]_0 ),
        .\yCount_V_1_reg[5]_1 (\yCount_V_1_reg[5]_1 ),
        .\yCount_V_2_reg[0] (\yCount_V_2[9]_i_4_n_3 ),
        .\yCount_V_2_reg[0]_0 (\yCount_V_2_reg[0]_1 ),
        .\yCount_V_2_reg[0]_1 (\yCount_V_2_reg[0]_0 ),
        .\yCount_V_2_reg[0]_2 (\yCount_V_2_reg[0]_2 ),
        .\yCount_V_3_reg[9] (\sub_i_i_i_read_reg_4833_reg[9]_0 ),
        .\yCount_V_reg[9] (\icmp_ln1027_reg_4973_reg[0]_0 ),
        .\yCount_V_reg[9]_0 (\yCount_V_reg[9]_0 ),
        .\yCount_V_reg[9]_1 (\yCount_V[9]_i_9_n_3 ),
        .\y_3_reg_1418_reg[8] (\y_3_reg_1418_reg[8] ));
  LUT2 #(
    .INIT(4'h6)) 
    \gSerie_V[27]_i_1 
       (.I0(gSerie_V[3]),
        .I1(gSerie_V[0]),
        .O(xor_ln1498_1_fu_3805_p2));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[0]__0 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(\gSerie_V_reg[1]_srl2_n_3 ),
        .Q(gSerie_V[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/gSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/gSerie_V_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0001)) 
    \gSerie_V_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .CLK(ap_clk),
        .D(gSerie_V[3]),
        .Q(\gSerie_V_reg[1]_srl2_n_3 ));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[21] 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(gSerie_V[22]),
        .Q(gSerie_V[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[22] 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(gSerie_V[23]),
        .Q(gSerie_V[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[23] 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(gSerie_V[24]),
        .Q(gSerie_V[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[24] 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(gSerie_V[25]),
        .Q(gSerie_V[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[25] 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(gSerie_V[26]),
        .Q(gSerie_V[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[26] 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(gSerie_V[27]),
        .Q(gSerie_V[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[27] 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(xor_ln1498_1_fu_3805_p2),
        .Q(gSerie_V[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[3]__0 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(\gSerie_V_reg[4]_srl17_n_3 ),
        .Q(gSerie_V[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/gSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/gSerie_V_reg[4]_srl17 " *) 
  SRLC32E #(
    .INIT(32'h0000AB54)) 
    \gSerie_V_reg[4]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .CLK(ap_clk),
        .D(gSerie_V[21]),
        .Q(\gSerie_V_reg[4]_srl17_n_3 ),
        .Q31(\NLW_gSerie_V_reg[4]_srl17_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_reg_5202[7]_i_1 
       (.I0(mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_38),
        .I1(b_reg_52350),
        .O(\g_reg_5202[7]_i_1_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/g_reg_5202_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/g_reg_5202_pp0_iter18_reg_reg[0]_srl3 " *) 
  SRL16E \g_reg_5202_pp0_iter18_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\g_reg_5202_reg_n_3_[0] ),
        .Q(\g_reg_5202_pp0_iter18_reg_reg[0]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/g_reg_5202_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/g_reg_5202_pp0_iter18_reg_reg[1]_srl3 " *) 
  SRL16E \g_reg_5202_pp0_iter18_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\g_reg_5202_reg_n_3_[1] ),
        .Q(\g_reg_5202_pp0_iter18_reg_reg[1]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/g_reg_5202_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/g_reg_5202_pp0_iter18_reg_reg[2]_srl3 " *) 
  SRL16E \g_reg_5202_pp0_iter18_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\g_reg_5202_reg_n_3_[2] ),
        .Q(\g_reg_5202_pp0_iter18_reg_reg[2]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/g_reg_5202_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/g_reg_5202_pp0_iter18_reg_reg[3]_srl3 " *) 
  SRL16E \g_reg_5202_pp0_iter18_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\g_reg_5202_reg_n_3_[3] ),
        .Q(\g_reg_5202_pp0_iter18_reg_reg[3]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/g_reg_5202_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/g_reg_5202_pp0_iter18_reg_reg[4]_srl3 " *) 
  SRL16E \g_reg_5202_pp0_iter18_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\g_reg_5202_reg_n_3_[4] ),
        .Q(\g_reg_5202_pp0_iter18_reg_reg[4]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/g_reg_5202_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/g_reg_5202_pp0_iter18_reg_reg[5]_srl3 " *) 
  SRL16E \g_reg_5202_pp0_iter18_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\g_reg_5202_reg_n_3_[5] ),
        .Q(\g_reg_5202_pp0_iter18_reg_reg[5]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/g_reg_5202_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/g_reg_5202_pp0_iter18_reg_reg[6]_srl3 " *) 
  SRL16E \g_reg_5202_pp0_iter18_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\g_reg_5202_reg_n_3_[6] ),
        .Q(\g_reg_5202_pp0_iter18_reg_reg[6]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/g_reg_5202_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/g_reg_5202_pp0_iter18_reg_reg[7]_srl3 " *) 
  SRL16E \g_reg_5202_pp0_iter18_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\g_reg_5202_reg_n_3_[7] ),
        .Q(\g_reg_5202_pp0_iter18_reg_reg[7]_srl3_n_3 ));
  FDRE \g_reg_5202_pp0_iter19_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_reg_5202_pp0_iter18_reg_reg[0]_srl3_n_3 ),
        .Q(g_reg_5202_pp0_iter19_reg[0]),
        .R(1'b0));
  FDRE \g_reg_5202_pp0_iter19_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_reg_5202_pp0_iter18_reg_reg[1]_srl3_n_3 ),
        .Q(g_reg_5202_pp0_iter19_reg[1]),
        .R(1'b0));
  FDRE \g_reg_5202_pp0_iter19_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_reg_5202_pp0_iter18_reg_reg[2]_srl3_n_3 ),
        .Q(g_reg_5202_pp0_iter19_reg[2]),
        .R(1'b0));
  FDRE \g_reg_5202_pp0_iter19_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_reg_5202_pp0_iter18_reg_reg[3]_srl3_n_3 ),
        .Q(g_reg_5202_pp0_iter19_reg[3]),
        .R(1'b0));
  FDRE \g_reg_5202_pp0_iter19_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_reg_5202_pp0_iter18_reg_reg[4]_srl3_n_3 ),
        .Q(g_reg_5202_pp0_iter19_reg[4]),
        .R(1'b0));
  FDRE \g_reg_5202_pp0_iter19_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_reg_5202_pp0_iter18_reg_reg[5]_srl3_n_3 ),
        .Q(g_reg_5202_pp0_iter19_reg[5]),
        .R(1'b0));
  FDRE \g_reg_5202_pp0_iter19_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_reg_5202_pp0_iter18_reg_reg[6]_srl3_n_3 ),
        .Q(g_reg_5202_pp0_iter19_reg[6]),
        .R(1'b0));
  FDRE \g_reg_5202_pp0_iter19_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_reg_5202_pp0_iter18_reg_reg[7]_srl3_n_3 ),
        .Q(g_reg_5202_pp0_iter19_reg[7]),
        .R(1'b0));
  FDSE \g_reg_5202_reg[0] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(trunc_ln1240_1_reg_5161[0]),
        .Q(\g_reg_5202_reg_n_3_[0] ),
        .S(\g_reg_5202[7]_i_1_n_3 ));
  FDSE \g_reg_5202_reg[1] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(trunc_ln1240_1_reg_5161[1]),
        .Q(\g_reg_5202_reg_n_3_[1] ),
        .S(\g_reg_5202[7]_i_1_n_3 ));
  FDSE \g_reg_5202_reg[2] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(trunc_ln1240_1_reg_5161[2]),
        .Q(\g_reg_5202_reg_n_3_[2] ),
        .S(\g_reg_5202[7]_i_1_n_3 ));
  FDSE \g_reg_5202_reg[3] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(trunc_ln1240_1_reg_5161[3]),
        .Q(\g_reg_5202_reg_n_3_[3] ),
        .S(\g_reg_5202[7]_i_1_n_3 ));
  FDSE \g_reg_5202_reg[4] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(trunc_ln1240_1_reg_5161[4]),
        .Q(\g_reg_5202_reg_n_3_[4] ),
        .S(\g_reg_5202[7]_i_1_n_3 ));
  FDSE \g_reg_5202_reg[5] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(trunc_ln1240_1_reg_5161[5]),
        .Q(\g_reg_5202_reg_n_3_[5] ),
        .S(\g_reg_5202[7]_i_1_n_3 ));
  FDSE \g_reg_5202_reg[6] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_2_fu_2573_p2[6]),
        .Q(\g_reg_5202_reg_n_3_[6] ),
        .S(\g_reg_5202[7]_i_1_n_3 ));
  FDSE \g_reg_5202_reg[7] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_2_fu_2573_p2[7]),
        .Q(\g_reg_5202_reg_n_3_[7] ),
        .S(\g_reg_5202[7]_i_1_n_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R grnYuv_U
       (.DPtpgBarSelRgb_CEA_b_ce0(DPtpgBarSelRgb_CEA_b_ce0),
        .Q({redYuv_U_n_5,redYuv_U_n_6}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter20(ap_enable_reg_pp0_iter20),
        .ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523(ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523),
        .\cmp2_i321_read_reg_4880_reg[0] (grnYuv_U_n_3),
        .\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_6_0 (\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_7_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_6_1 (\bckgndId_load_read_reg_4897_reg[1]_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_6_2 (\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_5_0 (\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_10_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_10 (\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_10_0 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_38_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_10_1 (\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2] (\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_10_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_28_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 (\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_13_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 (\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_14_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_15_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[3] (\p_0_2_0_0_0558_lcssa567_fu_260[3]_i_6_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[4] (\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_16_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_0 (\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_15_n_3 ),
        .\q0_reg[3] (grnYuv_U_n_5),
        .\q0_reg[4]_0 (grnYuv_U_n_7),
        .\q0_reg[5]_0 (grnYuv_U_n_6),
        .\rampVal_loc_0_fu_316_reg[2] (grnYuv_U_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_1719
       (.D(xCount_V_21_in),
        .E(grp_reg_ap_uint_10_s_fu_1719_n_5),
        .Q(xCount_V_2),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0] (grp_reg_ap_uint_10_s_fu_1719_n_4),
        .\ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0]_0 (ap_phi_reg_pp0_iter2_hHatch_reg_1446),
        .\ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0]_1 (ap_enable_reg_pp0_iter21_reg_1),
        .\ap_phi_reg_pp0_iter2_hHatch_reg_1446_reg[0]_2 (\xCount_V_2[9]_i_7_n_3 ),
        .\d_read_reg_22_reg[9]_0 (\d_read_reg_22_reg[9] ),
        .\icmp_ln520_reg_4969_reg[0] (grp_reg_ap_uint_10_s_fu_1719_n_6),
        .\xCount_V_2_reg[3] (\icmp_ln520_reg_4969_reg_n_3_[0] ),
        .\xCount_V_2_reg[3]_0 (\icmp_ln1428_reg_5006_reg[0]_0 ),
        .\xCount_V_2_reg[3]_1 (\icmp_ln1027_reg_4973_reg[0]_0 ),
        .\xCount_V_2_reg[3]_2 (\bckgndId_load_read_reg_4897_reg[1]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_2279
       (.B(ap_return),
        .D(d),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'h4C44FFFF4C444C44)) 
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_i_1
       (.I0(CO),
        .I1(p_reg_reg_0),
        .I2(\q0_reg[2]_0 ),
        .I3(ap_enable_reg_pp0_iter21_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1),
        .I5(\rampVal_2_flag_0_reg_430_reg[0] [1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'h15FF1500)) 
    \hBarSel[0]_i_1 
       (.I0(hBarSel_loc_0_fu_300[0]),
        .I1(icmp_ln1027_reg_4973_pp0_iter15_reg),
        .I2(ap_enable_reg_pp0_iter16),
        .I3(hBarSel0),
        .I4(hBarSel[0]),
        .O(\hBarSel_loc_0_fu_300_reg[0] ));
  LUT6 #(
    .INIT(64'h0666FFFF06660000)) 
    \hBarSel[1]_i_1 
       (.I0(hBarSel_loc_0_fu_300[0]),
        .I1(hBarSel_loc_0_fu_300[1]),
        .I2(icmp_ln1027_reg_4973_pp0_iter15_reg),
        .I3(ap_enable_reg_pp0_iter16),
        .I4(hBarSel0),
        .I5(hBarSel[1]),
        .O(\hBarSel_loc_0_fu_300_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h1540FFFF15400000)) 
    \hBarSel[2]_i_1 
       (.I0(\hBarSel[2]_i_2_n_3 ),
        .I1(hBarSel_loc_0_fu_300[1]),
        .I2(hBarSel_loc_0_fu_300[0]),
        .I3(hBarSel_loc_0_fu_300[2]),
        .I4(hBarSel0),
        .I5(hBarSel[2]),
        .O(\hBarSel_loc_0_fu_300_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \hBarSel[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter16),
        .I1(icmp_ln1027_reg_4973_pp0_iter15_reg),
        .O(\hBarSel[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000808080AA)) 
    \hBarSel[2]_i_3 
       (.I0(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .I1(\hBarSel[2]_i_2_n_3 ),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_4 ),
        .I3(\hBarSel[2]_i_4_n_3 ),
        .I4(icmp_ln1027_5_reg_5059_pp0_iter16_reg),
        .I5(ap_enable_reg_pp0_iter21_reg_1),
        .O(hBarSel0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    \hBarSel[2]_i_4 
       (.I0(ap_enable_reg_pp0_iter17),
        .I1(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I4(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .O(\hBarSel[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h15FF1500)) 
    \hBarSel_1[0]_i_1 
       (.I0(hBarSel_5_loc_0_fu_268[0]),
        .I1(icmp_ln1027_reg_4973_pp0_iter15_reg),
        .I2(ap_enable_reg_pp0_iter16),
        .I3(hBarSel_10),
        .I4(hBarSel_1[0]),
        .O(\hBarSel_5_loc_0_fu_268_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0666FFFF06660000)) 
    \hBarSel_1[1]_i_1 
       (.I0(hBarSel_5_loc_0_fu_268[0]),
        .I1(hBarSel_5_loc_0_fu_268[1]),
        .I2(icmp_ln1027_reg_4973_pp0_iter15_reg),
        .I3(ap_enable_reg_pp0_iter16),
        .I4(hBarSel_10),
        .I5(hBarSel_1[1]),
        .O(\hBarSel_5_loc_0_fu_268_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0078FFFF00780000)) 
    \hBarSel_1[2]_i_1 
       (.I0(hBarSel_5_loc_0_fu_268[0]),
        .I1(hBarSel_5_loc_0_fu_268[1]),
        .I2(hBarSel_5_loc_0_fu_268[2]),
        .I3(\hBarSel[2]_i_2_n_3 ),
        .I4(hBarSel_10),
        .I5(hBarSel_1[2]),
        .O(\hBarSel_5_loc_0_fu_268_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'hA888A8A8)) 
    \hBarSel_1[2]_i_2 
       (.I0(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .I1(\xCount_V_1[5]_i_1_n_3 ),
        .I2(\hBarSel_5_loc_0_fu_268[0]_i_2_n_3 ),
        .I3(\q0_reg[2]_0 ),
        .I4(ap_enable_reg_pp0_iter21_reg_0),
        .O(hBarSel_10));
  LUT5 #(
    .INIT(32'hC5FFC500)) 
    \hBarSel_2[0]_i_1 
       (.I0(hBarSel_4_loc_0_fu_312[0]),
        .I1(\hBarSel_2_reg[0]_0 ),
        .I2(icmp_ln1027_reg_4973_pp0_iter17_reg),
        .I3(hBarSel_20),
        .I4(hBarSel_2[0]),
        .O(\hBarSel_4_loc_0_fu_312_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \hBarSel_2[1]_i_1 
       (.I0(S[0]),
        .I1(icmp_ln1027_reg_4973_pp0_iter17_reg),
        .I2(hBarSel_4_loc_0_fu_312[1]),
        .I3(hBarSel_4_loc_0_fu_312[0]),
        .I4(hBarSel_20),
        .I5(hBarSel_2[1]),
        .O(\s_reg[1] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hBarSel_2[2]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_2),
        .I1(hBarSel_20),
        .I2(hBarSel_2[2]),
        .O(\hBarSel_2_reg[2] ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \hBarSel_2[2]_i_2 
       (.I0(S[1]),
        .I1(icmp_ln1027_reg_4973_pp0_iter17_reg),
        .I2(hBarSel_4_loc_0_fu_312[2]),
        .I3(hBarSel_4_loc_0_fu_312[0]),
        .I4(hBarSel_4_loc_0_fu_312[1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_2));
  LUT6 #(
    .INIT(64'h0000000020220000)) 
    \hBarSel_2[2]_i_3 
       (.I0(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter21_reg_1),
        .I2(icmp_ln1027_reg_4973_pp0_iter17_reg),
        .I3(icmp_ln1027_1_reg_5063_pp0_iter17_reg),
        .I4(ap_enable_reg_pp0_iter18),
        .I5(\bckgndId_load_read_reg_4897_reg[0]_3 ),
        .O(hBarSel_20));
  LUT6 #(
    .INIT(64'hFF1FFFFF00100000)) 
    \hBarSel_3[0]_i_1 
       (.I0(hBarSel_3_loc_0_fu_284),
        .I1(\hBarSel[2]_i_2_n_3 ),
        .I2(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .I3(\hBarSel_3[0]_i_2_n_3 ),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_2 ),
        .I5(hBarSel_3),
        .O(\hBarSel_3_loc_0_fu_284_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF77707777)) 
    \hBarSel_3[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter16),
        .I1(icmp_ln1027_reg_4973_pp0_iter15_reg),
        .I2(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .I3(icmp_ln1027_6_reg_5034_pp0_iter16_reg),
        .I4(ap_enable_reg_pp0_iter17),
        .I5(ap_enable_reg_pp0_iter21_reg_1),
        .O(\hBarSel_3[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hACAFAFAFACA0A0A0)) 
    \hBarSel_3_loc_0_fu_284[0]_i_1 
       (.I0(hBarSel_3),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_3_loc_1_out_o),
        .I2(ap_NS_fsm19_out),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_3_loc_1_out_o_ap_vld),
        .I4(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .I5(hBarSel_3_loc_0_fu_284),
        .O(\hBarSel_3_reg[0] ));
  LUT5 #(
    .INIT(32'h7F007708)) 
    \hBarSel_3_loc_0_fu_284[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter17),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_2 ),
        .I2(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .I3(hBarSel_3_loc_0_fu_284),
        .I4(icmp_ln1027_6_reg_5034_pp0_iter16_reg),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_3_loc_1_out_o));
  LUT6 #(
    .INIT(64'hD0000000D000D000)) 
    \hBarSel_3_loc_0_fu_284[0]_i_3 
       (.I0(icmp_ln1027_6_reg_5034_pp0_iter16_reg),
        .I1(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter17),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_2 ),
        .I4(\q0_reg[2]_0 ),
        .I5(ap_enable_reg_pp0_iter21_reg_0),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_3_loc_1_out_o_ap_vld));
  LUT5 #(
    .INIT(32'hACAFACA0)) 
    \hBarSel_4_loc_0_fu_312[0]_i_1 
       (.I0(hBarSel_2[0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_4_loc_1_out_o[0]),
        .I2(ap_NS_fsm19_out),
        .I3(hBarSel_20),
        .I4(hBarSel_4_loc_0_fu_312[0]),
        .O(\hBarSel_2_reg[0] ));
  LUT6 #(
    .INIT(64'hFBFB4040FFBB0044)) 
    \hBarSel_4_loc_0_fu_312[0]_i_2 
       (.I0(\bckgndId_load_read_reg_4897_reg[0]_3 ),
        .I1(ap_enable_reg_pp0_iter18),
        .I2(\hBarSel_2_reg[0]_0 ),
        .I3(icmp_ln1027_1_reg_5063_pp0_iter17_reg),
        .I4(hBarSel_4_loc_0_fu_312[0]),
        .I5(icmp_ln1027_reg_4973_pp0_iter17_reg),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_4_loc_1_out_o[0]));
  LUT5 #(
    .INIT(32'hACAFACA0)) 
    \hBarSel_4_loc_0_fu_312[1]_i_1 
       (.I0(hBarSel_2[1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_4_loc_1_out_o[1]),
        .I2(ap_NS_fsm19_out),
        .I3(hBarSel_20),
        .I4(hBarSel_4_loc_0_fu_312[1]),
        .O(\hBarSel_2_reg[1] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCFC0CF606)) 
    \hBarSel_4_loc_0_fu_312[1]_i_2 
       (.I0(hBarSel_4_loc_0_fu_312[0]),
        .I1(hBarSel_4_loc_0_fu_312[1]),
        .I2(icmp_ln1027_reg_4973_pp0_iter17_reg),
        .I3(S[0]),
        .I4(icmp_ln1027_1_reg_5063_pp0_iter17_reg),
        .I5(\hBarSel_4_loc_0_fu_312[1]_i_3_n_3 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_4_loc_1_out_o[1]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \hBarSel_4_loc_0_fu_312[1]_i_3 
       (.I0(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(ap_enable_reg_pp0_iter18),
        .O(\hBarSel_4_loc_0_fu_312[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAACFAAFFAAC0AA00)) 
    \hBarSel_4_loc_0_fu_312[2]_i_1 
       (.I0(hBarSel_2[2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_2),
        .I2(\hBarSel_4_loc_0_fu_312[2]_i_2_n_3 ),
        .I3(ap_NS_fsm19_out),
        .I4(hBarSel_20),
        .I5(hBarSel_4_loc_0_fu_312[2]),
        .O(\hBarSel_2_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h000000000000B000)) 
    \hBarSel_4_loc_0_fu_312[2]_i_2 
       (.I0(icmp_ln1027_reg_4973_pp0_iter17_reg),
        .I1(icmp_ln1027_1_reg_5063_pp0_iter17_reg),
        .I2(ap_enable_reg_pp0_iter18),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I5(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .O(\hBarSel_4_loc_0_fu_312[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88BBFFFFB8B80000)) 
    \hBarSel_5_loc_0_fu_268[0]_i_1 
       (.I0(hBarSel_1[0]),
        .I1(ap_NS_fsm19_out),
        .I2(\hBarSel_5_loc_0_fu_268[0]_i_2_n_3 ),
        .I3(\hBarSel_5_loc_0_fu_268[0]_i_3_n_3 ),
        .I4(\hBarSel_5_loc_0_fu_268[2]_i_3_n_3 ),
        .I5(hBarSel_5_loc_0_fu_268[0]),
        .O(\hBarSel_1_reg[0] ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \hBarSel_5_loc_0_fu_268[0]_i_2 
       (.I0(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter17),
        .I2(\xCount_V_1[9]_i_6_n_3 ),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I5(\xCount_V_1[9]_i_8_n_3 ),
        .O(\hBarSel_5_loc_0_fu_268[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0800080008000000)) 
    \hBarSel_5_loc_0_fu_268[0]_i_3 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(\xCount_V_1[9]_i_6_n_3 ),
        .I3(ap_enable_reg_pp0_iter17),
        .I4(\xCount_V_1[9]_i_8_n_3 ),
        .I5(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .O(\hBarSel_5_loc_0_fu_268[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hBarSel_5_loc_0_fu_268[1]_i_1 
       (.I0(hBarSel_1[1]),
        .I1(ap_NS_fsm19_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_5_loc_1_out_o[1]),
        .I3(\hBarSel_5_loc_0_fu_268[2]_i_3_n_3 ),
        .I4(hBarSel_5_loc_0_fu_268[1]),
        .O(\hBarSel_1_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAA06AAAAAA0AAA)) 
    \hBarSel_5_loc_0_fu_268[1]_i_2 
       (.I0(hBarSel_5_loc_0_fu_268[1]),
        .I1(hBarSel_5_loc_0_fu_268[0]),
        .I2(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter17),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_1 ),
        .I5(\xCount_V_1[9]_i_8_n_3 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_5_loc_1_out_o[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hBarSel_5_loc_0_fu_268[2]_i_1 
       (.I0(hBarSel_1[2]),
        .I1(ap_NS_fsm19_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_5_loc_1_out_o[2]),
        .I3(\hBarSel_5_loc_0_fu_268[2]_i_3_n_3 ),
        .I4(hBarSel_5_loc_0_fu_268[2]),
        .O(\hBarSel_1_reg[2] ));
  LUT6 #(
    .INIT(64'h0A6A0AAA0AAA0AAA)) 
    \hBarSel_5_loc_0_fu_268[2]_i_2 
       (.I0(hBarSel_5_loc_0_fu_268[2]),
        .I1(\xCount_V_1[9]_i_8_n_3 ),
        .I2(\vBarSel_3_loc_0_fu_272[0]_i_4_n_3 ),
        .I3(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .I4(hBarSel_5_loc_0_fu_268[0]),
        .I5(hBarSel_5_loc_0_fu_268[1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_5_loc_1_out_o[2]));
  LUT6 #(
    .INIT(64'hEEEEFEEEAAAAAAAA)) 
    \hBarSel_5_loc_0_fu_268[2]_i_3 
       (.I0(ap_NS_fsm19_out),
        .I1(\hBarSel_5_loc_0_fu_268[2]_i_4_n_3 ),
        .I2(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .I3(ap_phi_reg_pp0_iter18_phi_ln1099_reg_15340),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_1 ),
        .I5(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .O(\hBarSel_5_loc_0_fu_268[2]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \hBarSel_5_loc_0_fu_268[2]_i_4 
       (.I0(\hBarSel_5_loc_0_fu_268[0]_i_2_n_3 ),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter21_reg_0),
        .O(\hBarSel_5_loc_0_fu_268[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hBarSel_loc_0_fu_300[0]_i_1 
       (.I0(hBarSel[0]),
        .I1(ap_NS_fsm19_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_loc_1_out_o[0]),
        .I3(\hBarSel_loc_0_fu_300[2]_i_3_n_3 ),
        .I4(hBarSel_loc_0_fu_300[0]),
        .O(\hBarSel_reg[0] ));
  LUT5 #(
    .INIT(32'h7F770008)) 
    \hBarSel_loc_0_fu_300[0]_i_2 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_4 ),
        .I1(ap_enable_reg_pp0_iter17),
        .I2(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .I3(icmp_ln1027_5_reg_5059_pp0_iter16_reg),
        .I4(hBarSel_loc_0_fu_300[0]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_loc_1_out_o[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hBarSel_loc_0_fu_300[1]_i_1 
       (.I0(hBarSel[1]),
        .I1(ap_NS_fsm19_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_loc_1_out_o[1]),
        .I3(\hBarSel_loc_0_fu_300[2]_i_3_n_3 ),
        .I4(hBarSel_loc_0_fu_300[1]),
        .O(\hBarSel_reg[1] ));
  LUT6 #(
    .INIT(64'h45FFFFFF10000000)) 
    \hBarSel_loc_0_fu_300[1]_i_2 
       (.I0(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .I1(icmp_ln1027_5_reg_5059_pp0_iter16_reg),
        .I2(hBarSel_loc_0_fu_300[0]),
        .I3(ap_enable_reg_pp0_iter17),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_4 ),
        .I5(hBarSel_loc_0_fu_300[1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_loc_1_out_o[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hBarSel_loc_0_fu_300[2]_i_1 
       (.I0(hBarSel[2]),
        .I1(ap_NS_fsm19_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_loc_1_out_o[2]),
        .I3(\hBarSel_loc_0_fu_300[2]_i_3_n_3 ),
        .I4(hBarSel_loc_0_fu_300[2]),
        .O(\hBarSel_reg[2] ));
  LUT6 #(
    .INIT(64'h50505050D3F0F0F0)) 
    \hBarSel_loc_0_fu_300[2]_i_2 
       (.I0(\vBarSel_loc_0_fu_304[2]_i_4_n_3 ),
        .I1(icmp_ln1027_5_reg_5059_pp0_iter16_reg),
        .I2(hBarSel_loc_0_fu_300[2]),
        .I3(hBarSel_loc_0_fu_300[0]),
        .I4(hBarSel_loc_0_fu_300[1]),
        .I5(\hBarSel[2]_i_4_n_3 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_loc_1_out_o[2]));
  LUT6 #(
    .INIT(64'hAAAAFBAAAAAAAAAA)) 
    \hBarSel_loc_0_fu_300[2]_i_3 
       (.I0(ap_NS_fsm19_out),
        .I1(icmp_ln1027_5_reg_5059_pp0_iter16_reg),
        .I2(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .I3(\vBarSel_loc_0_fu_304[2]_i_4_n_3 ),
        .I4(ap_enable_reg_pp0_iter21_reg_1),
        .I5(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .O(\hBarSel_loc_0_fu_300[2]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \hdata_flag_0_reg_418[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out),
        .I1(\rampVal_2_flag_0_reg_430_reg[0] [3]),
        .I2(ap_NS_fsm19_out),
        .I3(\hdata_flag_0_reg_418_reg[0] ),
        .O(\hdata_flag_1_fu_506_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \hdata_flag_1_fu_506[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter20),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I3(mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_20),
        .O(ap_enable_reg_pp0_iter20_reg_1));
  FDRE \hdata_flag_1_fu_506_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hdata_flag_1_fu_506_reg[0]_1 ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88B8BBBB8BBB8888)) 
    \hdata_loc_0_fu_292[0]_i_1 
       (.I0(\hdata_loc_0_fu_292_reg[7]_0 [0]),
        .I1(ap_NS_fsm19_out),
        .I2(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I3(\hdata_new_0_fu_296_reg[7] [0]),
        .I4(ap_enable_reg_pp0_iter20_reg_1),
        .I5(\hdata_loc_0_fu_292_reg[7] [0]),
        .O(\hdata_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_292[1]_i_1 
       (.I0(\hdata_loc_0_fu_292_reg[7]_0 [1]),
        .I1(ap_NS_fsm19_out),
        .I2(\add_ln1488_reg_1441_reg[6] [1]),
        .I3(ap_enable_reg_pp0_iter20_reg_1),
        .I4(\hdata_loc_0_fu_292_reg[7] [1]),
        .O(\hdata_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_292[2]_i_1 
       (.I0(\hdata_loc_0_fu_292_reg[7]_0 [2]),
        .I1(ap_NS_fsm19_out),
        .I2(\add_ln1488_reg_1441_reg[6] [2]),
        .I3(ap_enable_reg_pp0_iter20_reg_1),
        .I4(\hdata_loc_0_fu_292_reg[7] [2]),
        .O(\hdata_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_292[3]_i_1 
       (.I0(\hdata_loc_0_fu_292_reg[7]_0 [3]),
        .I1(ap_NS_fsm19_out),
        .I2(\add_ln1488_reg_1441_reg[6] [3]),
        .I3(ap_enable_reg_pp0_iter20_reg_1),
        .I4(\hdata_loc_0_fu_292_reg[7] [3]),
        .O(\hdata_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_292[4]_i_1 
       (.I0(\hdata_loc_0_fu_292_reg[7]_0 [4]),
        .I1(ap_NS_fsm19_out),
        .I2(\add_ln1488_reg_1441_reg[6] [4]),
        .I3(ap_enable_reg_pp0_iter20_reg_1),
        .I4(\hdata_loc_0_fu_292_reg[7] [4]),
        .O(\hdata_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_292[5]_i_1 
       (.I0(\hdata_loc_0_fu_292_reg[7]_0 [5]),
        .I1(ap_NS_fsm19_out),
        .I2(\add_ln1488_reg_1441_reg[6] [5]),
        .I3(ap_enable_reg_pp0_iter20_reg_1),
        .I4(\hdata_loc_0_fu_292_reg[7] [5]),
        .O(\hdata_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_292[6]_i_1 
       (.I0(\hdata_loc_0_fu_292_reg[7]_0 [6]),
        .I1(ap_NS_fsm19_out),
        .I2(\add_ln1488_reg_1441_reg[6] [6]),
        .I3(ap_enable_reg_pp0_iter20_reg_1),
        .I4(\hdata_loc_0_fu_292_reg[7] [6]),
        .O(\hdata_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'hEAEEAAAA)) 
    \hdata_loc_0_fu_292[7]_i_1 
       (.I0(ap_NS_fsm19_out),
        .I1(ap_enable_reg_pp0_iter20_reg_1),
        .I2(\q0_reg[2]_0 ),
        .I3(ap_enable_reg_pp0_iter21_reg_0),
        .I4(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .O(full_n_reg_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_292[7]_i_2 
       (.I0(\hdata_loc_0_fu_292_reg[7]_0 [7]),
        .I1(ap_NS_fsm19_out),
        .I2(\add_ln1488_reg_1441_reg[6] [7]),
        .I3(ap_enable_reg_pp0_iter20_reg_1),
        .I4(\hdata_loc_0_fu_292_reg[7] [7]),
        .O(\hdata_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \hdata_new_0_fu_296[0]_i_1 
       (.I0(\hdata_loc_0_fu_292_reg[7] [0]),
        .I1(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I2(\hdata_new_0_fu_296_reg[7] [0]),
        .O(\add_ln1488_reg_1441_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \hdata_new_0_fu_296[1]_i_1 
       (.I0(\hdata_loc_0_fu_292_reg[7] [1]),
        .I1(\hdata_new_0_fu_296_reg[7] [1]),
        .I2(\hdata_loc_0_fu_292_reg[7] [0]),
        .I3(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I4(\hdata_new_0_fu_296_reg[7] [0]),
        .O(\add_ln1488_reg_1441_reg[6] [1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \hdata_new_0_fu_296[2]_i_1 
       (.I0(\hdata_new_0_fu_296[2]_i_2_n_3 ),
        .I1(\hdata_new_0_fu_296_reg[7] [1]),
        .I2(\hdata_loc_0_fu_292_reg[7] [1]),
        .I3(\hdata_loc_0_fu_292_reg[7] [2]),
        .I4(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_296_reg[7] [2]),
        .O(\add_ln1488_reg_1441_reg[6] [2]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_296[2]_i_2 
       (.I0(\hdata_new_0_fu_296_reg[7] [0]),
        .I1(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_292_reg[7] [0]),
        .O(\hdata_new_0_fu_296[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_new_0_fu_296[3]_i_1 
       (.I0(\hdata_new_0_fu_296_reg[7] [2]),
        .I1(\hdata_loc_0_fu_292_reg[7] [2]),
        .I2(\hdata_new_0_fu_296[3]_i_2_n_3 ),
        .I3(\hdata_loc_0_fu_292_reg[7] [3]),
        .I4(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_296_reg[7] [3]),
        .O(\add_ln1488_reg_1441_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \hdata_new_0_fu_296[3]_i_2 
       (.I0(\hdata_loc_0_fu_292_reg[7] [1]),
        .I1(\hdata_new_0_fu_296_reg[7] [1]),
        .I2(\hdata_loc_0_fu_292_reg[7] [0]),
        .I3(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I4(\hdata_new_0_fu_296_reg[7] [0]),
        .O(\hdata_new_0_fu_296[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_new_0_fu_296[4]_i_1 
       (.I0(\hdata_new_0_fu_296_reg[7] [3]),
        .I1(\hdata_loc_0_fu_292_reg[7] [3]),
        .I2(\hdata_new_0_fu_296[4]_i_2_n_3 ),
        .I3(\hdata_loc_0_fu_292_reg[7] [4]),
        .I4(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_296_reg[7] [4]),
        .O(\add_ln1488_reg_1441_reg[6] [4]));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    \hdata_new_0_fu_296[4]_i_2 
       (.I0(\hdata_new_0_fu_296[2]_i_2_n_3 ),
        .I1(\hdata_new_0_fu_296_reg[7] [1]),
        .I2(\hdata_loc_0_fu_292_reg[7] [1]),
        .I3(\hdata_loc_0_fu_292_reg[7] [2]),
        .I4(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_296_reg[7] [2]),
        .O(\hdata_new_0_fu_296[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_new_0_fu_296[5]_i_1 
       (.I0(\hdata_new_0_fu_296_reg[7] [4]),
        .I1(\hdata_loc_0_fu_292_reg[7] [4]),
        .I2(\hdata_new_0_fu_296[5]_i_2_n_3 ),
        .I3(\hdata_loc_0_fu_292_reg[7] [5]),
        .I4(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_296_reg[7] [5]),
        .O(\add_ln1488_reg_1441_reg[6] [5]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \hdata_new_0_fu_296[5]_i_2 
       (.I0(\hdata_new_0_fu_296_reg[7] [2]),
        .I1(\hdata_loc_0_fu_292_reg[7] [2]),
        .I2(\hdata_new_0_fu_296[3]_i_2_n_3 ),
        .I3(\hdata_loc_0_fu_292_reg[7] [3]),
        .I4(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_296_reg[7] [3]),
        .O(\hdata_new_0_fu_296[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_new_0_fu_296[6]_i_1 
       (.I0(\hdata_new_0_fu_296_reg[7] [5]),
        .I1(\hdata_loc_0_fu_292_reg[7] [5]),
        .I2(\hdata_new_0_fu_296[6]_i_2_n_3 ),
        .I3(\hdata_loc_0_fu_292_reg[7] [6]),
        .I4(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_296_reg[7] [6]),
        .O(\add_ln1488_reg_1441_reg[6] [6]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \hdata_new_0_fu_296[6]_i_2 
       (.I0(\hdata_new_0_fu_296_reg[7] [3]),
        .I1(\hdata_loc_0_fu_292_reg[7] [3]),
        .I2(\hdata_new_0_fu_296[4]_i_2_n_3 ),
        .I3(\hdata_loc_0_fu_292_reg[7] [4]),
        .I4(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_296_reg[7] [4]),
        .O(\hdata_new_0_fu_296[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'hA200)) 
    \hdata_new_0_fu_296[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter21_reg_0),
        .I2(\q0_reg[2]_0 ),
        .I3(ap_enable_reg_pp0_iter20_reg_1),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_new_0_fu_296[7]_i_2 
       (.I0(\hdata_new_0_fu_296_reg[7] [6]),
        .I1(\hdata_loc_0_fu_292_reg[7] [6]),
        .I2(\hdata_new_0_fu_296[7]_i_3_n_3 ),
        .I3(\hdata_loc_0_fu_292_reg[7] [7]),
        .I4(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_296_reg[7] [7]),
        .O(\add_ln1488_reg_1441_reg[6] [7]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \hdata_new_0_fu_296[7]_i_3 
       (.I0(\hdata_new_0_fu_296_reg[7] [4]),
        .I1(\hdata_loc_0_fu_292_reg[7] [4]),
        .I2(\hdata_new_0_fu_296[5]_i_2_n_3 ),
        .I3(\hdata_loc_0_fu_292_reg[7] [5]),
        .I4(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_296_reg[7] [5]),
        .O(\hdata_new_0_fu_296[7]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1027_1_reg_5063[0]_i_10 
       (.I0(barWidth_cast_cast_reg_4935_reg[9]),
        .I1(\xBar_V_reg_n_3_[9] ),
        .I2(\xBar_V_reg_n_3_[10] ),
        .I3(barWidth_cast_cast_reg_4935_reg[10]),
        .O(\icmp_ln1027_1_reg_5063[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1027_1_reg_5063[0]_i_11 
       (.I0(barWidth_cast_cast_reg_4935_reg[8]),
        .I1(\xBar_V_reg_n_3_[8] ),
        .I2(\xBar_V_reg_n_3_[9] ),
        .I3(barWidth_cast_cast_reg_4935_reg[9]),
        .O(\icmp_ln1027_1_reg_5063[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1027_1_reg_5063[0]_i_12 
       (.I0(barWidth_cast_cast_reg_4935_reg[7]),
        .I1(\xBar_V_reg_n_3_[7] ),
        .I2(\xBar_V_reg_n_3_[8] ),
        .I3(barWidth_cast_cast_reg_4935_reg[8]),
        .O(\icmp_ln1027_1_reg_5063[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1027_1_reg_5063[0]_i_14 
       (.I0(\xBar_V_reg_n_3_[6] ),
        .I1(barWidth_cast_cast_reg_4935_reg[6]),
        .O(\icmp_ln1027_1_reg_5063[0]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1027_1_reg_5063[0]_i_15 
       (.I0(\xBar_V_reg_n_3_[5] ),
        .I1(barWidth_cast_cast_reg_4935_reg[5]),
        .O(\icmp_ln1027_1_reg_5063[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1027_1_reg_5063[0]_i_16 
       (.I0(\xBar_V_reg_n_3_[4] ),
        .I1(barWidth_cast_cast_reg_4935_reg[4]),
        .O(\icmp_ln1027_1_reg_5063[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1027_1_reg_5063[0]_i_17 
       (.I0(\xBar_V_reg_n_3_[3] ),
        .I1(barWidth_cast_cast_reg_4935_reg[3]),
        .O(\icmp_ln1027_1_reg_5063[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1027_1_reg_5063[0]_i_18 
       (.I0(barWidth_cast_cast_reg_4935_reg[6]),
        .I1(\xBar_V_reg_n_3_[6] ),
        .I2(\xBar_V_reg_n_3_[7] ),
        .I3(barWidth_cast_cast_reg_4935_reg[7]),
        .O(\icmp_ln1027_1_reg_5063[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1027_1_reg_5063[0]_i_19 
       (.I0(barWidth_cast_cast_reg_4935_reg[5]),
        .I1(\xBar_V_reg_n_3_[5] ),
        .I2(\xBar_V_reg_n_3_[6] ),
        .I3(barWidth_cast_cast_reg_4935_reg[6]),
        .O(\icmp_ln1027_1_reg_5063[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1027_1_reg_5063[0]_i_20 
       (.I0(barWidth_cast_cast_reg_4935_reg[4]),
        .I1(\xBar_V_reg_n_3_[4] ),
        .I2(\xBar_V_reg_n_3_[5] ),
        .I3(barWidth_cast_cast_reg_4935_reg[5]),
        .O(\icmp_ln1027_1_reg_5063[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1027_1_reg_5063[0]_i_21 
       (.I0(barWidth_cast_cast_reg_4935_reg[3]),
        .I1(\xBar_V_reg_n_3_[3] ),
        .I2(\xBar_V_reg_n_3_[4] ),
        .I3(barWidth_cast_cast_reg_4935_reg[4]),
        .O(\icmp_ln1027_1_reg_5063[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1027_1_reg_5063[0]_i_22 
       (.I0(\xBar_V_reg_n_3_[2] ),
        .I1(barWidth_cast_cast_reg_4935_reg[2]),
        .O(\icmp_ln1027_1_reg_5063[0]_i_22_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1027_1_reg_5063[0]_i_23 
       (.I0(barWidth_cast_cast_reg_4935_reg[1]),
        .O(\icmp_ln1027_1_reg_5063[0]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1027_1_reg_5063[0]_i_24 
       (.I0(barWidth_cast_cast_reg_4935_reg[2]),
        .I1(\xBar_V_reg_n_3_[2] ),
        .I2(\xBar_V_reg_n_3_[3] ),
        .I3(barWidth_cast_cast_reg_4935_reg[3]),
        .O(\icmp_ln1027_1_reg_5063[0]_i_24_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \icmp_ln1027_1_reg_5063[0]_i_25 
       (.I0(barWidth_cast_cast_reg_4935_reg[1]),
        .I1(\xBar_V_reg_n_3_[2] ),
        .I2(barWidth_cast_cast_reg_4935_reg[2]),
        .O(\icmp_ln1027_1_reg_5063[0]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \icmp_ln1027_1_reg_5063[0]_i_26 
       (.I0(barWidth_cast_cast_reg_4935_reg[1]),
        .I1(\xBar_V_reg_n_3_[1] ),
        .O(\icmp_ln1027_1_reg_5063[0]_i_26_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1027_1_reg_5063[0]_i_27 
       (.I0(\xBar_V_reg_n_3_[0] ),
        .I1(barWidth_cast_cast_reg_4935_reg[0]),
        .O(\icmp_ln1027_1_reg_5063[0]_i_27_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \icmp_ln1027_1_reg_5063[0]_i_3 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I2(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .O(\bckgndId_load_read_reg_4897_reg[0]_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1027_1_reg_5063[0]_i_5 
       (.I0(\xBar_V_reg_n_3_[10] ),
        .I1(barWidth_cast_cast_reg_4935_reg[10]),
        .O(\icmp_ln1027_1_reg_5063[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1027_1_reg_5063[0]_i_6 
       (.I0(\xBar_V_reg_n_3_[9] ),
        .I1(barWidth_cast_cast_reg_4935_reg[9]),
        .O(\icmp_ln1027_1_reg_5063[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1027_1_reg_5063[0]_i_7 
       (.I0(\xBar_V_reg_n_3_[8] ),
        .I1(barWidth_cast_cast_reg_4935_reg[8]),
        .O(\icmp_ln1027_1_reg_5063[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1027_1_reg_5063[0]_i_8 
       (.I0(\xBar_V_reg_n_3_[7] ),
        .I1(barWidth_cast_cast_reg_4935_reg[7]),
        .O(\icmp_ln1027_1_reg_5063[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln1027_1_reg_5063[0]_i_9 
       (.I0(barWidth_cast_cast_reg_4935_reg[10]),
        .I1(\xBar_V_reg_n_3_[10] ),
        .O(\icmp_ln1027_1_reg_5063[0]_i_9_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1027_1_reg_5063_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1027_1_reg_5063_pp0_iter16_reg_reg[0]_srl15 " *) 
  SRL16E \icmp_ln1027_1_reg_5063_pp0_iter16_reg_reg[0]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1027_1_reg_5063),
        .Q(\icmp_ln1027_1_reg_5063_pp0_iter16_reg_reg[0]_srl15_n_3 ));
  FDRE \icmp_ln1027_1_reg_5063_pp0_iter17_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1027_1_reg_5063_pp0_iter16_reg_reg[0]_srl15_n_3 ),
        .Q(icmp_ln1027_1_reg_5063_pp0_iter17_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_1_reg_5063_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1027_1_reg_5063_reg[0]_0 ),
        .Q(icmp_ln1027_1_reg_5063),
        .R(1'b0));
  CARRY4 \icmp_ln1027_1_reg_5063_reg[0]_i_13 
       (.CI(1'b0),
        .CO({\icmp_ln1027_1_reg_5063_reg[0]_i_13_n_3 ,\icmp_ln1027_1_reg_5063_reg[0]_i_13_n_4 ,\icmp_ln1027_1_reg_5063_reg[0]_i_13_n_5 ,\icmp_ln1027_1_reg_5063_reg[0]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1027_1_reg_5063[0]_i_22_n_3 ,\icmp_ln1027_1_reg_5063[0]_i_23_n_3 ,barWidth_cast_cast_reg_4935_reg[1],\xBar_V_reg_n_3_[0] }),
        .O(\NLW_icmp_ln1027_1_reg_5063_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_1_reg_5063[0]_i_24_n_3 ,\icmp_ln1027_1_reg_5063[0]_i_25_n_3 ,\icmp_ln1027_1_reg_5063[0]_i_26_n_3 ,\icmp_ln1027_1_reg_5063[0]_i_27_n_3 }));
  CARRY4 \icmp_ln1027_1_reg_5063_reg[0]_i_2 
       (.CI(\icmp_ln1027_1_reg_5063_reg[0]_i_4_n_3 ),
        .CO({\xBar_V_reg[10]_0 ,\icmp_ln1027_1_reg_5063_reg[0]_i_2_n_4 ,\icmp_ln1027_1_reg_5063_reg[0]_i_2_n_5 ,\icmp_ln1027_1_reg_5063_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1027_1_reg_5063[0]_i_5_n_3 ,\icmp_ln1027_1_reg_5063[0]_i_6_n_3 ,\icmp_ln1027_1_reg_5063[0]_i_7_n_3 ,\icmp_ln1027_1_reg_5063[0]_i_8_n_3 }),
        .O(\NLW_icmp_ln1027_1_reg_5063_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_1_reg_5063[0]_i_9_n_3 ,\icmp_ln1027_1_reg_5063[0]_i_10_n_3 ,\icmp_ln1027_1_reg_5063[0]_i_11_n_3 ,\icmp_ln1027_1_reg_5063[0]_i_12_n_3 }));
  CARRY4 \icmp_ln1027_1_reg_5063_reg[0]_i_4 
       (.CI(\icmp_ln1027_1_reg_5063_reg[0]_i_13_n_3 ),
        .CO({\icmp_ln1027_1_reg_5063_reg[0]_i_4_n_3 ,\icmp_ln1027_1_reg_5063_reg[0]_i_4_n_4 ,\icmp_ln1027_1_reg_5063_reg[0]_i_4_n_5 ,\icmp_ln1027_1_reg_5063_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1027_1_reg_5063[0]_i_14_n_3 ,\icmp_ln1027_1_reg_5063[0]_i_15_n_3 ,\icmp_ln1027_1_reg_5063[0]_i_16_n_3 ,\icmp_ln1027_1_reg_5063[0]_i_17_n_3 }),
        .O(\NLW_icmp_ln1027_1_reg_5063_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_1_reg_5063[0]_i_18_n_3 ,\icmp_ln1027_1_reg_5063[0]_i_19_n_3 ,\icmp_ln1027_1_reg_5063[0]_i_20_n_3 ,\icmp_ln1027_1_reg_5063[0]_i_21_n_3 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_5_reg_5059[0]_i_10 
       (.I0(barWidthMinSamples_read_reg_4824[7]),
        .I1(xCount_V[7]),
        .I2(barWidthMinSamples_read_reg_4824[6]),
        .I3(xCount_V[6]),
        .O(\icmp_ln1027_5_reg_5059[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_5_reg_5059[0]_i_11 
       (.I0(barWidthMinSamples_read_reg_4824[5]),
        .I1(xCount_V[5]),
        .I2(barWidthMinSamples_read_reg_4824[4]),
        .I3(xCount_V[4]),
        .O(\icmp_ln1027_5_reg_5059[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_5_reg_5059[0]_i_12 
       (.I0(barWidthMinSamples_read_reg_4824[3]),
        .I1(xCount_V[3]),
        .I2(barWidthMinSamples_read_reg_4824[2]),
        .I3(xCount_V[2]),
        .O(\icmp_ln1027_5_reg_5059[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_5_reg_5059[0]_i_13 
       (.I0(barWidthMinSamples_read_reg_4824[1]),
        .I1(xCount_V[1]),
        .I2(barWidthMinSamples_read_reg_4824[0]),
        .I3(xCount_V[0]),
        .O(\icmp_ln1027_5_reg_5059[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \icmp_ln1027_5_reg_5059[0]_i_4 
       (.I0(xCount_V[8]),
        .I1(barWidthMinSamples_read_reg_4824[8]),
        .I2(barWidthMinSamples_read_reg_4824[9]),
        .I3(xCount_V[9]),
        .O(\icmp_ln1027_5_reg_5059[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_5_reg_5059[0]_i_5 
       (.I0(xCount_V[9]),
        .I1(barWidthMinSamples_read_reg_4824[9]),
        .I2(xCount_V[8]),
        .I3(barWidthMinSamples_read_reg_4824[8]),
        .O(\icmp_ln1027_5_reg_5059[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \icmp_ln1027_5_reg_5059[0]_i_6 
       (.I0(xCount_V[7]),
        .I1(barWidthMinSamples_read_reg_4824[7]),
        .I2(barWidthMinSamples_read_reg_4824[6]),
        .I3(xCount_V[6]),
        .O(\icmp_ln1027_5_reg_5059[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \icmp_ln1027_5_reg_5059[0]_i_7 
       (.I0(xCount_V[5]),
        .I1(barWidthMinSamples_read_reg_4824[5]),
        .I2(barWidthMinSamples_read_reg_4824[4]),
        .I3(xCount_V[4]),
        .O(\icmp_ln1027_5_reg_5059[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \icmp_ln1027_5_reg_5059[0]_i_8 
       (.I0(xCount_V[3]),
        .I1(barWidthMinSamples_read_reg_4824[3]),
        .I2(barWidthMinSamples_read_reg_4824[2]),
        .I3(xCount_V[2]),
        .O(\icmp_ln1027_5_reg_5059[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \icmp_ln1027_5_reg_5059[0]_i_9 
       (.I0(xCount_V[1]),
        .I1(barWidthMinSamples_read_reg_4824[1]),
        .I2(barWidthMinSamples_read_reg_4824[0]),
        .I3(xCount_V[0]),
        .O(\icmp_ln1027_5_reg_5059[0]_i_9_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1027_5_reg_5059_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1027_5_reg_5059_pp0_iter15_reg_reg[0]_srl14 " *) 
  SRL16E \icmp_ln1027_5_reg_5059_pp0_iter15_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1027_5_reg_5059),
        .Q(\icmp_ln1027_5_reg_5059_pp0_iter15_reg_reg[0]_srl14_n_3 ));
  FDRE \icmp_ln1027_5_reg_5059_pp0_iter16_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1027_5_reg_5059_pp0_iter15_reg_reg[0]_srl14_n_3 ),
        .Q(icmp_ln1027_5_reg_5059_pp0_iter16_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_5_reg_5059_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1027_5_reg_5059_reg[0]_0 ),
        .Q(icmp_ln1027_5_reg_5059),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1027_5_reg_5059_reg[0]_i_2 
       (.CI(\icmp_ln1027_5_reg_5059_reg[0]_i_3_n_3 ),
        .CO({\NLW_icmp_ln1027_5_reg_5059_reg[0]_i_2_CO_UNCONNECTED [3:1],\xCount_V_reg[8]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\icmp_ln1027_5_reg_5059[0]_i_4_n_3 }),
        .O(\NLW_icmp_ln1027_5_reg_5059_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln1027_5_reg_5059[0]_i_5_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1027_5_reg_5059_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\icmp_ln1027_5_reg_5059_reg[0]_i_3_n_3 ,\icmp_ln1027_5_reg_5059_reg[0]_i_3_n_4 ,\icmp_ln1027_5_reg_5059_reg[0]_i_3_n_5 ,\icmp_ln1027_5_reg_5059_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1027_5_reg_5059[0]_i_6_n_3 ,\icmp_ln1027_5_reg_5059[0]_i_7_n_3 ,\icmp_ln1027_5_reg_5059[0]_i_8_n_3 ,\icmp_ln1027_5_reg_5059[0]_i_9_n_3 }),
        .O(\NLW_icmp_ln1027_5_reg_5059_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_5_reg_5059[0]_i_10_n_3 ,\icmp_ln1027_5_reg_5059[0]_i_11_n_3 ,\icmp_ln1027_5_reg_5059[0]_i_12_n_3 ,\icmp_ln1027_5_reg_5059[0]_i_13_n_3 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_6_reg_5034[0]_i_10 
       (.I0(xCount_V_3[7]),
        .I1(barWidthMinSamples_read_reg_4824[7]),
        .I2(xCount_V_3[6]),
        .I3(barWidthMinSamples_read_reg_4824[6]),
        .O(\icmp_ln1027_6_reg_5034[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_6_reg_5034[0]_i_11 
       (.I0(xCount_V_3[5]),
        .I1(barWidthMinSamples_read_reg_4824[5]),
        .I2(xCount_V_3[4]),
        .I3(barWidthMinSamples_read_reg_4824[4]),
        .O(\icmp_ln1027_6_reg_5034[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_6_reg_5034[0]_i_12 
       (.I0(xCount_V_3[3]),
        .I1(barWidthMinSamples_read_reg_4824[3]),
        .I2(xCount_V_3[2]),
        .I3(barWidthMinSamples_read_reg_4824[2]),
        .O(\icmp_ln1027_6_reg_5034[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_6_reg_5034[0]_i_13 
       (.I0(xCount_V_3[1]),
        .I1(barWidthMinSamples_read_reg_4824[1]),
        .I2(xCount_V_3[0]),
        .I3(barWidthMinSamples_read_reg_4824[0]),
        .O(\icmp_ln1027_6_reg_5034[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1027_6_reg_5034[0]_i_4 
       (.I0(barWidthMinSamples_read_reg_4824[9]),
        .I1(xCount_V_3[9]),
        .I2(barWidthMinSamples_read_reg_4824[8]),
        .I3(xCount_V_3[8]),
        .O(\icmp_ln1027_6_reg_5034[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_6_reg_5034[0]_i_5 
       (.I0(xCount_V_3[9]),
        .I1(barWidthMinSamples_read_reg_4824[9]),
        .I2(xCount_V_3[8]),
        .I3(barWidthMinSamples_read_reg_4824[8]),
        .O(\icmp_ln1027_6_reg_5034[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1027_6_reg_5034[0]_i_6 
       (.I0(barWidthMinSamples_read_reg_4824[7]),
        .I1(xCount_V_3[7]),
        .I2(barWidthMinSamples_read_reg_4824[6]),
        .I3(xCount_V_3[6]),
        .O(\icmp_ln1027_6_reg_5034[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1027_6_reg_5034[0]_i_7 
       (.I0(barWidthMinSamples_read_reg_4824[5]),
        .I1(xCount_V_3[5]),
        .I2(barWidthMinSamples_read_reg_4824[4]),
        .I3(xCount_V_3[4]),
        .O(\icmp_ln1027_6_reg_5034[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1027_6_reg_5034[0]_i_8 
       (.I0(barWidthMinSamples_read_reg_4824[3]),
        .I1(xCount_V_3[3]),
        .I2(barWidthMinSamples_read_reg_4824[2]),
        .I3(xCount_V_3[2]),
        .O(\icmp_ln1027_6_reg_5034[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1027_6_reg_5034[0]_i_9 
       (.I0(barWidthMinSamples_read_reg_4824[1]),
        .I1(xCount_V_3[1]),
        .I2(barWidthMinSamples_read_reg_4824[0]),
        .I3(xCount_V_3[0]),
        .O(\icmp_ln1027_6_reg_5034[0]_i_9_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1027_6_reg_5034_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1027_6_reg_5034_pp0_iter15_reg_reg[0]_srl14 " *) 
  SRL16E \icmp_ln1027_6_reg_5034_pp0_iter15_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1027_6_reg_5034),
        .Q(\icmp_ln1027_6_reg_5034_pp0_iter15_reg_reg[0]_srl14_n_3 ));
  FDRE \icmp_ln1027_6_reg_5034_pp0_iter16_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1027_6_reg_5034_pp0_iter15_reg_reg[0]_srl14_n_3 ),
        .Q(icmp_ln1027_6_reg_5034_pp0_iter16_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_6_reg_5034_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1027_6_reg_5034_reg[0]_0 ),
        .Q(icmp_ln1027_6_reg_5034),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1027_6_reg_5034_reg[0]_i_2 
       (.CI(\icmp_ln1027_6_reg_5034_reg[0]_i_3_n_3 ),
        .CO({\NLW_icmp_ln1027_6_reg_5034_reg[0]_i_2_CO_UNCONNECTED [3:1],\barWidthMinSamples_read_reg_4824_reg[9]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\icmp_ln1027_6_reg_5034[0]_i_4_n_3 }),
        .O(\NLW_icmp_ln1027_6_reg_5034_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln1027_6_reg_5034[0]_i_5_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1027_6_reg_5034_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\icmp_ln1027_6_reg_5034_reg[0]_i_3_n_3 ,\icmp_ln1027_6_reg_5034_reg[0]_i_3_n_4 ,\icmp_ln1027_6_reg_5034_reg[0]_i_3_n_5 ,\icmp_ln1027_6_reg_5034_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1027_6_reg_5034[0]_i_6_n_3 ,\icmp_ln1027_6_reg_5034[0]_i_7_n_3 ,\icmp_ln1027_6_reg_5034[0]_i_8_n_3 ,\icmp_ln1027_6_reg_5034[0]_i_9_n_3 }),
        .O(\NLW_icmp_ln1027_6_reg_5034_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_6_reg_5034[0]_i_10_n_3 ,\icmp_ln1027_6_reg_5034[0]_i_11_n_3 ,\icmp_ln1027_6_reg_5034[0]_i_12_n_3 ,\icmp_ln1027_6_reg_5034[0]_i_13_n_3 }));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1027_reg_4973_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1027_reg_4973_pp0_iter14_reg_reg[0]_srl14 " *) 
  SRL16E \icmp_ln1027_reg_4973_pp0_iter14_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .Q(\icmp_ln1027_reg_4973_pp0_iter14_reg_reg[0]_srl14_n_3 ));
  FDRE \icmp_ln1027_reg_4973_pp0_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1027_reg_4973_pp0_iter14_reg_reg[0]_srl14_n_3 ),
        .Q(icmp_ln1027_reg_4973_pp0_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_4973_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1027_reg_4973_pp0_iter15_reg),
        .Q(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_4973_pp0_iter17_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .Q(icmp_ln1027_reg_4973_pp0_iter17_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_4973_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1027_reg_4973_pp0_iter17_reg),
        .Q(icmp_ln1027_reg_4973_pp0_iter18_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_4973_pp0_iter19_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1027_reg_4973_pp0_iter18_reg),
        .Q(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_4973_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_fu_498_reg[4]_0 ),
        .Q(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1050_reg_5022_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1050_reg_5022_pp0_iter17_reg_reg[0]_srl17 " *) 
  SRLC32E \icmp_ln1050_reg_5022_pp0_iter17_reg_reg[0]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1050_reg_5022),
        .Q(\icmp_ln1050_reg_5022_pp0_iter17_reg_reg[0]_srl17_n_3 ),
        .Q31(\NLW_icmp_ln1050_reg_5022_pp0_iter17_reg_reg[0]_srl17_Q31_UNCONNECTED ));
  FDRE \icmp_ln1050_reg_5022_pp0_iter18_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1050_reg_5022_pp0_iter17_reg_reg[0]_srl17_n_3 ),
        .Q(icmp_ln1050_reg_5022_pp0_iter18_reg),
        .R(1'b0));
  FDRE \icmp_ln1050_reg_5022_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1050_reg_5022_reg[0]_0 ),
        .Q(icmp_ln1050_reg_5022),
        .R(1'b0));
  FDRE \icmp_ln1217_read_reg_4861_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(not_cmp2_i321_reg_1316),
        .Q(icmp_ln1217_read_reg_4861),
        .R(1'b0));
  FDRE \icmp_ln1261_reg_5393_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(icmp_ln1261_fu_3316_p2),
        .Q(icmp_ln1261_reg_5393),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1262_reg_5398[0]_i_1 
       (.I0(b_reg_52350),
        .I1(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(icmp_ln1261_reg_53930));
  FDRE \icmp_ln1262_reg_5398_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(icmp_ln1262_fu_3332_p2),
        .Q(icmp_ln1262_reg_5398),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1285_reg_5014_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1285_reg_5014_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln1285_reg_5014_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1285_reg_5014),
        .Q(\icmp_ln1285_reg_5014_pp0_iter2_reg_reg[0]_srl2_n_3 ));
  FDRE \icmp_ln1285_reg_5014_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1285_reg_5014_pp0_iter2_reg_reg[0]_srl2_n_3 ),
        .Q(icmp_ln1285_reg_5014_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln1285_reg_5014_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1285_reg_5014_pp0_iter3_reg),
        .Q(\icmp_ln1285_reg_5014_pp0_iter4_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1285_reg_5014_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1285_reg_5014_reg[0]_0 ),
        .Q(icmp_ln1285_reg_5014),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1336_reg_5010_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1336_reg_5010_pp0_iter14_reg_reg[0]_srl14 " *) 
  SRL16E \icmp_ln1336_reg_5010_pp0_iter14_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1336_reg_5010),
        .Q(\icmp_ln1336_reg_5010_pp0_iter14_reg_reg[0]_srl14_n_3 ));
  FDRE \icmp_ln1336_reg_5010_pp0_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1336_reg_5010_pp0_iter14_reg_reg[0]_srl14_n_3 ),
        .Q(icmp_ln1336_reg_5010_pp0_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln1336_reg_5010_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1336_reg_5010_pp0_iter15_reg),
        .Q(\icmp_ln1336_reg_5010_pp0_iter16_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1336_reg_5010_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1336_reg_5010_reg[0]_0 ),
        .Q(icmp_ln1336_reg_5010),
        .R(1'b0));
  FDRE \icmp_ln1428_reg_5006_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1428_reg_5006_reg[0]_1 ),
        .Q(\icmp_ln1428_reg_5006_reg[0]_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1518_reg_4992_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1518_reg_4992_pp0_iter14_reg_reg[0]_srl14 " *) 
  SRL16E \icmp_ln1518_reg_4992_pp0_iter14_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1518_reg_4992),
        .Q(\icmp_ln1518_reg_4992_pp0_iter14_reg_reg[0]_srl14_n_3 ));
  FDRE \icmp_ln1518_reg_4992_pp0_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1518_reg_4992_pp0_iter14_reg_reg[0]_srl14_n_3 ),
        .Q(icmp_ln1518_reg_4992_pp0_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln1518_reg_4992_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1518_reg_4992_pp0_iter15_reg),
        .Q(\icmp_ln1518_reg_4992_pp0_iter16_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1518_reg_4992_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1518_reg_4992_reg[0]_0 ),
        .Q(icmp_ln1518_reg_4992),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1584_reg_4987_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1584_reg_4987_pp0_iter18_reg_reg[0]_srl18 " *) 
  SRLC32E \icmp_ln1584_reg_4987_pp0_iter18_reg_reg[0]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln1584_reg_4987_reg_n_3_[0] ),
        .Q(\icmp_ln1584_reg_4987_pp0_iter18_reg_reg[0]_srl18_n_3 ),
        .Q31(\NLW_icmp_ln1584_reg_4987_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ));
  FDRE \icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1584_reg_4987_pp0_iter18_reg_reg[0]_srl18_n_3 ),
        .Q(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .R(1'b0));
  FDRE \icmp_ln1584_reg_4987_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\icmp_ln1584_reg_4987_reg_n_3_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1701_reg_4983_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1701_reg_4983_pp0_iter14_reg_reg[0]_srl14 " *) 
  SRL16E \icmp_ln1701_reg_4983_pp0_iter14_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1701_reg_4983),
        .Q(\icmp_ln1701_reg_4983_pp0_iter14_reg_reg[0]_srl14_n_3 ));
  FDRE \icmp_ln1701_reg_4983_pp0_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1701_reg_4983_pp0_iter14_reg_reg[0]_srl14_n_3 ),
        .Q(icmp_ln1701_reg_4983_pp0_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln1701_reg_4983_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1701_reg_4983_pp0_iter15_reg),
        .Q(\icmp_ln1701_reg_4983_pp0_iter16_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1701_reg_4983_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1701_reg_4983_reg[0]_0 ),
        .Q(icmp_ln1701_reg_4983),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_reg_4969_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_reg_4969_pp0_iter16_reg_reg[0]_srl15 " *) 
  SRL16E \icmp_ln520_reg_4969_pp0_iter16_reg_reg[0]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln520_reg_4969_pp0_iter1_reg),
        .Q(\icmp_ln520_reg_4969_pp0_iter16_reg_reg[0]_srl15_n_3 ));
  FDRE \icmp_ln520_reg_4969_pp0_iter17_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln520_reg_4969_pp0_iter16_reg_reg[0]_srl15_n_3 ),
        .Q(\icmp_ln520_reg_4969_pp0_iter17_reg_reg[0]__0_n_3 ),
        .R(1'b0));
  FDRE \icmp_ln520_reg_4969_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln520_reg_4969_reg_n_3_[0] ),
        .Q(icmp_ln520_reg_4969_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln520_reg_4969_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CO),
        .Q(\icmp_ln520_reg_4969_reg_n_3_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000B00)) 
    \lshr_ln1_reg_5081[10]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(ap_enable_reg_pp0_iter21_reg_0),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I4(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .O(\lshr_ln1_reg_5081[10]_i_1_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg[0]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5081_pp0_iter12_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5081[0]),
        .Q(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[0]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg[10]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5081_pp0_iter12_reg_reg[10]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5081[10]),
        .Q(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[10]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg[1]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5081_pp0_iter12_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5081[1]),
        .Q(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg[2]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5081_pp0_iter12_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5081[2]),
        .Q(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg[3]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5081_pp0_iter12_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5081[3]),
        .Q(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[3]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg[4]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5081_pp0_iter12_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5081[4]),
        .Q(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[4]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg[5]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5081_pp0_iter12_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5081[5]),
        .Q(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[5]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg[6]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5081_pp0_iter12_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5081[6]),
        .Q(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[6]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg[7]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5081_pp0_iter12_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5081[7]),
        .Q(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[7]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg[8]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5081_pp0_iter12_reg_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5081[8]),
        .Q(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[8]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter12_reg_reg[9]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5081_pp0_iter12_reg_reg[9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5081[9]),
        .Q(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[9]_srl5_n_3 ));
  FDRE \lshr_ln1_reg_5081_pp0_iter13_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[0]_srl5_n_3 ),
        .Q(lshr_ln1_reg_5081_pp0_iter13_reg[0]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5081_pp0_iter13_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[10]_srl5_n_3 ),
        .Q(lshr_ln1_reg_5081_pp0_iter13_reg[10]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5081_pp0_iter13_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[1]_srl5_n_3 ),
        .Q(lshr_ln1_reg_5081_pp0_iter13_reg[1]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5081_pp0_iter13_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[2]_srl5_n_3 ),
        .Q(lshr_ln1_reg_5081_pp0_iter13_reg[2]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5081_pp0_iter13_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[3]_srl5_n_3 ),
        .Q(lshr_ln1_reg_5081_pp0_iter13_reg[3]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5081_pp0_iter13_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[4]_srl5_n_3 ),
        .Q(lshr_ln1_reg_5081_pp0_iter13_reg[4]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5081_pp0_iter13_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[5]_srl5_n_3 ),
        .Q(lshr_ln1_reg_5081_pp0_iter13_reg[5]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5081_pp0_iter13_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[6]_srl5_n_3 ),
        .Q(lshr_ln1_reg_5081_pp0_iter13_reg[6]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5081_pp0_iter13_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[7]_srl5_n_3 ),
        .Q(lshr_ln1_reg_5081_pp0_iter13_reg[7]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5081_pp0_iter13_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[8]_srl5_n_3 ),
        .Q(lshr_ln1_reg_5081_pp0_iter13_reg[8]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5081_pp0_iter13_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln1_reg_5081_pp0_iter12_reg_reg[9]_srl5_n_3 ),
        .Q(lshr_ln1_reg_5081_pp0_iter13_reg[9]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter14_reg_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2F1B2BF828D425B0228D1F691C45192115FD12D90FB50C90096C064803240000),
    .INIT_01(256'h613E5E1D5AFC57DB54B951984E764B544832451041ED3ECA3BA838853562323E),
    .INIT_02(256'h932490088CEC89CF86B2839580777D597A3A771C73FD70DE6DBE6A9E677E645E),
    .INIT_03(256'hC4B0C19BBE85BB6EB857B540B228AF10ABF8A8DEA5C5A2AB9F919C76995B9640),
    .INIT_04(256'hF5C3F2B6EFA8EC9AE98BE67CE36CE05CDD4BDA39D727D415D101CDEECADAC7C5),
    .INIT_05(256'h263E233B20381D341A2F172A1423111D0E150B0D080404FB01F1FEE6FBDBF8CF),
    .INIT_06(256'h5604530D50164D1E4A25472B443141353E393B3C383F354132412F422C412940),
    .INIT_07(256'h84F6820E7F247C3A794F7663737670886D996AA967B964C761D55EE25BEE58F9),
    .INIT_08(256'hB2F9B020AD47AA6CA790A4B4A1D69EF79C17993796559372908E8DAA8AC487DE),
    .INIT_09(256'hDFEFDD28DA60D797D4CDD201CF34CC66C997C6C7C3F6C124BE51BB7CB8A7B5D1),
    .INIT_0A(256'h0BBE090A0655039F00E8FE2FFB75F8BAF5FDF340F081EDC1EB00E83EE57AE2B5),
    .INIT_0B(256'h364A33AB310B2E692BC62922267D23D6212E1E841BDA192E168013D211220E70),
    .INIT_0C(256'h5F785CF05A6657DB554E52C050314DA04B0E487A45E5434F40B73E1E3B8338E7),
    .INIT_0D(256'h872F84BF824E7FDB7D667AF0787875FF738471086E8A6C0B698A6708648461FE),
    .INIT_0E(256'hAD58AB02A8A9A650A3F5A1989F399CD99A77981495AF934890E08E768C0B899E),
    .INIT_0F(256'hD1DACF9ECD61CB23C8E2C6A0C45CC216BFCFBD86BB3BB8EFB6A1B451B200AFAD),
    .INIT_10(256'hF49EF280F05FEE3CEC18E9F2E7CAE5A1E375E148DF19DCE8DAB5D881D64BD413),
    .INIT_11(256'h1590138F118C0F880D810B78096E0761055303430131FF1DFD07FAF0F8D7F6BB),
    .INIT_12(256'h349B32B930D52EEF2D072B1D2932274425542362216F1F791D821B88198D1790),
    .INIT_13(256'h51AC4FEB4E274C614A9948CF47034534436441923FBE3DE83C103A36385A367C),
    .INIT_14(256'h6CB16B11696E67C96622647962CE61215F715DC05C0D5A57589F56E6552A536C),
    .INIT_15(256'h859A841B829B81187F937E0C7C837AF8796A77DA764974B5731F71876FEC6E50),
    .INIT_16(256'h9C569AFB999D983E96DC9578941192A9913E8FD18E628CF18B7D8A0888908716),
    .INIT_17(256'hB0D8AFA1AE67AD2CABEEAAADA96BA826A6DFA596A44AA2FCA1ACA05A9F069DAF),
    .INIT_18(256'hC314C201C0ECBFD5BEBCBDA0BC82BB62BA3FB91AB7F3B6CAB59EB470B340B20D),
    .INIT_19(256'hD2FDD210D121D02FCF3BCE44CD4CCC51CB53CA53C951C84DC746C63DC531C424),
    .INIT_1A(256'hE08BDFC4DEFADE2FDD60DC90DBBDDAE8DA10D936D859D77BD699D5B6D4D0D3E8),
    .INIT_1B(256'hEBB4EB14EA71E9CCE924E87AE7CDE71EE66DE5B9E502E44AE38FE2D1E212E14F),
    .INIT_1C(256'hF473F3F9F37DF2FFF27EF1FAF174F0ECF061EFD4EF45EEB3EE1EED87ECEEEC52),
    .INIT_1D(256'hFAC1FA6FFA1AF9C2F968F90CF8ADF84CF7E8F782F71AF6AFF641F5D1F55FF4EA),
    .INIT_1E(256'hFE9BFE70FE42FE12FDE0FDABFD73FD39FCFDFCBEFC7DFC39FBF3FBAAFB5FFB11),
    .INIT_1F(256'hFFFEFFFBFFF4FFECFFE1FFD3FFC3FFB1FF9CFF84FF6AFF4EFF2FFF0EFEEAFEC4),
    .INIT_20(256'hFEEAFF0EFF2FFF4EFF6AFF84FF9CFFB1FFC3FFD3FFE1FFECFFF4FFFBFFFE0000),
    .INIT_21(256'hFB5FFBAAFBF3FC39FC7DFCBEFCFDFD39FD73FDABFDE0FE12FE42FE70FE9BFEC4),
    .INIT_22(256'hF55FF5D1F641F6AFF71AF782F7E8F84CF8ADF90CF968F9C2FA1AFA6FFAC1FB11),
    .INIT_23(256'hECEEED87EE1EEEB3EF45EFD4F061F0ECF174F1FAF27EF2FFF37DF3F9F473F4EA),
    .INIT_24(256'hE212E2D1E38FE44AE502E5B9E66DE71EE7CDE87AE924E9CCEA71EB14EBB4EC52),
    .INIT_25(256'hD4D0D5B6D699D77BD859D936DA10DAE8DBBDDC90DD60DE2FDEFADFC4E08BE14F),
    .INIT_26(256'hC531C63DC746C84DC951CA53CB53CC51CD4CCE44CF3BD02FD121D210D2FDD3E8),
    .INIT_27(256'hB340B470B59EB6CAB7F3B91ABA3FBB62BC82BDA0BEBCBFD5C0ECC201C314C424),
    .INIT_28(256'h9F06A05AA1ACA2FCA44AA596A6DFA826A96BAAADABEEAD2CAE67AFA1B0D8B20D),
    .INIT_29(256'h88908A088B7D8CF18E628FD1913E92A99411957896DC983E999D9AFB9C569DAF),
    .INIT_2A(256'h6FEC7187731F74B5764977DA796A7AF87C837E0C7F938118829B841B859A8716),
    .INIT_2B(256'h552A56E6589F5A575C0D5DC05F71612162CE6479662267C9696E6B116CB16E50),
    .INIT_2C(256'h385A3A363C103DE83FBE419243644534470348CF4A994C614E274FEB51AC536C),
    .INIT_2D(256'h198D1B881D821F79216F23622554274429322B1D2D072EEF30D532B9349B367C),
    .INIT_2E(256'hF8D7FAF0FD07FF1D0131034305530761096E0B780D810F88118C138F15901790),
    .INIT_2F(256'hD64BD881DAB5DCE8DF19E148E375E5A1E7CAE9F2EC18EE3CF05FF280F49EF6BB),
    .INIT_30(256'hB200B451B6A1B8EFBB3BBD86BFCFC216C45CC6A0C8E2CB23CD61CF9ED1DAD413),
    .INIT_31(256'h8C0B8E7690E0934895AF98149A779CD99F39A198A3F5A650A8A9AB02AD58AFAD),
    .INIT_32(256'h64846708698A6C0B6E8A7108738475FF78787AF07D667FDB824E84BF872F899E),
    .INIT_33(256'h3B833E1E40B7434F45E5487A4B0E4DA0503152C0554E57DB5A665CF05F7861FE),
    .INIT_34(256'h112213D21680192E1BDA1E84212E23D6267D29222BC62E69310B33AB364A38E7),
    .INIT_35(256'hE57AE83EEB00EDC1F081F340F5FDF8BAFB75FE2F00E8039F0655090A0BBE0E70),
    .INIT_36(256'hB8A7BB7CBE51C124C3F6C6C7C997CC66CF34D201D4CDD797DA60DD28DFEFE2B5),
    .INIT_37(256'h8AC48DAA908E9372965599379C179EF7A1D6A4B4A790AA6CAD47B020B2F9B5D1),
    .INIT_38(256'h5BEE5EE261D564C767B96AA96D99708873767663794F7C3A7F24820E84F687DE),
    .INIT_39(256'h2C412F4232413541383F3B3C3E3941354431472B4A254D1E5016530D560458F9),
    .INIT_3A(256'hFBDBFEE601F104FB08040B0D0E15111D1423172A1A2F1D342038233B263E2940),
    .INIT_3B(256'hCADACDEED101D415D727DA39DD4BE05CE36CE67CE98BEC9AEFA8F2B6F5C3F8CF),
    .INIT_3C(256'h995B9C769F91A2ABA5C5A8DEABF8AF10B228B540B857BB6EBE85C19BC4B0C7C5),
    .INIT_3D(256'h677E6A9E6DBE70DE73FD771C7A3A7D598077839586B289CF8CEC900893249640),
    .INIT_3E(256'h356238853BA83ECA41ED451048324B544E76519854B957DB5AFC5E1D613E645E),
    .INIT_3F(256'h03240648096C0C900FB512D915FD19211C451F69228D25B028D42BF82F1B323E),
    .INIT_40(256'hD0E5D408D72CDA50DD73E097E3BBE6DFEA03ED27F04BF370F694F9B8FCDC0000),
    .INIT_41(256'h9EC2A1E3A504A825AB47AE68B18AB4ACB7CEBAF0BE13C136C458C77BCA9ECDC2),
    .INIT_42(256'h6CDC6FF873147631794E7C6B7F8982A785C688E48C038F229242956298829BA2),
    .INIT_43(256'h3B503E65417B449247A94AC04DD850F0540857225A3B5D55606F638A66A569C0),
    .INIT_44(256'h0A3D0D4A10581366167519841C941FA422B525C728D92BEB2EFF32123526383B),
    .INIT_45(256'hD9C2DCC5DFC8E2CCE5D1E8D6EBDDEEE3F1EBF4F3F7FCFB05FE0F011A04250731),
    .INIT_46(256'hA9FCACF3AFEAB2E2B5DBB8D5BBCFBECBC1C7C4C4C7C1CABFCDBFD0BED3BFD6C0),
    .INIT_47(256'h7B0A7DF280DC83C686B1899D8C8A8F789267955798479B399E2BA11EA412A707),
    .INIT_48(256'h4D074FE052B9559458705B4C5E2A610963E966C969AB6C8E6F727256753C7822),
    .INIT_49(256'h201122D825A028692B332DFF30CC339A366939393C0A3EDC41AF448447594A2F),
    .INIT_4A(256'hF442F6F6F9ABFC61FF1801D1048B07460A030CC00F7F123F150017C21A861D4B),
    .INIT_4B(256'hC9B6CC55CEF5D197D43AD6DED983DC2ADED2E17CE426E6D2E980EC2EEEDEF190),
    .INIT_4C(256'hA088A310A59AA825AAB2AD40AFCFB260B4F2B786BA1BBCB1BF49C1E2C47DC719),
    .INIT_4D(256'h78D17B417DB28025829A851087888A018C7C8EF8917693F5967698F89B7C9E02),
    .INIT_4E(256'h52A854FE575759B05C0B5E6860C76327658967EC6A516CB86F20718A73F57662),
    .INIT_4F(256'h2E263062329F34DD371E39603BA43DEA4031427A44C54711495F4BAF4E005053),
    .INIT_50(256'h0B620D800FA111C413E8160E18361A5F1C8B1EB820E72318254B277F29B52BED),
    .INIT_51(256'hEA70EC71EE74F078F27FF488F692F89FFAADFCBDFECF00E302F9051007290945),
    .INIT_52(256'hCB65CD47CF2BD111D2F9D4E3D6CED8BCDAACDC9EDE91E087E27EE478E673E870),
    .INIT_53(256'hAE54B015B1D9B39FB567B731B8FDBACCBC9CBE6EC042C218C3F0C5CAC7A6C984),
    .INIT_54(256'h934F94EF9692983799DE9B879D329EDFA08FA240A3F3A5A9A761A91AAAD6AC94),
    .INIT_55(256'h7A667BE57D657EE8806D81F4837D85088696882689B78B4B8CE18E79901491B0),
    .INIT_56(256'h63AA6505666367C269246A886BEF6D576EC2702F719E730F748375F8777078EA),
    .INIT_57(256'h4F28505F519952D454125553569557DA59215A6A5BB65D045E545FA660FA6251),
    .INIT_58(256'h3CEC3DFF3F14402B41444260437E449E45C146E6480D49364A624B904CC04DF3),
    .INIT_59(256'h2D032DF02EDF2FD130C531BC32B433AF34AD35AD36AF37B338BA39C33ACF3BDC),
    .INIT_5A(256'h1F75203C210621D122A023702443251825F026CA27A7288529672A4A2B302C18),
    .INIT_5B(256'h144C14EC158F163416DC1786183318E219931A471AFE1BB61C711D2F1DEE1EB1),
    .INIT_5C(256'h0B8D0C070C830D010D820E060E8C0F140F9F102C10BB114D11E21279131213AE),
    .INIT_5D(256'h053F059105E6063E069806F4075307B40818087E08E6095109BF0A2F0AA10B16),
    .INIT_5E(256'h0165019001BE01EE02200255028D02C703030342038303C7040D045604A104EF),
    .INIT_5F(256'h00020005000C0014001F002D003D004F0064007C009600B200D100F20116013C),
    .INIT_60(256'h011600F200D100B20096007C0064004F003D002D001F0014000C000500020000),
    .INIT_61(256'h04A10456040D03C703830342030302C7028D0255022001EE01BE01900165013C),
    .INIT_62(256'h0AA10A2F09BF095108E6087E081807B4075306F40698063E05E60591053F04EF),
    .INIT_63(256'h1312127911E2114D10BB102C0F9F0F140E8C0E060D820D010C830C070B8D0B16),
    .INIT_64(256'h1DEE1D2F1C711BB61AFE1A47199318E21833178616DC1634158F14EC144C13AE),
    .INIT_65(256'h2B302A4A2967288527A726CA25F025182443237022A021D12106203C1F751EB1),
    .INIT_66(256'h3ACF39C338BA37B336AF35AD34AD33AF32B431BC30C52FD12EDF2DF02D032C18),
    .INIT_67(256'h4CC04B904A624936480D46E645C1449E437E42604144402B3F143DFF3CEC3BDC),
    .INIT_68(256'h60FA5FA65E545D045BB65A6A592157DA56955553541252D45199505F4F284DF3),
    .INIT_69(256'h777075F87483730F719E702F6EC26D576BEF6A88692467C26663650563AA6251),
    .INIT_6A(256'h90148E798CE18B4B89B7882686968508837D81F4806D7EE87D657BE57A6678EA),
    .INIT_6B(256'hAAD6A91AA761A5A9A3F3A240A08F9EDF9D329B8799DE9837969294EF934F91B0),
    .INIT_6C(256'hC7A6C5CAC3F0C218C042BE6EBC9CBACCB8FDB731B567B39FB1D9B015AE54AC94),
    .INIT_6D(256'hE673E478E27EE087DE91DC9EDAACD8BCD6CED4E3D2F9D111CF2BCD47CB65C984),
    .INIT_6E(256'h0729051002F900E3FECFFCBDFAADF89FF692F488F27FF078EE74EC71EA70E870),
    .INIT_6F(256'h29B5277F254B231820E71EB81C8B1A5F1836160E13E811C40FA10D800B620945),
    .INIT_70(256'h4E004BAF495F471144C5427A40313DEA3BA43960371E34DD329F30622E262BED),
    .INIT_71(256'h73F5718A6F206CB86A5167EC6589632760C75E685C0B59B0575754FE52A85053),
    .INIT_72(256'h9B7C98F8967693F591768EF88C7C8A0187888510829A80257DB27B4178D17662),
    .INIT_73(256'hC47DC1E2BF49BCB1BA1BB786B4F2B260AFCFAD40AAB2A825A59AA310A0889E02),
    .INIT_74(256'hEEDEEC2EE980E6D2E426E17CDED2DC2AD983D6DED43AD197CEF5CC55C9B6C719),
    .INIT_75(256'h1A8617C21500123F0F7F0CC00A030746048B01D1FF18FC61F9ABF6F6F442F190),
    .INIT_76(256'h4759448441AF3EDC3C0A39393669339A30CC2DFF2B33286925A022D820111D4B),
    .INIT_77(256'h753C72566F726C8E69AB66C963E961095E2A5B4C5870559452B94FE04D074A2F),
    .INIT_78(256'hA412A11E9E2B9B399847955792678F788C8A899D86B183C680DC7DF27B0A7822),
    .INIT_79(256'hD3BFD0BECDBFCABFC7C1C4C4C1C7BECBBBCFB8D5B5DBB2E2AFEAACF3A9FCA707),
    .INIT_7A(256'h0425011AFE0FFB05F7FCF4F3F1EBEEE3EBDDE8D6E5D1E2CCDFC8DCC5D9C2D6C0),
    .INIT_7B(256'h352632122EFF2BEB28D925C722B51FA41C9419841675136610580D4A0A3D0731),
    .INIT_7C(256'h66A5638A606F5D555A3B5722540850F04DD84AC047A94492417B3E653B50383B),
    .INIT_7D(256'h9882956292428F228C0388E485C682A77F897C6B794E763173146FF86CDC69C0),
    .INIT_7E(256'hCA9EC77BC458C136BE13BAF0B7CEB4ACB18AAE68AB47A825A504A1E39EC29BA2),
    .INIT_7F(256'hFCDCF9B8F694F370F04BED27EA03E6DFE3BBE097DD73DA50D72CD408D0E5CDC2),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    lshr_ln1_reg_5081_pp0_iter14_reg_reg_0
       (.ADDRARDADDR({1'b1,lshr_ln1_reg_5081_pp0_iter13_reg,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_DOADO_UNCONNECTED[31:16],lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_23,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_24,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_25,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_26,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_27,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_28,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_29,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_30,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_31,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_32,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_33,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_34,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_35,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_36,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_37,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_38}),
        .DOBDO(NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter14_reg_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "19" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0101010101010101010101010100000000000000000000000000000000000000),
    .INIT_03(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_04(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_05(256'h0202020202020202020202020202020202020202020101010101010101010101),
    .INIT_06(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_07(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_08(256'h0303030303030303030303020202020202020202020202020202020202020202),
    .INIT_09(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0A(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0B(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0C(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0D(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0E(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0F(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_10(256'h0303030303030303030303030303030303030303030303030303030303030304),
    .INIT_11(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_12(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_13(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_14(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_15(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_16(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_17(256'h0202020202020202020202020202020202020202030303030303030303030303),
    .INIT_18(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_19(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_1A(256'h0101010101010101010102020202020202020202020202020202020202020202),
    .INIT_1B(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_1C(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_1D(256'h0000000000000000000000000000000000000101010101010101010101010101),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00),
    .INIT_21(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_22(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_23(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_24(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_25(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_26(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_27(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_28(256'h0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_29(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2A(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2B(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2C(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2D(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2E(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2F(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_30(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_31(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_32(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_33(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_34(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_35(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_36(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_37(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_38(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_39(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_3A(256'h0E0E0E0E0E0E0E0E0E0E0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_3B(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3C(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3D(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3E(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_3F(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    lshr_ln1_reg_5081_pp0_iter14_reg_reg_1
       (.ADDRARDADDR({lshr_ln1_reg_5081_pp0_iter13_reg,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_1_DOADO_UNCONNECTED[15:4],lshr_ln1_reg_5081_pp0_iter14_reg_reg_1_n_15,lshr_ln1_reg_5081_pp0_iter14_reg_reg_1_n_16,lshr_ln1_reg_5081_pp0_iter14_reg_reg_1_n_17,lshr_ln1_reg_5081_pp0_iter14_reg_reg_1_n_18}),
        .DOBDO(NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_1_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_lshr_ln1_reg_5081_pp0_iter14_reg_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE \lshr_ln1_reg_5081_reg[0] 
       (.C(ap_clk),
        .CE(\lshr_ln1_reg_5081[10]_i_1_n_3 ),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U12_n_13),
        .Q(lshr_ln1_reg_5081[0]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5081_reg[10] 
       (.C(ap_clk),
        .CE(\lshr_ln1_reg_5081[10]_i_1_n_3 ),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U12_n_3),
        .Q(lshr_ln1_reg_5081[10]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5081_reg[1] 
       (.C(ap_clk),
        .CE(\lshr_ln1_reg_5081[10]_i_1_n_3 ),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U12_n_12),
        .Q(lshr_ln1_reg_5081[1]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5081_reg[2] 
       (.C(ap_clk),
        .CE(\lshr_ln1_reg_5081[10]_i_1_n_3 ),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U12_n_11),
        .Q(lshr_ln1_reg_5081[2]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5081_reg[3] 
       (.C(ap_clk),
        .CE(\lshr_ln1_reg_5081[10]_i_1_n_3 ),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U12_n_10),
        .Q(lshr_ln1_reg_5081[3]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5081_reg[4] 
       (.C(ap_clk),
        .CE(\lshr_ln1_reg_5081[10]_i_1_n_3 ),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U12_n_9),
        .Q(lshr_ln1_reg_5081[4]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5081_reg[5] 
       (.C(ap_clk),
        .CE(\lshr_ln1_reg_5081[10]_i_1_n_3 ),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U12_n_8),
        .Q(lshr_ln1_reg_5081[5]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5081_reg[6] 
       (.C(ap_clk),
        .CE(\lshr_ln1_reg_5081[10]_i_1_n_3 ),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U12_n_7),
        .Q(lshr_ln1_reg_5081[6]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5081_reg[7] 
       (.C(ap_clk),
        .CE(\lshr_ln1_reg_5081[10]_i_1_n_3 ),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U12_n_6),
        .Q(lshr_ln1_reg_5081[7]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5081_reg[8] 
       (.C(ap_clk),
        .CE(\lshr_ln1_reg_5081[10]_i_1_n_3 ),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U12_n_5),
        .Q(lshr_ln1_reg_5081[8]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5081_reg[9] 
       (.C(ap_clk),
        .CE(\lshr_ln1_reg_5081[10]_i_1_n_3 ),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U12_n_4),
        .Q(lshr_ln1_reg_5081[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1 mac_muladd_16ns_6s_24s_24_4_1_U22
       (.A(grp_fu_4716_p0),
        .D({tmp_20_fu_3322_p4,mac_muladd_16ns_6s_24s_24_4_1_U22_n_13,mac_muladd_16ns_6s_24s_24_4_1_U22_n_14,mac_muladd_16ns_6s_24s_24_4_1_U22_n_15,mac_muladd_16ns_6s_24s_24_4_1_U22_n_16,mac_muladd_16ns_6s_24s_24_4_1_U22_n_17,mac_muladd_16ns_6s_24s_24_4_1_U22_n_18,mac_muladd_16ns_6s_24s_24_4_1_U22_n_19,mac_muladd_16ns_6s_24s_24_4_1_U22_n_20}),
        .O({\v_reg_5388_reg[16]_i_2_n_9 ,\v_reg_5388_reg[16]_i_2_n_10 }),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .icmp_ln1262_fu_3332_p2(icmp_ln1262_fu_3332_p2),
        .p_reg_reg(grp_fu_4701_p0),
        .\v_reg_5388_reg[10] ({\v_reg_5388_reg[10]_i_6_n_7 ,\v_reg_5388_reg[10]_i_6_n_8 ,\v_reg_5388_reg[10]_i_6_n_9 ,\v_reg_5388_reg[10]_i_6_n_10 }),
        .\v_reg_5388_reg[14] ({\v_reg_5388_reg[16]_i_4_n_7 ,\v_reg_5388_reg[16]_i_4_n_8 ,\v_reg_5388_reg[16]_i_4_n_9 ,\v_reg_5388_reg[16]_i_4_n_10 }),
        .\v_reg_5388_reg[2] ({\v_reg_5388_reg[2]_i_6_n_7 ,\v_reg_5388_reg[2]_i_6_n_8 ,\v_reg_5388_reg[2]_i_6_n_9 }),
        .\v_reg_5388_reg[6] ({\v_reg_5388_reg[6]_i_6_n_7 ,\v_reg_5388_reg[6]_i_6_n_8 ,\v_reg_5388_reg[6]_i_6_n_9 ,\v_reg_5388_reg[6]_i_6_n_10 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1 mac_muladd_16ns_7ns_13ns_23_4_1_U16
       (.A(grp_fu_4683_p0),
        .CO(mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_42),
        .P({mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_3,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_4,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_5,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_6,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_7,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_8,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_9,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_10,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_11,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_12,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_13,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_14,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_15,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_16,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_17,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_18,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_19,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_20,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_21,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_22,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_23,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_24,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_25}),
        .Q(tmp_13_reg_5156),
        .add_ln1236_1_fu_2555_p2(add_ln1236_1_fu_2555_p2),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\r_reg_5196_reg[9] (trunc_ln1236_1_reg_5151));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1 mac_muladd_16ns_7s_16ns_23_4_1_U17
       (.A(grp_fu_4683_p0),
        .P({mac_muladd_16ns_7s_16ns_23_4_1_U17_n_3,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_4,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_5,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_6,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_7,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_8,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_9,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_10,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_11,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_12,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_13,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_14,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_15,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_16,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_17,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_18,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_19,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_20,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_21,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_22,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_23,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_24,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_25}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1 mac_muladd_16ns_8ns_23ns_24_4_1_U19
       (.CO(mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_38),
        .D(r_2_fu_3338_p3),
        .O(add_ln1240_2_fu_2573_p2),
        .P({mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_3,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_4,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_5,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_6,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_7,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_8,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_9,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_10,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_11,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_12,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_13,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_14,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_15,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_16,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_17,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_18,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_19,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_20,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_21,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_22,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_23,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_24,mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_25}),
        .Q({bckgndId_load_read_reg_4897,\bckgndId_load_read_reg_4897_reg[1]_3 }),
        .add_ln1257_2_fu_3190_p2(add_ln1257_2_fu_3190_p2),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .b_reg_52350(b_reg_52350),
        .\bckgndId_load_read_reg_4897_reg[3] (mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_20),
        .\g_reg_5202_reg[7] (trunc_ln1240_1_reg_5161),
        .p_reg_reg(ap_enable_reg_pp0_iter21_reg_0),
        .p_reg_reg_0(\q0_reg[2]_0 ),
        .p_reg_reg_i_18__0(tmp_15_reg_5166),
        .\r_2_reg_5403_reg[7] (\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .\r_2_reg_5403_reg[7]_i_6 ({mul_mul_16ns_5ns_21_4_1_U20_n_3,mul_mul_16ns_5ns_21_4_1_U20_n_4,mul_mul_16ns_5ns_21_4_1_U20_n_5,mul_mul_16ns_5ns_21_4_1_U20_n_6,mul_mul_16ns_5ns_21_4_1_U20_n_7,mul_mul_16ns_5ns_21_4_1_U20_n_8,mul_mul_16ns_5ns_21_4_1_U20_n_9,mul_mul_16ns_5ns_21_4_1_U20_n_10,mul_mul_16ns_5ns_21_4_1_U20_n_11,mul_mul_16ns_5ns_21_4_1_U20_n_12,mul_mul_16ns_5ns_21_4_1_U20_n_13,mul_mul_16ns_5ns_21_4_1_U20_n_14,mul_mul_16ns_5ns_21_4_1_U20_n_15,mul_mul_16ns_5ns_21_4_1_U20_n_16,mul_mul_16ns_5ns_21_4_1_U20_n_17,mul_mul_16ns_5ns_21_4_1_U20_n_18,mul_mul_16ns_5ns_21_4_1_U20_n_19,mul_mul_16ns_5ns_21_4_1_U20_n_20,mul_mul_16ns_5ns_21_4_1_U20_n_21,mul_mul_16ns_5ns_21_4_1_U20_n_22,mul_mul_16ns_5ns_21_4_1_U20_n_23}),
        .\trunc_ln1240_1_reg_5161_reg[8] (grp_fu_4701_p0),
        .zext_ln1259_fu_3239_p1(zext_ln1259_fu_3239_p1[14:7]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1 mac_muladd_16ns_8s_23s_24_4_1_U21
       (.D({tmp_19_fu_3306_p4,mac_muladd_16ns_8s_23s_24_4_1_U21_n_12,mac_muladd_16ns_8s_23s_24_4_1_U21_n_13,mac_muladd_16ns_8s_23s_24_4_1_U21_n_14,mac_muladd_16ns_8s_23s_24_4_1_U21_n_15,mac_muladd_16ns_8s_23s_24_4_1_U21_n_16,mac_muladd_16ns_8s_23s_24_4_1_U21_n_17,mac_muladd_16ns_8s_23s_24_4_1_U21_n_18,mac_muladd_16ns_8s_23s_24_4_1_U21_n_19}),
        .P({mac_muladd_16ns_7s_16ns_23_4_1_U17_n_3,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_4,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_5,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_6,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_7,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_8,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_9,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_10,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_11,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_12,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_13,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_14,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_15,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_16,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_17,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_18,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_19,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_20,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_21,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_22,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_23,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_24,mac_muladd_16ns_7s_16ns_23_4_1_U17_n_25}),
        .Q({\b_reg_5235_pp0_iter18_reg_reg_n_3_[15] ,\b_reg_5235_pp0_iter18_reg_reg_n_3_[14] ,\b_reg_5235_pp0_iter18_reg_reg_n_3_[13] ,\b_reg_5235_pp0_iter18_reg_reg_n_3_[12] ,\b_reg_5235_pp0_iter18_reg_reg_n_3_[11] ,\b_reg_5235_pp0_iter18_reg_reg_n_3_[10] ,\b_reg_5235_pp0_iter18_reg_reg_n_3_[9] ,\b_reg_5235_pp0_iter18_reg_reg_n_3_[8] ,\b_reg_5235_pp0_iter18_reg_reg_n_3_[7] ,\b_reg_5235_pp0_iter18_reg_reg_n_3_[6] ,\b_reg_5235_pp0_iter18_reg_reg_n_3_[5] ,\b_reg_5235_pp0_iter18_reg_reg_n_3_[4] ,\b_reg_5235_pp0_iter18_reg_reg_n_3_[3] ,\b_reg_5235_pp0_iter18_reg_reg_n_3_[2] ,\b_reg_5235_pp0_iter18_reg_reg_n_3_[1] ,\b_reg_5235_pp0_iter18_reg_reg_n_3_[0] }),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .b_reg_52350(b_reg_52350),
        .icmp_ln1261_fu_3316_p2(icmp_ln1261_fu_3316_p2),
        .p_reg_reg(grp_fu_4701_p0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 mac_muladd_16s_16s_16ns_16_4_1_U12
       (.B(ap_return),
        .D({mac_muladd_16s_16s_16ns_16_4_1_U12_n_3,mac_muladd_16s_16s_16ns_16_4_1_U12_n_4,mac_muladd_16s_16s_16ns_16_4_1_U12_n_5,mac_muladd_16s_16s_16ns_16_4_1_U12_n_6,mac_muladd_16s_16s_16ns_16_4_1_U12_n_7,mac_muladd_16s_16s_16ns_16_4_1_U12_n_8,mac_muladd_16s_16s_16ns_16_4_1_U12_n_9,mac_muladd_16s_16s_16ns_16_4_1_U12_n_10,mac_muladd_16s_16s_16ns_16_4_1_U12_n_11,mac_muladd_16s_16s_16ns_16_4_1_U12_n_12,mac_muladd_16s_16s_16ns_16_4_1_U12_n_13}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(p_reg_reg_1),
        .phi_mul_fu_494_reg(phi_mul_fu_494_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1 mul_mul_11ns_12ns_23_4_1_U13
       (.A(trunc_ln520_2_reg_4962_pp0_iter8_reg),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_tmp_reg(p_reg_tmp_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_4 mul_mul_11ns_12ns_23_4_1_U14
       (.A(add_ln1240_reg_4996_pp0_iter8_reg),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_tmp_reg(p_reg_tmp_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_5 mul_mul_11ns_12ns_23_4_1_U15
       (.A(add_ln1244_reg_5038_pp0_iter9_reg),
        .P(P),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1 mul_mul_16ns_5ns_21_4_1_U20
       (.A(grp_fu_4716_p0),
        .CO(mul_mul_16ns_5ns_21_4_1_U20_n_40),
        .Q(tmp_17_reg_5212),
        .add_ln1244_2_fu_2693_p2(add_ln1244_2_fu_2693_p2),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\b_reg_5235_reg[9] (trunc_ln1244_1_reg_5207),
        .p_reg_reg({mul_mul_16ns_5ns_21_4_1_U20_n_3,mul_mul_16ns_5ns_21_4_1_U20_n_4,mul_mul_16ns_5ns_21_4_1_U20_n_5,mul_mul_16ns_5ns_21_4_1_U20_n_6,mul_mul_16ns_5ns_21_4_1_U20_n_7,mul_mul_16ns_5ns_21_4_1_U20_n_8,mul_mul_16ns_5ns_21_4_1_U20_n_9,mul_mul_16ns_5ns_21_4_1_U20_n_10,mul_mul_16ns_5ns_21_4_1_U20_n_11,mul_mul_16ns_5ns_21_4_1_U20_n_12,mul_mul_16ns_5ns_21_4_1_U20_n_13,mul_mul_16ns_5ns_21_4_1_U20_n_14,mul_mul_16ns_5ns_21_4_1_U20_n_15,mul_mul_16ns_5ns_21_4_1_U20_n_16,mul_mul_16ns_5ns_21_4_1_U20_n_17,mul_mul_16ns_5ns_21_4_1_U20_n_18,mul_mul_16ns_5ns_21_4_1_U20_n_19,mul_mul_16ns_5ns_21_4_1_U20_n_20,mul_mul_16ns_5ns_21_4_1_U20_n_21,mul_mul_16ns_5ns_21_4_1_U20_n_22,mul_mul_16ns_5ns_21_4_1_U20_n_23}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1 mul_mul_20s_8ns_28_4_1_U23
       (.D(add_ln1314_fu_3414_p2),
        .\add_ln1314_reg_5450_reg[4] (\add_ln1314_reg_5450[4]_i_3_n_3 ),
        .\add_ln1314_reg_5450_reg[5] (\add_ln1314_reg_5450[5]_i_2_n_3 ),
        .\add_ln1314_reg_5450_reg[7] (\add_ln1314_reg_5450[7]_i_3_n_3 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .out({lshr_ln1_reg_5081_pp0_iter14_reg_reg_1_n_15,lshr_ln1_reg_5081_pp0_iter14_reg_reg_1_n_16,lshr_ln1_reg_5081_pp0_iter14_reg_reg_1_n_17,lshr_ln1_reg_5081_pp0_iter14_reg_reg_1_n_18,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_23,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_24,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_25,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_26,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_27,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_28,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_29,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_30,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_31,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_32,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_33,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_34,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_35,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_36,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_37,lshr_ln1_reg_5081_pp0_iter14_reg_reg_0_n_38}),
        .p_reg_reg(sub_ln1311_fu_3375_p2),
        .p_reg_reg_0(\q0_reg[2]_0 ),
        .p_reg_reg_1(ap_enable_reg_pp0_iter21_reg_0),
        .tpgSinTableArray_ce0(tpgSinTableArray_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mux_53_32_1_1 mux_53_32_1_1_U7
       (.D(tmp_fu_2436_p7),
        .DOADO(DOADO),
        .S({mux_53_32_1_1_U7_n_13,mux_53_32_1_1_U7_n_14,mux_53_32_1_1_U7_n_15}),
        .dout(grp_fu_1701_p2),
        .\trunc_ln1236_1_reg_5151_reg[7] (\trunc_ln1236_1_reg_5151_reg[7]_0 ),
        .\trunc_ln1236_1_reg_5151_reg[7]_0 (\trunc_ln1236_1_reg_5151_reg[7]_1 ),
        .\trunc_ln1236_1_reg_5151_reg[8] (\trunc_ln1236_1_reg_5151_reg[8]_0 ),
        .\trunc_ln1236_1_reg_5151_reg[8]_0 (\trunc_ln1236_1_reg_5151_reg[8]_1 ),
        .\trunc_ln1236_1_reg_5151_reg[8]_i_3 ({mux_53_32_1_1_U7_n_16,mux_53_32_1_1_U7_n_17,mux_53_32_1_1_U7_n_18,mux_53_32_1_1_U7_n_19}),
        .\trunc_ln1236_1_reg_5151_reg[8]_i_3_0 ({mux_53_32_1_1_U7_n_20,mux_53_32_1_1_U7_n_21,mux_53_32_1_1_U7_n_22,mux_53_32_1_1_U7_n_23}),
        .\trunc_ln1236_1_reg_5151_reg[8]_i_3_1 ({mux_53_32_1_1_U7_n_24,mux_53_32_1_1_U7_n_25,mux_53_32_1_1_U7_n_26,mux_53_32_1_1_U7_n_27}),
        .\trunc_ln1236_1_reg_5151_reg[8]_i_3_2 ({mux_53_32_1_1_U7_n_28,mux_53_32_1_1_U7_n_29,mux_53_32_1_1_U7_n_30,mux_53_32_1_1_U7_n_31}),
        .\trunc_ln1236_1_reg_5151_reg[8]_i_3_3 ({mux_53_32_1_1_U7_n_32,mux_53_32_1_1_U7_n_33,mux_53_32_1_1_U7_n_34,mux_53_32_1_1_U7_n_35}),
        .\trunc_ln1236_1_reg_5151_reg[8]_i_3_4 ({mux_53_32_1_1_U7_n_36,mux_53_32_1_1_U7_n_37}),
        .\trunc_ln1236_1_reg_5151_reg[8]_i_5 (mux_53_32_1_1_U7_n_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mux_53_32_1_1_6 mux_53_32_1_1_U8
       (.D(tmp_3_fu_2496_p7),
        .DOBDO(DOBDO),
        .S({mux_53_32_1_1_U8_n_13,mux_53_32_1_1_U8_n_14,mux_53_32_1_1_U8_n_15}),
        .dout(grp_fu_1713_p2),
        .\trunc_ln1240_1_reg_5161_reg[7] (\trunc_ln1240_1_reg_5161_reg[7]_0 ),
        .\trunc_ln1240_1_reg_5161_reg[7]_0 (\trunc_ln1240_1_reg_5161_reg[7]_1 ),
        .\trunc_ln1240_1_reg_5161_reg[8] (\trunc_ln1240_1_reg_5161_reg[8]_0 ),
        .\trunc_ln1240_1_reg_5161_reg[8]_0 (\trunc_ln1240_1_reg_5161_reg[8]_1 ),
        .\trunc_ln1244_1_reg_5207_reg[8]_i_3 ({mux_53_32_1_1_U8_n_16,mux_53_32_1_1_U8_n_17,mux_53_32_1_1_U8_n_18,mux_53_32_1_1_U8_n_19}),
        .\trunc_ln1244_1_reg_5207_reg[8]_i_3_0 ({mux_53_32_1_1_U8_n_20,mux_53_32_1_1_U8_n_21,mux_53_32_1_1_U8_n_22,mux_53_32_1_1_U8_n_23}),
        .\trunc_ln1244_1_reg_5207_reg[8]_i_3_1 ({mux_53_32_1_1_U8_n_24,mux_53_32_1_1_U8_n_25,mux_53_32_1_1_U8_n_26,mux_53_32_1_1_U8_n_27}),
        .\trunc_ln1244_1_reg_5207_reg[8]_i_3_2 ({mux_53_32_1_1_U8_n_28,mux_53_32_1_1_U8_n_29,mux_53_32_1_1_U8_n_30,mux_53_32_1_1_U8_n_31}),
        .\trunc_ln1244_1_reg_5207_reg[8]_i_3_3 ({mux_53_32_1_1_U8_n_32,mux_53_32_1_1_U8_n_33,mux_53_32_1_1_U8_n_34,mux_53_32_1_1_U8_n_35}),
        .\trunc_ln1244_1_reg_5207_reg[8]_i_3_4 ({mux_53_32_1_1_U8_n_36,mux_53_32_1_1_U8_n_37}),
        .\trunc_ln1244_1_reg_5207_reg[8]_i_5 (mux_53_32_1_1_U8_n_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_mux_53_32_1_1_7 mux_53_32_1_1_U9
       (.D(tmp_4_fu_2610_p7),
        .Q(grp_fu_2004_p2),
        .S({mux_53_32_1_1_U9_n_13,mux_53_32_1_1_U9_n_14,mux_53_32_1_1_U9_n_15}),
        .\trunc_ln1244_1_reg_5207_reg[7] (\trunc_ln1244_1_reg_5207_reg[7]_0 ),
        .\trunc_ln1244_1_reg_5207_reg[7]_0 (\trunc_ln1244_1_reg_5207_reg[7]_1 ),
        .\trunc_ln1244_1_reg_5207_reg[7]_1 (\trunc_ln1244_1_reg_5207_reg[7]_2 ),
        .\trunc_ln1244_1_reg_5207_reg[8] (\trunc_ln1244_1_reg_5207_reg[8]_0 ),
        .\trunc_ln1244_1_reg_5207_reg[8]_0 (\trunc_ln1244_1_reg_5207_reg[8]_1 ),
        .\trunc_ln1244_1_reg_5207_reg[8]_i_3 ({mux_53_32_1_1_U9_n_16,mux_53_32_1_1_U9_n_17,mux_53_32_1_1_U9_n_18,mux_53_32_1_1_U9_n_19}),
        .\trunc_ln1244_1_reg_5207_reg[8]_i_3_0 ({mux_53_32_1_1_U9_n_20,mux_53_32_1_1_U9_n_21,mux_53_32_1_1_U9_n_22,mux_53_32_1_1_U9_n_23}),
        .\trunc_ln1244_1_reg_5207_reg[8]_i_3_1 ({mux_53_32_1_1_U9_n_24,mux_53_32_1_1_U9_n_25,mux_53_32_1_1_U9_n_26,mux_53_32_1_1_U9_n_27}),
        .\trunc_ln1244_1_reg_5207_reg[8]_i_3_2 ({mux_53_32_1_1_U9_n_28,mux_53_32_1_1_U9_n_29,mux_53_32_1_1_U9_n_30,mux_53_32_1_1_U9_n_31}),
        .\trunc_ln1244_1_reg_5207_reg[8]_i_3_3 ({mux_53_32_1_1_U9_n_32,mux_53_32_1_1_U9_n_33,mux_53_32_1_1_U9_n_34,mux_53_32_1_1_U9_n_35}),
        .\trunc_ln1244_1_reg_5207_reg[8]_i_3_4 ({mux_53_32_1_1_U9_n_36,mux_53_32_1_1_U9_n_37}),
        .\trunc_ln1244_1_reg_5207_reg[8]_i_5 (mux_53_32_1_1_U9_n_12));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/or_ln1449_reg_5067_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/or_ln1449_reg_5067_pp0_iter16_reg_reg[0]_srl14 " *) 
  SRL16E \or_ln1449_reg_5067_pp0_iter16_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(or_ln1449_reg_5067),
        .Q(\or_ln1449_reg_5067_pp0_iter16_reg_reg[0]_srl14_n_3 ));
  FDRE \or_ln1449_reg_5067_pp0_iter17_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\or_ln1449_reg_5067_pp0_iter16_reg_reg[0]_srl14_n_3 ),
        .Q(or_ln1449_reg_5067_pp0_iter17_reg),
        .R(1'b0));
  FDRE \or_ln1449_reg_5067_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln1449_reg_5067_pp0_iter17_reg),
        .Q(or_ln1449_reg_5067_pp0_iter18_reg),
        .R(1'b0));
  FDRE \or_ln1449_reg_5067_pp0_iter19_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln1449_reg_5067_pp0_iter18_reg),
        .Q(\or_ln1449_reg_5067_pp0_iter19_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \or_ln1449_reg_5067_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_ln1449_reg_5067_reg[0]_0 ),
        .Q(or_ln1449_reg_5067),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[0]_i_10 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_0 [0]),
        .I1(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008F88)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[0]_i_4 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_6_n_3 ),
        .I1(\rampVal_loc_0_fu_316_reg[7] [0]),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_7_n_3 ),
        .I3(rampStart_load_reg_1397[0]),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_21_n_3 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[0]_i_9_n_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000202AFFFF202A)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[0]_i_5 
       (.I0(ap_enable_reg_pp0_iter20_reg_1),
        .I1(\hdata_new_0_fu_296_reg[7] [0]),
        .I2(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I3(\hdata_loc_0_fu_292_reg[7] [0]),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .I5(\r_2_reg_5403_reg_n_3_[0] ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[0]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h0000B800)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[0]_i_9 
       (.I0(rampStart_load_reg_1397[0]),
        .I1(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_320_reg[7] [0]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[0] ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[0]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_10 
       (.I0(\rampVal_loc_0_fu_316_reg[7] [1]),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_6_n_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[1]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_11 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .I1(\rampVal_3_loc_0_fu_320_reg[7] [1]),
        .I2(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I3(rampStart_load_reg_1397[1]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[1]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_12 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_0 [1]),
        .I1(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[1]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h0075FFFF00750075)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_4 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[1]_i_10_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_7_n_3 ),
        .I2(rampStart_load_reg_1397[1]),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_21_n_3 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[0] ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[1]_i_11_n_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[1]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_5 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_0 ),
        .I1(ap_enable_reg_pp0_iter20),
        .I2(\or_ln1449_reg_5067_pp0_iter19_reg_reg_n_3_[0] ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000202AFFFF202A)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_6 
       (.I0(ap_enable_reg_pp0_iter20_reg_1),
        .I1(\hdata_new_0_fu_296_reg[7] [1]),
        .I2(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I3(\hdata_loc_0_fu_292_reg[7] [1]),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .I5(\r_2_reg_5403_reg_n_3_[1] ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000202AFFFF202A)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_10 
       (.I0(ap_enable_reg_pp0_iter20_reg_1),
        .I1(\hdata_new_0_fu_296_reg[7] [2]),
        .I2(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I3(\hdata_loc_0_fu_292_reg[7] [2]),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .I5(\r_2_reg_5403_reg_n_3_[2] ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h8888888888F88888)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_13 
       (.I0(\bSerie_V[27]_i_3_n_3 ),
        .I1(rSerie_V[23]),
        .I2(\rampVal_2_loc_0_fu_276_reg[7]_0 [2]),
        .I3(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .I5(or_ln1592_reg_1446),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h0075FFFF00750075)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_2 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_4_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_7_n_3 ),
        .I2(rampStart_load_reg_1397[2]),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_21_n_3 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[4] ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_14_n_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_4 
       (.I0(\rampVal_loc_0_fu_316_reg[7] [2]),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_6_n_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h88AA888A88888888)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_5 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_17_n_3 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_10_n_3 ),
        .I2(\or_ln1449_reg_5067_pp0_iter19_reg_reg_n_3_[0] ),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_0 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_7_n_3 ),
        .I5(ap_enable_reg_pp0_iter20),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h0700)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_9 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I2(mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_20),
        .I3(ap_enable_reg_pp0_iter20),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_10 
       (.I0(rampStart_load_reg_1397[3]),
        .I1(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_320_reg[7] [3]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_12 
       (.I0(mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_20),
        .I1(ap_enable_reg_pp0_iter20),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_7_n_3 ),
        .I5(\or_ln1449_reg_5067_pp0_iter19_reg_reg_n_3_[0] ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_13 
       (.I0(\hdata_new_0_fu_296_reg[7] [3]),
        .I1(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_292_reg[7] [3]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_14 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_0 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_7_n_3 ),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(\or_ln1449_reg_5067_pp0_iter19_reg_reg_n_3_[0] ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_4 
       (.I0(\rampVal_loc_0_fu_316_reg[7] [3]),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_6_n_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h70777777)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_5 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_1 ),
        .I1(not_cmp2_i321_reg_1316),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252_reg[0] ),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_10_n_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAABAFFBA)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_8 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_12_n_3 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_13_n_3 ),
        .I2(ap_enable_reg_pp0_iter20_reg_1),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .I4(\r_2_reg_5403_reg_n_3_[3] ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_14_n_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hFFEFEFEF)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_11 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_14_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_6_n_3 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_7_n_3 ),
        .I3(ap_enable_reg_pp0_iter20),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_13_n_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_13 
       (.I0(\rampVal_loc_0_fu_316_reg[7] [4]),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_6_n_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_15 
       (.I0(rampStart_load_reg_1397[4]),
        .I1(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_320_reg[7] [4]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h8888888888F88888)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_16 
       (.I0(\bSerie_V[27]_i_3_n_3 ),
        .I1(rSerie_V[25]),
        .I2(\rampVal_2_loc_0_fu_276_reg[7]_0 [4]),
        .I3(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .I5(or_ln1592_reg_1446),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h00FF00FF00FFDCDC)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_4 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_14_n_3 ),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_11_n_3 ),
        .I3(not_cmp2_i321_reg_1316),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_1 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0075FFFF00750075)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_5 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_13_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_7_n_3 ),
        .I2(rampStart_load_reg_1397[4]),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_21_n_3 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[4] ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_15_n_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0151555503F30000)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_6 
       (.I0(\r_2_reg_5403_reg_n_3_[4] ),
        .I1(\hdata_loc_0_fu_292_reg[7] [4]),
        .I2(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I3(\hdata_new_0_fu_296_reg[7] [4]),
        .I4(ap_enable_reg_pp0_iter20_reg_1),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_10 
       (.I0(\rampVal_loc_0_fu_316_reg[7] [5]),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_6_n_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[5]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_11 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .I1(\rampVal_3_loc_0_fu_320_reg[7] [5]),
        .I2(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I3(rampStart_load_reg_1397[5]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[5]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h0075FFFF00750075)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_4 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[5]_i_10_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_7_n_3 ),
        .I2(rampStart_load_reg_1397[5]),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_21_n_3 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[0] ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[5]_i_11_n_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[5]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_5 
       (.I0(ap_enable_reg_pp0_iter20),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_0 ),
        .I2(\or_ln1449_reg_5067_pp0_iter19_reg_reg_n_3_[0] ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[5]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h555503F355550000)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_6 
       (.I0(\r_2_reg_5403_reg_n_3_[5] ),
        .I1(\hdata_loc_0_fu_292_reg[7] [5]),
        .I2(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I3(\hdata_new_0_fu_296_reg[7] [5]),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .I5(ap_enable_reg_pp0_iter20_reg_1),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[5]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_4 
       (.I0(rampStart_load_reg_1397[6]),
        .I1(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_320_reg[7] [6]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h7077)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_5 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_6_n_3 ),
        .I1(\rampVal_loc_0_fu_316_reg[7] [6]),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_7_n_3 ),
        .I3(rampStart_load_reg_1397[6]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hAAAEFAFE)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_8 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[5]_i_5_n_3 ),
        .I1(ap_enable_reg_pp0_iter20_reg_1),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_22_n_3 ),
        .I4(\r_2_reg_5403_reg_n_3_[6] ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_1 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ),
        .I1(conv2_i_i_i351_reg_1336),
        .I2(p_0_0_0_0_0554_lcssa561_fu_2520),
        .O(\conv2_i_i_i351_reg_1336_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_12 
       (.I0(\or_ln1449_reg_5067_pp0_iter19_reg_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter20),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_7_n_3 ),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_0 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_13 
       (.I0(\r_2_reg_5403_reg_n_3_[7] ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .I2(\hdata_loc_0_fu_292_reg[7] [7]),
        .I3(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I4(\hdata_new_0_fu_296_reg[7] [7]),
        .I5(ap_enable_reg_pp0_iter20_reg_1),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h003C003D00000000)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_14 
       (.I0(\or_ln1449_reg_5067_pp0_iter19_reg_reg_n_3_[0] ),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I3(mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_20),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_7_n_3 ),
        .I5(ap_enable_reg_pp0_iter20),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_17 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_18_n_3 ),
        .I1(ap_enable_reg_pp0_iter20),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I4(\or_ln1449_reg_5067_pp0_iter19_reg_reg_n_3_[0] ),
        .I5(mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_20),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'hABFF)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_18 
       (.I0(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I3(ap_enable_reg_pp0_iter20),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_18_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_19 
       (.I0(add_ln1314_reg_5450[7]),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_9_n_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_2 
       (.I0(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_4_n_3 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[0] ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_4_n_3 ),
        .I5(ap_enable_reg_pp0_iter21_reg_1),
        .O(p_0_0_0_0_0554_lcssa561_fu_2520));
  LUT6 #(
    .INIT(64'hBFBFFFFFAEAAAAAA)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_21 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252_reg[0] ),
        .I1(\rampVal_3_flag_1_fu_510[0]_i_3_n_3 ),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I4(ap_enable_reg_pp0_iter20),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_31_n_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_22 
       (.I0(ap_enable_reg_pp0_iter20),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_7_n_3 ),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_0 ),
        .I3(\or_ln1449_reg_5067_pp0_iter19_reg_reg_n_3_[0] ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_22_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_23 
       (.I0(ap_enable_reg_pp0_iter20_reg_1),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FF0FFF8F)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_24 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(\xCount_V_1[9]_i_6_n_3 ),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_15_n_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h2828282828FF2828)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_25 
       (.I0(\bSerie_V[27]_i_3_n_3 ),
        .I1(rSerie_V[3]),
        .I2(rSerie_V[0]),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_29_n_3 ),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .I5(or_ln1592_reg_1446),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_25_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_10 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hE2000000)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_11 
       (.I0(\rampVal_3_loc_0_fu_320_reg[7] [0]),
        .I1(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I2(rampStart_load_reg_1397[0]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h0000002020200020)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_7 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .I1(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .I2(\rampVal_2_loc_0_fu_276_reg[7]_0 [0]),
        .I3(or_ln1592_1_reg_1451),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_35_n_3 ),
        .I5(or_ln1592_2_reg_1456),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFE000E0FFFFFFFF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_9 
       (.I0(u_reg_5383[0]),
        .I1(icmp_ln1261_reg_5393),
        .I2(p_4_in),
        .I3(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I4(g_reg_5202_pp0_iter19_reg[0]),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'hEA2AFFFF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_11 
       (.I0(or_ln1592_1_reg_1451),
        .I1(cmp35_i526_read_reg_4809),
        .I2(trunc_ln520_reg_4950_pp0_iter19_reg),
        .I3(or_ln1592_2_reg_1456),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h0808082A2A2A2A2A)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_6 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .I1(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I2(g_reg_5202_pp0_iter19_reg[1]),
        .I3(icmp_ln1261_reg_5393),
        .I4(u_reg_5383[1]),
        .I5(p_4_in),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_9 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_4_n_3 ),
        .I1(\cmp126_i_read_reg_4786_reg_n_3_[0] ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h0808082A2A2A2A2A)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_10 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .I1(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I2(g_reg_5202_pp0_iter19_reg[2]),
        .I3(u_reg_5383[2]),
        .I4(icmp_ln1261_reg_5393),
        .I5(p_4_in),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_11 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_0 [2]),
        .I1(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .I2(\xCount_V_1[9]_i_6_n_3 ),
        .I3(ap_enable_reg_pp0_iter20),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I5(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_13 
       (.I0(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_14 
       (.I0(rampStart_load_reg_1397[2]),
        .I1(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_320_reg[7] [2]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_15 
       (.I0(\hdata_new_0_fu_296_reg[7] [2]),
        .I1(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_292_reg[7] [2]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'hEA2A0000)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_16 
       (.I0(gSerie_V[23]),
        .I1(cmp35_i526_read_reg_4809),
        .I2(trunc_ln520_reg_4950_pp0_iter19_reg),
        .I3(tmp_9_fu_3903_p3[2]),
        .I4(\bSerie_V[27]_i_3_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_19 
       (.I0(\and_ln1756_reg_5289_reg[0]_0 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_4_n_3 ),
        .I2(\cmp126_i_read_reg_4786_reg_n_3_[0] ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_2 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_9_n_3 ),
        .I1(add_ln1314_reg_5450[2]),
        .I2(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_20 
       (.I0(\cmp126_i_read_reg_4786_reg_n_3_[0] ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_4_n_3 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_9_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_20_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_7 
       (.I0(colorFormatLocal_read_reg_4876[0]),
        .I1(colorFormatLocal_read_reg_4876[7]),
        .I2(colorFormatLocal_read_reg_4876[6]),
        .I3(colorFormatLocal_read_reg_4876[1]),
        .I4(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_4_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_8 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFF80FF80FF80)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_9 
       (.I0(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_15_n_3 ),
        .I2(ap_enable_reg_pp0_iter20_reg_1),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_16_n_3 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_37_n_3 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_12 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_0 [3]),
        .I1(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h0808082A2A2A2A2A)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_8 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .I1(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I2(g_reg_5202_pp0_iter19_reg[3]),
        .I3(u_reg_5383[3]),
        .I4(icmp_ln1261_reg_5393),
        .I5(p_4_in),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_12 
       (.I0(ap_enable_reg_pp0_iter20_reg_1),
        .I1(\hdata_new_0_fu_296_reg[7] [4]),
        .I2(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I3(\hdata_loc_0_fu_292_reg[7] [4]),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hEFFFEAAAAAAAAAAA)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_13 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .I1(tmp_9_fu_3903_p3[4]),
        .I2(trunc_ln520_reg_4950_pp0_iter19_reg),
        .I3(cmp35_i526_read_reg_4809),
        .I4(gSerie_V[25]),
        .I5(\bSerie_V[27]_i_3_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_15 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_11_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_13_n_3 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_16_n_3 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_18_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hE2000000)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_16 
       (.I0(\rampVal_3_loc_0_fu_320_reg[7] [4]),
        .I1(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I2(rampStart_load_reg_1397[4]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h000002AAAAAA02AA)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_18 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .I1(u_reg_5383[4]),
        .I2(icmp_ln1261_reg_5393),
        .I3(p_4_in),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I5(g_reg_5202_pp0_iter19_reg[4]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_18_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_2 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_9_n_3 ),
        .I1(add_ln1314_reg_5450[4]),
        .I2(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_9 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_7_n_3 ),
        .I1(ap_enable_reg_pp0_iter20),
        .I2(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h0808082A2A2A2A2A)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_8 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .I1(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I2(g_reg_5202_pp0_iter19_reg[5]),
        .I3(u_reg_5383[5]),
        .I4(icmp_ln1261_reg_5393),
        .I5(p_4_in),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_10 
       (.I0(ap_enable_reg_pp0_iter20),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I3(\xCount_V_1[9]_i_6_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_11 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_4_n_3 ),
        .I1(\cmp126_i_read_reg_4786_reg_n_3_[0] ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_12 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_19_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_9_n_3 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_4_n_3 ),
        .I3(\cmp126_i_read_reg_4786_reg_n_3_[0] ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hDDD88888FFFFFFFF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_14 
       (.I0(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I1(g_reg_5202_pp0_iter19_reg[6]),
        .I2(u_reg_5383[6]),
        .I3(icmp_ln1261_reg_5393),
        .I4(p_4_in),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFFFFFF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_16 
       (.I0(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_4_n_3 ),
        .I1(colorFormatLocal_read_reg_4876[1]),
        .I2(colorFormatLocal_read_reg_4876[6]),
        .I3(colorFormatLocal_read_reg_4876[7]),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .I5(trunc_ln520_reg_4950_pp0_iter19_reg),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_17 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_6_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_7_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_18 
       (.I0(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ),
        .I1(ap_enable_reg_pp0_iter20),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_7_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_18_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_19 
       (.I0(icmp_ln1217_read_reg_4861),
        .I1(trunc_ln520_reg_4950_pp0_iter19_reg),
        .I2(cmp141_i_read_reg_4868),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_22 
       (.I0(\hdata_new_0_fu_296_reg[7] [6]),
        .I1(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_292_reg[7] [6]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_24 
       (.I0(icmp_ln1261_reg_5393),
        .I1(u_reg_5383[16]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_24_n_3 ));
  LUT3 #(
    .INIT(8'h54)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_26 
       (.I0(icmp_ln1261_reg_5393),
        .I1(u_reg_5383[14]),
        .I2(u_reg_5383[15]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_26_n_3 ));
  LUT3 #(
    .INIT(8'h54)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_27 
       (.I0(icmp_ln1261_reg_5393),
        .I1(u_reg_5383[12]),
        .I2(u_reg_5383[13]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_27_n_3 ));
  LUT3 #(
    .INIT(8'h54)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_28 
       (.I0(icmp_ln1261_reg_5393),
        .I1(u_reg_5383[10]),
        .I2(u_reg_5383[11]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_28_n_3 ));
  LUT3 #(
    .INIT(8'h54)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_29 
       (.I0(icmp_ln1261_reg_5393),
        .I1(u_reg_5383[8]),
        .I2(u_reg_5383[9]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_30 
       (.I0(u_reg_5383[15]),
        .I1(u_reg_5383[14]),
        .I2(icmp_ln1261_reg_5393),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_30_n_3 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_31 
       (.I0(u_reg_5383[13]),
        .I1(u_reg_5383[12]),
        .I2(icmp_ln1261_reg_5393),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_31_n_3 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_32 
       (.I0(u_reg_5383[11]),
        .I1(u_reg_5383[10]),
        .I2(icmp_ln1261_reg_5393),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_32_n_3 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_33 
       (.I0(u_reg_5383[9]),
        .I1(u_reg_5383[8]),
        .I2(icmp_ln1261_reg_5393),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_33_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_34 
       (.I0(icmp_ln1261_reg_5393),
        .I1(u_reg_5383[6]),
        .I2(u_reg_5383[7]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_34_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_35 
       (.I0(icmp_ln1261_reg_5393),
        .I1(u_reg_5383[4]),
        .I2(u_reg_5383[5]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_35_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_36 
       (.I0(icmp_ln1261_reg_5393),
        .I1(u_reg_5383[2]),
        .I2(u_reg_5383[3]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_36_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_37 
       (.I0(icmp_ln1261_reg_5393),
        .I1(u_reg_5383[0]),
        .I2(u_reg_5383[1]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_37_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_38 
       (.I0(u_reg_5383[7]),
        .I1(u_reg_5383[6]),
        .I2(icmp_ln1261_reg_5393),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_38_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_39 
       (.I0(u_reg_5383[5]),
        .I1(u_reg_5383[4]),
        .I2(icmp_ln1261_reg_5393),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_40 
       (.I0(u_reg_5383[3]),
        .I1(u_reg_5383[2]),
        .I2(icmp_ln1261_reg_5393),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_40_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_41 
       (.I0(u_reg_5383[1]),
        .I1(u_reg_5383[0]),
        .I2(icmp_ln1261_reg_5393),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h000000000000888B)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_6 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_3_n_3 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_17_n_3 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_28_n_3 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_18_n_3 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_15_n_3 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_10_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_9 
       (.I0(\xCount_V_1[9]_i_6_n_3 ),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I3(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter20),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_3_n_3 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_4_n_3 ),
        .I3(ap_enable_reg_pp0_iter21_reg_0),
        .I4(\q0_reg[2]_0 ),
        .O(\ap_CS_fsm_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0000003000000010)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_11 
       (.I0(\or_ln1449_reg_5067_pp0_iter19_reg_reg_n_3_[0] ),
        .I1(mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_20),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_7_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAAABAAAAFAABAAAA)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_12 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_30_n_3 ),
        .I1(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I4(ap_enable_reg_pp0_iter20),
        .I5(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_14 
       (.I0(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .I1(ap_enable_reg_pp0_iter20),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h333BFFBB)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_15 
       (.I0(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ),
        .I1(ap_enable_reg_pp0_iter20),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I4(\rampVal_3_flag_1_fu_510[0]_i_3_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_17 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_33_n_3 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_34_n_3 ),
        .I2(\bSerie_V[27]_i_3_n_3 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_15_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_18 
       (.I0(or_ln1592_2_reg_1456),
        .I1(trunc_ln520_reg_4950_pp0_iter19_reg),
        .I2(cmp35_i526_read_reg_4809),
        .I3(or_ln1592_1_reg_1451),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hABEBFFFFEBEBFFFF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_19 
       (.I0(\xCount_V_1[9]_i_6_n_3 ),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I3(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter20),
        .I5(\cmp59_i_read_reg_4790_reg_n_3_[0] ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_21 
       (.I0(\and_ln1756_reg_5289_reg[0]_0 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_4_n_3 ),
        .I2(\cmp126_i_read_reg_4786_reg_n_3_[0] ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_26 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_36_n_3 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_37_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_26_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h444F4444)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_27 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_16_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_27_n_3 ),
        .I2(\or_ln1449_reg_5067_pp0_iter19_reg_reg_n_3_[0] ),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter20),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_27_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_28 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_7_n_3 ),
        .I1(ap_enable_reg_pp0_iter20),
        .I2(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_28_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h55405555)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_3 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_4_n_3 ),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ),
        .I4(ap_enable_reg_pp0_iter20),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_30 
       (.I0(mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_20),
        .I1(\or_ln1449_reg_5067_pp0_iter19_reg_reg_n_3_[0] ),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I4(ap_enable_reg_pp0_iter20),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_30_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_31 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_7_n_3 ),
        .I1(ap_enable_reg_pp0_iter20),
        .I2(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h0000003000000020)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_33 
       (.I0(\or_ln1449_reg_5067_pp0_iter19_reg_reg_n_3_[0] ),
        .I1(mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_20),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_7_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h000000CC00CC0004)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_34 
       (.I0(\or_ln1449_reg_5067_pp0_iter19_reg_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter20),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_7_n_3 ),
        .I3(mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_20),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I5(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_34_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_35 
       (.I0(trunc_ln520_reg_4950_pp0_iter19_reg),
        .I1(cmp35_i526_read_reg_4809),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_35_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_36 
       (.I0(g_reg_5202_pp0_iter19_reg[7]),
        .I1(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I2(p_4_in),
        .I3(icmp_ln1261_reg_5393),
        .I4(u_reg_5383[7]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_36_n_3 ));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_37 
       (.I0(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_4_n_3 ),
        .I1(colorFormatLocal_read_reg_4876[1]),
        .I2(colorFormatLocal_read_reg_4876[6]),
        .I3(colorFormatLocal_read_reg_4876[7]),
        .I4(trunc_ln520_reg_4950_pp0_iter19_reg),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_37_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_38 
       (.I0(rampStart_load_reg_1397[7]),
        .I1(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_320_reg[7] [7]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_38_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_4 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_6_n_3 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_11_n_3 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_15_n_3 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_14_n_3 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_12_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h5D00)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_9 
       (.I0(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I2(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ),
        .I3(ap_enable_reg_pp0_iter20),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_20 
       (.CI(\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_23_n_3 ),
        .CO({\NLW_p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_20_CO_UNCONNECTED [3:1],p_4_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_20_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_24_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_23 
       (.CI(\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_25_n_3 ),
        .CO({\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_23_n_3 ,\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_23_n_4 ,\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_23_n_5 ,\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_23_n_6 }),
        .CYINIT(1'b0),
        .DI({\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_26_n_3 ,\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_27_n_3 ,\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_28_n_3 ,\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_29_n_3 }),
        .O(\NLW_p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_23_O_UNCONNECTED [3:0]),
        .S({\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_30_n_3 ,\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_31_n_3 ,\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_32_n_3 ,\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_33_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_25 
       (.CI(1'b0),
        .CO({\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_25_n_3 ,\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_25_n_4 ,\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_25_n_5 ,\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_25_n_6 }),
        .CYINIT(1'b0),
        .DI({\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_34_n_3 ,\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_35_n_3 ,\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_36_n_3 ,\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_37_n_3 }),
        .O(\NLW_p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_i_25_O_UNCONNECTED [3:0]),
        .S({\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_38_n_3 ,\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_39_n_3 ,\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_40_n_3 ,\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_41_n_3 }));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[0]_i_3 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_7_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_8_n_3 ),
        .I3(ap_enable_reg_pp0_iter20_reg_1),
        .I4(\hdata_new_0_fu_296[2]_i_2_n_3 ),
        .I5(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'hDFCFCFCF)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[0]_i_5 
       (.I0(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I1(\xCount_V_1[9]_i_6_n_3 ),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[0]_i_7 
       (.I0(\rampVal_loc_0_fu_316_reg[7] [0]),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_6_n_3 ),
        .I2(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_7_n_3 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7 [0]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h00FF1F1F)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[0]_i_8 
       (.I0(icmp_ln1262_reg_5398),
        .I1(v_reg_5388[0]),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_18_n_6 ),
        .I3(b_reg_5235_pp0_iter19_reg[0]),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[0]_i_9 
       (.I0(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .I1(ap_enable_reg_pp0_iter20),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF44444444444)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[1]_i_4 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_7_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7 [1]),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_6_n_3 ),
        .I3(\rampVal_loc_0_fu_316_reg[7] [1]),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252[1]_i_11_n_3 ),
        .I5(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[1]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[1]_i_5 
       (.I0(ap_enable_reg_pp0_iter20_reg_1),
        .I1(\hdata_new_0_fu_296_reg[7] [1]),
        .I2(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I3(\hdata_loc_0_fu_292_reg[7] [1]),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[1]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h00FF5757)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[1]_i_6 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_18_n_6 ),
        .I1(v_reg_5388[1]),
        .I2(icmp_ln1262_reg_5398),
        .I3(b_reg_5235_pp0_iter19_reg[1]),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[1]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[1]_i_7 
       (.I0(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I1(add_ln1314_reg_5450[1]),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_9_n_3 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[1]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[1]_i_8 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_0 [1]),
        .I1(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .I3(or_ln1592_2_reg_1456),
        .I4(\bSerie_V[27]_i_3_n_3 ),
        .I5(tmp_9_fu_3903_p3[1]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[1]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_10 
       (.I0(\rampVal_loc_0_fu_316_reg[7] [2]),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_6_n_3 ),
        .I2(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_7_n_3 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7 [2]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'hDFCFFFFF)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_11 
       (.I0(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I1(\xCount_V_1[9]_i_6_n_3 ),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I4(ap_enable_reg_pp0_iter20),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_3 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_16_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_14_n_3 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_15_n_3 ),
        .I3(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h8888888888F88888)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_6 
       (.I0(\bSerie_V[27]_i_3_n_3 ),
        .I1(tmp_9_fu_3903_p3[2]),
        .I2(\rampVal_2_loc_0_fu_276_reg[7]_0 [2]),
        .I3(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .I5(or_ln1592_2_reg_1456),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h8080F080)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_7 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_14_n_3 ),
        .I2(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I3(add_ln1314_reg_5450[2]),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_9_n_3 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'h8A800000)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_8 
       (.I0(ap_enable_reg_pp0_iter20_reg_1),
        .I1(\hdata_new_0_fu_296_reg[7] [2]),
        .I2(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I3(\hdata_loc_0_fu_292_reg[7] [2]),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h00FF1F1F)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_9 
       (.I0(icmp_ln1262_reg_5398),
        .I1(v_reg_5388[2]),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_18_n_6 ),
        .I3(b_reg_5235_pp0_iter19_reg[2]),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[3]_i_1 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_2_n_3 ),
        .I1(p_0_2_0_0_0558_lcssa567_fu_2600),
        .O(\not_cmp2_i321_reg_1316_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[3]_i_10 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .I1(\rampVal_3_loc_0_fu_320_reg[7] [3]),
        .I2(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I3(rampStart_load_reg_1397[3]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[3]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[3]_i_5 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_0 [3]),
        .I1(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .I3(or_ln1592_2_reg_1456),
        .I4(\bSerie_V[27]_i_3_n_3 ),
        .I5(tmp_9_fu_3903_p3[3]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF44444444444)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[3]_i_6 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_7_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7 [3]),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_6_n_3 ),
        .I3(\rampVal_loc_0_fu_316_reg[7] [3]),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260[3]_i_10_n_3 ),
        .I5(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[3]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[3]_i_7 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_9_n_3 ),
        .I1(add_ln1314_reg_5450[3]),
        .I2(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[3]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h00FF5757)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[3]_i_8 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_18_n_6 ),
        .I1(icmp_ln1262_reg_5398),
        .I2(v_reg_5388[3]),
        .I3(b_reg_5235_pp0_iter19_reg[3]),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[3]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h8A800000)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[3]_i_9 
       (.I0(ap_enable_reg_pp0_iter20_reg_1),
        .I1(\hdata_new_0_fu_296_reg[7] [3]),
        .I2(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I3(\hdata_loc_0_fu_292_reg[7] [3]),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[3]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_10 
       (.I0(or_ln1592_2_reg_1456),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .I2(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .I3(\rampVal_2_loc_0_fu_276_reg[7]_0 [4]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_11 
       (.I0(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_15_n_3 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_14_n_3 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hFFF2F2F2F0F0F0F0)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_12 
       (.I0(add_ln1314_reg_5450[4]),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_9_n_3 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_12_n_3 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_15_n_3 ),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .I5(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'h00FF1F1F)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_13 
       (.I0(icmp_ln1262_reg_5398),
        .I1(v_reg_5388[4]),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_18_n_6 ),
        .I3(b_reg_5235_pp0_iter19_reg[4]),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_20),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hF4444444)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_15 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_7_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7 [4]),
        .I2(\rampVal_loc_0_fu_316_reg[7] [4]),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_6_n_3 ),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hF700FFFF)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_16 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter2),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h000000F70000FFFF)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_17 
       (.I0(or_ln1449_fu_2224_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_12_n_3 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_1 ),
        .I5(pix_val_V_5_read_reg_4927),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_19 
       (.I0(vHatch),
        .I1(ap_phi_reg_pp0_iter2_hHatch_reg_1446),
        .O(or_ln1449_fu_2224_p2));
  LUT2 #(
    .INIT(4'hB)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_21 
       (.I0(icmp_ln1262_reg_5398),
        .I1(v_reg_5388[16]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'h54)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_23 
       (.I0(icmp_ln1262_reg_5398),
        .I1(v_reg_5388[14]),
        .I2(v_reg_5388[15]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'h54)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_24 
       (.I0(icmp_ln1262_reg_5398),
        .I1(v_reg_5388[12]),
        .I2(v_reg_5388[13]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_24_n_3 ));
  LUT3 #(
    .INIT(8'h54)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_25 
       (.I0(icmp_ln1262_reg_5398),
        .I1(v_reg_5388[10]),
        .I2(v_reg_5388[11]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_25_n_3 ));
  LUT3 #(
    .INIT(8'h54)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_26 
       (.I0(icmp_ln1262_reg_5398),
        .I1(v_reg_5388[8]),
        .I2(v_reg_5388[9]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_26_n_3 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_27 
       (.I0(v_reg_5388[15]),
        .I1(v_reg_5388[14]),
        .I2(icmp_ln1262_reg_5398),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_27_n_3 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_28 
       (.I0(v_reg_5388[13]),
        .I1(v_reg_5388[12]),
        .I2(icmp_ln1262_reg_5398),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_28_n_3 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_29 
       (.I0(v_reg_5388[11]),
        .I1(v_reg_5388[10]),
        .I2(icmp_ln1262_reg_5398),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_30 
       (.I0(v_reg_5388[9]),
        .I1(v_reg_5388[8]),
        .I2(icmp_ln1262_reg_5398),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_30_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_31 
       (.I0(icmp_ln1262_reg_5398),
        .I1(v_reg_5388[6]),
        .I2(v_reg_5388[7]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_31_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_32 
       (.I0(icmp_ln1262_reg_5398),
        .I1(v_reg_5388[4]),
        .I2(v_reg_5388[5]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_32_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_33 
       (.I0(icmp_ln1262_reg_5398),
        .I1(v_reg_5388[2]),
        .I2(v_reg_5388[3]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_33_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_34 
       (.I0(icmp_ln1262_reg_5398),
        .I1(v_reg_5388[0]),
        .I2(v_reg_5388[1]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_34_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_35 
       (.I0(v_reg_5388[7]),
        .I1(v_reg_5388[6]),
        .I2(icmp_ln1262_reg_5398),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_35_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_36 
       (.I0(v_reg_5388[5]),
        .I1(v_reg_5388[4]),
        .I2(icmp_ln1262_reg_5398),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_36_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_37 
       (.I0(v_reg_5388[3]),
        .I1(v_reg_5388[2]),
        .I2(icmp_ln1262_reg_5398),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_37_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_38 
       (.I0(v_reg_5388[1]),
        .I1(v_reg_5388[0]),
        .I2(icmp_ln1262_reg_5398),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_38_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF0FD0000000D)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_5 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_16_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_23_n_3 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_17_n_3 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ),
        .I5(not_cmp2_i321_reg_1316),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFF0FFF8F00000000)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_7 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(\xCount_V_1[9]_i_6_n_3 ),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_11_n_3 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_9 
       (.I0(\cmp59_i_read_reg_4790_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter20),
        .I2(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I5(\xCount_V_1[9]_i_6_n_3 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_10 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_0 [5]),
        .I1(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF44444444444)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_5 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_7_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7 [5]),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_6_n_3 ),
        .I3(\rampVal_loc_0_fu_316_reg[7] [5]),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252[5]_i_11_n_3 ),
        .I5(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_6 
       (.I0(ap_enable_reg_pp0_iter20_reg_1),
        .I1(\hdata_new_0_fu_296_reg[7] [5]),
        .I2(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I3(\hdata_loc_0_fu_292_reg[7] [5]),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h00FF5757)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_7 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_18_n_6 ),
        .I1(icmp_ln1262_reg_5398),
        .I2(v_reg_5388[5]),
        .I3(b_reg_5235_pp0_iter19_reg[5]),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_8 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_9_n_3 ),
        .I1(add_ln1314_reg_5450[5]),
        .I2(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'hE2000000)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_10 
       (.I0(\rampVal_3_loc_0_fu_320_reg[7] [6]),
        .I1(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I2(rampStart_load_reg_1397[6]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_11 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_9_n_3 ),
        .I1(add_ln1314_reg_5450[6]),
        .I2(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_13 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_0 [6]),
        .I1(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hAA03AA00AA03AA03)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_2 
       (.I0(not_cmp2_i321_reg_1316),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_17_n_3 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_23_n_3 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_16_n_3 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h7F007F7F)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_3 
       (.I0(\rampVal_loc_0_fu_316_reg[7] [6]),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_6_n_3 ),
        .I2(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_7_n_3 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7 [6]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_6 
       (.I0(\rampVal_3_flag_1_fu_510[0]_i_3_n_3 ),
        .I1(ap_enable_reg_pp0_iter20),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_7 
       (.I0(ap_enable_reg_pp0_iter20),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I3(\rampVal_3_flag_1_fu_510[0]_i_3_n_3 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h00FF5757)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_8 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_18_n_6 ),
        .I1(icmp_ln1262_reg_5398),
        .I2(v_reg_5388[6]),
        .I3(b_reg_5235_pp0_iter19_reg[6]),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h8A800000)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_9 
       (.I0(ap_enable_reg_pp0_iter20_reg_1),
        .I1(\hdata_new_0_fu_296_reg[7] [6]),
        .I2(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I3(\hdata_loc_0_fu_292_reg[7] [6]),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAA2AA)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_3_n_3 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_4_n_3 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_5_n_3 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_6_n_3 ),
        .I5(ap_enable_reg_pp0_iter21_reg_1),
        .O(p_0_2_0_0_0558_lcssa567_fu_2600));
  LUT6 #(
    .INIT(64'h000000000000FF1F)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_10 
       (.I0(ap_phi_reg_pp0_iter2_hHatch_reg_1446),
        .I1(vHatch),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_0 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_23_n_3 ),
        .I5(pix_val_V_read_reg_4919),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_12 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I3(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_13 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]_i_2_n_3 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_14 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I1(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter20),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_15 
       (.I0(mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_20),
        .I1(ap_enable_reg_pp0_iter20),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h0100450041000000)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_16 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_24_n_3 ),
        .I1(bckgndId_load_read_reg_4897[3]),
        .I2(bckgndId_load_read_reg_4897[2]),
        .I3(ap_enable_reg_pp0_iter20),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I5(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'hB8FF0000)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_19 
       (.I0(\hdata_new_0_fu_296_reg[7] [7]),
        .I1(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_292_reg[7] [7]),
        .I3(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter20_reg_1),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_20 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_7_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7 [7]),
        .I2(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I3(\rampVal_loc_0_fu_316_reg[7] [7]),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_6_n_3 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2323FF23)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_21 
       (.I0(add_ln1314_reg_5450[7]),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_9_n_3 ),
        .I2(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_27_n_3 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_28_n_3 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_23 
       (.I0(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_1 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_24 
       (.I0(bckgndId_load_read_reg_4897[4]),
        .I1(bckgndId_load_read_reg_4897[6]),
        .I2(bckgndId_load_read_reg_4897[7]),
        .I3(bckgndId_load_read_reg_4897[5]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h2828282828FF2828)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_26 
       (.I0(\bSerie_V[27]_i_3_n_3 ),
        .I1(\bSerie_V_reg[3]__0_n_3 ),
        .I2(\bSerie_V_reg[0]__0_n_3 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_29_n_3 ),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .I5(or_ln1592_2_reg_1456),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_26_n_3 ));
  LUT5 #(
    .INIT(32'h00FF5757)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_27 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_18_n_6 ),
        .I1(icmp_ln1262_reg_5398),
        .I2(v_reg_5388[7]),
        .I3(b_reg_5235_pp0_iter19_reg[7]),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_27_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'h8A80AAAA)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_28 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .I1(rampStart_load_reg_1397[7]),
        .I2(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I3(\rampVal_3_loc_0_fu_320_reg[7] [7]),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_28_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_29 
       (.I0(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .I1(\rampVal_2_loc_0_fu_276_reg[7]_0 [7]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000001055)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_3 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_12_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_13_n_3 ),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[0] ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_4 
       (.I0(\xCount_V_1[9]_i_6_n_3 ),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(ap_enable_reg_pp0_iter20),
        .I4(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_5 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_14_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_15_n_3 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAFFAAAAAABFAA)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_6 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_16_n_3 ),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(ap_enable_reg_pp0_iter20),
        .I4(\xCount_V_1[9]_i_6_n_3 ),
        .I5(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h1110111110101010)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_8 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_23_n_3 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_13_n_3 ),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_0 ),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_8_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_18 
       (.CI(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_20_n_3 ),
        .CO({\NLW_p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_18_CO_UNCONNECTED [3:1],\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_18_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_18_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_21_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_20 
       (.CI(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_22_n_3 ),
        .CO({\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_20_n_3 ,\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_20_n_4 ,\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_20_n_5 ,\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_20_n_6 }),
        .CYINIT(1'b0),
        .DI({\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_23_n_3 ,\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_24_n_3 ,\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_25_n_3 ,\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_26_n_3 }),
        .O(\NLW_p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_20_O_UNCONNECTED [3:0]),
        .S({\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_27_n_3 ,\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_28_n_3 ,\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_29_n_3 ,\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_30_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_22 
       (.CI(1'b0),
        .CO({\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_22_n_3 ,\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_22_n_4 ,\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_22_n_5 ,\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_22_n_6 }),
        .CYINIT(1'b0),
        .DI({\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_31_n_3 ,\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_32_n_3 ,\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_33_n_3 ,\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_34_n_3 }),
        .O(\NLW_p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_i_22_O_UNCONNECTED [3:0]),
        .S({\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_35_n_3 ,\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_36_n_3 ,\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_37_n_3 ,\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_38_n_3 }));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_494[0]_i_3 
       (.I0(Zplate_Hor_Control_Start_read_reg_4901[3]),
        .I1(phi_mul_fu_494_reg[3]),
        .O(\phi_mul_fu_494[0]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_494[0]_i_4 
       (.I0(Zplate_Hor_Control_Start_read_reg_4901[2]),
        .I1(phi_mul_fu_494_reg[2]),
        .O(\phi_mul_fu_494[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_494[0]_i_5 
       (.I0(Zplate_Hor_Control_Start_read_reg_4901[1]),
        .I1(phi_mul_fu_494_reg[1]),
        .O(\phi_mul_fu_494[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_494[0]_i_6 
       (.I0(Zplate_Hor_Control_Start_read_reg_4901[0]),
        .I1(phi_mul_fu_494_reg[0]),
        .O(\phi_mul_fu_494[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_494[12]_i_2 
       (.I0(phi_mul_fu_494_reg[15]),
        .I1(Zplate_Hor_Control_Start_read_reg_4901[15]),
        .O(\phi_mul_fu_494[12]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_494[12]_i_3 
       (.I0(Zplate_Hor_Control_Start_read_reg_4901[14]),
        .I1(phi_mul_fu_494_reg[14]),
        .O(\phi_mul_fu_494[12]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_494[12]_i_4 
       (.I0(Zplate_Hor_Control_Start_read_reg_4901[13]),
        .I1(phi_mul_fu_494_reg[13]),
        .O(\phi_mul_fu_494[12]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_494[12]_i_5 
       (.I0(Zplate_Hor_Control_Start_read_reg_4901[12]),
        .I1(phi_mul_fu_494_reg[12]),
        .O(\phi_mul_fu_494[12]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_494[4]_i_2 
       (.I0(Zplate_Hor_Control_Start_read_reg_4901[7]),
        .I1(phi_mul_fu_494_reg[7]),
        .O(\phi_mul_fu_494[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_494[4]_i_3 
       (.I0(Zplate_Hor_Control_Start_read_reg_4901[6]),
        .I1(phi_mul_fu_494_reg[6]),
        .O(\phi_mul_fu_494[4]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_494[4]_i_4 
       (.I0(Zplate_Hor_Control_Start_read_reg_4901[5]),
        .I1(phi_mul_fu_494_reg[5]),
        .O(\phi_mul_fu_494[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_494[4]_i_5 
       (.I0(Zplate_Hor_Control_Start_read_reg_4901[4]),
        .I1(phi_mul_fu_494_reg[4]),
        .O(\phi_mul_fu_494[4]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_494[8]_i_2 
       (.I0(Zplate_Hor_Control_Start_read_reg_4901[11]),
        .I1(phi_mul_fu_494_reg[11]),
        .O(\phi_mul_fu_494[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_494[8]_i_3 
       (.I0(Zplate_Hor_Control_Start_read_reg_4901[10]),
        .I1(phi_mul_fu_494_reg[10]),
        .O(\phi_mul_fu_494[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_494[8]_i_4 
       (.I0(Zplate_Hor_Control_Start_read_reg_4901[9]),
        .I1(phi_mul_fu_494_reg[9]),
        .O(\phi_mul_fu_494[8]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_494[8]_i_5 
       (.I0(Zplate_Hor_Control_Start_read_reg_4901[8]),
        .I1(phi_mul_fu_494_reg[8]),
        .O(\phi_mul_fu_494[8]_i_5_n_3 ));
  FDRE \phi_mul_fu_494_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(\phi_mul_fu_494_reg[0]_i_2_n_10 ),
        .Q(phi_mul_fu_494_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_mul_fu_494_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\phi_mul_fu_494_reg[0]_i_2_n_3 ,\phi_mul_fu_494_reg[0]_i_2_n_4 ,\phi_mul_fu_494_reg[0]_i_2_n_5 ,\phi_mul_fu_494_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(Zplate_Hor_Control_Start_read_reg_4901[3:0]),
        .O({\phi_mul_fu_494_reg[0]_i_2_n_7 ,\phi_mul_fu_494_reg[0]_i_2_n_8 ,\phi_mul_fu_494_reg[0]_i_2_n_9 ,\phi_mul_fu_494_reg[0]_i_2_n_10 }),
        .S({\phi_mul_fu_494[0]_i_3_n_3 ,\phi_mul_fu_494[0]_i_4_n_3 ,\phi_mul_fu_494[0]_i_5_n_3 ,\phi_mul_fu_494[0]_i_6_n_3 }));
  FDRE \phi_mul_fu_494_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(\phi_mul_fu_494_reg[8]_i_1_n_8 ),
        .Q(phi_mul_fu_494_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \phi_mul_fu_494_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(\phi_mul_fu_494_reg[8]_i_1_n_7 ),
        .Q(phi_mul_fu_494_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \phi_mul_fu_494_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(\phi_mul_fu_494_reg[12]_i_1_n_10 ),
        .Q(phi_mul_fu_494_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_mul_fu_494_reg[12]_i_1 
       (.CI(\phi_mul_fu_494_reg[8]_i_1_n_3 ),
        .CO({\NLW_phi_mul_fu_494_reg[12]_i_1_CO_UNCONNECTED [3],\phi_mul_fu_494_reg[12]_i_1_n_4 ,\phi_mul_fu_494_reg[12]_i_1_n_5 ,\phi_mul_fu_494_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,Zplate_Hor_Control_Start_read_reg_4901[14:12]}),
        .O({\phi_mul_fu_494_reg[12]_i_1_n_7 ,\phi_mul_fu_494_reg[12]_i_1_n_8 ,\phi_mul_fu_494_reg[12]_i_1_n_9 ,\phi_mul_fu_494_reg[12]_i_1_n_10 }),
        .S({\phi_mul_fu_494[12]_i_2_n_3 ,\phi_mul_fu_494[12]_i_3_n_3 ,\phi_mul_fu_494[12]_i_4_n_3 ,\phi_mul_fu_494[12]_i_5_n_3 }));
  FDRE \phi_mul_fu_494_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(\phi_mul_fu_494_reg[12]_i_1_n_9 ),
        .Q(phi_mul_fu_494_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \phi_mul_fu_494_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(\phi_mul_fu_494_reg[12]_i_1_n_8 ),
        .Q(phi_mul_fu_494_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \phi_mul_fu_494_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(\phi_mul_fu_494_reg[12]_i_1_n_7 ),
        .Q(phi_mul_fu_494_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \phi_mul_fu_494_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(\phi_mul_fu_494_reg[0]_i_2_n_9 ),
        .Q(phi_mul_fu_494_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \phi_mul_fu_494_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(\phi_mul_fu_494_reg[0]_i_2_n_8 ),
        .Q(phi_mul_fu_494_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \phi_mul_fu_494_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(\phi_mul_fu_494_reg[0]_i_2_n_7 ),
        .Q(phi_mul_fu_494_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \phi_mul_fu_494_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(\phi_mul_fu_494_reg[4]_i_1_n_10 ),
        .Q(phi_mul_fu_494_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_mul_fu_494_reg[4]_i_1 
       (.CI(\phi_mul_fu_494_reg[0]_i_2_n_3 ),
        .CO({\phi_mul_fu_494_reg[4]_i_1_n_3 ,\phi_mul_fu_494_reg[4]_i_1_n_4 ,\phi_mul_fu_494_reg[4]_i_1_n_5 ,\phi_mul_fu_494_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(Zplate_Hor_Control_Start_read_reg_4901[7:4]),
        .O({\phi_mul_fu_494_reg[4]_i_1_n_7 ,\phi_mul_fu_494_reg[4]_i_1_n_8 ,\phi_mul_fu_494_reg[4]_i_1_n_9 ,\phi_mul_fu_494_reg[4]_i_1_n_10 }),
        .S({\phi_mul_fu_494[4]_i_2_n_3 ,\phi_mul_fu_494[4]_i_3_n_3 ,\phi_mul_fu_494[4]_i_4_n_3 ,\phi_mul_fu_494[4]_i_5_n_3 }));
  FDRE \phi_mul_fu_494_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(\phi_mul_fu_494_reg[4]_i_1_n_9 ),
        .Q(phi_mul_fu_494_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \phi_mul_fu_494_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(\phi_mul_fu_494_reg[4]_i_1_n_8 ),
        .Q(phi_mul_fu_494_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \phi_mul_fu_494_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(\phi_mul_fu_494_reg[4]_i_1_n_7 ),
        .Q(phi_mul_fu_494_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \phi_mul_fu_494_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(\phi_mul_fu_494_reg[8]_i_1_n_10 ),
        .Q(phi_mul_fu_494_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_mul_fu_494_reg[8]_i_1 
       (.CI(\phi_mul_fu_494_reg[4]_i_1_n_3 ),
        .CO({\phi_mul_fu_494_reg[8]_i_1_n_3 ,\phi_mul_fu_494_reg[8]_i_1_n_4 ,\phi_mul_fu_494_reg[8]_i_1_n_5 ,\phi_mul_fu_494_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(Zplate_Hor_Control_Start_read_reg_4901[11:8]),
        .O({\phi_mul_fu_494_reg[8]_i_1_n_7 ,\phi_mul_fu_494_reg[8]_i_1_n_8 ,\phi_mul_fu_494_reg[8]_i_1_n_9 ,\phi_mul_fu_494_reg[8]_i_1_n_10 }),
        .S({\phi_mul_fu_494[8]_i_2_n_3 ,\phi_mul_fu_494[8]_i_3_n_3 ,\phi_mul_fu_494[8]_i_4_n_3 ,\phi_mul_fu_494[8]_i_5_n_3 }));
  FDRE \phi_mul_fu_494_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340),
        .D(\phi_mul_fu_494_reg[8]_i_1_n_9 ),
        .Q(phi_mul_fu_494_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \pix_val_V_5_read_reg_4927_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_val_V_5_reg_1346),
        .Q(pix_val_V_5_read_reg_4927),
        .R(1'b0));
  FDRE \pix_val_V_read_reg_4919_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_val_V_read_reg_4919_reg[7]_0 ),
        .Q(pix_val_V_read_reg_4919),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \rSerie_V[27]_i_1 
       (.I0(rSerie_V[3]),
        .I1(rSerie_V[0]),
        .O(xor_ln1498_fu_3759_p2));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[0]__0 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(\rSerie_V_reg[1]_srl2_n_3 ),
        .Q(rSerie_V[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/rSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/rSerie_V_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0001)) 
    \rSerie_V_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .CLK(ap_clk),
        .D(rSerie_V[3]),
        .Q(\rSerie_V_reg[1]_srl2_n_3 ));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[21] 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(rSerie_V[22]),
        .Q(rSerie_V[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[22] 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(rSerie_V[23]),
        .Q(rSerie_V[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[23] 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(rSerie_V[24]),
        .Q(rSerie_V[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[24] 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(rSerie_V[25]),
        .Q(rSerie_V[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[25] 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(rSerie_V[26]),
        .Q(rSerie_V[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[26] 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(rSerie_V[27]),
        .Q(rSerie_V[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[27] 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(xor_ln1498_fu_3759_p2),
        .Q(rSerie_V[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[3]__0 
       (.C(ap_clk),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .D(\rSerie_V_reg[4]_srl17_n_3 ),
        .Q(rSerie_V[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/rSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/rSerie_V_reg[4]_srl17 " *) 
  SRLC32E #(
    .INIT(32'h0000B4B4)) 
    \rSerie_V_reg[4]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(\bSerie_V[27]_i_1_n_3 ),
        .CLK(ap_clk),
        .D(rSerie_V[21]),
        .Q(\rSerie_V_reg[4]_srl17_n_3 ),
        .Q31(\NLW_rSerie_V_reg[4]_srl17_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \r_2_reg_5403[7]_i_1 
       (.I0(\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .I1(b_reg_52350),
        .I2(\r_2_reg_5403[7]_i_3_n_3 ),
        .I3(add_ln1257_2_fu_3190_p2[19]),
        .I4(add_ln1257_2_fu_3190_p2[17]),
        .I5(add_ln1257_2_fu_3190_p2[16]),
        .O(r_2_reg_5403));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \r_2_reg_5403[7]_i_3 
       (.I0(add_ln1257_2_fu_3190_p2[22]),
        .I1(add_ln1257_2_fu_3190_p2[23]),
        .I2(add_ln1257_2_fu_3190_p2[18]),
        .I3(add_ln1257_2_fu_3190_p2[20]),
        .I4(add_ln1257_2_fu_3190_p2[24]),
        .I5(add_ln1257_2_fu_3190_p2[21]),
        .O(\r_2_reg_5403[7]_i_3_n_3 ));
  FDSE \r_2_reg_5403_reg[0] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(r_2_fu_3338_p3[0]),
        .Q(\r_2_reg_5403_reg_n_3_[0] ),
        .S(r_2_reg_5403));
  FDSE \r_2_reg_5403_reg[1] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(r_2_fu_3338_p3[1]),
        .Q(\r_2_reg_5403_reg_n_3_[1] ),
        .S(r_2_reg_5403));
  FDSE \r_2_reg_5403_reg[2] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(r_2_fu_3338_p3[2]),
        .Q(\r_2_reg_5403_reg_n_3_[2] ),
        .S(r_2_reg_5403));
  FDSE \r_2_reg_5403_reg[3] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(r_2_fu_3338_p3[3]),
        .Q(\r_2_reg_5403_reg_n_3_[3] ),
        .S(r_2_reg_5403));
  FDSE \r_2_reg_5403_reg[4] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(r_2_fu_3338_p3[4]),
        .Q(\r_2_reg_5403_reg_n_3_[4] ),
        .S(r_2_reg_5403));
  FDSE \r_2_reg_5403_reg[5] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(r_2_fu_3338_p3[5]),
        .Q(\r_2_reg_5403_reg_n_3_[5] ),
        .S(r_2_reg_5403));
  FDSE \r_2_reg_5403_reg[6] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(r_2_fu_3338_p3[6]),
        .Q(\r_2_reg_5403_reg_n_3_[6] ),
        .S(r_2_reg_5403));
  FDSE \r_2_reg_5403_reg[7] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(r_2_fu_3338_p3[7]),
        .Q(\r_2_reg_5403_reg_n_3_[7] ),
        .S(r_2_reg_5403));
  LUT2 #(
    .INIT(4'h8)) 
    \r_reg_5196[15]_i_1 
       (.I0(mac_muladd_16ns_7ns_13ns_23_4_1_U16_n_42),
        .I1(b_reg_52350),
        .O(\r_reg_5196[15]_i_1_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg[0]_srl2 " *) 
  SRL16E \r_reg_5196_pp0_iter17_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_5196[0]),
        .Q(\r_reg_5196_pp0_iter17_reg_reg[0]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg[10]_srl2 " *) 
  SRL16E \r_reg_5196_pp0_iter17_reg_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_5196[10]),
        .Q(\r_reg_5196_pp0_iter17_reg_reg[10]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg[11]_srl2 " *) 
  SRL16E \r_reg_5196_pp0_iter17_reg_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_5196[11]),
        .Q(\r_reg_5196_pp0_iter17_reg_reg[11]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg[12]_srl2 " *) 
  SRL16E \r_reg_5196_pp0_iter17_reg_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_5196[12]),
        .Q(\r_reg_5196_pp0_iter17_reg_reg[12]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg[13]_srl2 " *) 
  SRL16E \r_reg_5196_pp0_iter17_reg_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_5196[13]),
        .Q(\r_reg_5196_pp0_iter17_reg_reg[13]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg[14]_srl2 " *) 
  SRL16E \r_reg_5196_pp0_iter17_reg_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_5196[14]),
        .Q(\r_reg_5196_pp0_iter17_reg_reg[14]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg[15]_srl2 " *) 
  SRL16E \r_reg_5196_pp0_iter17_reg_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_5196[15]),
        .Q(\r_reg_5196_pp0_iter17_reg_reg[15]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg[1]_srl2 " *) 
  SRL16E \r_reg_5196_pp0_iter17_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_5196[1]),
        .Q(\r_reg_5196_pp0_iter17_reg_reg[1]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg[2]_srl2 " *) 
  SRL16E \r_reg_5196_pp0_iter17_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_5196[2]),
        .Q(\r_reg_5196_pp0_iter17_reg_reg[2]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg[3]_srl2 " *) 
  SRL16E \r_reg_5196_pp0_iter17_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_5196[3]),
        .Q(\r_reg_5196_pp0_iter17_reg_reg[3]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg[4]_srl2 " *) 
  SRL16E \r_reg_5196_pp0_iter17_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_5196[4]),
        .Q(\r_reg_5196_pp0_iter17_reg_reg[4]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg[5]_srl2 " *) 
  SRL16E \r_reg_5196_pp0_iter17_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_5196[5]),
        .Q(\r_reg_5196_pp0_iter17_reg_reg[5]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg[6]_srl2 " *) 
  SRL16E \r_reg_5196_pp0_iter17_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_5196[6]),
        .Q(\r_reg_5196_pp0_iter17_reg_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg[7]_srl2 " *) 
  SRL16E \r_reg_5196_pp0_iter17_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_5196[7]),
        .Q(\r_reg_5196_pp0_iter17_reg_reg[7]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg[8]_srl2 " *) 
  SRL16E \r_reg_5196_pp0_iter17_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_5196[8]),
        .Q(\r_reg_5196_pp0_iter17_reg_reg[8]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter17_reg_reg[9]_srl2 " *) 
  SRL16E \r_reg_5196_pp0_iter17_reg_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_5196[9]),
        .Q(\r_reg_5196_pp0_iter17_reg_reg[9]_srl2_n_3 ));
  FDRE \r_reg_5196_pp0_iter18_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_5196_pp0_iter17_reg_reg[0]_srl2_n_3 ),
        .Q(zext_ln1259_fu_3239_p1[7]),
        .R(1'b0));
  FDRE \r_reg_5196_pp0_iter18_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_5196_pp0_iter17_reg_reg[10]_srl2_n_3 ),
        .Q(zext_ln1259_fu_3239_p1[17]),
        .R(1'b0));
  FDRE \r_reg_5196_pp0_iter18_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_5196_pp0_iter17_reg_reg[11]_srl2_n_3 ),
        .Q(zext_ln1259_fu_3239_p1[18]),
        .R(1'b0));
  FDRE \r_reg_5196_pp0_iter18_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_5196_pp0_iter17_reg_reg[12]_srl2_n_3 ),
        .Q(zext_ln1259_fu_3239_p1[19]),
        .R(1'b0));
  FDRE \r_reg_5196_pp0_iter18_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_5196_pp0_iter17_reg_reg[13]_srl2_n_3 ),
        .Q(zext_ln1259_fu_3239_p1[20]),
        .R(1'b0));
  FDRE \r_reg_5196_pp0_iter18_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_5196_pp0_iter17_reg_reg[14]_srl2_n_3 ),
        .Q(zext_ln1259_fu_3239_p1[21]),
        .R(1'b0));
  FDRE \r_reg_5196_pp0_iter18_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_5196_pp0_iter17_reg_reg[15]_srl2_n_3 ),
        .Q(zext_ln1259_fu_3239_p1[22]),
        .R(1'b0));
  FDRE \r_reg_5196_pp0_iter18_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_5196_pp0_iter17_reg_reg[1]_srl2_n_3 ),
        .Q(zext_ln1259_fu_3239_p1[8]),
        .R(1'b0));
  FDRE \r_reg_5196_pp0_iter18_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_5196_pp0_iter17_reg_reg[2]_srl2_n_3 ),
        .Q(zext_ln1259_fu_3239_p1[9]),
        .R(1'b0));
  FDRE \r_reg_5196_pp0_iter18_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_5196_pp0_iter17_reg_reg[3]_srl2_n_3 ),
        .Q(zext_ln1259_fu_3239_p1[10]),
        .R(1'b0));
  FDRE \r_reg_5196_pp0_iter18_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_5196_pp0_iter17_reg_reg[4]_srl2_n_3 ),
        .Q(zext_ln1259_fu_3239_p1[11]),
        .R(1'b0));
  FDRE \r_reg_5196_pp0_iter18_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_5196_pp0_iter17_reg_reg[5]_srl2_n_3 ),
        .Q(zext_ln1259_fu_3239_p1[12]),
        .R(1'b0));
  FDRE \r_reg_5196_pp0_iter18_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_5196_pp0_iter17_reg_reg[6]_srl2_n_3 ),
        .Q(zext_ln1259_fu_3239_p1[13]),
        .R(1'b0));
  FDRE \r_reg_5196_pp0_iter18_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_5196_pp0_iter17_reg_reg[7]_srl2_n_3 ),
        .Q(zext_ln1259_fu_3239_p1[14]),
        .R(1'b0));
  FDRE \r_reg_5196_pp0_iter18_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_5196_pp0_iter17_reg_reg[8]_srl2_n_3 ),
        .Q(zext_ln1259_fu_3239_p1[15]),
        .R(1'b0));
  FDRE \r_reg_5196_pp0_iter18_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_5196_pp0_iter17_reg_reg[9]_srl2_n_3 ),
        .Q(zext_ln1259_fu_3239_p1[16]),
        .R(1'b0));
  FDSE \r_reg_5196_reg[0] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(trunc_ln1236_1_reg_5151[0]),
        .Q(r_reg_5196[0]),
        .S(\r_reg_5196[15]_i_1_n_3 ));
  FDRE \r_reg_5196_reg[10] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1236_1_fu_2555_p2[10]),
        .Q(r_reg_5196[10]),
        .R(\r_reg_5196[15]_i_1_n_3 ));
  FDRE \r_reg_5196_reg[11] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1236_1_fu_2555_p2[11]),
        .Q(r_reg_5196[11]),
        .R(\r_reg_5196[15]_i_1_n_3 ));
  FDRE \r_reg_5196_reg[12] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1236_1_fu_2555_p2[12]),
        .Q(r_reg_5196[12]),
        .R(\r_reg_5196[15]_i_1_n_3 ));
  FDRE \r_reg_5196_reg[13] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1236_1_fu_2555_p2[13]),
        .Q(r_reg_5196[13]),
        .R(\r_reg_5196[15]_i_1_n_3 ));
  FDRE \r_reg_5196_reg[14] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1236_1_fu_2555_p2[14]),
        .Q(r_reg_5196[14]),
        .R(\r_reg_5196[15]_i_1_n_3 ));
  FDRE \r_reg_5196_reg[15] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1236_1_fu_2555_p2[15]),
        .Q(r_reg_5196[15]),
        .R(\r_reg_5196[15]_i_1_n_3 ));
  FDSE \r_reg_5196_reg[1] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(trunc_ln1236_1_reg_5151[1]),
        .Q(r_reg_5196[1]),
        .S(\r_reg_5196[15]_i_1_n_3 ));
  FDSE \r_reg_5196_reg[2] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(trunc_ln1236_1_reg_5151[2]),
        .Q(r_reg_5196[2]),
        .S(\r_reg_5196[15]_i_1_n_3 ));
  FDSE \r_reg_5196_reg[3] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(trunc_ln1236_1_reg_5151[3]),
        .Q(r_reg_5196[3]),
        .S(\r_reg_5196[15]_i_1_n_3 ));
  FDSE \r_reg_5196_reg[4] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(trunc_ln1236_1_reg_5151[4]),
        .Q(r_reg_5196[4]),
        .S(\r_reg_5196[15]_i_1_n_3 ));
  FDSE \r_reg_5196_reg[5] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(trunc_ln1236_1_reg_5151[5]),
        .Q(r_reg_5196[5]),
        .S(\r_reg_5196[15]_i_1_n_3 ));
  FDSE \r_reg_5196_reg[6] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1236_1_fu_2555_p2[6]),
        .Q(r_reg_5196[6]),
        .S(\r_reg_5196[15]_i_1_n_3 ));
  FDSE \r_reg_5196_reg[7] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1236_1_fu_2555_p2[7]),
        .Q(r_reg_5196[7]),
        .S(\r_reg_5196[15]_i_1_n_3 ));
  FDRE \r_reg_5196_reg[8] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1236_1_fu_2555_p2[8]),
        .Q(r_reg_5196[8]),
        .R(\r_reg_5196[15]_i_1_n_3 ));
  FDRE \r_reg_5196_reg[9] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1236_1_fu_2555_p2[9]),
        .Q(r_reg_5196[9]),
        .R(\r_reg_5196[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rampVal[0]_i_1 
       (.I0(rampStart_load_reg_1397[0]),
        .I1(icmp_ln1050_reg_5022_pp0_iter18_reg),
        .I2(\rampVal_loc_0_fu_316_reg[7] [0]),
        .O(\rampStart_load_reg_1397_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rampVal[1]_i_1 
       (.I0(rampStart_load_reg_1397[1]),
        .I1(icmp_ln1050_reg_5022_pp0_iter18_reg),
        .I2(\rampVal_loc_0_fu_316_reg[7] [1]),
        .I3(\rampVal_loc_0_fu_316_reg[7] [0]),
        .O(\rampStart_load_reg_1397_reg[7] [1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \rampVal[2]_i_1 
       (.I0(rampStart_load_reg_1397[2]),
        .I1(icmp_ln1050_reg_5022_pp0_iter18_reg),
        .I2(\rampVal_loc_0_fu_316_reg[7] [2]),
        .I3(\rampVal_loc_0_fu_316_reg[7] [0]),
        .I4(\rampVal_loc_0_fu_316_reg[7] [1]),
        .O(\rampStart_load_reg_1397_reg[7] [2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \rampVal[3]_i_1 
       (.I0(rampStart_load_reg_1397[3]),
        .I1(icmp_ln1050_reg_5022_pp0_iter18_reg),
        .I2(\rampVal_loc_0_fu_316_reg[7] [3]),
        .I3(\rampVal_loc_0_fu_316_reg[7] [2]),
        .I4(\rampVal_loc_0_fu_316_reg[7] [1]),
        .I5(\rampVal_loc_0_fu_316_reg[7] [0]),
        .O(\rampStart_load_reg_1397_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[4]_i_1 
       (.I0(rampStart_load_reg_1397[4]),
        .I1(icmp_ln1050_reg_5022_pp0_iter18_reg),
        .I2(\rampVal_reg[4] ),
        .O(\rampStart_load_reg_1397_reg[7] [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[5]_i_1 
       (.I0(rampStart_load_reg_1397[5]),
        .I1(icmp_ln1050_reg_5022_pp0_iter18_reg),
        .I2(\rampVal_reg[5] ),
        .O(\rampStart_load_reg_1397_reg[7] [5]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rampVal[6]_i_1 
       (.I0(rampStart_load_reg_1397[6]),
        .I1(icmp_ln1050_reg_5022_pp0_iter18_reg),
        .I2(\rampVal_loc_0_fu_316_reg[7] [6]),
        .I3(\rampVal_reg[6] ),
        .O(\rampStart_load_reg_1397_reg[7] [6]));
  LUT4 #(
    .INIT(16'hA200)) 
    \rampVal[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter21_reg_0),
        .I2(\q0_reg[2]_0 ),
        .I3(\rampVal[7]_i_3_n_3 ),
        .O(\ap_CS_fsm_reg[2]_2 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \rampVal[7]_i_2 
       (.I0(rampStart_load_reg_1397[7]),
        .I1(icmp_ln1050_reg_5022_pp0_iter18_reg),
        .I2(\rampVal_loc_0_fu_316_reg[7] [7]),
        .I3(\rampVal_loc_0_fu_316_reg[7] [6]),
        .I4(\rampVal_reg[6] ),
        .O(\rampStart_load_reg_1397_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rampVal[7]_i_3 
       (.I0(\rampVal_loc_0_fu_316[7]_i_4_n_3 ),
        .I1(icmp_ln1027_reg_4973_pp0_iter18_reg),
        .I2(icmp_ln1050_reg_5022_pp0_iter18_reg),
        .O(\rampVal[7]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \rampVal_2_flag_0_reg_430[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out),
        .I1(\rampVal_2_flag_0_reg_430_reg[0] [3]),
        .I2(ap_NS_fsm19_out),
        .I3(\rampVal_2_flag_0_reg_430_reg[0]_0 ),
        .O(\rampVal_2_flag_1_fu_502_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \rampVal_2_flag_1_fu_502[0]_i_2 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(\xCount_V_1[9]_i_6_n_3 ),
        .O(\bckgndId_load_read_reg_4897_reg[1]_6 ));
  FDRE \rampVal_2_flag_1_fu_502_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rampVal_2_flag_1_fu_502_reg[0]_1 ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'hB8BBBB88)) 
    \rampVal_2_loc_0_fu_276[0]_i_1 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_1 [0]),
        .I1(ap_NS_fsm19_out),
        .I2(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .I4(\rampVal_2_loc_0_fu_276_reg[7]_0 [0]),
        .O(\rampVal_2_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_276[1]_i_1 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_1 [1]),
        .I1(ap_NS_fsm19_out),
        .I2(\rampVal_2_loc_0_fu_276_reg[7] [1]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .I4(\rampVal_2_loc_0_fu_276_reg[7]_0 [1]),
        .O(\rampVal_2_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_276[2]_i_1 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_1 [2]),
        .I1(ap_NS_fsm19_out),
        .I2(\rampVal_2_loc_0_fu_276_reg[7] [2]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .I4(\rampVal_2_loc_0_fu_276_reg[7]_0 [2]),
        .O(\rampVal_2_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_276[3]_i_1 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_1 [3]),
        .I1(ap_NS_fsm19_out),
        .I2(\rampVal_2_loc_0_fu_276_reg[7] [3]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .I4(\rampVal_2_loc_0_fu_276_reg[7]_0 [3]),
        .O(\rampVal_2_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_276[4]_i_1 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_1 [4]),
        .I1(ap_NS_fsm19_out),
        .I2(\rampVal_2_loc_0_fu_276_reg[7] [4]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .I4(\rampVal_2_loc_0_fu_276_reg[7]_0 [4]),
        .O(\rampVal_2_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_276[5]_i_1 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_1 [5]),
        .I1(ap_NS_fsm19_out),
        .I2(\rampVal_2_loc_0_fu_276_reg[7] [5]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .I4(\rampVal_2_loc_0_fu_276_reg[7]_0 [5]),
        .O(\rampVal_2_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_276[6]_i_1 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_1 [6]),
        .I1(ap_NS_fsm19_out),
        .I2(\rampVal_2_loc_0_fu_276_reg[7] [6]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .I4(\rampVal_2_loc_0_fu_276_reg[7]_0 [6]),
        .O(\rampVal_2_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hEAEEAAAA)) 
    \rampVal_2_loc_0_fu_276[7]_i_1 
       (.I0(ap_NS_fsm19_out),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .I2(\q0_reg[2]_0 ),
        .I3(ap_enable_reg_pp0_iter21_reg_0),
        .I4(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .O(full_n_reg_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_276[7]_i_2 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_1 [7]),
        .I1(ap_NS_fsm19_out),
        .I2(\rampVal_2_loc_0_fu_276_reg[7] [7]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .I4(\rampVal_2_loc_0_fu_276_reg[7]_0 [7]),
        .O(\rampVal_2_reg[7] [7]));
  LUT2 #(
    .INIT(4'hB)) 
    \rampVal_2_new_0_fu_280[0]_i_1 
       (.I0(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .I1(\rampVal_2_loc_0_fu_276_reg[7]_0 [0]),
        .O(\rampVal_2_loc_0_fu_276_reg[7] [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_280[4]_i_2 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_0 [0]),
        .I1(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .O(select_ln1584_fu_3636_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_280[4]_i_3 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_0 [4]),
        .I1(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .O(select_ln1584_fu_3636_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_280[4]_i_4 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_0 [3]),
        .I1(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .O(select_ln1584_fu_3636_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_280[4]_i_5 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_0 [2]),
        .I1(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .O(select_ln1584_fu_3636_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_280[4]_i_6 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_0 [1]),
        .I1(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .O(select_ln1584_fu_3636_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'hA200)) 
    \rampVal_2_new_0_fu_280[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter21_reg_0),
        .I2(\q0_reg[2]_0 ),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_280[7]_i_3 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_0 [7]),
        .I1(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .O(select_ln1584_fu_3636_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_280[7]_i_4 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_0 [6]),
        .I1(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .O(select_ln1584_fu_3636_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_280[7]_i_5 
       (.I0(\rampVal_2_loc_0_fu_276_reg[7]_0 [5]),
        .I1(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .O(select_ln1584_fu_3636_p3[5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rampVal_2_new_0_fu_280_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\rampVal_2_new_0_fu_280_reg[4]_i_1_n_3 ,\rampVal_2_new_0_fu_280_reg[4]_i_1_n_4 ,\rampVal_2_new_0_fu_280_reg[4]_i_1_n_5 ,\rampVal_2_new_0_fu_280_reg[4]_i_1_n_6 }),
        .CYINIT(select_ln1584_fu_3636_p3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rampVal_2_loc_0_fu_276_reg[7] [4:1]),
        .S(select_ln1584_fu_3636_p3[4:1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rampVal_2_new_0_fu_280_reg[7]_i_2 
       (.CI(\rampVal_2_new_0_fu_280_reg[4]_i_1_n_3 ),
        .CO({\NLW_rampVal_2_new_0_fu_280_reg[7]_i_2_CO_UNCONNECTED [3:2],\rampVal_2_new_0_fu_280_reg[7]_i_2_n_5 ,\rampVal_2_new_0_fu_280_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rampVal_2_new_0_fu_280_reg[7]_i_2_O_UNCONNECTED [3],\rampVal_2_loc_0_fu_276_reg[7] [7:5]}),
        .S({1'b0,select_ln1584_fu_3636_p3[7:5]}));
  LUT4 #(
    .INIT(16'h8B88)) 
    \rampVal_3_flag_0_reg_406[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out),
        .I1(\rampVal_2_flag_0_reg_430_reg[0] [3]),
        .I2(ap_NS_fsm19_out),
        .I3(\rampVal_3_flag_0_reg_406_reg[0] ),
        .O(\rampVal_3_flag_1_fu_510_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \rampVal_3_flag_1_fu_510[0]_i_2 
       (.I0(\rampVal_3_flag_1_fu_510[0]_i_3_n_3 ),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(ap_enable_reg_pp0_iter20),
        .O(\bckgndId_load_read_reg_4897_reg[1]_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rampVal_3_flag_1_fu_510[0]_i_3 
       (.I0(bckgndId_load_read_reg_4897[5]),
        .I1(bckgndId_load_read_reg_4897[7]),
        .I2(bckgndId_load_read_reg_4897[6]),
        .I3(bckgndId_load_read_reg_4897[4]),
        .I4(bckgndId_load_read_reg_4897[2]),
        .I5(bckgndId_load_read_reg_4897[3]),
        .O(\rampVal_3_flag_1_fu_510[0]_i_3_n_3 ));
  FDRE \rampVal_3_flag_1_fu_510_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rampVal_3_flag_1_fu_510_reg[0]_1 ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88B8BBBB8BBB8888)) 
    \rampVal_3_loc_0_fu_320[0]_i_1 
       (.I0(\rampVal_3_loc_0_fu_320_reg[7]_0 [0]),
        .I1(ap_NS_fsm19_out),
        .I2(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I3(rampStart_load_reg_1397[0]),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .I5(\rampVal_3_loc_0_fu_320_reg[7] [0]),
        .O(\rampVal_1_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_320[1]_i_1 
       (.I0(\rampVal_3_loc_0_fu_320_reg[7]_0 [1]),
        .I1(ap_NS_fsm19_out),
        .I2(\rampStart_load_reg_1397_reg[6] [1]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .I4(\rampVal_3_loc_0_fu_320_reg[7] [1]),
        .O(\rampVal_1_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_320[2]_i_1 
       (.I0(\rampVal_3_loc_0_fu_320_reg[7]_0 [2]),
        .I1(ap_NS_fsm19_out),
        .I2(\rampStart_load_reg_1397_reg[6] [2]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .I4(\rampVal_3_loc_0_fu_320_reg[7] [2]),
        .O(\rampVal_1_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_320[3]_i_1 
       (.I0(\rampVal_3_loc_0_fu_320_reg[7]_0 [3]),
        .I1(ap_NS_fsm19_out),
        .I2(\rampStart_load_reg_1397_reg[6] [3]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .I4(\rampVal_3_loc_0_fu_320_reg[7] [3]),
        .O(\rampVal_1_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_320[4]_i_1 
       (.I0(\rampVal_3_loc_0_fu_320_reg[7]_0 [4]),
        .I1(ap_NS_fsm19_out),
        .I2(\rampStart_load_reg_1397_reg[6] [4]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .I4(\rampVal_3_loc_0_fu_320_reg[7] [4]),
        .O(\rampVal_1_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_320[5]_i_1 
       (.I0(\rampVal_3_loc_0_fu_320_reg[7]_0 [5]),
        .I1(ap_NS_fsm19_out),
        .I2(\rampStart_load_reg_1397_reg[6] [5]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .I4(\rampVal_3_loc_0_fu_320_reg[7] [5]),
        .O(\rampVal_1_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_320[6]_i_1 
       (.I0(\rampVal_3_loc_0_fu_320_reg[7]_0 [6]),
        .I1(ap_NS_fsm19_out),
        .I2(\rampStart_load_reg_1397_reg[6] [6]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .I4(\rampVal_3_loc_0_fu_320_reg[7] [6]),
        .O(\rampVal_1_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hEAEEAAAA)) 
    \rampVal_3_loc_0_fu_320[7]_i_1 
       (.I0(ap_NS_fsm19_out),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .I2(\q0_reg[2]_0 ),
        .I3(ap_enable_reg_pp0_iter21_reg_0),
        .I4(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .O(full_n_reg_2));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_320[7]_i_2 
       (.I0(\rampVal_3_loc_0_fu_320_reg[7]_0 [7]),
        .I1(ap_NS_fsm19_out),
        .I2(\rampStart_load_reg_1397_reg[6] [7]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .I4(\rampVal_3_loc_0_fu_320_reg[7] [7]),
        .O(\rampVal_1_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \rampVal_3_new_0_fu_324[0]_i_1 
       (.I0(\rampVal_3_loc_0_fu_320_reg[7] [0]),
        .I1(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I2(rampStart_load_reg_1397[0]),
        .O(\rampStart_load_reg_1397_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \rampVal_3_new_0_fu_324[1]_i_1 
       (.I0(\rampVal_3_loc_0_fu_320_reg[7] [1]),
        .I1(rampStart_load_reg_1397[1]),
        .I2(\rampVal_3_loc_0_fu_320_reg[7] [0]),
        .I3(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I4(rampStart_load_reg_1397[0]),
        .O(\rampStart_load_reg_1397_reg[6] [1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \rampVal_3_new_0_fu_324[2]_i_1 
       (.I0(\rampVal_3_new_0_fu_324[2]_i_2_n_3 ),
        .I1(rampStart_load_reg_1397[1]),
        .I2(\rampVal_3_loc_0_fu_320_reg[7] [1]),
        .I3(\rampVal_3_loc_0_fu_320_reg[7] [2]),
        .I4(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I5(rampStart_load_reg_1397[2]),
        .O(\rampStart_load_reg_1397_reg[6] [2]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_324[2]_i_2 
       (.I0(rampStart_load_reg_1397[0]),
        .I1(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_320_reg[7] [0]),
        .O(\rampVal_3_new_0_fu_324[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_new_0_fu_324[3]_i_1 
       (.I0(rampStart_load_reg_1397[2]),
        .I1(\rampVal_3_loc_0_fu_320_reg[7] [2]),
        .I2(\rampVal_3_new_0_fu_324[3]_i_2_n_3 ),
        .I3(\rampVal_3_loc_0_fu_320_reg[7] [3]),
        .I4(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I5(rampStart_load_reg_1397[3]),
        .O(\rampStart_load_reg_1397_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \rampVal_3_new_0_fu_324[3]_i_2 
       (.I0(\rampVal_3_loc_0_fu_320_reg[7] [1]),
        .I1(rampStart_load_reg_1397[1]),
        .I2(\rampVal_3_loc_0_fu_320_reg[7] [0]),
        .I3(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I4(rampStart_load_reg_1397[0]),
        .O(\rampVal_3_new_0_fu_324[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_new_0_fu_324[4]_i_1 
       (.I0(rampStart_load_reg_1397[3]),
        .I1(\rampVal_3_loc_0_fu_320_reg[7] [3]),
        .I2(\rampVal_3_new_0_fu_324[4]_i_2_n_3 ),
        .I3(\rampVal_3_loc_0_fu_320_reg[7] [4]),
        .I4(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I5(rampStart_load_reg_1397[4]),
        .O(\rampStart_load_reg_1397_reg[6] [4]));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    \rampVal_3_new_0_fu_324[4]_i_2 
       (.I0(\rampVal_3_new_0_fu_324[2]_i_2_n_3 ),
        .I1(rampStart_load_reg_1397[1]),
        .I2(\rampVal_3_loc_0_fu_320_reg[7] [1]),
        .I3(\rampVal_3_loc_0_fu_320_reg[7] [2]),
        .I4(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I5(rampStart_load_reg_1397[2]),
        .O(\rampVal_3_new_0_fu_324[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_new_0_fu_324[5]_i_1 
       (.I0(rampStart_load_reg_1397[4]),
        .I1(\rampVal_3_loc_0_fu_320_reg[7] [4]),
        .I2(\rampVal_3_new_0_fu_324[5]_i_2_n_3 ),
        .I3(\rampVal_3_loc_0_fu_320_reg[7] [5]),
        .I4(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I5(rampStart_load_reg_1397[5]),
        .O(\rampStart_load_reg_1397_reg[6] [5]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \rampVal_3_new_0_fu_324[5]_i_2 
       (.I0(rampStart_load_reg_1397[2]),
        .I1(\rampVal_3_loc_0_fu_320_reg[7] [2]),
        .I2(\rampVal_3_new_0_fu_324[3]_i_2_n_3 ),
        .I3(\rampVal_3_loc_0_fu_320_reg[7] [3]),
        .I4(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I5(rampStart_load_reg_1397[3]),
        .O(\rampVal_3_new_0_fu_324[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_new_0_fu_324[6]_i_1 
       (.I0(rampStart_load_reg_1397[5]),
        .I1(\rampVal_3_loc_0_fu_320_reg[7] [5]),
        .I2(\rampVal_3_new_0_fu_324[6]_i_2_n_3 ),
        .I3(\rampVal_3_loc_0_fu_320_reg[7] [6]),
        .I4(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I5(rampStart_load_reg_1397[6]),
        .O(\rampStart_load_reg_1397_reg[6] [6]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \rampVal_3_new_0_fu_324[6]_i_2 
       (.I0(rampStart_load_reg_1397[3]),
        .I1(\rampVal_3_loc_0_fu_320_reg[7] [3]),
        .I2(\rampVal_3_new_0_fu_324[4]_i_2_n_3 ),
        .I3(\rampVal_3_loc_0_fu_320_reg[7] [4]),
        .I4(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I5(rampStart_load_reg_1397[4]),
        .O(\rampVal_3_new_0_fu_324[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'hA200)) 
    \rampVal_3_new_0_fu_324[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter21_reg_0),
        .I2(\q0_reg[2]_0 ),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .O(\ap_CS_fsm_reg[2]_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_new_0_fu_324[7]_i_2 
       (.I0(rampStart_load_reg_1397[6]),
        .I1(\rampVal_3_loc_0_fu_320_reg[7] [6]),
        .I2(\rampVal_3_new_0_fu_324[7]_i_3_n_3 ),
        .I3(\rampVal_3_loc_0_fu_320_reg[7] [7]),
        .I4(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I5(rampStart_load_reg_1397[7]),
        .O(\rampStart_load_reg_1397_reg[6] [7]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \rampVal_3_new_0_fu_324[7]_i_3 
       (.I0(rampStart_load_reg_1397[4]),
        .I1(\rampVal_3_loc_0_fu_320_reg[7] [4]),
        .I2(\rampVal_3_new_0_fu_324[5]_i_2_n_3 ),
        .I3(\rampVal_3_loc_0_fu_320_reg[7] [5]),
        .I4(icmp_ln1027_reg_4973_pp0_iter19_reg),
        .I5(rampStart_load_reg_1397[5]),
        .O(\rampVal_3_new_0_fu_324[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8BB8888)) 
    \rampVal_loc_0_fu_316[0]_i_1 
       (.I0(\rampVal_loc_0_fu_316_reg[7]_0 [0]),
        .I1(ap_NS_fsm19_out),
        .I2(zext_ln1032_cast_reg_4940_reg[0]),
        .I3(icmp_ln1050_reg_5022_pp0_iter18_reg),
        .I4(\rampVal[7]_i_3_n_3 ),
        .I5(\rampVal_loc_0_fu_316_reg[7] [0]),
        .O(\rampVal_reg[7] [0]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \rampVal_loc_0_fu_316[1]_i_1 
       (.I0(\rampVal_loc_0_fu_316_reg[7]_0 [1]),
        .I1(\rampVal_2_flag_0_reg_430_reg[0] [0]),
        .I2(\zonePlateVAddr_loc_0_fu_308_reg[15] ),
        .I3(start_for_tpgForeground_U0_full_n),
        .I4(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_loc_1_out_o[1]),
        .O(\rampVal_reg[7] [1]));
  LUT6 #(
    .INIT(64'hAAAA3CCCCCCCCCCC)) 
    \rampVal_loc_0_fu_316[1]_i_2 
       (.I0(zext_ln1032_cast_reg_4940_reg[1]),
        .I1(\rampVal_loc_0_fu_316_reg[7] [1]),
        .I2(\rampVal_loc_0_fu_316_reg[7] [0]),
        .I3(icmp_ln1027_reg_4973_pp0_iter18_reg),
        .I4(icmp_ln1050_reg_5022_pp0_iter18_reg),
        .I5(\rampVal_loc_0_fu_316[7]_i_4_n_3 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_loc_1_out_o[1]));
  LUT6 #(
    .INIT(64'hBBB88888BBB8BBB8)) 
    \rampVal_loc_0_fu_316[2]_i_1 
       (.I0(\rampVal_loc_0_fu_316_reg[7]_0 [2]),
        .I1(ap_NS_fsm19_out),
        .I2(\rampVal[7]_i_3_n_3 ),
        .I3(\rampVal_loc_0_fu_316_reg[7] [2]),
        .I4(\rampVal_loc_0_fu_316[2]_i_2_n_3 ),
        .I5(\rampVal_loc_0_fu_316[7]_i_4_n_3 ),
        .O(\rampVal_reg[7] [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAA3CCCFFFF)) 
    \rampVal_loc_0_fu_316[2]_i_2 
       (.I0(zext_ln1032_cast_reg_4940_reg[2]),
        .I1(\rampVal_loc_0_fu_316_reg[7] [2]),
        .I2(\rampVal_loc_0_fu_316_reg[7] [0]),
        .I3(\rampVal_loc_0_fu_316_reg[7] [1]),
        .I4(icmp_ln1027_reg_4973_pp0_iter18_reg),
        .I5(icmp_ln1050_reg_5022_pp0_iter18_reg),
        .O(\rampVal_loc_0_fu_316[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \rampVal_loc_0_fu_316[3]_i_1 
       (.I0(\rampVal_loc_0_fu_316_reg[7]_0 [3]),
        .I1(\rampVal_2_flag_0_reg_430_reg[0] [0]),
        .I2(\zonePlateVAddr_loc_0_fu_308_reg[15] ),
        .I3(start_for_tpgForeground_U0_full_n),
        .I4(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_loc_1_out_o[3]),
        .O(\rampVal_reg[7] [3]));
  LUT6 #(
    .INIT(64'hCCCCF0AAAAAAAAAA)) 
    \rampVal_loc_0_fu_316[3]_i_2 
       (.I0(\rampVal_loc_0_fu_316_reg[7] [3]),
        .I1(zext_ln1032_cast_reg_4940_reg[3]),
        .I2(\rampVal_loc_0_fu_316_reg[3] ),
        .I3(icmp_ln1027_reg_4973_pp0_iter18_reg),
        .I4(icmp_ln1050_reg_5022_pp0_iter18_reg),
        .I5(\rampVal_loc_0_fu_316[7]_i_4_n_3 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_loc_1_out_o[3]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \rampVal_loc_0_fu_316[4]_i_1 
       (.I0(\rampVal_loc_0_fu_316_reg[7]_0 [4]),
        .I1(\rampVal_2_flag_0_reg_430_reg[0] [0]),
        .I2(\zonePlateVAddr_loc_0_fu_308_reg[15] ),
        .I3(start_for_tpgForeground_U0_full_n),
        .I4(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_loc_1_out_o[4]),
        .O(\rampVal_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAFAFCFFFA0A0C000)) 
    \rampVal_loc_0_fu_316[4]_i_2 
       (.I0(zext_ln1032_cast_reg_4940_reg[4]),
        .I1(\rampVal_reg[4] ),
        .I2(\rampVal_loc_0_fu_316[7]_i_4_n_3 ),
        .I3(icmp_ln1027_reg_4973_pp0_iter18_reg),
        .I4(icmp_ln1050_reg_5022_pp0_iter18_reg),
        .I5(\rampVal_loc_0_fu_316_reg[7] [4]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_loc_1_out_o[4]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \rampVal_loc_0_fu_316[5]_i_1 
       (.I0(\rampVal_loc_0_fu_316_reg[7]_0 [5]),
        .I1(\rampVal_2_flag_0_reg_430_reg[0] [0]),
        .I2(\zonePlateVAddr_loc_0_fu_308_reg[15] ),
        .I3(start_for_tpgForeground_U0_full_n),
        .I4(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_loc_1_out_o[5]),
        .O(\rampVal_reg[7] [5]));
  LUT6 #(
    .INIT(64'hAFAFCFFFA0A0C000)) 
    \rampVal_loc_0_fu_316[5]_i_2 
       (.I0(zext_ln1032_cast_reg_4940_reg[5]),
        .I1(\rampVal_reg[5] ),
        .I2(\rampVal_loc_0_fu_316[7]_i_4_n_3 ),
        .I3(icmp_ln1027_reg_4973_pp0_iter18_reg),
        .I4(icmp_ln1050_reg_5022_pp0_iter18_reg),
        .I5(\rampVal_loc_0_fu_316_reg[7] [5]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_loc_1_out_o[5]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \rampVal_loc_0_fu_316[6]_i_1 
       (.I0(\rampVal_loc_0_fu_316_reg[7]_0 [6]),
        .I1(\rampVal_2_flag_0_reg_430_reg[0] [0]),
        .I2(\zonePlateVAddr_loc_0_fu_308_reg[15] ),
        .I3(start_for_tpgForeground_U0_full_n),
        .I4(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_loc_1_out_o[6]),
        .O(\rampVal_reg[7] [6]));
  LUT6 #(
    .INIT(64'hCFCF5FFFC0C0A000)) 
    \rampVal_loc_0_fu_316[6]_i_2 
       (.I0(\rampVal_reg[6] ),
        .I1(zext_ln1032_cast_reg_4940_reg[6]),
        .I2(\rampVal_loc_0_fu_316[7]_i_4_n_3 ),
        .I3(icmp_ln1027_reg_4973_pp0_iter18_reg),
        .I4(icmp_ln1050_reg_5022_pp0_iter18_reg),
        .I5(\rampVal_loc_0_fu_316_reg[7] [6]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_loc_1_out_o[6]));
  LUT5 #(
    .INIT(32'hFFFFA800)) 
    \rampVal_loc_0_fu_316[7]_i_1 
       (.I0(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .I1(start_for_tpgForeground_U0_full_n),
        .I2(\zonePlateVAddr_loc_0_fu_308_reg[15] ),
        .I3(\rampVal_2_flag_0_reg_430_reg[0] [0]),
        .I4(\ap_CS_fsm_reg[2]_2 ),
        .O(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \rampVal_loc_0_fu_316[7]_i_2 
       (.I0(\rampVal_loc_0_fu_316_reg[7]_0 [7]),
        .I1(ap_NS_fsm19_out),
        .I2(\rampVal_loc_0_fu_316[7]_i_3_n_3 ),
        .I3(\rampVal_loc_0_fu_316[7]_i_4_n_3 ),
        .I4(\rampVal[7]_i_3_n_3 ),
        .I5(\rampVal_loc_0_fu_316_reg[7] [7]),
        .O(\rampVal_reg[7] [7]));
  LUT6 #(
    .INIT(64'h0000FFFF95FF95FF)) 
    \rampVal_loc_0_fu_316[7]_i_3 
       (.I0(\rampVal_loc_0_fu_316_reg[7] [7]),
        .I1(\rampVal_loc_0_fu_316_reg[7] [6]),
        .I2(\rampVal_reg[6] ),
        .I3(icmp_ln1027_reg_4973_pp0_iter18_reg),
        .I4(zext_ln1032_cast_reg_4940_reg[7]),
        .I5(icmp_ln1050_reg_5022_pp0_iter18_reg),
        .O(\rampVal_loc_0_fu_316[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \rampVal_loc_0_fu_316[7]_i_4 
       (.I0(\rampVal_3_flag_1_fu_510[0]_i_3_n_3 ),
        .I1(ap_enable_reg_pp0_iter19),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .O(\rampVal_loc_0_fu_316[7]_i_4_n_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R redYuv_U
       (.D({D[5],D[1]}),
        .DPtpgBarSelRgb_CEA_b_ce0(DPtpgBarSelRgb_CEA_b_ce0),
        .Q({redYuv_U_n_5,redYuv_U_n_6}),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534(ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534),
        .\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_2_0 (grnYuv_U_n_6),
        .\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_2_1 (\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_7_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[0] (\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_10_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 (\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_11_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_1 (\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_7_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[1] (tpgBarSelYuv_u_U_n_4),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_0 (whiYuv_1_U_n_5),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_1 (DPtpgBarSelYuv_709_y_U_n_5),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_2 (\p_0_2_0_0_0558_lcssa567_fu_260[1]_i_4_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[5] (tpgBarSelYuv_u_U_n_5),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_0 (whiYuv_1_U_n_3),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_1 (DPtpgBarSelYuv_601_y_U_n_5),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_2 (DPtpgBarSelYuv_709_v_U_n_9),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_3 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_4 (\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_5_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7] (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_28_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_20_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 (grnYuv_U_n_3),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_15_n_3 ),
        .\q0_reg[4]_0 (redYuv_U_n_4),
        .\q0_reg[7]_0 (redYuv_U_n_3));
  FDRE \sub_i_i_i_read_reg_4833_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_i_i_i_read_reg_4833_reg[10]_0 [0]),
        .Q(sub_i_i_i_read_reg_4833[0]),
        .R(1'b0));
  FDRE \sub_i_i_i_read_reg_4833_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_i_i_i_read_reg_4833_reg[10]_0 [10]),
        .Q(sub_i_i_i_read_reg_4833[10]),
        .R(1'b0));
  FDRE \sub_i_i_i_read_reg_4833_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_i_i_i_read_reg_4833_reg[10]_0 [1]),
        .Q(sub_i_i_i_read_reg_4833[1]),
        .R(1'b0));
  FDRE \sub_i_i_i_read_reg_4833_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_i_i_i_read_reg_4833_reg[10]_0 [2]),
        .Q(sub_i_i_i_read_reg_4833[2]),
        .R(1'b0));
  FDRE \sub_i_i_i_read_reg_4833_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_i_i_i_read_reg_4833_reg[10]_0 [3]),
        .Q(sub_i_i_i_read_reg_4833[3]),
        .R(1'b0));
  FDRE \sub_i_i_i_read_reg_4833_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_i_i_i_read_reg_4833_reg[10]_0 [4]),
        .Q(sub_i_i_i_read_reg_4833[4]),
        .R(1'b0));
  FDRE \sub_i_i_i_read_reg_4833_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_i_i_i_read_reg_4833_reg[10]_0 [5]),
        .Q(sub_i_i_i_read_reg_4833[5]),
        .R(1'b0));
  FDRE \sub_i_i_i_read_reg_4833_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_i_i_i_read_reg_4833_reg[10]_0 [6]),
        .Q(sub_i_i_i_read_reg_4833[6]),
        .R(1'b0));
  FDRE \sub_i_i_i_read_reg_4833_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_i_i_i_read_reg_4833_reg[10]_0 [7]),
        .Q(sub_i_i_i_read_reg_4833[7]),
        .R(1'b0));
  FDRE \sub_i_i_i_read_reg_4833_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_i_i_i_read_reg_4833_reg[10]_0 [8]),
        .Q(sub_i_i_i_read_reg_4833[8]),
        .R(1'b0));
  FDRE \sub_i_i_i_read_reg_4833_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_i_i_i_read_reg_4833_reg[10]_0 [9]),
        .Q(sub_i_i_i_read_reg_4833[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F3FBF7FF)) 
    \tmp_13_reg_5156[1]_i_4 
       (.I0(grp_fu_1701_p2[0]),
        .I1(grp_fu_1701_p2[1]),
        .I2(grp_fu_1701_p2[2]),
        .I3(\trunc_ln1236_1_reg_5151_reg[8]_0 [7]),
        .I4(\trunc_ln1236_1_reg_5151_reg[8]_1 [7]),
        .I5(mux_53_32_1_1_U7_n_12),
        .O(\tmp_13_reg_5156[1]_i_4_n_3 ));
  FDRE \tmp_13_reg_5156_reg[0] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[0]),
        .Q(tmp_13_reg_5156[0]),
        .R(1'b0));
  FDRE \tmp_13_reg_5156_reg[10] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[10]),
        .Q(tmp_13_reg_5156[10]),
        .R(1'b0));
  FDRE \tmp_13_reg_5156_reg[11] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[11]),
        .Q(tmp_13_reg_5156[11]),
        .R(1'b0));
  FDRE \tmp_13_reg_5156_reg[12] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[12]),
        .Q(tmp_13_reg_5156[12]),
        .R(1'b0));
  FDRE \tmp_13_reg_5156_reg[13] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[13]),
        .Q(tmp_13_reg_5156[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_5156_reg[13]_i_1 
       (.CI(\tmp_13_reg_5156_reg[9]_i_1_n_3 ),
        .CO({\tmp_13_reg_5156_reg[13]_i_1_n_3 ,\tmp_13_reg_5156_reg[13]_i_1_n_4 ,\tmp_13_reg_5156_reg[13]_i_1_n_5 ,\tmp_13_reg_5156_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[13:10]),
        .S({mux_53_32_1_1_U7_n_24,mux_53_32_1_1_U7_n_25,mux_53_32_1_1_U7_n_26,mux_53_32_1_1_U7_n_27}));
  FDRE \tmp_13_reg_5156_reg[14] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[14]),
        .Q(tmp_13_reg_5156[14]),
        .R(1'b0));
  FDRE \tmp_13_reg_5156_reg[15] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[15]),
        .Q(tmp_13_reg_5156[15]),
        .R(1'b0));
  FDRE \tmp_13_reg_5156_reg[16] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[16]),
        .Q(tmp_13_reg_5156[16]),
        .R(1'b0));
  FDRE \tmp_13_reg_5156_reg[17] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[17]),
        .Q(tmp_13_reg_5156[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_5156_reg[17]_i_1 
       (.CI(\tmp_13_reg_5156_reg[13]_i_1_n_3 ),
        .CO({\tmp_13_reg_5156_reg[17]_i_1_n_3 ,\tmp_13_reg_5156_reg[17]_i_1_n_4 ,\tmp_13_reg_5156_reg[17]_i_1_n_5 ,\tmp_13_reg_5156_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[17:14]),
        .S({mux_53_32_1_1_U7_n_28,mux_53_32_1_1_U7_n_29,mux_53_32_1_1_U7_n_30,mux_53_32_1_1_U7_n_31}));
  FDRE \tmp_13_reg_5156_reg[18] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[18]),
        .Q(tmp_13_reg_5156[18]),
        .R(1'b0));
  FDRE \tmp_13_reg_5156_reg[19] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[19]),
        .Q(tmp_13_reg_5156[19]),
        .R(1'b0));
  FDRE \tmp_13_reg_5156_reg[1] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[1]),
        .Q(tmp_13_reg_5156[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_5156_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp_13_reg_5156_reg[1]_i_1_n_3 ,\tmp_13_reg_5156_reg[1]_i_1_n_4 ,\tmp_13_reg_5156_reg[1]_i_1_n_5 ,\tmp_13_reg_5156_reg[1]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_fu_2436_p7[7],1'b0}),
        .O({p_0_in[1:0],\NLW_tmp_13_reg_5156_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({mux_53_32_1_1_U7_n_13,mux_53_32_1_1_U7_n_14,\tmp_13_reg_5156[1]_i_4_n_3 ,mux_53_32_1_1_U7_n_15}));
  FDRE \tmp_13_reg_5156_reg[20] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[20]),
        .Q(tmp_13_reg_5156[20]),
        .R(1'b0));
  FDRE \tmp_13_reg_5156_reg[21] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[21]),
        .Q(tmp_13_reg_5156[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_5156_reg[21]_i_1 
       (.CI(\tmp_13_reg_5156_reg[17]_i_1_n_3 ),
        .CO({\tmp_13_reg_5156_reg[21]_i_1_n_3 ,\tmp_13_reg_5156_reg[21]_i_1_n_4 ,\tmp_13_reg_5156_reg[21]_i_1_n_5 ,\tmp_13_reg_5156_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[21:18]),
        .S({mux_53_32_1_1_U7_n_32,mux_53_32_1_1_U7_n_33,mux_53_32_1_1_U7_n_34,mux_53_32_1_1_U7_n_35}));
  FDRE \tmp_13_reg_5156_reg[22] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[22]),
        .Q(tmp_13_reg_5156[22]),
        .R(1'b0));
  FDRE \tmp_13_reg_5156_reg[23] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[23]),
        .Q(tmp_13_reg_5156[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_5156_reg[23]_i_2 
       (.CI(\tmp_13_reg_5156_reg[21]_i_1_n_3 ),
        .CO({\NLW_tmp_13_reg_5156_reg[23]_i_2_CO_UNCONNECTED [3:1],\tmp_13_reg_5156_reg[23]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_13_reg_5156_reg[23]_i_2_O_UNCONNECTED [3:2],p_0_in[23:22]}),
        .S({1'b0,1'b0,mux_53_32_1_1_U7_n_36,mux_53_32_1_1_U7_n_37}));
  FDRE \tmp_13_reg_5156_reg[2] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[2]),
        .Q(tmp_13_reg_5156[2]),
        .R(1'b0));
  FDRE \tmp_13_reg_5156_reg[3] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[3]),
        .Q(tmp_13_reg_5156[3]),
        .R(1'b0));
  FDRE \tmp_13_reg_5156_reg[4] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[4]),
        .Q(tmp_13_reg_5156[4]),
        .R(1'b0));
  FDRE \tmp_13_reg_5156_reg[5] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[5]),
        .Q(tmp_13_reg_5156[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_5156_reg[5]_i_1 
       (.CI(\tmp_13_reg_5156_reg[1]_i_1_n_3 ),
        .CO({\tmp_13_reg_5156_reg[5]_i_1_n_3 ,\tmp_13_reg_5156_reg[5]_i_1_n_4 ,\tmp_13_reg_5156_reg[5]_i_1_n_5 ,\tmp_13_reg_5156_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[5:2]),
        .S({mux_53_32_1_1_U7_n_16,mux_53_32_1_1_U7_n_17,mux_53_32_1_1_U7_n_18,mux_53_32_1_1_U7_n_19}));
  FDRE \tmp_13_reg_5156_reg[6] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[6]),
        .Q(tmp_13_reg_5156[6]),
        .R(1'b0));
  FDRE \tmp_13_reg_5156_reg[7] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[7]),
        .Q(tmp_13_reg_5156[7]),
        .R(1'b0));
  FDRE \tmp_13_reg_5156_reg[8] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[8]),
        .Q(tmp_13_reg_5156[8]),
        .R(1'b0));
  FDRE \tmp_13_reg_5156_reg[9] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(p_0_in[9]),
        .Q(tmp_13_reg_5156[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_5156_reg[9]_i_1 
       (.CI(\tmp_13_reg_5156_reg[5]_i_1_n_3 ),
        .CO({\tmp_13_reg_5156_reg[9]_i_1_n_3 ,\tmp_13_reg_5156_reg[9]_i_1_n_4 ,\tmp_13_reg_5156_reg[9]_i_1_n_5 ,\tmp_13_reg_5156_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[9:6]),
        .S({mux_53_32_1_1_U7_n_20,mux_53_32_1_1_U7_n_21,mux_53_32_1_1_U7_n_22,mux_53_32_1_1_U7_n_23}));
  LUT6 #(
    .INIT(64'h00000000F3FBF7FF)) 
    \tmp_15_reg_5166[1]_i_4 
       (.I0(grp_fu_1713_p2[0]),
        .I1(grp_fu_1713_p2[1]),
        .I2(grp_fu_1713_p2[2]),
        .I3(\trunc_ln1240_1_reg_5161_reg[8]_0 [7]),
        .I4(\trunc_ln1240_1_reg_5161_reg[8]_1 [7]),
        .I5(mux_53_32_1_1_U8_n_12),
        .O(\tmp_15_reg_5166[1]_i_4_n_3 ));
  FDRE \tmp_15_reg_5166_reg[0] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[8]),
        .Q(tmp_15_reg_5166[0]),
        .R(1'b0));
  FDRE \tmp_15_reg_5166_reg[10] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[18]),
        .Q(tmp_15_reg_5166[10]),
        .R(1'b0));
  FDRE \tmp_15_reg_5166_reg[11] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[19]),
        .Q(tmp_15_reg_5166[11]),
        .R(1'b0));
  FDRE \tmp_15_reg_5166_reg[12] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[20]),
        .Q(tmp_15_reg_5166[12]),
        .R(1'b0));
  FDRE \tmp_15_reg_5166_reg[13] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[21]),
        .Q(tmp_15_reg_5166[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_15_reg_5166_reg[13]_i_1 
       (.CI(\tmp_15_reg_5166_reg[9]_i_1_n_3 ),
        .CO({\tmp_15_reg_5166_reg[13]_i_1_n_3 ,\tmp_15_reg_5166_reg[13]_i_1_n_4 ,\tmp_15_reg_5166_reg[13]_i_1_n_5 ,\tmp_15_reg_5166_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1240_1_fu_2516_p2[21:18]),
        .S({mux_53_32_1_1_U8_n_24,mux_53_32_1_1_U8_n_25,mux_53_32_1_1_U8_n_26,mux_53_32_1_1_U8_n_27}));
  FDRE \tmp_15_reg_5166_reg[14] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[22]),
        .Q(tmp_15_reg_5166[14]),
        .R(1'b0));
  FDRE \tmp_15_reg_5166_reg[15] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[23]),
        .Q(tmp_15_reg_5166[15]),
        .R(1'b0));
  FDRE \tmp_15_reg_5166_reg[16] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[24]),
        .Q(tmp_15_reg_5166[16]),
        .R(1'b0));
  FDRE \tmp_15_reg_5166_reg[17] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[25]),
        .Q(tmp_15_reg_5166[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_15_reg_5166_reg[17]_i_1 
       (.CI(\tmp_15_reg_5166_reg[13]_i_1_n_3 ),
        .CO({\tmp_15_reg_5166_reg[17]_i_1_n_3 ,\tmp_15_reg_5166_reg[17]_i_1_n_4 ,\tmp_15_reg_5166_reg[17]_i_1_n_5 ,\tmp_15_reg_5166_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1240_1_fu_2516_p2[25:22]),
        .S({mux_53_32_1_1_U8_n_28,mux_53_32_1_1_U8_n_29,mux_53_32_1_1_U8_n_30,mux_53_32_1_1_U8_n_31}));
  FDRE \tmp_15_reg_5166_reg[18] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[26]),
        .Q(tmp_15_reg_5166[18]),
        .R(1'b0));
  FDRE \tmp_15_reg_5166_reg[19] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[27]),
        .Q(tmp_15_reg_5166[19]),
        .R(1'b0));
  FDRE \tmp_15_reg_5166_reg[1] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[9]),
        .Q(tmp_15_reg_5166[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_15_reg_5166_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp_15_reg_5166_reg[1]_i_1_n_3 ,\tmp_15_reg_5166_reg[1]_i_1_n_4 ,\tmp_15_reg_5166_reg[1]_i_1_n_5 ,\tmp_15_reg_5166_reg[1]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_3_fu_2496_p7[7],1'b0}),
        .O({add_ln1240_1_fu_2516_p2[9:8],\NLW_tmp_15_reg_5166_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({mux_53_32_1_1_U8_n_13,mux_53_32_1_1_U8_n_14,\tmp_15_reg_5166[1]_i_4_n_3 ,mux_53_32_1_1_U8_n_15}));
  FDRE \tmp_15_reg_5166_reg[20] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[28]),
        .Q(tmp_15_reg_5166[20]),
        .R(1'b0));
  FDRE \tmp_15_reg_5166_reg[21] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[29]),
        .Q(tmp_15_reg_5166[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_15_reg_5166_reg[21]_i_1 
       (.CI(\tmp_15_reg_5166_reg[17]_i_1_n_3 ),
        .CO({\tmp_15_reg_5166_reg[21]_i_1_n_3 ,\tmp_15_reg_5166_reg[21]_i_1_n_4 ,\tmp_15_reg_5166_reg[21]_i_1_n_5 ,\tmp_15_reg_5166_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1240_1_fu_2516_p2[29:26]),
        .S({mux_53_32_1_1_U8_n_32,mux_53_32_1_1_U8_n_33,mux_53_32_1_1_U8_n_34,mux_53_32_1_1_U8_n_35}));
  FDRE \tmp_15_reg_5166_reg[22] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[30]),
        .Q(tmp_15_reg_5166[22]),
        .R(1'b0));
  FDRE \tmp_15_reg_5166_reg[23] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[31]),
        .Q(tmp_15_reg_5166[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_15_reg_5166_reg[23]_i_1 
       (.CI(\tmp_15_reg_5166_reg[21]_i_1_n_3 ),
        .CO({\NLW_tmp_15_reg_5166_reg[23]_i_1_CO_UNCONNECTED [3:1],\tmp_15_reg_5166_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_15_reg_5166_reg[23]_i_1_O_UNCONNECTED [3:2],add_ln1240_1_fu_2516_p2[31:30]}),
        .S({1'b0,1'b0,mux_53_32_1_1_U8_n_36,mux_53_32_1_1_U8_n_37}));
  FDRE \tmp_15_reg_5166_reg[2] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[10]),
        .Q(tmp_15_reg_5166[2]),
        .R(1'b0));
  FDRE \tmp_15_reg_5166_reg[3] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[11]),
        .Q(tmp_15_reg_5166[3]),
        .R(1'b0));
  FDRE \tmp_15_reg_5166_reg[4] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[12]),
        .Q(tmp_15_reg_5166[4]),
        .R(1'b0));
  FDRE \tmp_15_reg_5166_reg[5] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[13]),
        .Q(tmp_15_reg_5166[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_15_reg_5166_reg[5]_i_1 
       (.CI(\tmp_15_reg_5166_reg[1]_i_1_n_3 ),
        .CO({\tmp_15_reg_5166_reg[5]_i_1_n_3 ,\tmp_15_reg_5166_reg[5]_i_1_n_4 ,\tmp_15_reg_5166_reg[5]_i_1_n_5 ,\tmp_15_reg_5166_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1240_1_fu_2516_p2[13:10]),
        .S({mux_53_32_1_1_U8_n_16,mux_53_32_1_1_U8_n_17,mux_53_32_1_1_U8_n_18,mux_53_32_1_1_U8_n_19}));
  FDRE \tmp_15_reg_5166_reg[6] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[14]),
        .Q(tmp_15_reg_5166[6]),
        .R(1'b0));
  FDRE \tmp_15_reg_5166_reg[7] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[15]),
        .Q(tmp_15_reg_5166[7]),
        .R(1'b0));
  FDRE \tmp_15_reg_5166_reg[8] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[16]),
        .Q(tmp_15_reg_5166[8]),
        .R(1'b0));
  FDRE \tmp_15_reg_5166_reg[9] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1240_1_fu_2516_p2[17]),
        .Q(tmp_15_reg_5166[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_15_reg_5166_reg[9]_i_1 
       (.CI(\tmp_15_reg_5166_reg[5]_i_1_n_3 ),
        .CO({\tmp_15_reg_5166_reg[9]_i_1_n_3 ,\tmp_15_reg_5166_reg[9]_i_1_n_4 ,\tmp_15_reg_5166_reg[9]_i_1_n_5 ,\tmp_15_reg_5166_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1240_1_fu_2516_p2[17:14]),
        .S({mux_53_32_1_1_U8_n_20,mux_53_32_1_1_U8_n_21,mux_53_32_1_1_U8_n_22,mux_53_32_1_1_U8_n_23}));
  LUT6 #(
    .INIT(64'h00000000F3FBF7FF)) 
    \tmp_17_reg_5212[1]_i_4 
       (.I0(grp_fu_2004_p2[0]),
        .I1(grp_fu_2004_p2[1]),
        .I2(grp_fu_2004_p2[2]),
        .I3(\trunc_ln1244_1_reg_5207_reg[8]_0 [7]),
        .I4(\trunc_ln1244_1_reg_5207_reg[8]_1 [7]),
        .I5(mux_53_32_1_1_U9_n_12),
        .O(\tmp_17_reg_5212[1]_i_4_n_3 ));
  FDRE \tmp_17_reg_5212_reg[0] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[8]),
        .Q(tmp_17_reg_5212[0]),
        .R(1'b0));
  FDRE \tmp_17_reg_5212_reg[10] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[18]),
        .Q(tmp_17_reg_5212[10]),
        .R(1'b0));
  FDRE \tmp_17_reg_5212_reg[11] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[19]),
        .Q(tmp_17_reg_5212[11]),
        .R(1'b0));
  FDRE \tmp_17_reg_5212_reg[12] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[20]),
        .Q(tmp_17_reg_5212[12]),
        .R(1'b0));
  FDRE \tmp_17_reg_5212_reg[13] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[21]),
        .Q(tmp_17_reg_5212[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_5212_reg[13]_i_1 
       (.CI(\tmp_17_reg_5212_reg[9]_i_1_n_3 ),
        .CO({\tmp_17_reg_5212_reg[13]_i_1_n_3 ,\tmp_17_reg_5212_reg[13]_i_1_n_4 ,\tmp_17_reg_5212_reg[13]_i_1_n_5 ,\tmp_17_reg_5212_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1244_1_fu_2630_p2[21:18]),
        .S({mux_53_32_1_1_U9_n_24,mux_53_32_1_1_U9_n_25,mux_53_32_1_1_U9_n_26,mux_53_32_1_1_U9_n_27}));
  FDRE \tmp_17_reg_5212_reg[14] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[22]),
        .Q(tmp_17_reg_5212[14]),
        .R(1'b0));
  FDRE \tmp_17_reg_5212_reg[15] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[23]),
        .Q(tmp_17_reg_5212[15]),
        .R(1'b0));
  FDRE \tmp_17_reg_5212_reg[16] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[24]),
        .Q(tmp_17_reg_5212[16]),
        .R(1'b0));
  FDRE \tmp_17_reg_5212_reg[17] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[25]),
        .Q(tmp_17_reg_5212[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_5212_reg[17]_i_1 
       (.CI(\tmp_17_reg_5212_reg[13]_i_1_n_3 ),
        .CO({\tmp_17_reg_5212_reg[17]_i_1_n_3 ,\tmp_17_reg_5212_reg[17]_i_1_n_4 ,\tmp_17_reg_5212_reg[17]_i_1_n_5 ,\tmp_17_reg_5212_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1244_1_fu_2630_p2[25:22]),
        .S({mux_53_32_1_1_U9_n_28,mux_53_32_1_1_U9_n_29,mux_53_32_1_1_U9_n_30,mux_53_32_1_1_U9_n_31}));
  FDRE \tmp_17_reg_5212_reg[18] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[26]),
        .Q(tmp_17_reg_5212[18]),
        .R(1'b0));
  FDRE \tmp_17_reg_5212_reg[19] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[27]),
        .Q(tmp_17_reg_5212[19]),
        .R(1'b0));
  FDRE \tmp_17_reg_5212_reg[1] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[9]),
        .Q(tmp_17_reg_5212[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_5212_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp_17_reg_5212_reg[1]_i_1_n_3 ,\tmp_17_reg_5212_reg[1]_i_1_n_4 ,\tmp_17_reg_5212_reg[1]_i_1_n_5 ,\tmp_17_reg_5212_reg[1]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_4_fu_2610_p7[7],1'b0}),
        .O({add_ln1244_1_fu_2630_p2[9:8],\NLW_tmp_17_reg_5212_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({mux_53_32_1_1_U9_n_13,mux_53_32_1_1_U9_n_14,\tmp_17_reg_5212[1]_i_4_n_3 ,mux_53_32_1_1_U9_n_15}));
  FDRE \tmp_17_reg_5212_reg[20] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[28]),
        .Q(tmp_17_reg_5212[20]),
        .R(1'b0));
  FDRE \tmp_17_reg_5212_reg[21] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[29]),
        .Q(tmp_17_reg_5212[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_5212_reg[21]_i_1 
       (.CI(\tmp_17_reg_5212_reg[17]_i_1_n_3 ),
        .CO({\tmp_17_reg_5212_reg[21]_i_1_n_3 ,\tmp_17_reg_5212_reg[21]_i_1_n_4 ,\tmp_17_reg_5212_reg[21]_i_1_n_5 ,\tmp_17_reg_5212_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1244_1_fu_2630_p2[29:26]),
        .S({mux_53_32_1_1_U9_n_32,mux_53_32_1_1_U9_n_33,mux_53_32_1_1_U9_n_34,mux_53_32_1_1_U9_n_35}));
  FDRE \tmp_17_reg_5212_reg[22] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[30]),
        .Q(tmp_17_reg_5212[22]),
        .R(1'b0));
  FDRE \tmp_17_reg_5212_reg[23] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[31]),
        .Q(tmp_17_reg_5212[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_5212_reg[23]_i_1 
       (.CI(\tmp_17_reg_5212_reg[21]_i_1_n_3 ),
        .CO({\NLW_tmp_17_reg_5212_reg[23]_i_1_CO_UNCONNECTED [3:1],\tmp_17_reg_5212_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_17_reg_5212_reg[23]_i_1_O_UNCONNECTED [3:2],add_ln1244_1_fu_2630_p2[31:30]}),
        .S({1'b0,1'b0,mux_53_32_1_1_U9_n_36,mux_53_32_1_1_U9_n_37}));
  FDRE \tmp_17_reg_5212_reg[2] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[10]),
        .Q(tmp_17_reg_5212[2]),
        .R(1'b0));
  FDRE \tmp_17_reg_5212_reg[3] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[11]),
        .Q(tmp_17_reg_5212[3]),
        .R(1'b0));
  FDRE \tmp_17_reg_5212_reg[4] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[12]),
        .Q(tmp_17_reg_5212[4]),
        .R(1'b0));
  FDRE \tmp_17_reg_5212_reg[5] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[13]),
        .Q(tmp_17_reg_5212[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_5212_reg[5]_i_1 
       (.CI(\tmp_17_reg_5212_reg[1]_i_1_n_3 ),
        .CO({\tmp_17_reg_5212_reg[5]_i_1_n_3 ,\tmp_17_reg_5212_reg[5]_i_1_n_4 ,\tmp_17_reg_5212_reg[5]_i_1_n_5 ,\tmp_17_reg_5212_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1244_1_fu_2630_p2[13:10]),
        .S({mux_53_32_1_1_U9_n_16,mux_53_32_1_1_U9_n_17,mux_53_32_1_1_U9_n_18,mux_53_32_1_1_U9_n_19}));
  FDRE \tmp_17_reg_5212_reg[6] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[14]),
        .Q(tmp_17_reg_5212[6]),
        .R(1'b0));
  FDRE \tmp_17_reg_5212_reg[7] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[15]),
        .Q(tmp_17_reg_5212[7]),
        .R(1'b0));
  FDRE \tmp_17_reg_5212_reg[8] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[16]),
        .Q(tmp_17_reg_5212[8]),
        .R(1'b0));
  FDRE \tmp_17_reg_5212_reg[9] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(add_ln1244_1_fu_2630_p2[17]),
        .Q(tmp_17_reg_5212[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_5212_reg[9]_i_1 
       (.CI(\tmp_17_reg_5212_reg[5]_i_1_n_3 ),
        .CO({\tmp_17_reg_5212_reg[9]_i_1_n_3 ,\tmp_17_reg_5212_reg[9]_i_1_n_4 ,\tmp_17_reg_5212_reg[9]_i_1_n_5 ,\tmp_17_reg_5212_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1244_1_fu_2630_p2[17:14]),
        .S({mux_53_32_1_1_U9_n_20,mux_53_32_1_1_U9_n_21,mux_53_32_1_1_U9_n_22,mux_53_32_1_1_U9_n_23}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R_8 tpgBarSelRgb_b_U
       (.Q(add_ln1314_reg_5450[0]),
        .\add_ln1314_reg_5450_reg[0] (tpgBarSelRgb_b_U_n_5),
        .\add_ln1314_reg_5450_reg[4] (tpgBarSelRgb_b_U_n_8),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter20(ap_enable_reg_pp0_iter20),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_0),
        .\bckgndId_load_read_reg_4897_reg[0] (tpgBarSelRgb_b_U_n_6),
        .\cmp2_i321_read_reg_4880_reg[0] (tpgBarSelRgb_b_U_n_7),
        .\not_cmp2_i321_reg_1316_reg[0] (\not_cmp2_i321_reg_1316_reg[0] ),
        .\not_cmp2_i321_reg_1316_reg[0]_0 (\not_cmp2_i321_reg_1316_reg[0]_0 ),
        .\not_cmp2_i321_reg_1316_reg[0]_1 (\not_cmp2_i321_reg_1316_reg[0]_1 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7 (\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_0 (\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_1 (\bckgndId_load_read_reg_4897_reg[1]_2 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[0] (\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_9_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_0 (\rampVal_3_new_0_fu_324[2]_i_2_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_1 (\bckgndId_load_read_reg_4897_reg[1]_5 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_2 (\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[1] (\p_0_2_0_0_0558_lcssa567_fu_260[1]_i_4_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_0 (\p_0_2_0_0_0558_lcssa567_fu_260[1]_i_5_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_1 (\p_0_2_0_0_0558_lcssa567_fu_260[1]_i_6_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_2 (\p_0_2_0_0_0558_lcssa567_fu_260[1]_i_7_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_3 (DPtpgBarSelYuv_709_v_U_n_13),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[2] (\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_7_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 (\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_8_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_1 (\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_9_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_2 (\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_14_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_3 (\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_10_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[3] (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_3_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_0 (\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_3_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_1 (DPtpgBarSelYuv_601_v_U_n_8),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_2 (\p_0_2_0_0_0558_lcssa567_fu_260[3]_i_5_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_3 (DPtpgBarSelRgb_VESA_b_U_n_8),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_4 (\p_0_2_0_0_0558_lcssa567_fu_260[3]_i_6_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_5 (\p_0_2_0_0_0558_lcssa567_fu_260[3]_i_7_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_6 (\p_0_2_0_0_0558_lcssa567_fu_260[3]_i_8_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_7 (\p_0_2_0_0_0558_lcssa567_fu_260[3]_i_9_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[4] (\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_12_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 (\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_13_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_1 (\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_15_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[5] (\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_5_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_0 (\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_6_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_1 (\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_7_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_2 (\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_8_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_3 (DPtpgBarSelYuv_709_v_U_n_11),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[6] (\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_8_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_0 (\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_9_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_1 (\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_10_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_2 (\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_11_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_3 (\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_2_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_4 (\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_3_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_5 (DPtpgBarSelYuv_709_v_U_n_12),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (\q0_reg[1]_4 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R tpgBarSelRgb_g_U
       (.ap_clk(ap_clk),
        .\q0_reg[1]_0 (\q0_reg[1]_0 ),
        .\q0_reg[1]_1 (\q0_reg[1]_5 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R_9 tpgBarSelRgb_r_U
       (.Q({rSerie_V[27:26],rSerie_V[24],rSerie_V[22:21]}),
        .\add_ln1314_reg_5450_reg[1] (tpgBarSelRgb_r_U_n_10),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter20(ap_enable_reg_pp0_iter20),
        .ap_enable_reg_pp0_iter20_reg(tpgBarSelRgb_r_U_n_4),
        .ap_enable_reg_pp0_iter20_reg_0(tpgBarSelRgb_r_U_n_5),
        .\bckgndId_load_read_reg_4897_reg[0] (tpgBarSelRgb_r_U_n_9),
        .\bckgndId_load_read_reg_4897_reg[0]_0 (tpgBarSelRgb_r_U_n_11),
        .\bckgndId_load_read_reg_4897_reg[0]_1 (tpgBarSelRgb_r_U_n_12),
        .in(in[2]),
        .or_ln1592_reg_1446(or_ln1592_reg_1446),
        .\or_ln1592_reg_1446_reg[0] (tpgBarSelRgb_r_U_n_6),
        .\or_ln1592_reg_1446_reg[0]_0 (tpgBarSelRgb_r_U_n_7),
        .\or_ln1592_reg_1446_reg[0]_1 (tpgBarSelRgb_r_U_n_8),
        .\p_0_0_0_0_0554_lcssa561_fu_252[0]_i_2 (\p_0_0_0_0_0554_lcssa561_fu_252[0]_i_10_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[1]_i_2 (\p_0_0_0_0_0554_lcssa561_fu_252[1]_i_12_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_0 (\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_13_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_1 (\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_18_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_2 (\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_3_0 (\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_12_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[5]_i_2 (\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_10_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_15_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_1 (\bSerie_V[27]_i_3_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_2 (\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_13_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_3 (add_ln1314_reg_5450[6:0]),
        .\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_7_0 ({tpgBarSelYuv_y_U_n_5,tpgBarSelYuv_y_U_n_6,tpgBarSelYuv_y_U_n_7,tpgBarSelYuv_y_U_n_8,tpgBarSelYuv_y_U_n_9,tpgBarSelYuv_y_U_n_10,tpgBarSelYuv_y_U_n_11}),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[2] (\p_0_0_0_0_0554_lcssa561_fu_252_reg[2] ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 (flow_control_loop_pipe_sequential_init_U_n_24),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_1 (\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_5_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_2 (DPtpgBarSelRgb_VESA_r_U_n_6),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_3 (\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_9_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_4 (\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_5 (\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_4_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_6 (\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_2_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_7 (p_0_0_0_0_0554_lcssa561_fu_2520),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[3] (\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_17_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_0 (DPtpgBarSelYuv_709_y_U_n_7),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_1 (DPtpgBarSelRgb_VESA_r_U_n_5),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_2 (\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_8_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[5] (\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 (\bckgndId_load_read_reg_4897_reg[1]_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[6] (DPtpgBarSelYuv_709_y_U_n_9),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_0 (\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_8_n_3 ),
        .\q0_reg[1]_0 (\q0_reg[1]_1 ),
        .\q0_reg[1]_1 (\q0_reg[1]_6 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R tpgBarSelYuv_u_U
       (.E(tpgBarSelYuv_u_ce0),
        .Q({add_ln1314_reg_5450[5],add_ln1314_reg_5450[3],add_ln1314_reg_5450[1]}),
        .\add_ln1314_reg_5450_reg[1] (tpgBarSelYuv_u_U_n_4),
        .\add_ln1314_reg_5450_reg[3] (tpgBarSelYuv_u_U_n_3),
        .ap_clk(ap_clk),
        .\cmp2_i321_read_reg_4880_reg[0] (tpgBarSelYuv_u_U_n_5),
        .\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_3_0 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_15_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_3_1 (whiYuv_U_n_7),
        .\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_3_2 (\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_3_3 (bluYuv_U_n_4),
        .\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_2_0 (\q0_reg[1]_0 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_2_1 (\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_19_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_2_2 (tpgBarSelYuv_v_U_n_10),
        .\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_2_3 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_14_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[3] (\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_0 (whiYuv_U_n_6),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[5] (\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .\q0_reg[7]_0 ({tpgBarSelYuv_u_U_n_6,tpgBarSelYuv_u_U_n_7,tpgBarSelYuv_u_U_n_8,tpgBarSelYuv_u_U_n_9}),
        .\q0_reg[7]_1 (\q0_reg[7]_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R tpgBarSelYuv_v_U
       (.D(D[6]),
        .E(tpgBarSelYuv_v_ce0),
        .Q({bckgndId_load_read_reg_4897,\bckgndId_load_read_reg_4897_reg[1]_3 }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter19(ap_enable_reg_pp0_iter19),
        .ap_enable_reg_pp0_iter20_reg(tpgBarSelYuv_v_U_n_15),
        .ap_enable_reg_pp0_iter21_reg(ap_enable_reg_pp0_iter21_reg_1),
        .\bSerie_V_reg[25] (tpgBarSelYuv_v_U_n_8),
        .\bckgndId_load_read_reg_4897_reg[1] (tpgBarSelYuv_v_U_n_7),
        .\cmp2_i321_read_reg_4880_reg[0] (tpgBarSelYuv_v_U_n_6),
        .\cmp2_i321_read_reg_4880_reg[0]_0 (tpgBarSelYuv_v_U_n_13),
        .\gSerie_V_reg[22] (tpgBarSelYuv_v_U_n_17),
        .\gSerie_V_reg[26] (tpgBarSelYuv_v_U_n_18),
        .\or_ln1449_reg_5067_pp0_iter19_reg_reg[0] (tpgBarSelYuv_v_U_n_20),
        .\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_2 (\q0_reg[1]_0 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4 (ap_enable_reg_pp0_iter20_reg_1),
        .\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4_0 (\hdata_new_0_fu_296[2]_i_2_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4_1 (\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_4 (\p_0_2_0_0_0558_lcssa567_fu_260[1]_i_5_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_7_0 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_15_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_3_0 (\p_0_2_0_0_0558_lcssa567_fu_260[3]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_4 (\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_6_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_0 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_35_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_1 ({gSerie_V[27:26],gSerie_V[24],gSerie_V[22:21]}),
        .\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_5_0 (\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_22_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13 (\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_19_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13_0 ({tpgBarSelYuv_u_U_n_6,tpgBarSelYuv_u_U_n_7,tpgBarSelYuv_u_U_n_8,tpgBarSelYuv_u_U_n_9}),
        .\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8 (xor_ln1498_1_fu_3805_p2),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2] (\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 (\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_10_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 (\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 (\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_16_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_11_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[3] (whiYuv_1_U_n_4),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_0 (\p_0_2_0_0_0558_lcssa567_fu_260[3]_i_8_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_1 (\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_8_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[4] (\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_12_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_0 (\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_13_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_1 (\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_15_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[6] (DPtpgBarSelYuv_601_y_U_n_5),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_0 (DPtpgBarSelYuv_709_v_U_n_15),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_1 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_2 (\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_6_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_3 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_15_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_4 (\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_11_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_5 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_14_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_6 (whiYuv_U_n_8),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_7 (\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_14_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_8 (\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_8_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[4] (\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_10_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 (\bSerie_V[27]_i_3_n_3 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_1 (\bckgndId_load_read_reg_4897_reg[1]_6 ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_2 (\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_11_n_3 ),
        .\q0_reg[0]_0 (tpgBarSelYuv_v_U_n_14),
        .\q0_reg[0]_1 (ap_enable_reg_pp0_iter21_reg_0),
        .\q0_reg[0]_2 (\q0_reg[2]_0 ),
        .\q0_reg[4]_0 (tpgBarSelYuv_v_U_n_19),
        .\q0_reg[7]_0 ({tpgBarSelYuv_v_U_n_9,tpgBarSelYuv_v_U_n_10,tpgBarSelYuv_v_U_n_11,tpgBarSelYuv_v_U_n_12}),
        .\q0_reg[7]_1 (tpgBarSelYuv_v_U_n_16),
        .\q0_reg[7]_2 ({tpgTartanBarArray_U_n_13,\q0_reg[7]_2 [2],tpgTartanBarArray_U_n_14,\q0_reg[7]_2 [0]}),
        .tmp_9_fu_3903_p3({tmp_9_fu_3903_p3[7:3],tmp_9_fu_3903_p3[1:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R tpgBarSelYuv_y_U
       (.D({tpgCheckerBoardArray_U_n_5,\q0_reg[6]_2 ,tpgTartanBarArray_U_n_8,tpgTartanBarArray_U_n_9,tpgTartanBarArray_U_n_10,tpgTartanBarArray_U_n_11,tpgCheckerBoardArray_U_n_6,tpgTartanBarArray_U_n_12}),
        .E(tpgBarSelYuv_u_ce0),
        .Q({tpgBarSelYuv_y_U_n_5,tpgBarSelYuv_y_U_n_6,tpgBarSelYuv_y_U_n_7,tpgBarSelYuv_y_U_n_8,tpgBarSelYuv_y_U_n_9,tpgBarSelYuv_y_U_n_10,tpgBarSelYuv_y_U_n_11}),
        .ap_clk(ap_clk),
        .\bckgndId_load_read_reg_4897_reg[2] (\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_34_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_0 (\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_16_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_16 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_15_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[7] (\q0_reg[1]_1 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_0 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_14_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_1 (\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_18_n_3 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_2 (\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_19_n_3 ),
        .\q0_reg[4]_0 (tpgBarSelYuv_y_U_n_4),
        .\q0_reg[7]_0 (tpgBarSelYuv_y_U_n_12),
        .\q0_reg[7]_1 (tpgBarSelYuv_y_U_n_14),
        .\q0_reg[7]_2 (\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .tpgBarSelYuv_v_ce0(tpgBarSelYuv_v_ce0),
        .\xBar_V_reg[10] (bckgndId_load_read_reg_4897));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R tpgCheckerBoardArray_U
       (.D({tpgCheckerBoardArray_U_n_5,tpgCheckerBoardArray_U_n_6}),
        .DPtpgBarArray_ce0(DPtpgBarArray_ce0),
        .Q(\bckgndId_load_read_reg_4897_reg[1]_3 ),
        .ap_clk(ap_clk),
        .hBarSel_3_loc_0_fu_284(hBarSel_3_loc_0_fu_284),
        .hBarSel_4_loc_0_fu_312(hBarSel_4_loc_0_fu_312[2]),
        .\hBarSel_4_loc_0_fu_312_reg[2] (\hBarSel_4_loc_0_fu_312_reg[2] ),
        .\q0_reg[0]_0 (tpgCheckerBoardArray_q0),
        .\q0_reg[1] (\hBarSel_4_loc_0_fu_312_reg[0] ),
        .\q0_reg[7] (\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .\q0_reg[7]_0 (tpgTartanBarArray_U_n_6),
        .tpgCheckerBoardArray_address0(tpgCheckerBoardArray_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R tpgTartanBarArray_U
       (.D({tpgTartanBarArray_U_n_8,tpgTartanBarArray_U_n_9,tpgTartanBarArray_U_n_10,tpgTartanBarArray_U_n_11,tpgTartanBarArray_U_n_12}),
        .DPtpgBarArray_ce0(DPtpgBarArray_ce0),
        .Q(\bckgndId_load_read_reg_4897_reg[1]_3 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter18(ap_enable_reg_pp0_iter18),
        .hBarSel_4_loc_0_fu_312(hBarSel_4_loc_0_fu_312[1:0]),
        .\hBarSel_4_loc_0_fu_312_reg[0] (\hBarSel_4_loc_0_fu_312_reg[0] ),
        .\hBarSel_4_loc_0_fu_312_reg[1] (\hBarSel_4_loc_0_fu_312_reg[1] ),
        .\hBarSel_4_loc_0_fu_312_reg[1]_0 ({tpgTartanBarArray_U_n_13,tpgTartanBarArray_U_n_14}),
        .\q0_reg[2]_0 ({tpgTartanBarArray_U_n_6,\q0_reg[1]_2 }),
        .\q0_reg[2]_1 (\q0_reg[2]_0 ),
        .\q0_reg[2]_2 (ap_enable_reg_pp0_iter21_reg_0),
        .\q0_reg[7] (\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .\q0_reg[7]_0 (\hBarSel_4_loc_0_fu_312_reg[2] ),
        .sel({tpgTartanBarArray_address0,hBarSel_loc_0_fu_300}),
        .tpgCheckerBoardArray_q0(tpgCheckerBoardArray_q0));
  FDRE \trunc_ln1236_1_reg_5151_reg[0] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_fu_2436_p7[0]),
        .Q(trunc_ln1236_1_reg_5151[0]),
        .R(1'b0));
  FDRE \trunc_ln1236_1_reg_5151_reg[1] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_fu_2436_p7[1]),
        .Q(trunc_ln1236_1_reg_5151[1]),
        .R(1'b0));
  FDRE \trunc_ln1236_1_reg_5151_reg[2] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_fu_2436_p7[2]),
        .Q(trunc_ln1236_1_reg_5151[2]),
        .R(1'b0));
  FDRE \trunc_ln1236_1_reg_5151_reg[3] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_fu_2436_p7[3]),
        .Q(trunc_ln1236_1_reg_5151[3]),
        .R(1'b0));
  FDRE \trunc_ln1236_1_reg_5151_reg[4] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_fu_2436_p7[4]),
        .Q(trunc_ln1236_1_reg_5151[4]),
        .R(1'b0));
  FDRE \trunc_ln1236_1_reg_5151_reg[5] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_fu_2436_p7[5]),
        .Q(trunc_ln1236_1_reg_5151[5]),
        .R(1'b0));
  FDRE \trunc_ln1236_1_reg_5151_reg[6] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_fu_2436_p7[6]),
        .Q(trunc_ln1236_1_reg_5151[6]),
        .R(1'b0));
  FDRE \trunc_ln1236_1_reg_5151_reg[7] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_fu_2436_p7[7]),
        .Q(trunc_ln1236_1_reg_5151[7]),
        .R(1'b0));
  FDRE \trunc_ln1236_1_reg_5151_reg[8] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_fu_2436_p7[8]),
        .Q(trunc_ln1236_1_reg_5151[8]),
        .R(1'b0));
  FDRE \trunc_ln1240_1_reg_5161_reg[0] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_3_fu_2496_p7[0]),
        .Q(trunc_ln1240_1_reg_5161[0]),
        .R(1'b0));
  FDRE \trunc_ln1240_1_reg_5161_reg[1] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_3_fu_2496_p7[1]),
        .Q(trunc_ln1240_1_reg_5161[1]),
        .R(1'b0));
  FDRE \trunc_ln1240_1_reg_5161_reg[2] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_3_fu_2496_p7[2]),
        .Q(trunc_ln1240_1_reg_5161[2]),
        .R(1'b0));
  FDRE \trunc_ln1240_1_reg_5161_reg[3] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_3_fu_2496_p7[3]),
        .Q(trunc_ln1240_1_reg_5161[3]),
        .R(1'b0));
  FDRE \trunc_ln1240_1_reg_5161_reg[4] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_3_fu_2496_p7[4]),
        .Q(trunc_ln1240_1_reg_5161[4]),
        .R(1'b0));
  FDRE \trunc_ln1240_1_reg_5161_reg[5] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_3_fu_2496_p7[5]),
        .Q(trunc_ln1240_1_reg_5161[5]),
        .R(1'b0));
  FDRE \trunc_ln1240_1_reg_5161_reg[6] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_3_fu_2496_p7[6]),
        .Q(trunc_ln1240_1_reg_5161[6]),
        .R(1'b0));
  FDRE \trunc_ln1240_1_reg_5161_reg[7] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_3_fu_2496_p7[7]),
        .Q(trunc_ln1240_1_reg_5161[7]),
        .R(1'b0));
  FDRE \trunc_ln1240_1_reg_5161_reg[8] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_3_fu_2496_p7[8]),
        .Q(trunc_ln1240_1_reg_5161[8]),
        .R(1'b0));
  FDRE \trunc_ln1244_1_reg_5207_reg[0] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_4_fu_2610_p7[0]),
        .Q(trunc_ln1244_1_reg_5207[0]),
        .R(1'b0));
  FDRE \trunc_ln1244_1_reg_5207_reg[1] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_4_fu_2610_p7[1]),
        .Q(trunc_ln1244_1_reg_5207[1]),
        .R(1'b0));
  FDRE \trunc_ln1244_1_reg_5207_reg[2] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_4_fu_2610_p7[2]),
        .Q(trunc_ln1244_1_reg_5207[2]),
        .R(1'b0));
  FDRE \trunc_ln1244_1_reg_5207_reg[3] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_4_fu_2610_p7[3]),
        .Q(trunc_ln1244_1_reg_5207[3]),
        .R(1'b0));
  FDRE \trunc_ln1244_1_reg_5207_reg[4] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_4_fu_2610_p7[4]),
        .Q(trunc_ln1244_1_reg_5207[4]),
        .R(1'b0));
  FDRE \trunc_ln1244_1_reg_5207_reg[5] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_4_fu_2610_p7[5]),
        .Q(trunc_ln1244_1_reg_5207[5]),
        .R(1'b0));
  FDRE \trunc_ln1244_1_reg_5207_reg[6] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_4_fu_2610_p7[6]),
        .Q(trunc_ln1244_1_reg_5207[6]),
        .R(1'b0));
  FDRE \trunc_ln1244_1_reg_5207_reg[7] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_4_fu_2610_p7[7]),
        .Q(trunc_ln1244_1_reg_5207[7]),
        .R(1'b0));
  FDRE \trunc_ln1244_1_reg_5207_reg[8] 
       (.C(ap_clk),
        .CE(b_reg_52350),
        .D(tmp_4_fu_2610_p7[8]),
        .Q(trunc_ln1244_1_reg_5207[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter2_reg_reg[10]_srl2 " *) 
  SRL16E \trunc_ln520_2_reg_4962_pp0_iter2_reg_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln520_2_reg_4962[10]),
        .Q(\trunc_ln520_2_reg_4962_pp0_iter2_reg_reg[10]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter2_reg_reg[8]_srl2 " *) 
  SRL16E \trunc_ln520_2_reg_4962_pp0_iter2_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln520_2_reg_4962[8]),
        .Q(\trunc_ln520_2_reg_4962_pp0_iter2_reg_reg[8]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter2_reg_reg[9]_srl2 " *) 
  SRL16E \trunc_ln520_2_reg_4962_pp0_iter2_reg_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln520_2_reg_4962[9]),
        .Q(\trunc_ln520_2_reg_4962_pp0_iter2_reg_reg[9]_srl2_n_3 ));
  FDRE \trunc_ln520_2_reg_4962_pp0_iter3_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln520_2_reg_4962_pp0_iter2_reg_reg[10]_srl2_n_3 ),
        .Q(trunc_ln520_2_reg_4962_pp0_iter3_reg[10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter3_reg_reg[7]_srl3 " *) 
  SRL16E \trunc_ln520_2_reg_4962_pp0_iter3_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln520_2_reg_4962[7]),
        .Q(\trunc_ln520_2_reg_4962_pp0_iter3_reg_reg[7]_srl3_n_3 ));
  FDRE \trunc_ln520_2_reg_4962_pp0_iter3_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln520_2_reg_4962_pp0_iter2_reg_reg[8]_srl2_n_3 ),
        .Q(trunc_ln520_2_reg_4962_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_pp0_iter3_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln520_2_reg_4962_pp0_iter2_reg_reg[9]_srl2_n_3 ),
        .Q(trunc_ln520_2_reg_4962_pp0_iter3_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter4_reg_reg[6]_srl4 " *) 
  SRL16E \trunc_ln520_2_reg_4962_pp0_iter4_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln520_2_reg_4962[6]),
        .Q(\trunc_ln520_2_reg_4962_pp0_iter4_reg_reg[6]_srl4_n_3 ));
  FDRE \trunc_ln520_2_reg_4962_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln520_2_reg_4962_pp0_iter3_reg_reg[7]_srl3_n_3 ),
        .Q(trunc_ln520_2_reg_4962_pp0_iter4_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter5_reg_reg[5]_srl5 " *) 
  SRL16E \trunc_ln520_2_reg_4962_pp0_iter5_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln520_2_reg_4962[5]),
        .Q(\trunc_ln520_2_reg_4962_pp0_iter5_reg_reg[5]_srl5_n_3 ));
  FDRE \trunc_ln520_2_reg_4962_pp0_iter5_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln520_2_reg_4962_pp0_iter4_reg_reg[6]_srl4_n_3 ),
        .Q(trunc_ln520_2_reg_4962_pp0_iter5_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter6_reg_reg[4]_srl6 " *) 
  SRL16E \trunc_ln520_2_reg_4962_pp0_iter6_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln520_2_reg_4962[4]),
        .Q(\trunc_ln520_2_reg_4962_pp0_iter6_reg_reg[4]_srl6_n_3 ));
  FDRE \trunc_ln520_2_reg_4962_pp0_iter6_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln520_2_reg_4962_pp0_iter5_reg_reg[5]_srl5_n_3 ),
        .Q(trunc_ln520_2_reg_4962_pp0_iter6_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[0]_srl7 " *) 
  SRL16E \trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln520_2_reg_4962[0]),
        .Q(\trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[0]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[10]_srl4 " *) 
  SRL16E \trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln520_2_reg_4962_pp0_iter3_reg[10]),
        .Q(\trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[10]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[1]_srl7 " *) 
  SRL16E \trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln520_2_reg_4962[1]),
        .Q(\trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[1]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[2]_srl7 " *) 
  SRL16E \trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln520_2_reg_4962[2]),
        .Q(\trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[2]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[3]_srl7 " *) 
  SRL16E \trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln520_2_reg_4962[3]),
        .Q(\trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[3]_srl7_n_3 ));
  FDRE \trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln520_2_reg_4962_pp0_iter6_reg_reg[4]_srl6_n_3 ),
        .Q(trunc_ln520_2_reg_4962_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln520_2_reg_4962_pp0_iter6_reg),
        .Q(trunc_ln520_2_reg_4962_pp0_iter7_reg[5]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[6]_srl2 " *) 
  SRL16E \trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln520_2_reg_4962_pp0_iter5_reg),
        .Q(\trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[7]_srl3 " *) 
  SRL16E \trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln520_2_reg_4962_pp0_iter4_reg),
        .Q(\trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[7]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[8]_srl4 " *) 
  SRL16E \trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln520_2_reg_4962_pp0_iter3_reg[8]),
        .Q(\trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[8]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[9]_srl4 " *) 
  SRL16E \trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln520_2_reg_4962_pp0_iter3_reg[9]),
        .Q(\trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[9]_srl4_n_3 ));
  FDRE \trunc_ln520_2_reg_4962_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[0]_srl7_n_3 ),
        .Q(trunc_ln520_2_reg_4962_pp0_iter8_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_pp0_iter8_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[10]_srl4_n_3 ),
        .Q(trunc_ln520_2_reg_4962_pp0_iter8_reg[10]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[1]_srl7_n_3 ),
        .Q(trunc_ln520_2_reg_4962_pp0_iter8_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_pp0_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[2]_srl7_n_3 ),
        .Q(trunc_ln520_2_reg_4962_pp0_iter8_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_pp0_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[3]_srl7_n_3 ),
        .Q(trunc_ln520_2_reg_4962_pp0_iter8_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_pp0_iter8_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln520_2_reg_4962_pp0_iter7_reg[4]),
        .Q(trunc_ln520_2_reg_4962_pp0_iter8_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_pp0_iter8_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln520_2_reg_4962_pp0_iter7_reg[5]),
        .Q(trunc_ln520_2_reg_4962_pp0_iter8_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_pp0_iter8_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[6]_srl2_n_3 ),
        .Q(trunc_ln520_2_reg_4962_pp0_iter8_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_pp0_iter8_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[7]_srl3_n_3 ),
        .Q(trunc_ln520_2_reg_4962_pp0_iter8_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_pp0_iter8_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[8]_srl4_n_3 ),
        .Q(trunc_ln520_2_reg_4962_pp0_iter8_reg[8]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_pp0_iter8_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[9]_srl4_n_3 ),
        .Q(trunc_ln520_2_reg_4962_pp0_iter8_reg[9]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_4[0]),
        .Q(trunc_ln520_2_reg_4962[0]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_4[10]),
        .Q(trunc_ln520_2_reg_4962[10]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_4[1]),
        .Q(trunc_ln520_2_reg_4962[1]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_4[2]),
        .Q(trunc_ln520_2_reg_4962[2]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_4[3]),
        .Q(trunc_ln520_2_reg_4962[3]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_4[4]),
        .Q(trunc_ln520_2_reg_4962[4]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_4[5]),
        .Q(trunc_ln520_2_reg_4962[5]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_4[6]),
        .Q(trunc_ln520_2_reg_4962[6]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_4[7]),
        .Q(trunc_ln520_2_reg_4962[7]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_4[8]),
        .Q(trunc_ln520_2_reg_4962[8]),
        .R(1'b0));
  FDRE \trunc_ln520_2_reg_4962_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_4[9]),
        .Q(trunc_ln520_2_reg_4962[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_reg_4950_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_reg_4950_pp0_iter16_reg_reg[0]_srl4 " *) 
  SRL16E \trunc_ln520_reg_4950_pp0_iter16_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(urem_11ns_4ns_3_15_1_U6_n_3),
        .Q(\trunc_ln520_reg_4950_pp0_iter16_reg_reg[0]_srl4_n_3 ));
  FDRE \trunc_ln520_reg_4950_pp0_iter17_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln520_reg_4950_pp0_iter16_reg_reg[0]_srl4_n_3 ),
        .Q(trunc_ln520_reg_4950_pp0_iter17_reg),
        .R(1'b0));
  FDRE \trunc_ln520_reg_4950_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln520_reg_4950_pp0_iter17_reg),
        .Q(trunc_ln520_reg_4950_pp0_iter18_reg),
        .R(1'b0));
  FDRE \trunc_ln520_reg_4950_pp0_iter19_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln520_reg_4950_pp0_iter18_reg),
        .Q(trunc_ln520_reg_4950_pp0_iter19_reg),
        .R(1'b0));
  FDRE \u_reg_5383_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(mac_muladd_16ns_8s_23s_24_4_1_U21_n_19),
        .Q(u_reg_5383[0]),
        .R(1'b0));
  FDRE \u_reg_5383_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(tmp_19_fu_3306_p4[2]),
        .Q(u_reg_5383[10]),
        .R(1'b0));
  FDRE \u_reg_5383_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(tmp_19_fu_3306_p4[3]),
        .Q(u_reg_5383[11]),
        .R(1'b0));
  FDRE \u_reg_5383_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(tmp_19_fu_3306_p4[4]),
        .Q(u_reg_5383[12]),
        .R(1'b0));
  FDRE \u_reg_5383_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(tmp_19_fu_3306_p4[5]),
        .Q(u_reg_5383[13]),
        .R(1'b0));
  FDRE \u_reg_5383_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(tmp_19_fu_3306_p4[6]),
        .Q(u_reg_5383[14]),
        .R(1'b0));
  FDRE \u_reg_5383_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(tmp_19_fu_3306_p4[7]),
        .Q(u_reg_5383[15]),
        .R(1'b0));
  FDRE \u_reg_5383_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(tmp_19_fu_3306_p4[8]),
        .Q(u_reg_5383[16]),
        .R(1'b0));
  FDRE \u_reg_5383_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(mac_muladd_16ns_8s_23s_24_4_1_U21_n_18),
        .Q(u_reg_5383[1]),
        .R(1'b0));
  FDRE \u_reg_5383_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(mac_muladd_16ns_8s_23s_24_4_1_U21_n_17),
        .Q(u_reg_5383[2]),
        .R(1'b0));
  FDRE \u_reg_5383_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(mac_muladd_16ns_8s_23s_24_4_1_U21_n_16),
        .Q(u_reg_5383[3]),
        .R(1'b0));
  FDRE \u_reg_5383_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(mac_muladd_16ns_8s_23s_24_4_1_U21_n_15),
        .Q(u_reg_5383[4]),
        .R(1'b0));
  FDRE \u_reg_5383_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(mac_muladd_16ns_8s_23s_24_4_1_U21_n_14),
        .Q(u_reg_5383[5]),
        .R(1'b0));
  FDRE \u_reg_5383_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(mac_muladd_16ns_8s_23s_24_4_1_U21_n_13),
        .Q(u_reg_5383[6]),
        .R(1'b0));
  FDRE \u_reg_5383_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(mac_muladd_16ns_8s_23s_24_4_1_U21_n_12),
        .Q(u_reg_5383[7]),
        .R(1'b0));
  FDRE \u_reg_5383_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(tmp_19_fu_3306_p4[0]),
        .Q(u_reg_5383[8]),
        .R(1'b0));
  FDRE \u_reg_5383_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(tmp_19_fu_3306_p4[1]),
        .Q(u_reg_5383[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1 urem_11ns_4ns_3_15_1_U4
       (.A(trunc_ln520_2_reg_4962_pp0_iter8_reg[3:1]),
        .DI(trunc_ln520_2_reg_4962_pp0_iter3_reg),
        .I27(urem_11ns_4ns_3_15_1_U4_n_3),
        .Q(grp_fu_1701_p2),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\loop[10].remd_tmp_reg[11][0] (urem_11ns_4ns_3_15_1_U6_n_4),
        .\loop[3].remd_tmp_reg[4][0] (trunc_ln520_2_reg_4962_pp0_iter4_reg),
        .\loop[4].remd_tmp_reg[5][0] (trunc_ln520_2_reg_4962_pp0_iter5_reg),
        .\loop[6].remd_tmp_reg[7][0] (trunc_ln520_2_reg_4962_pp0_iter7_reg[4]),
        .p_1_in(trunc_ln520_2_reg_4962_pp0_iter6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_10 urem_11ns_4ns_3_15_1_U5
       (.D({add_ln1240_fu_1707_p2[10],flow_control_loop_pipe_sequential_init_U_n_31,add_ln1240_fu_1707_p2[8],flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,add_ln1240_fu_1707_p2[4],flow_control_loop_pipe_sequential_init_U_n_37,add_ln1240_fu_1707_p2[2:1]}),
        .Q(grp_fu_1713_p2),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\loop[10].remd_tmp_reg[11][0] (urem_11ns_4ns_3_15_1_U6_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_11 urem_11ns_4ns_3_15_1_U6
       (.A(trunc_ln520_2_reg_4962_pp0_iter8_reg[0]),
        .D({urem_11ns_4ns_3_15_1_U6_n_5,urem_11ns_4ns_3_15_1_U6_n_6,urem_11ns_4ns_3_15_1_U6_n_7,urem_11ns_4ns_3_15_1_U6_n_8}),
        .I27(urem_11ns_4ns_3_15_1_U4_n_3),
        .\add_ln1244_reg_5038_reg[10] (\add_ln1244_reg_5038[10]_i_2_n_3 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .dout(grp_fu_2004_p2),
        .\loop[1].remd_tmp_reg[2][0]__0 ({add_ln1244_fu_1999_p2[9],add_ln1244_fu_1999_p2[7],add_ln1244_fu_1999_p2[5],add_ln1244_fu_1999_p2[3:2]}),
        .\loop[8].dividend_tmp_reg[9][9]__0 (urem_11ns_4ns_3_15_1_U6_n_4),
        .p_1_in(urem_11ns_4ns_3_15_1_U6_n_3),
        .trunc_ln520_2_reg_4962({trunc_ln520_2_reg_4962[10:8],trunc_ln520_2_reg_4962[6:2]}));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h15FF1500)) 
    \vBarSel[0]_i_1 
       (.I0(tpgTartanBarArray_address0[0]),
        .I1(icmp_ln1336_reg_5010_pp0_iter15_reg),
        .I2(ap_enable_reg_pp0_iter16),
        .I3(vBarSel0),
        .I4(vBarSel[0]),
        .O(\vBarSel_loc_0_fu_304_reg[0] ));
  LUT6 #(
    .INIT(64'h0666FFFF06660000)) 
    \vBarSel[1]_i_1 
       (.I0(tpgTartanBarArray_address0[0]),
        .I1(tpgTartanBarArray_address0[1]),
        .I2(icmp_ln1336_reg_5010_pp0_iter15_reg),
        .I3(ap_enable_reg_pp0_iter16),
        .I4(vBarSel0),
        .I5(vBarSel[1]),
        .O(\vBarSel_loc_0_fu_304_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0078FFFF00780000)) 
    \vBarSel[2]_i_1 
       (.I0(tpgTartanBarArray_address0[1]),
        .I1(tpgTartanBarArray_address0[0]),
        .I2(tpgTartanBarArray_address0[2]),
        .I3(\vBarSel[2]_i_2_n_3 ),
        .I4(vBarSel0),
        .I5(vBarSel[2]),
        .O(\vBarSel_loc_0_fu_304_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \vBarSel[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter16),
        .I1(icmp_ln1336_reg_5010_pp0_iter15_reg),
        .O(\vBarSel[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h2222222220000000)) 
    \vBarSel[2]_i_3 
       (.I0(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter21_reg_1),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_4 ),
        .I3(icmp_ln1336_reg_5010_pp0_iter15_reg),
        .I4(ap_enable_reg_pp0_iter16),
        .I5(\vBarSel_loc_0_fu_304[0]_i_2_n_3 ),
        .O(vBarSel0));
  LUT6 #(
    .INIT(64'h15FFFFFF15000000)) 
    \vBarSel_1[0]_i_1 
       (.I0(DPtpgBarArray_address0),
        .I1(icmp_ln1701_reg_4983_pp0_iter15_reg),
        .I2(ap_enable_reg_pp0_iter16),
        .I3(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .I4(\vBarSel_1[0]_i_2_n_3 ),
        .I5(vBarSel_1),
        .O(\vBarSel_3_loc_0_fu_272_reg[0] ));
  LUT6 #(
    .INIT(64'hBBBBBBBB0000B000)) 
    \vBarSel_1[0]_i_2 
       (.I0(\q0_reg[2]_0 ),
        .I1(ap_enable_reg_pp0_iter21_reg_0),
        .I2(icmp_ln1701_reg_4983_pp0_iter15_reg),
        .I3(ap_enable_reg_pp0_iter16),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_1 ),
        .I5(\vBarSel_1[0]_i_3_n_3 ),
        .O(\vBarSel_1[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \vBarSel_1[0]_i_3 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_1 ),
        .I1(ap_enable_reg_pp0_iter17),
        .I2(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .I3(\and_ln1706_reg_5026_pp0_iter16_reg_reg[0]__0_n_3 ),
        .I4(\icmp_ln1701_reg_4983_pp0_iter16_reg_reg_n_3_[0] ),
        .O(\vBarSel_1[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h15FFFFFF15000000)) 
    \vBarSel_2[0]_i_1 
       (.I0(tpgCheckerBoardArray_address0),
        .I1(icmp_ln1518_reg_4992_pp0_iter15_reg),
        .I2(ap_enable_reg_pp0_iter16),
        .I3(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .I4(\vBarSel_2[0]_i_2_n_3 ),
        .I5(vBarSel_2),
        .O(\vBarSel_2_loc_0_fu_288_reg[0] ));
  LUT6 #(
    .INIT(64'h4444400040004000)) 
    \vBarSel_2[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter21_reg_1),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_2 ),
        .I2(icmp_ln1518_reg_4992_pp0_iter15_reg),
        .I3(ap_enable_reg_pp0_iter16),
        .I4(ap_enable_reg_pp0_iter17),
        .I5(\vBarSel_2[0]_i_3_n_3 ),
        .O(\vBarSel_2[0]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h04)) 
    \vBarSel_2[0]_i_3 
       (.I0(\icmp_ln1518_reg_4992_pp0_iter16_reg_reg_n_3_[0] ),
        .I1(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .I2(\and_ln1523_reg_5030_pp0_iter16_reg_reg[0]__0_n_3 ),
        .O(\vBarSel_2[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hACAFAFAFACA0A0A0)) 
    \vBarSel_2_loc_0_fu_288[0]_i_1 
       (.I0(vBarSel_2),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_vBarSel_2_loc_1_out_o),
        .I2(ap_NS_fsm19_out),
        .I3(\vBarSel_2_loc_0_fu_288[0]_i_3_n_3 ),
        .I4(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .I5(tpgCheckerBoardArray_address0),
        .O(\vBarSel_2_reg[0] ));
  LUT6 #(
    .INIT(64'h7F7F777F00000800)) 
    \vBarSel_2_loc_0_fu_288[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter17),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_2 ),
        .I2(\icmp_ln1518_reg_4992_pp0_iter16_reg_reg_n_3_[0] ),
        .I3(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .I4(\and_ln1523_reg_5030_pp0_iter16_reg_reg[0]__0_n_3 ),
        .I5(tpgCheckerBoardArray_address0),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_vBarSel_2_loc_1_out_o));
  LUT6 #(
    .INIT(64'h4000500040004000)) 
    \vBarSel_2_loc_0_fu_288[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter21_reg_1),
        .I1(\icmp_ln1518_reg_4992_pp0_iter16_reg_reg_n_3_[0] ),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_2 ),
        .I3(ap_enable_reg_pp0_iter17),
        .I4(\and_ln1523_reg_5030_pp0_iter16_reg_reg[0]__0_n_3 ),
        .I5(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .O(\vBarSel_2_loc_0_fu_288[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \vBarSel_3_loc_0_fu_272[0]_i_1 
       (.I0(\vBarSel_3_loc_0_fu_272[0]_i_2_n_3 ),
        .I1(ap_NS_fsm19_out),
        .I2(ap_enable_reg_pp0_iter21_reg_1),
        .I3(\vBarSel_3_loc_0_fu_272[0]_i_3_n_3 ),
        .I4(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .I5(DPtpgBarArray_address0),
        .O(\ap_CS_fsm_reg[2]_5 ));
  LUT6 #(
    .INIT(64'h88B888B88BB8B8B8)) 
    \vBarSel_3_loc_0_fu_272[0]_i_2 
       (.I0(vBarSel_1),
        .I1(ap_NS_fsm19_out),
        .I2(DPtpgBarArray_address0),
        .I3(\vBarSel_3_loc_0_fu_272[0]_i_4_n_3 ),
        .I4(\vBarSel_3_loc_0_fu_272[0]_i_5_n_3 ),
        .I5(\icmp_ln1701_reg_4983_pp0_iter16_reg_reg_n_3_[0] ),
        .O(\vBarSel_3_loc_0_fu_272[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hBBBBFFBF)) 
    \vBarSel_3_loc_0_fu_272[0]_i_3 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_1 ),
        .I1(ap_enable_reg_pp0_iter17),
        .I2(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .I3(\and_ln1706_reg_5026_pp0_iter16_reg_reg[0]__0_n_3 ),
        .I4(\icmp_ln1701_reg_4983_pp0_iter16_reg_reg_n_3_[0] ),
        .O(\vBarSel_3_loc_0_fu_272[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \vBarSel_3_loc_0_fu_272[0]_i_4 
       (.I0(ap_enable_reg_pp0_iter17),
        .I1(\xCount_V_1[9]_i_6_n_3 ),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .O(\vBarSel_3_loc_0_fu_272[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \vBarSel_3_loc_0_fu_272[0]_i_5 
       (.I0(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .I1(\and_ln1706_reg_5026_pp0_iter16_reg_reg[0]__0_n_3 ),
        .O(\vBarSel_3_loc_0_fu_272[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h888BFFFF88B80000)) 
    \vBarSel_loc_0_fu_304[0]_i_1 
       (.I0(vBarSel[0]),
        .I1(ap_NS_fsm19_out),
        .I2(\vBarSel_loc_0_fu_304[0]_i_2_n_3 ),
        .I3(\vBarSel_loc_0_fu_304[0]_i_3_n_3 ),
        .I4(\vBarSel_loc_0_fu_304[2]_i_3_n_3 ),
        .I5(tpgTartanBarArray_address0[0]),
        .O(\vBarSel_reg[0] ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \vBarSel_loc_0_fu_304[0]_i_2 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_4 ),
        .I1(ap_enable_reg_pp0_iter17),
        .I2(\icmp_ln1336_reg_5010_pp0_iter16_reg_reg_n_3_[0] ),
        .I3(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .I4(\and_ln1341_reg_5055_pp0_iter16_reg_reg[0]__0_n_3 ),
        .O(\vBarSel_loc_0_fu_304[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \vBarSel_loc_0_fu_304[0]_i_3 
       (.I0(\icmp_ln1336_reg_5010_pp0_iter16_reg_reg_n_3_[0] ),
        .I1(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I4(ap_enable_reg_pp0_iter17),
        .O(\vBarSel_loc_0_fu_304[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \vBarSel_loc_0_fu_304[1]_i_1 
       (.I0(vBarSel[1]),
        .I1(ap_NS_fsm19_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_vBarSel_loc_1_out_o[1]),
        .I3(\vBarSel_loc_0_fu_304[2]_i_3_n_3 ),
        .I4(tpgTartanBarArray_address0[1]),
        .O(\vBarSel_reg[1] ));
  LUT6 #(
    .INIT(64'h0BFF0FFF04000000)) 
    \vBarSel_loc_0_fu_304[1]_i_2 
       (.I0(\and_ln1341_reg_5055_pp0_iter16_reg_reg[0]__0_n_3 ),
        .I1(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .I2(\icmp_ln1336_reg_5010_pp0_iter16_reg_reg_n_3_[0] ),
        .I3(\vBarSel_loc_0_fu_304[2]_i_4_n_3 ),
        .I4(tpgTartanBarArray_address0[0]),
        .I5(tpgTartanBarArray_address0[1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_vBarSel_loc_1_out_o[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \vBarSel_loc_0_fu_304[2]_i_1 
       (.I0(vBarSel[2]),
        .I1(ap_NS_fsm19_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_vBarSel_loc_1_out_o[2]),
        .I3(\vBarSel_loc_0_fu_304[2]_i_3_n_3 ),
        .I4(tpgTartanBarArray_address0[2]),
        .O(\vBarSel_reg[2] ));
  LUT6 #(
    .INIT(64'h00007F807F807F80)) 
    \vBarSel_loc_0_fu_304[2]_i_2 
       (.I0(\vBarSel_loc_0_fu_304[0]_i_2_n_3 ),
        .I1(tpgTartanBarArray_address0[1]),
        .I2(tpgTartanBarArray_address0[0]),
        .I3(tpgTartanBarArray_address0[2]),
        .I4(\icmp_ln1336_reg_5010_pp0_iter16_reg_reg_n_3_[0] ),
        .I5(\vBarSel_loc_0_fu_304[2]_i_4_n_3 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_vBarSel_loc_1_out_o[2]));
  LUT6 #(
    .INIT(64'hBBBBBAAAAAAAAAAA)) 
    \vBarSel_loc_0_fu_304[2]_i_3 
       (.I0(ap_NS_fsm19_out),
        .I1(ap_enable_reg_pp0_iter21_reg_1),
        .I2(\icmp_ln1336_reg_5010_pp0_iter16_reg_reg_n_3_[0] ),
        .I3(\vBarSel_loc_0_fu_304[2]_i_4_n_3 ),
        .I4(\vBarSel_loc_0_fu_304[0]_i_2_n_3 ),
        .I5(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .O(\vBarSel_loc_0_fu_304[2]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \vBarSel_loc_0_fu_304[2]_i_4 
       (.I0(ap_enable_reg_pp0_iter17),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I3(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .O(\vBarSel_loc_0_fu_304[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hABABFFAB)) 
    \vHatch[0]_i_1 
       (.I0(\yCount_V_2[9]_i_4_n_3 ),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_0 ),
        .I2(\vHatch[0]_i_2_n_3 ),
        .I3(vHatch),
        .I4(\yCount_V_2[9]_i_2_n_3 ),
        .O(\vHatch[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h2F2F2FFFFFFF2FFF)) 
    \vHatch[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter21_reg_0),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\and_ln1404_reg_5002_reg[0]_0 ),
        .I4(\yCount_V_2_reg[0]_0 ),
        .I5(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .O(\vHatch[0]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \vHatch_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vHatch[0]_i_1_n_3 ),
        .Q(vHatch),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_5388[10]_i_7 
       (.I0(zext_ln1259_fu_3239_p1[15]),
        .O(\v_reg_5388[10]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_5388[2]_i_7 
       (.I0(zext_ln1259_fu_3239_p1[7]),
        .O(\v_reg_5388[2]_i_7_n_3 ));
  FDRE \v_reg_5388_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(mac_muladd_16ns_6s_24s_24_4_1_U22_n_20),
        .Q(v_reg_5388[0]),
        .R(1'b0));
  FDRE \v_reg_5388_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(tmp_20_fu_3322_p4[2]),
        .Q(v_reg_5388[10]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \v_reg_5388_reg[10]_i_6 
       (.CI(\v_reg_5388_reg[6]_i_6_n_3 ),
        .CO({\v_reg_5388_reg[10]_i_6_n_3 ,\v_reg_5388_reg[10]_i_6_n_4 ,\v_reg_5388_reg[10]_i_6_n_5 ,\v_reg_5388_reg[10]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,zext_ln1259_fu_3239_p1[15],1'b0}),
        .O({\v_reg_5388_reg[10]_i_6_n_7 ,\v_reg_5388_reg[10]_i_6_n_8 ,\v_reg_5388_reg[10]_i_6_n_9 ,\v_reg_5388_reg[10]_i_6_n_10 }),
        .S({zext_ln1259_fu_3239_p1[17:16],\v_reg_5388[10]_i_7_n_3 ,zext_ln1259_fu_3239_p1[14]}));
  FDRE \v_reg_5388_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(tmp_20_fu_3322_p4[3]),
        .Q(v_reg_5388[11]),
        .R(1'b0));
  FDRE \v_reg_5388_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(tmp_20_fu_3322_p4[4]),
        .Q(v_reg_5388[12]),
        .R(1'b0));
  FDRE \v_reg_5388_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(tmp_20_fu_3322_p4[5]),
        .Q(v_reg_5388[13]),
        .R(1'b0));
  FDRE \v_reg_5388_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(tmp_20_fu_3322_p4[6]),
        .Q(v_reg_5388[14]),
        .R(1'b0));
  FDRE \v_reg_5388_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(tmp_20_fu_3322_p4[7]),
        .Q(v_reg_5388[15]),
        .R(1'b0));
  FDRE \v_reg_5388_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(tmp_20_fu_3322_p4[8]),
        .Q(v_reg_5388[16]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \v_reg_5388_reg[16]_i_2 
       (.CI(\v_reg_5388_reg[16]_i_4_n_3 ),
        .CO({\NLW_v_reg_5388_reg[16]_i_2_CO_UNCONNECTED [3:1],\v_reg_5388_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_v_reg_5388_reg[16]_i_2_O_UNCONNECTED [3:2],\v_reg_5388_reg[16]_i_2_n_9 ,\v_reg_5388_reg[16]_i_2_n_10 }),
        .S({1'b0,1'b0,1'b1,zext_ln1259_fu_3239_p1[22]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \v_reg_5388_reg[16]_i_4 
       (.CI(\v_reg_5388_reg[10]_i_6_n_3 ),
        .CO({\v_reg_5388_reg[16]_i_4_n_3 ,\v_reg_5388_reg[16]_i_4_n_4 ,\v_reg_5388_reg[16]_i_4_n_5 ,\v_reg_5388_reg[16]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\v_reg_5388_reg[16]_i_4_n_7 ,\v_reg_5388_reg[16]_i_4_n_8 ,\v_reg_5388_reg[16]_i_4_n_9 ,\v_reg_5388_reg[16]_i_4_n_10 }),
        .S(zext_ln1259_fu_3239_p1[21:18]));
  FDRE \v_reg_5388_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(mac_muladd_16ns_6s_24s_24_4_1_U22_n_19),
        .Q(v_reg_5388[1]),
        .R(1'b0));
  FDRE \v_reg_5388_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(mac_muladd_16ns_6s_24s_24_4_1_U22_n_18),
        .Q(v_reg_5388[2]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \v_reg_5388_reg[2]_i_6 
       (.CI(1'b0),
        .CO({\v_reg_5388_reg[2]_i_6_n_3 ,\v_reg_5388_reg[2]_i_6_n_4 ,\v_reg_5388_reg[2]_i_6_n_5 ,\v_reg_5388_reg[2]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,zext_ln1259_fu_3239_p1[7],1'b0}),
        .O({\v_reg_5388_reg[2]_i_6_n_7 ,\v_reg_5388_reg[2]_i_6_n_8 ,\v_reg_5388_reg[2]_i_6_n_9 ,\NLW_v_reg_5388_reg[2]_i_6_O_UNCONNECTED [0]}),
        .S({zext_ln1259_fu_3239_p1[9:8],\v_reg_5388[2]_i_7_n_3 ,1'b0}));
  FDRE \v_reg_5388_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(mac_muladd_16ns_6s_24s_24_4_1_U22_n_17),
        .Q(v_reg_5388[3]),
        .R(1'b0));
  FDRE \v_reg_5388_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(mac_muladd_16ns_6s_24s_24_4_1_U22_n_16),
        .Q(v_reg_5388[4]),
        .R(1'b0));
  FDRE \v_reg_5388_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(mac_muladd_16ns_6s_24s_24_4_1_U22_n_15),
        .Q(v_reg_5388[5]),
        .R(1'b0));
  FDRE \v_reg_5388_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(mac_muladd_16ns_6s_24s_24_4_1_U22_n_14),
        .Q(v_reg_5388[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \v_reg_5388_reg[6]_i_6 
       (.CI(\v_reg_5388_reg[2]_i_6_n_3 ),
        .CO({\v_reg_5388_reg[6]_i_6_n_3 ,\v_reg_5388_reg[6]_i_6_n_4 ,\v_reg_5388_reg[6]_i_6_n_5 ,\v_reg_5388_reg[6]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\v_reg_5388_reg[6]_i_6_n_7 ,\v_reg_5388_reg[6]_i_6_n_8 ,\v_reg_5388_reg[6]_i_6_n_9 ,\v_reg_5388_reg[6]_i_6_n_10 }),
        .S(zext_ln1259_fu_3239_p1[13:10]));
  FDRE \v_reg_5388_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(mac_muladd_16ns_6s_24s_24_4_1_U22_n_13),
        .Q(v_reg_5388[7]),
        .R(1'b0));
  FDRE \v_reg_5388_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(tmp_20_fu_3322_p4[0]),
        .Q(v_reg_5388[8]),
        .R(1'b0));
  FDRE \v_reg_5388_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_53930),
        .D(tmp_20_fu_3322_p4[1]),
        .Q(v_reg_5388[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R whiYuv_1_U
       (.DPtpgBarSelRgb_CEA_b_ce0(DPtpgBarSelRgb_CEA_b_ce0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter20(ap_enable_reg_pp0_iter20),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[0] (\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_8_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 (tpgBarSelYuv_v_U_n_13),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_1 (\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[1] (\p_0_2_0_0_0558_lcssa567_fu_260[1]_i_6_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_0 (\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_6_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_1 (tpgBarSelYuv_v_U_n_17),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2] (\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_7_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 (mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_20),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 (\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_8_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 (\or_ln1449_reg_5067_pp0_iter19_reg_reg_n_3_[0] ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[5] (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_11_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_0 (\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_16_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_1 (\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_7_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_2 (\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_8_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_3 (tpgBarSelYuv_v_U_n_18),
        .\q0_reg[6]_0 (whiYuv_1_U_n_3),
        .\q0_reg[6]_1 (whiYuv_1_U_n_4),
        .\q0_reg[6]_2 (whiYuv_1_U_n_5),
        .\q0_reg[6]_3 (whiYuv_1_U_n_6),
        .\q0_reg[6]_4 (\q0_reg[6]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R_12 whiYuv_U
       (.D({D[4],D[2]}),
        .DPtpgBarSelRgb_CEA_b_ce0(DPtpgBarSelRgb_CEA_b_ce0),
        .Q(add_ln1314_reg_5450[0]),
        .\add_ln1314_reg_5450_reg[0] (whiYuv_U_n_5),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter20(ap_enable_reg_pp0_iter20),
        .ap_enable_reg_pp0_iter20_reg(whiYuv_U_n_6),
        .\bckgndId_load_read_reg_4897_reg[1] (whiYuv_U_n_7),
        .\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_7 (\bckgndId_load_read_reg_4897_reg[1]_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_7_0 (\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_7_1 (\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_7_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_2 ({bluYuv_U_n_4,bluYuv_U_n_5}),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[0] (tpgBarSelYuv_v_U_n_14),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 (\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_14_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_1 (\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_2 (\cmp2_i321_read_reg_4880_reg[0]_0 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2] (\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_2_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 (whiYuv_1_U_n_4),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 (tpgBarSelYuv_v_U_n_6),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 (DPtpgBarSelYuv_601_v_U_n_6),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 (grnYuv_U_n_4),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[4] (\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_2_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_0 (DPtpgBarSelYuv_601_v_U_n_7),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_1 (DPtpgBarSelYuv_601_y_U_n_5),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_2 (tpgBarSelYuv_v_U_n_7),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_3 (grnYuv_U_n_7),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_4 (\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_15_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_5 (\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_9_n_3 ),
        .\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_6 (tpgBarSelYuv_v_U_n_19),
        .\q0_reg[6]_0 (whiYuv_U_n_8),
        .\q0_reg[6]_1 (\q0_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \xBar_V[0]_i_1 
       (.I0(sub_ln186_fu_2203_p2[0]),
        .I1(\xBar_V_reg_n_3_[0] ),
        .I2(\xBar_V[10]_i_8_n_3 ),
        .O(p_1_in__0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[10]_i_10 
       (.I0(\xBar_V_reg_n_3_[8] ),
        .I1(barWidth_cast_cast_reg_4935_reg[8]),
        .O(\xBar_V[10]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[10]_i_11 
       (.I0(\xBar_V_reg_n_3_[7] ),
        .I1(barWidth_cast_cast_reg_4935_reg[7]),
        .O(\xBar_V[10]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[10]_i_12 
       (.I0(barWidth_cast_cast_reg_4935_reg[9]),
        .I1(\xBar_V_reg_n_3_[9] ),
        .I2(\xBar_V_reg_n_3_[10] ),
        .I3(barWidth_cast_cast_reg_4935_reg[10]),
        .O(\xBar_V[10]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[10]_i_13 
       (.I0(barWidth_cast_cast_reg_4935_reg[8]),
        .I1(\xBar_V_reg_n_3_[8] ),
        .I2(\xBar_V_reg_n_3_[9] ),
        .I3(barWidth_cast_cast_reg_4935_reg[9]),
        .O(\xBar_V[10]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[10]_i_14 
       (.I0(barWidth_cast_cast_reg_4935_reg[7]),
        .I1(\xBar_V_reg_n_3_[7] ),
        .I2(\xBar_V_reg_n_3_[8] ),
        .I3(barWidth_cast_cast_reg_4935_reg[8]),
        .O(\xBar_V[10]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \xBar_V[10]_i_2 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I2(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .I3(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter21_reg_1),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\xBar_V[10]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \xBar_V[10]_i_3 
       (.I0(\xBar_V_reg_n_3_[10] ),
        .I1(\xBar_V[10]_i_7_n_3 ),
        .I2(\xBar_V_reg_n_3_[9] ),
        .I3(\xBar_V[10]_i_8_n_3 ),
        .I4(sub_ln186_fu_2203_p2[10]),
        .O(p_1_in__0[10]));
  LUT4 #(
    .INIT(16'h8000)) 
    \xBar_V[10]_i_7 
       (.I0(\xBar_V_reg_n_3_[7] ),
        .I1(\xBar_V[8]_i_2_n_3 ),
        .I2(\xBar_V_reg_n_3_[6] ),
        .I3(\xBar_V_reg_n_3_[8] ),
        .O(\xBar_V[10]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \xBar_V[10]_i_8 
       (.I0(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\xBar_V_reg[10]_0 ),
        .O(\xBar_V[10]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \xBar_V[1]_i_1 
       (.I0(\xBar_V_reg_n_3_[1] ),
        .I1(\xBar_V_reg_n_3_[0] ),
        .I2(\xBar_V[10]_i_8_n_3 ),
        .I3(sub_ln186_fu_2203_p2[1]),
        .O(p_1_in__0[1]));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \xBar_V[2]_i_1 
       (.I0(\xBar_V_reg_n_3_[2] ),
        .I1(\xBar_V_reg_n_3_[0] ),
        .I2(\xBar_V_reg_n_3_[1] ),
        .I3(\xBar_V[10]_i_8_n_3 ),
        .I4(sub_ln186_fu_2203_p2[2]),
        .O(p_1_in__0[2]));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \xBar_V[3]_i_1 
       (.I0(\xBar_V_reg_n_3_[3] ),
        .I1(\xBar_V_reg_n_3_[2] ),
        .I2(\xBar_V_reg_n_3_[1] ),
        .I3(\xBar_V_reg_n_3_[0] ),
        .I4(\xBar_V[10]_i_8_n_3 ),
        .I5(sub_ln186_fu_2203_p2[3]),
        .O(p_1_in__0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[3]_i_3 
       (.I0(\xBar_V_reg_n_3_[2] ),
        .I1(barWidth_cast_cast_reg_4935_reg[2]),
        .O(\xBar_V[3]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xBar_V[3]_i_4 
       (.I0(barWidth_cast_cast_reg_4935_reg[1]),
        .O(\xBar_V[3]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[3]_i_5 
       (.I0(barWidth_cast_cast_reg_4935_reg[2]),
        .I1(\xBar_V_reg_n_3_[2] ),
        .I2(\xBar_V_reg_n_3_[3] ),
        .I3(barWidth_cast_cast_reg_4935_reg[3]),
        .O(\xBar_V[3]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xBar_V[3]_i_6 
       (.I0(barWidth_cast_cast_reg_4935_reg[1]),
        .I1(\xBar_V_reg_n_3_[2] ),
        .I2(barWidth_cast_cast_reg_4935_reg[2]),
        .O(\xBar_V[3]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xBar_V[3]_i_7 
       (.I0(barWidth_cast_cast_reg_4935_reg[1]),
        .I1(\xBar_V_reg_n_3_[1] ),
        .O(\xBar_V[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xBar_V[3]_i_8 
       (.I0(\xBar_V_reg_n_3_[0] ),
        .I1(barWidth_cast_cast_reg_4935_reg[0]),
        .O(\xBar_V[3]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \xBar_V[4]_i_1 
       (.I0(\xBar_V_reg_n_3_[4] ),
        .I1(\xBar_V[4]_i_2_n_3 ),
        .I2(\xBar_V[10]_i_8_n_3 ),
        .I3(sub_ln186_fu_2203_p2[4]),
        .O(p_1_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \xBar_V[4]_i_2 
       (.I0(\xBar_V_reg_n_3_[2] ),
        .I1(\xBar_V_reg_n_3_[1] ),
        .I2(\xBar_V_reg_n_3_[0] ),
        .I3(\xBar_V_reg_n_3_[3] ),
        .O(\xBar_V[4]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \xBar_V[5]_i_1 
       (.I0(\xBar_V_reg_n_3_[5] ),
        .I1(\xBar_V[5]_i_2_n_3 ),
        .I2(\xBar_V[10]_i_8_n_3 ),
        .I3(sub_ln186_fu_2203_p2[5]),
        .O(p_1_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \xBar_V[5]_i_2 
       (.I0(\xBar_V_reg_n_3_[3] ),
        .I1(\xBar_V_reg_n_3_[0] ),
        .I2(\xBar_V_reg_n_3_[1] ),
        .I3(\xBar_V_reg_n_3_[2] ),
        .I4(\xBar_V_reg_n_3_[4] ),
        .O(\xBar_V[5]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \xBar_V[6]_i_1 
       (.I0(\xBar_V_reg_n_3_[6] ),
        .I1(\xBar_V[8]_i_2_n_3 ),
        .I2(\xBar_V[10]_i_8_n_3 ),
        .I3(sub_ln186_fu_2203_p2[6]),
        .O(p_1_in__0[6]));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \xBar_V[7]_i_1 
       (.I0(\xBar_V_reg_n_3_[7] ),
        .I1(\xBar_V_reg_n_3_[6] ),
        .I2(\xBar_V[8]_i_2_n_3 ),
        .I3(\xBar_V[10]_i_8_n_3 ),
        .I4(sub_ln186_fu_2203_p2[7]),
        .O(p_1_in__0[7]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[7]_i_10 
       (.I0(barWidth_cast_cast_reg_4935_reg[3]),
        .I1(\xBar_V_reg_n_3_[3] ),
        .I2(\xBar_V_reg_n_3_[4] ),
        .I3(barWidth_cast_cast_reg_4935_reg[4]),
        .O(\xBar_V[7]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[7]_i_3 
       (.I0(\xBar_V_reg_n_3_[6] ),
        .I1(barWidth_cast_cast_reg_4935_reg[6]),
        .O(\xBar_V[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[7]_i_4 
       (.I0(\xBar_V_reg_n_3_[5] ),
        .I1(barWidth_cast_cast_reg_4935_reg[5]),
        .O(\xBar_V[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[7]_i_5 
       (.I0(\xBar_V_reg_n_3_[4] ),
        .I1(barWidth_cast_cast_reg_4935_reg[4]),
        .O(\xBar_V[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[7]_i_6 
       (.I0(\xBar_V_reg_n_3_[3] ),
        .I1(barWidth_cast_cast_reg_4935_reg[3]),
        .O(\xBar_V[7]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[7]_i_7 
       (.I0(barWidth_cast_cast_reg_4935_reg[6]),
        .I1(\xBar_V_reg_n_3_[6] ),
        .I2(\xBar_V_reg_n_3_[7] ),
        .I3(barWidth_cast_cast_reg_4935_reg[7]),
        .O(\xBar_V[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[7]_i_8 
       (.I0(barWidth_cast_cast_reg_4935_reg[5]),
        .I1(\xBar_V_reg_n_3_[5] ),
        .I2(\xBar_V_reg_n_3_[6] ),
        .I3(barWidth_cast_cast_reg_4935_reg[6]),
        .O(\xBar_V[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[7]_i_9 
       (.I0(barWidth_cast_cast_reg_4935_reg[4]),
        .I1(\xBar_V_reg_n_3_[4] ),
        .I2(\xBar_V_reg_n_3_[5] ),
        .I3(barWidth_cast_cast_reg_4935_reg[5]),
        .O(\xBar_V[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h3FFFC000AAAAAAAA)) 
    \xBar_V[8]_i_1 
       (.I0(sub_ln186_fu_2203_p2[8]),
        .I1(\xBar_V_reg_n_3_[7] ),
        .I2(\xBar_V[8]_i_2_n_3 ),
        .I3(\xBar_V_reg_n_3_[6] ),
        .I4(\xBar_V_reg_n_3_[8] ),
        .I5(\xBar_V[10]_i_8_n_3 ),
        .O(p_1_in__0[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \xBar_V[8]_i_2 
       (.I0(\xBar_V_reg_n_3_[4] ),
        .I1(\xBar_V_reg_n_3_[2] ),
        .I2(\xBar_V_reg_n_3_[1] ),
        .I3(\xBar_V_reg_n_3_[0] ),
        .I4(\xBar_V_reg_n_3_[3] ),
        .I5(\xBar_V_reg_n_3_[5] ),
        .O(\xBar_V[8]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \xBar_V[9]_i_1 
       (.I0(\xBar_V_reg_n_3_[9] ),
        .I1(\xBar_V[10]_i_7_n_3 ),
        .I2(\xBar_V[10]_i_8_n_3 ),
        .I3(sub_ln186_fu_2203_p2[9]),
        .O(p_1_in__0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[0] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_3 ),
        .D(p_1_in__0[0]),
        .Q(\xBar_V_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[10] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_3 ),
        .D(p_1_in__0[10]),
        .Q(\xBar_V_reg_n_3_[10] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xBar_V_reg[10]_i_9 
       (.CI(\xBar_V_reg[7]_i_2_n_3 ),
        .CO({\NLW_xBar_V_reg[10]_i_9_CO_UNCONNECTED [3:2],\xBar_V_reg[10]_i_9_n_5 ,\xBar_V_reg[10]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\xBar_V[10]_i_10_n_3 ,\xBar_V[10]_i_11_n_3 }),
        .O({\NLW_xBar_V_reg[10]_i_9_O_UNCONNECTED [3],sub_ln186_fu_2203_p2[10:8]}),
        .S({1'b0,\xBar_V[10]_i_12_n_3 ,\xBar_V[10]_i_13_n_3 ,\xBar_V[10]_i_14_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[1] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_3 ),
        .D(p_1_in__0[1]),
        .Q(\xBar_V_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[2] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_3 ),
        .D(p_1_in__0[2]),
        .Q(\xBar_V_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[3] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_3 ),
        .D(p_1_in__0[3]),
        .Q(\xBar_V_reg_n_3_[3] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xBar_V_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\xBar_V_reg[3]_i_2_n_3 ,\xBar_V_reg[3]_i_2_n_4 ,\xBar_V_reg[3]_i_2_n_5 ,\xBar_V_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\xBar_V[3]_i_3_n_3 ,\xBar_V[3]_i_4_n_3 ,barWidth_cast_cast_reg_4935_reg[1],\xBar_V_reg_n_3_[0] }),
        .O(sub_ln186_fu_2203_p2[3:0]),
        .S({\xBar_V[3]_i_5_n_3 ,\xBar_V[3]_i_6_n_3 ,\xBar_V[3]_i_7_n_3 ,\xBar_V[3]_i_8_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[4] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_3 ),
        .D(p_1_in__0[4]),
        .Q(\xBar_V_reg_n_3_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[5] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_3 ),
        .D(p_1_in__0[5]),
        .Q(\xBar_V_reg_n_3_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[6] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_3 ),
        .D(p_1_in__0[6]),
        .Q(\xBar_V_reg_n_3_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[7] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_3 ),
        .D(p_1_in__0[7]),
        .Q(\xBar_V_reg_n_3_[7] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xBar_V_reg[7]_i_2 
       (.CI(\xBar_V_reg[3]_i_2_n_3 ),
        .CO({\xBar_V_reg[7]_i_2_n_3 ,\xBar_V_reg[7]_i_2_n_4 ,\xBar_V_reg[7]_i_2_n_5 ,\xBar_V_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\xBar_V[7]_i_3_n_3 ,\xBar_V[7]_i_4_n_3 ,\xBar_V[7]_i_5_n_3 ,\xBar_V[7]_i_6_n_3 }),
        .O(sub_ln186_fu_2203_p2[7:4]),
        .S({\xBar_V[7]_i_7_n_3 ,\xBar_V[7]_i_8_n_3 ,\xBar_V[7]_i_9_n_3 ,\xBar_V[7]_i_10_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[8] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_3 ),
        .D(p_1_in__0[8]),
        .Q(\xBar_V_reg_n_3_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[9] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_3 ),
        .D(p_1_in__0[9]),
        .Q(\xBar_V_reg_n_3_[9] ),
        .R(SR));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \xCount_V[3]_i_2 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_4 ),
        .I1(\xCount_V_reg[8]_0 ),
        .I2(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\xCount_V[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_V[3]_i_3 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_4 ),
        .I1(\xCount_V_reg[8]_0 ),
        .I2(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(barWidthMinSamples_read_reg_4824[3]),
        .I5(xCount_V[3]),
        .O(\xCount_V[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_V[3]_i_4 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_4 ),
        .I1(\xCount_V_reg[8]_0 ),
        .I2(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(barWidthMinSamples_read_reg_4824[2]),
        .I5(xCount_V[2]),
        .O(\xCount_V[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_V[3]_i_5 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_4 ),
        .I1(\xCount_V_reg[8]_0 ),
        .I2(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(barWidthMinSamples_read_reg_4824[1]),
        .I5(xCount_V[1]),
        .O(\xCount_V[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \xCount_V[3]_i_6 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_4 ),
        .I1(\xCount_V_reg[8]_0 ),
        .I2(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(barWidthMinSamples_read_reg_4824[0]),
        .O(\xCount_V[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_V[7]_i_2 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_4 ),
        .I1(\xCount_V_reg[8]_0 ),
        .I2(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(barWidthMinSamples_read_reg_4824[7]),
        .I5(xCount_V[7]),
        .O(\xCount_V[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_V[7]_i_3 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_4 ),
        .I1(\xCount_V_reg[8]_0 ),
        .I2(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(barWidthMinSamples_read_reg_4824[6]),
        .I5(xCount_V[6]),
        .O(\xCount_V[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_V[7]_i_4 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_4 ),
        .I1(\xCount_V_reg[8]_0 ),
        .I2(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(barWidthMinSamples_read_reg_4824[5]),
        .I5(xCount_V[5]),
        .O(\xCount_V[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_V[7]_i_5 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_4 ),
        .I1(\xCount_V_reg[8]_0 ),
        .I2(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(barWidthMinSamples_read_reg_4824[4]),
        .I5(xCount_V[4]),
        .O(\xCount_V[7]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h0000D000)) 
    \xCount_V[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter21_reg_0),
        .I1(\q0_reg[2]_0 ),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_4 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .O(\xCount_V[9]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \xCount_V[9]_i_6 
       (.I0(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .O(\bckgndId_load_read_reg_4897_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_V[9]_i_7 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_4 ),
        .I1(\xCount_V_reg[8]_0 ),
        .I2(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(barWidthMinSamples_read_reg_4824[9]),
        .I5(xCount_V[9]),
        .O(\xCount_V[9]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_V[9]_i_8 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_4 ),
        .I1(\xCount_V_reg[8]_0 ),
        .I2(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(barWidthMinSamples_read_reg_4824[8]),
        .I5(xCount_V[8]),
        .O(\xCount_V[9]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_1[0]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[0] ),
        .O(\xCount_V_1[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xCount_V_1[1]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[1] ),
        .I1(\xCount_V_1_reg_n_3_[0] ),
        .O(\xCount_V_1[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \xCount_V_1[2]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[2] ),
        .I1(\xCount_V_1_reg_n_3_[1] ),
        .I2(\xCount_V_1_reg_n_3_[0] ),
        .O(\xCount_V_1[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \xCount_V_1[3]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[3] ),
        .I1(\xCount_V_1_reg_n_3_[0] ),
        .I2(\xCount_V_1_reg_n_3_[1] ),
        .I3(\xCount_V_1_reg_n_3_[2] ),
        .O(\xCount_V_1[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \xCount_V_1[4]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[2] ),
        .I1(\xCount_V_1_reg_n_3_[1] ),
        .I2(\xCount_V_1_reg_n_3_[0] ),
        .I3(\xCount_V_1_reg_n_3_[3] ),
        .I4(\xCount_V_1_reg_n_3_[4] ),
        .O(\xCount_V_1[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \xCount_V_1[5]_i_1 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(\xCount_V_1[9]_i_6_n_3 ),
        .I3(ap_enable_reg_pp0_iter21_reg_1),
        .I4(icmp_ln1027_reg_4973_pp0_iter15_reg),
        .I5(ap_enable_reg_pp0_iter16),
        .O(\xCount_V_1[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \xCount_V_1[5]_i_2 
       (.I0(\xCount_V_1_reg_n_3_[5] ),
        .I1(\xCount_V_1_reg_n_3_[2] ),
        .I2(\xCount_V_1_reg_n_3_[1] ),
        .I3(\xCount_V_1_reg_n_3_[0] ),
        .I4(\xCount_V_1_reg_n_3_[3] ),
        .I5(\xCount_V_1_reg_n_3_[4] ),
        .O(\xCount_V_1[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h4015)) 
    \xCount_V_1[6]_i_1 
       (.I0(\xCount_V_1[9]_i_5_n_3 ),
        .I1(\xCount_V_1_reg_n_3_[5] ),
        .I2(\xCount_V_1[9]_i_7_n_3 ),
        .I3(\xCount_V_1_reg_n_3_[6] ),
        .O(\xCount_V_1[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'h54440111)) 
    \xCount_V_1[7]_i_1 
       (.I0(\xCount_V_1[9]_i_5_n_3 ),
        .I1(\xCount_V_1_reg_n_3_[6] ),
        .I2(\xCount_V_1[9]_i_7_n_3 ),
        .I3(\xCount_V_1_reg_n_3_[5] ),
        .I4(\xCount_V_1_reg_n_3_[7] ),
        .O(\xCount_V_1[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h5555544400000111)) 
    \xCount_V_1[8]_i_1 
       (.I0(\xCount_V_1[9]_i_5_n_3 ),
        .I1(\xCount_V_1_reg_n_3_[7] ),
        .I2(\xCount_V_1_reg_n_3_[5] ),
        .I3(\xCount_V_1[9]_i_7_n_3 ),
        .I4(\xCount_V_1_reg_n_3_[6] ),
        .I5(\xCount_V_1_reg_n_3_[8] ),
        .O(\xCount_V_1[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h5151510051005100)) 
    \xCount_V_1[9]_i_1 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_1 ),
        .I1(ap_enable_reg_pp0_iter21_reg_0),
        .I2(\q0_reg[2]_0 ),
        .I3(\xCount_V_1[9]_i_5_n_3 ),
        .I4(ap_enable_reg_pp0_iter16),
        .I5(icmp_ln1027_reg_4973_pp0_iter15_reg),
        .O(\xCount_V_1[9]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \xCount_V_1[9]_i_2 
       (.I0(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter17),
        .I2(\xCount_V_1[9]_i_6_n_3 ),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I5(ap_enable_reg_pp0_iter21_reg_1),
        .O(xCount_V_1));
  LUT6 #(
    .INIT(64'hFFFFFEEE00000000)) 
    \xCount_V_1[9]_i_3 
       (.I0(\xCount_V_1_reg_n_3_[8] ),
        .I1(\xCount_V_1_reg_n_3_[6] ),
        .I2(\xCount_V_1[9]_i_7_n_3 ),
        .I3(\xCount_V_1_reg_n_3_[5] ),
        .I4(\xCount_V_1_reg_n_3_[7] ),
        .I5(\xCount_V_1_reg_n_3_[9] ),
        .O(\xCount_V_1[9]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \xCount_V_1[9]_i_4 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(\xCount_V_1[9]_i_6_n_3 ),
        .O(\bckgndId_load_read_reg_4897_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \xCount_V_1[9]_i_5 
       (.I0(\xCount_V_1[9]_i_8_n_3 ),
        .I1(ap_enable_reg_pp0_iter17),
        .I2(\icmp_ln1027_reg_4973_pp0_iter16_reg_reg_n_3_[0] ),
        .O(\xCount_V_1[9]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \xCount_V_1[9]_i_6 
       (.I0(bckgndId_load_read_reg_4897[6]),
        .I1(bckgndId_load_read_reg_4897[7]),
        .I2(bckgndId_load_read_reg_4897[5]),
        .I3(bckgndId_load_read_reg_4897[4]),
        .I4(bckgndId_load_read_reg_4897[3]),
        .I5(bckgndId_load_read_reg_4897[2]),
        .O(\xCount_V_1[9]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \xCount_V_1[9]_i_7 
       (.I0(\xCount_V_1_reg_n_3_[4] ),
        .I1(\xCount_V_1_reg_n_3_[3] ),
        .I2(\xCount_V_1_reg_n_3_[0] ),
        .I3(\xCount_V_1_reg_n_3_[1] ),
        .I4(\xCount_V_1_reg_n_3_[2] ),
        .O(\xCount_V_1[9]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \xCount_V_1[9]_i_8 
       (.I0(\xCount_V_1_reg_n_3_[9] ),
        .I1(\xCount_V_1_reg_n_3_[7] ),
        .I2(\xCount_V_1_reg_n_3_[5] ),
        .I3(\xCount_V_1[9]_i_7_n_3 ),
        .I4(\xCount_V_1_reg_n_3_[6] ),
        .I5(\xCount_V_1_reg_n_3_[8] ),
        .O(\xCount_V_1[9]_i_8_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[0] 
       (.C(ap_clk),
        .CE(xCount_V_1),
        .D(\xCount_V_1[0]_i_1_n_3 ),
        .Q(\xCount_V_1_reg_n_3_[0] ),
        .R(\xCount_V_1[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[1] 
       (.C(ap_clk),
        .CE(xCount_V_1),
        .D(\xCount_V_1[1]_i_1_n_3 ),
        .Q(\xCount_V_1_reg_n_3_[1] ),
        .R(\xCount_V_1[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[2] 
       (.C(ap_clk),
        .CE(xCount_V_1),
        .D(\xCount_V_1[2]_i_1_n_3 ),
        .Q(\xCount_V_1_reg_n_3_[2] ),
        .R(\xCount_V_1[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[3] 
       (.C(ap_clk),
        .CE(xCount_V_1),
        .D(\xCount_V_1[3]_i_1_n_3 ),
        .Q(\xCount_V_1_reg_n_3_[3] ),
        .R(\xCount_V_1[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[4] 
       (.C(ap_clk),
        .CE(xCount_V_1),
        .D(\xCount_V_1[4]_i_1_n_3 ),
        .Q(\xCount_V_1_reg_n_3_[4] ),
        .R(\xCount_V_1[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[5] 
       (.C(ap_clk),
        .CE(xCount_V_1),
        .D(\xCount_V_1[5]_i_2_n_3 ),
        .Q(\xCount_V_1_reg_n_3_[5] ),
        .R(\xCount_V_1[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[6] 
       (.C(ap_clk),
        .CE(xCount_V_1),
        .D(\xCount_V_1[6]_i_1_n_3 ),
        .Q(\xCount_V_1_reg_n_3_[6] ),
        .R(\xCount_V_1[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[7] 
       (.C(ap_clk),
        .CE(xCount_V_1),
        .D(\xCount_V_1[7]_i_1_n_3 ),
        .Q(\xCount_V_1_reg_n_3_[7] ),
        .R(\xCount_V_1[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[8] 
       (.C(ap_clk),
        .CE(xCount_V_1),
        .D(\xCount_V_1[8]_i_1_n_3 ),
        .Q(\xCount_V_1_reg_n_3_[8] ),
        .R(\xCount_V_1[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[9] 
       (.C(ap_clk),
        .CE(xCount_V_1),
        .D(\xCount_V_1[9]_i_3_n_3 ),
        .Q(\xCount_V_1_reg_n_3_[9] ),
        .R(\xCount_V_1[9]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \xCount_V_2[9]_i_7 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_0 ),
        .I1(ap_enable_reg_pp0_iter21_reg_1),
        .I2(\icmp_ln520_reg_4969_reg_n_3_[0] ),
        .I3(\icmp_ln1428_reg_5006_reg[0]_0 ),
        .I4(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\xCount_V_2[9]_i_7_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1719_n_5),
        .D(xCount_V_21_in[0]),
        .Q(xCount_V_2[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1719_n_5),
        .D(xCount_V_21_in[1]),
        .Q(xCount_V_2[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1719_n_5),
        .D(xCount_V_21_in[2]),
        .Q(xCount_V_2[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1719_n_5),
        .D(xCount_V_21_in[3]),
        .Q(xCount_V_2[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1719_n_5),
        .D(xCount_V_21_in[4]),
        .Q(xCount_V_2[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1719_n_5),
        .D(xCount_V_21_in[5]),
        .Q(xCount_V_2[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1719_n_5),
        .D(xCount_V_21_in[6]),
        .Q(xCount_V_2[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1719_n_5),
        .D(xCount_V_21_in[7]),
        .Q(xCount_V_2[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1719_n_5),
        .D(xCount_V_21_in[8]),
        .Q(xCount_V_2[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1719_n_5),
        .D(xCount_V_21_in[9]),
        .Q(xCount_V_2[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_3[3]_i_2 
       (.I0(\xCount_V_3[9]_i_8_n_3 ),
        .O(\xCount_V_3[3]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \xCount_V_3[3]_i_3 
       (.I0(\xCount_V_3[9]_i_8_n_3 ),
        .I1(barWidthMinSamples_read_reg_4824[3]),
        .I2(xCount_V_3[3]),
        .O(\xCount_V_3[3]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \xCount_V_3[3]_i_4 
       (.I0(\xCount_V_3[9]_i_8_n_3 ),
        .I1(barWidthMinSamples_read_reg_4824[2]),
        .I2(xCount_V_3[2]),
        .O(\xCount_V_3[3]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \xCount_V_3[3]_i_5 
       (.I0(\xCount_V_3[9]_i_8_n_3 ),
        .I1(barWidthMinSamples_read_reg_4824[1]),
        .I2(xCount_V_3[1]),
        .O(\xCount_V_3[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \xCount_V_3[3]_i_6 
       (.I0(barWidthMinSamples_read_reg_4824[0]),
        .I1(\xCount_V_3[9]_i_8_n_3 ),
        .O(\xCount_V_3[3]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \xCount_V_3[7]_i_2 
       (.I0(\xCount_V_3[9]_i_8_n_3 ),
        .I1(barWidthMinSamples_read_reg_4824[7]),
        .I2(xCount_V_3[7]),
        .O(\xCount_V_3[7]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \xCount_V_3[7]_i_3 
       (.I0(\xCount_V_3[9]_i_8_n_3 ),
        .I1(barWidthMinSamples_read_reg_4824[6]),
        .I2(xCount_V_3[6]),
        .O(\xCount_V_3[7]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \xCount_V_3[7]_i_4 
       (.I0(\xCount_V_3[9]_i_8_n_3 ),
        .I1(barWidthMinSamples_read_reg_4824[5]),
        .I2(xCount_V_3[5]),
        .O(\xCount_V_3[7]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \xCount_V_3[7]_i_5 
       (.I0(\xCount_V_3[9]_i_8_n_3 ),
        .I1(barWidthMinSamples_read_reg_4824[4]),
        .I2(xCount_V_3[4]),
        .O(\xCount_V_3[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \xCount_V_3[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter21_reg_1),
        .I1(mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_20),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I4(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\xCount_V_3[9]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xCount_V_3[9]_i_6 
       (.I0(xCount_V_3[9]),
        .I1(\xCount_V_3[9]_i_8_n_3 ),
        .I2(barWidthMinSamples_read_reg_4824[9]),
        .O(\xCount_V_3[9]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \xCount_V_3[9]_i_7 
       (.I0(\xCount_V_3[9]_i_8_n_3 ),
        .I1(barWidthMinSamples_read_reg_4824[8]),
        .I2(xCount_V_3[8]),
        .O(\xCount_V_3[9]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \xCount_V_3[9]_i_8 
       (.I0(mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_20),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I3(\barWidthMinSamples_read_reg_4824_reg[9]_0 ),
        .I4(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\xCount_V_3[9]_i_8_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[0] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_3 ),
        .D(xCount_V_31_in[0]),
        .Q(xCount_V_3[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[1] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_3 ),
        .D(xCount_V_31_in[1]),
        .Q(xCount_V_3[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[2] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_3 ),
        .D(xCount_V_31_in[2]),
        .Q(xCount_V_3[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[3] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_3 ),
        .D(xCount_V_31_in[3]),
        .Q(xCount_V_3[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\xCount_V_3_reg[3]_i_1_n_3 ,\xCount_V_3_reg[3]_i_1_n_4 ,\xCount_V_3_reg[3]_i_1_n_5 ,\xCount_V_3_reg[3]_i_1_n_6 }),
        .CYINIT(xCount_V_3[0]),
        .DI({xCount_V_3[3:1],\xCount_V_3[3]_i_2_n_3 }),
        .O(xCount_V_31_in[3:0]),
        .S({\xCount_V_3[3]_i_3_n_3 ,\xCount_V_3[3]_i_4_n_3 ,\xCount_V_3[3]_i_5_n_3 ,\xCount_V_3[3]_i_6_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[4] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_3 ),
        .D(xCount_V_31_in[4]),
        .Q(xCount_V_3[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[5] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_3 ),
        .D(xCount_V_31_in[5]),
        .Q(xCount_V_3[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[6] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_3 ),
        .D(xCount_V_31_in[6]),
        .Q(xCount_V_3[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[7] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_3 ),
        .D(xCount_V_31_in[7]),
        .Q(xCount_V_3[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_3_reg[7]_i_1 
       (.CI(\xCount_V_3_reg[3]_i_1_n_3 ),
        .CO({\xCount_V_3_reg[7]_i_1_n_3 ,\xCount_V_3_reg[7]_i_1_n_4 ,\xCount_V_3_reg[7]_i_1_n_5 ,\xCount_V_3_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(xCount_V_3[7:4]),
        .O(xCount_V_31_in[7:4]),
        .S({\xCount_V_3[7]_i_2_n_3 ,\xCount_V_3[7]_i_3_n_3 ,\xCount_V_3[7]_i_4_n_3 ,\xCount_V_3[7]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[8] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_3 ),
        .D(xCount_V_31_in[8]),
        .Q(xCount_V_3[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[9] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_3 ),
        .D(xCount_V_31_in[9]),
        .Q(xCount_V_3[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_3_reg[9]_i_3 
       (.CI(\xCount_V_3_reg[7]_i_1_n_3 ),
        .CO({\NLW_xCount_V_3_reg[9]_i_3_CO_UNCONNECTED [3:1],\xCount_V_3_reg[9]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,xCount_V_3[8]}),
        .O({\NLW_xCount_V_3_reg[9]_i_3_O_UNCONNECTED [3:2],xCount_V_31_in[9:8]}),
        .S({1'b0,1'b0,\xCount_V_3[9]_i_6_n_3 ,\xCount_V_3[9]_i_7_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[0] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V1_in[0]),
        .Q(xCount_V[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[1] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V1_in[1]),
        .Q(xCount_V[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[2] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V1_in[2]),
        .Q(xCount_V[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[3] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V1_in[3]),
        .Q(xCount_V[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\xCount_V_reg[3]_i_1_n_3 ,\xCount_V_reg[3]_i_1_n_4 ,\xCount_V_reg[3]_i_1_n_5 ,\xCount_V_reg[3]_i_1_n_6 }),
        .CYINIT(xCount_V[0]),
        .DI({xCount_V[3:1],\xCount_V[3]_i_2_n_3 }),
        .O(xCount_V1_in[3:0]),
        .S({\xCount_V[3]_i_3_n_3 ,\xCount_V[3]_i_4_n_3 ,\xCount_V[3]_i_5_n_3 ,\xCount_V[3]_i_6_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[4] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V1_in[4]),
        .Q(xCount_V[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[5] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V1_in[5]),
        .Q(xCount_V[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[6] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V1_in[6]),
        .Q(xCount_V[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[7] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V1_in[7]),
        .Q(xCount_V[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_reg[7]_i_1 
       (.CI(\xCount_V_reg[3]_i_1_n_3 ),
        .CO({\xCount_V_reg[7]_i_1_n_3 ,\xCount_V_reg[7]_i_1_n_4 ,\xCount_V_reg[7]_i_1_n_5 ,\xCount_V_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(xCount_V[7:4]),
        .O(xCount_V1_in[7:4]),
        .S({\xCount_V[7]_i_2_n_3 ,\xCount_V[7]_i_3_n_3 ,\xCount_V[7]_i_4_n_3 ,\xCount_V[7]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[8] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V1_in[8]),
        .Q(xCount_V[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[9] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V1_in[9]),
        .Q(xCount_V[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_reg[9]_i_3 
       (.CI(\xCount_V_reg[7]_i_1_n_3 ),
        .CO({\NLW_xCount_V_reg[9]_i_3_CO_UNCONNECTED [3:1],\xCount_V_reg[9]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,xCount_V[8]}),
        .O({\NLW_xCount_V_reg[9]_i_3_O_UNCONNECTED [3:2],xCount_V1_in[9:8]}),
        .S({1'b0,1'b0,\xCount_V[9]_i_7_n_3 ,\xCount_V[9]_i_8_n_3 }));
  FDRE \x_fu_498_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln520_fu_1647_p2[0]),
        .Q(\x_fu_498_reg_n_3_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_74));
  FDRE \x_fu_498_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln520_fu_1647_p2[10]),
        .Q(\x_fu_498_reg_n_3_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_74));
  FDRE \x_fu_498_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln520_fu_1647_p2[11]),
        .Q(\x_fu_498_reg_n_3_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_74));
  FDRE \x_fu_498_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln520_fu_1647_p2[12]),
        .Q(\x_fu_498_reg_n_3_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_74));
  FDRE \x_fu_498_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln520_fu_1647_p2[13]),
        .Q(\x_fu_498_reg_n_3_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_74));
  FDRE \x_fu_498_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln520_fu_1647_p2[14]),
        .Q(\x_fu_498_reg_n_3_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_74));
  FDRE \x_fu_498_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln520_fu_1647_p2[15]),
        .Q(\x_fu_498_reg_n_3_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_74));
  FDRE \x_fu_498_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln520_fu_1647_p2[1]),
        .Q(\x_fu_498_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_74));
  FDRE \x_fu_498_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln520_fu_1647_p2[2]),
        .Q(\x_fu_498_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_74));
  FDRE \x_fu_498_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln520_fu_1647_p2[3]),
        .Q(\x_fu_498_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_74));
  FDRE \x_fu_498_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln520_fu_1647_p2[4]),
        .Q(\x_fu_498_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_74));
  FDRE \x_fu_498_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln520_fu_1647_p2[5]),
        .Q(\x_fu_498_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_74));
  FDRE \x_fu_498_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln520_fu_1647_p2[6]),
        .Q(\x_fu_498_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_74));
  FDRE \x_fu_498_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln520_fu_1647_p2[7]),
        .Q(\x_fu_498_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_74));
  FDRE \x_fu_498_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln520_fu_1647_p2[8]),
        .Q(\x_fu_498_reg_n_3_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_74));
  FDRE \x_fu_498_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln520_fu_1647_p2[9]),
        .Q(\x_fu_498_reg_n_3_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_74));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V[0]_i_1 
       (.I0(yCount_V_reg[0]),
        .O(\yCount_V[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V[1]_i_1 
       (.I0(yCount_V_reg[0]),
        .I1(yCount_V_reg[1]),
        .O(add_ln840_fu_2134_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V[2]_i_1 
       (.I0(yCount_V_reg[2]),
        .I1(yCount_V_reg[1]),
        .I2(yCount_V_reg[0]),
        .O(add_ln840_fu_2134_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_V[3]_i_1 
       (.I0(yCount_V_reg[3]),
        .I1(yCount_V_reg[0]),
        .I2(yCount_V_reg[1]),
        .I3(yCount_V_reg[2]),
        .O(add_ln840_fu_2134_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V[4]_i_1 
       (.I0(yCount_V_reg[4]),
        .I1(yCount_V_reg[2]),
        .I2(yCount_V_reg[1]),
        .I3(yCount_V_reg[0]),
        .I4(yCount_V_reg[3]),
        .O(add_ln840_fu_2134_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount_V[5]_i_1 
       (.I0(yCount_V_reg[5]),
        .I1(yCount_V_reg[3]),
        .I2(yCount_V_reg[0]),
        .I3(yCount_V_reg[1]),
        .I4(yCount_V_reg[2]),
        .I5(yCount_V_reg[4]),
        .O(add_ln840_fu_2134_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V[6]_i_1 
       (.I0(yCount_V_reg[6]),
        .I1(\yCount_V[9]_i_8_n_3 ),
        .O(add_ln840_fu_2134_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V[7]_i_1 
       (.I0(yCount_V_reg[7]),
        .I1(\yCount_V[9]_i_8_n_3 ),
        .I2(yCount_V_reg[6]),
        .O(add_ln840_fu_2134_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_V[8]_i_1 
       (.I0(yCount_V_reg[8]),
        .I1(yCount_V_reg[6]),
        .I2(\yCount_V[9]_i_8_n_3 ),
        .I3(yCount_V_reg[7]),
        .O(add_ln840_fu_2134_p2[8]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \yCount_V[9]_i_11 
       (.I0(yCount_V_reg[9]),
        .I1(sub_i_i_i_read_reg_4833[9]),
        .I2(sub_i_i_i_read_reg_4833[8]),
        .I3(yCount_V_reg[8]),
        .O(\yCount_V[9]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V[9]_i_12 
       (.I0(sub_i_i_i_read_reg_4833[10]),
        .O(\yCount_V[9]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_V[9]_i_13 
       (.I0(sub_i_i_i_read_reg_4833[9]),
        .I1(yCount_V_reg[9]),
        .I2(sub_i_i_i_read_reg_4833[8]),
        .I3(yCount_V_reg[8]),
        .O(\yCount_V[9]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \yCount_V[9]_i_14 
       (.I0(\yCount_V[9]_i_9_0 [2]),
        .I1(\yCount_V[9]_i_9_0 [4]),
        .I2(\yCount_V[9]_i_9_0 [14]),
        .I3(\yCount_V[9]_i_9_0 [0]),
        .O(\yCount_V[9]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \yCount_V[9]_i_15 
       (.I0(\yCount_V[9]_i_9_0 [10]),
        .I1(\yCount_V[9]_i_9_0 [3]),
        .I2(\yCount_V[9]_i_9_0 [15]),
        .I3(\yCount_V[9]_i_9_0 [7]),
        .I4(\yCount_V[9]_i_24_n_3 ),
        .O(\yCount_V[9]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \yCount_V[9]_i_16 
       (.I0(yCount_V_reg[7]),
        .I1(sub_i_i_i_read_reg_4833[7]),
        .I2(sub_i_i_i_read_reg_4833[6]),
        .I3(yCount_V_reg[6]),
        .O(\yCount_V[9]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \yCount_V[9]_i_17 
       (.I0(yCount_V_reg[5]),
        .I1(sub_i_i_i_read_reg_4833[5]),
        .I2(sub_i_i_i_read_reg_4833[4]),
        .I3(yCount_V_reg[4]),
        .O(\yCount_V[9]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \yCount_V[9]_i_18 
       (.I0(yCount_V_reg[3]),
        .I1(sub_i_i_i_read_reg_4833[3]),
        .I2(sub_i_i_i_read_reg_4833[2]),
        .I3(yCount_V_reg[2]),
        .O(\yCount_V[9]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \yCount_V[9]_i_19 
       (.I0(yCount_V_reg[1]),
        .I1(sub_i_i_i_read_reg_4833[1]),
        .I2(sub_i_i_i_read_reg_4833[0]),
        .I3(yCount_V_reg[0]),
        .O(\yCount_V[9]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \yCount_V[9]_i_2 
       (.I0(icmp_ln1336_reg_5010),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_4 ),
        .I2(ap_enable_reg_pp0_iter21_reg_1),
        .I3(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .I4(\yCount_V_reg[9]_0 ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(yCount_V));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_V[9]_i_20 
       (.I0(sub_i_i_i_read_reg_4833[7]),
        .I1(yCount_V_reg[7]),
        .I2(sub_i_i_i_read_reg_4833[6]),
        .I3(yCount_V_reg[6]),
        .O(\yCount_V[9]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_V[9]_i_21 
       (.I0(sub_i_i_i_read_reg_4833[5]),
        .I1(yCount_V_reg[5]),
        .I2(sub_i_i_i_read_reg_4833[4]),
        .I3(yCount_V_reg[4]),
        .O(\yCount_V[9]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_V[9]_i_22 
       (.I0(sub_i_i_i_read_reg_4833[3]),
        .I1(yCount_V_reg[3]),
        .I2(sub_i_i_i_read_reg_4833[2]),
        .I3(yCount_V_reg[2]),
        .O(\yCount_V[9]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_V[9]_i_23 
       (.I0(sub_i_i_i_read_reg_4833[1]),
        .I1(yCount_V_reg[1]),
        .I2(sub_i_i_i_read_reg_4833[0]),
        .I3(yCount_V_reg[0]),
        .O(\yCount_V[9]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \yCount_V[9]_i_24 
       (.I0(\yCount_V[9]_i_9_0 [5]),
        .I1(\yCount_V[9]_i_9_0 [13]),
        .I2(\yCount_V[9]_i_9_0 [12]),
        .I3(\yCount_V[9]_i_9_0 [11]),
        .O(\yCount_V[9]_i_24_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V[9]_i_3 
       (.I0(yCount_V_reg[9]),
        .I1(yCount_V_reg[7]),
        .I2(\yCount_V[9]_i_8_n_3 ),
        .I3(yCount_V_reg[6]),
        .I4(yCount_V_reg[8]),
        .O(add_ln840_fu_2134_p2[9]));
  LUT6 #(
    .INIT(64'h000000000D000000)) 
    \yCount_V[9]_i_7 
       (.I0(ap_enable_reg_pp0_iter21_reg_0),
        .I1(\q0_reg[2]_0 ),
        .I2(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .I3(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I4(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I5(icmp_ln1336_reg_5010),
        .O(and_ln1341_reg_50550));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \yCount_V[9]_i_8 
       (.I0(yCount_V_reg[5]),
        .I1(yCount_V_reg[3]),
        .I2(yCount_V_reg[0]),
        .I3(yCount_V_reg[1]),
        .I4(yCount_V_reg[2]),
        .I5(yCount_V_reg[4]),
        .O(\yCount_V[9]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \yCount_V[9]_i_9 
       (.I0(\yCount_V[9]_i_14_n_3 ),
        .I1(\yCount_V[9]_i_9_0 [8]),
        .I2(\yCount_V[9]_i_9_0 [9]),
        .I3(\yCount_V[9]_i_9_0 [1]),
        .I4(\yCount_V[9]_i_9_0 [6]),
        .I5(\yCount_V[9]_i_15_n_3 ),
        .O(\yCount_V[9]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_1[0]_i_1 
       (.I0(yCount_V_1_reg[0]),
        .O(add_ln840_2_fu_1919_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_1[1]_i_1 
       (.I0(yCount_V_1_reg[1]),
        .I1(yCount_V_1_reg[0]),
        .O(add_ln840_2_fu_1919_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V_1[2]_i_1 
       (.I0(yCount_V_1_reg[2]),
        .I1(yCount_V_1_reg[0]),
        .I2(yCount_V_1_reg[1]),
        .O(add_ln840_2_fu_1919_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_V_1[3]_i_1 
       (.I0(yCount_V_1_reg[3]),
        .I1(yCount_V_1_reg[1]),
        .I2(yCount_V_1_reg[0]),
        .I3(yCount_V_1_reg[2]),
        .O(add_ln840_2_fu_1919_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V_1[4]_i_1 
       (.I0(yCount_V_1_reg[4]),
        .I1(yCount_V_1_reg[2]),
        .I2(yCount_V_1_reg[0]),
        .I3(yCount_V_1_reg[1]),
        .I4(yCount_V_1_reg[3]),
        .O(add_ln840_2_fu_1919_p2[4]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \yCount_V_1[5]_i_2 
       (.I0(\yCount_V_1_reg[5]_0 ),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_1 ),
        .I2(ap_enable_reg_pp0_iter21_reg_1),
        .I3(icmp_ln1701_reg_4983),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .O(yCount_V_1));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount_V_1[5]_i_3 
       (.I0(yCount_V_1_reg[5]),
        .I1(yCount_V_1_reg[3]),
        .I2(yCount_V_1_reg[1]),
        .I3(yCount_V_1_reg[0]),
        .I4(yCount_V_1_reg[2]),
        .I5(yCount_V_1_reg[4]),
        .O(add_ln840_2_fu_1919_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FFF7F7)) 
    \yCount_V_1[5]_i_4 
       (.I0(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln1701_reg_4983),
        .I3(\q0_reg[2]_0 ),
        .I4(ap_enable_reg_pp0_iter21_reg_0),
        .I5(\bckgndId_load_read_reg_4897_reg[1]_1 ),
        .O(\yCount_V_1[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \yCount_V_1[5]_i_5 
       (.I0(yCount_V_1_reg[5]),
        .I1(yCount_V_1_reg[3]),
        .I2(yCount_V_1_reg[1]),
        .I3(yCount_V_1_reg[0]),
        .I4(yCount_V_1_reg[2]),
        .I5(yCount_V_1_reg[4]),
        .O(\yCount_V_1_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[0] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(add_ln840_2_fu_1919_p2[0]),
        .Q(yCount_V_1_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[1] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(add_ln840_2_fu_1919_p2[1]),
        .Q(yCount_V_1_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[2] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(add_ln840_2_fu_1919_p2[2]),
        .Q(yCount_V_1_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[3] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(add_ln840_2_fu_1919_p2[3]),
        .Q(yCount_V_1_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[4] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(add_ln840_2_fu_1919_p2[4]),
        .Q(yCount_V_1_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[5] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(add_ln840_2_fu_1919_p2[5]),
        .Q(yCount_V_1_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_2[0]_i_1 
       (.I0(yCount_V_2_reg[0]),
        .O(\yCount_V_2[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_2[1]_i_1 
       (.I0(yCount_V_2_reg[0]),
        .I1(yCount_V_2_reg[1]),
        .O(add_ln840_3_fu_2028_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V_2[2]_i_1 
       (.I0(yCount_V_2_reg[2]),
        .I1(yCount_V_2_reg[1]),
        .I2(yCount_V_2_reg[0]),
        .O(add_ln840_3_fu_2028_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_V_2[3]_i_1 
       (.I0(yCount_V_2_reg[3]),
        .I1(yCount_V_2_reg[0]),
        .I2(yCount_V_2_reg[1]),
        .I3(yCount_V_2_reg[2]),
        .O(add_ln840_3_fu_2028_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V_2[4]_i_1 
       (.I0(yCount_V_2_reg[4]),
        .I1(yCount_V_2_reg[2]),
        .I2(yCount_V_2_reg[1]),
        .I3(yCount_V_2_reg[0]),
        .I4(yCount_V_2_reg[3]),
        .O(add_ln840_3_fu_2028_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount_V_2[5]_i_1 
       (.I0(yCount_V_2_reg[5]),
        .I1(yCount_V_2_reg[3]),
        .I2(yCount_V_2_reg[0]),
        .I3(yCount_V_2_reg[1]),
        .I4(yCount_V_2_reg[2]),
        .I5(yCount_V_2_reg[4]),
        .O(add_ln840_3_fu_2028_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_2[6]_i_1 
       (.I0(yCount_V_2_reg[6]),
        .I1(\yCount_V_2[9]_i_10_n_3 ),
        .O(add_ln840_3_fu_2028_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V_2[7]_i_1 
       (.I0(yCount_V_2_reg[7]),
        .I1(\yCount_V_2[9]_i_10_n_3 ),
        .I2(yCount_V_2_reg[6]),
        .O(add_ln840_3_fu_2028_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_V_2[8]_i_1 
       (.I0(yCount_V_2_reg[8]),
        .I1(yCount_V_2_reg[6]),
        .I2(\yCount_V_2[9]_i_10_n_3 ),
        .I3(yCount_V_2_reg[7]),
        .O(add_ln840_3_fu_2028_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \yCount_V_2[9]_i_10 
       (.I0(yCount_V_2_reg[5]),
        .I1(yCount_V_2_reg[3]),
        .I2(yCount_V_2_reg[0]),
        .I3(yCount_V_2_reg[1]),
        .I4(yCount_V_2_reg[2]),
        .I5(yCount_V_2_reg[4]),
        .O(\yCount_V_2[9]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h41)) 
    \yCount_V_2[9]_i_11 
       (.I0(sub_i_i_i_read_reg_4833[10]),
        .I1(yCount_V_2_reg[9]),
        .I2(sub_i_i_i_read_reg_4833[9]),
        .O(\yCount_V_2[9]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \yCount_V_2[9]_i_12 
       (.I0(sub_i_i_i_read_reg_4833[6]),
        .I1(yCount_V_2_reg[6]),
        .I2(sub_i_i_i_read_reg_4833[7]),
        .I3(yCount_V_2_reg[7]),
        .I4(yCount_V_2_reg[8]),
        .I5(sub_i_i_i_read_reg_4833[8]),
        .O(\yCount_V_2[9]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \yCount_V_2[9]_i_13 
       (.I0(sub_i_i_i_read_reg_4833[4]),
        .I1(yCount_V_2_reg[4]),
        .I2(sub_i_i_i_read_reg_4833[3]),
        .I3(yCount_V_2_reg[3]),
        .I4(yCount_V_2_reg[5]),
        .I5(sub_i_i_i_read_reg_4833[5]),
        .O(\yCount_V_2[9]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \yCount_V_2[9]_i_14 
       (.I0(sub_i_i_i_read_reg_4833[0]),
        .I1(yCount_V_2_reg[0]),
        .I2(sub_i_i_i_read_reg_4833[1]),
        .I3(yCount_V_2_reg[1]),
        .I4(yCount_V_2_reg[2]),
        .I5(sub_i_i_i_read_reg_4833[2]),
        .O(\yCount_V_2[9]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \yCount_V_2[9]_i_2 
       (.I0(\yCount_V_2_reg[0]_0 ),
        .I1(\and_ln1404_reg_5002_reg[0]_0 ),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter21_reg_1),
        .I4(\yCount_V_2[9]_i_8_n_3 ),
        .I5(icmp_ln1019_fu_2018_p2),
        .O(\yCount_V_2[9]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V_2[9]_i_3 
       (.I0(yCount_V_2_reg[9]),
        .I1(yCount_V_2_reg[7]),
        .I2(\yCount_V_2[9]_i_10_n_3 ),
        .I3(yCount_V_2_reg[6]),
        .I4(yCount_V_2_reg[8]),
        .O(add_ln840_3_fu_2028_p2[9]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \yCount_V_2[9]_i_4 
       (.I0(\yCount_V_2_reg[0]_0 ),
        .I1(\and_ln1404_reg_5002_reg[0]_0 ),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_0 ),
        .I3(icmp_ln1019_fu_2018_p2),
        .I4(ap_enable_reg_pp0_iter21_reg_1),
        .I5(\yCount_V_2[9]_i_8_n_3 ),
        .O(\yCount_V_2[9]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    \yCount_V_2[9]_i_8 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .O(\yCount_V_2[9]_i_8_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[0] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_3 ),
        .D(\yCount_V_2[0]_i_1_n_3 ),
        .Q(yCount_V_2_reg[0]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[1] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_3 ),
        .D(add_ln840_3_fu_2028_p2[1]),
        .Q(yCount_V_2_reg[1]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[2] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_3 ),
        .D(add_ln840_3_fu_2028_p2[2]),
        .Q(yCount_V_2_reg[2]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[3] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_3 ),
        .D(add_ln840_3_fu_2028_p2[3]),
        .Q(yCount_V_2_reg[3]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[4] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_3 ),
        .D(add_ln840_3_fu_2028_p2[4]),
        .Q(yCount_V_2_reg[4]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[5] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_3 ),
        .D(add_ln840_3_fu_2028_p2[5]),
        .Q(yCount_V_2_reg[5]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[6] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_3 ),
        .D(add_ln840_3_fu_2028_p2[6]),
        .Q(yCount_V_2_reg[6]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[7] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_3 ),
        .D(add_ln840_3_fu_2028_p2[7]),
        .Q(yCount_V_2_reg[7]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[8] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_3 ),
        .D(add_ln840_3_fu_2028_p2[8]),
        .Q(yCount_V_2_reg[8]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[9] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_3 ),
        .D(add_ln840_3_fu_2028_p2[9]),
        .Q(yCount_V_2_reg[9]),
        .R(yCount_V_20));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_2_reg[9]_i_9 
       (.CI(1'b0),
        .CO({icmp_ln1019_fu_2018_p2,\yCount_V_2_reg[9]_i_9_n_4 ,\yCount_V_2_reg[9]_i_9_n_5 ,\yCount_V_2_reg[9]_i_9_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_yCount_V_2_reg[9]_i_9_O_UNCONNECTED [3:0]),
        .S({\yCount_V_2[9]_i_11_n_3 ,\yCount_V_2[9]_i_12_n_3 ,\yCount_V_2[9]_i_13_n_3 ,\yCount_V_2[9]_i_14_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_3[0]_i_1 
       (.I0(yCount_V_3_reg[0]),
        .O(\yCount_V_3[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_3[1]_i_1 
       (.I0(yCount_V_3_reg[0]),
        .I1(yCount_V_3_reg[1]),
        .O(add_ln840_1_fu_1955_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V_3[2]_i_1 
       (.I0(yCount_V_3_reg[2]),
        .I1(yCount_V_3_reg[1]),
        .I2(yCount_V_3_reg[0]),
        .O(add_ln840_1_fu_1955_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_V_3[3]_i_1 
       (.I0(yCount_V_3_reg[3]),
        .I1(yCount_V_3_reg[0]),
        .I2(yCount_V_3_reg[1]),
        .I3(yCount_V_3_reg[2]),
        .O(add_ln840_1_fu_1955_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V_3[4]_i_1 
       (.I0(yCount_V_3_reg[4]),
        .I1(yCount_V_3_reg[2]),
        .I2(yCount_V_3_reg[1]),
        .I3(yCount_V_3_reg[0]),
        .I4(yCount_V_3_reg[3]),
        .O(add_ln840_1_fu_1955_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount_V_3[5]_i_1 
       (.I0(yCount_V_3_reg[5]),
        .I1(yCount_V_3_reg[3]),
        .I2(yCount_V_3_reg[0]),
        .I3(yCount_V_3_reg[1]),
        .I4(yCount_V_3_reg[2]),
        .I5(yCount_V_3_reg[4]),
        .O(add_ln840_1_fu_1955_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_3[6]_i_1 
       (.I0(yCount_V_3_reg[6]),
        .I1(\yCount_V_3[9]_i_8_n_3 ),
        .O(add_ln840_1_fu_1955_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V_3[7]_i_1 
       (.I0(yCount_V_3_reg[7]),
        .I1(\yCount_V_3[9]_i_8_n_3 ),
        .I2(yCount_V_3_reg[6]),
        .O(add_ln840_1_fu_1955_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_V_3[8]_i_1 
       (.I0(yCount_V_3_reg[8]),
        .I1(yCount_V_3_reg[6]),
        .I2(\yCount_V_3[9]_i_8_n_3 ),
        .I3(yCount_V_3_reg[7]),
        .O(add_ln840_1_fu_1955_p2[8]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \yCount_V_3[9]_i_10 
       (.I0(sub_i_i_i_read_reg_4833[9]),
        .I1(yCount_V_3_reg[9]),
        .I2(sub_i_i_i_read_reg_4833[8]),
        .I3(yCount_V_3_reg[8]),
        .O(\yCount_V_3[9]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_3[9]_i_11 
       (.I0(sub_i_i_i_read_reg_4833[10]),
        .O(\yCount_V_3[9]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_V_3[9]_i_12 
       (.I0(yCount_V_3_reg[9]),
        .I1(sub_i_i_i_read_reg_4833[9]),
        .I2(yCount_V_3_reg[8]),
        .I3(sub_i_i_i_read_reg_4833[8]),
        .O(\yCount_V_3[9]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \yCount_V_3[9]_i_13 
       (.I0(sub_i_i_i_read_reg_4833[7]),
        .I1(yCount_V_3_reg[7]),
        .I2(sub_i_i_i_read_reg_4833[6]),
        .I3(yCount_V_3_reg[6]),
        .O(\yCount_V_3[9]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \yCount_V_3[9]_i_14 
       (.I0(sub_i_i_i_read_reg_4833[5]),
        .I1(yCount_V_3_reg[5]),
        .I2(sub_i_i_i_read_reg_4833[4]),
        .I3(yCount_V_3_reg[4]),
        .O(\yCount_V_3[9]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \yCount_V_3[9]_i_15 
       (.I0(sub_i_i_i_read_reg_4833[3]),
        .I1(yCount_V_3_reg[3]),
        .I2(sub_i_i_i_read_reg_4833[2]),
        .I3(yCount_V_3_reg[2]),
        .O(\yCount_V_3[9]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \yCount_V_3[9]_i_16 
       (.I0(sub_i_i_i_read_reg_4833[1]),
        .I1(yCount_V_3_reg[1]),
        .I2(sub_i_i_i_read_reg_4833[0]),
        .I3(yCount_V_3_reg[0]),
        .O(\yCount_V_3[9]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_V_3[9]_i_17 
       (.I0(yCount_V_3_reg[7]),
        .I1(sub_i_i_i_read_reg_4833[7]),
        .I2(yCount_V_3_reg[6]),
        .I3(sub_i_i_i_read_reg_4833[6]),
        .O(\yCount_V_3[9]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_V_3[9]_i_18 
       (.I0(yCount_V_3_reg[5]),
        .I1(sub_i_i_i_read_reg_4833[5]),
        .I2(yCount_V_3_reg[4]),
        .I3(sub_i_i_i_read_reg_4833[4]),
        .O(\yCount_V_3[9]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_V_3[9]_i_19 
       (.I0(yCount_V_3_reg[3]),
        .I1(sub_i_i_i_read_reg_4833[3]),
        .I2(yCount_V_3_reg[2]),
        .I3(sub_i_i_i_read_reg_4833[2]),
        .O(\yCount_V_3[9]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \yCount_V_3[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter21_reg_1),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_2 ),
        .I2(icmp_ln1518_reg_4992),
        .I3(\icmp_ln1027_reg_4973_reg[0]_0 ),
        .I4(\sub_i_i_i_read_reg_4833_reg[9]_0 ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(yCount_V_3));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_V_3[9]_i_20 
       (.I0(yCount_V_3_reg[1]),
        .I1(sub_i_i_i_read_reg_4833[1]),
        .I2(yCount_V_3_reg[0]),
        .I3(sub_i_i_i_read_reg_4833[0]),
        .O(\yCount_V_3[9]_i_20_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V_3[9]_i_3 
       (.I0(yCount_V_3_reg[9]),
        .I1(yCount_V_3_reg[7]),
        .I2(\yCount_V_3[9]_i_8_n_3 ),
        .I3(yCount_V_3_reg[6]),
        .I4(yCount_V_3_reg[8]),
        .O(add_ln840_1_fu_1955_p2[9]));
  LUT6 #(
    .INIT(64'h0040004000000040)) 
    \yCount_V_3[9]_i_6 
       (.I0(icmp_ln1518_reg_4992),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I2(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I3(mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_20),
        .I4(ap_enable_reg_pp0_iter21_reg_0),
        .I5(\q0_reg[2]_0 ),
        .O(and_ln1523_reg_50300));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \yCount_V_3[9]_i_7 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I2(mac_muladd_16ns_8ns_23ns_24_4_1_U19_n_20),
        .O(\bckgndId_load_read_reg_4897_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \yCount_V_3[9]_i_8 
       (.I0(yCount_V_3_reg[5]),
        .I1(yCount_V_3_reg[3]),
        .I2(yCount_V_3_reg[0]),
        .I3(yCount_V_3_reg[1]),
        .I4(yCount_V_3_reg[2]),
        .I5(yCount_V_3_reg[4]),
        .O(\yCount_V_3[9]_i_8_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[0] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(\yCount_V_3[0]_i_1_n_3 ),
        .Q(yCount_V_3_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[1] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln840_1_fu_1955_p2[1]),
        .Q(yCount_V_3_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[2] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln840_1_fu_1955_p2[2]),
        .Q(yCount_V_3_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[3] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln840_1_fu_1955_p2[3]),
        .Q(yCount_V_3_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[4] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln840_1_fu_1955_p2[4]),
        .Q(yCount_V_3_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[5] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln840_1_fu_1955_p2[5]),
        .Q(yCount_V_3_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[6] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln840_1_fu_1955_p2[6]),
        .Q(yCount_V_3_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[7] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln840_1_fu_1955_p2[7]),
        .Q(yCount_V_3_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[8] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln840_1_fu_1955_p2[8]),
        .Q(yCount_V_3_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[9] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln840_1_fu_1955_p2[9]),
        .Q(yCount_V_3_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_3_reg[9]_i_5 
       (.CI(\yCount_V_3_reg[9]_i_9_n_3 ),
        .CO({\NLW_yCount_V_3_reg[9]_i_5_CO_UNCONNECTED [3:2],\sub_i_i_i_read_reg_4833_reg[9]_0 ,\yCount_V_3_reg[9]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\yCount_V_3[9]_i_10_n_3 }),
        .O(\NLW_yCount_V_3_reg[9]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\yCount_V_3[9]_i_11_n_3 ,\yCount_V_3[9]_i_12_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_3_reg[9]_i_9 
       (.CI(1'b0),
        .CO({\yCount_V_3_reg[9]_i_9_n_3 ,\yCount_V_3_reg[9]_i_9_n_4 ,\yCount_V_3_reg[9]_i_9_n_5 ,\yCount_V_3_reg[9]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({\yCount_V_3[9]_i_13_n_3 ,\yCount_V_3[9]_i_14_n_3 ,\yCount_V_3[9]_i_15_n_3 ,\yCount_V_3[9]_i_16_n_3 }),
        .O(\NLW_yCount_V_3_reg[9]_i_9_O_UNCONNECTED [3:0]),
        .S({\yCount_V_3[9]_i_17_n_3 ,\yCount_V_3[9]_i_18_n_3 ,\yCount_V_3[9]_i_19_n_3 ,\yCount_V_3[9]_i_20_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[0] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(\yCount_V[0]_i_1_n_3 ),
        .Q(yCount_V_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[1] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln840_fu_2134_p2[1]),
        .Q(yCount_V_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[2] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln840_fu_2134_p2[2]),
        .Q(yCount_V_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[3] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln840_fu_2134_p2[3]),
        .Q(yCount_V_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[4] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln840_fu_2134_p2[4]),
        .Q(yCount_V_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[5] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln840_fu_2134_p2[5]),
        .Q(yCount_V_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[6] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln840_fu_2134_p2[6]),
        .Q(yCount_V_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[7] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln840_fu_2134_p2[7]),
        .Q(yCount_V_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[8] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln840_fu_2134_p2[8]),
        .Q(yCount_V_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[9] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln840_fu_2134_p2[9]),
        .Q(yCount_V_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \yCount_V_reg[9]_i_10 
       (.CI(1'b0),
        .CO({\yCount_V_reg[9]_i_10_n_3 ,\yCount_V_reg[9]_i_10_n_4 ,\yCount_V_reg[9]_i_10_n_5 ,\yCount_V_reg[9]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\yCount_V[9]_i_16_n_3 ,\yCount_V[9]_i_17_n_3 ,\yCount_V[9]_i_18_n_3 ,\yCount_V[9]_i_19_n_3 }),
        .O(\NLW_yCount_V_reg[9]_i_10_O_UNCONNECTED [3:0]),
        .S({\yCount_V[9]_i_20_n_3 ,\yCount_V[9]_i_21_n_3 ,\yCount_V[9]_i_22_n_3 ,\yCount_V[9]_i_23_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \yCount_V_reg[9]_i_6 
       (.CI(\yCount_V_reg[9]_i_10_n_3 ),
        .CO({\NLW_yCount_V_reg[9]_i_6_CO_UNCONNECTED [3:2],\yCount_V_reg[9]_0 ,\yCount_V_reg[9]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\yCount_V[9]_i_11_n_3 }),
        .O(\NLW_yCount_V_reg[9]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\yCount_V[9]_i_12_n_3 ,\yCount_V[9]_i_13_n_3 }));
  FDRE \zext_ln1032_cast_reg_4940_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rampStart_load_reg_1397[0]),
        .Q(zext_ln1032_cast_reg_4940_reg[0]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_4940_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rampStart_load_reg_1397[1]),
        .Q(zext_ln1032_cast_reg_4940_reg[1]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_4940_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rampStart_load_reg_1397[2]),
        .Q(zext_ln1032_cast_reg_4940_reg[2]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_4940_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rampStart_load_reg_1397[3]),
        .Q(zext_ln1032_cast_reg_4940_reg[3]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_4940_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rampStart_load_reg_1397[4]),
        .Q(zext_ln1032_cast_reg_4940_reg[4]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_4940_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rampStart_load_reg_1397[5]),
        .Q(zext_ln1032_cast_reg_4940_reg[5]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_4940_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rampStart_load_reg_1397[6]),
        .Q(zext_ln1032_cast_reg_4940_reg[6]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_4940_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rampStart_load_reg_1397[7]),
        .Q(zext_ln1032_cast_reg_4940_reg[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[10]_i_1 
       (.I0(rampStart_load_reg_1397[2]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln1285_reg_5014_pp0_iter3_reg),
        .I3(add_ln1296_fu_2298_p2[10]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[11]_i_1 
       (.I0(rampStart_load_reg_1397[3]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln1285_reg_5014_pp0_iter3_reg),
        .I3(add_ln1296_fu_2298_p2[11]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[11]_i_3 
       (.I0(\zonePlateVDelta_reg_n_3_[11] ),
        .I1(p_reg_reg_1[11]),
        .O(\zonePlateVAddr[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[11]_i_4 
       (.I0(\zonePlateVDelta_reg_n_3_[10] ),
        .I1(p_reg_reg_1[10]),
        .O(\zonePlateVAddr[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[11]_i_5 
       (.I0(\zonePlateVDelta_reg_n_3_[9] ),
        .I1(p_reg_reg_1[9]),
        .O(\zonePlateVAddr[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[11]_i_6 
       (.I0(\zonePlateVDelta_reg_n_3_[8] ),
        .I1(p_reg_reg_1[8]),
        .O(\zonePlateVAddr[11]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[12]_i_1 
       (.I0(rampStart_load_reg_1397[4]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln1285_reg_5014_pp0_iter3_reg),
        .I3(add_ln1296_fu_2298_p2[12]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[4]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[13]_i_1 
       (.I0(rampStart_load_reg_1397[5]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln1285_reg_5014_pp0_iter3_reg),
        .I3(add_ln1296_fu_2298_p2[13]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[14]_i_1 
       (.I0(rampStart_load_reg_1397[6]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln1285_reg_5014_pp0_iter3_reg),
        .I3(add_ln1296_fu_2298_p2[14]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[6]));
  LUT6 #(
    .INIT(64'h808080808080AA80)) 
    \zonePlateVAddr[15]_i_1 
       (.I0(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .I1(\lshr_ln1_reg_5081[10]_i_1_n_3 ),
        .I2(\zonePlateVAddr[15]_i_3_n_3 ),
        .I3(\zonePlateVDelta[15]_i_4_n_3 ),
        .I4(ap_enable_reg_pp0_iter21_reg_1),
        .I5(\icmp_ln1285_reg_5014_pp0_iter4_reg_reg_n_3_[0] ),
        .O(zonePlateVAddr0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[15]_i_2 
       (.I0(rampStart_load_reg_1397[7]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln1285_reg_5014_pp0_iter3_reg),
        .I3(add_ln1296_fu_2298_p2[15]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[7]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \zonePlateVAddr[15]_i_3 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(icmp_ln1285_reg_5014_pp0_iter3_reg),
        .O(\zonePlateVAddr[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_5 
       (.I0(p_reg_reg_1[15]),
        .I1(\zonePlateVDelta_reg_n_3_[15] ),
        .O(\zonePlateVAddr[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_6 
       (.I0(\zonePlateVDelta_reg_n_3_[14] ),
        .I1(p_reg_reg_1[14]),
        .O(\zonePlateVAddr[15]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_7 
       (.I0(\zonePlateVDelta_reg_n_3_[13] ),
        .I1(p_reg_reg_1[13]),
        .O(\zonePlateVAddr[15]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_8 
       (.I0(\zonePlateVDelta_reg_n_3_[12] ),
        .I1(p_reg_reg_1[12]),
        .O(\zonePlateVAddr[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[3]_i_2 
       (.I0(\zonePlateVDelta_reg_n_3_[3] ),
        .I1(p_reg_reg_1[3]),
        .O(\zonePlateVAddr[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[3]_i_3 
       (.I0(\zonePlateVDelta_reg_n_3_[2] ),
        .I1(p_reg_reg_1[2]),
        .O(\zonePlateVAddr[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[3]_i_4 
       (.I0(\zonePlateVDelta_reg_n_3_[1] ),
        .I1(p_reg_reg_1[1]),
        .O(\zonePlateVAddr[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[3]_i_5 
       (.I0(\zonePlateVDelta_reg_n_3_[0] ),
        .I1(p_reg_reg_1[0]),
        .O(\zonePlateVAddr[3]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \zonePlateVAddr[7]_i_1 
       (.I0(icmp_ln1285_reg_5014_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(zonePlateVAddr0),
        .O(\icmp_ln1285_reg_5014_pp0_iter3_reg_reg[0]__0_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_3 
       (.I0(\zonePlateVDelta_reg_n_3_[7] ),
        .I1(p_reg_reg_1[7]),
        .O(\zonePlateVAddr[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_4 
       (.I0(\zonePlateVDelta_reg_n_3_[6] ),
        .I1(p_reg_reg_1[6]),
        .O(\zonePlateVAddr[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_5 
       (.I0(\zonePlateVDelta_reg_n_3_[5] ),
        .I1(p_reg_reg_1[5]),
        .O(\zonePlateVAddr[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_6 
       (.I0(\zonePlateVDelta_reg_n_3_[4] ),
        .I1(p_reg_reg_1[4]),
        .O(\zonePlateVAddr[7]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[8]_i_1 
       (.I0(rampStart_load_reg_1397[0]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln1285_reg_5014_pp0_iter3_reg),
        .I3(add_ln1296_fu_2298_p2[8]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[9]_i_1 
       (.I0(rampStart_load_reg_1397[1]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln1285_reg_5014_pp0_iter3_reg),
        .I3(add_ln1296_fu_2298_p2[9]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[1]));
  LUT6 #(
    .INIT(64'h88888888B8B8BB88)) 
    \zonePlateVAddr_loc_0_fu_308[0]_i_1 
       (.I0(zonePlateVAddr[0]),
        .I1(ap_NS_fsm19_out),
        .I2(\zonePlateVDelta_reg[7]_0 [0]),
        .I3(p_reg_reg_1[0]),
        .I4(\zonePlateVDelta[15]_i_4_n_3 ),
        .I5(\zonePlateVAddr_loc_0_fu_308[7]_i_2_n_3 ),
        .O(\zonePlateVAddr_reg[15] [0]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \zonePlateVAddr_loc_0_fu_308[10]_i_1 
       (.I0(zonePlateVAddr[10]),
        .I1(\rampVal_2_flag_0_reg_430_reg[0] [0]),
        .I2(\zonePlateVAddr_loc_0_fu_308_reg[15] ),
        .I3(start_for_tpgForeground_U0_full_n),
        .I4(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr_loc_1_out_o[10]),
        .O(\zonePlateVAddr_reg[15] [10]));
  LUT6 #(
    .INIT(64'hEFEAEFEF45404040)) 
    \zonePlateVAddr_loc_0_fu_308[10]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_308[15]_i_3_n_3 ),
        .I1(rampStart_load_reg_1397[2]),
        .I2(\icmp_ln1285_reg_5014_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(add_ln1296_fu_2298_p2[10]),
        .I4(and_ln1292_reg_5018_pp0_iter4_reg),
        .I5(p_reg_reg_1[10]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr_loc_1_out_o[10]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \zonePlateVAddr_loc_0_fu_308[11]_i_1 
       (.I0(zonePlateVAddr[11]),
        .I1(\rampVal_2_flag_0_reg_430_reg[0] [0]),
        .I2(\zonePlateVAddr_loc_0_fu_308_reg[15] ),
        .I3(start_for_tpgForeground_U0_full_n),
        .I4(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr_loc_1_out_o[11]),
        .O(\zonePlateVAddr_reg[15] [11]));
  LUT6 #(
    .INIT(64'hEFEAEFEF45404040)) 
    \zonePlateVAddr_loc_0_fu_308[11]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_308[15]_i_3_n_3 ),
        .I1(rampStart_load_reg_1397[3]),
        .I2(\icmp_ln1285_reg_5014_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(add_ln1296_fu_2298_p2[11]),
        .I4(and_ln1292_reg_5018_pp0_iter4_reg),
        .I5(p_reg_reg_1[11]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr_loc_1_out_o[11]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \zonePlateVAddr_loc_0_fu_308[12]_i_1 
       (.I0(zonePlateVAddr[12]),
        .I1(\rampVal_2_flag_0_reg_430_reg[0] [0]),
        .I2(\zonePlateVAddr_loc_0_fu_308_reg[15] ),
        .I3(start_for_tpgForeground_U0_full_n),
        .I4(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr_loc_1_out_o[12]),
        .O(\zonePlateVAddr_reg[15] [12]));
  LUT6 #(
    .INIT(64'hEFEAEFEF45404040)) 
    \zonePlateVAddr_loc_0_fu_308[12]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_308[15]_i_3_n_3 ),
        .I1(rampStart_load_reg_1397[4]),
        .I2(\icmp_ln1285_reg_5014_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(add_ln1296_fu_2298_p2[12]),
        .I4(and_ln1292_reg_5018_pp0_iter4_reg),
        .I5(p_reg_reg_1[12]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr_loc_1_out_o[12]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \zonePlateVAddr_loc_0_fu_308[13]_i_1 
       (.I0(zonePlateVAddr[13]),
        .I1(\rampVal_2_flag_0_reg_430_reg[0] [0]),
        .I2(\zonePlateVAddr_loc_0_fu_308_reg[15] ),
        .I3(start_for_tpgForeground_U0_full_n),
        .I4(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr_loc_1_out_o[13]),
        .O(\zonePlateVAddr_reg[15] [13]));
  LUT6 #(
    .INIT(64'hEFEAEFEF45404040)) 
    \zonePlateVAddr_loc_0_fu_308[13]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_308[15]_i_3_n_3 ),
        .I1(rampStart_load_reg_1397[5]),
        .I2(\icmp_ln1285_reg_5014_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(add_ln1296_fu_2298_p2[13]),
        .I4(and_ln1292_reg_5018_pp0_iter4_reg),
        .I5(p_reg_reg_1[13]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr_loc_1_out_o[13]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \zonePlateVAddr_loc_0_fu_308[14]_i_1 
       (.I0(zonePlateVAddr[14]),
        .I1(\rampVal_2_flag_0_reg_430_reg[0] [0]),
        .I2(\zonePlateVAddr_loc_0_fu_308_reg[15] ),
        .I3(start_for_tpgForeground_U0_full_n),
        .I4(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr_loc_1_out_o[14]),
        .O(\zonePlateVAddr_reg[15] [14]));
  LUT6 #(
    .INIT(64'hEFEAEFEF45404040)) 
    \zonePlateVAddr_loc_0_fu_308[14]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_308[15]_i_3_n_3 ),
        .I1(rampStart_load_reg_1397[6]),
        .I2(\icmp_ln1285_reg_5014_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(add_ln1296_fu_2298_p2[14]),
        .I4(and_ln1292_reg_5018_pp0_iter4_reg),
        .I5(p_reg_reg_1[14]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr_loc_1_out_o[14]));
  LUT6 #(
    .INIT(64'hAABBAABAAAAAAAAA)) 
    \zonePlateVAddr_loc_0_fu_308[15]_i_1 
       (.I0(ap_NS_fsm19_out),
        .I1(ap_enable_reg_pp0_iter21_reg_1),
        .I2(\icmp_ln1285_reg_5014_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(\zonePlateVAddr_loc_0_fu_308[15]_i_3_n_3 ),
        .I4(and_ln1292_reg_5018_pp0_iter4_reg),
        .I5(\rampVal_2_flag_0_reg_430_reg[0] [2]),
        .O(\icmp_ln1285_reg_5014_pp0_iter4_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \zonePlateVAddr_loc_0_fu_308[15]_i_2 
       (.I0(zonePlateVAddr[15]),
        .I1(\rampVal_2_flag_0_reg_430_reg[0] [0]),
        .I2(\zonePlateVAddr_loc_0_fu_308_reg[15] ),
        .I3(start_for_tpgForeground_U0_full_n),
        .I4(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr_loc_1_out_o[15]),
        .O(\zonePlateVAddr_reg[15] [15]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \zonePlateVAddr_loc_0_fu_308[15]_i_3 
       (.I0(\bckgndId_load_read_reg_4897_reg[1]_3 [0]),
        .I1(\bckgndId_load_read_reg_4897_reg[1]_3 [1]),
        .I2(\bckgndId_load_read_reg_4897_reg[2]_0 ),
        .I3(ap_enable_reg_pp0_iter5),
        .O(\zonePlateVAddr_loc_0_fu_308[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hEFEAEFEF45404040)) 
    \zonePlateVAddr_loc_0_fu_308[15]_i_4 
       (.I0(\zonePlateVAddr_loc_0_fu_308[15]_i_3_n_3 ),
        .I1(rampStart_load_reg_1397[7]),
        .I2(\icmp_ln1285_reg_5014_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(add_ln1296_fu_2298_p2[15]),
        .I4(and_ln1292_reg_5018_pp0_iter4_reg),
        .I5(p_reg_reg_1[15]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr_loc_1_out_o[15]));
  LUT6 #(
    .INIT(64'h88888888B8B8BB88)) 
    \zonePlateVAddr_loc_0_fu_308[1]_i_1 
       (.I0(zonePlateVAddr[1]),
        .I1(ap_NS_fsm19_out),
        .I2(\zonePlateVDelta_reg[7]_0 [1]),
        .I3(p_reg_reg_1[1]),
        .I4(\zonePlateVDelta[15]_i_4_n_3 ),
        .I5(\zonePlateVAddr_loc_0_fu_308[7]_i_2_n_3 ),
        .O(\zonePlateVAddr_reg[15] [1]));
  LUT6 #(
    .INIT(64'h88888888B8B8BB88)) 
    \zonePlateVAddr_loc_0_fu_308[2]_i_1 
       (.I0(zonePlateVAddr[2]),
        .I1(ap_NS_fsm19_out),
        .I2(\zonePlateVDelta_reg[7]_0 [2]),
        .I3(p_reg_reg_1[2]),
        .I4(\zonePlateVDelta[15]_i_4_n_3 ),
        .I5(\zonePlateVAddr_loc_0_fu_308[7]_i_2_n_3 ),
        .O(\zonePlateVAddr_reg[15] [2]));
  LUT6 #(
    .INIT(64'h88888888B8B8BB88)) 
    \zonePlateVAddr_loc_0_fu_308[3]_i_1 
       (.I0(zonePlateVAddr[3]),
        .I1(ap_NS_fsm19_out),
        .I2(\zonePlateVDelta_reg[7]_0 [3]),
        .I3(p_reg_reg_1[3]),
        .I4(\zonePlateVDelta[15]_i_4_n_3 ),
        .I5(\zonePlateVAddr_loc_0_fu_308[7]_i_2_n_3 ),
        .O(\zonePlateVAddr_reg[15] [3]));
  LUT6 #(
    .INIT(64'h88888888B8B8BB88)) 
    \zonePlateVAddr_loc_0_fu_308[4]_i_1 
       (.I0(zonePlateVAddr[4]),
        .I1(ap_NS_fsm19_out),
        .I2(\zonePlateVDelta_reg[7]_0 [4]),
        .I3(p_reg_reg_1[4]),
        .I4(\zonePlateVDelta[15]_i_4_n_3 ),
        .I5(\zonePlateVAddr_loc_0_fu_308[7]_i_2_n_3 ),
        .O(\zonePlateVAddr_reg[15] [4]));
  LUT6 #(
    .INIT(64'h88888888B8B8BB88)) 
    \zonePlateVAddr_loc_0_fu_308[5]_i_1 
       (.I0(zonePlateVAddr[5]),
        .I1(ap_NS_fsm19_out),
        .I2(\zonePlateVDelta_reg[7]_0 [5]),
        .I3(p_reg_reg_1[5]),
        .I4(\zonePlateVDelta[15]_i_4_n_3 ),
        .I5(\zonePlateVAddr_loc_0_fu_308[7]_i_2_n_3 ),
        .O(\zonePlateVAddr_reg[15] [5]));
  LUT6 #(
    .INIT(64'h88888888B8B8BB88)) 
    \zonePlateVAddr_loc_0_fu_308[6]_i_1 
       (.I0(zonePlateVAddr[6]),
        .I1(ap_NS_fsm19_out),
        .I2(\zonePlateVDelta_reg[7]_0 [6]),
        .I3(p_reg_reg_1[6]),
        .I4(\zonePlateVDelta[15]_i_4_n_3 ),
        .I5(\zonePlateVAddr_loc_0_fu_308[7]_i_2_n_3 ),
        .O(\zonePlateVAddr_reg[15] [6]));
  LUT6 #(
    .INIT(64'h88888888B8B8BB88)) 
    \zonePlateVAddr_loc_0_fu_308[7]_i_1 
       (.I0(zonePlateVAddr[7]),
        .I1(ap_NS_fsm19_out),
        .I2(\zonePlateVDelta_reg[7]_0 [7]),
        .I3(p_reg_reg_1[7]),
        .I4(\zonePlateVDelta[15]_i_4_n_3 ),
        .I5(\zonePlateVAddr_loc_0_fu_308[7]_i_2_n_3 ),
        .O(\zonePlateVAddr_reg[15] [7]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVAddr_loc_0_fu_308[7]_i_2 
       (.I0(\icmp_ln1285_reg_5014_pp0_iter4_reg_reg_n_3_[0] ),
        .I1(\zonePlateVAddr_loc_0_fu_308[15]_i_3_n_3 ),
        .O(\zonePlateVAddr_loc_0_fu_308[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \zonePlateVAddr_loc_0_fu_308[8]_i_1 
       (.I0(zonePlateVAddr[8]),
        .I1(\rampVal_2_flag_0_reg_430_reg[0] [0]),
        .I2(\zonePlateVAddr_loc_0_fu_308_reg[15] ),
        .I3(start_for_tpgForeground_U0_full_n),
        .I4(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr_loc_1_out_o[8]),
        .O(\zonePlateVAddr_reg[15] [8]));
  LUT6 #(
    .INIT(64'hEFEAEFEF45404040)) 
    \zonePlateVAddr_loc_0_fu_308[8]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_308[15]_i_3_n_3 ),
        .I1(rampStart_load_reg_1397[0]),
        .I2(\icmp_ln1285_reg_5014_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(add_ln1296_fu_2298_p2[8]),
        .I4(and_ln1292_reg_5018_pp0_iter4_reg),
        .I5(p_reg_reg_1[8]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr_loc_1_out_o[8]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \zonePlateVAddr_loc_0_fu_308[9]_i_1 
       (.I0(zonePlateVAddr[9]),
        .I1(\rampVal_2_flag_0_reg_430_reg[0] [0]),
        .I2(\zonePlateVAddr_loc_0_fu_308_reg[15] ),
        .I3(start_for_tpgForeground_U0_full_n),
        .I4(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr_loc_1_out_o[9]),
        .O(\zonePlateVAddr_reg[15] [9]));
  LUT6 #(
    .INIT(64'hEFEAEFEF45404040)) 
    \zonePlateVAddr_loc_0_fu_308[9]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_308[15]_i_3_n_3 ),
        .I1(rampStart_load_reg_1397[1]),
        .I2(\icmp_ln1285_reg_5014_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(add_ln1296_fu_2298_p2[9]),
        .I4(and_ln1292_reg_5018_pp0_iter4_reg),
        .I5(p_reg_reg_1[9]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr_loc_1_out_o[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVAddr_reg[11]_i_2 
       (.CI(\zonePlateVAddr_reg[7]_i_2_n_3 ),
        .CO({\zonePlateVAddr_reg[11]_i_2_n_3 ,\zonePlateVAddr_reg[11]_i_2_n_4 ,\zonePlateVAddr_reg[11]_i_2_n_5 ,\zonePlateVAddr_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\zonePlateVDelta_reg_n_3_[11] ,\zonePlateVDelta_reg_n_3_[10] ,\zonePlateVDelta_reg_n_3_[9] ,\zonePlateVDelta_reg_n_3_[8] }),
        .O(add_ln1296_fu_2298_p2[11:8]),
        .S({\zonePlateVAddr[11]_i_3_n_3 ,\zonePlateVAddr[11]_i_4_n_3 ,\zonePlateVAddr[11]_i_5_n_3 ,\zonePlateVAddr[11]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVAddr_reg[15]_i_4 
       (.CI(\zonePlateVAddr_reg[11]_i_2_n_3 ),
        .CO({\NLW_zonePlateVAddr_reg[15]_i_4_CO_UNCONNECTED [3],\zonePlateVAddr_reg[15]_i_4_n_4 ,\zonePlateVAddr_reg[15]_i_4_n_5 ,\zonePlateVAddr_reg[15]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\zonePlateVDelta_reg_n_3_[14] ,\zonePlateVDelta_reg_n_3_[13] ,\zonePlateVDelta_reg_n_3_[12] }),
        .O(add_ln1296_fu_2298_p2[15:12]),
        .S({\zonePlateVAddr[15]_i_5_n_3 ,\zonePlateVAddr[15]_i_6_n_3 ,\zonePlateVAddr[15]_i_7_n_3 ,\zonePlateVAddr[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVAddr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\zonePlateVAddr_reg[3]_i_1_n_3 ,\zonePlateVAddr_reg[3]_i_1_n_4 ,\zonePlateVAddr_reg[3]_i_1_n_5 ,\zonePlateVAddr_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\zonePlateVDelta_reg_n_3_[3] ,\zonePlateVDelta_reg_n_3_[2] ,\zonePlateVDelta_reg_n_3_[1] ,\zonePlateVDelta_reg_n_3_[0] }),
        .O(\zonePlateVDelta_reg[7]_0 [3:0]),
        .S({\zonePlateVAddr[3]_i_2_n_3 ,\zonePlateVAddr[3]_i_3_n_3 ,\zonePlateVAddr[3]_i_4_n_3 ,\zonePlateVAddr[3]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVAddr_reg[7]_i_2 
       (.CI(\zonePlateVAddr_reg[3]_i_1_n_3 ),
        .CO({\zonePlateVAddr_reg[7]_i_2_n_3 ,\zonePlateVAddr_reg[7]_i_2_n_4 ,\zonePlateVAddr_reg[7]_i_2_n_5 ,\zonePlateVAddr_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\zonePlateVDelta_reg_n_3_[7] ,\zonePlateVDelta_reg_n_3_[6] ,\zonePlateVDelta_reg_n_3_[5] ,\zonePlateVDelta_reg_n_3_[4] }),
        .O(\zonePlateVDelta_reg[7]_0 [7:4]),
        .S({\zonePlateVAddr[7]_i_3_n_3 ,\zonePlateVAddr[7]_i_4_n_3 ,\zonePlateVAddr[7]_i_5_n_3 ,\zonePlateVAddr[7]_i_6_n_3 }));
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta[11]_i_2 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[11]),
        .I1(ap_condition_4634),
        .O(\zonePlateVDelta[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta[11]_i_3 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[10]),
        .I1(ap_condition_4634),
        .O(\zonePlateVDelta[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta[11]_i_4 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[9]),
        .I1(ap_condition_4634),
        .O(\zonePlateVDelta[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta[11]_i_5 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[8]),
        .I1(ap_condition_4634),
        .O(\zonePlateVDelta[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \zonePlateVDelta[11]_i_6 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[11]),
        .I1(\zonePlateVDelta_reg_n_3_[11] ),
        .I2(ap_condition_4634),
        .I3(\zonePlateVDelta_reg[15]_0 [11]),
        .O(\zonePlateVDelta[11]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \zonePlateVDelta[11]_i_7 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[10]),
        .I1(\zonePlateVDelta_reg_n_3_[10] ),
        .I2(ap_condition_4634),
        .I3(\zonePlateVDelta_reg[15]_0 [10]),
        .O(\zonePlateVDelta[11]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \zonePlateVDelta[11]_i_8 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[9]),
        .I1(\zonePlateVDelta_reg_n_3_[9] ),
        .I2(ap_condition_4634),
        .I3(\zonePlateVDelta_reg[15]_0 [9]),
        .O(\zonePlateVDelta[11]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \zonePlateVDelta[11]_i_9 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[8]),
        .I1(\zonePlateVDelta_reg_n_3_[8] ),
        .I2(ap_condition_4634),
        .I3(\zonePlateVDelta_reg[15]_0 [8]),
        .O(\zonePlateVDelta[11]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'hB0BBA0AA)) 
    \zonePlateVDelta[15]_i_1 
       (.I0(ap_condition_4634),
        .I1(\icmp_ln1285_reg_5014_pp0_iter4_reg_reg_n_3_[0] ),
        .I2(\q0_reg[2]_0 ),
        .I3(ap_enable_reg_pp0_iter21_reg_0),
        .I4(\zonePlateVDelta[15]_i_4_n_3 ),
        .O(zonePlateVDelta));
  LUT4 #(
    .INIT(16'hF606)) 
    \zonePlateVDelta[15]_i_10 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[13]),
        .I1(\zonePlateVDelta_reg_n_3_[13] ),
        .I2(ap_condition_4634),
        .I3(\zonePlateVDelta_reg[15]_0 [13]),
        .O(\zonePlateVDelta[15]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \zonePlateVDelta[15]_i_11 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[12]),
        .I1(\zonePlateVDelta_reg_n_3_[12] ),
        .I2(ap_condition_4634),
        .I3(\zonePlateVDelta_reg[15]_0 [12]),
        .O(\zonePlateVDelta[15]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta[15]_i_4 
       (.I0(and_ln1292_reg_5018_pp0_iter4_reg),
        .I1(\zonePlateVAddr_loc_0_fu_308[15]_i_3_n_3 ),
        .O(\zonePlateVDelta[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta[15]_i_5 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[14]),
        .I1(ap_condition_4634),
        .O(\zonePlateVDelta[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta[15]_i_6 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[13]),
        .I1(ap_condition_4634),
        .O(\zonePlateVDelta[15]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta[15]_i_7 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[12]),
        .I1(ap_condition_4634),
        .O(\zonePlateVDelta[15]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \zonePlateVDelta[15]_i_8 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[15]),
        .I1(\zonePlateVDelta_reg_n_3_[15] ),
        .I2(ap_condition_4634),
        .I3(\zonePlateVDelta_reg[15]_0 [15]),
        .O(\zonePlateVDelta[15]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \zonePlateVDelta[15]_i_9 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[14]),
        .I1(\zonePlateVDelta_reg_n_3_[14] ),
        .I2(ap_condition_4634),
        .I3(\zonePlateVDelta_reg[15]_0 [14]),
        .O(\zonePlateVDelta[15]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta[3]_i_2 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[3]),
        .I1(ap_condition_4634),
        .O(\zonePlateVDelta[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta[3]_i_3 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[2]),
        .I1(ap_condition_4634),
        .O(\zonePlateVDelta[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta[3]_i_4 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[1]),
        .I1(ap_condition_4634),
        .O(\zonePlateVDelta[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta[3]_i_5 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[0]),
        .I1(ap_condition_4634),
        .O(\zonePlateVDelta[3]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \zonePlateVDelta[3]_i_6 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[3]),
        .I1(\zonePlateVDelta_reg_n_3_[3] ),
        .I2(ap_condition_4634),
        .I3(\zonePlateVDelta_reg[15]_0 [3]),
        .O(\zonePlateVDelta[3]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \zonePlateVDelta[3]_i_7 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[2]),
        .I1(\zonePlateVDelta_reg_n_3_[2] ),
        .I2(ap_condition_4634),
        .I3(\zonePlateVDelta_reg[15]_0 [2]),
        .O(\zonePlateVDelta[3]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \zonePlateVDelta[3]_i_8 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[1]),
        .I1(\zonePlateVDelta_reg_n_3_[1] ),
        .I2(ap_condition_4634),
        .I3(\zonePlateVDelta_reg[15]_0 [1]),
        .O(\zonePlateVDelta[3]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \zonePlateVDelta[3]_i_9 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[0]),
        .I1(\zonePlateVDelta_reg_n_3_[0] ),
        .I2(ap_condition_4634),
        .I3(\zonePlateVDelta_reg[15]_0 [0]),
        .O(\zonePlateVDelta[3]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta[7]_i_2 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[7]),
        .I1(ap_condition_4634),
        .O(\zonePlateVDelta[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta[7]_i_3 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[6]),
        .I1(ap_condition_4634),
        .O(\zonePlateVDelta[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta[7]_i_4 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[5]),
        .I1(ap_condition_4634),
        .O(\zonePlateVDelta[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta[7]_i_5 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[4]),
        .I1(ap_condition_4634),
        .O(\zonePlateVDelta[7]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \zonePlateVDelta[7]_i_6 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[7]),
        .I1(\zonePlateVDelta_reg_n_3_[7] ),
        .I2(ap_condition_4634),
        .I3(\zonePlateVDelta_reg[15]_0 [7]),
        .O(\zonePlateVDelta[7]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \zonePlateVDelta[7]_i_7 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[6]),
        .I1(\zonePlateVDelta_reg_n_3_[6] ),
        .I2(ap_condition_4634),
        .I3(\zonePlateVDelta_reg[15]_0 [6]),
        .O(\zonePlateVDelta[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \zonePlateVDelta[7]_i_8 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[5]),
        .I1(\zonePlateVDelta_reg_n_3_[5] ),
        .I2(ap_condition_4634),
        .I3(\zonePlateVDelta_reg[15]_0 [5]),
        .O(\zonePlateVDelta[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \zonePlateVDelta[7]_i_9 
       (.I0(Zplate_Ver_Control_Delta_read_reg_4840[4]),
        .I1(\zonePlateVDelta_reg_n_3_[4] ),
        .I2(ap_condition_4634),
        .I3(\zonePlateVDelta_reg[15]_0 [4]),
        .O(\zonePlateVDelta[7]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVDelta),
        .D(\zonePlateVDelta_reg[3]_i_1_n_10 ),
        .Q(\zonePlateVDelta_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[10] 
       (.C(ap_clk),
        .CE(zonePlateVDelta),
        .D(\zonePlateVDelta_reg[11]_i_1_n_8 ),
        .Q(\zonePlateVDelta_reg_n_3_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[11] 
       (.C(ap_clk),
        .CE(zonePlateVDelta),
        .D(\zonePlateVDelta_reg[11]_i_1_n_7 ),
        .Q(\zonePlateVDelta_reg_n_3_[11] ),
        .R(1'b0));
  CARRY4 \zonePlateVDelta_reg[11]_i_1 
       (.CI(\zonePlateVDelta_reg[7]_i_1_n_3 ),
        .CO({\zonePlateVDelta_reg[11]_i_1_n_3 ,\zonePlateVDelta_reg[11]_i_1_n_4 ,\zonePlateVDelta_reg[11]_i_1_n_5 ,\zonePlateVDelta_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\zonePlateVDelta[11]_i_2_n_3 ,\zonePlateVDelta[11]_i_3_n_3 ,\zonePlateVDelta[11]_i_4_n_3 ,\zonePlateVDelta[11]_i_5_n_3 }),
        .O({\zonePlateVDelta_reg[11]_i_1_n_7 ,\zonePlateVDelta_reg[11]_i_1_n_8 ,\zonePlateVDelta_reg[11]_i_1_n_9 ,\zonePlateVDelta_reg[11]_i_1_n_10 }),
        .S({\zonePlateVDelta[11]_i_6_n_3 ,\zonePlateVDelta[11]_i_7_n_3 ,\zonePlateVDelta[11]_i_8_n_3 ,\zonePlateVDelta[11]_i_9_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[12] 
       (.C(ap_clk),
        .CE(zonePlateVDelta),
        .D(\zonePlateVDelta_reg[15]_i_2_n_10 ),
        .Q(\zonePlateVDelta_reg_n_3_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[13] 
       (.C(ap_clk),
        .CE(zonePlateVDelta),
        .D(\zonePlateVDelta_reg[15]_i_2_n_9 ),
        .Q(\zonePlateVDelta_reg_n_3_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[14] 
       (.C(ap_clk),
        .CE(zonePlateVDelta),
        .D(\zonePlateVDelta_reg[15]_i_2_n_8 ),
        .Q(\zonePlateVDelta_reg_n_3_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[15] 
       (.C(ap_clk),
        .CE(zonePlateVDelta),
        .D(\zonePlateVDelta_reg[15]_i_2_n_7 ),
        .Q(\zonePlateVDelta_reg_n_3_[15] ),
        .R(1'b0));
  CARRY4 \zonePlateVDelta_reg[15]_i_2 
       (.CI(\zonePlateVDelta_reg[11]_i_1_n_3 ),
        .CO({\NLW_zonePlateVDelta_reg[15]_i_2_CO_UNCONNECTED [3],\zonePlateVDelta_reg[15]_i_2_n_4 ,\zonePlateVDelta_reg[15]_i_2_n_5 ,\zonePlateVDelta_reg[15]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\zonePlateVDelta[15]_i_5_n_3 ,\zonePlateVDelta[15]_i_6_n_3 ,\zonePlateVDelta[15]_i_7_n_3 }),
        .O({\zonePlateVDelta_reg[15]_i_2_n_7 ,\zonePlateVDelta_reg[15]_i_2_n_8 ,\zonePlateVDelta_reg[15]_i_2_n_9 ,\zonePlateVDelta_reg[15]_i_2_n_10 }),
        .S({\zonePlateVDelta[15]_i_8_n_3 ,\zonePlateVDelta[15]_i_9_n_3 ,\zonePlateVDelta[15]_i_10_n_3 ,\zonePlateVDelta[15]_i_11_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[1] 
       (.C(ap_clk),
        .CE(zonePlateVDelta),
        .D(\zonePlateVDelta_reg[3]_i_1_n_9 ),
        .Q(\zonePlateVDelta_reg_n_3_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[2] 
       (.C(ap_clk),
        .CE(zonePlateVDelta),
        .D(\zonePlateVDelta_reg[3]_i_1_n_8 ),
        .Q(\zonePlateVDelta_reg_n_3_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[3] 
       (.C(ap_clk),
        .CE(zonePlateVDelta),
        .D(\zonePlateVDelta_reg[3]_i_1_n_7 ),
        .Q(\zonePlateVDelta_reg_n_3_[3] ),
        .R(1'b0));
  CARRY4 \zonePlateVDelta_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\zonePlateVDelta_reg[3]_i_1_n_3 ,\zonePlateVDelta_reg[3]_i_1_n_4 ,\zonePlateVDelta_reg[3]_i_1_n_5 ,\zonePlateVDelta_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\zonePlateVDelta[3]_i_2_n_3 ,\zonePlateVDelta[3]_i_3_n_3 ,\zonePlateVDelta[3]_i_4_n_3 ,\zonePlateVDelta[3]_i_5_n_3 }),
        .O({\zonePlateVDelta_reg[3]_i_1_n_7 ,\zonePlateVDelta_reg[3]_i_1_n_8 ,\zonePlateVDelta_reg[3]_i_1_n_9 ,\zonePlateVDelta_reg[3]_i_1_n_10 }),
        .S({\zonePlateVDelta[3]_i_6_n_3 ,\zonePlateVDelta[3]_i_7_n_3 ,\zonePlateVDelta[3]_i_8_n_3 ,\zonePlateVDelta[3]_i_9_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[4] 
       (.C(ap_clk),
        .CE(zonePlateVDelta),
        .D(\zonePlateVDelta_reg[7]_i_1_n_10 ),
        .Q(\zonePlateVDelta_reg_n_3_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[5] 
       (.C(ap_clk),
        .CE(zonePlateVDelta),
        .D(\zonePlateVDelta_reg[7]_i_1_n_9 ),
        .Q(\zonePlateVDelta_reg_n_3_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[6] 
       (.C(ap_clk),
        .CE(zonePlateVDelta),
        .D(\zonePlateVDelta_reg[7]_i_1_n_8 ),
        .Q(\zonePlateVDelta_reg_n_3_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[7] 
       (.C(ap_clk),
        .CE(zonePlateVDelta),
        .D(\zonePlateVDelta_reg[7]_i_1_n_7 ),
        .Q(\zonePlateVDelta_reg_n_3_[7] ),
        .R(1'b0));
  CARRY4 \zonePlateVDelta_reg[7]_i_1 
       (.CI(\zonePlateVDelta_reg[3]_i_1_n_3 ),
        .CO({\zonePlateVDelta_reg[7]_i_1_n_3 ,\zonePlateVDelta_reg[7]_i_1_n_4 ,\zonePlateVDelta_reg[7]_i_1_n_5 ,\zonePlateVDelta_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\zonePlateVDelta[7]_i_2_n_3 ,\zonePlateVDelta[7]_i_3_n_3 ,\zonePlateVDelta[7]_i_4_n_3 ,\zonePlateVDelta[7]_i_5_n_3 }),
        .O({\zonePlateVDelta_reg[7]_i_1_n_7 ,\zonePlateVDelta_reg[7]_i_1_n_8 ,\zonePlateVDelta_reg[7]_i_1_n_9 ,\zonePlateVDelta_reg[7]_i_1_n_10 }),
        .S({\zonePlateVDelta[7]_i_6_n_3 ,\zonePlateVDelta[7]_i_7_n_3 ,\zonePlateVDelta[7]_i_8_n_3 ,\zonePlateVDelta[7]_i_9_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[8] 
       (.C(ap_clk),
        .CE(zonePlateVDelta),
        .D(\zonePlateVDelta_reg[11]_i_1_n_10 ),
        .Q(\zonePlateVDelta_reg_n_3_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[9] 
       (.C(ap_clk),
        .CE(zonePlateVDelta),
        .D(\zonePlateVDelta_reg[11]_i_1_n_9 ),
        .Q(\zonePlateVDelta_reg_n_3_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R
   (D,
    Q,
    ap_enable_reg_pp0_iter21_reg,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    \q0_reg[2]_1 ,
    \q0_reg[6] ,
    \q0_reg[6]_0 ,
    ap_enable_reg_pp0_iter19,
    DPtpgBarArray_ce0,
    ap_clk,
    hBarSel_5_loc_0_fu_268,
    DPtpgBarArray_address0);
  output [1:0]D;
  output [2:0]Q;
  output ap_enable_reg_pp0_iter21_reg;
  output [0:0]\q0_reg[0]_0 ;
  output [4:0]\q0_reg[0]_1 ;
  output \q0_reg[2]_0 ;
  output [1:0]\q0_reg[2]_1 ;
  input \q0_reg[6] ;
  input \q0_reg[6]_0 ;
  input ap_enable_reg_pp0_iter19;
  input DPtpgBarArray_ce0;
  input ap_clk;
  input [2:0]hBarSel_5_loc_0_fu_268;
  input [0:0]DPtpgBarArray_address0;

  wire [1:0]D;
  wire [0:0]DPtpgBarArray_address0;
  wire DPtpgBarArray_ce0;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter19;
  wire ap_enable_reg_pp0_iter21_reg;
  wire [2:0]hBarSel_5_loc_0_fu_268;
  wire \q0[1]_i_1__0__0_n_3 ;
  wire \q0[2]_i_2_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire [4:0]\q0_reg[0]_1 ;
  wire \q0_reg[2]_0 ;
  wire [1:0]\q0_reg[2]_1 ;
  wire \q0_reg[6] ;
  wire \q0_reg[6]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \q0[0]_i_1__0__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\q0_reg[0]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[0]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \q0[1]_i_1__0__0 
       (.I0(hBarSel_5_loc_0_fu_268[1]),
        .I1(DPtpgBarArray_address0),
        .I2(hBarSel_5_loc_0_fu_268[0]),
        .O(\q0[1]_i_1__0__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \q0[1]_i_1__1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h87F0)) 
    \q0[2]_i_2 
       (.I0(hBarSel_5_loc_0_fu_268[1]),
        .I1(hBarSel_5_loc_0_fu_268[0]),
        .I2(hBarSel_5_loc_0_fu_268[2]),
        .I3(DPtpgBarArray_address0),
        .O(\q0[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[3]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\q0_reg[2]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \q0[3]_i_1__2 
       (.I0(\q0_reg[6] ),
        .I1(\q0_reg[6]_0 ),
        .I2(ap_enable_reg_pp0_iter19),
        .I3(Q[2]),
        .O(ap_enable_reg_pp0_iter21_reg));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \q0[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\q0_reg[0]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \q0[4]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0_reg[0]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \q0[4]_i_1__5 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\q0_reg[2]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \q0[4]_i_1__7 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h6B)) 
    \q0[5]_i_1__0__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\q0_reg[0]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \q0[6]_i_1__0__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0_reg[0]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[7]_i_1__1__0 
       (.I0(Q[2]),
        .O(\q0_reg[2]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(hBarSel_5_loc_0_fu_268[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(\q0[1]_i_1__0__0_n_3 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(\q0[2]_i_2_n_3 ),
        .Q(Q[2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
   (\q0_reg[4]_0 ,
    \bckgndId_load_read_reg_4897_reg[0] ,
    DPtpgBarSelRgb_CEA_b_ce0,
    Q,
    ap_clk,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[4] ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_1 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_3 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_0 ,
    in,
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_1 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_3 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_4 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_5 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_6 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_7 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_8 );
  output \q0_reg[4]_0 ;
  output \bckgndId_load_read_reg_4897_reg[0] ;
  input DPtpgBarSelRgb_CEA_b_ce0;
  input [0:0]Q;
  input ap_clk;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[4] ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_1 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_2 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_3 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_0 ;
  input [0:0]in;
  input \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_1 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_2 ;
  input [0:0]\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_3 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_4 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_5 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_6 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_7 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_8 ;

  wire DPtpgBarSelRgb_CEA_b_ce0;
  wire [0:0]Q;
  wire ap_clk;
  wire \bckgndId_load_read_reg_4897_reg[0] ;
  wire [0:0]in;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_1 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_2 ;
  wire [0:0]\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_7_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[4] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_1 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_2 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_4 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_5 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_6 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_7 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_8 ;
  wire \q0_reg[4]_0 ;

  LUT6 #(
    .INIT(64'h00000000F2F200F2)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_1 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_n_3 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[4] ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_0 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_1 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_2 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_3 ),
        .O(\bckgndId_load_read_reg_4897_reg[0] ));
  LUT6 #(
    .INIT(64'h11111110FFFFFFFF)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_4 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_5 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_7_n_3 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_6 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_7 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_8 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAA880A88A0880088)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_7 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_0 ),
        .I1(in),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_1 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_2 ),
        .I4(\q0_reg[4]_0 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_7_n_3 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(Q),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
   (\q0_reg[4]_0 ,
    DPtpgBarSelRgb_CEA_b_ce0,
    Q,
    ap_clk);
  output \q0_reg[4]_0 ;
  input DPtpgBarSelRgb_CEA_b_ce0;
  input [0:0]Q;
  input ap_clk;

  wire DPtpgBarSelRgb_CEA_b_ce0;
  wire [0:0]Q;
  wire ap_clk;
  wire \q0_reg[4]_0 ;

  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(Q),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
   (\q0_reg[4]_0 ,
    DPtpgBarSelRgb_CEA_b_ce0,
    Q,
    ap_clk);
  output \q0_reg[4]_0 ;
  input DPtpgBarSelRgb_CEA_b_ce0;
  input [0:0]Q;
  input ap_clk;

  wire DPtpgBarSelRgb_CEA_b_ce0;
  wire [0:0]Q;
  wire ap_clk;
  wire \q0_reg[4]_0 ;

  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(Q),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
   (\q0_reg[3]_0 ,
    Q,
    \q0_reg[7]_0 ,
    \q0_reg[3]_1 ,
    DPtpgBarSelRgb_CEA_b_ce0,
    \q0_reg[3]_2 ,
    ap_clk,
    D,
    \q0_reg[7]_1 ,
    ap_enable_reg_pp0_iter19,
    \q0_reg[7]_2 );
  output \q0_reg[3]_0 ;
  output [1:0]Q;
  output \q0_reg[7]_0 ;
  input \q0_reg[3]_1 ;
  input DPtpgBarSelRgb_CEA_b_ce0;
  input \q0_reg[3]_2 ;
  input ap_clk;
  input [1:0]D;
  input [2:0]\q0_reg[7]_1 ;
  input ap_enable_reg_pp0_iter19;
  input \q0_reg[7]_2 ;

  wire [1:0]D;
  wire DPtpgBarSelRgb_CEA_b_ce0;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter19;
  wire \q0[7]_i_1_n_3 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[3]_2 ;
  wire \q0_reg[7]_0 ;
  wire [2:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;

  LUT6 #(
    .INIT(64'hAAAAAAAAC0FFAAAA)) 
    \q0[7]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[7]_1 [1]),
        .I2(\q0_reg[7]_1 [2]),
        .I3(\q0_reg[7]_1 [0]),
        .I4(ap_enable_reg_pp0_iter19),
        .I5(\q0_reg[7]_2 ),
        .O(\q0[7]_i_1_n_3 ));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0_reg[3]_2 ),
        .Q(\q0_reg[3]_0 ),
        .R(\q0_reg[3]_1 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[7]_i_1_n_3 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
   (\q0_reg[5]_0 ,
    \q0_reg[3]_0 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o,
    \bckgndId_load_read_reg_4897_reg[1] ,
    \icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]__0 ,
    \q0_reg[3]_1 ,
    DPtpgBarSelRgb_CEA_b_ce0,
    \q0_reg[4]_0 ,
    ap_clk,
    \q0_reg[5]_1 ,
    \q0_reg[3]_2 ,
    \q0_reg[3]_3 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[4] ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_2 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_3 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_4 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_5 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_6 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_7 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_8 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_5_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_5_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_5_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_5_3 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[4] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_0 ,
    icmp_ln1584_reg_4987_pp0_iter19_reg,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[3] ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_0 ,
    Q,
    in,
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_12_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_12_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4_2 );
  output \q0_reg[5]_0 ;
  output \q0_reg[3]_0 ;
  output [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o;
  output \bckgndId_load_read_reg_4897_reg[1] ;
  output \icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]__0 ;
  output \q0_reg[3]_1 ;
  input DPtpgBarSelRgb_CEA_b_ce0;
  input \q0_reg[4]_0 ;
  input ap_clk;
  input \q0_reg[5]_1 ;
  input \q0_reg[3]_2 ;
  input \q0_reg[3]_3 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[4] ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_2 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_3 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_4 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_5 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_6 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_7 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_8 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_5_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_5_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_5_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_5_3 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[4] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_0 ;
  input icmp_ln1584_reg_4987_pp0_iter19_reg;
  input [0:0]\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[3] ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_0 ;
  input [1:0]Q;
  input [2:0]in;
  input \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_12_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_12_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4_0 ;
  input [0:0]\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4_2 ;

  wire DPtpgBarSelRgb_CEA_b_ce0;
  wire [1:0]Q;
  wire ap_clk;
  wire \bckgndId_load_read_reg_4897_reg[1] ;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o;
  wire icmp_ln1584_reg_4987_pp0_iter19_reg;
  wire \icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]__0 ;
  wire [2:0]in;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_12_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_12_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_12_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_17_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_18_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_5_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_5_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_5_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_5_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_10_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4_0 ;
  wire [0:0]\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[4] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_0 ;
  wire [0:0]\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_2_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_6_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[3] ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4] ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_2 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_4 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_5 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_6 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_7 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_8 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[3]_2 ;
  wire \q0_reg[3]_3 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[5]_1 ;
  wire \q0_reg_n_3_[4] ;

  LUT6 #(
    .INIT(64'h888888888A8A8A88)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_12 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_5_0 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_17_n_3 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_18_n_3 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_5_1 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_5_2 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_5_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'hB0008000)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_17 
       (.I0(\q0_reg[3]_0 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_12_0 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3] ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_0 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_12_1 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_17_n_3 ));
  LUT5 #(
    .INIT(32'h51515D51)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_18 
       (.I0(in[0]),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3] ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_12_0 ),
        .I4(\q0_reg[3]_0 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAFE)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_5 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2] ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_12_n_3 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 ),
        .O(\bckgndId_load_read_reg_4897_reg[1] ));
  LUT6 #(
    .INIT(64'hAEAE0C0CFF0C0C0C)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_10 
       (.I0(\q0_reg_n_3_[4] ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4_0 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_6 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4_1 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4_2 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_12_0 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEFEEEEE)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_10_n_3 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[4] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_0 ),
        .I3(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_1 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ),
        .O(\icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]__0 ));
  LUT6 #(
    .INIT(64'h8AAA8A0A80A08000)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[3]_i_4 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_4 ),
        .I1(\q0_reg[3]_0 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3] ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_0 ),
        .I4(Q[0]),
        .I5(in[1]),
        .O(\q0_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hFFFFF100F100F100)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_1 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_2_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4] ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_1 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_2 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_3 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444F4F4)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_2 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_6_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_4 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_5 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_6 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_7 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_8 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_6 
       (.I0(\q0_reg_n_3_[4] ),
        .I1(in[2]),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3] ),
        .I3(Q[1]),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_0 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_6_n_3 ));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0_reg[3]_3 ),
        .Q(\q0_reg[3]_0 ),
        .R(\q0_reg[3]_2 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0_reg[4]_0 ),
        .Q(\q0_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0_reg[5]_1 ),
        .Q(\q0_reg[5]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
   (D,
    \cmp59_i_read_reg_4790_reg[0] ,
    \icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]__0 ,
    \trunc_ln520_reg_4950_pp0_iter19_reg_reg[0] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[6] ,
    \q0_reg[1]_0 ,
    DPtpgBarSelRgb_CEA_b_ce0,
    \q0_reg[7]_3 ,
    ap_clk,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[0] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 ,
    icmp_ln1584_reg_4987_pp0_iter19_reg,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_3 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_4 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_5 ,
    trunc_ln520_reg_4950_pp0_iter19_reg,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_6 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_7 ,
    in,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_8 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_9 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_3 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_7 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_7_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_7_1 ,
    Q,
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_4 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_5 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_5_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_4_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_4_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_4_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_4_1 ,
    \q0_reg[1]_1 );
  output [1:0]D;
  output \cmp59_i_read_reg_4790_reg[0] ;
  output \icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]__0 ;
  output \trunc_ln520_reg_4950_pp0_iter19_reg_reg[0] ;
  output \q0_reg[7]_0 ;
  output \q0_reg[7]_1 ;
  output \q0_reg[7]_2 ;
  output \q0_reg[6] ;
  output [1:0]\q0_reg[1]_0 ;
  input DPtpgBarSelRgb_CEA_b_ce0;
  input \q0_reg[7]_3 ;
  input ap_clk;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[0] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 ;
  input icmp_ln1584_reg_4987_pp0_iter19_reg;
  input [0:0]\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_3 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_4 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_5 ;
  input trunc_ln520_reg_4950_pp0_iter19_reg;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_6 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_7 ;
  input [1:0]in;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_8 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_9 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_3 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_7 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_7_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_7_1 ;
  input [0:0]Q;
  input \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_4 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_5 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_5_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_4_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_4_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_4_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_4_1 ;
  input [1:0]\q0_reg[1]_1 ;

  wire [1:0]D;
  wire DPtpgBarSelRgb_CEA_b_ce0;
  wire [0:0]Q;
  wire ap_clk;
  wire \cmp59_i_read_reg_4790_reg[0] ;
  wire icmp_ln1584_reg_4987_pp0_iter19_reg;
  wire \icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]__0 ;
  wire [1:0]in;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_7 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_7_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_7_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_3_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_10_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_4_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_4_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_4_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_5 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_5_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_4 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_4_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_4_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[0] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_4 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_5 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_6 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_7 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_8 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_9 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 ;
  wire [0:0]\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ;
  wire [1:0]\q0_reg[1]_0 ;
  wire [1:0]\q0_reg[1]_1 ;
  wire \q0_reg[6] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg_n_3_[7] ;
  wire trunc_ln520_reg_4950_pp0_iter19_reg;
  wire \trunc_ln520_reg_4950_pp0_iter19_reg_reg[0] ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB800)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_16 
       (.I0(\q0_reg_n_3_[7] ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_7 ),
        .I2(in[0]),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_7 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_7_0 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_7_1 ),
        .O(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAFE)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_1 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0] ),
        .I1(\cmp59_i_read_reg_4790_reg[0] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_3_n_3 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_1 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_2 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF2E220000)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_3 
       (.I0(\q0_reg_n_3_[7] ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_6 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_7 ),
        .I3(in[1]),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_8 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_9 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEEA)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_1 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_0 ),
        .I2(\cmp59_i_read_reg_4790_reg[0] ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_4_n_3 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEEEEEE2E2E2EEE2E)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_10 
       (.I0(\q0_reg_n_3_[7] ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_6 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_4 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_4_0 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_5 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_4_1 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h808080FF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_4 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_8 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_10_n_3 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_2 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFF44F4444444F444)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_11 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_6 ),
        .I1(\q0_reg_n_3_[7] ),
        .I2(Q),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_4 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_5 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_5_0 ),
        .O(\q0_reg[7]_1 ));
  LUT5 #(
    .INIT(32'hFFF1F1F1)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_13 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_4_0 ),
        .I2(\q0_reg[7]_2 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_4 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_4_1 ),
        .O(\q0_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFBAAAAAAABAAA)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_3 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_3 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_4 ),
        .I3(\q0_reg_n_3_[7] ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_5 ),
        .I5(trunc_ln520_reg_4950_pp0_iter19_reg),
        .O(\cmp59_i_read_reg_4790_reg[0] ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_16 
       (.I0(trunc_ln520_reg_4950_pp0_iter19_reg),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_5 ),
        .I2(\q0_reg_n_3_[7] ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_4 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_3 ),
        .O(\trunc_ln520_reg_4950_pp0_iter19_reg_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_22 
       (.I0(\q0_reg_n_3_[7] ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_6 ),
        .O(\q0_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hEEEEEFEEEEEEEEEE)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_6 
       (.I0(\trunc_ln520_reg_4950_pp0_iter19_reg_reg[0] ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 ),
        .I4(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ),
        .O(\icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]__0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0_reg[1]_1 [0]),
        .Q(\q0_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0_reg[1]_1 [1]),
        .Q(\q0_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0_reg[7]_3 ),
        .Q(\q0_reg_n_3_[7] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
   (\q0_reg[3]_0 ,
    \q0_reg[7]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ,
    \q0_reg[4]_0 ,
    DPtpgBarSelRgb_CEA_b_ce0,
    \q0_reg[3]_1 ,
    ap_clk,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_3 ,
    in,
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_11_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_11_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_7_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_7_1 ,
    Q,
    \q0_reg[4]_1 ,
    \q0_reg[7]_1 ,
    ap_enable_reg_pp0_iter19,
    \q0_reg[7]_2 );
  output \q0_reg[3]_0 ;
  output \q0_reg[7]_0 ;
  output \p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ;
  output [0:0]\q0_reg[4]_0 ;
  input DPtpgBarSelRgb_CEA_b_ce0;
  input \q0_reg[3]_1 ;
  input ap_clk;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_3 ;
  input [1:0]in;
  input \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_11_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_11_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_7_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_7_1 ;
  input [0:0]Q;
  input [0:0]\q0_reg[4]_1 ;
  input [2:0]\q0_reg[7]_1 ;
  input ap_enable_reg_pp0_iter19;
  input \q0_reg[7]_2 ;

  wire DPtpgBarSelRgb_CEA_b_ce0;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter19;
  wire [1:0]in;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_11_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_11_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_14_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_20_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_7_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_7_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_3 ;
  wire \q0[7]_i_1_n_3 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire [0:0]\q0_reg[4]_0 ;
  wire [0:0]\q0_reg[4]_1 ;
  wire \q0_reg[7]_0 ;
  wire [2:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg_n_3_[7] ;

  LUT5 #(
    .INIT(32'hFFFFE2FF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_11 
       (.I0(in[0]),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_11_0 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_11_1 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_7_0 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_14_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ));
  LUT5 #(
    .INIT(32'h0C080008)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_14 
       (.I0(\q0_reg[3]_0 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_11_0 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_11_1 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_7_1 ),
        .I4(Q),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h0000F0004400F000)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_20 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_7_1 ),
        .I1(\q0_reg_n_3_[7] ),
        .I2(in[1]),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_7_0 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_11_0 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_11_1 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hAAAA88A8AAAAAAAA)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_7 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_20_n_3 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_3 ),
        .O(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0FFAAAA)) 
    \q0[7]_i_1 
       (.I0(\q0_reg_n_3_[7] ),
        .I1(\q0_reg[7]_1 [1]),
        .I2(\q0_reg[7]_1 [2]),
        .I3(\q0_reg[7]_1 [0]),
        .I4(ap_enable_reg_pp0_iter19),
        .I5(\q0_reg[7]_2 ),
        .O(\q0[7]_i_1_n_3 ));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0_reg[3]_1 ),
        .Q(\q0_reg[3]_0 ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0_reg[4]_1 ),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[7]_i_1_n_3 ),
        .Q(\q0_reg_n_3_[7] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
   (\q0_reg[1]_0 ,
    \q0_reg[6]_0 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[4] ,
    Q,
    \icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]__0 ,
    \icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]__0_0 ,
    \bSerie_V_reg[26] ,
    \bSerie_V_reg[27] ,
    \q0_reg[1]_1 ,
    \q0_reg[7]_0 ,
    \q0_reg[6]_1 ,
    DPtpgBarSelRgb_CEA_b_ce0,
    \q0_reg[1]_2 ,
    ap_clk,
    \q0_reg[6]_2 ,
    \q0_reg[6]_3 ,
    \q0_reg[7]_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[7] ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_2 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_3 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_4 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_5 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_6 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_7 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_8 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[6] ,
    in,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[5] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_0 ,
    icmp_ln1584_reg_4987_pp0_iter19_reg,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_2 ,
    \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_3_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[5] ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[6] ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_0 ,
    or_ln1592_2_reg_1456,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_5_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_2 ,
    \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_5_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_3_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[1] ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_7 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_1 ,
    D);
  output \q0_reg[1]_0 ;
  output \q0_reg[6]_0 ;
  output [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o;
  output \p_0_1_0_0_0556_lcssa564_fu_256_reg[4] ;
  output [1:0]Q;
  output \icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]__0 ;
  output \icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]__0_0 ;
  output \bSerie_V_reg[26] ;
  output \bSerie_V_reg[27] ;
  output \q0_reg[1]_1 ;
  output \q0_reg[7]_0 ;
  output \q0_reg[6]_1 ;
  input DPtpgBarSelRgb_CEA_b_ce0;
  input \q0_reg[1]_2 ;
  input ap_clk;
  input \q0_reg[6]_2 ;
  input \q0_reg[6]_3 ;
  input \q0_reg[7]_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[7] ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_2 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_3 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_4 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_5 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_6 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_7 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_8 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[6] ;
  input [6:0]in;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4 ;
  input [0:0]\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[5] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_0 ;
  input icmp_ln1584_reg_4987_pp0_iter19_reg;
  input [1:0]\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_2 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_3_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[5] ;
  input [1:0]\p_0_2_0_0_0558_lcssa567_fu_260_reg[6] ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_0 ;
  input or_ln1592_2_reg_1456;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_5_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_1 ;
  input [0:0]\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_2 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_5_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_3_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[1] ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_7 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_1 ;
  input [1:0]D;

  wire [1:0]D;
  wire DPtpgBarSelRgb_CEA_b_ce0;
  wire [1:0]Q;
  wire ap_clk;
  wire \bSerie_V_reg[26] ;
  wire \bSerie_V_reg[27] ;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o;
  wire icmp_ln1584_reg_4987_pp0_iter19_reg;
  wire \icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]__0 ;
  wire \icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]__0_0 ;
  wire [6:0]in;
  wire or_ln1592_2_reg_1456;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4 ;
  wire [0:0]\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_10_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_7 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[4] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[5] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_0 ;
  wire [1:0]\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[6] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_3_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_3_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_9_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_12_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_5_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_5_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_17_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_25_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_1 ;
  wire [0:0]\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_2 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[1] ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[5] ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_1 ;
  wire [1:0]\p_0_2_0_0_0558_lcssa567_fu_260_reg[6] ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[7] ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_2 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_4 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_5 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_6 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_7 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_8 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[6]_2 ;
  wire \q0_reg[6]_3 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg_n_3_[7] ;

  LUT6 #(
    .INIT(64'hFF10101010101010)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_10 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5 ),
        .I1(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_1 [0]),
        .I3(\q0_reg[1]_0 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5_0 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4 ),
        .O(\icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]__0_0 ));
  LUT6 #(
    .INIT(64'hA8A808A8A8080808)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_11 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[6] ),
        .I1(in[0]),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4 ),
        .I4(Q[1]),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4_0 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256_reg[4] ));
  LUT6 #(
    .INIT(64'h8AAA8A0080AA8000)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_10 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[6] ),
        .I1(\q0_reg[6]_0 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_0 ),
        .I4(in[1]),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_3_0 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEFEEEEE)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_5 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_10_n_3 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_0 ),
        .I3(icmp_ln1584_reg_4987_pp0_iter19_reg),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_1 [1]),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_2 ),
        .O(\icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]__0 ));
  LUT5 #(
    .INIT(32'hFFFFD800)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_4 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_0 ),
        .I1(\q0_reg[6]_0 ),
        .I2(in[2]),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[6] ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_1 ),
        .O(\q0_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_23 
       (.I0(\q0_reg_n_3_[7] ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[1] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_7 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_4 ),
        .O(\q0_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[1]_i_3 
       (.I0(\q0_reg[1]_0 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[1] ),
        .I2(in[3]),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[5] ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_0 ),
        .O(\q0_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF444F444F444FFFF)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_3 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_9_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[5] ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[6] [0]),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_0 ),
        .I4(or_ln1592_2_reg_1456),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_1 ),
        .O(\bSerie_V_reg[26] ));
  LUT5 #(
    .INIT(32'h350035FF)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_9 
       (.I0(\q0_reg[6]_0 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_3_0 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_3_1 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[1] ),
        .I4(in[4]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h7F7F77FF)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_12 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_5_1 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_5_0 ),
        .I2(\q0_reg[6]_0 ),
        .I3(in[5]),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[1] ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h0888088808880000)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_5 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_12_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_0 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[6] [1]),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_1 ),
        .I5(or_ln1592_2_reg_1456),
        .O(\bSerie_V_reg[27] ));
  LUT6 #(
    .INIT(64'h000B000B0000000F)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_17 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_25_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_5_0 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_1 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_2 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_5_1 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF555500C0)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_2 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[7] ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_1 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_2 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_3 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_25 
       (.I0(in[6]),
        .I1(\q0_reg_n_3_[7] ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[1] ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_17_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_4 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_5 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_6 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_7 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260_reg[7]_8 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_n_3 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0_reg[1]_2 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0_reg[6]_3 ),
        .Q(\q0_reg[6]_0 ),
        .R(\q0_reg[6]_2 ));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0_reg[7]_1 ),
        .Q(\q0_reg_n_3_[7] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
   (\q0_reg[2]_0 ,
    DPtpgBarSelRgb_CEA_b_ce0,
    \and_ln1756_reg_5289_reg[0] ,
    \cmp126_i_read_reg_4786_reg[0] ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[3] ,
    \cmp126_i_read_reg_4786_reg[0]_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[6] ,
    Q,
    \q0_reg[2]_1 ,
    ap_clk,
    ap_enable_reg_pp0_iter19,
    \q0_reg[6]_0 ,
    \q0_reg[6]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[1] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5_0 ,
    in,
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_1 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[0]_i_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_2 ,
    D);
  output \q0_reg[2]_0 ;
  output DPtpgBarSelRgb_CEA_b_ce0;
  output \and_ln1756_reg_5289_reg[0] ;
  output \cmp126_i_read_reg_4786_reg[0] ;
  output \p_0_0_0_0_0554_lcssa561_fu_252_reg[3] ;
  output \cmp126_i_read_reg_4786_reg[0]_0 ;
  output \p_0_0_0_0_0554_lcssa561_fu_252_reg[6] ;
  output [0:0]Q;
  input \q0_reg[2]_1 ;
  input ap_clk;
  input ap_enable_reg_pp0_iter19;
  input \q0_reg[6]_0 ;
  input \q0_reg[6]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[1] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5_0 ;
  input [4:0]in;
  input \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5_2 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_1 ;
  input [0:0]\p_0_0_0_0_0554_lcssa561_fu_252[0]_i_2 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_2 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_2 ;
  input [4:0]D;

  wire [4:0]D;
  wire DPtpgBarSelRgb_CEA_b_ce0;
  wire [0:0]Q;
  wire \and_ln1756_reg_5289_reg[0] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter19;
  wire \cmp126_i_read_reg_4786_reg[0] ;
  wire \cmp126_i_read_reg_4786_reg[0]_0 ;
  wire [4:0]in;
  wire [0:0]\p_0_0_0_0_0554_lcssa561_fu_252[0]_i_2 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_2 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_1 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_2 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[3] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[6] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_8_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[1] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_2 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg_n_3_[0] ;
  wire \q0_reg_n_3_[3] ;
  wire \q0_reg_n_3_[5] ;
  wire \q0_reg_n_3_[6] ;

  LUT6 #(
    .INIT(64'hA8AAA80020AA2000)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[0]_i_7 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 ),
        .I2(\q0_reg_n_3_[0] ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_1 ),
        .I4(in[0]),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[0]_i_2 ),
        .O(\cmp126_i_read_reg_4786_reg[0] ));
  LUT6 #(
    .INIT(64'hAA88A0880A880088)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_6 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3 ),
        .I1(in[1]),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_1 ),
        .I4(\q0_reg_n_3_[3] ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[5]_i_2 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3] ));
  LUT6 #(
    .INIT(64'hA8AAA80020AA2000)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_8 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 ),
        .I2(\q0_reg_n_3_[5] ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_1 ),
        .I4(in[2]),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[5]_i_2 ),
        .O(\cmp126_i_read_reg_4786_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAA88A0880A880088)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_6 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3 ),
        .I1(in[3]),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_1 ),
        .I4(\q0_reg_n_3_[6] ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_2 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEEEEEE)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_8_n_3 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[1] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_1 ),
        .I4(\q0_reg[2]_0 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_2 ),
        .O(\and_ln1756_reg_5289_reg[0] ));
  LUT6 #(
    .INIT(64'hAA88A0880A880088)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_8 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5_0 ),
        .I1(in[4]),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5_1 ),
        .I4(\q0_reg[2]_0 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_5_2 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \q0[4]_i_1__6 
       (.I0(ap_enable_reg_pp0_iter19),
        .I1(\q0_reg[6]_0 ),
        .I2(\q0_reg[6]_1 ),
        .O(DPtpgBarSelRgb_CEA_b_ce0));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(D[0]),
        .Q(\q0_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0_reg[2]_1 ),
        .Q(\q0_reg[2]_0 ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(D[1]),
        .Q(\q0_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(D[2]),
        .Q(Q),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(D[3]),
        .Q(\q0_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(D[4]),
        .Q(\q0_reg_n_3_[6] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R
   (\or_ln1449_reg_5067_pp0_iter19_reg_reg[0] ,
    DPtpgBarSelRgb_CEA_b_ce0,
    \q0_reg[7]_0 ,
    ap_clk,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_3 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8_0 ,
    ap_enable_reg_pp0_iter20,
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8_3 );
  output \or_ln1449_reg_5067_pp0_iter19_reg_reg[0] ;
  input DPtpgBarSelRgb_CEA_b_ce0;
  input \q0_reg[7]_0 ;
  input ap_clk;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_3 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8_0 ;
  input ap_enable_reg_pp0_iter20;
  input \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8_3 ;

  wire DPtpgBarSelRgb_CEA_b_ce0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter20;
  wire \or_ln1449_reg_5067_pp0_iter19_reg_reg[0] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_24_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_3 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg_n_3_[7] ;

  LUT6 #(
    .INIT(64'h000000C800000088)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_24 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8_0 ),
        .I1(ap_enable_reg_pp0_iter20),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8_1 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8_2 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8_3 ),
        .I5(\q0_reg_n_3_[7] ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h2222222200000002)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_24_n_3 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_3 ),
        .O(\or_ln1449_reg_5067_pp0_iter19_reg_reg[0] ));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0_reg[7]_0 ),
        .Q(\q0_reg_n_3_[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R_2
   (D,
    DPtpgBarSelRgb_CEA_b_ce0,
    \q0_reg[7]_0 ,
    ap_clk,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_3 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_0 ,
    Q,
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_3 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_4 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_5 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_6 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_7 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_8 );
  output [0:0]D;
  input DPtpgBarSelRgb_CEA_b_ce0;
  input \q0_reg[7]_0 ;
  input ap_clk;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_3 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_0 ;
  input [0:0]Q;
  input \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_3 ;
  input [0:0]\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_4 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_5 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_6 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_7 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_8 ;

  wire [0:0]D;
  wire DPtpgBarSelRgb_CEA_b_ce0;
  wire [0:0]Q;
  wire ap_clk;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_3 ;
  wire [0:0]\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_4 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_5 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_6 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_7 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_8 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg_n_3_[7] ;

  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_0 ),
        .I1(\q0_reg_n_3_[7] ),
        .I2(Q),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_1 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_2 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAFE)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_2 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_n_3 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_3 ),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFAAEFFFFFFFFF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13_n_3 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_4 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_5 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_6 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_7 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_8 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_5_n_3 ));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0_reg[7]_0 ),
        .Q(\q0_reg_n_3_[7] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R
   (Q,
    DPtpgBarSelRgb_CEA_b_ce0,
    ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512,
    ap_clk);
  output [2:0]Q;
  input DPtpgBarSelRgb_CEA_b_ce0;
  input [1:0]ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512;
  input ap_clk;

  wire DPtpgBarSelRgb_CEA_b_ce0;
  wire [2:0]Q;
  wire ap_clk;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512;
  wire \q0[4]_i_1__1_n_3 ;
  wire \q0[6]_i_1__4_n_3 ;

  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[4]_i_1__1 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512[1]),
        .O(\q0[4]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q0[6]_i_1__4 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512[1]),
        .I1(ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512[0]),
        .O(\q0[6]_i_1__4_n_3 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0[4]_i_1__1_n_3 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0[6]_i_1__4_n_3 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512[0]),
        .Q(Q[2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R
   (\cmp2_i321_read_reg_4880_reg[0] ,
    \rampVal_loc_0_fu_316_reg[2] ,
    \q0_reg[3] ,
    \q0_reg[5]_0 ,
    \q0_reg[4]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_10 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_10_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_10_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_6_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_5_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 ,
    Q,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ,
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_6_1 ,
    ap_enable_reg_pp0_iter20,
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_6_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[4] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_0 ,
    DPtpgBarSelRgb_CEA_b_ce0,
    ap_clk,
    ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523);
  output \cmp2_i321_read_reg_4880_reg[0] ;
  output \rampVal_loc_0_fu_316_reg[2] ;
  output \q0_reg[3] ;
  output [0:0]\q0_reg[5]_0 ;
  output \q0_reg[4]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_10 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_10_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_10_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_6_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_5_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 ;
  input [1:0]Q;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ;
  input [1:0]\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_6_1 ;
  input ap_enable_reg_pp0_iter20;
  input \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_6_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[4] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_0 ;
  input DPtpgBarSelRgb_CEA_b_ce0;
  input ap_clk;
  input [1:0]ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523;

  wire DPtpgBarSelRgb_CEA_b_ce0;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter20;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523;
  wire \cmp2_i321_read_reg_4880_reg[0] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_6_0 ;
  wire [1:0]\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_6_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_6_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_13_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_5_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_17_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_10 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_10_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_10_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[4] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_0 ;
  wire \q0[4]_i_1__0__0_n_3 ;
  wire \q0[7]_i_1__4_n_3 ;
  wire \q0_reg[3] ;
  wire \q0_reg[4]_0 ;
  wire [0:0]\q0_reg[5]_0 ;
  wire \q0_reg_n_3_[4] ;
  wire \q0_reg_n_3_[7] ;
  wire \rampVal_loc_0_fu_316_reg[2] ;

  LUT6 #(
    .INIT(64'h0000000000001011)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_6 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2] ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_17_n_3 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 ),
        .O(\rampVal_loc_0_fu_316_reg[2] ));
  LUT4 #(
    .INIT(16'h005D)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_13 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_5_0 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_6_0 ),
        .I2(\q0_reg[5]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_5 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_13_n_3 ),
        .I1(Q[0]),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ),
        .O(\q0_reg[3] ));
  LUT6 #(
    .INIT(64'h0000300000001000)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_17 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_6_0 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_6_1 [1]),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_6_1 [0]),
        .I3(ap_enable_reg_pp0_iter20),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_6_2 ),
        .I5(\q0_reg_n_3_[4] ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000010101)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_6 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[4] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_17_n_3 ),
        .I3(Q[1]),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_0 ),
        .O(\q0_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFD0FFD0D0D0D0)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_29 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_10 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_10_0 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_10_1 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[2]_i_6_0 ),
        .I4(\q0_reg_n_3_[7] ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_5_0 ),
        .O(\cmp2_i321_read_reg_4880_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[4]_i_1__0__0 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523[0]),
        .O(\q0[4]_i_1__0__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q0[7]_i_1__4 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523[1]),
        .I1(ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523[0]),
        .O(\q0[7]_i_1__4_n_3 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0[4]_i_1__0__0_n_3 ),
        .Q(\q0_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523[0]),
        .Q(\q0_reg[5]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0[7]_i_1__4_n_3 ),
        .Q(\q0_reg_n_3_[7] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R
   (\q0_reg[7]_0 ,
    \q0_reg[4]_0 ,
    Q,
    D,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[0] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[5] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_3 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_4 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[1] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_2_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_2_1 ,
    DPtpgBarSelRgb_CEA_b_ce0,
    ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534,
    ap_clk);
  output \q0_reg[7]_0 ;
  output \q0_reg[4]_0 ;
  output [1:0]Q;
  output [1:0]D;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[0] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[5] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_3 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_4 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[1] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_2 ;
  input [0:0]\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_2_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_2_1 ;
  input DPtpgBarSelRgb_CEA_b_ce0;
  input [1:0]ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534;
  input ap_clk;

  wire [1:0]D;
  wire DPtpgBarSelRgb_CEA_b_ce0;
  wire [1:0]Q;
  wire ap_clk;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_2_n_3 ;
  wire [0:0]\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_2_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_2_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_2_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_6_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[0] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[1] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[5] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_4 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ;
  wire \q0[3]_i_1__0_n_3 ;
  wire \q0[4]_i_1__0_n_3 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg_n_3_[7] ;

  LUT6 #(
    .INIT(64'h0000000000010101)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_5 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 ),
        .I3(Q[1]),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_1 ),
        .O(\q0_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h888888888A8A8A88)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_1 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_2_n_3 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[1] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_1 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_1 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_3 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_2 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_2 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_6_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h888888888A8A8A88)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_1 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_2_n_3 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_1 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_2 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_3 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_2 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_4 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_6_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFF8FFFFF8F8F8F8)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_6 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ),
        .I1(\q0_reg_n_3_[7] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_2_0 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_2_1 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0] ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h00000007)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_10 
       (.I0(\q0_reg_n_3_[7] ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_1 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[7]_2 ),
        .O(\q0_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[3]_i_1__0 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]),
        .O(\q0[3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q0[4]_i_1__0 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[1]),
        .I1(ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[0]),
        .O(\q0[4]_i_1__0_n_3 ));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0[3]_i_1__0_n_3 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0[4]_i_1__0_n_3 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[1]),
        .Q(\q0_reg_n_3_[7] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R
   (\q0_reg[1]_0 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o,
    \trunc_ln520_reg_4950_pp0_iter19_reg_reg[0] ,
    \q0_reg[4] ,
    \q0_reg[1]_1 ,
    \cmp2_i321_read_reg_4880_reg[0] ,
    DPtpgBarSelRgb_CEA_b_ce0,
    \q0_reg[1]_2 ,
    ap_clk,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[0] ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_2 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_3 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_4 ,
    in,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_5 ,
    Q,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_6 ,
    \p_0_2_0_0_0558_lcssa567_fu_260[0]_i_2_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ,
    or_ln1592_2_reg_1456,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260[0]_i_2_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_2 ,
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_17 ,
    trunc_ln520_reg_4950_pp0_iter19_reg,
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_17_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[3] ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_2_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_2_1 );
  output \q0_reg[1]_0 ;
  output [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o;
  output \trunc_ln520_reg_4950_pp0_iter19_reg_reg[0] ;
  output \q0_reg[4] ;
  output \q0_reg[1]_1 ;
  output \cmp2_i321_read_reg_4880_reg[0] ;
  input DPtpgBarSelRgb_CEA_b_ce0;
  input \q0_reg[1]_2 ;
  input ap_clk;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[0] ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_2 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_3 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_4 ;
  input [1:0]in;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_5 ;
  input [2:0]Q;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_6 ;
  input [0:0]\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_2_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ;
  input or_ln1592_2_reg_1456;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ;
  input [0:0]\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_2_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_2 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_17 ;
  input trunc_ln520_reg_4950_pp0_iter19_reg;
  input \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_17_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[3] ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_2_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_2_1 ;

  wire DPtpgBarSelRgb_CEA_b_ce0;
  wire [2:0]Q;
  wire ap_clk;
  wire \cmp2_i321_read_reg_4880_reg[0] ;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o;
  wire [1:0]in;
  wire or_ln1592_2_reg_1456;
  wire [0:0]\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_2_0 ;
  wire [0:0]\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_2_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[0]_i_2_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[0]_i_6_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_2_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_2_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_5_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_2 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_17 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_17_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[0] ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_2 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_4 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_5 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_6 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[3] ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_1 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[4] ;
  wire trunc_ln520_reg_4950_pp0_iter19_reg;
  wire \trunc_ln520_reg_4950_pp0_iter19_reg_reg[0] ;

  LUT6 #(
    .INIT(64'hFFFFFFABAAAAAAAA)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[0]_i_1 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[0] ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_2_n_3 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_1 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_2 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_3 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_p_0_2_0_0_0557_out_o));
  LUT6 #(
    .INIT(64'h00BF00BF000000FF)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[0]_i_2 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_4 ),
        .I1(in[0]),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_5 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_6_n_3 ),
        .I4(Q[0]),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_6 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAFFEAEA)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[0]_i_6 
       (.I0(\trunc_ln520_reg_4950_pp0_iter19_reg_reg[0] ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_2_0 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ),
        .I3(or_ln1592_2_reg_1456),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_2_1 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h00FE00FE000000FF)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_2 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_5_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_1 ),
        .I4(Q[1]),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_6 ),
        .O(\q0_reg[4] ));
  LUT5 #(
    .INIT(32'hAEAABFAA)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_5 
       (.I0(\q0_reg[1]_1 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_4 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_2_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_2_1 ),
        .I4(in[1]),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[2]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h00F007F7)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_8 
       (.I0(\q0_reg[1]_0 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[4]_i_2 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_17 ),
        .I3(trunc_ln520_reg_4950_pp0_iter19_reg),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_17_0 ),
        .O(\q0_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_11 
       (.I0(trunc_ln520_reg_4950_pp0_iter19_reg),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_17 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_17_0 ),
        .I3(\q0_reg[1]_0 ),
        .O(\trunc_ln520_reg_4950_pp0_iter19_reg_reg[0] ));
  LUT5 #(
    .INIT(32'h45445555)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_4 
       (.I0(\trunc_ln520_reg_4950_pp0_iter19_reg_reg[0] ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3] ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_1 ),
        .I4(Q[2]),
        .O(\cmp2_i321_read_reg_4880_reg[0] ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0_reg[1]_2 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R_8
   (\q0_reg[1]_0 ,
    ap_enable_reg_pp0_iter2_reg,
    \add_ln1314_reg_5450_reg[0] ,
    \bckgndId_load_read_reg_4897_reg[0] ,
    \cmp2_i321_read_reg_4880_reg[0] ,
    \add_ln1314_reg_5450_reg[4] ,
    \not_cmp2_i321_reg_1316_reg[0] ,
    \not_cmp2_i321_reg_1316_reg[0]_0 ,
    \not_cmp2_i321_reg_1316_reg[0]_1 ,
    \q0_reg[1]_1 ,
    ap_clk,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[3] ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_2 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_3 ,
    Q,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[0] ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_2 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_2 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_3 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[4] ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[6] ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_2 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[5] ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_2 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_4 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_5 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_6 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_7 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[1] ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_2 ,
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7 ,
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_1 ,
    ap_enable_reg_pp0_iter20,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_3 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_4 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_5 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_3 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_3 );
  output \q0_reg[1]_0 ;
  output ap_enable_reg_pp0_iter2_reg;
  output \add_ln1314_reg_5450_reg[0] ;
  output \bckgndId_load_read_reg_4897_reg[0] ;
  output \cmp2_i321_read_reg_4880_reg[0] ;
  output \add_ln1314_reg_5450_reg[4] ;
  output \not_cmp2_i321_reg_1316_reg[0] ;
  output \not_cmp2_i321_reg_1316_reg[0]_0 ;
  output \not_cmp2_i321_reg_1316_reg[0]_1 ;
  input \q0_reg[1]_1 ;
  input ap_clk;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[3] ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_2 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_3 ;
  input [0:0]Q;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[0] ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_2 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_2 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_3 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[4] ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[6] ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_2 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[5] ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_2 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_4 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_5 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_6 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_7 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[1] ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_2 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7 ;
  input [0:0]\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_1 ;
  input ap_enable_reg_pp0_iter20;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_3 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_4 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_5 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_3 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_3 ;

  wire [0:0]Q;
  wire \add_ln1314_reg_5450_reg[0] ;
  wire \add_ln1314_reg_5450_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter2_reg;
  wire \bckgndId_load_read_reg_4897_reg[0] ;
  wire \cmp2_i321_read_reg_4880_reg[0] ;
  wire \not_cmp2_i321_reg_1316_reg[0] ;
  wire \not_cmp2_i321_reg_1316_reg[0]_0 ;
  wire \not_cmp2_i321_reg_1316_reg[0]_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[1]_i_2_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[3]_i_3_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_2_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_4_n_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7 ;
  wire [0:0]\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[0] ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_2 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[1] ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_2 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_2 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[3] ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_2 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_4 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_5 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_6 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_7 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4] ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[5] ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_2 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[6] ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_2 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_3 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_4 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_5 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;

  LUT6 #(
    .INIT(64'hFFFFFFFFF2220000)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[0]_i_4 
       (.I0(Q),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[0] ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_1 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_2 ),
        .I5(\bckgndId_load_read_reg_4897_reg[0] ),
        .O(\add_ln1314_reg_5450_reg[0] ));
  LUT6 #(
    .INIT(64'hEAEEEAEAEAEEEAEE)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[1]_i_1 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3] ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[1]_i_2_n_3 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_0 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_3 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_3 ),
        .O(\not_cmp2_i321_reg_1316_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[1]_i_2 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[1] ),
        .I1(\bckgndId_load_read_reg_4897_reg[0] ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_1 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_2 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260_reg[1]_2 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[2]_i_4 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ),
        .I1(\bckgndId_load_read_reg_4897_reg[0] ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_1 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_2 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_3 ),
        .O(\cmp2_i321_read_reg_4880_reg[0] ));
  LUT6 #(
    .INIT(64'h8A8A8A888A8A8A8A)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[3]_i_2 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3] ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[3]_i_3_n_3 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_1 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_2 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_3 ),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[3]_i_3 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_4 ),
        .I1(\bckgndId_load_read_reg_4897_reg[0] ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_5 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_6 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_2 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_7 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFEFEE)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_4 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4] ),
        .I1(\bckgndId_load_read_reg_4897_reg[0] ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_2 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_1 ),
        .O(\add_ln1314_reg_5450_reg[4] ));
  LUT6 #(
    .INIT(64'hEAEEEAEAEAEEEAEE)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_1 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3] ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_2_n_3 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_0 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_3 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_3 ),
        .O(\not_cmp2_i321_reg_1316_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[5]_i_2 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[5] ),
        .I1(\bckgndId_load_read_reg_4897_reg[0] ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_2 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_1 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260_reg[5]_2 ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAEEEAEEEAEEEEEEE)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_1 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3] ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_4 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_4_n_3 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[3]_0 ),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_5 ),
        .O(\not_cmp2_i321_reg_1316_reg[0] ));
  LUT6 #(
    .INIT(64'h000000000000000B)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[6]_i_4 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[6] ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_2 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_1 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[6]_2 ),
        .I5(\bckgndId_load_read_reg_4897_reg[0] ),
        .O(\p_0_2_0_0_0558_lcssa567_fu_260[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF400000000000000)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[7]_i_18 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_0 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260[7]_i_7_1 ),
        .I3(\q0_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter20),
        .I5(\p_0_2_0_0_0558_lcssa567_fu_260_reg[0]_2 ),
        .O(\bckgndId_load_read_reg_4897_reg[0] ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0_reg[1]_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R
   (\q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    ap_clk);
  output \q0_reg[1]_0 ;
  input \q0_reg[1]_1 ;
  input ap_clk;

  wire ap_clk;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;

  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0_reg[1]_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R
   (\q0_reg[1]_0 ,
    \bckgndId_load_read_reg_4897_reg[0] ,
    \q0_reg[1]_1 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[2] ,
    \q0_reg[1]_2 ,
    ap_enable_reg_pp0_iter20_reg,
    ap_enable_reg_pp0_iter20_reg_0,
    \or_ln1449_reg_5067_pp0_iter19_reg_reg[0] ,
    DPtpgBarSelRgb_CEA_b_ce0,
    \q0_reg[1]_3 ,
    ap_clk,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[0] ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_1 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_3 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_7_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_7_1 ,
    trunc_ln520_reg_4950_pp0_iter19_reg,
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3 ,
    in,
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_1 ,
    Q,
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_7_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_4 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_5 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_6 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_7 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_8 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[1] ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[1]_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[5] ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_1 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[7] ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_1 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_2 );
  output \q0_reg[1]_0 ;
  output \bckgndId_load_read_reg_4897_reg[0] ;
  output \q0_reg[1]_1 ;
  output \p_0_0_0_0_0554_lcssa561_fu_252_reg[2] ;
  output \q0_reg[1]_2 ;
  output ap_enable_reg_pp0_iter20_reg;
  output ap_enable_reg_pp0_iter20_reg_0;
  output \or_ln1449_reg_5067_pp0_iter19_reg_reg[0] ;
  input DPtpgBarSelRgb_CEA_b_ce0;
  input \q0_reg[1]_3 ;
  input ap_clk;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[0] ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_1 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_2 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_3 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_7_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_7_1 ;
  input trunc_ln520_reg_4950_pp0_iter19_reg;
  input \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3 ;
  input [1:0]in;
  input \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_1 ;
  input [0:0]Q;
  input \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_2 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_7_2 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_4 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_5 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_6 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_7 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_8 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[1] ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[1]_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[5] ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_1 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_2 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[7] ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_1 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_2 ;

  wire DPtpgBarSelRgb_CEA_b_ce0;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter20_reg;
  wire ap_enable_reg_pp0_iter20_reg_0;
  wire \bckgndId_load_read_reg_4897_reg[0] ;
  wire [1:0]in;
  wire \or_ln1449_reg_5067_pp0_iter19_reg_reg[0] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[0]_i_2_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_8_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_12_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_1 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_2 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_7_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_7_1 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_7_2 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[0] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_1 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_2 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_4 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_5 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_6 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_7 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_8 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[1] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[1]_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[2] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[5] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_1 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_2 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[7] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_1 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_2 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire trunc_ln520_reg_4950_pp0_iter19_reg;

  LUT6 #(
    .INIT(64'h00000000F2F200F2)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[0]_i_1 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[0]_i_2_n_3 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[0] ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_0 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_1 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_2 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_3 ),
        .O(\bckgndId_load_read_reg_4897_reg[0] ));
  LUT6 #(
    .INIT(64'h11111110FFFFFFFF)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[0]_i_2 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_4 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_5 ),
        .I2(\q0_reg[1]_1 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_6 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_7 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_8 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h11111110FFFFFFFF)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_2 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_4 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[1] ),
        .I2(\q0_reg[1]_1 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[1]_0 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252[1]_i_8_n_3 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_8 ),
        .O(ap_enable_reg_pp0_iter20_reg));
  LUT6 #(
    .INIT(64'hAA88A0880A880088)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_8 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3 ),
        .I1(in[0]),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_0 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_1 ),
        .I4(\q0_reg[1]_0 ),
        .I5(Q),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[1]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_12 
       (.I0(trunc_ln520_reg_4950_pp0_iter19_reg),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_7_1 ),
        .I2(\q0_reg[1]_0 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_7_2 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_7_0 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hAFEEAAEEAAAAAAAA)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_7 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_12_n_3 ),
        .I1(in[1]),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_0 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_1 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_2 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252_reg[2] ));
  LUT6 #(
    .INIT(64'hC0C0E2FFC0C0E2C0)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_9 
       (.I0(\q0_reg[1]_0 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_7_1 ),
        .I2(trunc_ln520_reg_4950_pp0_iter19_reg),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_7_2 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_7_0 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2 ),
        .O(\q0_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h11111110FFFFFFFF)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_2 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5] ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 ),
        .I2(\q0_reg[1]_1 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_1 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_2 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_8 ),
        .O(ap_enable_reg_pp0_iter20_reg_0));
  LUT6 #(
    .INIT(64'hFFFFEFEEEEEEEFEE)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_15 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_7_0 ),
        .I3(\q0_reg[1]_0 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_7_1 ),
        .I5(trunc_ln520_reg_4950_pp0_iter19_reg),
        .O(\q0_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h45454500FFFFFFFF)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_7 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252_reg[7] ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_0 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_1 ),
        .I3(\q0_reg[1]_1 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_2 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_8 ),
        .O(\or_ln1449_reg_5067_pp0_iter19_reg_reg[0] ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0_reg[1]_3 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R_9
   (\q0_reg[1]_0 ,
    ap_enable_reg_pp0_iter20_reg,
    ap_enable_reg_pp0_iter20_reg_0,
    \or_ln1592_reg_1446_reg[0] ,
    \or_ln1592_reg_1446_reg[0]_0 ,
    \or_ln1592_reg_1446_reg[0]_1 ,
    \bckgndId_load_read_reg_4897_reg[0] ,
    \add_ln1314_reg_5450_reg[1] ,
    \bckgndId_load_read_reg_4897_reg[0]_0 ,
    \bckgndId_load_read_reg_4897_reg[0]_1 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[2] ,
    \q0_reg[1]_1 ,
    ap_clk,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_1 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_3 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[3] ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_1 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[6] ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 ,
    or_ln1592_reg_1446,
    \p_0_0_0_0_0554_lcssa561_fu_252[0]_i_2 ,
    Q,
    \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_1 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_1 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_7_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_3_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[5] ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 ,
    ap_enable_reg_pp0_iter20,
    \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_3 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_4 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_5 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_6 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_7 ,
    in);
  output \q0_reg[1]_0 ;
  output ap_enable_reg_pp0_iter20_reg;
  output ap_enable_reg_pp0_iter20_reg_0;
  output \or_ln1592_reg_1446_reg[0] ;
  output \or_ln1592_reg_1446_reg[0]_0 ;
  output \or_ln1592_reg_1446_reg[0]_1 ;
  output \bckgndId_load_read_reg_4897_reg[0] ;
  output \add_ln1314_reg_5450_reg[1] ;
  output \bckgndId_load_read_reg_4897_reg[0]_0 ;
  output \bckgndId_load_read_reg_4897_reg[0]_1 ;
  output \p_0_0_0_0_0554_lcssa561_fu_252_reg[2] ;
  input \q0_reg[1]_1 ;
  input ap_clk;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_1 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_2 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_3 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[3] ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_1 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_2 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[6] ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 ;
  input or_ln1592_reg_1446;
  input \p_0_0_0_0_0554_lcssa561_fu_252[0]_i_2 ;
  input [4:0]Q;
  input \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_1 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_2 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_1 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_2 ;
  input [6:0]\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_7_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_3_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_2 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_2 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[5] ;
  input [1:0]\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 ;
  input ap_enable_reg_pp0_iter20;
  input [6:0]\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_3 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_4 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_5 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_6 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_7 ;
  input [0:0]in;

  wire [4:0]Q;
  wire \add_ln1314_reg_5450_reg[1] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter20_reg;
  wire ap_enable_reg_pp0_iter20_reg_0;
  wire \bckgndId_load_read_reg_4897_reg[0] ;
  wire \bckgndId_load_read_reg_4897_reg[0]_0 ;
  wire \bckgndId_load_read_reg_4897_reg[0]_1 ;
  wire [0:0]in;
  wire or_ln1592_reg_1446;
  wire \or_ln1592_reg_1446_reg[0] ;
  wire \or_ln1592_reg_1446_reg[0]_0 ;
  wire \or_ln1592_reg_1446_reg[0]_1 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[0]_i_2 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[0]_i_8_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_2 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_9_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_11_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_1 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_2 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_6_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_8_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_11_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_3_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_7_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_9_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_10_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_2 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_9_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_10_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_1 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_2 ;
  wire [6:0]\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_3 ;
  wire [6:0]\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_7_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_7_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_9_n_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[2] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_1 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_2 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_3 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_4 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_5 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_6 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_7 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[3] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_1 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_2 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[5] ;
  wire [1:0]\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[6] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_0 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;

  LUT6 #(
    .INIT(64'h1010000013100000)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[0]_i_3 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[0]_i_8_n_3 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5] ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 [0]),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 [1]),
        .I4(ap_enable_reg_pp0_iter20),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_3 [0]),
        .O(\bckgndId_load_read_reg_4897_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF888F888F888F)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[0]_i_6 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[0]_i_8_n_3 ),
        .I2(or_ln1592_reg_1446),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[0]_i_2 ),
        .I4(Q[0]),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_1 ),
        .O(\or_ln1592_reg_1446_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[0]_i_8 
       (.I0(\q0_reg[1]_0 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_2 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_7_0 [0]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0030005000300000)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_3 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_3 [1]),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[1]_i_9_n_3 ),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5] ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 [0]),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 [1]),
        .O(\add_ln1314_reg_5450_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFF888F888F888F)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_7 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[1]_i_9_n_3 ),
        .I2(or_ln1592_reg_1446),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[1]_i_2 ),
        .I4(Q[1]),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_1 ),
        .O(\or_ln1592_reg_1446_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[1]_i_9 
       (.I0(\q0_reg[1]_0 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_2 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_7_0 [1]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[1]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFBAAFFFFFBAA0000)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_1 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_4 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_5 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_6 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_n_3 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_7 ),
        .I5(in),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_11 
       (.I0(\q0_reg[1]_0 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_2 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_7_0 [2]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hBABABABABAAABABA)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_1 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_6_n_3 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_2 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_8_n_3 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_3 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hEFEFFFFFECEFFFFF)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_6 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_11_n_3 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5] ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 [0]),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 [1]),
        .I4(ap_enable_reg_pp0_iter20),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_3 [2]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0444040404444444)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[2]_i_8 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_0 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_1 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 ),
        .I3(\q0_reg[1]_0 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_2 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_7_0 [2]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_11 
       (.I0(\q0_reg[1]_0 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_2 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_7_0 [3]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h000000005555FFFD)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_3 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3] ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_0 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_7_n_3 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_1 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_2 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_9_n_3 ),
        .O(ap_enable_reg_pp0_iter20_reg));
  LUT6 #(
    .INIT(64'hFFFF888F888F888F)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_7 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_11_n_3 ),
        .I2(or_ln1592_reg_1446),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_3_0 ),
        .I4(Q[2]),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_1 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h1010000013100000)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[3]_i_9 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_11_n_3 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5] ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 [0]),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 [1]),
        .I4(ap_enable_reg_pp0_iter20),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_3 [3]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[3]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_10 
       (.I0(\q0_reg[1]_0 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_2 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_7_0 [4]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h1010000013100000)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_3 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_10_n_3 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5] ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 [0]),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 [1]),
        .I4(ap_enable_reg_pp0_iter20),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_3 [4]),
        .O(\bckgndId_load_read_reg_4897_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h1010000013100000)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_3 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[5]_i_9_n_3 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5] ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 [0]),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 [1]),
        .I4(ap_enable_reg_pp0_iter20),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_3 [5]),
        .O(\bckgndId_load_read_reg_4897_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFF888F888F888F)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_7 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[5]_i_9_n_3 ),
        .I2(or_ln1592_reg_1446),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[5]_i_2 ),
        .I4(Q[3]),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_1 ),
        .O(\or_ln1592_reg_1446_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[5]_i_9 
       (.I0(\q0_reg[1]_0 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_2 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_7_0 [5]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[5]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_10 
       (.I0(\q0_reg[1]_0 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_3_2 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_7_0 [6]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h000000005555FFFD)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3] ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[6] ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_7_n_3 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[3]_1 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[6]_0 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_9_n_3 ),
        .O(ap_enable_reg_pp0_iter20_reg_0));
  LUT6 #(
    .INIT(64'hFFFF888F888F888F)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_7 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_0 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_10_n_3 ),
        .I2(or_ln1592_reg_1446),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_2 ),
        .I4(Q[4]),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_1 ),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h1010000013100000)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[6]_i_9 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_10_n_3 ),
        .I1(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5] ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 [0]),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[5]_0 [1]),
        .I4(ap_enable_reg_pp0_iter20),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_3_3 [6]),
        .O(\p_0_0_0_0_0554_lcssa561_fu_252[6]_i_9_n_3 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0_reg[1]_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R
   (\add_ln1314_reg_5450_reg[3] ,
    \add_ln1314_reg_5450_reg[1] ,
    \cmp2_i321_read_reg_4880_reg[0] ,
    \q0_reg[7]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ,
    Q,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[5] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_3_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_3_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_3_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_3_3 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_2_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_2_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_2_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_2_3 ,
    E,
    \q0_reg[7]_1 ,
    ap_clk);
  output \add_ln1314_reg_5450_reg[3] ;
  output \add_ln1314_reg_5450_reg[1] ;
  output \cmp2_i321_read_reg_4880_reg[0] ;
  output [3:0]\q0_reg[7]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ;
  input [2:0]Q;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[5] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_3_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_3_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_3_2 ;
  input [0:0]\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_3_3 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_2_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_2_1 ;
  input [0:0]\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_2_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_2_3 ;
  input [0:0]E;
  input [3:0]\q0_reg[7]_1 ;
  input ap_clk;

  wire [0:0]E;
  wire [2:0]Q;
  wire \add_ln1314_reg_5450_reg[1] ;
  wire \add_ln1314_reg_5450_reg[3] ;
  wire ap_clk;
  wire \cmp2_i321_read_reg_4880_reg[0] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_3_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_3_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_3_2 ;
  wire [0:0]\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_3_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_2_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_2_1 ;
  wire [0:0]\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_2_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_2_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_6_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_7_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[5] ;
  wire [3:0]\q0_reg[7]_0 ;
  wire [3:0]\q0_reg[7]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_3 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ),
        .I1(Q[0]),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5] ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_7_n_3 ),
        .O(\add_ln1314_reg_5450_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFFBAAA)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_2 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_6_n_3 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ),
        .I2(Q[1]),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5] ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_0 ),
        .O(\add_ln1314_reg_5450_reg[3] ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_6 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_2_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_2_1 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_2_2 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_2_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_3 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5] ),
        .I1(Q[2]),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_7_n_3 ),
        .O(\cmp2_i321_read_reg_4880_reg[0] ));
  LUT5 #(
    .INIT(32'hFDFFFDFD)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_7 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_3_0 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_6_n_3 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_3_1 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_3_2 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_3_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_7_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_1 [0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_1 [1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_1 [2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_1 [3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R
   (E,
    ap_enable_reg_pp0_iter21_reg,
    D,
    \cmp2_i321_read_reg_4880_reg[0] ,
    \bckgndId_load_read_reg_4897_reg[1] ,
    \bSerie_V_reg[25] ,
    \q0_reg[7]_0 ,
    \cmp2_i321_read_reg_4880_reg[0]_0 ,
    \q0_reg[0]_0 ,
    ap_enable_reg_pp0_iter20_reg,
    \q0_reg[7]_1 ,
    \gSerie_V_reg[22] ,
    \gSerie_V_reg[26] ,
    \q0_reg[4]_0 ,
    \or_ln1449_reg_5067_pp0_iter19_reg_reg[0] ,
    Q,
    ap_enable_reg_pp0_iter19,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[6] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_3 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_4 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_5 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_6 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[4] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ,
    tmp_9_fu_3903_p3,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[4] ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_1 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_7_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_4 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_3_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_4 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_5_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_7 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_8 ,
    \q0_reg[7]_2 ,
    ap_clk);
  output [0:0]E;
  output ap_enable_reg_pp0_iter21_reg;
  output [0:0]D;
  output \cmp2_i321_read_reg_4880_reg[0] ;
  output \bckgndId_load_read_reg_4897_reg[1] ;
  output \bSerie_V_reg[25] ;
  output [3:0]\q0_reg[7]_0 ;
  output \cmp2_i321_read_reg_4880_reg[0]_0 ;
  output \q0_reg[0]_0 ;
  output ap_enable_reg_pp0_iter20_reg;
  output \q0_reg[7]_1 ;
  output \gSerie_V_reg[22] ;
  output \gSerie_V_reg[26] ;
  output \q0_reg[4]_0 ;
  output \or_ln1449_reg_5067_pp0_iter19_reg_reg[0] ;
  input [7:0]Q;
  input ap_enable_reg_pp0_iter19;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[6] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_3 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_4 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_5 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_6 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[4] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ;
  input [6:0]tmp_9_fu_3903_p3;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[4] ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_1 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_7_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_0 ;
  input [4:0]\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_1 ;
  input [0:0]\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_4 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_3_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_4 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_5_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_2 ;
  input [3:0]\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_7 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_8 ;
  input [3:0]\q0_reg[7]_2 ;
  input ap_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter19;
  wire ap_enable_reg_pp0_iter20_reg;
  wire ap_enable_reg_pp0_iter21_reg;
  wire \bSerie_V_reg[25] ;
  wire \bckgndId_load_read_reg_4897_reg[1] ;
  wire \cmp2_i321_read_reg_4880_reg[0] ;
  wire \cmp2_i321_read_reg_4880_reg[0]_0 ;
  wire \gSerie_V_reg[22] ;
  wire \gSerie_V_reg[26] ;
  wire \or_ln1449_reg_5067_pp0_iter19_reg_reg[0] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_12_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_4 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_7_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_3_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_9_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_14_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_12_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_13_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_4 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_0 ;
  wire [4:0]\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_21_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_2_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_5_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_5_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_7_n_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13 ;
  wire [3:0]\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13_0 ;
  wire [0:0]\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[4] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[6] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_4 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_5 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_6 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_7 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_8 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4] ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_1 ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_2 ;
  wire \q0[7]_i_3_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[4]_0 ;
  wire [3:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [3:0]\q0_reg[7]_2 ;
  wire [6:0]tmp_9_fu_3903_p3;

  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_12 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ),
        .I1(tmp_9_fu_3903_p3[0]),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_1 [0]),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_7_0 ),
        .I5(\q0_reg[0]_0 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_6 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_2 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4_1 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13_0 [0]),
        .O(\q0_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h000E0F0E0F0E0F0E)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_8 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_7_0 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_12_n_3 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4_0 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4_1 ),
        .O(\cmp2_i321_read_reg_4880_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_7 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_12_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_1 [1]),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_0 ),
        .I4(tmp_9_fu_3903_p3[1]),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_4 ),
        .O(\gSerie_V_reg[22] ));
  LUT6 #(
    .INIT(64'h000000000E0E00FF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_4 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2] ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_14_n_3 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 ),
        .O(\cmp2_i321_read_reg_4880_reg[0] ));
  LUT6 #(
    .INIT(64'h01450101FFFFFFFF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_3 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[3]_1 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_9_n_3 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ),
        .O(\or_ln1449_reg_5067_pp0_iter19_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_9 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_12_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_1 [2]),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_0 ),
        .I4(tmp_9_fu_3903_p3[2]),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_3_0 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[3]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hF101)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_14 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_7_0 ),
        .I3(\q0_reg[4]_0 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFAAABAAAAAAAA)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_5 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_1 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[4] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_14_n_3 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_1 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ),
        .O(\bckgndId_load_read_reg_4897_reg[1] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_8 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_2 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4_1 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13_0 [2]),
        .O(\q0_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hF101)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_12 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_7_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_13_n_3 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_13 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_2 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4_1 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13_0 [1]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_9 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_12_n_3 ),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_1 [3]),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_0 ),
        .I4(tmp_9_fu_3903_p3[4]),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_4 ),
        .O(\gSerie_V_reg[26] ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAFE)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_1 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_2_n_3 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[6] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_1 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_5_n_3 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_2 ),
        .O(D));
  LUT6 #(
    .INIT(64'h000E0F0E0F0E0F0E)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_7_0 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_21_n_3 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_5_0 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4_1 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFDFDD)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_2 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_3 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_4 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_5 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_7_n_3 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_6 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_21 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_7_n_3 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_7_0 ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_1 [4]),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_0 ),
        .I5(tmp_9_fu_3903_p3[5]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFDFD000000000)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_5 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_7 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_n_3 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[6]_8 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[3] ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_7 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_2 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4_1 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13_0 [2]),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_25 
       (.I0(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ),
        .I1(tmp_9_fu_3903_p3[6]),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_15_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_8 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[1]_i_7_0 ),
        .I5(\q0_reg[7]_1 ),
        .O(ap_enable_reg_pp0_iter20_reg));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[7]_i_32 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_2 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4_1 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[7]_i_13_0 [3]),
        .O(\q0_reg[7]_1 ));
  LUT6 #(
    .INIT(64'h4C4000004C404C4C)) 
    \p_0_2_0_0_0558_lcssa567_fu_260[4]_i_3 
       (.I0(tmp_9_fu_3903_p3[3]),
        .I1(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4] ),
        .I2(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_0 ),
        .I3(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_1 ),
        .I4(\p_0_2_0_0_0558_lcssa567_fu_260_reg[4]_2 ),
        .I5(\q0_reg[7]_0 [1]),
        .O(\bSerie_V_reg[25] ));
  LUT6 #(
    .INIT(64'h0000000040440000)) 
    \q0[7]_i_1__3 
       (.I0(\q0[7]_i_3_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp0_iter19),
        .I5(ap_enable_reg_pp0_iter21_reg),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \q0[7]_i_3 
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\q0[7]_i_3_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_2 [0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_2 [1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_2 [2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_2 [3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[10]_i_6 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[0]_2 ),
        .O(ap_enable_reg_pp0_iter21_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R
   (E,
    \q0_reg[4]_0 ,
    Q,
    \q0_reg[7]_0 ,
    \bckgndId_load_read_reg_4897_reg[2] ,
    \q0_reg[7]_1 ,
    tpgBarSelYuv_v_ce0,
    \q0_reg[7]_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[7] ,
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_16 ,
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_1 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_2 ,
    \xBar_V_reg[10] ,
    D,
    ap_clk);
  output [0:0]E;
  output \q0_reg[4]_0 ;
  output [6:0]Q;
  output \q0_reg[7]_0 ;
  output \bckgndId_load_read_reg_4897_reg[2] ;
  output \q0_reg[7]_1 ;
  input tpgBarSelYuv_v_ce0;
  input \q0_reg[7]_2 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[7] ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_16 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_1 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_2 ;
  input [5:0]\xBar_V_reg[10] ;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire ap_clk;
  wire \bckgndId_load_read_reg_4897_reg[2] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_16 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[7] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_1 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_2 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg_n_3_[7] ;
  wire tpgBarSelYuv_v_ce0;
  wire [5:0]\xBar_V_reg[10] ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFEAEAAAA)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[4]_i_8 
       (.I0(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2 ),
        .I1(Q[4]),
        .I2(\q0_reg[7]_2 ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[7] ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_16 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252[4]_i_2_0 ),
        .O(\q0_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_26 
       (.I0(\q0_reg_n_3_[7] ),
        .I1(\q0_reg[7]_2 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252_reg[7] ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252[7]_i_16 ),
        .O(\q0_reg[7]_1 ));
  LUT6 #(
    .INIT(64'h000000000000FF1D)) 
    \p_0_0_0_0_0554_lcssa561_fu_252[7]_i_8 
       (.I0(\q0_reg_n_3_[7] ),
        .I1(\q0_reg[7]_2 ),
        .I2(\p_0_0_0_0_0554_lcssa561_fu_252_reg[7] ),
        .I3(\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_0 ),
        .I4(\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_1 ),
        .I5(\p_0_0_0_0_0554_lcssa561_fu_252_reg[7]_2 ),
        .O(\q0_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \q0[7]_i_1__2 
       (.I0(tpgBarSelYuv_v_ce0),
        .I1(\q0_reg[7]_2 ),
        .O(E));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\q0_reg_n_3_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \xBar_V[10]_i_5 
       (.I0(\xBar_V_reg[10] [0]),
        .I1(\xBar_V_reg[10] [1]),
        .I2(\xBar_V_reg[10] [2]),
        .I3(\xBar_V_reg[10] [4]),
        .I4(\xBar_V_reg[10] [5]),
        .I5(\xBar_V_reg[10] [3]),
        .O(\bckgndId_load_read_reg_4897_reg[2] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    \hBarSel_4_loc_0_fu_312_reg[2] ,
    D,
    DPtpgBarArray_ce0,
    ap_clk,
    hBarSel_3_loc_0_fu_284,
    tpgCheckerBoardArray_address0,
    hBarSel_4_loc_0_fu_312,
    Q,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[1] );
  output \q0_reg[0]_0 ;
  output \hBarSel_4_loc_0_fu_312_reg[2] ;
  output [1:0]D;
  input DPtpgBarArray_ce0;
  input ap_clk;
  input [0:0]hBarSel_3_loc_0_fu_284;
  input [0:0]tpgCheckerBoardArray_address0;
  input [0:0]hBarSel_4_loc_0_fu_312;
  input [1:0]Q;
  input \q0_reg[7] ;
  input [0:0]\q0_reg[7]_0 ;
  input \q0_reg[1] ;

  wire [1:0]D;
  wire DPtpgBarArray_ce0;
  wire [1:0]Q;
  wire ap_clk;
  wire g0_b0_n_3;
  wire [0:0]hBarSel_3_loc_0_fu_284;
  wire [0:0]hBarSel_4_loc_0_fu_312;
  wire \hBarSel_4_loc_0_fu_312_reg[2] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[1] ;
  wire \q0_reg[7] ;
  wire [0:0]\q0_reg[7]_0 ;
  wire [0:0]tpgCheckerBoardArray_address0;

  LUT2 #(
    .INIT(4'h6)) 
    g0_b0
       (.I0(hBarSel_3_loc_0_fu_284),
        .I1(tpgCheckerBoardArray_address0),
        .O(g0_b0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q0[1]_i_1__5 
       (.I0(\hBarSel_4_loc_0_fu_312_reg[2] ),
        .I1(\q0_reg[1] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[7]_i_1__0__0 
       (.I0(\hBarSel_4_loc_0_fu_312_reg[2] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hCCFCCC0CCCACCCAC)) 
    \q0[7]_i_6 
       (.I0(hBarSel_4_loc_0_fu_312),
        .I1(\q0_reg[0]_0 ),
        .I2(Q[0]),
        .I3(\q0_reg[7] ),
        .I4(\q0_reg[7]_0 ),
        .I5(Q[1]),
        .O(\hBarSel_4_loc_0_fu_312_reg[2] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(g0_b0_n_3),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R
   (DPtpgBarArray_ce0,
    \hBarSel_4_loc_0_fu_312_reg[0] ,
    \hBarSel_4_loc_0_fu_312_reg[1] ,
    \q0_reg[2]_0 ,
    D,
    \hBarSel_4_loc_0_fu_312_reg[1]_0 ,
    ap_enable_reg_pp0_iter18,
    \q0_reg[2]_1 ,
    \q0_reg[2]_2 ,
    hBarSel_4_loc_0_fu_312,
    Q,
    \q0_reg[7] ,
    tpgCheckerBoardArray_q0,
    \q0_reg[7]_0 ,
    ap_clk,
    sel);
  output DPtpgBarArray_ce0;
  output \hBarSel_4_loc_0_fu_312_reg[0] ;
  output \hBarSel_4_loc_0_fu_312_reg[1] ;
  output [1:0]\q0_reg[2]_0 ;
  output [4:0]D;
  output [1:0]\hBarSel_4_loc_0_fu_312_reg[1]_0 ;
  input ap_enable_reg_pp0_iter18;
  input \q0_reg[2]_1 ;
  input \q0_reg[2]_2 ;
  input [1:0]hBarSel_4_loc_0_fu_312;
  input [1:0]Q;
  input \q0_reg[7] ;
  input [0:0]tpgCheckerBoardArray_q0;
  input \q0_reg[7]_0 ;
  input ap_clk;
  input [5:0]sel;

  wire [4:0]D;
  wire DPtpgBarArray_ce0;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter18;
  wire g0_b0__0_n_3;
  wire g0_b1_n_3;
  wire g0_b2_n_3;
  wire [1:0]hBarSel_4_loc_0_fu_312;
  wire \hBarSel_4_loc_0_fu_312_reg[0] ;
  wire \hBarSel_4_loc_0_fu_312_reg[1] ;
  wire [1:0]\hBarSel_4_loc_0_fu_312_reg[1]_0 ;
  wire [1:0]\q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire \q0_reg[2]_2 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg_n_3_[0] ;
  wire [5:0]sel;
  wire [0:0]tpgCheckerBoardArray_q0;

  LUT6 #(
    .INIT(64'h0F714D55AAB28EF0)) 
    g0_b0__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(g0_b0__0_n_3));
  LUT6 #(
    .INIT(64'h69E8D433CC2B1796)) 
    g0_b1
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(g0_b1_n_3));
  LUT6 #(
    .INIT(64'hAA4D8E0FF071B255)) 
    g0_b2
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(g0_b2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h5B)) 
    \q0[0]_i_1__0 
       (.I0(\q0_reg[7]_0 ),
        .I1(\hBarSel_4_loc_0_fu_312_reg[1] ),
        .I2(\hBarSel_4_loc_0_fu_312_reg[0] ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h8A)) 
    \q0[2]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter18),
        .I1(\q0_reg[2]_1 ),
        .I2(\q0_reg[2]_2 ),
        .O(DPtpgBarArray_ce0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[2]_i_1__0__0 
       (.I0(\hBarSel_4_loc_0_fu_312_reg[1] ),
        .I1(\hBarSel_4_loc_0_fu_312_reg[0] ),
        .I2(\q0_reg[7]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[3]_i_1__0__0 
       (.I0(\q0_reg[7]_0 ),
        .I1(\hBarSel_4_loc_0_fu_312_reg[1] ),
        .I2(\hBarSel_4_loc_0_fu_312_reg[0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[4]_i_1__2 
       (.I0(\hBarSel_4_loc_0_fu_312_reg[1] ),
        .I1(\q0_reg[7]_0 ),
        .I2(\hBarSel_4_loc_0_fu_312_reg[0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[4]_i_1__3 
       (.I0(\hBarSel_4_loc_0_fu_312_reg[0] ),
        .I1(\hBarSel_4_loc_0_fu_312_reg[1] ),
        .I2(\q0_reg[7]_0 ),
        .O(\hBarSel_4_loc_0_fu_312_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \q0[5]_i_1__2 
       (.I0(\q0_reg[7]_0 ),
        .I1(\hBarSel_4_loc_0_fu_312_reg[1] ),
        .I2(\hBarSel_4_loc_0_fu_312_reg[0] ),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hD5)) 
    \q0[7]_i_2__0 
       (.I0(\hBarSel_4_loc_0_fu_312_reg[1] ),
        .I1(\hBarSel_4_loc_0_fu_312_reg[0] ),
        .I2(\q0_reg[7]_0 ),
        .O(\hBarSel_4_loc_0_fu_312_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFCFAF0000C0A0)) 
    \q0[7]_i_4 
       (.I0(hBarSel_4_loc_0_fu_312[1]),
        .I1(\q0_reg[2]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\q0_reg[7] ),
        .I5(tpgCheckerBoardArray_q0),
        .O(\hBarSel_4_loc_0_fu_312_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFCFAF0000C0A0)) 
    \q0[7]_i_5 
       (.I0(hBarSel_4_loc_0_fu_312[0]),
        .I1(\q0_reg_n_3_[0] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\q0_reg[7] ),
        .I5(tpgCheckerBoardArray_q0),
        .O(\hBarSel_4_loc_0_fu_312_reg[0] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(g0_b0__0_n_3),
        .Q(\q0_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(g0_b1_n_3),
        .Q(\q0_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(g0_b2_n_3),
        .Q(\q0_reg[2]_0 [1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R
   (\q0_reg[6]_0 ,
    \q0_reg[6]_1 ,
    \q0_reg[6]_2 ,
    \q0_reg[6]_3 ,
    DPtpgBarSelRgb_CEA_b_ce0,
    \q0_reg[6]_4 ,
    ap_clk,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[5] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_3 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[1] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[0] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ,
    ap_enable_reg_pp0_iter20,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 );
  output \q0_reg[6]_0 ;
  output \q0_reg[6]_1 ;
  output \q0_reg[6]_2 ;
  output \q0_reg[6]_3 ;
  input DPtpgBarSelRgb_CEA_b_ce0;
  input \q0_reg[6]_4 ;
  input ap_clk;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[5] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_3 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[1] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[0] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ;
  input ap_enable_reg_pp0_iter20;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 ;

  wire DPtpgBarSelRgb_CEA_b_ce0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter20;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[0] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[1] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[5] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_3 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[6]_2 ;
  wire \q0_reg[6]_3 ;
  wire \q0_reg[6]_4 ;
  wire \q0_reg_n_3_[6] ;

  LUT6 #(
    .INIT(64'hAAA88A88AAA8AAA8)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_4 
       (.I0(\q0_reg[6]_1 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0] ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_1 ),
        .O(\q0_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hAAA88A88AAA8AAA8)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[1]_i_4 
       (.I0(\q0_reg[6]_1 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[1] ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_0 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[1]_1 ),
        .O(\q0_reg[6]_2 ));
  LUT6 #(
    .INIT(64'hFFFFF4FFFFFFFFFF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_3 
       (.I0(\q0_reg_n_3_[6] ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ),
        .I3(ap_enable_reg_pp0_iter20),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 ),
        .O(\q0_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hAAA88A88AAA8AAA8)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_4 
       (.I0(\q0_reg[6]_1 ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_1 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_2 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[5]_3 ),
        .O(\q0_reg[6]_0 ));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0_reg[6]_4 ),
        .Q(\q0_reg_n_3_[6] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R_12
   (D,
    \add_ln1314_reg_5450_reg[0] ,
    ap_enable_reg_pp0_iter20_reg,
    \bckgndId_load_read_reg_4897_reg[1] ,
    \q0_reg[6]_0 ,
    DPtpgBarSelRgb_CEA_b_ce0,
    \q0_reg[6]_1 ,
    ap_clk,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[4] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_1 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_3 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[0] ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_1 ,
    Q,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_4 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_5 ,
    \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_6 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_2 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_7 ,
    ap_enable_reg_pp0_iter20,
    \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_7_0 ,
    \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_7_1 );
  output [1:0]D;
  output \add_ln1314_reg_5450_reg[0] ;
  output ap_enable_reg_pp0_iter20_reg;
  output \bckgndId_load_read_reg_4897_reg[1] ;
  output \q0_reg[6]_0 ;
  input DPtpgBarSelRgb_CEA_b_ce0;
  input \q0_reg[6]_1 ;
  input ap_clk;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[4] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_1 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_3 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[0] ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_1 ;
  input [0:0]Q;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_2 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_4 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_5 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_6 ;
  input [1:0]\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_2 ;
  input [1:0]\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_7 ;
  input ap_enable_reg_pp0_iter20;
  input \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_7_0 ;
  input \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_7_1 ;

  wire [1:0]D;
  wire DPtpgBarSelRgb_CEA_b_ce0;
  wire [0:0]Q;
  wire \add_ln1314_reg_5450_reg[0] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter20_reg;
  wire \bckgndId_load_read_reg_4897_reg[1] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_3_n_3 ;
  wire [1:0]\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_7 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_7_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256[5]_i_7_1 ;
  wire [1:0]\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[0] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[4] ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_0 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_1 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_2 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_3 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_4 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_5 ;
  wire \p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_6 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg_n_3_[6] ;

  LUT6 #(
    .INIT(64'hAEFFAEAEAEAEAEAE)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter20_reg),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_1 ),
        .I4(Q),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_2 ),
        .O(\add_ln1314_reg_5450_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000EEEEFFEF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[2]_i_1 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2] ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_3_n_3 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_1 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_2 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[2]_3 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[3]_i_7 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_4 ),
        .I1(\bckgndId_load_read_reg_4897_reg[1] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_5 ),
        .O(ap_enable_reg_pp0_iter20_reg));
  LUT6 #(
    .INIT(64'h00000000EEEEFFFE)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_1 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[4] ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_3_n_3 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_1 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_2 ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_3 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDFDDDFDDFFFFDFDD)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_3 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_4 ),
        .I1(\bckgndId_load_read_reg_4897_reg[1] ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256_reg[0]_0 ),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_6 ),
        .I4(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_2 [0]),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_5 ),
        .O(\p_0_1_0_0_0556_lcssa564_fu_256[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0010000000100010)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[4]_i_7 
       (.I0(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_7 [1]),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_7 [0]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_7_0 ),
        .I4(\q0_reg_n_3_[6] ),
        .I5(\p_0_1_0_0_0556_lcssa564_fu_256[5]_i_7_1 ),
        .O(\bckgndId_load_read_reg_4897_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \p_0_1_0_0_0556_lcssa564_fu_256[6]_i_8 
       (.I0(\bckgndId_load_read_reg_4897_reg[1] ),
        .I1(\p_0_1_0_0_0556_lcssa564_fu_256_reg[4]_5 ),
        .I2(\p_0_1_0_0_0556_lcssa564_fu_256[6]_i_2 [1]),
        .O(\q0_reg[6]_0 ));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(DPtpgBarSelRgb_CEA_b_ce0),
        .D(\q0_reg[6]_1 ),
        .Q(\q0_reg_n_3_[6] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgForeground
   (Q,
    \tobool_reg_411_reg[0]_0 ,
    D,
    CO,
    start_once_reg,
    full_n17_out,
    E,
    push,
    ap_enable_reg_pp0_iter3_reg,
    in,
    ap_clk,
    icmp_fu_304_p2,
    and4_i_fu_256_p2,
    and10_i_fu_270_p2,
    and26_i_fu_284_p2,
    \loopWidth_read_reg_869_reg[15] ,
    \hMax_reg_451_reg[3]_0 ,
    \hMax_reg_451_reg[7]_0 ,
    \hMax_reg_451_reg[11]_0 ,
    \hMax_reg_451_reg[15]_0 ,
    \vMax_reg_456_reg[15]_0 ,
    \vMax_reg_456_reg[3]_0 ,
    \vMax_reg_456_reg[7]_0 ,
    \vMax_reg_456_reg[11]_0 ,
    \vMax_reg_456_reg[15]_1 ,
    icmp_ln727_fu_348_p2_carry__0_0,
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg_reg_0,
    \cmp2_i_reg_514_reg[0]_0 ,
    SS,
    \tobool_reg_411_reg[0]_1 ,
    push_0,
    \pixOut_val_V_reg_446_reg[6]_0 ,
    ovrlayYUV_full_n,
    out,
    bckgndYUV_empty_n,
    ap_rst_n,
    tpgForeground_U0_ap_start,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    \cmp2_i_reg_514_reg[0]_1 ,
    \color_read_reg_779_reg[7] ,
    \ovrlayId_load_read_reg_826_reg[7] ,
    \crossHairX_1_read_reg_788_reg[15] ,
    \zext_ln1869_cast_reg_880_reg[7] ,
    \boxSize_1_read_reg_820_reg[15] ,
    \empty_67_reg_476_reg[7]_0 ,
    \empty_reg_421_reg[7]_0 ,
    \empty_68_reg_486_reg[7]_0 );
  output [2:0]Q;
  output \tobool_reg_411_reg[0]_0 ;
  output [15:0]D;
  output [0:0]CO;
  output start_once_reg;
  output full_n17_out;
  output [0:0]E;
  output push;
  output ap_enable_reg_pp0_iter3_reg;
  output [23:0]in;
  input ap_clk;
  input icmp_fu_304_p2;
  input and4_i_fu_256_p2;
  input and10_i_fu_270_p2;
  input and26_i_fu_284_p2;
  input [15:0]\loopWidth_read_reg_869_reg[15] ;
  input [3:0]\hMax_reg_451_reg[3]_0 ;
  input [3:0]\hMax_reg_451_reg[7]_0 ;
  input [3:0]\hMax_reg_451_reg[11]_0 ;
  input [3:0]\hMax_reg_451_reg[15]_0 ;
  input [14:0]\vMax_reg_456_reg[15]_0 ;
  input [3:0]\vMax_reg_456_reg[3]_0 ;
  input [3:0]\vMax_reg_456_reg[7]_0 ;
  input [3:0]\vMax_reg_456_reg[11]_0 ;
  input [3:0]\vMax_reg_456_reg[15]_1 ;
  input [3:0]icmp_ln727_fu_348_p2_carry__0_0;
  input [1:0]grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg_reg_0;
  input [0:0]\cmp2_i_reg_514_reg[0]_0 ;
  input [0:0]SS;
  input \tobool_reg_411_reg[0]_1 ;
  input push_0;
  input \pixOut_val_V_reg_446_reg[6]_0 ;
  input ovrlayYUV_full_n;
  input [23:0]out;
  input bckgndYUV_empty_n;
  input ap_rst_n;
  input tpgForeground_U0_ap_start;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input [14:0]\cmp2_i_reg_514_reg[0]_1 ;
  input [7:0]\color_read_reg_779_reg[7] ;
  input [7:0]\ovrlayId_load_read_reg_826_reg[7] ;
  input [15:0]\crossHairX_1_read_reg_788_reg[15] ;
  input [7:0]\zext_ln1869_cast_reg_880_reg[7] ;
  input [15:0]\boxSize_1_read_reg_820_reg[15] ;
  input [7:0]\empty_67_reg_476_reg[7]_0 ;
  input [7:0]\empty_reg_421_reg[7]_0 ;
  input [7:0]\empty_68_reg_486_reg[7]_0 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SS;
  wire and10_i_fu_270_p2;
  wire and10_i_reg_466;
  wire and26_i_fu_284_p2;
  wire and26_i_reg_471;
  wire and4_i_fu_256_p2;
  wire and4_i_reg_461;
  wire \ap_CS_fsm_reg_n_3_[2] ;
  wire ap_NS_fsm13_out;
  wire [3:0]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_rst_n;
  wire bckgndYUV_empty_n;
  wire [15:0]boxHCoord;
  wire \boxHCoord0_inferred__0/i__carry__0_n_10 ;
  wire \boxHCoord0_inferred__0/i__carry__0_n_3 ;
  wire \boxHCoord0_inferred__0/i__carry__0_n_4 ;
  wire \boxHCoord0_inferred__0/i__carry__0_n_5 ;
  wire \boxHCoord0_inferred__0/i__carry__0_n_6 ;
  wire \boxHCoord0_inferred__0/i__carry__0_n_7 ;
  wire \boxHCoord0_inferred__0/i__carry__0_n_8 ;
  wire \boxHCoord0_inferred__0/i__carry__0_n_9 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_10 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_3 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_4 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_5 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_6 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_7 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_8 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_9 ;
  wire \boxHCoord0_inferred__0/i__carry__2_n_10 ;
  wire \boxHCoord0_inferred__0/i__carry__2_n_4 ;
  wire \boxHCoord0_inferred__0/i__carry__2_n_5 ;
  wire \boxHCoord0_inferred__0/i__carry__2_n_6 ;
  wire \boxHCoord0_inferred__0/i__carry__2_n_7 ;
  wire \boxHCoord0_inferred__0/i__carry__2_n_8 ;
  wire \boxHCoord0_inferred__0/i__carry__2_n_9 ;
  wire \boxHCoord0_inferred__0/i__carry_n_10 ;
  wire \boxHCoord0_inferred__0/i__carry_n_3 ;
  wire \boxHCoord0_inferred__0/i__carry_n_4 ;
  wire \boxHCoord0_inferred__0/i__carry_n_5 ;
  wire \boxHCoord0_inferred__0/i__carry_n_6 ;
  wire \boxHCoord0_inferred__0/i__carry_n_7 ;
  wire \boxHCoord0_inferred__0/i__carry_n_8 ;
  wire \boxHCoord0_inferred__0/i__carry_n_9 ;
  wire [15:0]boxHCoord_loc_0_fu_98;
  wire [15:0]boxHCoord_loc_0_load_reg_509;
  wire [7:0]boxLeft_fu_134_reg;
  wire [15:0]\boxSize_1_read_reg_820_reg[15] ;
  wire [7:0]boxTop_fu_130_reg;
  wire [15:0]boxVCoord;
  wire \boxVCoord0_inferred__0/i__carry__0_n_10 ;
  wire \boxVCoord0_inferred__0/i__carry__0_n_3 ;
  wire \boxVCoord0_inferred__0/i__carry__0_n_4 ;
  wire \boxVCoord0_inferred__0/i__carry__0_n_5 ;
  wire \boxVCoord0_inferred__0/i__carry__0_n_6 ;
  wire \boxVCoord0_inferred__0/i__carry__0_n_7 ;
  wire \boxVCoord0_inferred__0/i__carry__0_n_8 ;
  wire \boxVCoord0_inferred__0/i__carry__0_n_9 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_10 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_3 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_4 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_5 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_6 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_7 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_8 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_9 ;
  wire \boxVCoord0_inferred__0/i__carry__2_n_10 ;
  wire \boxVCoord0_inferred__0/i__carry__2_n_4 ;
  wire \boxVCoord0_inferred__0/i__carry__2_n_5 ;
  wire \boxVCoord0_inferred__0/i__carry__2_n_6 ;
  wire \boxVCoord0_inferred__0/i__carry__2_n_7 ;
  wire \boxVCoord0_inferred__0/i__carry__2_n_8 ;
  wire \boxVCoord0_inferred__0/i__carry__2_n_9 ;
  wire \boxVCoord0_inferred__0/i__carry_n_10 ;
  wire \boxVCoord0_inferred__0/i__carry_n_3 ;
  wire \boxVCoord0_inferred__0/i__carry_n_4 ;
  wire \boxVCoord0_inferred__0/i__carry_n_5 ;
  wire \boxVCoord0_inferred__0/i__carry_n_6 ;
  wire \boxVCoord0_inferred__0/i__carry_n_7 ;
  wire \boxVCoord0_inferred__0/i__carry_n_8 ;
  wire \boxVCoord0_inferred__0/i__carry_n_9 ;
  wire [15:0]boxVCoord_loc_0_fu_94;
  wire [15:0]boxVCoord_loc_0_load_reg_504;
  wire cmp2_i_fu_365_p2;
  wire cmp2_i_fu_365_p2_carry__0_i_2_n_3;
  wire cmp2_i_fu_365_p2_carry__0_n_6;
  wire cmp2_i_fu_365_p2_carry_i_1_n_3;
  wire cmp2_i_fu_365_p2_carry_i_2_n_3;
  wire cmp2_i_fu_365_p2_carry_i_3_n_3;
  wire cmp2_i_fu_365_p2_carry_i_4_n_3;
  wire cmp2_i_fu_365_p2_carry_n_3;
  wire cmp2_i_fu_365_p2_carry_n_4;
  wire cmp2_i_fu_365_p2_carry_n_5;
  wire cmp2_i_fu_365_p2_carry_n_6;
  wire cmp2_i_reg_514;
  wire [0:0]\cmp2_i_reg_514_reg[0]_0 ;
  wire [14:0]\cmp2_i_reg_514_reg[0]_1 ;
  wire [7:0]\color_read_reg_779_reg[7] ;
  wire [15:0]\crossHairX_1_read_reg_788_reg[15] ;
  wire [7:0]empty_67_reg_476;
  wire [7:0]\empty_67_reg_476_reg[7]_0 ;
  wire [7:0]empty_68_reg_486;
  wire [7:0]\empty_68_reg_486_reg[7]_0 ;
  wire [7:0]empty_reg_421;
  wire [7:0]\empty_reg_421_reg[7]_0 ;
  wire full_n17_out;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0;
  wire [1:0]grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg_reg_0;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_26;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_27;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_28;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_29;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_30;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_31;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_32;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_33;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_34;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_35;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_52;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_53;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_54;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_55;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_56;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_57;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_58;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_59;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_60;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_61;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_62;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_63;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_64;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_65;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_66;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_67;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_68;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_69;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_70;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_71;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_72;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_73;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_74;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_75;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_76;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_77;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_78;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_79;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_80;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_81;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_82;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_83;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_84;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_85;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_86;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_87;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_88;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_89;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_90;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_91;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_92;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_93;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_94;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95;
  wire [15:0]hMax_fu_240_p2;
  wire hMax_fu_240_p2_carry__0_n_3;
  wire hMax_fu_240_p2_carry__0_n_4;
  wire hMax_fu_240_p2_carry__0_n_5;
  wire hMax_fu_240_p2_carry__0_n_6;
  wire hMax_fu_240_p2_carry__1_n_3;
  wire hMax_fu_240_p2_carry__1_n_4;
  wire hMax_fu_240_p2_carry__1_n_5;
  wire hMax_fu_240_p2_carry__1_n_6;
  wire hMax_fu_240_p2_carry__2_n_4;
  wire hMax_fu_240_p2_carry__2_n_5;
  wire hMax_fu_240_p2_carry__2_n_6;
  wire hMax_fu_240_p2_carry_n_3;
  wire hMax_fu_240_p2_carry_n_4;
  wire hMax_fu_240_p2_carry_n_5;
  wire hMax_fu_240_p2_carry_n_6;
  wire [15:0]hMax_reg_451;
  wire [3:0]\hMax_reg_451_reg[11]_0 ;
  wire [3:0]\hMax_reg_451_reg[15]_0 ;
  wire [3:0]\hMax_reg_451_reg[3]_0 ;
  wire [3:0]\hMax_reg_451_reg[7]_0 ;
  wire icmp_fu_304_p2;
  wire [3:0]icmp_ln727_fu_348_p2_carry__0_0;
  wire icmp_ln727_fu_348_p2_carry__0_n_6;
  wire icmp_ln727_fu_348_p2_carry_n_3;
  wire icmp_ln727_fu_348_p2_carry_n_4;
  wire icmp_ln727_fu_348_p2_carry_n_5;
  wire icmp_ln727_fu_348_p2_carry_n_6;
  wire icmp_reg_481;
  wire [23:0]in;
  wire [15:0]\loopWidth_read_reg_869_reg[15] ;
  wire [23:0]out;
  wire [7:0]\ovrlayId_load_read_reg_826_reg[7] ;
  wire ovrlayYUV_full_n;
  wire [15:0]p_1_in;
  wire [6:6]pixOut_val_V;
  wire \pixOut_val_V_reg_446[6]_i_1_n_3 ;
  wire \pixOut_val_V_reg_446_reg[6]_0 ;
  wire push;
  wire push_0;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_3;
  wire \tobool_reg_411_reg[0]_0 ;
  wire \tobool_reg_411_reg[0]_1 ;
  wire tpgForeground_U0_ap_start;
  wire [15:0]vMax_fu_246_p20_out;
  wire vMax_fu_246_p2_carry__0_n_3;
  wire vMax_fu_246_p2_carry__0_n_4;
  wire vMax_fu_246_p2_carry__0_n_5;
  wire vMax_fu_246_p2_carry__0_n_6;
  wire vMax_fu_246_p2_carry__1_n_3;
  wire vMax_fu_246_p2_carry__1_n_4;
  wire vMax_fu_246_p2_carry__1_n_5;
  wire vMax_fu_246_p2_carry__1_n_6;
  wire vMax_fu_246_p2_carry__2_n_4;
  wire vMax_fu_246_p2_carry__2_n_5;
  wire vMax_fu_246_p2_carry__2_n_6;
  wire vMax_fu_246_p2_carry_n_3;
  wire vMax_fu_246_p2_carry_n_4;
  wire vMax_fu_246_p2_carry_n_5;
  wire vMax_fu_246_p2_carry_n_6;
  wire [15:0]vMax_reg_456;
  wire [3:0]\vMax_reg_456_reg[11]_0 ;
  wire [14:0]\vMax_reg_456_reg[15]_0 ;
  wire [3:0]\vMax_reg_456_reg[15]_1 ;
  wire [3:0]\vMax_reg_456_reg[3]_0 ;
  wire [3:0]\vMax_reg_456_reg[7]_0 ;
  wire [15:0]y_1_reg_496;
  wire \y_fu_90[0]_i_3_n_3 ;
  wire \y_fu_90_reg[0]_i_2_n_10 ;
  wire \y_fu_90_reg[0]_i_2_n_3 ;
  wire \y_fu_90_reg[0]_i_2_n_4 ;
  wire \y_fu_90_reg[0]_i_2_n_5 ;
  wire \y_fu_90_reg[0]_i_2_n_6 ;
  wire \y_fu_90_reg[0]_i_2_n_7 ;
  wire \y_fu_90_reg[0]_i_2_n_8 ;
  wire \y_fu_90_reg[0]_i_2_n_9 ;
  wire \y_fu_90_reg[12]_i_1_n_10 ;
  wire \y_fu_90_reg[12]_i_1_n_4 ;
  wire \y_fu_90_reg[12]_i_1_n_5 ;
  wire \y_fu_90_reg[12]_i_1_n_6 ;
  wire \y_fu_90_reg[12]_i_1_n_7 ;
  wire \y_fu_90_reg[12]_i_1_n_8 ;
  wire \y_fu_90_reg[12]_i_1_n_9 ;
  wire \y_fu_90_reg[4]_i_1_n_10 ;
  wire \y_fu_90_reg[4]_i_1_n_3 ;
  wire \y_fu_90_reg[4]_i_1_n_4 ;
  wire \y_fu_90_reg[4]_i_1_n_5 ;
  wire \y_fu_90_reg[4]_i_1_n_6 ;
  wire \y_fu_90_reg[4]_i_1_n_7 ;
  wire \y_fu_90_reg[4]_i_1_n_8 ;
  wire \y_fu_90_reg[4]_i_1_n_9 ;
  wire \y_fu_90_reg[8]_i_1_n_10 ;
  wire \y_fu_90_reg[8]_i_1_n_3 ;
  wire \y_fu_90_reg[8]_i_1_n_4 ;
  wire \y_fu_90_reg[8]_i_1_n_5 ;
  wire \y_fu_90_reg[8]_i_1_n_6 ;
  wire \y_fu_90_reg[8]_i_1_n_7 ;
  wire \y_fu_90_reg[8]_i_1_n_8 ;
  wire \y_fu_90_reg[8]_i_1_n_9 ;
  wire [8:1]zext_ln1869_1;
  wire [7:0]\zext_ln1869_cast_reg_880_reg[7] ;
  wire [3:3]\NLW_boxHCoord0_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_boxVCoord0_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]NLW_cmp2_i_fu_365_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_cmp2_i_fu_365_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_cmp2_i_fu_365_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_hMax_fu_240_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln727_fu_348_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln727_fu_348_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln727_fu_348_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_vMax_fu_246_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]\NLW_y_fu_90_reg[12]_i_1_CO_UNCONNECTED ;

  FDRE \and10_i_reg_466_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(and10_i_fu_270_p2),
        .Q(and10_i_reg_466),
        .R(1'b0));
  FDRE \and26_i_reg_471_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(and26_i_fu_284_p2),
        .Q(and26_i_reg_471),
        .R(1'b0));
  FDRE \and4_i_reg_461_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(and4_i_fu_256_p2),
        .Q(and4_i_reg_461),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0EAC0EAC0EAEAEA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[0]),
        .I1(CO),
        .I2(Q[1]),
        .I3(tpgForeground_U0_ap_start),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(start_once_reg),
        .O(ap_NS_fsm__0[0]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .Q(\ap_CS_fsm_reg_n_3_[2] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[3]),
        .Q(Q[2]),
        .R(SS));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxHCoord0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\boxHCoord0_inferred__0/i__carry_n_3 ,\boxHCoord0_inferred__0/i__carry_n_4 ,\boxHCoord0_inferred__0/i__carry_n_5 ,\boxHCoord0_inferred__0/i__carry_n_6 }),
        .CYINIT(boxLeft_fu_134_reg[0]),
        .DI({boxLeft_fu_134_reg[3:1],grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_68}),
        .O({\boxHCoord0_inferred__0/i__carry_n_7 ,\boxHCoord0_inferred__0/i__carry_n_8 ,\boxHCoord0_inferred__0/i__carry_n_9 ,\boxHCoord0_inferred__0/i__carry_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_70,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_71,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_72,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_73}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxHCoord0_inferred__0/i__carry__0 
       (.CI(\boxHCoord0_inferred__0/i__carry_n_3 ),
        .CO({\boxHCoord0_inferred__0/i__carry__0_n_3 ,\boxHCoord0_inferred__0/i__carry__0_n_4 ,\boxHCoord0_inferred__0/i__carry__0_n_5 ,\boxHCoord0_inferred__0/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI(boxLeft_fu_134_reg[7:4]),
        .O({\boxHCoord0_inferred__0/i__carry__0_n_7 ,\boxHCoord0_inferred__0/i__carry__0_n_8 ,\boxHCoord0_inferred__0/i__carry__0_n_9 ,\boxHCoord0_inferred__0/i__carry__0_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_74,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_75,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_76,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_77}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxHCoord0_inferred__0/i__carry__1 
       (.CI(\boxHCoord0_inferred__0/i__carry__0_n_3 ),
        .CO({\boxHCoord0_inferred__0/i__carry__1_n_3 ,\boxHCoord0_inferred__0/i__carry__1_n_4 ,\boxHCoord0_inferred__0/i__carry__1_n_5 ,\boxHCoord0_inferred__0/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_27,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_27,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_27,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_27}),
        .O({\boxHCoord0_inferred__0/i__carry__1_n_7 ,\boxHCoord0_inferred__0/i__carry__1_n_8 ,\boxHCoord0_inferred__0/i__carry__1_n_9 ,\boxHCoord0_inferred__0/i__carry__1_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_78,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_79,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_80,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_81}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxHCoord0_inferred__0/i__carry__2 
       (.CI(\boxHCoord0_inferred__0/i__carry__1_n_3 ),
        .CO({\NLW_boxHCoord0_inferred__0/i__carry__2_CO_UNCONNECTED [3],\boxHCoord0_inferred__0/i__carry__2_n_4 ,\boxHCoord0_inferred__0/i__carry__2_n_5 ,\boxHCoord0_inferred__0/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_27,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_27,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_27}),
        .O({\boxHCoord0_inferred__0/i__carry__2_n_7 ,\boxHCoord0_inferred__0/i__carry__2_n_8 ,\boxHCoord0_inferred__0/i__carry__2_n_9 ,\boxHCoord0_inferred__0/i__carry__2_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_32,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_33,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_34,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_35}));
  FDRE \boxHCoord_loc_0_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(p_1_in[0]),
        .Q(boxHCoord_loc_0_fu_98[0]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(p_1_in[10]),
        .Q(boxHCoord_loc_0_fu_98[10]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_98_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(p_1_in[11]),
        .Q(boxHCoord_loc_0_fu_98[11]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_98_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(p_1_in[12]),
        .Q(boxHCoord_loc_0_fu_98[12]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_98_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(p_1_in[13]),
        .Q(boxHCoord_loc_0_fu_98[13]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_98_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(p_1_in[14]),
        .Q(boxHCoord_loc_0_fu_98[14]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_98_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(p_1_in[15]),
        .Q(boxHCoord_loc_0_fu_98[15]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(p_1_in[1]),
        .Q(boxHCoord_loc_0_fu_98[1]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(p_1_in[2]),
        .Q(boxHCoord_loc_0_fu_98[2]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(p_1_in[3]),
        .Q(boxHCoord_loc_0_fu_98[3]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(p_1_in[4]),
        .Q(boxHCoord_loc_0_fu_98[4]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(p_1_in[5]),
        .Q(boxHCoord_loc_0_fu_98[5]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(p_1_in[6]),
        .Q(boxHCoord_loc_0_fu_98[6]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(p_1_in[7]),
        .Q(boxHCoord_loc_0_fu_98[7]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(p_1_in[8]),
        .Q(boxHCoord_loc_0_fu_98[8]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(p_1_in[9]),
        .Q(boxHCoord_loc_0_fu_98[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \boxHCoord_loc_0_load_reg_509[15]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0));
  FDRE \boxHCoord_loc_0_load_reg_509_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxHCoord_loc_0_fu_98[0]),
        .Q(boxHCoord_loc_0_load_reg_509[0]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_509_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxHCoord_loc_0_fu_98[10]),
        .Q(boxHCoord_loc_0_load_reg_509[10]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_509_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxHCoord_loc_0_fu_98[11]),
        .Q(boxHCoord_loc_0_load_reg_509[11]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_509_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxHCoord_loc_0_fu_98[12]),
        .Q(boxHCoord_loc_0_load_reg_509[12]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_509_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxHCoord_loc_0_fu_98[13]),
        .Q(boxHCoord_loc_0_load_reg_509[13]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_509_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxHCoord_loc_0_fu_98[14]),
        .Q(boxHCoord_loc_0_load_reg_509[14]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_509_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxHCoord_loc_0_fu_98[15]),
        .Q(boxHCoord_loc_0_load_reg_509[15]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_509_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxHCoord_loc_0_fu_98[1]),
        .Q(boxHCoord_loc_0_load_reg_509[1]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_509_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxHCoord_loc_0_fu_98[2]),
        .Q(boxHCoord_loc_0_load_reg_509[2]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_509_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxHCoord_loc_0_fu_98[3]),
        .Q(boxHCoord_loc_0_load_reg_509[3]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_509_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxHCoord_loc_0_fu_98[4]),
        .Q(boxHCoord_loc_0_load_reg_509[4]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_509_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxHCoord_loc_0_fu_98[5]),
        .Q(boxHCoord_loc_0_load_reg_509[5]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_509_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxHCoord_loc_0_fu_98[6]),
        .Q(boxHCoord_loc_0_load_reg_509[6]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_509_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxHCoord_loc_0_fu_98[7]),
        .Q(boxHCoord_loc_0_load_reg_509[7]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_509_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxHCoord_loc_0_fu_98[8]),
        .Q(boxHCoord_loc_0_load_reg_509[8]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_509_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxHCoord_loc_0_fu_98[9]),
        .Q(boxHCoord_loc_0_load_reg_509[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxHCoord0_inferred__0/i__carry_n_10 ),
        .Q(boxHCoord[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxHCoord0_inferred__0/i__carry__1_n_8 ),
        .Q(boxHCoord[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxHCoord0_inferred__0/i__carry__1_n_7 ),
        .Q(boxHCoord[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxHCoord0_inferred__0/i__carry__2_n_10 ),
        .Q(boxHCoord[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxHCoord0_inferred__0/i__carry__2_n_9 ),
        .Q(boxHCoord[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxHCoord0_inferred__0/i__carry__2_n_8 ),
        .Q(boxHCoord[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxHCoord0_inferred__0/i__carry__2_n_7 ),
        .Q(boxHCoord[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxHCoord0_inferred__0/i__carry_n_9 ),
        .Q(boxHCoord[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxHCoord0_inferred__0/i__carry_n_8 ),
        .Q(boxHCoord[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxHCoord0_inferred__0/i__carry_n_7 ),
        .Q(boxHCoord[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxHCoord0_inferred__0/i__carry__0_n_10 ),
        .Q(boxHCoord[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxHCoord0_inferred__0/i__carry__0_n_9 ),
        .Q(boxHCoord[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxHCoord0_inferred__0/i__carry__0_n_8 ),
        .Q(boxHCoord[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxHCoord0_inferred__0/i__carry__0_n_7 ),
        .Q(boxHCoord[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxHCoord0_inferred__0/i__carry__1_n_10 ),
        .Q(boxHCoord[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxHCoord0_inferred__0/i__carry__1_n_9 ),
        .Q(boxHCoord[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxVCoord0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\boxVCoord0_inferred__0/i__carry_n_3 ,\boxVCoord0_inferred__0/i__carry_n_4 ,\boxVCoord0_inferred__0/i__carry_n_5 ,\boxVCoord0_inferred__0/i__carry_n_6 }),
        .CYINIT(boxTop_fu_130_reg[0]),
        .DI({boxTop_fu_130_reg[3:1],grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_69}),
        .O({\boxVCoord0_inferred__0/i__carry_n_7 ,\boxVCoord0_inferred__0/i__carry_n_8 ,\boxVCoord0_inferred__0/i__carry_n_9 ,\boxVCoord0_inferred__0/i__carry_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_82,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_83,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_84,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_85}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxVCoord0_inferred__0/i__carry__0 
       (.CI(\boxVCoord0_inferred__0/i__carry_n_3 ),
        .CO({\boxVCoord0_inferred__0/i__carry__0_n_3 ,\boxVCoord0_inferred__0/i__carry__0_n_4 ,\boxVCoord0_inferred__0/i__carry__0_n_5 ,\boxVCoord0_inferred__0/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI(boxTop_fu_130_reg[7:4]),
        .O({\boxVCoord0_inferred__0/i__carry__0_n_7 ,\boxVCoord0_inferred__0/i__carry__0_n_8 ,\boxVCoord0_inferred__0/i__carry__0_n_9 ,\boxVCoord0_inferred__0/i__carry__0_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_86,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_87,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_88,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxVCoord0_inferred__0/i__carry__1 
       (.CI(\boxVCoord0_inferred__0/i__carry__0_n_3 ),
        .CO({\boxVCoord0_inferred__0/i__carry__1_n_3 ,\boxVCoord0_inferred__0/i__carry__1_n_4 ,\boxVCoord0_inferred__0/i__carry__1_n_5 ,\boxVCoord0_inferred__0/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_26,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_26,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_26,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_26}),
        .O({\boxVCoord0_inferred__0/i__carry__1_n_7 ,\boxVCoord0_inferred__0/i__carry__1_n_8 ,\boxVCoord0_inferred__0/i__carry__1_n_9 ,\boxVCoord0_inferred__0/i__carry__1_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_90,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_91,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_92,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxVCoord0_inferred__0/i__carry__2 
       (.CI(\boxVCoord0_inferred__0/i__carry__1_n_3 ),
        .CO({\NLW_boxVCoord0_inferred__0/i__carry__2_CO_UNCONNECTED [3],\boxVCoord0_inferred__0/i__carry__2_n_4 ,\boxVCoord0_inferred__0/i__carry__2_n_5 ,\boxVCoord0_inferred__0/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_26,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_26,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_26}),
        .O({\boxVCoord0_inferred__0/i__carry__2_n_7 ,\boxVCoord0_inferred__0/i__carry__2_n_8 ,\boxVCoord0_inferred__0/i__carry__2_n_9 ,\boxVCoord0_inferred__0/i__carry__2_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_28,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_29,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_30,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_31}));
  FDRE \boxVCoord_loc_0_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_67),
        .Q(boxVCoord_loc_0_fu_94[0]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_94_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_57),
        .Q(boxVCoord_loc_0_fu_94[10]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_94_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_56),
        .Q(boxVCoord_loc_0_fu_94[11]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_94_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_55),
        .Q(boxVCoord_loc_0_fu_94[12]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_94_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_54),
        .Q(boxVCoord_loc_0_fu_94[13]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_94_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_53),
        .Q(boxVCoord_loc_0_fu_94[14]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_94_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_52),
        .Q(boxVCoord_loc_0_fu_94[15]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_66),
        .Q(boxVCoord_loc_0_fu_94[1]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_65),
        .Q(boxVCoord_loc_0_fu_94[2]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_64),
        .Q(boxVCoord_loc_0_fu_94[3]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_63),
        .Q(boxVCoord_loc_0_fu_94[4]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_62),
        .Q(boxVCoord_loc_0_fu_94[5]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_61),
        .Q(boxVCoord_loc_0_fu_94[6]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_60),
        .Q(boxVCoord_loc_0_fu_94[7]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_94_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_59),
        .Q(boxVCoord_loc_0_fu_94[8]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_94_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_58),
        .Q(boxVCoord_loc_0_fu_94[9]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_504_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxVCoord_loc_0_fu_94[0]),
        .Q(boxVCoord_loc_0_load_reg_504[0]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_504_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxVCoord_loc_0_fu_94[10]),
        .Q(boxVCoord_loc_0_load_reg_504[10]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_504_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxVCoord_loc_0_fu_94[11]),
        .Q(boxVCoord_loc_0_load_reg_504[11]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_504_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxVCoord_loc_0_fu_94[12]),
        .Q(boxVCoord_loc_0_load_reg_504[12]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_504_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxVCoord_loc_0_fu_94[13]),
        .Q(boxVCoord_loc_0_load_reg_504[13]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_504_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxVCoord_loc_0_fu_94[14]),
        .Q(boxVCoord_loc_0_load_reg_504[14]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_504_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxVCoord_loc_0_fu_94[15]),
        .Q(boxVCoord_loc_0_load_reg_504[15]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_504_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxVCoord_loc_0_fu_94[1]),
        .Q(boxVCoord_loc_0_load_reg_504[1]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_504_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxVCoord_loc_0_fu_94[2]),
        .Q(boxVCoord_loc_0_load_reg_504[2]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_504_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxVCoord_loc_0_fu_94[3]),
        .Q(boxVCoord_loc_0_load_reg_504[3]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_504_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxVCoord_loc_0_fu_94[4]),
        .Q(boxVCoord_loc_0_load_reg_504[4]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_504_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxVCoord_loc_0_fu_94[5]),
        .Q(boxVCoord_loc_0_load_reg_504[5]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_504_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxVCoord_loc_0_fu_94[6]),
        .Q(boxVCoord_loc_0_load_reg_504[6]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_504_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxVCoord_loc_0_fu_94[7]),
        .Q(boxVCoord_loc_0_load_reg_504[7]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_504_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxVCoord_loc_0_fu_94[8]),
        .Q(boxVCoord_loc_0_load_reg_504[8]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_504_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(boxVCoord_loc_0_fu_94[9]),
        .Q(boxVCoord_loc_0_load_reg_504[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxVCoord0_inferred__0/i__carry_n_10 ),
        .Q(boxVCoord[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxVCoord0_inferred__0/i__carry__1_n_8 ),
        .Q(boxVCoord[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxVCoord0_inferred__0/i__carry__1_n_7 ),
        .Q(boxVCoord[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxVCoord0_inferred__0/i__carry__2_n_10 ),
        .Q(boxVCoord[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxVCoord0_inferred__0/i__carry__2_n_9 ),
        .Q(boxVCoord[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxVCoord0_inferred__0/i__carry__2_n_8 ),
        .Q(boxVCoord[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxVCoord0_inferred__0/i__carry__2_n_7 ),
        .Q(boxVCoord[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxVCoord0_inferred__0/i__carry_n_9 ),
        .Q(boxVCoord[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxVCoord0_inferred__0/i__carry_n_8 ),
        .Q(boxVCoord[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxVCoord0_inferred__0/i__carry_n_7 ),
        .Q(boxVCoord[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxVCoord0_inferred__0/i__carry__0_n_10 ),
        .Q(boxVCoord[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxVCoord0_inferred__0/i__carry__0_n_9 ),
        .Q(boxVCoord[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxVCoord0_inferred__0/i__carry__0_n_8 ),
        .Q(boxVCoord[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxVCoord0_inferred__0/i__carry__0_n_7 ),
        .Q(boxVCoord[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxVCoord0_inferred__0/i__carry__1_n_10 ),
        .Q(boxVCoord[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .D(\boxVCoord0_inferred__0/i__carry__1_n_9 ),
        .Q(boxVCoord[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 cmp2_i_fu_365_p2_carry
       (.CI(1'b0),
        .CO({cmp2_i_fu_365_p2_carry_n_3,cmp2_i_fu_365_p2_carry_n_4,cmp2_i_fu_365_p2_carry_n_5,cmp2_i_fu_365_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cmp2_i_fu_365_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp2_i_fu_365_p2_carry_i_1_n_3,cmp2_i_fu_365_p2_carry_i_2_n_3,cmp2_i_fu_365_p2_carry_i_3_n_3,cmp2_i_fu_365_p2_carry_i_4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 cmp2_i_fu_365_p2_carry__0
       (.CI(cmp2_i_fu_365_p2_carry_n_3),
        .CO({NLW_cmp2_i_fu_365_p2_carry__0_CO_UNCONNECTED[3:2],cmp2_i_fu_365_p2,cmp2_i_fu_365_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cmp2_i_fu_365_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\cmp2_i_reg_514_reg[0]_0 ,cmp2_i_fu_365_p2_carry__0_i_2_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp2_i_fu_365_p2_carry__0_i_2
       (.I0(D[13]),
        .I1(\cmp2_i_reg_514_reg[0]_1 [13]),
        .I2(D[12]),
        .I3(\cmp2_i_reg_514_reg[0]_1 [12]),
        .I4(\cmp2_i_reg_514_reg[0]_1 [14]),
        .I5(D[14]),
        .O(cmp2_i_fu_365_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp2_i_fu_365_p2_carry_i_1
       (.I0(D[9]),
        .I1(\cmp2_i_reg_514_reg[0]_1 [9]),
        .I2(D[10]),
        .I3(\cmp2_i_reg_514_reg[0]_1 [10]),
        .I4(\cmp2_i_reg_514_reg[0]_1 [11]),
        .I5(D[11]),
        .O(cmp2_i_fu_365_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp2_i_fu_365_p2_carry_i_2
       (.I0(D[6]),
        .I1(\cmp2_i_reg_514_reg[0]_1 [6]),
        .I2(D[7]),
        .I3(\cmp2_i_reg_514_reg[0]_1 [7]),
        .I4(\cmp2_i_reg_514_reg[0]_1 [8]),
        .I5(D[8]),
        .O(cmp2_i_fu_365_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp2_i_fu_365_p2_carry_i_3
       (.I0(D[4]),
        .I1(\cmp2_i_reg_514_reg[0]_1 [4]),
        .I2(D[3]),
        .I3(\cmp2_i_reg_514_reg[0]_1 [3]),
        .I4(\cmp2_i_reg_514_reg[0]_1 [5]),
        .I5(D[5]),
        .O(cmp2_i_fu_365_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp2_i_fu_365_p2_carry_i_4
       (.I0(D[2]),
        .I1(\cmp2_i_reg_514_reg[0]_1 [2]),
        .I2(D[0]),
        .I3(\cmp2_i_reg_514_reg[0]_1 [0]),
        .I4(\cmp2_i_reg_514_reg[0]_1 [1]),
        .I5(D[1]),
        .O(cmp2_i_fu_365_p2_carry_i_4_n_3));
  FDRE \cmp2_i_reg_514_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(cmp2_i_fu_365_p2),
        .Q(cmp2_i_reg_514),
        .R(1'b0));
  FDRE \empty_67_reg_476_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_67_reg_476_reg[7]_0 [0]),
        .Q(empty_67_reg_476[0]),
        .R(1'b0));
  FDRE \empty_67_reg_476_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_67_reg_476_reg[7]_0 [1]),
        .Q(empty_67_reg_476[1]),
        .R(1'b0));
  FDRE \empty_67_reg_476_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_67_reg_476_reg[7]_0 [2]),
        .Q(empty_67_reg_476[2]),
        .R(1'b0));
  FDRE \empty_67_reg_476_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_67_reg_476_reg[7]_0 [3]),
        .Q(empty_67_reg_476[3]),
        .R(1'b0));
  FDRE \empty_67_reg_476_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_67_reg_476_reg[7]_0 [4]),
        .Q(empty_67_reg_476[4]),
        .R(1'b0));
  FDRE \empty_67_reg_476_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_67_reg_476_reg[7]_0 [5]),
        .Q(empty_67_reg_476[5]),
        .R(1'b0));
  FDRE \empty_67_reg_476_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_67_reg_476_reg[7]_0 [6]),
        .Q(empty_67_reg_476[6]),
        .R(1'b0));
  FDRE \empty_67_reg_476_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_67_reg_476_reg[7]_0 [7]),
        .Q(empty_67_reg_476[7]),
        .R(1'b0));
  FDRE \empty_68_reg_486_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_68_reg_486_reg[7]_0 [0]),
        .Q(empty_68_reg_486[0]),
        .R(1'b0));
  FDRE \empty_68_reg_486_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_68_reg_486_reg[7]_0 [1]),
        .Q(empty_68_reg_486[1]),
        .R(1'b0));
  FDRE \empty_68_reg_486_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_68_reg_486_reg[7]_0 [2]),
        .Q(empty_68_reg_486[2]),
        .R(1'b0));
  FDRE \empty_68_reg_486_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_68_reg_486_reg[7]_0 [3]),
        .Q(empty_68_reg_486[3]),
        .R(1'b0));
  FDRE \empty_68_reg_486_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_68_reg_486_reg[7]_0 [4]),
        .Q(empty_68_reg_486[4]),
        .R(1'b0));
  FDRE \empty_68_reg_486_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_68_reg_486_reg[7]_0 [5]),
        .Q(empty_68_reg_486[5]),
        .R(1'b0));
  FDRE \empty_68_reg_486_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_68_reg_486_reg[7]_0 [6]),
        .Q(empty_68_reg_486[6]),
        .R(1'b0));
  FDRE \empty_68_reg_486_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_68_reg_486_reg[7]_0 [7]),
        .Q(empty_68_reg_486[7]),
        .R(1'b0));
  FDRE \empty_reg_421_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_421_reg[7]_0 [0]),
        .Q(empty_reg_421[0]),
        .R(1'b0));
  FDRE \empty_reg_421_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_421_reg[7]_0 [1]),
        .Q(empty_reg_421[1]),
        .R(1'b0));
  FDRE \empty_reg_421_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_421_reg[7]_0 [2]),
        .Q(empty_reg_421[2]),
        .R(1'b0));
  FDRE \empty_reg_421_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_421_reg[7]_0 [3]),
        .Q(empty_reg_421[3]),
        .R(1'b0));
  FDRE \empty_reg_421_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_421_reg[7]_0 [4]),
        .Q(empty_reg_421[4]),
        .R(1'b0));
  FDRE \empty_reg_421_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_421_reg[7]_0 [5]),
        .Q(empty_reg_421[5]),
        .R(1'b0));
  FDRE \empty_reg_421_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_421_reg[7]_0 [6]),
        .Q(empty_reg_421[6]),
        .R(1'b0));
  FDRE \empty_reg_421_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_421_reg[7]_0 [7]),
        .Q(empty_reg_421[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174
       (.CO(CO),
        .D({ap_NS_fsm__0[3],ap_NS_fsm__0[1]}),
        .DI(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_68),
        .E(E),
        .Q(y_1_reg_496),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_28,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_29,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_30,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_31}),
        .SS(SS),
        .and10_i_reg_466(and10_i_reg_466),
        .and26_i_reg_471(and26_i_reg_471),
        .and4_i_reg_461(and4_i_reg_461),
        .\ap_CS_fsm_reg[1] (grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_94),
        .\ap_CS_fsm_reg[3] (grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_95),
        .\ap_CS_fsm_reg[3]_0 ({Q[2],\ap_CS_fsm_reg_n_3_[2] ,Q[1:0]}),
        .ap_NS_fsm13_out(ap_NS_fsm13_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg_0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_21),
        .ap_enable_reg_pp0_iter3_reg_1(ap_enable_reg_pp0_iter3_reg),
        .ap_rst_n(ap_rst_n),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .\boxColorG_1_read_reg_793_reg[7]_0 (empty_reg_421),
        .\boxHCoord_loc_0_fu_98_reg[15] (boxHCoord),
        .\boxHCoord_reg[15] (p_1_in),
        .\boxLeft_fu_134_reg[11]_0 ({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_78,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_79,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_80,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_81}),
        .\boxLeft_fu_134_reg[15]_0 ({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_32,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_33,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_34,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_35}),
        .\boxLeft_fu_134_reg[15]_1 (boxHCoord_loc_0_load_reg_509),
        .\boxLeft_fu_134_reg[7]_0 (boxLeft_fu_134_reg),
        .\boxSize_1_read_reg_820_reg[15]_0 (\boxSize_1_read_reg_820_reg[15] ),
        .\boxTop_fu_130_reg[11]_0 ({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_90,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_91,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_92,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_93}),
        .\boxTop_fu_130_reg[15]_0 (boxVCoord_loc_0_load_reg_504),
        .\boxTop_fu_130_reg[7]_0 (boxTop_fu_130_reg),
        .\boxVCoord_loc_0_fu_94_reg[0] (start_once_reg),
        .\boxVCoord_loc_0_fu_94_reg[15] (boxVCoord),
        .\boxVCoord_reg[15] ({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_52,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_53,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_54,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_55,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_56,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_57,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_58,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_59,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_60,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_61,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_62,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_63,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_64,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_65,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_66,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_67}),
        .cmp2_i_reg_514(cmp2_i_reg_514),
        .\color_read_reg_779_reg[7]_0 (\color_read_reg_779_reg[7] ),
        .\crossHairX_1_read_reg_788_reg[15]_0 (\crossHairX_1_read_reg_788_reg[15] ),
        .full_n17_out(full_n17_out),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .\hDir_reg[0]_0 (grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_27),
        .\hMax_read_reg_803_reg[15]_0 (hMax_reg_451),
        .icmp_reg_481(icmp_reg_481),
        .in(in),
        .\loopWidth_read_reg_869_reg[15]_0 (\loopWidth_read_reg_869_reg[15] ),
        .out(out),
        .\ovrlayId_load_read_reg_826_reg[7]_0 (\ovrlayId_load_read_reg_826_reg[7] ),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .pixOut_val_V(pixOut_val_V),
        .\pixOut_val_V_7_read_reg_852_reg[7]_0 (empty_67_reg_476),
        .\pixOut_val_V_9_read_reg_863_reg[7]_0 (empty_68_reg_486),
        .push(push),
        .push_0(push_0),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .\tobool_read_reg_835_reg[0]_0 (\tobool_reg_411_reg[0]_0 ),
        .tpgForeground_U0_ap_start(tpgForeground_U0_ap_start),
        .\vDir_reg[0]_0 (grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_26),
        .\vDir_reg[0]_1 (grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_69),
        .\vMax_read_reg_808_reg[15]_0 (vMax_reg_456),
        .\zext_ln1869_1_cast_reg_874_reg[8]_0 (zext_ln1869_1),
        .\zext_ln1869_cast_reg_880_reg[3]_0 ({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_70,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_71,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_72,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_73}),
        .\zext_ln1869_cast_reg_880_reg[3]_1 ({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_82,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_83,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_84,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_85}),
        .\zext_ln1869_cast_reg_880_reg[7]_0 ({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_74,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_75,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_76,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_77}),
        .\zext_ln1869_cast_reg_880_reg[7]_1 ({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_86,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_87,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_88,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_89}),
        .\zext_ln1869_cast_reg_880_reg[7]_2 (\zext_ln1869_cast_reg_880_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_n_94),
        .Q(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .R(SS));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 hMax_fu_240_p2_carry
       (.CI(1'b0),
        .CO({hMax_fu_240_p2_carry_n_3,hMax_fu_240_p2_carry_n_4,hMax_fu_240_p2_carry_n_5,hMax_fu_240_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI(\loopWidth_read_reg_869_reg[15] [3:0]),
        .O(hMax_fu_240_p2[3:0]),
        .S(\hMax_reg_451_reg[3]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 hMax_fu_240_p2_carry__0
       (.CI(hMax_fu_240_p2_carry_n_3),
        .CO({hMax_fu_240_p2_carry__0_n_3,hMax_fu_240_p2_carry__0_n_4,hMax_fu_240_p2_carry__0_n_5,hMax_fu_240_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(\loopWidth_read_reg_869_reg[15] [7:4]),
        .O(hMax_fu_240_p2[7:4]),
        .S(\hMax_reg_451_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 hMax_fu_240_p2_carry__1
       (.CI(hMax_fu_240_p2_carry__0_n_3),
        .CO({hMax_fu_240_p2_carry__1_n_3,hMax_fu_240_p2_carry__1_n_4,hMax_fu_240_p2_carry__1_n_5,hMax_fu_240_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(\loopWidth_read_reg_869_reg[15] [11:8]),
        .O(hMax_fu_240_p2[11:8]),
        .S(\hMax_reg_451_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 hMax_fu_240_p2_carry__2
       (.CI(hMax_fu_240_p2_carry__1_n_3),
        .CO({NLW_hMax_fu_240_p2_carry__2_CO_UNCONNECTED[3],hMax_fu_240_p2_carry__2_n_4,hMax_fu_240_p2_carry__2_n_5,hMax_fu_240_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,\loopWidth_read_reg_869_reg[15] [14:12]}),
        .O(hMax_fu_240_p2[15:12]),
        .S(\hMax_reg_451_reg[15]_0 ));
  FDRE \hMax_reg_451_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_240_p2[0]),
        .Q(hMax_reg_451[0]),
        .R(1'b0));
  FDRE \hMax_reg_451_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_240_p2[10]),
        .Q(hMax_reg_451[10]),
        .R(1'b0));
  FDRE \hMax_reg_451_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_240_p2[11]),
        .Q(hMax_reg_451[11]),
        .R(1'b0));
  FDRE \hMax_reg_451_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_240_p2[12]),
        .Q(hMax_reg_451[12]),
        .R(1'b0));
  FDRE \hMax_reg_451_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_240_p2[13]),
        .Q(hMax_reg_451[13]),
        .R(1'b0));
  FDRE \hMax_reg_451_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_240_p2[14]),
        .Q(hMax_reg_451[14]),
        .R(1'b0));
  FDRE \hMax_reg_451_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_240_p2[15]),
        .Q(hMax_reg_451[15]),
        .R(1'b0));
  FDRE \hMax_reg_451_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_240_p2[1]),
        .Q(hMax_reg_451[1]),
        .R(1'b0));
  FDRE \hMax_reg_451_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_240_p2[2]),
        .Q(hMax_reg_451[2]),
        .R(1'b0));
  FDRE \hMax_reg_451_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_240_p2[3]),
        .Q(hMax_reg_451[3]),
        .R(1'b0));
  FDRE \hMax_reg_451_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_240_p2[4]),
        .Q(hMax_reg_451[4]),
        .R(1'b0));
  FDRE \hMax_reg_451_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_240_p2[5]),
        .Q(hMax_reg_451[5]),
        .R(1'b0));
  FDRE \hMax_reg_451_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_240_p2[6]),
        .Q(hMax_reg_451[6]),
        .R(1'b0));
  FDRE \hMax_reg_451_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_240_p2[7]),
        .Q(hMax_reg_451[7]),
        .R(1'b0));
  FDRE \hMax_reg_451_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_240_p2[8]),
        .Q(hMax_reg_451[8]),
        .R(1'b0));
  FDRE \hMax_reg_451_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_240_p2[9]),
        .Q(hMax_reg_451[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln727_fu_348_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln727_fu_348_p2_carry_n_3,icmp_ln727_fu_348_p2_carry_n_4,icmp_ln727_fu_348_p2_carry_n_5,icmp_ln727_fu_348_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln727_fu_348_p2_carry_O_UNCONNECTED[3:0]),
        .S(icmp_ln727_fu_348_p2_carry__0_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln727_fu_348_p2_carry__0
       (.CI(icmp_ln727_fu_348_p2_carry_n_3),
        .CO({NLW_icmp_ln727_fu_348_p2_carry__0_CO_UNCONNECTED[3:2],CO,icmp_ln727_fu_348_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln727_fu_348_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg_reg_0}));
  FDRE \icmp_reg_481_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(icmp_fu_304_p2),
        .Q(icmp_reg_481),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hCA)) 
    \pixOut_val_V_reg_446[6]_i_1 
       (.I0(pixOut_val_V),
        .I1(\pixOut_val_V_reg_446_reg[6]_0 ),
        .I2(Q[0]),
        .O(\pixOut_val_V_reg_446[6]_i_1_n_3 ));
  FDRE \pixOut_val_V_reg_446_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixOut_val_V_reg_446[6]_i_1_n_3 ),
        .Q(pixOut_val_V),
        .R(1'b0));
  FDRE \shl_i_reg_491_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln1869_cast_reg_880_reg[7] [0]),
        .Q(zext_ln1869_1[1]),
        .R(1'b0));
  FDRE \shl_i_reg_491_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln1869_cast_reg_880_reg[7] [1]),
        .Q(zext_ln1869_1[2]),
        .R(1'b0));
  FDRE \shl_i_reg_491_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln1869_cast_reg_880_reg[7] [2]),
        .Q(zext_ln1869_1[3]),
        .R(1'b0));
  FDRE \shl_i_reg_491_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln1869_cast_reg_880_reg[7] [3]),
        .Q(zext_ln1869_1[4]),
        .R(1'b0));
  FDRE \shl_i_reg_491_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln1869_cast_reg_880_reg[7] [4]),
        .Q(zext_ln1869_1[5]),
        .R(1'b0));
  FDRE \shl_i_reg_491_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln1869_cast_reg_880_reg[7] [5]),
        .Q(zext_ln1869_1[6]),
        .R(1'b0));
  FDRE \shl_i_reg_491_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln1869_cast_reg_880_reg[7] [6]),
        .Q(zext_ln1869_1[7]),
        .R(1'b0));
  FDRE \shl_i_reg_491_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln1869_cast_reg_880_reg[7] [7]),
        .Q(zext_ln1869_1[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77707070)) 
    start_once_reg_i_1__0
       (.I0(Q[1]),
        .I1(CO),
        .I2(start_once_reg),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .O(start_once_reg_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_3),
        .Q(start_once_reg),
        .R(SS));
  FDRE \tobool_reg_411_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tobool_reg_411_reg[0]_1 ),
        .Q(\tobool_reg_411_reg[0]_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 vMax_fu_246_p2_carry
       (.CI(1'b0),
        .CO({vMax_fu_246_p2_carry_n_3,vMax_fu_246_p2_carry_n_4,vMax_fu_246_p2_carry_n_5,vMax_fu_246_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI(\vMax_reg_456_reg[15]_0 [3:0]),
        .O(vMax_fu_246_p20_out[3:0]),
        .S(\vMax_reg_456_reg[3]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 vMax_fu_246_p2_carry__0
       (.CI(vMax_fu_246_p2_carry_n_3),
        .CO({vMax_fu_246_p2_carry__0_n_3,vMax_fu_246_p2_carry__0_n_4,vMax_fu_246_p2_carry__0_n_5,vMax_fu_246_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(\vMax_reg_456_reg[15]_0 [7:4]),
        .O(vMax_fu_246_p20_out[7:4]),
        .S(\vMax_reg_456_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 vMax_fu_246_p2_carry__1
       (.CI(vMax_fu_246_p2_carry__0_n_3),
        .CO({vMax_fu_246_p2_carry__1_n_3,vMax_fu_246_p2_carry__1_n_4,vMax_fu_246_p2_carry__1_n_5,vMax_fu_246_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(\vMax_reg_456_reg[15]_0 [11:8]),
        .O(vMax_fu_246_p20_out[11:8]),
        .S(\vMax_reg_456_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 vMax_fu_246_p2_carry__2
       (.CI(vMax_fu_246_p2_carry__1_n_3),
        .CO({NLW_vMax_fu_246_p2_carry__2_CO_UNCONNECTED[3],vMax_fu_246_p2_carry__2_n_4,vMax_fu_246_p2_carry__2_n_5,vMax_fu_246_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,\vMax_reg_456_reg[15]_0 [14:12]}),
        .O(vMax_fu_246_p20_out[15:12]),
        .S(\vMax_reg_456_reg[15]_1 ));
  FDRE \vMax_reg_456_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_246_p20_out[0]),
        .Q(vMax_reg_456[0]),
        .R(1'b0));
  FDRE \vMax_reg_456_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_246_p20_out[10]),
        .Q(vMax_reg_456[10]),
        .R(1'b0));
  FDRE \vMax_reg_456_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_246_p20_out[11]),
        .Q(vMax_reg_456[11]),
        .R(1'b0));
  FDRE \vMax_reg_456_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_246_p20_out[12]),
        .Q(vMax_reg_456[12]),
        .R(1'b0));
  FDRE \vMax_reg_456_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_246_p20_out[13]),
        .Q(vMax_reg_456[13]),
        .R(1'b0));
  FDRE \vMax_reg_456_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_246_p20_out[14]),
        .Q(vMax_reg_456[14]),
        .R(1'b0));
  FDRE \vMax_reg_456_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_246_p20_out[15]),
        .Q(vMax_reg_456[15]),
        .R(1'b0));
  FDRE \vMax_reg_456_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_246_p20_out[1]),
        .Q(vMax_reg_456[1]),
        .R(1'b0));
  FDRE \vMax_reg_456_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_246_p20_out[2]),
        .Q(vMax_reg_456[2]),
        .R(1'b0));
  FDRE \vMax_reg_456_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_246_p20_out[3]),
        .Q(vMax_reg_456[3]),
        .R(1'b0));
  FDRE \vMax_reg_456_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_246_p20_out[4]),
        .Q(vMax_reg_456[4]),
        .R(1'b0));
  FDRE \vMax_reg_456_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_246_p20_out[5]),
        .Q(vMax_reg_456[5]),
        .R(1'b0));
  FDRE \vMax_reg_456_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_246_p20_out[6]),
        .Q(vMax_reg_456[6]),
        .R(1'b0));
  FDRE \vMax_reg_456_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_246_p20_out[7]),
        .Q(vMax_reg_456[7]),
        .R(1'b0));
  FDRE \vMax_reg_456_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_246_p20_out[8]),
        .Q(vMax_reg_456[8]),
        .R(1'b0));
  FDRE \vMax_reg_456_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_246_p20_out[9]),
        .Q(vMax_reg_456[9]),
        .R(1'b0));
  FDRE \y_1_reg_496_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[0]),
        .Q(y_1_reg_496[0]),
        .R(1'b0));
  FDRE \y_1_reg_496_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[10]),
        .Q(y_1_reg_496[10]),
        .R(1'b0));
  FDRE \y_1_reg_496_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[11]),
        .Q(y_1_reg_496[11]),
        .R(1'b0));
  FDRE \y_1_reg_496_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[12]),
        .Q(y_1_reg_496[12]),
        .R(1'b0));
  FDRE \y_1_reg_496_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[13]),
        .Q(y_1_reg_496[13]),
        .R(1'b0));
  FDRE \y_1_reg_496_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[14]),
        .Q(y_1_reg_496[14]),
        .R(1'b0));
  FDRE \y_1_reg_496_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[15]),
        .Q(y_1_reg_496[15]),
        .R(1'b0));
  FDRE \y_1_reg_496_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[1]),
        .Q(y_1_reg_496[1]),
        .R(1'b0));
  FDRE \y_1_reg_496_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[2]),
        .Q(y_1_reg_496[2]),
        .R(1'b0));
  FDRE \y_1_reg_496_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[3]),
        .Q(y_1_reg_496[3]),
        .R(1'b0));
  FDRE \y_1_reg_496_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[4]),
        .Q(y_1_reg_496[4]),
        .R(1'b0));
  FDRE \y_1_reg_496_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[5]),
        .Q(y_1_reg_496[5]),
        .R(1'b0));
  FDRE \y_1_reg_496_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[6]),
        .Q(y_1_reg_496[6]),
        .R(1'b0));
  FDRE \y_1_reg_496_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[7]),
        .Q(y_1_reg_496[7]),
        .R(1'b0));
  FDRE \y_1_reg_496_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[8]),
        .Q(y_1_reg_496[8]),
        .R(1'b0));
  FDRE \y_1_reg_496_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[9]),
        .Q(y_1_reg_496[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA800)) 
    \y_fu_90[0]_i_1 
       (.I0(Q[0]),
        .I1(start_once_reg),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(tpgForeground_U0_ap_start),
        .O(ap_NS_fsm13_out));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_90[0]_i_3 
       (.I0(D[0]),
        .O(\y_fu_90[0]_i_3_n_3 ));
  FDRE \y_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(\y_fu_90_reg[0]_i_2_n_10 ),
        .Q(D[0]),
        .R(ap_NS_fsm13_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_fu_90_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\y_fu_90_reg[0]_i_2_n_3 ,\y_fu_90_reg[0]_i_2_n_4 ,\y_fu_90_reg[0]_i_2_n_5 ,\y_fu_90_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_90_reg[0]_i_2_n_7 ,\y_fu_90_reg[0]_i_2_n_8 ,\y_fu_90_reg[0]_i_2_n_9 ,\y_fu_90_reg[0]_i_2_n_10 }),
        .S({D[3:1],\y_fu_90[0]_i_3_n_3 }));
  FDRE \y_fu_90_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(\y_fu_90_reg[8]_i_1_n_8 ),
        .Q(D[10]),
        .R(ap_NS_fsm13_out));
  FDRE \y_fu_90_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(\y_fu_90_reg[8]_i_1_n_7 ),
        .Q(D[11]),
        .R(ap_NS_fsm13_out));
  FDRE \y_fu_90_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(\y_fu_90_reg[12]_i_1_n_10 ),
        .Q(D[12]),
        .R(ap_NS_fsm13_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_fu_90_reg[12]_i_1 
       (.CI(\y_fu_90_reg[8]_i_1_n_3 ),
        .CO({\NLW_y_fu_90_reg[12]_i_1_CO_UNCONNECTED [3],\y_fu_90_reg[12]_i_1_n_4 ,\y_fu_90_reg[12]_i_1_n_5 ,\y_fu_90_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_90_reg[12]_i_1_n_7 ,\y_fu_90_reg[12]_i_1_n_8 ,\y_fu_90_reg[12]_i_1_n_9 ,\y_fu_90_reg[12]_i_1_n_10 }),
        .S(D[15:12]));
  FDRE \y_fu_90_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(\y_fu_90_reg[12]_i_1_n_9 ),
        .Q(D[13]),
        .R(ap_NS_fsm13_out));
  FDRE \y_fu_90_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(\y_fu_90_reg[12]_i_1_n_8 ),
        .Q(D[14]),
        .R(ap_NS_fsm13_out));
  FDRE \y_fu_90_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(\y_fu_90_reg[12]_i_1_n_7 ),
        .Q(D[15]),
        .R(ap_NS_fsm13_out));
  FDRE \y_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(\y_fu_90_reg[0]_i_2_n_9 ),
        .Q(D[1]),
        .R(ap_NS_fsm13_out));
  FDRE \y_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(\y_fu_90_reg[0]_i_2_n_8 ),
        .Q(D[2]),
        .R(ap_NS_fsm13_out));
  FDRE \y_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(\y_fu_90_reg[0]_i_2_n_7 ),
        .Q(D[3]),
        .R(ap_NS_fsm13_out));
  FDRE \y_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(\y_fu_90_reg[4]_i_1_n_10 ),
        .Q(D[4]),
        .R(ap_NS_fsm13_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_fu_90_reg[4]_i_1 
       (.CI(\y_fu_90_reg[0]_i_2_n_3 ),
        .CO({\y_fu_90_reg[4]_i_1_n_3 ,\y_fu_90_reg[4]_i_1_n_4 ,\y_fu_90_reg[4]_i_1_n_5 ,\y_fu_90_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_90_reg[4]_i_1_n_7 ,\y_fu_90_reg[4]_i_1_n_8 ,\y_fu_90_reg[4]_i_1_n_9 ,\y_fu_90_reg[4]_i_1_n_10 }),
        .S(D[7:4]));
  FDRE \y_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(\y_fu_90_reg[4]_i_1_n_9 ),
        .Q(D[5]),
        .R(ap_NS_fsm13_out));
  FDRE \y_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(\y_fu_90_reg[4]_i_1_n_8 ),
        .Q(D[6]),
        .R(ap_NS_fsm13_out));
  FDRE \y_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(\y_fu_90_reg[4]_i_1_n_7 ),
        .Q(D[7]),
        .R(ap_NS_fsm13_out));
  FDRE \y_fu_90_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(\y_fu_90_reg[8]_i_1_n_10 ),
        .Q(D[8]),
        .R(ap_NS_fsm13_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_fu_90_reg[8]_i_1 
       (.CI(\y_fu_90_reg[4]_i_1_n_3 ),
        .CO({\y_fu_90_reg[8]_i_1_n_3 ,\y_fu_90_reg[8]_i_1_n_4 ,\y_fu_90_reg[8]_i_1_n_5 ,\y_fu_90_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_90_reg[8]_i_1_n_7 ,\y_fu_90_reg[8]_i_1_n_8 ,\y_fu_90_reg[8]_i_1_n_9 ,\y_fu_90_reg[8]_i_1_n_10 }),
        .S(D[11:8]));
  FDRE \y_fu_90_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0),
        .D(\y_fu_90_reg[8]_i_1_n_9 ),
        .Q(D[9]),
        .R(ap_NS_fsm13_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2
   (\boxLeft_fu_134_reg[7]_0 ,
    \boxTop_fu_130_reg[7]_0 ,
    full_n17_out,
    E,
    ap_enable_reg_pp0_iter3_reg_0,
    push,
    ap_enable_reg_pp0_iter3_reg_1,
    D,
    \vDir_reg[0]_0 ,
    \hDir_reg[0]_0 ,
    S,
    \boxLeft_fu_134_reg[15]_0 ,
    \boxHCoord_reg[15] ,
    \boxVCoord_reg[15] ,
    DI,
    \vDir_reg[0]_1 ,
    \zext_ln1869_cast_reg_880_reg[3]_0 ,
    \zext_ln1869_cast_reg_880_reg[7]_0 ,
    \boxLeft_fu_134_reg[11]_0 ,
    \zext_ln1869_cast_reg_880_reg[3]_1 ,
    \zext_ln1869_cast_reg_880_reg[7]_1 ,
    \boxTop_fu_130_reg[11]_0 ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[3] ,
    in,
    ap_clk,
    icmp_reg_481,
    and4_i_reg_461,
    and10_i_reg_466,
    and26_i_reg_471,
    pixOut_val_V,
    \tobool_read_reg_835_reg[0]_0 ,
    Q,
    SS,
    push_0,
    \ap_CS_fsm_reg[3]_0 ,
    ap_NS_fsm13_out,
    ovrlayYUV_full_n,
    out,
    bckgndYUV_empty_n,
    ap_rst_n,
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg,
    \boxTop_fu_130_reg[15]_0 ,
    \boxLeft_fu_134_reg[15]_1 ,
    cmp2_i_reg_514,
    \boxHCoord_loc_0_fu_98_reg[15] ,
    \boxVCoord_loc_0_fu_94_reg[0] ,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    tpgForeground_U0_ap_start,
    \boxVCoord_loc_0_fu_94_reg[15] ,
    CO,
    \loopWidth_read_reg_869_reg[15]_0 ,
    \color_read_reg_779_reg[7]_0 ,
    \ovrlayId_load_read_reg_826_reg[7]_0 ,
    \crossHairX_1_read_reg_788_reg[15]_0 ,
    \zext_ln1869_cast_reg_880_reg[7]_2 ,
    \zext_ln1869_1_cast_reg_874_reg[8]_0 ,
    \hMax_read_reg_803_reg[15]_0 ,
    \vMax_read_reg_808_reg[15]_0 ,
    \boxSize_1_read_reg_820_reg[15]_0 ,
    \pixOut_val_V_7_read_reg_852_reg[7]_0 ,
    \boxColorG_1_read_reg_793_reg[7]_0 ,
    \pixOut_val_V_9_read_reg_863_reg[7]_0 );
  output [7:0]\boxLeft_fu_134_reg[7]_0 ;
  output [7:0]\boxTop_fu_130_reg[7]_0 ;
  output full_n17_out;
  output [0:0]E;
  output [0:0]ap_enable_reg_pp0_iter3_reg_0;
  output push;
  output ap_enable_reg_pp0_iter3_reg_1;
  output [1:0]D;
  output \vDir_reg[0]_0 ;
  output \hDir_reg[0]_0 ;
  output [3:0]S;
  output [3:0]\boxLeft_fu_134_reg[15]_0 ;
  output [15:0]\boxHCoord_reg[15] ;
  output [15:0]\boxVCoord_reg[15] ;
  output [0:0]DI;
  output [0:0]\vDir_reg[0]_1 ;
  output [3:0]\zext_ln1869_cast_reg_880_reg[3]_0 ;
  output [3:0]\zext_ln1869_cast_reg_880_reg[7]_0 ;
  output [3:0]\boxLeft_fu_134_reg[11]_0 ;
  output [3:0]\zext_ln1869_cast_reg_880_reg[3]_1 ;
  output [3:0]\zext_ln1869_cast_reg_880_reg[7]_1 ;
  output [3:0]\boxTop_fu_130_reg[11]_0 ;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [23:0]in;
  input ap_clk;
  input icmp_reg_481;
  input and4_i_reg_461;
  input and10_i_reg_466;
  input and26_i_reg_471;
  input [0:0]pixOut_val_V;
  input \tobool_read_reg_835_reg[0]_0 ;
  input [15:0]Q;
  input [0:0]SS;
  input push_0;
  input [3:0]\ap_CS_fsm_reg[3]_0 ;
  input ap_NS_fsm13_out;
  input ovrlayYUV_full_n;
  input [23:0]out;
  input bckgndYUV_empty_n;
  input ap_rst_n;
  input grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg;
  input [15:0]\boxTop_fu_130_reg[15]_0 ;
  input [15:0]\boxLeft_fu_134_reg[15]_1 ;
  input cmp2_i_reg_514;
  input [15:0]\boxHCoord_loc_0_fu_98_reg[15] ;
  input \boxVCoord_loc_0_fu_94_reg[0] ;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input tpgForeground_U0_ap_start;
  input [15:0]\boxVCoord_loc_0_fu_94_reg[15] ;
  input [0:0]CO;
  input [15:0]\loopWidth_read_reg_869_reg[15]_0 ;
  input [7:0]\color_read_reg_779_reg[7]_0 ;
  input [7:0]\ovrlayId_load_read_reg_826_reg[7]_0 ;
  input [15:0]\crossHairX_1_read_reg_788_reg[15]_0 ;
  input [7:0]\zext_ln1869_cast_reg_880_reg[7]_2 ;
  input [7:0]\zext_ln1869_1_cast_reg_874_reg[8]_0 ;
  input [15:0]\hMax_read_reg_803_reg[15]_0 ;
  input [15:0]\vMax_read_reg_808_reg[15]_0 ;
  input [15:0]\boxSize_1_read_reg_820_reg[15]_0 ;
  input [7:0]\pixOut_val_V_7_read_reg_852_reg[7]_0 ;
  input [7:0]\boxColorG_1_read_reg_793_reg[7]_0 ;
  input [7:0]\pixOut_val_V_9_read_reg_863_reg[7]_0 ;

  wire [7:0]B;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [15:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__1/i__carry__0_n_3 ;
  wire \_inferred__1/i__carry__0_n_4 ;
  wire \_inferred__1/i__carry__0_n_5 ;
  wire \_inferred__1/i__carry__0_n_6 ;
  wire \_inferred__1/i__carry__1_n_3 ;
  wire \_inferred__1/i__carry__1_n_4 ;
  wire \_inferred__1/i__carry__1_n_5 ;
  wire \_inferred__1/i__carry__1_n_6 ;
  wire \_inferred__1/i__carry__2_n_3 ;
  wire \_inferred__1/i__carry__2_n_4 ;
  wire \_inferred__1/i__carry__2_n_5 ;
  wire \_inferred__1/i__carry__2_n_6 ;
  wire \_inferred__1/i__carry_n_3 ;
  wire \_inferred__1/i__carry_n_4 ;
  wire \_inferred__1/i__carry_n_5 ;
  wire \_inferred__1/i__carry_n_6 ;
  wire and10_i_read_reg_830;
  wire and10_i_reg_466;
  wire and26_i_read_reg_842;
  wire and26_i_reg_471;
  wire and4_i_read_reg_847;
  wire and4_i_reg_461;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [3:0]\ap_CS_fsm_reg[3]_0 ;
  wire ap_NS_fsm13_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_224;
  wire ap_condition_385;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter2_i_1_n_3;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_3;
  wire [0:0]ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter3_reg_1;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_3_reg_357[7]_i_1_n_3 ;
  wire [7:6]ap_phi_reg_pp0_iter2_pix_val_V_4_reg_340;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_4_reg_340[6]_i_1_n_3 ;
  wire [7:7]ap_phi_reg_pp0_iter2_pix_val_V_reg_376;
  wire [7:0]ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357;
  wire ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357117_out;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_4_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[4]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[5]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[6]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[7]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[7]_i_2_n_3 ;
  wire [7:0]ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[4]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[5]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[6]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[7]_i_1_n_3 ;
  wire ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0;
  wire [7:0]ap_phi_reg_pp0_iter3_pix_val_V_reg_376;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_10_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_11_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_4_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_5_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_6_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_8_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_9_n_3 ;
  wire ap_rst_n;
  wire bckgndYUV_empty_n;
  wire boxBottom_fu_628_p2_carry__0_i_1_n_3;
  wire boxBottom_fu_628_p2_carry__0_i_2_n_3;
  wire boxBottom_fu_628_p2_carry__0_i_3_n_3;
  wire boxBottom_fu_628_p2_carry__0_i_4_n_3;
  wire boxBottom_fu_628_p2_carry__0_n_10;
  wire boxBottom_fu_628_p2_carry__0_n_3;
  wire boxBottom_fu_628_p2_carry__0_n_4;
  wire boxBottom_fu_628_p2_carry__0_n_5;
  wire boxBottom_fu_628_p2_carry__0_n_6;
  wire boxBottom_fu_628_p2_carry__0_n_7;
  wire boxBottom_fu_628_p2_carry__0_n_8;
  wire boxBottom_fu_628_p2_carry__0_n_9;
  wire boxBottom_fu_628_p2_carry__1_i_1_n_3;
  wire boxBottom_fu_628_p2_carry__1_i_2_n_3;
  wire boxBottom_fu_628_p2_carry__1_i_3_n_3;
  wire boxBottom_fu_628_p2_carry__1_i_4_n_3;
  wire boxBottom_fu_628_p2_carry__1_n_10;
  wire boxBottom_fu_628_p2_carry__1_n_3;
  wire boxBottom_fu_628_p2_carry__1_n_4;
  wire boxBottom_fu_628_p2_carry__1_n_5;
  wire boxBottom_fu_628_p2_carry__1_n_6;
  wire boxBottom_fu_628_p2_carry__1_n_7;
  wire boxBottom_fu_628_p2_carry__1_n_8;
  wire boxBottom_fu_628_p2_carry__1_n_9;
  wire boxBottom_fu_628_p2_carry__2_i_1_n_3;
  wire boxBottom_fu_628_p2_carry__2_i_2_n_3;
  wire boxBottom_fu_628_p2_carry__2_i_3_n_3;
  wire boxBottom_fu_628_p2_carry__2_i_4_n_3;
  wire boxBottom_fu_628_p2_carry__2_n_10;
  wire boxBottom_fu_628_p2_carry__2_n_4;
  wire boxBottom_fu_628_p2_carry__2_n_5;
  wire boxBottom_fu_628_p2_carry__2_n_6;
  wire boxBottom_fu_628_p2_carry__2_n_7;
  wire boxBottom_fu_628_p2_carry__2_n_8;
  wire boxBottom_fu_628_p2_carry__2_n_9;
  wire boxBottom_fu_628_p2_carry_i_1_n_3;
  wire boxBottom_fu_628_p2_carry_i_2_n_3;
  wire boxBottom_fu_628_p2_carry_i_3_n_3;
  wire boxBottom_fu_628_p2_carry_i_4_n_3;
  wire boxBottom_fu_628_p2_carry_n_10;
  wire boxBottom_fu_628_p2_carry_n_3;
  wire boxBottom_fu_628_p2_carry_n_4;
  wire boxBottom_fu_628_p2_carry_n_5;
  wire boxBottom_fu_628_p2_carry_n_6;
  wire boxBottom_fu_628_p2_carry_n_7;
  wire boxBottom_fu_628_p2_carry_n_8;
  wire boxBottom_fu_628_p2_carry_n_9;
  wire [7:0]boxColorG_1_read_reg_793;
  wire [7:0]\boxColorG_1_read_reg_793_reg[7]_0 ;
  wire \boxHCoord[15]_i_10_n_3 ;
  wire \boxHCoord[15]_i_2_n_3 ;
  wire \boxHCoord[15]_i_3_n_3 ;
  wire \boxHCoord[15]_i_4_n_3 ;
  wire \boxHCoord[15]_i_5_n_3 ;
  wire \boxHCoord[15]_i_6_n_3 ;
  wire \boxHCoord[15]_i_7_n_3 ;
  wire \boxHCoord[15]_i_8_n_3 ;
  wire \boxHCoord[15]_i_9_n_3 ;
  wire [15:0]\boxHCoord_loc_0_fu_98_reg[15] ;
  wire [15:0]\boxHCoord_reg[15] ;
  wire boxLeft_fu_134;
  wire \boxLeft_fu_134[0]_i_10_n_3 ;
  wire \boxLeft_fu_134[0]_i_11_n_3 ;
  wire \boxLeft_fu_134[0]_i_3_n_3 ;
  wire \boxLeft_fu_134[0]_i_4_n_3 ;
  wire \boxLeft_fu_134[0]_i_5_n_3 ;
  wire \boxLeft_fu_134[0]_i_6_n_3 ;
  wire \boxLeft_fu_134[0]_i_7_n_3 ;
  wire \boxLeft_fu_134[0]_i_8_n_3 ;
  wire \boxLeft_fu_134[0]_i_9_n_3 ;
  wire \boxLeft_fu_134[12]_i_2_n_3 ;
  wire \boxLeft_fu_134[12]_i_3_n_3 ;
  wire \boxLeft_fu_134[12]_i_4_n_3 ;
  wire \boxLeft_fu_134[12]_i_6_n_3 ;
  wire \boxLeft_fu_134[12]_i_7_n_3 ;
  wire \boxLeft_fu_134[12]_i_8_n_3 ;
  wire \boxLeft_fu_134[4]_i_2_n_3 ;
  wire \boxLeft_fu_134[4]_i_3_n_3 ;
  wire \boxLeft_fu_134[4]_i_4_n_3 ;
  wire \boxLeft_fu_134[4]_i_5_n_3 ;
  wire \boxLeft_fu_134[4]_i_6_n_3 ;
  wire \boxLeft_fu_134[4]_i_7_n_3 ;
  wire \boxLeft_fu_134[4]_i_8_n_3 ;
  wire \boxLeft_fu_134[4]_i_9_n_3 ;
  wire \boxLeft_fu_134[8]_i_2_n_3 ;
  wire \boxLeft_fu_134[8]_i_3_n_3 ;
  wire \boxLeft_fu_134[8]_i_4_n_3 ;
  wire \boxLeft_fu_134[8]_i_5_n_3 ;
  wire \boxLeft_fu_134[8]_i_6_n_3 ;
  wire \boxLeft_fu_134[8]_i_7_n_3 ;
  wire \boxLeft_fu_134[8]_i_8_n_3 ;
  wire \boxLeft_fu_134[8]_i_9_n_3 ;
  wire [15:8]boxLeft_fu_134_reg;
  wire \boxLeft_fu_134_reg[0]_i_2_n_10 ;
  wire \boxLeft_fu_134_reg[0]_i_2_n_3 ;
  wire \boxLeft_fu_134_reg[0]_i_2_n_4 ;
  wire \boxLeft_fu_134_reg[0]_i_2_n_5 ;
  wire \boxLeft_fu_134_reg[0]_i_2_n_6 ;
  wire \boxLeft_fu_134_reg[0]_i_2_n_7 ;
  wire \boxLeft_fu_134_reg[0]_i_2_n_8 ;
  wire \boxLeft_fu_134_reg[0]_i_2_n_9 ;
  wire [3:0]\boxLeft_fu_134_reg[11]_0 ;
  wire \boxLeft_fu_134_reg[12]_i_1_n_10 ;
  wire \boxLeft_fu_134_reg[12]_i_1_n_4 ;
  wire \boxLeft_fu_134_reg[12]_i_1_n_5 ;
  wire \boxLeft_fu_134_reg[12]_i_1_n_6 ;
  wire \boxLeft_fu_134_reg[12]_i_1_n_7 ;
  wire \boxLeft_fu_134_reg[12]_i_1_n_8 ;
  wire \boxLeft_fu_134_reg[12]_i_1_n_9 ;
  wire [3:0]\boxLeft_fu_134_reg[15]_0 ;
  wire [15:0]\boxLeft_fu_134_reg[15]_1 ;
  wire \boxLeft_fu_134_reg[4]_i_1_n_10 ;
  wire \boxLeft_fu_134_reg[4]_i_1_n_3 ;
  wire \boxLeft_fu_134_reg[4]_i_1_n_4 ;
  wire \boxLeft_fu_134_reg[4]_i_1_n_5 ;
  wire \boxLeft_fu_134_reg[4]_i_1_n_6 ;
  wire \boxLeft_fu_134_reg[4]_i_1_n_7 ;
  wire \boxLeft_fu_134_reg[4]_i_1_n_8 ;
  wire \boxLeft_fu_134_reg[4]_i_1_n_9 ;
  wire [7:0]\boxLeft_fu_134_reg[7]_0 ;
  wire \boxLeft_fu_134_reg[8]_i_1_n_10 ;
  wire \boxLeft_fu_134_reg[8]_i_1_n_3 ;
  wire \boxLeft_fu_134_reg[8]_i_1_n_4 ;
  wire \boxLeft_fu_134_reg[8]_i_1_n_5 ;
  wire \boxLeft_fu_134_reg[8]_i_1_n_6 ;
  wire \boxLeft_fu_134_reg[8]_i_1_n_7 ;
  wire \boxLeft_fu_134_reg[8]_i_1_n_8 ;
  wire \boxLeft_fu_134_reg[8]_i_1_n_9 ;
  wire [15:0]boxLeft_load_reg_899;
  wire boxRight_fu_623_p2_carry__0_i_1_n_3;
  wire boxRight_fu_623_p2_carry__0_i_2_n_3;
  wire boxRight_fu_623_p2_carry__0_i_3_n_3;
  wire boxRight_fu_623_p2_carry__0_i_4_n_3;
  wire boxRight_fu_623_p2_carry__0_n_10;
  wire boxRight_fu_623_p2_carry__0_n_3;
  wire boxRight_fu_623_p2_carry__0_n_4;
  wire boxRight_fu_623_p2_carry__0_n_5;
  wire boxRight_fu_623_p2_carry__0_n_6;
  wire boxRight_fu_623_p2_carry__0_n_7;
  wire boxRight_fu_623_p2_carry__0_n_8;
  wire boxRight_fu_623_p2_carry__0_n_9;
  wire boxRight_fu_623_p2_carry__1_i_1_n_3;
  wire boxRight_fu_623_p2_carry__1_i_2_n_3;
  wire boxRight_fu_623_p2_carry__1_i_3_n_3;
  wire boxRight_fu_623_p2_carry__1_i_4_n_3;
  wire boxRight_fu_623_p2_carry__1_n_10;
  wire boxRight_fu_623_p2_carry__1_n_3;
  wire boxRight_fu_623_p2_carry__1_n_4;
  wire boxRight_fu_623_p2_carry__1_n_5;
  wire boxRight_fu_623_p2_carry__1_n_6;
  wire boxRight_fu_623_p2_carry__1_n_7;
  wire boxRight_fu_623_p2_carry__1_n_8;
  wire boxRight_fu_623_p2_carry__1_n_9;
  wire boxRight_fu_623_p2_carry__2_i_1_n_3;
  wire boxRight_fu_623_p2_carry__2_i_2_n_3;
  wire boxRight_fu_623_p2_carry__2_i_3_n_3;
  wire boxRight_fu_623_p2_carry__2_i_4_n_3;
  wire boxRight_fu_623_p2_carry__2_n_10;
  wire boxRight_fu_623_p2_carry__2_n_4;
  wire boxRight_fu_623_p2_carry__2_n_5;
  wire boxRight_fu_623_p2_carry__2_n_6;
  wire boxRight_fu_623_p2_carry__2_n_7;
  wire boxRight_fu_623_p2_carry__2_n_8;
  wire boxRight_fu_623_p2_carry__2_n_9;
  wire boxRight_fu_623_p2_carry_i_1_n_3;
  wire boxRight_fu_623_p2_carry_i_2_n_3;
  wire boxRight_fu_623_p2_carry_i_3_n_3;
  wire boxRight_fu_623_p2_carry_i_4_n_3;
  wire boxRight_fu_623_p2_carry_n_10;
  wire boxRight_fu_623_p2_carry_n_3;
  wire boxRight_fu_623_p2_carry_n_4;
  wire boxRight_fu_623_p2_carry_n_5;
  wire boxRight_fu_623_p2_carry_n_6;
  wire boxRight_fu_623_p2_carry_n_7;
  wire boxRight_fu_623_p2_carry_n_8;
  wire boxRight_fu_623_p2_carry_n_9;
  wire [15:0]boxSize_1_read_reg_820;
  wire [15:0]\boxSize_1_read_reg_820_reg[15]_0 ;
  wire \boxTop_fu_130[0]_i_10_n_3 ;
  wire \boxTop_fu_130[0]_i_2_n_3 ;
  wire \boxTop_fu_130[0]_i_3_n_3 ;
  wire \boxTop_fu_130[0]_i_4_n_3 ;
  wire \boxTop_fu_130[0]_i_5_n_3 ;
  wire \boxTop_fu_130[0]_i_6_n_3 ;
  wire \boxTop_fu_130[0]_i_7_n_3 ;
  wire \boxTop_fu_130[0]_i_8_n_3 ;
  wire \boxTop_fu_130[0]_i_9_n_3 ;
  wire \boxTop_fu_130[12]_i_2_n_3 ;
  wire \boxTop_fu_130[12]_i_3_n_3 ;
  wire \boxTop_fu_130[12]_i_4_n_3 ;
  wire \boxTop_fu_130[12]_i_6_n_3 ;
  wire \boxTop_fu_130[12]_i_7_n_3 ;
  wire \boxTop_fu_130[12]_i_8_n_3 ;
  wire \boxTop_fu_130[4]_i_2_n_3 ;
  wire \boxTop_fu_130[4]_i_3_n_3 ;
  wire \boxTop_fu_130[4]_i_4_n_3 ;
  wire \boxTop_fu_130[4]_i_5_n_3 ;
  wire \boxTop_fu_130[4]_i_6_n_3 ;
  wire \boxTop_fu_130[4]_i_7_n_3 ;
  wire \boxTop_fu_130[4]_i_8_n_3 ;
  wire \boxTop_fu_130[4]_i_9_n_3 ;
  wire \boxTop_fu_130[8]_i_2_n_3 ;
  wire \boxTop_fu_130[8]_i_3_n_3 ;
  wire \boxTop_fu_130[8]_i_4_n_3 ;
  wire \boxTop_fu_130[8]_i_5_n_3 ;
  wire \boxTop_fu_130[8]_i_6_n_3 ;
  wire \boxTop_fu_130[8]_i_7_n_3 ;
  wire \boxTop_fu_130[8]_i_8_n_3 ;
  wire \boxTop_fu_130[8]_i_9_n_3 ;
  wire [15:8]boxTop_fu_130_reg;
  wire \boxTop_fu_130_reg[0]_i_1_n_10 ;
  wire \boxTop_fu_130_reg[0]_i_1_n_3 ;
  wire \boxTop_fu_130_reg[0]_i_1_n_4 ;
  wire \boxTop_fu_130_reg[0]_i_1_n_5 ;
  wire \boxTop_fu_130_reg[0]_i_1_n_6 ;
  wire \boxTop_fu_130_reg[0]_i_1_n_7 ;
  wire \boxTop_fu_130_reg[0]_i_1_n_8 ;
  wire \boxTop_fu_130_reg[0]_i_1_n_9 ;
  wire [3:0]\boxTop_fu_130_reg[11]_0 ;
  wire \boxTop_fu_130_reg[12]_i_1_n_10 ;
  wire \boxTop_fu_130_reg[12]_i_1_n_4 ;
  wire \boxTop_fu_130_reg[12]_i_1_n_5 ;
  wire \boxTop_fu_130_reg[12]_i_1_n_6 ;
  wire \boxTop_fu_130_reg[12]_i_1_n_7 ;
  wire \boxTop_fu_130_reg[12]_i_1_n_8 ;
  wire \boxTop_fu_130_reg[12]_i_1_n_9 ;
  wire [15:0]\boxTop_fu_130_reg[15]_0 ;
  wire \boxTop_fu_130_reg[4]_i_1_n_10 ;
  wire \boxTop_fu_130_reg[4]_i_1_n_3 ;
  wire \boxTop_fu_130_reg[4]_i_1_n_4 ;
  wire \boxTop_fu_130_reg[4]_i_1_n_5 ;
  wire \boxTop_fu_130_reg[4]_i_1_n_6 ;
  wire \boxTop_fu_130_reg[4]_i_1_n_7 ;
  wire \boxTop_fu_130_reg[4]_i_1_n_8 ;
  wire \boxTop_fu_130_reg[4]_i_1_n_9 ;
  wire [7:0]\boxTop_fu_130_reg[7]_0 ;
  wire \boxTop_fu_130_reg[8]_i_1_n_10 ;
  wire \boxTop_fu_130_reg[8]_i_1_n_3 ;
  wire \boxTop_fu_130_reg[8]_i_1_n_4 ;
  wire \boxTop_fu_130_reg[8]_i_1_n_5 ;
  wire \boxTop_fu_130_reg[8]_i_1_n_6 ;
  wire \boxTop_fu_130_reg[8]_i_1_n_7 ;
  wire \boxTop_fu_130_reg[8]_i_1_n_8 ;
  wire \boxTop_fu_130_reg[8]_i_1_n_9 ;
  wire [15:0]boxTop_load_reg_894;
  wire \boxVCoord_loc_0_fu_94_reg[0] ;
  wire [15:0]\boxVCoord_loc_0_fu_94_reg[15] ;
  wire [15:0]\boxVCoord_reg[15] ;
  wire cmp101_i_read_reg_798;
  wire cmp2_i_reg_514;
  wire [7:0]color_read_reg_779;
  wire [7:0]\color_read_reg_779_reg[7]_0 ;
  wire [15:0]crossHairX_1_read_reg_788;
  wire [15:0]\crossHairX_1_read_reg_788_reg[15]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire full_n17_out;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_ready;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg;
  wire hDir;
  wire \hDir[0]_i_1_n_3 ;
  wire \hDir_reg[0]_0 ;
  wire [15:0]hMax_read_reg_803;
  wire [15:0]\hMax_read_reg_803_reg[15]_0 ;
  wire i__carry__0_i_1__1_n_3;
  wire i__carry__0_i_1__2_n_3;
  wire i__carry__0_i_1__3_n_3;
  wire i__carry__0_i_2__2_n_3;
  wire i__carry__0_i_2__3_n_3;
  wire i__carry__0_i_2_n_3;
  wire i__carry__0_i_3__1_n_3;
  wire i__carry__0_i_3__2_n_3;
  wire i__carry__0_i_4__1_n_3;
  wire i__carry__0_i_4__2_n_3;
  wire i__carry__1_i_1__1_n_3;
  wire i__carry__1_i_1__2_n_3;
  wire i__carry__1_i_2__1_n_3;
  wire i__carry__1_i_2__2_n_3;
  wire i__carry__1_i_3__1_n_3;
  wire i__carry__1_i_3__2_n_3;
  wire i__carry__1_i_4__1_n_3;
  wire i__carry__1_i_4__2_n_3;
  wire i__carry__2_i_1__1_n_3;
  wire i__carry__2_i_1__2_n_3;
  wire i__carry__2_i_2__1_n_3;
  wire i__carry__2_i_2__2_n_3;
  wire i__carry__2_i_3__1_n_3;
  wire i__carry__2_i_3__2_n_3;
  wire i__carry__2_i_4__1_n_3;
  wire i__carry__2_i_4__2_n_3;
  wire i__carry_i_1__3_n_3;
  wire i__carry_i_1__4_n_3;
  wire i__carry_i_1_n_3;
  wire i__carry_i_2__3_n_3;
  wire i__carry_i_2__4_n_3;
  wire i__carry_i_2_n_3;
  wire i__carry_i_3__3_n_3;
  wire i__carry_i_3__4_n_3;
  wire i__carry_i_3_n_3;
  wire i__carry_i_4__3_n_3;
  wire i__carry_i_4__4_n_3;
  wire i__carry_i_4_n_3;
  wire icmp_ln1844_fu_458_p2;
  wire icmp_ln1844_fu_458_p2_carry__0_i_1_n_3;
  wire icmp_ln1844_fu_458_p2_carry__0_i_2_n_3;
  wire icmp_ln1844_fu_458_p2_carry__0_i_3_n_3;
  wire icmp_ln1844_fu_458_p2_carry__0_i_4_n_3;
  wire icmp_ln1844_fu_458_p2_carry__0_i_5_n_3;
  wire icmp_ln1844_fu_458_p2_carry__0_i_6_n_3;
  wire icmp_ln1844_fu_458_p2_carry__0_i_7_n_3;
  wire icmp_ln1844_fu_458_p2_carry__0_i_8_n_3;
  wire icmp_ln1844_fu_458_p2_carry__0_n_4;
  wire icmp_ln1844_fu_458_p2_carry__0_n_5;
  wire icmp_ln1844_fu_458_p2_carry__0_n_6;
  wire icmp_ln1844_fu_458_p2_carry_i_1_n_3;
  wire icmp_ln1844_fu_458_p2_carry_i_2_n_3;
  wire icmp_ln1844_fu_458_p2_carry_i_3_n_3;
  wire icmp_ln1844_fu_458_p2_carry_i_4_n_3;
  wire icmp_ln1844_fu_458_p2_carry_i_5_n_3;
  wire icmp_ln1844_fu_458_p2_carry_i_6_n_3;
  wire icmp_ln1844_fu_458_p2_carry_i_7_n_3;
  wire icmp_ln1844_fu_458_p2_carry_i_8_n_3;
  wire icmp_ln1844_fu_458_p2_carry_n_3;
  wire icmp_ln1844_fu_458_p2_carry_n_4;
  wire icmp_ln1844_fu_458_p2_carry_n_5;
  wire icmp_ln1844_fu_458_p2_carry_n_6;
  wire icmp_ln1849_fu_469_p2;
  wire icmp_ln1849_fu_469_p2_carry__0_i_1_n_3;
  wire icmp_ln1849_fu_469_p2_carry__0_i_2_n_3;
  wire icmp_ln1849_fu_469_p2_carry__0_i_3_n_3;
  wire icmp_ln1849_fu_469_p2_carry__0_i_4_n_3;
  wire icmp_ln1849_fu_469_p2_carry__0_i_5_n_3;
  wire icmp_ln1849_fu_469_p2_carry__0_n_4;
  wire icmp_ln1849_fu_469_p2_carry__0_n_5;
  wire icmp_ln1849_fu_469_p2_carry__0_n_6;
  wire icmp_ln1849_fu_469_p2_carry_i_1_n_3;
  wire icmp_ln1849_fu_469_p2_carry_i_2_n_3;
  wire icmp_ln1849_fu_469_p2_carry_i_3_n_3;
  wire icmp_ln1849_fu_469_p2_carry_i_4_n_3;
  wire icmp_ln1849_fu_469_p2_carry_i_5_n_3;
  wire icmp_ln1849_fu_469_p2_carry_i_6_n_3;
  wire icmp_ln1849_fu_469_p2_carry_i_7_n_3;
  wire icmp_ln1849_fu_469_p2_carry_i_8_n_3;
  wire icmp_ln1849_fu_469_p2_carry_n_3;
  wire icmp_ln1849_fu_469_p2_carry_n_4;
  wire icmp_ln1849_fu_469_p2_carry_n_5;
  wire icmp_ln1849_fu_469_p2_carry_n_6;
  wire icmp_ln1856_fu_484_p2;
  wire icmp_ln1856_fu_484_p2_carry__0_i_1_n_3;
  wire icmp_ln1856_fu_484_p2_carry__0_i_2_n_3;
  wire icmp_ln1856_fu_484_p2_carry__0_i_3_n_3;
  wire icmp_ln1856_fu_484_p2_carry__0_i_4_n_3;
  wire icmp_ln1856_fu_484_p2_carry__0_i_5_n_3;
  wire icmp_ln1856_fu_484_p2_carry__0_i_6_n_3;
  wire icmp_ln1856_fu_484_p2_carry__0_i_7_n_3;
  wire icmp_ln1856_fu_484_p2_carry__0_i_8_n_3;
  wire icmp_ln1856_fu_484_p2_carry__0_n_4;
  wire icmp_ln1856_fu_484_p2_carry__0_n_5;
  wire icmp_ln1856_fu_484_p2_carry__0_n_6;
  wire icmp_ln1856_fu_484_p2_carry_i_1_n_3;
  wire icmp_ln1856_fu_484_p2_carry_i_2_n_3;
  wire icmp_ln1856_fu_484_p2_carry_i_3_n_3;
  wire icmp_ln1856_fu_484_p2_carry_i_4_n_3;
  wire icmp_ln1856_fu_484_p2_carry_i_5_n_3;
  wire icmp_ln1856_fu_484_p2_carry_i_6_n_3;
  wire icmp_ln1856_fu_484_p2_carry_i_7_n_3;
  wire icmp_ln1856_fu_484_p2_carry_i_8_n_3;
  wire icmp_ln1856_fu_484_p2_carry_n_3;
  wire icmp_ln1856_fu_484_p2_carry_n_4;
  wire icmp_ln1856_fu_484_p2_carry_n_5;
  wire icmp_ln1856_fu_484_p2_carry_n_6;
  wire icmp_ln1861_fu_495_p2;
  wire icmp_ln1861_fu_495_p2_carry__0_i_1_n_3;
  wire icmp_ln1861_fu_495_p2_carry__0_i_2_n_3;
  wire icmp_ln1861_fu_495_p2_carry__0_i_3_n_3;
  wire icmp_ln1861_fu_495_p2_carry__0_i_4_n_3;
  wire icmp_ln1861_fu_495_p2_carry__0_i_5_n_3;
  wire icmp_ln1861_fu_495_p2_carry__0_n_4;
  wire icmp_ln1861_fu_495_p2_carry__0_n_5;
  wire icmp_ln1861_fu_495_p2_carry__0_n_6;
  wire icmp_ln1861_fu_495_p2_carry_i_1_n_3;
  wire icmp_ln1861_fu_495_p2_carry_i_2_n_3;
  wire icmp_ln1861_fu_495_p2_carry_i_3_n_3;
  wire icmp_ln1861_fu_495_p2_carry_i_4_n_3;
  wire icmp_ln1861_fu_495_p2_carry_i_5_n_3;
  wire icmp_ln1861_fu_495_p2_carry_i_6_n_3;
  wire icmp_ln1861_fu_495_p2_carry_i_7_n_3;
  wire icmp_ln1861_fu_495_p2_carry_i_8_n_3;
  wire icmp_ln1861_fu_495_p2_carry_n_3;
  wire icmp_ln1861_fu_495_p2_carry_n_4;
  wire icmp_ln1861_fu_495_p2_carry_n_5;
  wire icmp_ln1861_fu_495_p2_carry_n_6;
  wire icmp_ln1887_fu_633_p2;
  wire icmp_ln1887_fu_633_p2_carry__0_i_1_n_3;
  wire icmp_ln1887_fu_633_p2_carry__0_i_2_n_3;
  wire icmp_ln1887_fu_633_p2_carry__0_i_3_n_3;
  wire icmp_ln1887_fu_633_p2_carry__0_i_4_n_3;
  wire icmp_ln1887_fu_633_p2_carry__0_i_5_n_3;
  wire icmp_ln1887_fu_633_p2_carry__0_i_6_n_3;
  wire icmp_ln1887_fu_633_p2_carry__0_i_7_n_3;
  wire icmp_ln1887_fu_633_p2_carry__0_i_8_n_3;
  wire icmp_ln1887_fu_633_p2_carry__0_n_4;
  wire icmp_ln1887_fu_633_p2_carry__0_n_5;
  wire icmp_ln1887_fu_633_p2_carry__0_n_6;
  wire icmp_ln1887_fu_633_p2_carry_i_1_n_3;
  wire icmp_ln1887_fu_633_p2_carry_i_2_n_3;
  wire icmp_ln1887_fu_633_p2_carry_i_3_n_3;
  wire icmp_ln1887_fu_633_p2_carry_i_4_n_3;
  wire icmp_ln1887_fu_633_p2_carry_i_5_n_3;
  wire icmp_ln1887_fu_633_p2_carry_i_6_n_3;
  wire icmp_ln1887_fu_633_p2_carry_i_7_n_3;
  wire icmp_ln1887_fu_633_p2_carry_i_8_n_3;
  wire icmp_ln1887_fu_633_p2_carry_n_3;
  wire icmp_ln1887_fu_633_p2_carry_n_4;
  wire icmp_ln1887_fu_633_p2_carry_n_5;
  wire icmp_ln1887_fu_633_p2_carry_n_6;
  wire icmp_ln1892_fu_649_p2;
  wire icmp_ln1892_fu_649_p2_carry__0_i_1_n_3;
  wire icmp_ln1892_fu_649_p2_carry__0_i_2_n_3;
  wire icmp_ln1892_fu_649_p2_carry__0_i_3_n_3;
  wire icmp_ln1892_fu_649_p2_carry__0_i_4_n_3;
  wire icmp_ln1892_fu_649_p2_carry__0_i_5_n_3;
  wire icmp_ln1892_fu_649_p2_carry__0_i_6_n_3;
  wire icmp_ln1892_fu_649_p2_carry__0_i_7_n_3;
  wire icmp_ln1892_fu_649_p2_carry__0_i_8_n_3;
  wire icmp_ln1892_fu_649_p2_carry__0_n_4;
  wire icmp_ln1892_fu_649_p2_carry__0_n_5;
  wire icmp_ln1892_fu_649_p2_carry__0_n_6;
  wire icmp_ln1892_fu_649_p2_carry_i_1_n_3;
  wire icmp_ln1892_fu_649_p2_carry_i_2_n_3;
  wire icmp_ln1892_fu_649_p2_carry_i_3_n_3;
  wire icmp_ln1892_fu_649_p2_carry_i_4_n_3;
  wire icmp_ln1892_fu_649_p2_carry_i_5_n_3;
  wire icmp_ln1892_fu_649_p2_carry_i_6_n_3;
  wire icmp_ln1892_fu_649_p2_carry_i_7_n_3;
  wire icmp_ln1892_fu_649_p2_carry_i_8_n_3;
  wire icmp_ln1892_fu_649_p2_carry_n_3;
  wire icmp_ln1892_fu_649_p2_carry_n_4;
  wire icmp_ln1892_fu_649_p2_carry_n_5;
  wire icmp_ln1892_fu_649_p2_carry_n_6;
  wire icmp_ln1918_fu_564_p2;
  wire icmp_ln1918_fu_564_p2_carry__0_i_1_n_3;
  wire icmp_ln1918_fu_564_p2_carry__0_i_2_n_3;
  wire icmp_ln1918_fu_564_p2_carry__0_n_6;
  wire icmp_ln1918_fu_564_p2_carry_i_1_n_3;
  wire icmp_ln1918_fu_564_p2_carry_i_2_n_3;
  wire icmp_ln1918_fu_564_p2_carry_i_3_n_3;
  wire icmp_ln1918_fu_564_p2_carry_i_4_n_3;
  wire icmp_ln1918_fu_564_p2_carry_n_3;
  wire icmp_ln1918_fu_564_p2_carry_n_4;
  wire icmp_ln1918_fu_564_p2_carry_n_5;
  wire icmp_ln1918_fu_564_p2_carry_n_6;
  wire icmp_ln729_fu_432_p2;
  wire \icmp_ln729_fu_432_p2_inferred__0/i__carry__0_n_6 ;
  wire \icmp_ln729_fu_432_p2_inferred__0/i__carry_n_3 ;
  wire \icmp_ln729_fu_432_p2_inferred__0/i__carry_n_4 ;
  wire \icmp_ln729_fu_432_p2_inferred__0/i__carry_n_5 ;
  wire \icmp_ln729_fu_432_p2_inferred__0/i__carry_n_6 ;
  wire \icmp_ln729_reg_909_reg_n_3_[0] ;
  wire icmp_reg_481;
  wire [23:0]in;
  wire [15:0]loopWidth_read_reg_869;
  wire [15:0]\loopWidth_read_reg_869_reg[15]_0 ;
  wire or_ln1918_reg_941;
  wire \or_ln1918_reg_941[0]_i_1_n_3 ;
  wire [23:0]out;
  wire [7:0]ovrlayId_load_read_reg_826;
  wire [7:0]\ovrlayId_load_read_reg_826_reg[7]_0 ;
  wire ovrlayYUV_full_n;
  wire [0:0]pixOut_val_V;
  wire [7:0]pixOut_val_V_7_read_reg_852;
  wire [7:0]\pixOut_val_V_7_read_reg_852_reg[7]_0 ;
  wire [7:0]pixOut_val_V_9_read_reg_863;
  wire [7:0]\pixOut_val_V_9_read_reg_863_reg[7]_0 ;
  wire [6:6]pixOut_val_V_read_reg_857;
  wire push;
  wire push_0;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire tobool_read_reg_835;
  wire \tobool_read_reg_835_reg[0]_0 ;
  wire tpgForeground_U0_ap_start;
  wire vDir;
  wire \vDir[0]_i_1_n_3 ;
  wire \vDir_reg[0]_0 ;
  wire [0:0]\vDir_reg[0]_1 ;
  wire [15:0]vMax_read_reg_808;
  wire [15:0]\vMax_read_reg_808_reg[15]_0 ;
  wire [15:0]x_1_reg_888;
  wire x_fu_126;
  wire \x_fu_126[0]_i_5_n_3 ;
  wire [15:0]x_fu_126_reg;
  wire \x_fu_126_reg[0]_i_3_n_10 ;
  wire \x_fu_126_reg[0]_i_3_n_3 ;
  wire \x_fu_126_reg[0]_i_3_n_4 ;
  wire \x_fu_126_reg[0]_i_3_n_5 ;
  wire \x_fu_126_reg[0]_i_3_n_6 ;
  wire \x_fu_126_reg[0]_i_3_n_7 ;
  wire \x_fu_126_reg[0]_i_3_n_8 ;
  wire \x_fu_126_reg[0]_i_3_n_9 ;
  wire \x_fu_126_reg[12]_i_1_n_10 ;
  wire \x_fu_126_reg[12]_i_1_n_4 ;
  wire \x_fu_126_reg[12]_i_1_n_5 ;
  wire \x_fu_126_reg[12]_i_1_n_6 ;
  wire \x_fu_126_reg[12]_i_1_n_7 ;
  wire \x_fu_126_reg[12]_i_1_n_8 ;
  wire \x_fu_126_reg[12]_i_1_n_9 ;
  wire \x_fu_126_reg[4]_i_1_n_10 ;
  wire \x_fu_126_reg[4]_i_1_n_3 ;
  wire \x_fu_126_reg[4]_i_1_n_4 ;
  wire \x_fu_126_reg[4]_i_1_n_5 ;
  wire \x_fu_126_reg[4]_i_1_n_6 ;
  wire \x_fu_126_reg[4]_i_1_n_7 ;
  wire \x_fu_126_reg[4]_i_1_n_8 ;
  wire \x_fu_126_reg[4]_i_1_n_9 ;
  wire \x_fu_126_reg[8]_i_1_n_10 ;
  wire \x_fu_126_reg[8]_i_1_n_3 ;
  wire \x_fu_126_reg[8]_i_1_n_4 ;
  wire \x_fu_126_reg[8]_i_1_n_5 ;
  wire \x_fu_126_reg[8]_i_1_n_6 ;
  wire \x_fu_126_reg[8]_i_1_n_7 ;
  wire \x_fu_126_reg[8]_i_1_n_8 ;
  wire \x_fu_126_reg[8]_i_1_n_9 ;
  wire [8:1]zext_ln1869_1_cast_reg_874;
  wire [7:0]\zext_ln1869_1_cast_reg_874_reg[8]_0 ;
  wire [3:0]\zext_ln1869_cast_reg_880_reg[3]_0 ;
  wire [3:0]\zext_ln1869_cast_reg_880_reg[3]_1 ;
  wire [3:0]\zext_ln1869_cast_reg_880_reg[7]_0 ;
  wire [3:0]\zext_ln1869_cast_reg_880_reg[7]_1 ;
  wire [7:0]\zext_ln1869_cast_reg_880_reg[7]_2 ;
  wire [3:0]\NLW__inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i__carry__2_O_UNCONNECTED ;
  wire [3:3]NLW_boxBottom_fu_628_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]\NLW_boxLeft_fu_134_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_boxRight_fu_623_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]\NLW_boxTop_fu_130_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln1844_fu_458_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1844_fu_458_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1849_fu_469_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1849_fu_469_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1856_fu_484_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1856_fu_484_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1861_fu_495_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1861_fu_495_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1887_fu_633_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1887_fu_633_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1892_fu_649_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1892_fu_649_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1918_fu_564_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln1918_fu_564_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1918_fu_564_p2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_icmp_ln729_fu_432_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp_ln729_fu_432_p2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln729_fu_432_p2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_x_fu_126_reg[12]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8888808800000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__0 
       (.I0(\ap_CS_fsm_reg[3]_0 [3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\icmp_ln729_reg_909_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(bckgndYUV_empty_n),
        .I5(ovrlayYUV_full_n),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_reg_376[0]),
        .I2(and4_i_read_reg_847),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][10]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[2]),
        .I2(and10_i_read_reg_830),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][11]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]),
        .I2(and10_i_read_reg_830),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][12]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[4]),
        .I2(and10_i_read_reg_830),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][13]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[5]),
        .I2(and10_i_read_reg_830),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][14]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[6]),
        .I2(and10_i_read_reg_830),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][15]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[7]),
        .I2(and10_i_read_reg_830),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][16]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[0]),
        .I2(and26_i_read_reg_842),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][17]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[1]),
        .I2(and26_i_read_reg_842),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][18]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[2]),
        .I2(and26_i_read_reg_842),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][19]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[3]),
        .I2(and26_i_read_reg_842),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][1]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_reg_376[1]),
        .I2(and4_i_read_reg_847),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][20]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[4]),
        .I2(and26_i_read_reg_842),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][21]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[5]),
        .I2(and26_i_read_reg_842),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][22]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[6]),
        .I2(and26_i_read_reg_842),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][23]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[7]),
        .I2(and26_i_read_reg_842),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][2]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_reg_376[2]),
        .I2(and4_i_read_reg_847),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][3]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_reg_376[3]),
        .I2(and4_i_read_reg_847),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][4]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_reg_376[4]),
        .I2(and4_i_read_reg_847),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][5]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_reg_376[5]),
        .I2(and4_i_read_reg_847),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][6]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_reg_376[6]),
        .I2(and4_i_read_reg_847),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][7]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]),
        .I2(and4_i_read_reg_847),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][8]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[0]),
        .I2(and10_i_read_reg_830),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][9]_srl16_i_1 
       (.I0(tobool_read_reg_835),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[1]),
        .I2(and10_i_read_reg_830),
        .O(in[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_3 ,\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 }),
        .CYINIT(1'b1),
        .DI(x_1_reg_888[3:0]),
        .O(\NLW__inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__3_n_3,i__carry_i_2__3_n_3,i__carry_i_3__3_n_3,i__carry_i_4__3_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_3 ),
        .CO({\_inferred__0/i__carry__0_n_3 ,\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI(x_1_reg_888[7:4]),
        .O(\NLW__inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1__2_n_3,i__carry__0_i_2__2_n_3,i__carry__0_i_3__1_n_3,i__carry__0_i_4__1_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_3 ),
        .CO({\_inferred__0/i__carry__1_n_3 ,\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI(x_1_reg_888[11:8]),
        .O(\NLW__inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({i__carry__1_i_1__1_n_3,i__carry__1_i_2__1_n_3,i__carry__1_i_3__1_n_3,i__carry__1_i_4__1_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_3 ),
        .CO({\_inferred__0/i__carry__2_n_3 ,\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI(x_1_reg_888[15:12]),
        .O(\NLW__inferred__0/i__carry__2_O_UNCONNECTED [3:0]),
        .S({i__carry__2_i_1__1_n_3,i__carry__2_i_2__1_n_3,i__carry__2_i_3__1_n_3,i__carry__2_i_4__1_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i__carry_n_3 ,\_inferred__1/i__carry_n_4 ,\_inferred__1/i__carry_n_5 ,\_inferred__1/i__carry_n_6 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(\NLW__inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__4_n_3,i__carry_i_2__4_n_3,i__carry_i_3__4_n_3,i__carry_i_4__4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i__carry__0 
       (.CI(\_inferred__1/i__carry_n_3 ),
        .CO({\_inferred__1/i__carry__0_n_3 ,\_inferred__1/i__carry__0_n_4 ,\_inferred__1/i__carry__0_n_5 ,\_inferred__1/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(\NLW__inferred__1/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1__3_n_3,i__carry__0_i_2__3_n_3,i__carry__0_i_3__2_n_3,i__carry__0_i_4__2_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i__carry__1 
       (.CI(\_inferred__1/i__carry__0_n_3 ),
        .CO({\_inferred__1/i__carry__1_n_3 ,\_inferred__1/i__carry__1_n_4 ,\_inferred__1/i__carry__1_n_5 ,\_inferred__1/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(\NLW__inferred__1/i__carry__1_O_UNCONNECTED [3:0]),
        .S({i__carry__1_i_1__2_n_3,i__carry__1_i_2__2_n_3,i__carry__1_i_3__2_n_3,i__carry__1_i_4__2_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i__carry__2 
       (.CI(\_inferred__1/i__carry__1_n_3 ),
        .CO({\_inferred__1/i__carry__2_n_3 ,\_inferred__1/i__carry__2_n_4 ,\_inferred__1/i__carry__2_n_5 ,\_inferred__1/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(\NLW__inferred__1/i__carry__2_O_UNCONNECTED [3:0]),
        .S({i__carry__2_i_1__2_n_3,i__carry__2_i_2__2_n_3,i__carry__2_i_3__2_n_3,i__carry__2_i_4__2_n_3}));
  FDRE \and10_i_read_reg_830_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and10_i_reg_466),
        .Q(and10_i_read_reg_830),
        .R(1'b0));
  FDRE \and26_i_read_reg_842_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and26_i_reg_471),
        .Q(and26_i_read_reg_842),
        .R(1'b0));
  FDRE \and4_i_read_reg_847_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and4_i_reg_461),
        .Q(and4_i_read_reg_847),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000E200E200E200)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I3(ap_rst_n),
        .I4(icmp_ln729_fu_432_p2),
        .I5(ap_condition_224),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000E200E200E200)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_rst_n),
        .I4(icmp_ln729_fu_432_p2),
        .I5(ap_condition_224),
        .O(ap_enable_reg_pp0_iter2_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(icmp_ln729_fu_432_p2),
        .I1(ap_condition_224),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_phi_reg_pp0_iter2_pix_val_V_3_reg_357[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_pix_val_V_reg_376),
        .I1(ap_condition_385),
        .I2(ap_condition_224),
        .O(\ap_phi_reg_pp0_iter2_pix_val_V_3_reg_357[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_3_reg_357_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter2_pix_val_V_3_reg_357[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_reg_376),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter2_pix_val_V_4_reg_340[6]_i_1 
       (.I0(pixOut_val_V_read_reg_857),
        .I1(ap_condition_385),
        .O(\ap_phi_reg_pp0_iter2_pix_val_V_4_reg_340[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h22200000)) 
    \ap_phi_reg_pp0_iter2_pix_val_V_4_reg_340[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_5_n_3 ),
        .I1(icmp_ln729_fu_432_p2),
        .I2(icmp_ln1918_fu_564_p2),
        .I3(cmp2_i_reg_514),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_4_n_3 ),
        .O(ap_condition_385));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_4_reg_340_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(\ap_phi_reg_pp0_iter2_pix_val_V_4_reg_340[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_340[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_4_reg_340_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(ap_condition_385),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_340[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I1(out[8]),
        .I2(boxColorG_1_read_reg_793[0]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_2_n_3 ),
        .I4(pixOut_val_V_9_read_reg_863[0]),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I1(out[9]),
        .I2(boxColorG_1_read_reg_793[1]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_2_n_3 ),
        .I4(pixOut_val_V_9_read_reg_863[1]),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I1(out[10]),
        .I2(boxColorG_1_read_reg_793[2]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_2_n_3 ),
        .I4(pixOut_val_V_9_read_reg_863[2]),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I1(out[11]),
        .I2(boxColorG_1_read_reg_793[3]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_2_n_3 ),
        .I4(pixOut_val_V_9_read_reg_863[3]),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_2 
       (.I0(cmp101_i_read_reg_798),
        .I1(x_1_reg_888[0]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_3 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_10_n_3 ),
        .I1(flow_control_loop_pipe_sequential_init_U_n_4),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_4_n_3 ),
        .I3(\icmp_ln729_reg_909_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp0_iter2_reg_n_3),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_4 
       (.I0(icmp_ln1892_fu_649_p2),
        .I1(\_inferred__0/i__carry__2_n_3 ),
        .I2(icmp_ln1887_fu_633_p2),
        .I3(\_inferred__1/i__carry__2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[4]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_pix_val_V_reg_376),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I2(out[12]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_6_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[4]_i_2_n_3 ),
        .I5(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357117_out),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[4]_i_2 
       (.I0(boxColorG_1_read_reg_793[4]),
        .I1(cmp101_i_read_reg_798),
        .I2(x_1_reg_888[0]),
        .I3(pixOut_val_V_9_read_reg_863[4]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[5]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_pix_val_V_reg_376),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I2(out[13]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_6_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[5]_i_2_n_3 ),
        .I5(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357117_out),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[5]_i_2 
       (.I0(boxColorG_1_read_reg_793[5]),
        .I1(cmp101_i_read_reg_798),
        .I2(x_1_reg_888[0]),
        .I3(pixOut_val_V_9_read_reg_863[5]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[6]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_pix_val_V_reg_376),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I2(out[14]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_6_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[6]_i_2_n_3 ),
        .I5(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357117_out),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[6]_i_2 
       (.I0(boxColorG_1_read_reg_793[6]),
        .I1(cmp101_i_read_reg_798),
        .I2(x_1_reg_888[0]),
        .I3(pixOut_val_V_9_read_reg_863[6]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B8FFB8)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_pix_val_V_reg_376),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I2(out[15]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_6_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[7]_i_2_n_3 ),
        .I5(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357117_out),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[7]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[7]_i_2 
       (.I0(boxColorG_1_read_reg_793[7]),
        .I1(cmp101_i_read_reg_798),
        .I2(x_1_reg_888[0]),
        .I3(pixOut_val_V_9_read_reg_863[7]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[7]_i_2_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I1(out[16]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_3_n_3 ),
        .I3(pixOut_val_V_9_read_reg_863[0]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I1(out[17]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_3_n_3 ),
        .I3(pixOut_val_V_9_read_reg_863[1]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I1(out[18]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_3_n_3 ),
        .I3(pixOut_val_V_9_read_reg_863[2]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I1(out[19]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357[3]_i_3_n_3 ),
        .I3(pixOut_val_V_9_read_reg_863[3]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[3]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[4]_i_1 
       (.I0(pixOut_val_V_read_reg_857),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357117_out),
        .I2(pixOut_val_V_9_read_reg_863[4]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_6_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[4]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[4]_i_2 
       (.I0(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_340[6]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I2(out[20]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[5]_i_1 
       (.I0(pixOut_val_V_read_reg_857),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357117_out),
        .I2(pixOut_val_V_9_read_reg_863[5]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_6_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[5]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[5]_i_2 
       (.I0(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_340[6]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I2(out[21]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[6]_i_1 
       (.I0(pixOut_val_V_9_read_reg_863[6]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_6_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[6]_i_2_n_3 ),
        .I3(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357117_out),
        .I4(pixOut_val_V_read_reg_857),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[6]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[6]_i_2 
       (.I0(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_340[6]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I2(out[22]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_340[7]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I2(out[23]),
        .I3(pixOut_val_V_9_read_reg_863[7]),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_6_n_3 ),
        .I5(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357117_out),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I1(out[0]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_6_n_3 ),
        .I3(pixOut_val_V_7_read_reg_852[0]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I1(out[1]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_6_n_3 ),
        .I3(pixOut_val_V_7_read_reg_852[1]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I1(out[2]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_6_n_3 ),
        .I3(pixOut_val_V_7_read_reg_852[2]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I1(out[3]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_6_n_3 ),
        .I3(pixOut_val_V_7_read_reg_852[3]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[3]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[4]_i_1 
       (.I0(pixOut_val_V_7_read_reg_852[4]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_6_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_val_V_reg_376),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I4(out[4]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[4]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[5]_i_1 
       (.I0(pixOut_val_V_7_read_reg_852[5]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_6_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_val_V_reg_376),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I4(out[5]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[5]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[6]_i_1 
       (.I0(pixOut_val_V_7_read_reg_852[6]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_6_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_val_V_reg_376),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I4(out[6]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_4_n_3 ),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(\icmp_ln729_reg_909_reg_n_3_[0] ),
        .I3(flow_control_loop_pipe_sequential_init_U_n_4),
        .I4(or_ln1918_reg_941),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_5_n_3 ),
        .O(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357117_out));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_10 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_8_n_3 ),
        .I1(ovrlayId_load_read_reg_826[0]),
        .I2(ovrlayId_load_read_reg_826[1]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_11 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_10_n_3 ),
        .I1(\_inferred__1/i__carry__2_n_3 ),
        .I2(icmp_ln1887_fu_633_p2),
        .I3(\_inferred__0/i__carry__2_n_3 ),
        .I4(icmp_ln1892_fu_649_p2),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'hDD00D000)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ovrlayYUV_full_n),
        .I2(bckgndYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(\icmp_ln729_reg_909_reg_n_3_[0] ),
        .O(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_3 
       (.I0(pixOut_val_V_7_read_reg_852[7]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_6_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_val_V_reg_376),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ),
        .I4(out[7]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_4 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_8_n_3 ),
        .I1(ovrlayId_load_read_reg_826[1]),
        .I2(ovrlayId_load_read_reg_826[0]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_5 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_9_n_3 ),
        .I1(color_read_reg_779[1]),
        .I2(color_read_reg_779[2]),
        .I3(color_read_reg_779[3]),
        .I4(color_read_reg_779[0]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_6 
       (.I0(ap_enable_reg_pp0_iter3_reg_1),
        .I1(icmp_ln1892_fu_649_p2),
        .I2(\_inferred__0/i__carry__2_n_3 ),
        .I3(icmp_ln1887_fu_633_p2),
        .I4(\_inferred__1/i__carry__2_n_3 ),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_10_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFF8FFFFFFFBFFFF)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7 
       (.I0(or_ln1918_reg_941),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_4_n_3 ),
        .I2(flow_control_loop_pipe_sequential_init_U_n_4),
        .I3(\icmp_ln729_reg_909_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp0_iter2_reg_n_3),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_11_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_8 
       (.I0(ovrlayId_load_read_reg_826[7]),
        .I1(ovrlayId_load_read_reg_826[5]),
        .I2(ovrlayId_load_read_reg_826[2]),
        .I3(ovrlayId_load_read_reg_826[6]),
        .I4(ovrlayId_load_read_reg_826[3]),
        .I5(ovrlayId_load_read_reg_826[4]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_9 
       (.I0(color_read_reg_779[6]),
        .I1(color_read_reg_779[7]),
        .I2(color_read_reg_779[4]),
        .I3(color_read_reg_779[5]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_9_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_376_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_376[0]),
        .R(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357117_out));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_376_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_376[1]),
        .R(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357117_out));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_376_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_376[2]),
        .R(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357117_out));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_376_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_376[3]),
        .R(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357117_out));
  FDSE \ap_phi_reg_pp0_iter3_pix_val_V_reg_376_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_376[4]),
        .S(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357117_out));
  FDSE \ap_phi_reg_pp0_iter3_pix_val_V_reg_376_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_376[5]),
        .S(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357117_out));
  FDSE \ap_phi_reg_pp0_iter3_pix_val_V_reg_376_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_376[6]),
        .S(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357117_out));
  FDSE \ap_phi_reg_pp0_iter3_pix_val_V_reg_376_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_3_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]),
        .S(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357117_out));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxBottom_fu_628_p2_carry
       (.CI(1'b0),
        .CO({boxBottom_fu_628_p2_carry_n_3,boxBottom_fu_628_p2_carry_n_4,boxBottom_fu_628_p2_carry_n_5,boxBottom_fu_628_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(boxSize_1_read_reg_820[3:0]),
        .O({boxBottom_fu_628_p2_carry_n_7,boxBottom_fu_628_p2_carry_n_8,boxBottom_fu_628_p2_carry_n_9,boxBottom_fu_628_p2_carry_n_10}),
        .S({boxBottom_fu_628_p2_carry_i_1_n_3,boxBottom_fu_628_p2_carry_i_2_n_3,boxBottom_fu_628_p2_carry_i_3_n_3,boxBottom_fu_628_p2_carry_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxBottom_fu_628_p2_carry__0
       (.CI(boxBottom_fu_628_p2_carry_n_3),
        .CO({boxBottom_fu_628_p2_carry__0_n_3,boxBottom_fu_628_p2_carry__0_n_4,boxBottom_fu_628_p2_carry__0_n_5,boxBottom_fu_628_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(boxSize_1_read_reg_820[7:4]),
        .O({boxBottom_fu_628_p2_carry__0_n_7,boxBottom_fu_628_p2_carry__0_n_8,boxBottom_fu_628_p2_carry__0_n_9,boxBottom_fu_628_p2_carry__0_n_10}),
        .S({boxBottom_fu_628_p2_carry__0_i_1_n_3,boxBottom_fu_628_p2_carry__0_i_2_n_3,boxBottom_fu_628_p2_carry__0_i_3_n_3,boxBottom_fu_628_p2_carry__0_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_628_p2_carry__0_i_1
       (.I0(boxSize_1_read_reg_820[7]),
        .I1(\boxTop_fu_130_reg[7]_0 [7]),
        .O(boxBottom_fu_628_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_628_p2_carry__0_i_2
       (.I0(boxSize_1_read_reg_820[6]),
        .I1(\boxTop_fu_130_reg[7]_0 [6]),
        .O(boxBottom_fu_628_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_628_p2_carry__0_i_3
       (.I0(boxSize_1_read_reg_820[5]),
        .I1(\boxTop_fu_130_reg[7]_0 [5]),
        .O(boxBottom_fu_628_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_628_p2_carry__0_i_4
       (.I0(boxSize_1_read_reg_820[4]),
        .I1(\boxTop_fu_130_reg[7]_0 [4]),
        .O(boxBottom_fu_628_p2_carry__0_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxBottom_fu_628_p2_carry__1
       (.CI(boxBottom_fu_628_p2_carry__0_n_3),
        .CO({boxBottom_fu_628_p2_carry__1_n_3,boxBottom_fu_628_p2_carry__1_n_4,boxBottom_fu_628_p2_carry__1_n_5,boxBottom_fu_628_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(boxSize_1_read_reg_820[11:8]),
        .O({boxBottom_fu_628_p2_carry__1_n_7,boxBottom_fu_628_p2_carry__1_n_8,boxBottom_fu_628_p2_carry__1_n_9,boxBottom_fu_628_p2_carry__1_n_10}),
        .S({boxBottom_fu_628_p2_carry__1_i_1_n_3,boxBottom_fu_628_p2_carry__1_i_2_n_3,boxBottom_fu_628_p2_carry__1_i_3_n_3,boxBottom_fu_628_p2_carry__1_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_628_p2_carry__1_i_1
       (.I0(boxSize_1_read_reg_820[11]),
        .I1(boxTop_fu_130_reg[11]),
        .O(boxBottom_fu_628_p2_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_628_p2_carry__1_i_2
       (.I0(boxSize_1_read_reg_820[10]),
        .I1(boxTop_fu_130_reg[10]),
        .O(boxBottom_fu_628_p2_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_628_p2_carry__1_i_3
       (.I0(boxSize_1_read_reg_820[9]),
        .I1(boxTop_fu_130_reg[9]),
        .O(boxBottom_fu_628_p2_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_628_p2_carry__1_i_4
       (.I0(boxSize_1_read_reg_820[8]),
        .I1(boxTop_fu_130_reg[8]),
        .O(boxBottom_fu_628_p2_carry__1_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxBottom_fu_628_p2_carry__2
       (.CI(boxBottom_fu_628_p2_carry__1_n_3),
        .CO({NLW_boxBottom_fu_628_p2_carry__2_CO_UNCONNECTED[3],boxBottom_fu_628_p2_carry__2_n_4,boxBottom_fu_628_p2_carry__2_n_5,boxBottom_fu_628_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,boxSize_1_read_reg_820[14:12]}),
        .O({boxBottom_fu_628_p2_carry__2_n_7,boxBottom_fu_628_p2_carry__2_n_8,boxBottom_fu_628_p2_carry__2_n_9,boxBottom_fu_628_p2_carry__2_n_10}),
        .S({boxBottom_fu_628_p2_carry__2_i_1_n_3,boxBottom_fu_628_p2_carry__2_i_2_n_3,boxBottom_fu_628_p2_carry__2_i_3_n_3,boxBottom_fu_628_p2_carry__2_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_628_p2_carry__2_i_1
       (.I0(boxTop_fu_130_reg[15]),
        .I1(boxSize_1_read_reg_820[15]),
        .O(boxBottom_fu_628_p2_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_628_p2_carry__2_i_2
       (.I0(boxSize_1_read_reg_820[14]),
        .I1(boxTop_fu_130_reg[14]),
        .O(boxBottom_fu_628_p2_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_628_p2_carry__2_i_3
       (.I0(boxSize_1_read_reg_820[13]),
        .I1(boxTop_fu_130_reg[13]),
        .O(boxBottom_fu_628_p2_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_628_p2_carry__2_i_4
       (.I0(boxSize_1_read_reg_820[12]),
        .I1(boxTop_fu_130_reg[12]),
        .O(boxBottom_fu_628_p2_carry__2_i_4_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_628_p2_carry_i_1
       (.I0(boxSize_1_read_reg_820[3]),
        .I1(\boxTop_fu_130_reg[7]_0 [3]),
        .O(boxBottom_fu_628_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_628_p2_carry_i_2
       (.I0(boxSize_1_read_reg_820[2]),
        .I1(\boxTop_fu_130_reg[7]_0 [2]),
        .O(boxBottom_fu_628_p2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_628_p2_carry_i_3
       (.I0(boxSize_1_read_reg_820[1]),
        .I1(\boxTop_fu_130_reg[7]_0 [1]),
        .O(boxBottom_fu_628_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_628_p2_carry_i_4
       (.I0(boxSize_1_read_reg_820[0]),
        .I1(\boxTop_fu_130_reg[7]_0 [0]),
        .O(boxBottom_fu_628_p2_carry_i_4_n_3));
  FDRE \boxColorG_1_read_reg_793_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxColorG_1_read_reg_793_reg[7]_0 [0]),
        .Q(boxColorG_1_read_reg_793[0]),
        .R(1'b0));
  FDRE \boxColorG_1_read_reg_793_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxColorG_1_read_reg_793_reg[7]_0 [1]),
        .Q(boxColorG_1_read_reg_793[1]),
        .R(1'b0));
  FDRE \boxColorG_1_read_reg_793_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxColorG_1_read_reg_793_reg[7]_0 [2]),
        .Q(boxColorG_1_read_reg_793[2]),
        .R(1'b0));
  FDRE \boxColorG_1_read_reg_793_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxColorG_1_read_reg_793_reg[7]_0 [3]),
        .Q(boxColorG_1_read_reg_793[3]),
        .R(1'b0));
  FDRE \boxColorG_1_read_reg_793_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxColorG_1_read_reg_793_reg[7]_0 [4]),
        .Q(boxColorG_1_read_reg_793[4]),
        .R(1'b0));
  FDRE \boxColorG_1_read_reg_793_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxColorG_1_read_reg_793_reg[7]_0 [5]),
        .Q(boxColorG_1_read_reg_793[5]),
        .R(1'b0));
  FDRE \boxColorG_1_read_reg_793_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxColorG_1_read_reg_793_reg[7]_0 [6]),
        .Q(boxColorG_1_read_reg_793[6]),
        .R(1'b0));
  FDRE \boxColorG_1_read_reg_793_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxColorG_1_read_reg_793_reg[7]_0 [7]),
        .Q(boxColorG_1_read_reg_793[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \boxHCoord[15]_i_1 
       (.I0(ap_condition_224),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(\ap_CS_fsm_reg[3]_0 [3]),
        .O(\ap_CS_fsm_reg[3] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \boxHCoord[15]_i_10 
       (.I0(Q[13]),
        .I1(x_fu_126_reg[9]),
        .I2(Q[9]),
        .I3(x_fu_126_reg[8]),
        .O(\boxHCoord[15]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \boxHCoord[15]_i_2 
       (.I0(\boxHCoord[15]_i_3_n_3 ),
        .I1(\boxHCoord[15]_i_4_n_3 ),
        .I2(\boxHCoord[15]_i_5_n_3 ),
        .O(\boxHCoord[15]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \boxHCoord[15]_i_3 
       (.I0(Q[14]),
        .I1(icmp_ln729_fu_432_p2),
        .I2(x_fu_126_reg[14]),
        .I3(x_fu_126_reg[1]),
        .I4(\boxHCoord[15]_i_6_n_3 ),
        .I5(\boxHCoord[15]_i_7_n_3 ),
        .O(\boxHCoord[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \boxHCoord[15]_i_4 
       (.I0(Q[8]),
        .I1(x_fu_126_reg[2]),
        .I2(Q[4]),
        .I3(Q[10]),
        .I4(x_fu_126_reg[11]),
        .I5(Q[7]),
        .O(\boxHCoord[15]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \boxHCoord[15]_i_5 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_10_n_3 ),
        .I1(\boxHCoord[15]_i_8_n_3 ),
        .I2(x_fu_126_reg[3]),
        .I3(x_fu_126_reg[7]),
        .I4(x_fu_126_reg[0]),
        .O(\boxHCoord[15]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \boxHCoord[15]_i_6 
       (.I0(Q[15]),
        .I1(x_fu_126_reg[13]),
        .I2(Q[12]),
        .I3(Q[6]),
        .O(\boxHCoord[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \boxHCoord[15]_i_7 
       (.I0(x_fu_126_reg[6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(x_fu_126_reg[15]),
        .I4(\boxHCoord[15]_i_9_n_3 ),
        .O(\boxHCoord[15]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \boxHCoord[15]_i_8 
       (.I0(Q[5]),
        .I1(Q[11]),
        .I2(x_fu_126_reg[5]),
        .I3(Q[2]),
        .I4(\boxHCoord[15]_i_10_n_3 ),
        .O(\boxHCoord[15]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \boxHCoord[15]_i_9 
       (.I0(Q[3]),
        .I1(x_fu_126_reg[12]),
        .I2(x_fu_126_reg[10]),
        .I3(x_fu_126_reg[4]),
        .O(\boxHCoord[15]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxHCoord_loc_0_fu_98[0]_i_1 
       (.I0(\boxHCoord_loc_0_fu_98_reg[15] [0]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxLeft_load_reg_899[0]),
        .O(\boxHCoord_reg[15] [0]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxHCoord_loc_0_fu_98[10]_i_1 
       (.I0(\boxHCoord_loc_0_fu_98_reg[15] [10]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxLeft_load_reg_899[10]),
        .O(\boxHCoord_reg[15] [10]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxHCoord_loc_0_fu_98[11]_i_1 
       (.I0(\boxHCoord_loc_0_fu_98_reg[15] [11]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxLeft_load_reg_899[11]),
        .O(\boxHCoord_reg[15] [11]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxHCoord_loc_0_fu_98[12]_i_1 
       (.I0(\boxHCoord_loc_0_fu_98_reg[15] [12]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxLeft_load_reg_899[12]),
        .O(\boxHCoord_reg[15] [12]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxHCoord_loc_0_fu_98[13]_i_1 
       (.I0(\boxHCoord_loc_0_fu_98_reg[15] [13]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxLeft_load_reg_899[13]),
        .O(\boxHCoord_reg[15] [13]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxHCoord_loc_0_fu_98[14]_i_1 
       (.I0(\boxHCoord_loc_0_fu_98_reg[15] [14]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxLeft_load_reg_899[14]),
        .O(\boxHCoord_reg[15] [14]));
  LUT5 #(
    .INIT(32'hFBAAAAAA)) 
    \boxHCoord_loc_0_fu_98[15]_i_1 
       (.I0(ap_NS_fsm13_out),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ovrlayYUV_full_n),
        .I3(\icmp_ln729_reg_909_reg_n_3_[0] ),
        .I4(\ap_CS_fsm_reg[3]_0 [3]),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxHCoord_loc_0_fu_98[15]_i_2 
       (.I0(\boxHCoord_loc_0_fu_98_reg[15] [15]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxLeft_load_reg_899[15]),
        .O(\boxHCoord_reg[15] [15]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxHCoord_loc_0_fu_98[1]_i_1 
       (.I0(\boxHCoord_loc_0_fu_98_reg[15] [1]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxLeft_load_reg_899[1]),
        .O(\boxHCoord_reg[15] [1]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxHCoord_loc_0_fu_98[2]_i_1 
       (.I0(\boxHCoord_loc_0_fu_98_reg[15] [2]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxLeft_load_reg_899[2]),
        .O(\boxHCoord_reg[15] [2]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxHCoord_loc_0_fu_98[3]_i_1 
       (.I0(\boxHCoord_loc_0_fu_98_reg[15] [3]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxLeft_load_reg_899[3]),
        .O(\boxHCoord_reg[15] [3]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxHCoord_loc_0_fu_98[4]_i_1 
       (.I0(\boxHCoord_loc_0_fu_98_reg[15] [4]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxLeft_load_reg_899[4]),
        .O(\boxHCoord_reg[15] [4]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxHCoord_loc_0_fu_98[5]_i_1 
       (.I0(\boxHCoord_loc_0_fu_98_reg[15] [5]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxLeft_load_reg_899[5]),
        .O(\boxHCoord_reg[15] [5]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxHCoord_loc_0_fu_98[6]_i_1 
       (.I0(\boxHCoord_loc_0_fu_98_reg[15] [6]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxLeft_load_reg_899[6]),
        .O(\boxHCoord_reg[15] [6]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxHCoord_loc_0_fu_98[7]_i_1 
       (.I0(\boxHCoord_loc_0_fu_98_reg[15] [7]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxLeft_load_reg_899[7]),
        .O(\boxHCoord_reg[15] [7]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxHCoord_loc_0_fu_98[8]_i_1 
       (.I0(\boxHCoord_loc_0_fu_98_reg[15] [8]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxLeft_load_reg_899[8]),
        .O(\boxHCoord_reg[15] [8]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxHCoord_loc_0_fu_98[9]_i_1 
       (.I0(\boxHCoord_loc_0_fu_98_reg[15] [9]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxLeft_load_reg_899[9]),
        .O(\boxHCoord_reg[15] [9]));
  LUT3 #(
    .INIT(8'hF2)) 
    \boxLeft_fu_134[0]_i_1 
       (.I0(ap_condition_224),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(flow_control_loop_pipe_sequential_init_U_n_5),
        .O(boxLeft_fu_134));
  LUT6 #(
    .INIT(64'hFF96969600969696)) 
    \boxLeft_fu_134[0]_i_10 
       (.I0(\hDir_reg[0]_0 ),
        .I1(B[1]),
        .I2(\boxLeft_fu_134_reg[7]_0 [1]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I5(\boxLeft_fu_134_reg[15]_1 [1]),
        .O(\boxLeft_fu_134[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFF96969600969696)) 
    \boxLeft_fu_134[0]_i_11 
       (.I0(B[0]),
        .I1(\hDir_reg[0]_0 ),
        .I2(\boxLeft_fu_134_reg[7]_0 [0]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I5(\boxLeft_fu_134_reg[15]_1 [0]),
        .O(\boxLeft_fu_134[0]_i_11_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \boxLeft_fu_134[0]_i_3 
       (.I0(\hDir_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxLeft_fu_134[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \boxLeft_fu_134[0]_i_4 
       (.I0(B[3]),
        .I1(\hDir_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxLeft_fu_134[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \boxLeft_fu_134[0]_i_5 
       (.I0(B[2]),
        .I1(\hDir_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxLeft_fu_134[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \boxLeft_fu_134[0]_i_6 
       (.I0(B[1]),
        .I1(\hDir_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxLeft_fu_134[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \boxLeft_fu_134[0]_i_7 
       (.I0(\hDir_reg[0]_0 ),
        .I1(B[0]),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxLeft_fu_134[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFF96969600969696)) 
    \boxLeft_fu_134[0]_i_8 
       (.I0(\hDir_reg[0]_0 ),
        .I1(B[3]),
        .I2(\boxLeft_fu_134_reg[7]_0 [3]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I5(\boxLeft_fu_134_reg[15]_1 [3]),
        .O(\boxLeft_fu_134[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFF96969600969696)) 
    \boxLeft_fu_134[0]_i_9 
       (.I0(\hDir_reg[0]_0 ),
        .I1(B[2]),
        .I2(\boxLeft_fu_134_reg[7]_0 [2]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I5(\boxLeft_fu_134_reg[15]_1 [2]),
        .O(\boxLeft_fu_134[0]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \boxLeft_fu_134[12]_i_2 
       (.I0(\hDir_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxLeft_fu_134[12]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \boxLeft_fu_134[12]_i_3 
       (.I0(\hDir_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxLeft_fu_134[12]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \boxLeft_fu_134[12]_i_4 
       (.I0(\hDir_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxLeft_fu_134[12]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \boxLeft_fu_134[12]_i_6 
       (.I0(\hDir_reg[0]_0 ),
        .I1(boxLeft_fu_134_reg[14]),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I4(\boxLeft_fu_134_reg[15]_1 [14]),
        .O(\boxLeft_fu_134[12]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \boxLeft_fu_134[12]_i_7 
       (.I0(\hDir_reg[0]_0 ),
        .I1(boxLeft_fu_134_reg[13]),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I4(\boxLeft_fu_134_reg[15]_1 [13]),
        .O(\boxLeft_fu_134[12]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \boxLeft_fu_134[12]_i_8 
       (.I0(\hDir_reg[0]_0 ),
        .I1(boxLeft_fu_134_reg[12]),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I4(\boxLeft_fu_134_reg[15]_1 [12]),
        .O(\boxLeft_fu_134[12]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \boxLeft_fu_134[4]_i_2 
       (.I0(B[7]),
        .I1(\hDir_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxLeft_fu_134[4]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \boxLeft_fu_134[4]_i_3 
       (.I0(B[6]),
        .I1(\hDir_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxLeft_fu_134[4]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \boxLeft_fu_134[4]_i_4 
       (.I0(B[5]),
        .I1(\hDir_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxLeft_fu_134[4]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \boxLeft_fu_134[4]_i_5 
       (.I0(B[4]),
        .I1(\hDir_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxLeft_fu_134[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFF96969600969696)) 
    \boxLeft_fu_134[4]_i_6 
       (.I0(\hDir_reg[0]_0 ),
        .I1(B[7]),
        .I2(\boxLeft_fu_134_reg[7]_0 [7]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I5(\boxLeft_fu_134_reg[15]_1 [7]),
        .O(\boxLeft_fu_134[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF96969600969696)) 
    \boxLeft_fu_134[4]_i_7 
       (.I0(\hDir_reg[0]_0 ),
        .I1(B[6]),
        .I2(\boxLeft_fu_134_reg[7]_0 [6]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I5(\boxLeft_fu_134_reg[15]_1 [6]),
        .O(\boxLeft_fu_134[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFF96969600969696)) 
    \boxLeft_fu_134[4]_i_8 
       (.I0(\hDir_reg[0]_0 ),
        .I1(B[5]),
        .I2(\boxLeft_fu_134_reg[7]_0 [5]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I5(\boxLeft_fu_134_reg[15]_1 [5]),
        .O(\boxLeft_fu_134[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFF96969600969696)) 
    \boxLeft_fu_134[4]_i_9 
       (.I0(\hDir_reg[0]_0 ),
        .I1(B[4]),
        .I2(\boxLeft_fu_134_reg[7]_0 [4]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I5(\boxLeft_fu_134_reg[15]_1 [4]),
        .O(\boxLeft_fu_134[4]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \boxLeft_fu_134[8]_i_2 
       (.I0(\hDir_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxLeft_fu_134[8]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \boxLeft_fu_134[8]_i_3 
       (.I0(\hDir_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxLeft_fu_134[8]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \boxLeft_fu_134[8]_i_4 
       (.I0(\hDir_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxLeft_fu_134[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \boxLeft_fu_134[8]_i_5 
       (.I0(\hDir_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxLeft_fu_134[8]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \boxLeft_fu_134[8]_i_6 
       (.I0(\hDir_reg[0]_0 ),
        .I1(boxLeft_fu_134_reg[11]),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I4(\boxLeft_fu_134_reg[15]_1 [11]),
        .O(\boxLeft_fu_134[8]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \boxLeft_fu_134[8]_i_7 
       (.I0(\hDir_reg[0]_0 ),
        .I1(boxLeft_fu_134_reg[10]),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I4(\boxLeft_fu_134_reg[15]_1 [10]),
        .O(\boxLeft_fu_134[8]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \boxLeft_fu_134[8]_i_8 
       (.I0(\hDir_reg[0]_0 ),
        .I1(boxLeft_fu_134_reg[9]),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I4(\boxLeft_fu_134_reg[15]_1 [9]),
        .O(\boxLeft_fu_134[8]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \boxLeft_fu_134[8]_i_9 
       (.I0(\hDir_reg[0]_0 ),
        .I1(boxLeft_fu_134_reg[8]),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I4(\boxLeft_fu_134_reg[15]_1 [8]),
        .O(\boxLeft_fu_134[8]_i_9_n_3 ));
  FDRE \boxLeft_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxLeft_fu_134_reg[0]_i_2_n_10 ),
        .Q(\boxLeft_fu_134_reg[7]_0 [0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxLeft_fu_134_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\boxLeft_fu_134_reg[0]_i_2_n_3 ,\boxLeft_fu_134_reg[0]_i_2_n_4 ,\boxLeft_fu_134_reg[0]_i_2_n_5 ,\boxLeft_fu_134_reg[0]_i_2_n_6 }),
        .CYINIT(\boxLeft_fu_134[0]_i_3_n_3 ),
        .DI({\boxLeft_fu_134[0]_i_4_n_3 ,\boxLeft_fu_134[0]_i_5_n_3 ,\boxLeft_fu_134[0]_i_6_n_3 ,\boxLeft_fu_134[0]_i_7_n_3 }),
        .O({\boxLeft_fu_134_reg[0]_i_2_n_7 ,\boxLeft_fu_134_reg[0]_i_2_n_8 ,\boxLeft_fu_134_reg[0]_i_2_n_9 ,\boxLeft_fu_134_reg[0]_i_2_n_10 }),
        .S({\boxLeft_fu_134[0]_i_8_n_3 ,\boxLeft_fu_134[0]_i_9_n_3 ,\boxLeft_fu_134[0]_i_10_n_3 ,\boxLeft_fu_134[0]_i_11_n_3 }));
  FDRE \boxLeft_fu_134_reg[10] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxLeft_fu_134_reg[8]_i_1_n_8 ),
        .Q(boxLeft_fu_134_reg[10]),
        .R(1'b0));
  FDRE \boxLeft_fu_134_reg[11] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxLeft_fu_134_reg[8]_i_1_n_7 ),
        .Q(boxLeft_fu_134_reg[11]),
        .R(1'b0));
  FDRE \boxLeft_fu_134_reg[12] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxLeft_fu_134_reg[12]_i_1_n_10 ),
        .Q(boxLeft_fu_134_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxLeft_fu_134_reg[12]_i_1 
       (.CI(\boxLeft_fu_134_reg[8]_i_1_n_3 ),
        .CO({\NLW_boxLeft_fu_134_reg[12]_i_1_CO_UNCONNECTED [3],\boxLeft_fu_134_reg[12]_i_1_n_4 ,\boxLeft_fu_134_reg[12]_i_1_n_5 ,\boxLeft_fu_134_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\boxLeft_fu_134[12]_i_2_n_3 ,\boxLeft_fu_134[12]_i_3_n_3 ,\boxLeft_fu_134[12]_i_4_n_3 }),
        .O({\boxLeft_fu_134_reg[12]_i_1_n_7 ,\boxLeft_fu_134_reg[12]_i_1_n_8 ,\boxLeft_fu_134_reg[12]_i_1_n_9 ,\boxLeft_fu_134_reg[12]_i_1_n_10 }),
        .S({flow_control_loop_pipe_sequential_init_U_n_9,\boxLeft_fu_134[12]_i_6_n_3 ,\boxLeft_fu_134[12]_i_7_n_3 ,\boxLeft_fu_134[12]_i_8_n_3 }));
  FDRE \boxLeft_fu_134_reg[13] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxLeft_fu_134_reg[12]_i_1_n_9 ),
        .Q(boxLeft_fu_134_reg[13]),
        .R(1'b0));
  FDRE \boxLeft_fu_134_reg[14] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxLeft_fu_134_reg[12]_i_1_n_8 ),
        .Q(boxLeft_fu_134_reg[14]),
        .R(1'b0));
  FDRE \boxLeft_fu_134_reg[15] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxLeft_fu_134_reg[12]_i_1_n_7 ),
        .Q(boxLeft_fu_134_reg[15]),
        .R(1'b0));
  FDRE \boxLeft_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxLeft_fu_134_reg[0]_i_2_n_9 ),
        .Q(\boxLeft_fu_134_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \boxLeft_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxLeft_fu_134_reg[0]_i_2_n_8 ),
        .Q(\boxLeft_fu_134_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \boxLeft_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxLeft_fu_134_reg[0]_i_2_n_7 ),
        .Q(\boxLeft_fu_134_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \boxLeft_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxLeft_fu_134_reg[4]_i_1_n_10 ),
        .Q(\boxLeft_fu_134_reg[7]_0 [4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxLeft_fu_134_reg[4]_i_1 
       (.CI(\boxLeft_fu_134_reg[0]_i_2_n_3 ),
        .CO({\boxLeft_fu_134_reg[4]_i_1_n_3 ,\boxLeft_fu_134_reg[4]_i_1_n_4 ,\boxLeft_fu_134_reg[4]_i_1_n_5 ,\boxLeft_fu_134_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\boxLeft_fu_134[4]_i_2_n_3 ,\boxLeft_fu_134[4]_i_3_n_3 ,\boxLeft_fu_134[4]_i_4_n_3 ,\boxLeft_fu_134[4]_i_5_n_3 }),
        .O({\boxLeft_fu_134_reg[4]_i_1_n_7 ,\boxLeft_fu_134_reg[4]_i_1_n_8 ,\boxLeft_fu_134_reg[4]_i_1_n_9 ,\boxLeft_fu_134_reg[4]_i_1_n_10 }),
        .S({\boxLeft_fu_134[4]_i_6_n_3 ,\boxLeft_fu_134[4]_i_7_n_3 ,\boxLeft_fu_134[4]_i_8_n_3 ,\boxLeft_fu_134[4]_i_9_n_3 }));
  FDRE \boxLeft_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxLeft_fu_134_reg[4]_i_1_n_9 ),
        .Q(\boxLeft_fu_134_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \boxLeft_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxLeft_fu_134_reg[4]_i_1_n_8 ),
        .Q(\boxLeft_fu_134_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \boxLeft_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxLeft_fu_134_reg[4]_i_1_n_7 ),
        .Q(\boxLeft_fu_134_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \boxLeft_fu_134_reg[8] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxLeft_fu_134_reg[8]_i_1_n_10 ),
        .Q(boxLeft_fu_134_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxLeft_fu_134_reg[8]_i_1 
       (.CI(\boxLeft_fu_134_reg[4]_i_1_n_3 ),
        .CO({\boxLeft_fu_134_reg[8]_i_1_n_3 ,\boxLeft_fu_134_reg[8]_i_1_n_4 ,\boxLeft_fu_134_reg[8]_i_1_n_5 ,\boxLeft_fu_134_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\boxLeft_fu_134[8]_i_2_n_3 ,\boxLeft_fu_134[8]_i_3_n_3 ,\boxLeft_fu_134[8]_i_4_n_3 ,\boxLeft_fu_134[8]_i_5_n_3 }),
        .O({\boxLeft_fu_134_reg[8]_i_1_n_7 ,\boxLeft_fu_134_reg[8]_i_1_n_8 ,\boxLeft_fu_134_reg[8]_i_1_n_9 ,\boxLeft_fu_134_reg[8]_i_1_n_10 }),
        .S({\boxLeft_fu_134[8]_i_6_n_3 ,\boxLeft_fu_134[8]_i_7_n_3 ,\boxLeft_fu_134[8]_i_8_n_3 ,\boxLeft_fu_134[8]_i_9_n_3 }));
  FDRE \boxLeft_fu_134_reg[9] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxLeft_fu_134_reg[8]_i_1_n_9 ),
        .Q(boxLeft_fu_134_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A200A2A2)) 
    \boxLeft_load_reg_899[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ovrlayYUV_full_n),
        .I3(bckgndYUV_empty_n),
        .I4(ap_enable_reg_pp0_iter2_reg_n_3),
        .I5(\icmp_ln729_reg_909_reg_n_3_[0] ),
        .O(ap_condition_224));
  FDRE \boxLeft_load_reg_899_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(\boxLeft_fu_134_reg[7]_0 [0]),
        .Q(boxLeft_load_reg_899[0]),
        .R(1'b0));
  FDRE \boxLeft_load_reg_899_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(boxLeft_fu_134_reg[10]),
        .Q(boxLeft_load_reg_899[10]),
        .R(1'b0));
  FDRE \boxLeft_load_reg_899_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(boxLeft_fu_134_reg[11]),
        .Q(boxLeft_load_reg_899[11]),
        .R(1'b0));
  FDRE \boxLeft_load_reg_899_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(boxLeft_fu_134_reg[12]),
        .Q(boxLeft_load_reg_899[12]),
        .R(1'b0));
  FDRE \boxLeft_load_reg_899_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(boxLeft_fu_134_reg[13]),
        .Q(boxLeft_load_reg_899[13]),
        .R(1'b0));
  FDRE \boxLeft_load_reg_899_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(boxLeft_fu_134_reg[14]),
        .Q(boxLeft_load_reg_899[14]),
        .R(1'b0));
  FDRE \boxLeft_load_reg_899_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(boxLeft_fu_134_reg[15]),
        .Q(boxLeft_load_reg_899[15]),
        .R(1'b0));
  FDRE \boxLeft_load_reg_899_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(\boxLeft_fu_134_reg[7]_0 [1]),
        .Q(boxLeft_load_reg_899[1]),
        .R(1'b0));
  FDRE \boxLeft_load_reg_899_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(\boxLeft_fu_134_reg[7]_0 [2]),
        .Q(boxLeft_load_reg_899[2]),
        .R(1'b0));
  FDRE \boxLeft_load_reg_899_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(\boxLeft_fu_134_reg[7]_0 [3]),
        .Q(boxLeft_load_reg_899[3]),
        .R(1'b0));
  FDRE \boxLeft_load_reg_899_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(\boxLeft_fu_134_reg[7]_0 [4]),
        .Q(boxLeft_load_reg_899[4]),
        .R(1'b0));
  FDRE \boxLeft_load_reg_899_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(\boxLeft_fu_134_reg[7]_0 [5]),
        .Q(boxLeft_load_reg_899[5]),
        .R(1'b0));
  FDRE \boxLeft_load_reg_899_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(\boxLeft_fu_134_reg[7]_0 [6]),
        .Q(boxLeft_load_reg_899[6]),
        .R(1'b0));
  FDRE \boxLeft_load_reg_899_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(\boxLeft_fu_134_reg[7]_0 [7]),
        .Q(boxLeft_load_reg_899[7]),
        .R(1'b0));
  FDRE \boxLeft_load_reg_899_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(boxLeft_fu_134_reg[8]),
        .Q(boxLeft_load_reg_899[8]),
        .R(1'b0));
  FDRE \boxLeft_load_reg_899_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(boxLeft_fu_134_reg[9]),
        .Q(boxLeft_load_reg_899[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxRight_fu_623_p2_carry
       (.CI(1'b0),
        .CO({boxRight_fu_623_p2_carry_n_3,boxRight_fu_623_p2_carry_n_4,boxRight_fu_623_p2_carry_n_5,boxRight_fu_623_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(boxSize_1_read_reg_820[3:0]),
        .O({boxRight_fu_623_p2_carry_n_7,boxRight_fu_623_p2_carry_n_8,boxRight_fu_623_p2_carry_n_9,boxRight_fu_623_p2_carry_n_10}),
        .S({boxRight_fu_623_p2_carry_i_1_n_3,boxRight_fu_623_p2_carry_i_2_n_3,boxRight_fu_623_p2_carry_i_3_n_3,boxRight_fu_623_p2_carry_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxRight_fu_623_p2_carry__0
       (.CI(boxRight_fu_623_p2_carry_n_3),
        .CO({boxRight_fu_623_p2_carry__0_n_3,boxRight_fu_623_p2_carry__0_n_4,boxRight_fu_623_p2_carry__0_n_5,boxRight_fu_623_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(boxSize_1_read_reg_820[7:4]),
        .O({boxRight_fu_623_p2_carry__0_n_7,boxRight_fu_623_p2_carry__0_n_8,boxRight_fu_623_p2_carry__0_n_9,boxRight_fu_623_p2_carry__0_n_10}),
        .S({boxRight_fu_623_p2_carry__0_i_1_n_3,boxRight_fu_623_p2_carry__0_i_2_n_3,boxRight_fu_623_p2_carry__0_i_3_n_3,boxRight_fu_623_p2_carry__0_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_623_p2_carry__0_i_1
       (.I0(boxSize_1_read_reg_820[7]),
        .I1(\boxLeft_fu_134_reg[7]_0 [7]),
        .O(boxRight_fu_623_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_623_p2_carry__0_i_2
       (.I0(boxSize_1_read_reg_820[6]),
        .I1(\boxLeft_fu_134_reg[7]_0 [6]),
        .O(boxRight_fu_623_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_623_p2_carry__0_i_3
       (.I0(boxSize_1_read_reg_820[5]),
        .I1(\boxLeft_fu_134_reg[7]_0 [5]),
        .O(boxRight_fu_623_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_623_p2_carry__0_i_4
       (.I0(boxSize_1_read_reg_820[4]),
        .I1(\boxLeft_fu_134_reg[7]_0 [4]),
        .O(boxRight_fu_623_p2_carry__0_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxRight_fu_623_p2_carry__1
       (.CI(boxRight_fu_623_p2_carry__0_n_3),
        .CO({boxRight_fu_623_p2_carry__1_n_3,boxRight_fu_623_p2_carry__1_n_4,boxRight_fu_623_p2_carry__1_n_5,boxRight_fu_623_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(boxSize_1_read_reg_820[11:8]),
        .O({boxRight_fu_623_p2_carry__1_n_7,boxRight_fu_623_p2_carry__1_n_8,boxRight_fu_623_p2_carry__1_n_9,boxRight_fu_623_p2_carry__1_n_10}),
        .S({boxRight_fu_623_p2_carry__1_i_1_n_3,boxRight_fu_623_p2_carry__1_i_2_n_3,boxRight_fu_623_p2_carry__1_i_3_n_3,boxRight_fu_623_p2_carry__1_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_623_p2_carry__1_i_1
       (.I0(boxSize_1_read_reg_820[11]),
        .I1(boxLeft_fu_134_reg[11]),
        .O(boxRight_fu_623_p2_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_623_p2_carry__1_i_2
       (.I0(boxSize_1_read_reg_820[10]),
        .I1(boxLeft_fu_134_reg[10]),
        .O(boxRight_fu_623_p2_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_623_p2_carry__1_i_3
       (.I0(boxSize_1_read_reg_820[9]),
        .I1(boxLeft_fu_134_reg[9]),
        .O(boxRight_fu_623_p2_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_623_p2_carry__1_i_4
       (.I0(boxSize_1_read_reg_820[8]),
        .I1(boxLeft_fu_134_reg[8]),
        .O(boxRight_fu_623_p2_carry__1_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxRight_fu_623_p2_carry__2
       (.CI(boxRight_fu_623_p2_carry__1_n_3),
        .CO({NLW_boxRight_fu_623_p2_carry__2_CO_UNCONNECTED[3],boxRight_fu_623_p2_carry__2_n_4,boxRight_fu_623_p2_carry__2_n_5,boxRight_fu_623_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,boxSize_1_read_reg_820[14:12]}),
        .O({boxRight_fu_623_p2_carry__2_n_7,boxRight_fu_623_p2_carry__2_n_8,boxRight_fu_623_p2_carry__2_n_9,boxRight_fu_623_p2_carry__2_n_10}),
        .S({boxRight_fu_623_p2_carry__2_i_1_n_3,boxRight_fu_623_p2_carry__2_i_2_n_3,boxRight_fu_623_p2_carry__2_i_3_n_3,boxRight_fu_623_p2_carry__2_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_623_p2_carry__2_i_1
       (.I0(boxLeft_fu_134_reg[15]),
        .I1(boxSize_1_read_reg_820[15]),
        .O(boxRight_fu_623_p2_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_623_p2_carry__2_i_2
       (.I0(boxSize_1_read_reg_820[14]),
        .I1(boxLeft_fu_134_reg[14]),
        .O(boxRight_fu_623_p2_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_623_p2_carry__2_i_3
       (.I0(boxSize_1_read_reg_820[13]),
        .I1(boxLeft_fu_134_reg[13]),
        .O(boxRight_fu_623_p2_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_623_p2_carry__2_i_4
       (.I0(boxSize_1_read_reg_820[12]),
        .I1(boxLeft_fu_134_reg[12]),
        .O(boxRight_fu_623_p2_carry__2_i_4_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_623_p2_carry_i_1
       (.I0(boxSize_1_read_reg_820[3]),
        .I1(\boxLeft_fu_134_reg[7]_0 [3]),
        .O(boxRight_fu_623_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_623_p2_carry_i_2
       (.I0(boxSize_1_read_reg_820[2]),
        .I1(\boxLeft_fu_134_reg[7]_0 [2]),
        .O(boxRight_fu_623_p2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_623_p2_carry_i_3
       (.I0(boxSize_1_read_reg_820[1]),
        .I1(\boxLeft_fu_134_reg[7]_0 [1]),
        .O(boxRight_fu_623_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_623_p2_carry_i_4
       (.I0(boxSize_1_read_reg_820[0]),
        .I1(\boxLeft_fu_134_reg[7]_0 [0]),
        .O(boxRight_fu_623_p2_carry_i_4_n_3));
  FDRE \boxSize_1_read_reg_820_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxSize_1_read_reg_820_reg[15]_0 [0]),
        .Q(boxSize_1_read_reg_820[0]),
        .R(1'b0));
  FDRE \boxSize_1_read_reg_820_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxSize_1_read_reg_820_reg[15]_0 [10]),
        .Q(boxSize_1_read_reg_820[10]),
        .R(1'b0));
  FDRE \boxSize_1_read_reg_820_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxSize_1_read_reg_820_reg[15]_0 [11]),
        .Q(boxSize_1_read_reg_820[11]),
        .R(1'b0));
  FDRE \boxSize_1_read_reg_820_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxSize_1_read_reg_820_reg[15]_0 [12]),
        .Q(boxSize_1_read_reg_820[12]),
        .R(1'b0));
  FDRE \boxSize_1_read_reg_820_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxSize_1_read_reg_820_reg[15]_0 [13]),
        .Q(boxSize_1_read_reg_820[13]),
        .R(1'b0));
  FDRE \boxSize_1_read_reg_820_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxSize_1_read_reg_820_reg[15]_0 [14]),
        .Q(boxSize_1_read_reg_820[14]),
        .R(1'b0));
  FDRE \boxSize_1_read_reg_820_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxSize_1_read_reg_820_reg[15]_0 [15]),
        .Q(boxSize_1_read_reg_820[15]),
        .R(1'b0));
  FDRE \boxSize_1_read_reg_820_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxSize_1_read_reg_820_reg[15]_0 [1]),
        .Q(boxSize_1_read_reg_820[1]),
        .R(1'b0));
  FDRE \boxSize_1_read_reg_820_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxSize_1_read_reg_820_reg[15]_0 [2]),
        .Q(boxSize_1_read_reg_820[2]),
        .R(1'b0));
  FDRE \boxSize_1_read_reg_820_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxSize_1_read_reg_820_reg[15]_0 [3]),
        .Q(boxSize_1_read_reg_820[3]),
        .R(1'b0));
  FDRE \boxSize_1_read_reg_820_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxSize_1_read_reg_820_reg[15]_0 [4]),
        .Q(boxSize_1_read_reg_820[4]),
        .R(1'b0));
  FDRE \boxSize_1_read_reg_820_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxSize_1_read_reg_820_reg[15]_0 [5]),
        .Q(boxSize_1_read_reg_820[5]),
        .R(1'b0));
  FDRE \boxSize_1_read_reg_820_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxSize_1_read_reg_820_reg[15]_0 [6]),
        .Q(boxSize_1_read_reg_820[6]),
        .R(1'b0));
  FDRE \boxSize_1_read_reg_820_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxSize_1_read_reg_820_reg[15]_0 [7]),
        .Q(boxSize_1_read_reg_820[7]),
        .R(1'b0));
  FDRE \boxSize_1_read_reg_820_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxSize_1_read_reg_820_reg[15]_0 [8]),
        .Q(boxSize_1_read_reg_820[8]),
        .R(1'b0));
  FDRE \boxSize_1_read_reg_820_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\boxSize_1_read_reg_820_reg[15]_0 [9]),
        .Q(boxSize_1_read_reg_820[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF96969600969696)) 
    \boxTop_fu_130[0]_i_10 
       (.I0(B[0]),
        .I1(\vDir_reg[0]_0 ),
        .I2(\boxTop_fu_130_reg[7]_0 [0]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I5(\boxTop_fu_130_reg[15]_0 [0]),
        .O(\boxTop_fu_130[0]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \boxTop_fu_130[0]_i_2 
       (.I0(\vDir_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxTop_fu_130[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \boxTop_fu_130[0]_i_3 
       (.I0(B[3]),
        .I1(\vDir_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxTop_fu_130[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \boxTop_fu_130[0]_i_4 
       (.I0(B[2]),
        .I1(\vDir_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxTop_fu_130[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \boxTop_fu_130[0]_i_5 
       (.I0(B[1]),
        .I1(\vDir_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxTop_fu_130[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \boxTop_fu_130[0]_i_6 
       (.I0(\vDir_reg[0]_0 ),
        .I1(B[0]),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxTop_fu_130[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF96969600969696)) 
    \boxTop_fu_130[0]_i_7 
       (.I0(\vDir_reg[0]_0 ),
        .I1(B[3]),
        .I2(\boxTop_fu_130_reg[7]_0 [3]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I5(\boxTop_fu_130_reg[15]_0 [3]),
        .O(\boxTop_fu_130[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFF96969600969696)) 
    \boxTop_fu_130[0]_i_8 
       (.I0(\vDir_reg[0]_0 ),
        .I1(B[2]),
        .I2(\boxTop_fu_130_reg[7]_0 [2]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I5(\boxTop_fu_130_reg[15]_0 [2]),
        .O(\boxTop_fu_130[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFF96969600969696)) 
    \boxTop_fu_130[0]_i_9 
       (.I0(\vDir_reg[0]_0 ),
        .I1(B[1]),
        .I2(\boxTop_fu_130_reg[7]_0 [1]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I5(\boxTop_fu_130_reg[15]_0 [1]),
        .O(\boxTop_fu_130[0]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \boxTop_fu_130[12]_i_2 
       (.I0(\vDir_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxTop_fu_130[12]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \boxTop_fu_130[12]_i_3 
       (.I0(\vDir_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxTop_fu_130[12]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \boxTop_fu_130[12]_i_4 
       (.I0(\vDir_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxTop_fu_130[12]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \boxTop_fu_130[12]_i_6 
       (.I0(\vDir_reg[0]_0 ),
        .I1(boxTop_fu_130_reg[14]),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I4(\boxTop_fu_130_reg[15]_0 [14]),
        .O(\boxTop_fu_130[12]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \boxTop_fu_130[12]_i_7 
       (.I0(\vDir_reg[0]_0 ),
        .I1(boxTop_fu_130_reg[13]),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I4(\boxTop_fu_130_reg[15]_0 [13]),
        .O(\boxTop_fu_130[12]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \boxTop_fu_130[12]_i_8 
       (.I0(\vDir_reg[0]_0 ),
        .I1(boxTop_fu_130_reg[12]),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I4(\boxTop_fu_130_reg[15]_0 [12]),
        .O(\boxTop_fu_130[12]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \boxTop_fu_130[4]_i_2 
       (.I0(B[7]),
        .I1(\vDir_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxTop_fu_130[4]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \boxTop_fu_130[4]_i_3 
       (.I0(B[6]),
        .I1(\vDir_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxTop_fu_130[4]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \boxTop_fu_130[4]_i_4 
       (.I0(B[5]),
        .I1(\vDir_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxTop_fu_130[4]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \boxTop_fu_130[4]_i_5 
       (.I0(B[4]),
        .I1(\vDir_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxTop_fu_130[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFF96969600969696)) 
    \boxTop_fu_130[4]_i_6 
       (.I0(\vDir_reg[0]_0 ),
        .I1(B[7]),
        .I2(\boxTop_fu_130_reg[7]_0 [7]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I5(\boxTop_fu_130_reg[15]_0 [7]),
        .O(\boxTop_fu_130[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF96969600969696)) 
    \boxTop_fu_130[4]_i_7 
       (.I0(\vDir_reg[0]_0 ),
        .I1(B[6]),
        .I2(\boxTop_fu_130_reg[7]_0 [6]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I5(\boxTop_fu_130_reg[15]_0 [6]),
        .O(\boxTop_fu_130[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFF96969600969696)) 
    \boxTop_fu_130[4]_i_8 
       (.I0(\vDir_reg[0]_0 ),
        .I1(B[5]),
        .I2(\boxTop_fu_130_reg[7]_0 [5]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I5(\boxTop_fu_130_reg[15]_0 [5]),
        .O(\boxTop_fu_130[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFF96969600969696)) 
    \boxTop_fu_130[4]_i_9 
       (.I0(\vDir_reg[0]_0 ),
        .I1(B[4]),
        .I2(\boxTop_fu_130_reg[7]_0 [4]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I5(\boxTop_fu_130_reg[15]_0 [4]),
        .O(\boxTop_fu_130[4]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \boxTop_fu_130[8]_i_2 
       (.I0(\vDir_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxTop_fu_130[8]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \boxTop_fu_130[8]_i_3 
       (.I0(\vDir_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxTop_fu_130[8]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \boxTop_fu_130[8]_i_4 
       (.I0(\vDir_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxTop_fu_130[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \boxTop_fu_130[8]_i_5 
       (.I0(\vDir_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\boxTop_fu_130[8]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \boxTop_fu_130[8]_i_6 
       (.I0(\vDir_reg[0]_0 ),
        .I1(boxTop_fu_130_reg[11]),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I4(\boxTop_fu_130_reg[15]_0 [11]),
        .O(\boxTop_fu_130[8]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \boxTop_fu_130[8]_i_7 
       (.I0(\vDir_reg[0]_0 ),
        .I1(boxTop_fu_130_reg[10]),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I4(\boxTop_fu_130_reg[15]_0 [10]),
        .O(\boxTop_fu_130[8]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \boxTop_fu_130[8]_i_8 
       (.I0(\vDir_reg[0]_0 ),
        .I1(boxTop_fu_130_reg[9]),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I4(\boxTop_fu_130_reg[15]_0 [9]),
        .O(\boxTop_fu_130[8]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \boxTop_fu_130[8]_i_9 
       (.I0(\vDir_reg[0]_0 ),
        .I1(boxTop_fu_130_reg[8]),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .I4(\boxTop_fu_130_reg[15]_0 [8]),
        .O(\boxTop_fu_130[8]_i_9_n_3 ));
  FDRE \boxTop_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxTop_fu_130_reg[0]_i_1_n_10 ),
        .Q(\boxTop_fu_130_reg[7]_0 [0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxTop_fu_130_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\boxTop_fu_130_reg[0]_i_1_n_3 ,\boxTop_fu_130_reg[0]_i_1_n_4 ,\boxTop_fu_130_reg[0]_i_1_n_5 ,\boxTop_fu_130_reg[0]_i_1_n_6 }),
        .CYINIT(\boxTop_fu_130[0]_i_2_n_3 ),
        .DI({\boxTop_fu_130[0]_i_3_n_3 ,\boxTop_fu_130[0]_i_4_n_3 ,\boxTop_fu_130[0]_i_5_n_3 ,\boxTop_fu_130[0]_i_6_n_3 }),
        .O({\boxTop_fu_130_reg[0]_i_1_n_7 ,\boxTop_fu_130_reg[0]_i_1_n_8 ,\boxTop_fu_130_reg[0]_i_1_n_9 ,\boxTop_fu_130_reg[0]_i_1_n_10 }),
        .S({\boxTop_fu_130[0]_i_7_n_3 ,\boxTop_fu_130[0]_i_8_n_3 ,\boxTop_fu_130[0]_i_9_n_3 ,\boxTop_fu_130[0]_i_10_n_3 }));
  FDRE \boxTop_fu_130_reg[10] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxTop_fu_130_reg[8]_i_1_n_8 ),
        .Q(boxTop_fu_130_reg[10]),
        .R(1'b0));
  FDRE \boxTop_fu_130_reg[11] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxTop_fu_130_reg[8]_i_1_n_7 ),
        .Q(boxTop_fu_130_reg[11]),
        .R(1'b0));
  FDRE \boxTop_fu_130_reg[12] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxTop_fu_130_reg[12]_i_1_n_10 ),
        .Q(boxTop_fu_130_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxTop_fu_130_reg[12]_i_1 
       (.CI(\boxTop_fu_130_reg[8]_i_1_n_3 ),
        .CO({\NLW_boxTop_fu_130_reg[12]_i_1_CO_UNCONNECTED [3],\boxTop_fu_130_reg[12]_i_1_n_4 ,\boxTop_fu_130_reg[12]_i_1_n_5 ,\boxTop_fu_130_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\boxTop_fu_130[12]_i_2_n_3 ,\boxTop_fu_130[12]_i_3_n_3 ,\boxTop_fu_130[12]_i_4_n_3 }),
        .O({\boxTop_fu_130_reg[12]_i_1_n_7 ,\boxTop_fu_130_reg[12]_i_1_n_8 ,\boxTop_fu_130_reg[12]_i_1_n_9 ,\boxTop_fu_130_reg[12]_i_1_n_10 }),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,\boxTop_fu_130[12]_i_6_n_3 ,\boxTop_fu_130[12]_i_7_n_3 ,\boxTop_fu_130[12]_i_8_n_3 }));
  FDRE \boxTop_fu_130_reg[13] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxTop_fu_130_reg[12]_i_1_n_9 ),
        .Q(boxTop_fu_130_reg[13]),
        .R(1'b0));
  FDRE \boxTop_fu_130_reg[14] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxTop_fu_130_reg[12]_i_1_n_8 ),
        .Q(boxTop_fu_130_reg[14]),
        .R(1'b0));
  FDRE \boxTop_fu_130_reg[15] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxTop_fu_130_reg[12]_i_1_n_7 ),
        .Q(boxTop_fu_130_reg[15]),
        .R(1'b0));
  FDRE \boxTop_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxTop_fu_130_reg[0]_i_1_n_9 ),
        .Q(\boxTop_fu_130_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \boxTop_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxTop_fu_130_reg[0]_i_1_n_8 ),
        .Q(\boxTop_fu_130_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \boxTop_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxTop_fu_130_reg[0]_i_1_n_7 ),
        .Q(\boxTop_fu_130_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \boxTop_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxTop_fu_130_reg[4]_i_1_n_10 ),
        .Q(\boxTop_fu_130_reg[7]_0 [4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxTop_fu_130_reg[4]_i_1 
       (.CI(\boxTop_fu_130_reg[0]_i_1_n_3 ),
        .CO({\boxTop_fu_130_reg[4]_i_1_n_3 ,\boxTop_fu_130_reg[4]_i_1_n_4 ,\boxTop_fu_130_reg[4]_i_1_n_5 ,\boxTop_fu_130_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\boxTop_fu_130[4]_i_2_n_3 ,\boxTop_fu_130[4]_i_3_n_3 ,\boxTop_fu_130[4]_i_4_n_3 ,\boxTop_fu_130[4]_i_5_n_3 }),
        .O({\boxTop_fu_130_reg[4]_i_1_n_7 ,\boxTop_fu_130_reg[4]_i_1_n_8 ,\boxTop_fu_130_reg[4]_i_1_n_9 ,\boxTop_fu_130_reg[4]_i_1_n_10 }),
        .S({\boxTop_fu_130[4]_i_6_n_3 ,\boxTop_fu_130[4]_i_7_n_3 ,\boxTop_fu_130[4]_i_8_n_3 ,\boxTop_fu_130[4]_i_9_n_3 }));
  FDRE \boxTop_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxTop_fu_130_reg[4]_i_1_n_9 ),
        .Q(\boxTop_fu_130_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \boxTop_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxTop_fu_130_reg[4]_i_1_n_8 ),
        .Q(\boxTop_fu_130_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \boxTop_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxTop_fu_130_reg[4]_i_1_n_7 ),
        .Q(\boxTop_fu_130_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \boxTop_fu_130_reg[8] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxTop_fu_130_reg[8]_i_1_n_10 ),
        .Q(boxTop_fu_130_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxTop_fu_130_reg[8]_i_1 
       (.CI(\boxTop_fu_130_reg[4]_i_1_n_3 ),
        .CO({\boxTop_fu_130_reg[8]_i_1_n_3 ,\boxTop_fu_130_reg[8]_i_1_n_4 ,\boxTop_fu_130_reg[8]_i_1_n_5 ,\boxTop_fu_130_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\boxTop_fu_130[8]_i_2_n_3 ,\boxTop_fu_130[8]_i_3_n_3 ,\boxTop_fu_130[8]_i_4_n_3 ,\boxTop_fu_130[8]_i_5_n_3 }),
        .O({\boxTop_fu_130_reg[8]_i_1_n_7 ,\boxTop_fu_130_reg[8]_i_1_n_8 ,\boxTop_fu_130_reg[8]_i_1_n_9 ,\boxTop_fu_130_reg[8]_i_1_n_10 }),
        .S({\boxTop_fu_130[8]_i_6_n_3 ,\boxTop_fu_130[8]_i_7_n_3 ,\boxTop_fu_130[8]_i_8_n_3 ,\boxTop_fu_130[8]_i_9_n_3 }));
  FDRE \boxTop_fu_130_reg[9] 
       (.C(ap_clk),
        .CE(boxLeft_fu_134),
        .D(\boxTop_fu_130_reg[8]_i_1_n_9 ),
        .Q(boxTop_fu_130_reg[9]),
        .R(1'b0));
  FDRE \boxTop_load_reg_894_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(\boxTop_fu_130_reg[7]_0 [0]),
        .Q(boxTop_load_reg_894[0]),
        .R(1'b0));
  FDRE \boxTop_load_reg_894_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(boxTop_fu_130_reg[10]),
        .Q(boxTop_load_reg_894[10]),
        .R(1'b0));
  FDRE \boxTop_load_reg_894_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(boxTop_fu_130_reg[11]),
        .Q(boxTop_load_reg_894[11]),
        .R(1'b0));
  FDRE \boxTop_load_reg_894_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(boxTop_fu_130_reg[12]),
        .Q(boxTop_load_reg_894[12]),
        .R(1'b0));
  FDRE \boxTop_load_reg_894_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(boxTop_fu_130_reg[13]),
        .Q(boxTop_load_reg_894[13]),
        .R(1'b0));
  FDRE \boxTop_load_reg_894_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(boxTop_fu_130_reg[14]),
        .Q(boxTop_load_reg_894[14]),
        .R(1'b0));
  FDRE \boxTop_load_reg_894_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(boxTop_fu_130_reg[15]),
        .Q(boxTop_load_reg_894[15]),
        .R(1'b0));
  FDRE \boxTop_load_reg_894_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(\boxTop_fu_130_reg[7]_0 [1]),
        .Q(boxTop_load_reg_894[1]),
        .R(1'b0));
  FDRE \boxTop_load_reg_894_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(\boxTop_fu_130_reg[7]_0 [2]),
        .Q(boxTop_load_reg_894[2]),
        .R(1'b0));
  FDRE \boxTop_load_reg_894_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(\boxTop_fu_130_reg[7]_0 [3]),
        .Q(boxTop_load_reg_894[3]),
        .R(1'b0));
  FDRE \boxTop_load_reg_894_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(\boxTop_fu_130_reg[7]_0 [4]),
        .Q(boxTop_load_reg_894[4]),
        .R(1'b0));
  FDRE \boxTop_load_reg_894_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(\boxTop_fu_130_reg[7]_0 [5]),
        .Q(boxTop_load_reg_894[5]),
        .R(1'b0));
  FDRE \boxTop_load_reg_894_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(\boxTop_fu_130_reg[7]_0 [6]),
        .Q(boxTop_load_reg_894[6]),
        .R(1'b0));
  FDRE \boxTop_load_reg_894_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(\boxTop_fu_130_reg[7]_0 [7]),
        .Q(boxTop_load_reg_894[7]),
        .R(1'b0));
  FDRE \boxTop_load_reg_894_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(boxTop_fu_130_reg[8]),
        .Q(boxTop_load_reg_894[8]),
        .R(1'b0));
  FDRE \boxTop_load_reg_894_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_224),
        .D(boxTop_fu_130_reg[9]),
        .Q(boxTop_load_reg_894[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxVCoord_loc_0_fu_94[0]_i_1 
       (.I0(\boxVCoord_loc_0_fu_94_reg[15] [0]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxTop_load_reg_894[0]),
        .O(\boxVCoord_reg[15] [0]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxVCoord_loc_0_fu_94[10]_i_1 
       (.I0(\boxVCoord_loc_0_fu_94_reg[15] [10]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxTop_load_reg_894[10]),
        .O(\boxVCoord_reg[15] [10]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxVCoord_loc_0_fu_94[11]_i_1 
       (.I0(\boxVCoord_loc_0_fu_94_reg[15] [11]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxTop_load_reg_894[11]),
        .O(\boxVCoord_reg[15] [11]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxVCoord_loc_0_fu_94[12]_i_1 
       (.I0(\boxVCoord_loc_0_fu_94_reg[15] [12]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxTop_load_reg_894[12]),
        .O(\boxVCoord_reg[15] [12]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxVCoord_loc_0_fu_94[13]_i_1 
       (.I0(\boxVCoord_loc_0_fu_94_reg[15] [13]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxTop_load_reg_894[13]),
        .O(\boxVCoord_reg[15] [13]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxVCoord_loc_0_fu_94[14]_i_1 
       (.I0(\boxVCoord_loc_0_fu_94_reg[15] [14]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxTop_load_reg_894[14]),
        .O(\boxVCoord_reg[15] [14]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxVCoord_loc_0_fu_94[15]_i_1 
       (.I0(\boxVCoord_loc_0_fu_94_reg[15] [15]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxTop_load_reg_894[15]),
        .O(\boxVCoord_reg[15] [15]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxVCoord_loc_0_fu_94[1]_i_1 
       (.I0(\boxVCoord_loc_0_fu_94_reg[15] [1]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxTop_load_reg_894[1]),
        .O(\boxVCoord_reg[15] [1]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxVCoord_loc_0_fu_94[2]_i_1 
       (.I0(\boxVCoord_loc_0_fu_94_reg[15] [2]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxTop_load_reg_894[2]),
        .O(\boxVCoord_reg[15] [2]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxVCoord_loc_0_fu_94[3]_i_1 
       (.I0(\boxVCoord_loc_0_fu_94_reg[15] [3]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxTop_load_reg_894[3]),
        .O(\boxVCoord_reg[15] [3]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxVCoord_loc_0_fu_94[4]_i_1 
       (.I0(\boxVCoord_loc_0_fu_94_reg[15] [4]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxTop_load_reg_894[4]),
        .O(\boxVCoord_reg[15] [4]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxVCoord_loc_0_fu_94[5]_i_1 
       (.I0(\boxVCoord_loc_0_fu_94_reg[15] [5]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxTop_load_reg_894[5]),
        .O(\boxVCoord_reg[15] [5]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxVCoord_loc_0_fu_94[6]_i_1 
       (.I0(\boxVCoord_loc_0_fu_94_reg[15] [6]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxTop_load_reg_894[6]),
        .O(\boxVCoord_reg[15] [6]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxVCoord_loc_0_fu_94[7]_i_1 
       (.I0(\boxVCoord_loc_0_fu_94_reg[15] [7]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxTop_load_reg_894[7]),
        .O(\boxVCoord_reg[15] [7]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxVCoord_loc_0_fu_94[8]_i_1 
       (.I0(\boxVCoord_loc_0_fu_94_reg[15] [8]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxTop_load_reg_894[8]),
        .O(\boxVCoord_reg[15] [8]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \boxVCoord_loc_0_fu_94[9]_i_1 
       (.I0(\boxVCoord_loc_0_fu_94_reg[15] [9]),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\boxVCoord_loc_0_fu_94_reg[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .I5(boxTop_load_reg_894[9]),
        .O(\boxVCoord_reg[15] [9]));
  FDRE \cmp101_i_read_reg_798_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_reg_481),
        .Q(cmp101_i_read_reg_798),
        .R(1'b0));
  FDRE \color_read_reg_779_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\color_read_reg_779_reg[7]_0 [0]),
        .Q(color_read_reg_779[0]),
        .R(1'b0));
  FDRE \color_read_reg_779_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\color_read_reg_779_reg[7]_0 [1]),
        .Q(color_read_reg_779[1]),
        .R(1'b0));
  FDRE \color_read_reg_779_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\color_read_reg_779_reg[7]_0 [2]),
        .Q(color_read_reg_779[2]),
        .R(1'b0));
  FDRE \color_read_reg_779_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\color_read_reg_779_reg[7]_0 [3]),
        .Q(color_read_reg_779[3]),
        .R(1'b0));
  FDRE \color_read_reg_779_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\color_read_reg_779_reg[7]_0 [4]),
        .Q(color_read_reg_779[4]),
        .R(1'b0));
  FDRE \color_read_reg_779_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\color_read_reg_779_reg[7]_0 [5]),
        .Q(color_read_reg_779[5]),
        .R(1'b0));
  FDRE \color_read_reg_779_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\color_read_reg_779_reg[7]_0 [6]),
        .Q(color_read_reg_779[6]),
        .R(1'b0));
  FDRE \color_read_reg_779_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\color_read_reg_779_reg[7]_0 [7]),
        .Q(color_read_reg_779[7]),
        .R(1'b0));
  FDRE \crossHairX_1_read_reg_788_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\crossHairX_1_read_reg_788_reg[15]_0 [0]),
        .Q(crossHairX_1_read_reg_788[0]),
        .R(1'b0));
  FDRE \crossHairX_1_read_reg_788_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\crossHairX_1_read_reg_788_reg[15]_0 [10]),
        .Q(crossHairX_1_read_reg_788[10]),
        .R(1'b0));
  FDRE \crossHairX_1_read_reg_788_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\crossHairX_1_read_reg_788_reg[15]_0 [11]),
        .Q(crossHairX_1_read_reg_788[11]),
        .R(1'b0));
  FDRE \crossHairX_1_read_reg_788_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\crossHairX_1_read_reg_788_reg[15]_0 [12]),
        .Q(crossHairX_1_read_reg_788[12]),
        .R(1'b0));
  FDRE \crossHairX_1_read_reg_788_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\crossHairX_1_read_reg_788_reg[15]_0 [13]),
        .Q(crossHairX_1_read_reg_788[13]),
        .R(1'b0));
  FDRE \crossHairX_1_read_reg_788_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\crossHairX_1_read_reg_788_reg[15]_0 [14]),
        .Q(crossHairX_1_read_reg_788[14]),
        .R(1'b0));
  FDRE \crossHairX_1_read_reg_788_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\crossHairX_1_read_reg_788_reg[15]_0 [15]),
        .Q(crossHairX_1_read_reg_788[15]),
        .R(1'b0));
  FDRE \crossHairX_1_read_reg_788_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\crossHairX_1_read_reg_788_reg[15]_0 [1]),
        .Q(crossHairX_1_read_reg_788[1]),
        .R(1'b0));
  FDRE \crossHairX_1_read_reg_788_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\crossHairX_1_read_reg_788_reg[15]_0 [2]),
        .Q(crossHairX_1_read_reg_788[2]),
        .R(1'b0));
  FDRE \crossHairX_1_read_reg_788_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\crossHairX_1_read_reg_788_reg[15]_0 [3]),
        .Q(crossHairX_1_read_reg_788[3]),
        .R(1'b0));
  FDRE \crossHairX_1_read_reg_788_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\crossHairX_1_read_reg_788_reg[15]_0 [4]),
        .Q(crossHairX_1_read_reg_788[4]),
        .R(1'b0));
  FDRE \crossHairX_1_read_reg_788_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\crossHairX_1_read_reg_788_reg[15]_0 [5]),
        .Q(crossHairX_1_read_reg_788[5]),
        .R(1'b0));
  FDRE \crossHairX_1_read_reg_788_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\crossHairX_1_read_reg_788_reg[15]_0 [6]),
        .Q(crossHairX_1_read_reg_788[6]),
        .R(1'b0));
  FDRE \crossHairX_1_read_reg_788_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\crossHairX_1_read_reg_788_reg[15]_0 [7]),
        .Q(crossHairX_1_read_reg_788[7]),
        .R(1'b0));
  FDRE \crossHairX_1_read_reg_788_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\crossHairX_1_read_reg_788_reg[15]_0 [8]),
        .Q(crossHairX_1_read_reg_788[8]),
        .R(1'b0));
  FDRE \crossHairX_1_read_reg_788_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\crossHairX_1_read_reg_788_reg[15]_0 [9]),
        .Q(crossHairX_1_read_reg_788[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF2FFF)) 
    empty_n_i_3
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ovrlayYUV_full_n),
        .I2(bckgndYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(\icmp_ln729_reg_909_reg_n_3_[0] ),
        .O(ap_enable_reg_pp0_iter3_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .S(flow_control_loop_pipe_sequential_init_U_n_8),
        .SS(SS),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 [3:2]),
        .ap_NS_fsm13_out(ap_NS_fsm13_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg(flow_control_loop_pipe_sequential_init_U_n_5),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init_int(ap_loop_init_int),
        .ap_rst_n(ap_rst_n),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .\boxHCoord_loc_0_load_reg_509_reg[15] (flow_control_loop_pipe_sequential_init_U_n_9),
        .boxLeft_fu_134_reg(boxLeft_fu_134_reg[15]),
        .\boxLeft_fu_134_reg[15] (\boxLeft_fu_134_reg[15]_1 [15]),
        .\boxLeft_fu_134_reg[15]_0 (\hDir_reg[0]_0 ),
        .boxTop_fu_130_reg(boxTop_fu_130_reg[15]),
        .\boxTop_fu_130_reg[15] (\boxTop_fu_130_reg[15]_0 [15]),
        .\boxTop_fu_130_reg[15]_0 (\vDir_reg[0]_0 ),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .\icmp_ln729_reg_909_reg[0] (flow_control_loop_pipe_sequential_init_U_n_4),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .\x_fu_126_reg[0] (ap_enable_reg_pp0_iter2_reg_n_3),
        .\x_fu_126_reg[0]_0 (\icmp_ln729_reg_909_reg_n_3_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'h7F770F00)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg_i_1
       (.I0(ap_condition_224),
        .I1(icmp_ln729_fu_432_p2),
        .I2(CO),
        .I3(\ap_CS_fsm_reg[3]_0 [1]),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'hDD20FF20)) 
    \hDir[0]_i_1 
       (.I0(ap_condition_224),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(icmp_ln1844_fu_458_p2),
        .I3(hDir),
        .I4(icmp_ln1849_fu_469_p2),
        .O(\hDir[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \hDir_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hDir[0]_i_1_n_3 ),
        .Q(hDir),
        .R(1'b0));
  FDRE \hMax_read_reg_803_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\hMax_read_reg_803_reg[15]_0 [0]),
        .Q(hMax_read_reg_803[0]),
        .R(1'b0));
  FDRE \hMax_read_reg_803_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\hMax_read_reg_803_reg[15]_0 [10]),
        .Q(hMax_read_reg_803[10]),
        .R(1'b0));
  FDRE \hMax_read_reg_803_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\hMax_read_reg_803_reg[15]_0 [11]),
        .Q(hMax_read_reg_803[11]),
        .R(1'b0));
  FDRE \hMax_read_reg_803_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\hMax_read_reg_803_reg[15]_0 [12]),
        .Q(hMax_read_reg_803[12]),
        .R(1'b0));
  FDRE \hMax_read_reg_803_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\hMax_read_reg_803_reg[15]_0 [13]),
        .Q(hMax_read_reg_803[13]),
        .R(1'b0));
  FDRE \hMax_read_reg_803_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\hMax_read_reg_803_reg[15]_0 [14]),
        .Q(hMax_read_reg_803[14]),
        .R(1'b0));
  FDRE \hMax_read_reg_803_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\hMax_read_reg_803_reg[15]_0 [15]),
        .Q(hMax_read_reg_803[15]),
        .R(1'b0));
  FDRE \hMax_read_reg_803_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\hMax_read_reg_803_reg[15]_0 [1]),
        .Q(hMax_read_reg_803[1]),
        .R(1'b0));
  FDRE \hMax_read_reg_803_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\hMax_read_reg_803_reg[15]_0 [2]),
        .Q(hMax_read_reg_803[2]),
        .R(1'b0));
  FDRE \hMax_read_reg_803_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\hMax_read_reg_803_reg[15]_0 [3]),
        .Q(hMax_read_reg_803[3]),
        .R(1'b0));
  FDRE \hMax_read_reg_803_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\hMax_read_reg_803_reg[15]_0 [4]),
        .Q(hMax_read_reg_803[4]),
        .R(1'b0));
  FDRE \hMax_read_reg_803_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\hMax_read_reg_803_reg[15]_0 [5]),
        .Q(hMax_read_reg_803[5]),
        .R(1'b0));
  FDRE \hMax_read_reg_803_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\hMax_read_reg_803_reg[15]_0 [6]),
        .Q(hMax_read_reg_803[6]),
        .R(1'b0));
  FDRE \hMax_read_reg_803_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\hMax_read_reg_803_reg[15]_0 [7]),
        .Q(hMax_read_reg_803[7]),
        .R(1'b0));
  FDRE \hMax_read_reg_803_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\hMax_read_reg_803_reg[15]_0 [8]),
        .Q(hMax_read_reg_803[8]),
        .R(1'b0));
  FDRE \hMax_read_reg_803_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\hMax_read_reg_803_reg[15]_0 [9]),
        .Q(hMax_read_reg_803[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_1
       (.I0(B[7]),
        .I1(\hDir_reg[0]_0 ),
        .I2(\boxLeft_fu_134_reg[7]_0 [7]),
        .O(\zext_ln1869_cast_reg_880_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_1__0
       (.I0(B[7]),
        .I1(\vDir_reg[0]_0 ),
        .I2(\boxTop_fu_130_reg[7]_0 [7]),
        .O(\zext_ln1869_cast_reg_880_reg[7]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__1
       (.I0(loopWidth_read_reg_869[15]),
        .I1(x_fu_126_reg[15]),
        .O(i__carry__0_i_1__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__2
       (.I0(x_1_reg_888[7]),
        .I1(boxRight_fu_623_p2_carry__0_n_7),
        .O(i__carry__0_i_1__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__3
       (.I0(Q[7]),
        .I1(boxBottom_fu_628_p2_carry__0_n_7),
        .O(i__carry__0_i_1__3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(loopWidth_read_reg_869[14]),
        .I1(x_fu_126_reg[14]),
        .I2(x_fu_126_reg[12]),
        .I3(loopWidth_read_reg_869[12]),
        .I4(x_fu_126_reg[13]),
        .I5(loopWidth_read_reg_869[13]),
        .O(i__carry__0_i_2_n_3));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_2__0
       (.I0(B[6]),
        .I1(\hDir_reg[0]_0 ),
        .I2(\boxLeft_fu_134_reg[7]_0 [6]),
        .O(\zext_ln1869_cast_reg_880_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_2__1
       (.I0(B[6]),
        .I1(\vDir_reg[0]_0 ),
        .I2(\boxTop_fu_130_reg[7]_0 [6]),
        .O(\zext_ln1869_cast_reg_880_reg[7]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__2
       (.I0(x_1_reg_888[6]),
        .I1(boxRight_fu_623_p2_carry__0_n_8),
        .O(i__carry__0_i_2__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__3
       (.I0(Q[6]),
        .I1(boxBottom_fu_628_p2_carry__0_n_8),
        .O(i__carry__0_i_2__3_n_3));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_3
       (.I0(B[5]),
        .I1(\hDir_reg[0]_0 ),
        .I2(\boxLeft_fu_134_reg[7]_0 [5]),
        .O(\zext_ln1869_cast_reg_880_reg[7]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_3__0
       (.I0(B[5]),
        .I1(\vDir_reg[0]_0 ),
        .I2(\boxTop_fu_130_reg[7]_0 [5]),
        .O(\zext_ln1869_cast_reg_880_reg[7]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__1
       (.I0(x_1_reg_888[5]),
        .I1(boxRight_fu_623_p2_carry__0_n_9),
        .O(i__carry__0_i_3__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__2
       (.I0(Q[5]),
        .I1(boxBottom_fu_628_p2_carry__0_n_9),
        .O(i__carry__0_i_3__2_n_3));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_4
       (.I0(B[4]),
        .I1(\hDir_reg[0]_0 ),
        .I2(\boxLeft_fu_134_reg[7]_0 [4]),
        .O(\zext_ln1869_cast_reg_880_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_4__0
       (.I0(B[4]),
        .I1(\vDir_reg[0]_0 ),
        .I2(\boxTop_fu_130_reg[7]_0 [4]),
        .O(\zext_ln1869_cast_reg_880_reg[7]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__1
       (.I0(x_1_reg_888[4]),
        .I1(boxRight_fu_623_p2_carry__0_n_10),
        .O(i__carry__0_i_4__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__2
       (.I0(Q[4]),
        .I1(boxBottom_fu_628_p2_carry__0_n_10),
        .O(i__carry__0_i_4__2_n_3));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry__1_i_1
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1861_fu_495_p2),
        .I3(icmp_ln1856_fu_484_p2),
        .O(\vDir_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry__1_i_1__0
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1849_fu_469_p2),
        .I3(icmp_ln1844_fu_458_p2),
        .O(\hDir_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__1
       (.I0(x_1_reg_888[11]),
        .I1(boxRight_fu_623_p2_carry__1_n_7),
        .O(i__carry__1_i_1__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__2
       (.I0(Q[11]),
        .I1(boxBottom_fu_628_p2_carry__1_n_7),
        .O(i__carry__1_i_1__2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_2
       (.I0(\hDir_reg[0]_0 ),
        .I1(boxLeft_fu_134_reg[11]),
        .O(\boxLeft_fu_134_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_2__0
       (.I0(\vDir_reg[0]_0 ),
        .I1(boxTop_fu_130_reg[11]),
        .O(\boxTop_fu_130_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__1
       (.I0(x_1_reg_888[10]),
        .I1(boxRight_fu_623_p2_carry__1_n_8),
        .O(i__carry__1_i_2__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__2
       (.I0(Q[10]),
        .I1(boxBottom_fu_628_p2_carry__1_n_8),
        .O(i__carry__1_i_2__2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3
       (.I0(\hDir_reg[0]_0 ),
        .I1(boxLeft_fu_134_reg[10]),
        .O(\boxLeft_fu_134_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3__0
       (.I0(\vDir_reg[0]_0 ),
        .I1(boxTop_fu_130_reg[10]),
        .O(\boxTop_fu_130_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__1
       (.I0(x_1_reg_888[9]),
        .I1(boxRight_fu_623_p2_carry__1_n_9),
        .O(i__carry__1_i_3__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__2
       (.I0(Q[9]),
        .I1(boxBottom_fu_628_p2_carry__1_n_9),
        .O(i__carry__1_i_3__2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4
       (.I0(\hDir_reg[0]_0 ),
        .I1(boxLeft_fu_134_reg[9]),
        .O(\boxLeft_fu_134_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4__0
       (.I0(\vDir_reg[0]_0 ),
        .I1(boxTop_fu_130_reg[9]),
        .O(\boxTop_fu_130_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__1
       (.I0(x_1_reg_888[8]),
        .I1(boxRight_fu_623_p2_carry__1_n_10),
        .O(i__carry__1_i_4__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__2
       (.I0(Q[8]),
        .I1(boxBottom_fu_628_p2_carry__1_n_10),
        .O(i__carry__1_i_4__2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_5
       (.I0(\hDir_reg[0]_0 ),
        .I1(boxLeft_fu_134_reg[8]),
        .O(\boxLeft_fu_134_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_5__0
       (.I0(\vDir_reg[0]_0 ),
        .I1(boxTop_fu_130_reg[8]),
        .O(\boxTop_fu_130_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_1
       (.I0(boxTop_fu_130_reg[15]),
        .I1(\vDir_reg[0]_0 ),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_1__0
       (.I0(boxLeft_fu_134_reg[15]),
        .I1(\hDir_reg[0]_0 ),
        .O(\boxLeft_fu_134_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__1
       (.I0(x_1_reg_888[15]),
        .I1(boxRight_fu_623_p2_carry__2_n_7),
        .O(i__carry__2_i_1__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__2
       (.I0(Q[15]),
        .I1(boxBottom_fu_628_p2_carry__2_n_7),
        .O(i__carry__2_i_1__2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_2
       (.I0(\hDir_reg[0]_0 ),
        .I1(boxLeft_fu_134_reg[14]),
        .O(\boxLeft_fu_134_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_2__0
       (.I0(\vDir_reg[0]_0 ),
        .I1(boxTop_fu_130_reg[14]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__1
       (.I0(x_1_reg_888[14]),
        .I1(boxRight_fu_623_p2_carry__2_n_8),
        .O(i__carry__2_i_2__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__2
       (.I0(Q[14]),
        .I1(boxBottom_fu_628_p2_carry__2_n_8),
        .O(i__carry__2_i_2__2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_3
       (.I0(\hDir_reg[0]_0 ),
        .I1(boxLeft_fu_134_reg[13]),
        .O(\boxLeft_fu_134_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_3__0
       (.I0(\vDir_reg[0]_0 ),
        .I1(boxTop_fu_130_reg[13]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__1
       (.I0(x_1_reg_888[13]),
        .I1(boxRight_fu_623_p2_carry__2_n_9),
        .O(i__carry__2_i_3__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__2
       (.I0(Q[13]),
        .I1(boxBottom_fu_628_p2_carry__2_n_9),
        .O(i__carry__2_i_3__2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_4
       (.I0(\hDir_reg[0]_0 ),
        .I1(boxLeft_fu_134_reg[12]),
        .O(\boxLeft_fu_134_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_4__0
       (.I0(\vDir_reg[0]_0 ),
        .I1(boxTop_fu_130_reg[12]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__1
       (.I0(x_1_reg_888[12]),
        .I1(boxRight_fu_623_p2_carry__2_n_10),
        .O(i__carry__2_i_4__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__2
       (.I0(Q[12]),
        .I1(boxBottom_fu_628_p2_carry__2_n_10),
        .O(i__carry__2_i_4__2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(loopWidth_read_reg_869[11]),
        .I1(x_fu_126_reg[11]),
        .I2(x_fu_126_reg[10]),
        .I3(loopWidth_read_reg_869[10]),
        .I4(x_fu_126_reg[9]),
        .I5(loopWidth_read_reg_869[9]),
        .O(i__carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry_i_1__1
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1849_fu_469_p2),
        .I3(icmp_ln1844_fu_458_p2),
        .O(DI));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry_i_1__2
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1861_fu_495_p2),
        .I3(icmp_ln1856_fu_484_p2),
        .O(\vDir_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__3
       (.I0(x_1_reg_888[3]),
        .I1(boxRight_fu_623_p2_carry_n_7),
        .O(i__carry_i_1__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__4
       (.I0(Q[3]),
        .I1(boxBottom_fu_628_p2_carry_n_7),
        .O(i__carry_i_1__4_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(loopWidth_read_reg_869[8]),
        .I1(x_fu_126_reg[8]),
        .I2(x_fu_126_reg[7]),
        .I3(loopWidth_read_reg_869[7]),
        .I4(x_fu_126_reg[6]),
        .I5(loopWidth_read_reg_869[6]),
        .O(i__carry_i_2_n_3));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_2__1
       (.I0(B[3]),
        .I1(\hDir_reg[0]_0 ),
        .I2(\boxLeft_fu_134_reg[7]_0 [3]),
        .O(\zext_ln1869_cast_reg_880_reg[3]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_2__2
       (.I0(B[3]),
        .I1(\vDir_reg[0]_0 ),
        .I2(\boxTop_fu_130_reg[7]_0 [3]),
        .O(\zext_ln1869_cast_reg_880_reg[3]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__3
       (.I0(x_1_reg_888[2]),
        .I1(boxRight_fu_623_p2_carry_n_8),
        .O(i__carry_i_2__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__4
       (.I0(Q[2]),
        .I1(boxBottom_fu_628_p2_carry_n_8),
        .O(i__carry_i_2__4_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(loopWidth_read_reg_869[5]),
        .I1(x_fu_126_reg[5]),
        .I2(x_fu_126_reg[4]),
        .I3(loopWidth_read_reg_869[4]),
        .I4(x_fu_126_reg[3]),
        .I5(loopWidth_read_reg_869[3]),
        .O(i__carry_i_3_n_3));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_3__1
       (.I0(B[2]),
        .I1(\hDir_reg[0]_0 ),
        .I2(\boxLeft_fu_134_reg[7]_0 [2]),
        .O(\zext_ln1869_cast_reg_880_reg[3]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_3__2
       (.I0(B[2]),
        .I1(\vDir_reg[0]_0 ),
        .I2(\boxTop_fu_130_reg[7]_0 [2]),
        .O(\zext_ln1869_cast_reg_880_reg[3]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__3
       (.I0(x_1_reg_888[1]),
        .I1(boxRight_fu_623_p2_carry_n_9),
        .O(i__carry_i_3__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__4
       (.I0(Q[1]),
        .I1(boxBottom_fu_628_p2_carry_n_9),
        .O(i__carry_i_3__4_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(loopWidth_read_reg_869[2]),
        .I1(x_fu_126_reg[2]),
        .I2(x_fu_126_reg[1]),
        .I3(loopWidth_read_reg_869[1]),
        .I4(x_fu_126_reg[0]),
        .I5(loopWidth_read_reg_869[0]),
        .O(i__carry_i_4_n_3));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_4__1
       (.I0(B[1]),
        .I1(\hDir_reg[0]_0 ),
        .I2(\boxLeft_fu_134_reg[7]_0 [1]),
        .O(\zext_ln1869_cast_reg_880_reg[3]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_4__2
       (.I0(B[1]),
        .I1(\vDir_reg[0]_0 ),
        .I2(\boxTop_fu_130_reg[7]_0 [1]),
        .O(\zext_ln1869_cast_reg_880_reg[3]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__3
       (.I0(x_1_reg_888[0]),
        .I1(boxRight_fu_623_p2_carry_n_10),
        .O(i__carry_i_4__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__4
       (.I0(Q[0]),
        .I1(boxBottom_fu_628_p2_carry_n_10),
        .O(i__carry_i_4__4_n_3));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_5
       (.I0(B[0]),
        .O(\zext_ln1869_cast_reg_880_reg[3]_0 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_5__0
       (.I0(B[0]),
        .O(\zext_ln1869_cast_reg_880_reg[3]_1 [0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1844_fu_458_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1844_fu_458_p2_carry_n_3,icmp_ln1844_fu_458_p2_carry_n_4,icmp_ln1844_fu_458_p2_carry_n_5,icmp_ln1844_fu_458_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1844_fu_458_p2_carry_i_1_n_3,icmp_ln1844_fu_458_p2_carry_i_2_n_3,icmp_ln1844_fu_458_p2_carry_i_3_n_3,icmp_ln1844_fu_458_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1844_fu_458_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1844_fu_458_p2_carry_i_5_n_3,icmp_ln1844_fu_458_p2_carry_i_6_n_3,icmp_ln1844_fu_458_p2_carry_i_7_n_3,icmp_ln1844_fu_458_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1844_fu_458_p2_carry__0
       (.CI(icmp_ln1844_fu_458_p2_carry_n_3),
        .CO({icmp_ln1844_fu_458_p2,icmp_ln1844_fu_458_p2_carry__0_n_4,icmp_ln1844_fu_458_p2_carry__0_n_5,icmp_ln1844_fu_458_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1844_fu_458_p2_carry__0_i_1_n_3,icmp_ln1844_fu_458_p2_carry__0_i_2_n_3,icmp_ln1844_fu_458_p2_carry__0_i_3_n_3,icmp_ln1844_fu_458_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln1844_fu_458_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1844_fu_458_p2_carry__0_i_5_n_3,icmp_ln1844_fu_458_p2_carry__0_i_6_n_3,icmp_ln1844_fu_458_p2_carry__0_i_7_n_3,icmp_ln1844_fu_458_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_458_p2_carry__0_i_1
       (.I0(boxLeft_fu_134_reg[15]),
        .I1(hMax_read_reg_803[15]),
        .I2(boxLeft_fu_134_reg[14]),
        .I3(hMax_read_reg_803[14]),
        .O(icmp_ln1844_fu_458_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_458_p2_carry__0_i_2
       (.I0(boxLeft_fu_134_reg[13]),
        .I1(hMax_read_reg_803[13]),
        .I2(boxLeft_fu_134_reg[12]),
        .I3(hMax_read_reg_803[12]),
        .O(icmp_ln1844_fu_458_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_458_p2_carry__0_i_3
       (.I0(boxLeft_fu_134_reg[11]),
        .I1(hMax_read_reg_803[11]),
        .I2(boxLeft_fu_134_reg[10]),
        .I3(hMax_read_reg_803[10]),
        .O(icmp_ln1844_fu_458_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_458_p2_carry__0_i_4
       (.I0(boxLeft_fu_134_reg[9]),
        .I1(hMax_read_reg_803[9]),
        .I2(boxLeft_fu_134_reg[8]),
        .I3(hMax_read_reg_803[8]),
        .O(icmp_ln1844_fu_458_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_458_p2_carry__0_i_5
       (.I0(hMax_read_reg_803[15]),
        .I1(boxLeft_fu_134_reg[15]),
        .I2(hMax_read_reg_803[14]),
        .I3(boxLeft_fu_134_reg[14]),
        .O(icmp_ln1844_fu_458_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_458_p2_carry__0_i_6
       (.I0(hMax_read_reg_803[13]),
        .I1(boxLeft_fu_134_reg[13]),
        .I2(hMax_read_reg_803[12]),
        .I3(boxLeft_fu_134_reg[12]),
        .O(icmp_ln1844_fu_458_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_458_p2_carry__0_i_7
       (.I0(hMax_read_reg_803[11]),
        .I1(boxLeft_fu_134_reg[11]),
        .I2(hMax_read_reg_803[10]),
        .I3(boxLeft_fu_134_reg[10]),
        .O(icmp_ln1844_fu_458_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_458_p2_carry__0_i_8
       (.I0(hMax_read_reg_803[9]),
        .I1(boxLeft_fu_134_reg[9]),
        .I2(hMax_read_reg_803[8]),
        .I3(boxLeft_fu_134_reg[8]),
        .O(icmp_ln1844_fu_458_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_458_p2_carry_i_1
       (.I0(\boxLeft_fu_134_reg[7]_0 [7]),
        .I1(hMax_read_reg_803[7]),
        .I2(\boxLeft_fu_134_reg[7]_0 [6]),
        .I3(hMax_read_reg_803[6]),
        .O(icmp_ln1844_fu_458_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_458_p2_carry_i_2
       (.I0(\boxLeft_fu_134_reg[7]_0 [5]),
        .I1(hMax_read_reg_803[5]),
        .I2(\boxLeft_fu_134_reg[7]_0 [4]),
        .I3(hMax_read_reg_803[4]),
        .O(icmp_ln1844_fu_458_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_458_p2_carry_i_3
       (.I0(\boxLeft_fu_134_reg[7]_0 [3]),
        .I1(hMax_read_reg_803[3]),
        .I2(\boxLeft_fu_134_reg[7]_0 [2]),
        .I3(hMax_read_reg_803[2]),
        .O(icmp_ln1844_fu_458_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_458_p2_carry_i_4
       (.I0(\boxLeft_fu_134_reg[7]_0 [1]),
        .I1(hMax_read_reg_803[1]),
        .I2(\boxLeft_fu_134_reg[7]_0 [0]),
        .I3(hMax_read_reg_803[0]),
        .O(icmp_ln1844_fu_458_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_458_p2_carry_i_5
       (.I0(hMax_read_reg_803[7]),
        .I1(\boxLeft_fu_134_reg[7]_0 [7]),
        .I2(hMax_read_reg_803[6]),
        .I3(\boxLeft_fu_134_reg[7]_0 [6]),
        .O(icmp_ln1844_fu_458_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_458_p2_carry_i_6
       (.I0(hMax_read_reg_803[5]),
        .I1(\boxLeft_fu_134_reg[7]_0 [5]),
        .I2(hMax_read_reg_803[4]),
        .I3(\boxLeft_fu_134_reg[7]_0 [4]),
        .O(icmp_ln1844_fu_458_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_458_p2_carry_i_7
       (.I0(hMax_read_reg_803[3]),
        .I1(\boxLeft_fu_134_reg[7]_0 [3]),
        .I2(hMax_read_reg_803[2]),
        .I3(\boxLeft_fu_134_reg[7]_0 [2]),
        .O(icmp_ln1844_fu_458_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_458_p2_carry_i_8
       (.I0(hMax_read_reg_803[1]),
        .I1(\boxLeft_fu_134_reg[7]_0 [1]),
        .I2(hMax_read_reg_803[0]),
        .I3(\boxLeft_fu_134_reg[7]_0 [0]),
        .O(icmp_ln1844_fu_458_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1849_fu_469_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1849_fu_469_p2_carry_n_3,icmp_ln1849_fu_469_p2_carry_n_4,icmp_ln1849_fu_469_p2_carry_n_5,icmp_ln1849_fu_469_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1849_fu_469_p2_carry_i_1_n_3,icmp_ln1849_fu_469_p2_carry_i_2_n_3,icmp_ln1849_fu_469_p2_carry_i_3_n_3,icmp_ln1849_fu_469_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1849_fu_469_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1849_fu_469_p2_carry_i_5_n_3,icmp_ln1849_fu_469_p2_carry_i_6_n_3,icmp_ln1849_fu_469_p2_carry_i_7_n_3,icmp_ln1849_fu_469_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1849_fu_469_p2_carry__0
       (.CI(icmp_ln1849_fu_469_p2_carry_n_3),
        .CO({icmp_ln1849_fu_469_p2,icmp_ln1849_fu_469_p2_carry__0_n_4,icmp_ln1849_fu_469_p2_carry__0_n_5,icmp_ln1849_fu_469_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,icmp_ln1849_fu_469_p2_carry__0_i_1_n_3}),
        .O(NLW_icmp_ln1849_fu_469_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1849_fu_469_p2_carry__0_i_2_n_3,icmp_ln1849_fu_469_p2_carry__0_i_3_n_3,icmp_ln1849_fu_469_p2_carry__0_i_4_n_3,icmp_ln1849_fu_469_p2_carry__0_i_5_n_3}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1849_fu_469_p2_carry__0_i_1
       (.I0(boxLeft_fu_134_reg[9]),
        .I1(zext_ln1869_1_cast_reg_874[8]),
        .I2(boxLeft_fu_134_reg[8]),
        .O(icmp_ln1849_fu_469_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1849_fu_469_p2_carry__0_i_2
       (.I0(boxLeft_fu_134_reg[15]),
        .I1(boxLeft_fu_134_reg[14]),
        .O(icmp_ln1849_fu_469_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1849_fu_469_p2_carry__0_i_3
       (.I0(boxLeft_fu_134_reg[12]),
        .I1(boxLeft_fu_134_reg[13]),
        .O(icmp_ln1849_fu_469_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1849_fu_469_p2_carry__0_i_4
       (.I0(boxLeft_fu_134_reg[10]),
        .I1(boxLeft_fu_134_reg[11]),
        .O(icmp_ln1849_fu_469_p2_carry__0_i_4_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1849_fu_469_p2_carry__0_i_5
       (.I0(boxLeft_fu_134_reg[9]),
        .I1(zext_ln1869_1_cast_reg_874[8]),
        .I2(boxLeft_fu_134_reg[8]),
        .O(icmp_ln1849_fu_469_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1849_fu_469_p2_carry_i_1
       (.I0(\boxLeft_fu_134_reg[7]_0 [7]),
        .I1(zext_ln1869_1_cast_reg_874[7]),
        .I2(zext_ln1869_1_cast_reg_874[6]),
        .I3(\boxLeft_fu_134_reg[7]_0 [6]),
        .O(icmp_ln1849_fu_469_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1849_fu_469_p2_carry_i_2
       (.I0(\boxLeft_fu_134_reg[7]_0 [5]),
        .I1(zext_ln1869_1_cast_reg_874[5]),
        .I2(zext_ln1869_1_cast_reg_874[4]),
        .I3(\boxLeft_fu_134_reg[7]_0 [4]),
        .O(icmp_ln1849_fu_469_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1849_fu_469_p2_carry_i_3
       (.I0(\boxLeft_fu_134_reg[7]_0 [3]),
        .I1(zext_ln1869_1_cast_reg_874[3]),
        .I2(zext_ln1869_1_cast_reg_874[2]),
        .I3(\boxLeft_fu_134_reg[7]_0 [2]),
        .O(icmp_ln1849_fu_469_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1849_fu_469_p2_carry_i_4
       (.I0(zext_ln1869_1_cast_reg_874[1]),
        .I1(\boxLeft_fu_134_reg[7]_0 [1]),
        .O(icmp_ln1849_fu_469_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1849_fu_469_p2_carry_i_5
       (.I0(zext_ln1869_1_cast_reg_874[7]),
        .I1(\boxLeft_fu_134_reg[7]_0 [7]),
        .I2(zext_ln1869_1_cast_reg_874[6]),
        .I3(\boxLeft_fu_134_reg[7]_0 [6]),
        .O(icmp_ln1849_fu_469_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1849_fu_469_p2_carry_i_6
       (.I0(zext_ln1869_1_cast_reg_874[5]),
        .I1(\boxLeft_fu_134_reg[7]_0 [5]),
        .I2(zext_ln1869_1_cast_reg_874[4]),
        .I3(\boxLeft_fu_134_reg[7]_0 [4]),
        .O(icmp_ln1849_fu_469_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1849_fu_469_p2_carry_i_7
       (.I0(zext_ln1869_1_cast_reg_874[3]),
        .I1(\boxLeft_fu_134_reg[7]_0 [3]),
        .I2(zext_ln1869_1_cast_reg_874[2]),
        .I3(\boxLeft_fu_134_reg[7]_0 [2]),
        .O(icmp_ln1849_fu_469_p2_carry_i_7_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1849_fu_469_p2_carry_i_8
       (.I0(\boxLeft_fu_134_reg[7]_0 [0]),
        .I1(zext_ln1869_1_cast_reg_874[1]),
        .I2(\boxLeft_fu_134_reg[7]_0 [1]),
        .O(icmp_ln1849_fu_469_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1856_fu_484_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1856_fu_484_p2_carry_n_3,icmp_ln1856_fu_484_p2_carry_n_4,icmp_ln1856_fu_484_p2_carry_n_5,icmp_ln1856_fu_484_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1856_fu_484_p2_carry_i_1_n_3,icmp_ln1856_fu_484_p2_carry_i_2_n_3,icmp_ln1856_fu_484_p2_carry_i_3_n_3,icmp_ln1856_fu_484_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1856_fu_484_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1856_fu_484_p2_carry_i_5_n_3,icmp_ln1856_fu_484_p2_carry_i_6_n_3,icmp_ln1856_fu_484_p2_carry_i_7_n_3,icmp_ln1856_fu_484_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1856_fu_484_p2_carry__0
       (.CI(icmp_ln1856_fu_484_p2_carry_n_3),
        .CO({icmp_ln1856_fu_484_p2,icmp_ln1856_fu_484_p2_carry__0_n_4,icmp_ln1856_fu_484_p2_carry__0_n_5,icmp_ln1856_fu_484_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1856_fu_484_p2_carry__0_i_1_n_3,icmp_ln1856_fu_484_p2_carry__0_i_2_n_3,icmp_ln1856_fu_484_p2_carry__0_i_3_n_3,icmp_ln1856_fu_484_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln1856_fu_484_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1856_fu_484_p2_carry__0_i_5_n_3,icmp_ln1856_fu_484_p2_carry__0_i_6_n_3,icmp_ln1856_fu_484_p2_carry__0_i_7_n_3,icmp_ln1856_fu_484_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_484_p2_carry__0_i_1
       (.I0(boxTop_fu_130_reg[15]),
        .I1(vMax_read_reg_808[15]),
        .I2(boxTop_fu_130_reg[14]),
        .I3(vMax_read_reg_808[14]),
        .O(icmp_ln1856_fu_484_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_484_p2_carry__0_i_2
       (.I0(boxTop_fu_130_reg[13]),
        .I1(vMax_read_reg_808[13]),
        .I2(boxTop_fu_130_reg[12]),
        .I3(vMax_read_reg_808[12]),
        .O(icmp_ln1856_fu_484_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_484_p2_carry__0_i_3
       (.I0(boxTop_fu_130_reg[11]),
        .I1(vMax_read_reg_808[11]),
        .I2(boxTop_fu_130_reg[10]),
        .I3(vMax_read_reg_808[10]),
        .O(icmp_ln1856_fu_484_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_484_p2_carry__0_i_4
       (.I0(boxTop_fu_130_reg[9]),
        .I1(vMax_read_reg_808[9]),
        .I2(boxTop_fu_130_reg[8]),
        .I3(vMax_read_reg_808[8]),
        .O(icmp_ln1856_fu_484_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_484_p2_carry__0_i_5
       (.I0(vMax_read_reg_808[15]),
        .I1(boxTop_fu_130_reg[15]),
        .I2(vMax_read_reg_808[14]),
        .I3(boxTop_fu_130_reg[14]),
        .O(icmp_ln1856_fu_484_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_484_p2_carry__0_i_6
       (.I0(vMax_read_reg_808[13]),
        .I1(boxTop_fu_130_reg[13]),
        .I2(vMax_read_reg_808[12]),
        .I3(boxTop_fu_130_reg[12]),
        .O(icmp_ln1856_fu_484_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_484_p2_carry__0_i_7
       (.I0(vMax_read_reg_808[11]),
        .I1(boxTop_fu_130_reg[11]),
        .I2(vMax_read_reg_808[10]),
        .I3(boxTop_fu_130_reg[10]),
        .O(icmp_ln1856_fu_484_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_484_p2_carry__0_i_8
       (.I0(vMax_read_reg_808[9]),
        .I1(boxTop_fu_130_reg[9]),
        .I2(vMax_read_reg_808[8]),
        .I3(boxTop_fu_130_reg[8]),
        .O(icmp_ln1856_fu_484_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_484_p2_carry_i_1
       (.I0(\boxTop_fu_130_reg[7]_0 [7]),
        .I1(vMax_read_reg_808[7]),
        .I2(\boxTop_fu_130_reg[7]_0 [6]),
        .I3(vMax_read_reg_808[6]),
        .O(icmp_ln1856_fu_484_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_484_p2_carry_i_2
       (.I0(\boxTop_fu_130_reg[7]_0 [5]),
        .I1(vMax_read_reg_808[5]),
        .I2(\boxTop_fu_130_reg[7]_0 [4]),
        .I3(vMax_read_reg_808[4]),
        .O(icmp_ln1856_fu_484_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_484_p2_carry_i_3
       (.I0(\boxTop_fu_130_reg[7]_0 [3]),
        .I1(vMax_read_reg_808[3]),
        .I2(\boxTop_fu_130_reg[7]_0 [2]),
        .I3(vMax_read_reg_808[2]),
        .O(icmp_ln1856_fu_484_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_484_p2_carry_i_4
       (.I0(\boxTop_fu_130_reg[7]_0 [1]),
        .I1(vMax_read_reg_808[1]),
        .I2(\boxTop_fu_130_reg[7]_0 [0]),
        .I3(vMax_read_reg_808[0]),
        .O(icmp_ln1856_fu_484_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_484_p2_carry_i_5
       (.I0(vMax_read_reg_808[7]),
        .I1(\boxTop_fu_130_reg[7]_0 [7]),
        .I2(vMax_read_reg_808[6]),
        .I3(\boxTop_fu_130_reg[7]_0 [6]),
        .O(icmp_ln1856_fu_484_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_484_p2_carry_i_6
       (.I0(vMax_read_reg_808[5]),
        .I1(\boxTop_fu_130_reg[7]_0 [5]),
        .I2(vMax_read_reg_808[4]),
        .I3(\boxTop_fu_130_reg[7]_0 [4]),
        .O(icmp_ln1856_fu_484_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_484_p2_carry_i_7
       (.I0(vMax_read_reg_808[3]),
        .I1(\boxTop_fu_130_reg[7]_0 [3]),
        .I2(vMax_read_reg_808[2]),
        .I3(\boxTop_fu_130_reg[7]_0 [2]),
        .O(icmp_ln1856_fu_484_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_484_p2_carry_i_8
       (.I0(vMax_read_reg_808[1]),
        .I1(\boxTop_fu_130_reg[7]_0 [1]),
        .I2(vMax_read_reg_808[0]),
        .I3(\boxTop_fu_130_reg[7]_0 [0]),
        .O(icmp_ln1856_fu_484_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1861_fu_495_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1861_fu_495_p2_carry_n_3,icmp_ln1861_fu_495_p2_carry_n_4,icmp_ln1861_fu_495_p2_carry_n_5,icmp_ln1861_fu_495_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1861_fu_495_p2_carry_i_1_n_3,icmp_ln1861_fu_495_p2_carry_i_2_n_3,icmp_ln1861_fu_495_p2_carry_i_3_n_3,icmp_ln1861_fu_495_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1861_fu_495_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1861_fu_495_p2_carry_i_5_n_3,icmp_ln1861_fu_495_p2_carry_i_6_n_3,icmp_ln1861_fu_495_p2_carry_i_7_n_3,icmp_ln1861_fu_495_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1861_fu_495_p2_carry__0
       (.CI(icmp_ln1861_fu_495_p2_carry_n_3),
        .CO({icmp_ln1861_fu_495_p2,icmp_ln1861_fu_495_p2_carry__0_n_4,icmp_ln1861_fu_495_p2_carry__0_n_5,icmp_ln1861_fu_495_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,icmp_ln1861_fu_495_p2_carry__0_i_1_n_3}),
        .O(NLW_icmp_ln1861_fu_495_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1861_fu_495_p2_carry__0_i_2_n_3,icmp_ln1861_fu_495_p2_carry__0_i_3_n_3,icmp_ln1861_fu_495_p2_carry__0_i_4_n_3,icmp_ln1861_fu_495_p2_carry__0_i_5_n_3}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1861_fu_495_p2_carry__0_i_1
       (.I0(boxTop_fu_130_reg[9]),
        .I1(zext_ln1869_1_cast_reg_874[8]),
        .I2(boxTop_fu_130_reg[8]),
        .O(icmp_ln1861_fu_495_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1861_fu_495_p2_carry__0_i_2
       (.I0(boxTop_fu_130_reg[15]),
        .I1(boxTop_fu_130_reg[14]),
        .O(icmp_ln1861_fu_495_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1861_fu_495_p2_carry__0_i_3
       (.I0(boxTop_fu_130_reg[12]),
        .I1(boxTop_fu_130_reg[13]),
        .O(icmp_ln1861_fu_495_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1861_fu_495_p2_carry__0_i_4
       (.I0(boxTop_fu_130_reg[10]),
        .I1(boxTop_fu_130_reg[11]),
        .O(icmp_ln1861_fu_495_p2_carry__0_i_4_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1861_fu_495_p2_carry__0_i_5
       (.I0(boxTop_fu_130_reg[9]),
        .I1(boxTop_fu_130_reg[8]),
        .I2(zext_ln1869_1_cast_reg_874[8]),
        .O(icmp_ln1861_fu_495_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1861_fu_495_p2_carry_i_1
       (.I0(zext_ln1869_1_cast_reg_874[7]),
        .I1(\boxTop_fu_130_reg[7]_0 [7]),
        .I2(zext_ln1869_1_cast_reg_874[6]),
        .I3(\boxTop_fu_130_reg[7]_0 [6]),
        .O(icmp_ln1861_fu_495_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1861_fu_495_p2_carry_i_2
       (.I0(zext_ln1869_1_cast_reg_874[5]),
        .I1(\boxTop_fu_130_reg[7]_0 [5]),
        .I2(zext_ln1869_1_cast_reg_874[4]),
        .I3(\boxTop_fu_130_reg[7]_0 [4]),
        .O(icmp_ln1861_fu_495_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1861_fu_495_p2_carry_i_3
       (.I0(zext_ln1869_1_cast_reg_874[3]),
        .I1(\boxTop_fu_130_reg[7]_0 [3]),
        .I2(zext_ln1869_1_cast_reg_874[2]),
        .I3(\boxTop_fu_130_reg[7]_0 [2]),
        .O(icmp_ln1861_fu_495_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1861_fu_495_p2_carry_i_4
       (.I0(zext_ln1869_1_cast_reg_874[1]),
        .I1(\boxTop_fu_130_reg[7]_0 [1]),
        .O(icmp_ln1861_fu_495_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1861_fu_495_p2_carry_i_5
       (.I0(\boxTop_fu_130_reg[7]_0 [7]),
        .I1(zext_ln1869_1_cast_reg_874[7]),
        .I2(\boxTop_fu_130_reg[7]_0 [6]),
        .I3(zext_ln1869_1_cast_reg_874[6]),
        .O(icmp_ln1861_fu_495_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1861_fu_495_p2_carry_i_6
       (.I0(\boxTop_fu_130_reg[7]_0 [5]),
        .I1(zext_ln1869_1_cast_reg_874[5]),
        .I2(\boxTop_fu_130_reg[7]_0 [4]),
        .I3(zext_ln1869_1_cast_reg_874[4]),
        .O(icmp_ln1861_fu_495_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1861_fu_495_p2_carry_i_7
       (.I0(\boxTop_fu_130_reg[7]_0 [3]),
        .I1(zext_ln1869_1_cast_reg_874[3]),
        .I2(\boxTop_fu_130_reg[7]_0 [2]),
        .I3(zext_ln1869_1_cast_reg_874[2]),
        .O(icmp_ln1861_fu_495_p2_carry_i_7_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1861_fu_495_p2_carry_i_8
       (.I0(\boxTop_fu_130_reg[7]_0 [0]),
        .I1(\boxTop_fu_130_reg[7]_0 [1]),
        .I2(zext_ln1869_1_cast_reg_874[1]),
        .O(icmp_ln1861_fu_495_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1887_fu_633_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1887_fu_633_p2_carry_n_3,icmp_ln1887_fu_633_p2_carry_n_4,icmp_ln1887_fu_633_p2_carry_n_5,icmp_ln1887_fu_633_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1887_fu_633_p2_carry_i_1_n_3,icmp_ln1887_fu_633_p2_carry_i_2_n_3,icmp_ln1887_fu_633_p2_carry_i_3_n_3,icmp_ln1887_fu_633_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1887_fu_633_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1887_fu_633_p2_carry_i_5_n_3,icmp_ln1887_fu_633_p2_carry_i_6_n_3,icmp_ln1887_fu_633_p2_carry_i_7_n_3,icmp_ln1887_fu_633_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1887_fu_633_p2_carry__0
       (.CI(icmp_ln1887_fu_633_p2_carry_n_3),
        .CO({icmp_ln1887_fu_633_p2,icmp_ln1887_fu_633_p2_carry__0_n_4,icmp_ln1887_fu_633_p2_carry__0_n_5,icmp_ln1887_fu_633_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1887_fu_633_p2_carry__0_i_1_n_3,icmp_ln1887_fu_633_p2_carry__0_i_2_n_3,icmp_ln1887_fu_633_p2_carry__0_i_3_n_3,icmp_ln1887_fu_633_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln1887_fu_633_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1887_fu_633_p2_carry__0_i_5_n_3,icmp_ln1887_fu_633_p2_carry__0_i_6_n_3,icmp_ln1887_fu_633_p2_carry__0_i_7_n_3,icmp_ln1887_fu_633_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1887_fu_633_p2_carry__0_i_1
       (.I0(boxTop_fu_130_reg[15]),
        .I1(Q[15]),
        .I2(boxTop_fu_130_reg[14]),
        .I3(Q[14]),
        .O(icmp_ln1887_fu_633_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1887_fu_633_p2_carry__0_i_2
       (.I0(boxTop_fu_130_reg[13]),
        .I1(Q[13]),
        .I2(boxTop_fu_130_reg[12]),
        .I3(Q[12]),
        .O(icmp_ln1887_fu_633_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1887_fu_633_p2_carry__0_i_3
       (.I0(boxTop_fu_130_reg[11]),
        .I1(Q[11]),
        .I2(boxTop_fu_130_reg[10]),
        .I3(Q[10]),
        .O(icmp_ln1887_fu_633_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1887_fu_633_p2_carry__0_i_4
       (.I0(boxTop_fu_130_reg[9]),
        .I1(Q[9]),
        .I2(boxTop_fu_130_reg[8]),
        .I3(Q[8]),
        .O(icmp_ln1887_fu_633_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1887_fu_633_p2_carry__0_i_5
       (.I0(Q[15]),
        .I1(boxTop_fu_130_reg[15]),
        .I2(Q[14]),
        .I3(boxTop_fu_130_reg[14]),
        .O(icmp_ln1887_fu_633_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1887_fu_633_p2_carry__0_i_6
       (.I0(Q[13]),
        .I1(boxTop_fu_130_reg[13]),
        .I2(Q[12]),
        .I3(boxTop_fu_130_reg[12]),
        .O(icmp_ln1887_fu_633_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1887_fu_633_p2_carry__0_i_7
       (.I0(Q[11]),
        .I1(boxTop_fu_130_reg[11]),
        .I2(Q[10]),
        .I3(boxTop_fu_130_reg[10]),
        .O(icmp_ln1887_fu_633_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1887_fu_633_p2_carry__0_i_8
       (.I0(Q[9]),
        .I1(boxTop_fu_130_reg[9]),
        .I2(Q[8]),
        .I3(boxTop_fu_130_reg[8]),
        .O(icmp_ln1887_fu_633_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1887_fu_633_p2_carry_i_1
       (.I0(\boxTop_fu_130_reg[7]_0 [7]),
        .I1(Q[7]),
        .I2(\boxTop_fu_130_reg[7]_0 [6]),
        .I3(Q[6]),
        .O(icmp_ln1887_fu_633_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1887_fu_633_p2_carry_i_2
       (.I0(\boxTop_fu_130_reg[7]_0 [5]),
        .I1(Q[5]),
        .I2(\boxTop_fu_130_reg[7]_0 [4]),
        .I3(Q[4]),
        .O(icmp_ln1887_fu_633_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1887_fu_633_p2_carry_i_3
       (.I0(\boxTop_fu_130_reg[7]_0 [3]),
        .I1(Q[3]),
        .I2(\boxTop_fu_130_reg[7]_0 [2]),
        .I3(Q[2]),
        .O(icmp_ln1887_fu_633_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1887_fu_633_p2_carry_i_4
       (.I0(\boxTop_fu_130_reg[7]_0 [1]),
        .I1(Q[1]),
        .I2(\boxTop_fu_130_reg[7]_0 [0]),
        .I3(Q[0]),
        .O(icmp_ln1887_fu_633_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1887_fu_633_p2_carry_i_5
       (.I0(Q[7]),
        .I1(\boxTop_fu_130_reg[7]_0 [7]),
        .I2(Q[6]),
        .I3(\boxTop_fu_130_reg[7]_0 [6]),
        .O(icmp_ln1887_fu_633_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1887_fu_633_p2_carry_i_6
       (.I0(Q[5]),
        .I1(\boxTop_fu_130_reg[7]_0 [5]),
        .I2(Q[4]),
        .I3(\boxTop_fu_130_reg[7]_0 [4]),
        .O(icmp_ln1887_fu_633_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1887_fu_633_p2_carry_i_7
       (.I0(Q[3]),
        .I1(\boxTop_fu_130_reg[7]_0 [3]),
        .I2(Q[2]),
        .I3(\boxTop_fu_130_reg[7]_0 [2]),
        .O(icmp_ln1887_fu_633_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1887_fu_633_p2_carry_i_8
       (.I0(Q[1]),
        .I1(\boxTop_fu_130_reg[7]_0 [1]),
        .I2(Q[0]),
        .I3(\boxTop_fu_130_reg[7]_0 [0]),
        .O(icmp_ln1887_fu_633_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1892_fu_649_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1892_fu_649_p2_carry_n_3,icmp_ln1892_fu_649_p2_carry_n_4,icmp_ln1892_fu_649_p2_carry_n_5,icmp_ln1892_fu_649_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1892_fu_649_p2_carry_i_1_n_3,icmp_ln1892_fu_649_p2_carry_i_2_n_3,icmp_ln1892_fu_649_p2_carry_i_3_n_3,icmp_ln1892_fu_649_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1892_fu_649_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1892_fu_649_p2_carry_i_5_n_3,icmp_ln1892_fu_649_p2_carry_i_6_n_3,icmp_ln1892_fu_649_p2_carry_i_7_n_3,icmp_ln1892_fu_649_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1892_fu_649_p2_carry__0
       (.CI(icmp_ln1892_fu_649_p2_carry_n_3),
        .CO({icmp_ln1892_fu_649_p2,icmp_ln1892_fu_649_p2_carry__0_n_4,icmp_ln1892_fu_649_p2_carry__0_n_5,icmp_ln1892_fu_649_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1892_fu_649_p2_carry__0_i_1_n_3,icmp_ln1892_fu_649_p2_carry__0_i_2_n_3,icmp_ln1892_fu_649_p2_carry__0_i_3_n_3,icmp_ln1892_fu_649_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln1892_fu_649_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1892_fu_649_p2_carry__0_i_5_n_3,icmp_ln1892_fu_649_p2_carry__0_i_6_n_3,icmp_ln1892_fu_649_p2_carry__0_i_7_n_3,icmp_ln1892_fu_649_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1892_fu_649_p2_carry__0_i_1
       (.I0(boxLeft_fu_134_reg[15]),
        .I1(x_1_reg_888[15]),
        .I2(boxLeft_fu_134_reg[14]),
        .I3(x_1_reg_888[14]),
        .O(icmp_ln1892_fu_649_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1892_fu_649_p2_carry__0_i_2
       (.I0(boxLeft_fu_134_reg[13]),
        .I1(x_1_reg_888[13]),
        .I2(boxLeft_fu_134_reg[12]),
        .I3(x_1_reg_888[12]),
        .O(icmp_ln1892_fu_649_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1892_fu_649_p2_carry__0_i_3
       (.I0(boxLeft_fu_134_reg[11]),
        .I1(x_1_reg_888[11]),
        .I2(boxLeft_fu_134_reg[10]),
        .I3(x_1_reg_888[10]),
        .O(icmp_ln1892_fu_649_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1892_fu_649_p2_carry__0_i_4
       (.I0(boxLeft_fu_134_reg[9]),
        .I1(x_1_reg_888[9]),
        .I2(boxLeft_fu_134_reg[8]),
        .I3(x_1_reg_888[8]),
        .O(icmp_ln1892_fu_649_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1892_fu_649_p2_carry__0_i_5
       (.I0(x_1_reg_888[15]),
        .I1(boxLeft_fu_134_reg[15]),
        .I2(x_1_reg_888[14]),
        .I3(boxLeft_fu_134_reg[14]),
        .O(icmp_ln1892_fu_649_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1892_fu_649_p2_carry__0_i_6
       (.I0(x_1_reg_888[13]),
        .I1(boxLeft_fu_134_reg[13]),
        .I2(x_1_reg_888[12]),
        .I3(boxLeft_fu_134_reg[12]),
        .O(icmp_ln1892_fu_649_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1892_fu_649_p2_carry__0_i_7
       (.I0(x_1_reg_888[11]),
        .I1(boxLeft_fu_134_reg[11]),
        .I2(x_1_reg_888[10]),
        .I3(boxLeft_fu_134_reg[10]),
        .O(icmp_ln1892_fu_649_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1892_fu_649_p2_carry__0_i_8
       (.I0(x_1_reg_888[9]),
        .I1(boxLeft_fu_134_reg[9]),
        .I2(x_1_reg_888[8]),
        .I3(boxLeft_fu_134_reg[8]),
        .O(icmp_ln1892_fu_649_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1892_fu_649_p2_carry_i_1
       (.I0(\boxLeft_fu_134_reg[7]_0 [7]),
        .I1(x_1_reg_888[7]),
        .I2(\boxLeft_fu_134_reg[7]_0 [6]),
        .I3(x_1_reg_888[6]),
        .O(icmp_ln1892_fu_649_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1892_fu_649_p2_carry_i_2
       (.I0(\boxLeft_fu_134_reg[7]_0 [5]),
        .I1(x_1_reg_888[5]),
        .I2(\boxLeft_fu_134_reg[7]_0 [4]),
        .I3(x_1_reg_888[4]),
        .O(icmp_ln1892_fu_649_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1892_fu_649_p2_carry_i_3
       (.I0(\boxLeft_fu_134_reg[7]_0 [3]),
        .I1(x_1_reg_888[3]),
        .I2(\boxLeft_fu_134_reg[7]_0 [2]),
        .I3(x_1_reg_888[2]),
        .O(icmp_ln1892_fu_649_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1892_fu_649_p2_carry_i_4
       (.I0(\boxLeft_fu_134_reg[7]_0 [1]),
        .I1(x_1_reg_888[1]),
        .I2(\boxLeft_fu_134_reg[7]_0 [0]),
        .I3(x_1_reg_888[0]),
        .O(icmp_ln1892_fu_649_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1892_fu_649_p2_carry_i_5
       (.I0(x_1_reg_888[7]),
        .I1(\boxLeft_fu_134_reg[7]_0 [7]),
        .I2(x_1_reg_888[6]),
        .I3(\boxLeft_fu_134_reg[7]_0 [6]),
        .O(icmp_ln1892_fu_649_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1892_fu_649_p2_carry_i_6
       (.I0(x_1_reg_888[5]),
        .I1(\boxLeft_fu_134_reg[7]_0 [5]),
        .I2(x_1_reg_888[4]),
        .I3(\boxLeft_fu_134_reg[7]_0 [4]),
        .O(icmp_ln1892_fu_649_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1892_fu_649_p2_carry_i_7
       (.I0(x_1_reg_888[3]),
        .I1(\boxLeft_fu_134_reg[7]_0 [3]),
        .I2(x_1_reg_888[2]),
        .I3(\boxLeft_fu_134_reg[7]_0 [2]),
        .O(icmp_ln1892_fu_649_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1892_fu_649_p2_carry_i_8
       (.I0(x_1_reg_888[1]),
        .I1(\boxLeft_fu_134_reg[7]_0 [1]),
        .I2(\boxLeft_fu_134_reg[7]_0 [0]),
        .I3(x_1_reg_888[0]),
        .O(icmp_ln1892_fu_649_p2_carry_i_8_n_3));
  CARRY4 icmp_ln1918_fu_564_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1918_fu_564_p2_carry_n_3,icmp_ln1918_fu_564_p2_carry_n_4,icmp_ln1918_fu_564_p2_carry_n_5,icmp_ln1918_fu_564_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1918_fu_564_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1918_fu_564_p2_carry_i_1_n_3,icmp_ln1918_fu_564_p2_carry_i_2_n_3,icmp_ln1918_fu_564_p2_carry_i_3_n_3,icmp_ln1918_fu_564_p2_carry_i_4_n_3}));
  CARRY4 icmp_ln1918_fu_564_p2_carry__0
       (.CI(icmp_ln1918_fu_564_p2_carry_n_3),
        .CO({NLW_icmp_ln1918_fu_564_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln1918_fu_564_p2,icmp_ln1918_fu_564_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1918_fu_564_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln1918_fu_564_p2_carry__0_i_1_n_3,icmp_ln1918_fu_564_p2_carry__0_i_2_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln1918_fu_564_p2_carry__0_i_1
       (.I0(crossHairX_1_read_reg_788[15]),
        .I1(x_fu_126_reg[15]),
        .O(icmp_ln1918_fu_564_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1918_fu_564_p2_carry__0_i_2
       (.I0(crossHairX_1_read_reg_788[14]),
        .I1(x_fu_126_reg[14]),
        .I2(x_fu_126_reg[12]),
        .I3(crossHairX_1_read_reg_788[12]),
        .I4(x_fu_126_reg[13]),
        .I5(crossHairX_1_read_reg_788[13]),
        .O(icmp_ln1918_fu_564_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1918_fu_564_p2_carry_i_1
       (.I0(crossHairX_1_read_reg_788[11]),
        .I1(x_fu_126_reg[11]),
        .I2(x_fu_126_reg[10]),
        .I3(crossHairX_1_read_reg_788[10]),
        .I4(x_fu_126_reg[9]),
        .I5(crossHairX_1_read_reg_788[9]),
        .O(icmp_ln1918_fu_564_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1918_fu_564_p2_carry_i_2
       (.I0(crossHairX_1_read_reg_788[8]),
        .I1(x_fu_126_reg[8]),
        .I2(x_fu_126_reg[6]),
        .I3(crossHairX_1_read_reg_788[6]),
        .I4(x_fu_126_reg[7]),
        .I5(crossHairX_1_read_reg_788[7]),
        .O(icmp_ln1918_fu_564_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1918_fu_564_p2_carry_i_3
       (.I0(crossHairX_1_read_reg_788[5]),
        .I1(x_fu_126_reg[5]),
        .I2(x_fu_126_reg[3]),
        .I3(crossHairX_1_read_reg_788[3]),
        .I4(x_fu_126_reg[4]),
        .I5(crossHairX_1_read_reg_788[4]),
        .O(icmp_ln1918_fu_564_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1918_fu_564_p2_carry_i_4
       (.I0(crossHairX_1_read_reg_788[2]),
        .I1(x_fu_126_reg[2]),
        .I2(x_fu_126_reg[0]),
        .I3(crossHairX_1_read_reg_788[0]),
        .I4(x_fu_126_reg[1]),
        .I5(crossHairX_1_read_reg_788[1]),
        .O(icmp_ln1918_fu_564_p2_carry_i_4_n_3));
  CARRY4 \icmp_ln729_fu_432_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\icmp_ln729_fu_432_p2_inferred__0/i__carry_n_3 ,\icmp_ln729_fu_432_p2_inferred__0/i__carry_n_4 ,\icmp_ln729_fu_432_p2_inferred__0/i__carry_n_5 ,\icmp_ln729_fu_432_p2_inferred__0/i__carry_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln729_fu_432_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_3,i__carry_i_2_n_3,i__carry_i_3_n_3,i__carry_i_4_n_3}));
  CARRY4 \icmp_ln729_fu_432_p2_inferred__0/i__carry__0 
       (.CI(\icmp_ln729_fu_432_p2_inferred__0/i__carry_n_3 ),
        .CO({\NLW_icmp_ln729_fu_432_p2_inferred__0/i__carry__0_CO_UNCONNECTED [3:2],icmp_ln729_fu_432_p2,\icmp_ln729_fu_432_p2_inferred__0/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln729_fu_432_p2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1__1_n_3,i__carry__0_i_2_n_3}));
  FDRE \icmp_ln729_reg_909_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln729_fu_432_p2),
        .Q(\icmp_ln729_reg_909_reg_n_3_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDDDD0DD)) 
    \loopWidth_read_reg_869[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ovrlayYUV_full_n),
        .I2(bckgndYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(\icmp_ln729_reg_909_reg_n_3_[0] ),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \loopWidth_read_reg_869_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loopWidth_read_reg_869_reg[15]_0 [0]),
        .Q(loopWidth_read_reg_869[0]),
        .R(1'b0));
  FDRE \loopWidth_read_reg_869_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loopWidth_read_reg_869_reg[15]_0 [10]),
        .Q(loopWidth_read_reg_869[10]),
        .R(1'b0));
  FDRE \loopWidth_read_reg_869_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loopWidth_read_reg_869_reg[15]_0 [11]),
        .Q(loopWidth_read_reg_869[11]),
        .R(1'b0));
  FDRE \loopWidth_read_reg_869_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loopWidth_read_reg_869_reg[15]_0 [12]),
        .Q(loopWidth_read_reg_869[12]),
        .R(1'b0));
  FDRE \loopWidth_read_reg_869_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loopWidth_read_reg_869_reg[15]_0 [13]),
        .Q(loopWidth_read_reg_869[13]),
        .R(1'b0));
  FDRE \loopWidth_read_reg_869_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loopWidth_read_reg_869_reg[15]_0 [14]),
        .Q(loopWidth_read_reg_869[14]),
        .R(1'b0));
  FDRE \loopWidth_read_reg_869_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loopWidth_read_reg_869_reg[15]_0 [15]),
        .Q(loopWidth_read_reg_869[15]),
        .R(1'b0));
  FDRE \loopWidth_read_reg_869_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loopWidth_read_reg_869_reg[15]_0 [1]),
        .Q(loopWidth_read_reg_869[1]),
        .R(1'b0));
  FDRE \loopWidth_read_reg_869_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loopWidth_read_reg_869_reg[15]_0 [2]),
        .Q(loopWidth_read_reg_869[2]),
        .R(1'b0));
  FDRE \loopWidth_read_reg_869_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loopWidth_read_reg_869_reg[15]_0 [3]),
        .Q(loopWidth_read_reg_869[3]),
        .R(1'b0));
  FDRE \loopWidth_read_reg_869_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loopWidth_read_reg_869_reg[15]_0 [4]),
        .Q(loopWidth_read_reg_869[4]),
        .R(1'b0));
  FDRE \loopWidth_read_reg_869_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loopWidth_read_reg_869_reg[15]_0 [5]),
        .Q(loopWidth_read_reg_869[5]),
        .R(1'b0));
  FDRE \loopWidth_read_reg_869_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loopWidth_read_reg_869_reg[15]_0 [6]),
        .Q(loopWidth_read_reg_869[6]),
        .R(1'b0));
  FDRE \loopWidth_read_reg_869_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loopWidth_read_reg_869_reg[15]_0 [7]),
        .Q(loopWidth_read_reg_869[7]),
        .R(1'b0));
  FDRE \loopWidth_read_reg_869_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loopWidth_read_reg_869_reg[15]_0 [8]),
        .Q(loopWidth_read_reg_869[8]),
        .R(1'b0));
  FDRE \loopWidth_read_reg_869_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loopWidth_read_reg_869_reg[15]_0 [9]),
        .Q(loopWidth_read_reg_869[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'hAAA6AAAA)) 
    \mOutPtr[4]_i_1 
       (.I0(push_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(\icmp_ln729_reg_909_reg_n_3_[0] ),
        .I3(flow_control_loop_pipe_sequential_init_U_n_4),
        .I4(\ap_CS_fsm_reg[3]_0 [3]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'hAAA2AAAA)) 
    \mOutPtr[4]_i_3 
       (.I0(push_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(\icmp_ln729_reg_909_reg_n_3_[0] ),
        .I3(flow_control_loop_pipe_sequential_init_U_n_4),
        .I4(\ap_CS_fsm_reg[3]_0 [3]),
        .O(full_n17_out));
  LUT6 #(
    .INIT(64'hFFFFFFEF000000E0)) 
    \or_ln1918_reg_941[0]_i_1 
       (.I0(icmp_ln1918_fu_564_p2),
        .I1(cmp2_i_reg_514),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_376[7]_i_4_n_3 ),
        .I3(flow_control_loop_pipe_sequential_init_U_n_4),
        .I4(icmp_ln729_fu_432_p2),
        .I5(or_ln1918_reg_941),
        .O(\or_ln1918_reg_941[0]_i_1_n_3 ));
  FDRE \or_ln1918_reg_941_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_ln1918_reg_941[0]_i_1_n_3 ),
        .Q(or_ln1918_reg_941),
        .R(1'b0));
  FDRE \ovrlayId_load_read_reg_826_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ovrlayId_load_read_reg_826_reg[7]_0 [0]),
        .Q(ovrlayId_load_read_reg_826[0]),
        .R(1'b0));
  FDRE \ovrlayId_load_read_reg_826_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ovrlayId_load_read_reg_826_reg[7]_0 [1]),
        .Q(ovrlayId_load_read_reg_826[1]),
        .R(1'b0));
  FDRE \ovrlayId_load_read_reg_826_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ovrlayId_load_read_reg_826_reg[7]_0 [2]),
        .Q(ovrlayId_load_read_reg_826[2]),
        .R(1'b0));
  FDRE \ovrlayId_load_read_reg_826_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ovrlayId_load_read_reg_826_reg[7]_0 [3]),
        .Q(ovrlayId_load_read_reg_826[3]),
        .R(1'b0));
  FDRE \ovrlayId_load_read_reg_826_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ovrlayId_load_read_reg_826_reg[7]_0 [4]),
        .Q(ovrlayId_load_read_reg_826[4]),
        .R(1'b0));
  FDRE \ovrlayId_load_read_reg_826_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ovrlayId_load_read_reg_826_reg[7]_0 [5]),
        .Q(ovrlayId_load_read_reg_826[5]),
        .R(1'b0));
  FDRE \ovrlayId_load_read_reg_826_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ovrlayId_load_read_reg_826_reg[7]_0 [6]),
        .Q(ovrlayId_load_read_reg_826[6]),
        .R(1'b0));
  FDRE \ovrlayId_load_read_reg_826_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ovrlayId_load_read_reg_826_reg[7]_0 [7]),
        .Q(ovrlayId_load_read_reg_826[7]),
        .R(1'b0));
  FDRE \pixOut_val_V_7_read_reg_852_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixOut_val_V_7_read_reg_852_reg[7]_0 [0]),
        .Q(pixOut_val_V_7_read_reg_852[0]),
        .R(1'b0));
  FDRE \pixOut_val_V_7_read_reg_852_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixOut_val_V_7_read_reg_852_reg[7]_0 [1]),
        .Q(pixOut_val_V_7_read_reg_852[1]),
        .R(1'b0));
  FDRE \pixOut_val_V_7_read_reg_852_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixOut_val_V_7_read_reg_852_reg[7]_0 [2]),
        .Q(pixOut_val_V_7_read_reg_852[2]),
        .R(1'b0));
  FDRE \pixOut_val_V_7_read_reg_852_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixOut_val_V_7_read_reg_852_reg[7]_0 [3]),
        .Q(pixOut_val_V_7_read_reg_852[3]),
        .R(1'b0));
  FDRE \pixOut_val_V_7_read_reg_852_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixOut_val_V_7_read_reg_852_reg[7]_0 [4]),
        .Q(pixOut_val_V_7_read_reg_852[4]),
        .R(1'b0));
  FDRE \pixOut_val_V_7_read_reg_852_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixOut_val_V_7_read_reg_852_reg[7]_0 [5]),
        .Q(pixOut_val_V_7_read_reg_852[5]),
        .R(1'b0));
  FDRE \pixOut_val_V_7_read_reg_852_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixOut_val_V_7_read_reg_852_reg[7]_0 [6]),
        .Q(pixOut_val_V_7_read_reg_852[6]),
        .R(1'b0));
  FDRE \pixOut_val_V_7_read_reg_852_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixOut_val_V_7_read_reg_852_reg[7]_0 [7]),
        .Q(pixOut_val_V_7_read_reg_852[7]),
        .R(1'b0));
  FDRE \pixOut_val_V_9_read_reg_863_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixOut_val_V_9_read_reg_863_reg[7]_0 [0]),
        .Q(pixOut_val_V_9_read_reg_863[0]),
        .R(1'b0));
  FDRE \pixOut_val_V_9_read_reg_863_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixOut_val_V_9_read_reg_863_reg[7]_0 [1]),
        .Q(pixOut_val_V_9_read_reg_863[1]),
        .R(1'b0));
  FDRE \pixOut_val_V_9_read_reg_863_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixOut_val_V_9_read_reg_863_reg[7]_0 [2]),
        .Q(pixOut_val_V_9_read_reg_863[2]),
        .R(1'b0));
  FDRE \pixOut_val_V_9_read_reg_863_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixOut_val_V_9_read_reg_863_reg[7]_0 [3]),
        .Q(pixOut_val_V_9_read_reg_863[3]),
        .R(1'b0));
  FDRE \pixOut_val_V_9_read_reg_863_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixOut_val_V_9_read_reg_863_reg[7]_0 [4]),
        .Q(pixOut_val_V_9_read_reg_863[4]),
        .R(1'b0));
  FDRE \pixOut_val_V_9_read_reg_863_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixOut_val_V_9_read_reg_863_reg[7]_0 [5]),
        .Q(pixOut_val_V_9_read_reg_863[5]),
        .R(1'b0));
  FDRE \pixOut_val_V_9_read_reg_863_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixOut_val_V_9_read_reg_863_reg[7]_0 [6]),
        .Q(pixOut_val_V_9_read_reg_863[6]),
        .R(1'b0));
  FDRE \pixOut_val_V_9_read_reg_863_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixOut_val_V_9_read_reg_863_reg[7]_0 [7]),
        .Q(pixOut_val_V_9_read_reg_863[7]),
        .R(1'b0));
  FDRE \pixOut_val_V_read_reg_857_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixOut_val_V),
        .Q(pixOut_val_V_read_reg_857),
        .R(1'b0));
  FDRE \tobool_read_reg_835_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tobool_read_reg_835_reg[0]_0 ),
        .Q(tobool_read_reg_835),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDD20FF20)) 
    \vDir[0]_i_1 
       (.I0(ap_condition_224),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(icmp_ln1856_fu_484_p2),
        .I3(vDir),
        .I4(icmp_ln1861_fu_495_p2),
        .O(\vDir[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \vDir_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vDir[0]_i_1_n_3 ),
        .Q(vDir),
        .R(1'b0));
  FDRE \vMax_read_reg_808_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\vMax_read_reg_808_reg[15]_0 [0]),
        .Q(vMax_read_reg_808[0]),
        .R(1'b0));
  FDRE \vMax_read_reg_808_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\vMax_read_reg_808_reg[15]_0 [10]),
        .Q(vMax_read_reg_808[10]),
        .R(1'b0));
  FDRE \vMax_read_reg_808_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\vMax_read_reg_808_reg[15]_0 [11]),
        .Q(vMax_read_reg_808[11]),
        .R(1'b0));
  FDRE \vMax_read_reg_808_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\vMax_read_reg_808_reg[15]_0 [12]),
        .Q(vMax_read_reg_808[12]),
        .R(1'b0));
  FDRE \vMax_read_reg_808_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\vMax_read_reg_808_reg[15]_0 [13]),
        .Q(vMax_read_reg_808[13]),
        .R(1'b0));
  FDRE \vMax_read_reg_808_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\vMax_read_reg_808_reg[15]_0 [14]),
        .Q(vMax_read_reg_808[14]),
        .R(1'b0));
  FDRE \vMax_read_reg_808_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\vMax_read_reg_808_reg[15]_0 [15]),
        .Q(vMax_read_reg_808[15]),
        .R(1'b0));
  FDRE \vMax_read_reg_808_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\vMax_read_reg_808_reg[15]_0 [1]),
        .Q(vMax_read_reg_808[1]),
        .R(1'b0));
  FDRE \vMax_read_reg_808_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\vMax_read_reg_808_reg[15]_0 [2]),
        .Q(vMax_read_reg_808[2]),
        .R(1'b0));
  FDRE \vMax_read_reg_808_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\vMax_read_reg_808_reg[15]_0 [3]),
        .Q(vMax_read_reg_808[3]),
        .R(1'b0));
  FDRE \vMax_read_reg_808_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\vMax_read_reg_808_reg[15]_0 [4]),
        .Q(vMax_read_reg_808[4]),
        .R(1'b0));
  FDRE \vMax_read_reg_808_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\vMax_read_reg_808_reg[15]_0 [5]),
        .Q(vMax_read_reg_808[5]),
        .R(1'b0));
  FDRE \vMax_read_reg_808_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\vMax_read_reg_808_reg[15]_0 [6]),
        .Q(vMax_read_reg_808[6]),
        .R(1'b0));
  FDRE \vMax_read_reg_808_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\vMax_read_reg_808_reg[15]_0 [7]),
        .Q(vMax_read_reg_808[7]),
        .R(1'b0));
  FDRE \vMax_read_reg_808_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\vMax_read_reg_808_reg[15]_0 [8]),
        .Q(vMax_read_reg_808[8]),
        .R(1'b0));
  FDRE \vMax_read_reg_808_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\vMax_read_reg_808_reg[15]_0 [9]),
        .Q(vMax_read_reg_808[9]),
        .R(1'b0));
  FDRE \x_1_reg_888_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_126_reg[0]),
        .Q(x_1_reg_888[0]),
        .R(1'b0));
  FDRE \x_1_reg_888_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_126_reg[10]),
        .Q(x_1_reg_888[10]),
        .R(1'b0));
  FDRE \x_1_reg_888_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_126_reg[11]),
        .Q(x_1_reg_888[11]),
        .R(1'b0));
  FDRE \x_1_reg_888_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_126_reg[12]),
        .Q(x_1_reg_888[12]),
        .R(1'b0));
  FDRE \x_1_reg_888_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_126_reg[13]),
        .Q(x_1_reg_888[13]),
        .R(1'b0));
  FDRE \x_1_reg_888_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_126_reg[14]),
        .Q(x_1_reg_888[14]),
        .R(1'b0));
  FDRE \x_1_reg_888_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_126_reg[15]),
        .Q(x_1_reg_888[15]),
        .R(1'b0));
  FDRE \x_1_reg_888_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_126_reg[1]),
        .Q(x_1_reg_888[1]),
        .R(1'b0));
  FDRE \x_1_reg_888_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_126_reg[2]),
        .Q(x_1_reg_888[2]),
        .R(1'b0));
  FDRE \x_1_reg_888_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_126_reg[3]),
        .Q(x_1_reg_888[3]),
        .R(1'b0));
  FDRE \x_1_reg_888_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_126_reg[4]),
        .Q(x_1_reg_888[4]),
        .R(1'b0));
  FDRE \x_1_reg_888_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_126_reg[5]),
        .Q(x_1_reg_888[5]),
        .R(1'b0));
  FDRE \x_1_reg_888_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_126_reg[6]),
        .Q(x_1_reg_888[6]),
        .R(1'b0));
  FDRE \x_1_reg_888_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_126_reg[7]),
        .Q(x_1_reg_888[7]),
        .R(1'b0));
  FDRE \x_1_reg_888_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_126_reg[8]),
        .Q(x_1_reg_888[8]),
        .R(1'b0));
  FDRE \x_1_reg_888_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_126_reg[9]),
        .Q(x_1_reg_888[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \x_fu_126[0]_i_2 
       (.I0(ap_condition_224),
        .I1(icmp_ln729_fu_432_p2),
        .O(x_fu_126));
  LUT1 #(
    .INIT(2'h1)) 
    \x_fu_126[0]_i_5 
       (.I0(x_fu_126_reg[0]),
        .O(\x_fu_126[0]_i_5_n_3 ));
  FDRE \x_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(\x_fu_126_reg[0]_i_3_n_10 ),
        .Q(x_fu_126_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_126_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\x_fu_126_reg[0]_i_3_n_3 ,\x_fu_126_reg[0]_i_3_n_4 ,\x_fu_126_reg[0]_i_3_n_5 ,\x_fu_126_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\x_fu_126_reg[0]_i_3_n_7 ,\x_fu_126_reg[0]_i_3_n_8 ,\x_fu_126_reg[0]_i_3_n_9 ,\x_fu_126_reg[0]_i_3_n_10 }),
        .S({x_fu_126_reg[3:1],\x_fu_126[0]_i_5_n_3 }));
  FDRE \x_fu_126_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(\x_fu_126_reg[8]_i_1_n_8 ),
        .Q(x_fu_126_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_126_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(\x_fu_126_reg[8]_i_1_n_7 ),
        .Q(x_fu_126_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_126_reg[12] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(\x_fu_126_reg[12]_i_1_n_10 ),
        .Q(x_fu_126_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_126_reg[12]_i_1 
       (.CI(\x_fu_126_reg[8]_i_1_n_3 ),
        .CO({\NLW_x_fu_126_reg[12]_i_1_CO_UNCONNECTED [3],\x_fu_126_reg[12]_i_1_n_4 ,\x_fu_126_reg[12]_i_1_n_5 ,\x_fu_126_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\x_fu_126_reg[12]_i_1_n_7 ,\x_fu_126_reg[12]_i_1_n_8 ,\x_fu_126_reg[12]_i_1_n_9 ,\x_fu_126_reg[12]_i_1_n_10 }),
        .S(x_fu_126_reg[15:12]));
  FDRE \x_fu_126_reg[13] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(\x_fu_126_reg[12]_i_1_n_9 ),
        .Q(x_fu_126_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_126_reg[14] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(\x_fu_126_reg[12]_i_1_n_8 ),
        .Q(x_fu_126_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_126_reg[15] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(\x_fu_126_reg[12]_i_1_n_7 ),
        .Q(x_fu_126_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(\x_fu_126_reg[0]_i_3_n_9 ),
        .Q(x_fu_126_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(\x_fu_126_reg[0]_i_3_n_8 ),
        .Q(x_fu_126_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(\x_fu_126_reg[0]_i_3_n_7 ),
        .Q(x_fu_126_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(\x_fu_126_reg[4]_i_1_n_10 ),
        .Q(x_fu_126_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_126_reg[4]_i_1 
       (.CI(\x_fu_126_reg[0]_i_3_n_3 ),
        .CO({\x_fu_126_reg[4]_i_1_n_3 ,\x_fu_126_reg[4]_i_1_n_4 ,\x_fu_126_reg[4]_i_1_n_5 ,\x_fu_126_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\x_fu_126_reg[4]_i_1_n_7 ,\x_fu_126_reg[4]_i_1_n_8 ,\x_fu_126_reg[4]_i_1_n_9 ,\x_fu_126_reg[4]_i_1_n_10 }),
        .S(x_fu_126_reg[7:4]));
  FDRE \x_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(\x_fu_126_reg[4]_i_1_n_9 ),
        .Q(x_fu_126_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(\x_fu_126_reg[4]_i_1_n_8 ),
        .Q(x_fu_126_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(\x_fu_126_reg[4]_i_1_n_7 ),
        .Q(x_fu_126_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_126_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(\x_fu_126_reg[8]_i_1_n_10 ),
        .Q(x_fu_126_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_126_reg[8]_i_1 
       (.CI(\x_fu_126_reg[4]_i_1_n_3 ),
        .CO({\x_fu_126_reg[8]_i_1_n_3 ,\x_fu_126_reg[8]_i_1_n_4 ,\x_fu_126_reg[8]_i_1_n_5 ,\x_fu_126_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\x_fu_126_reg[8]_i_1_n_7 ,\x_fu_126_reg[8]_i_1_n_8 ,\x_fu_126_reg[8]_i_1_n_9 ,\x_fu_126_reg[8]_i_1_n_10 }),
        .S(x_fu_126_reg[11:8]));
  FDRE \x_fu_126_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(\x_fu_126_reg[8]_i_1_n_9 ),
        .Q(x_fu_126_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \zext_ln1869_1_cast_reg_874_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1869_1_cast_reg_874_reg[8]_0 [0]),
        .Q(zext_ln1869_1_cast_reg_874[1]),
        .R(1'b0));
  FDRE \zext_ln1869_1_cast_reg_874_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1869_1_cast_reg_874_reg[8]_0 [1]),
        .Q(zext_ln1869_1_cast_reg_874[2]),
        .R(1'b0));
  FDRE \zext_ln1869_1_cast_reg_874_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1869_1_cast_reg_874_reg[8]_0 [2]),
        .Q(zext_ln1869_1_cast_reg_874[3]),
        .R(1'b0));
  FDRE \zext_ln1869_1_cast_reg_874_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1869_1_cast_reg_874_reg[8]_0 [3]),
        .Q(zext_ln1869_1_cast_reg_874[4]),
        .R(1'b0));
  FDRE \zext_ln1869_1_cast_reg_874_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1869_1_cast_reg_874_reg[8]_0 [4]),
        .Q(zext_ln1869_1_cast_reg_874[5]),
        .R(1'b0));
  FDRE \zext_ln1869_1_cast_reg_874_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1869_1_cast_reg_874_reg[8]_0 [5]),
        .Q(zext_ln1869_1_cast_reg_874[6]),
        .R(1'b0));
  FDRE \zext_ln1869_1_cast_reg_874_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1869_1_cast_reg_874_reg[8]_0 [6]),
        .Q(zext_ln1869_1_cast_reg_874[7]),
        .R(1'b0));
  FDRE \zext_ln1869_1_cast_reg_874_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1869_1_cast_reg_874_reg[8]_0 [7]),
        .Q(zext_ln1869_1_cast_reg_874[8]),
        .R(1'b0));
  FDRE \zext_ln1869_cast_reg_880_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1869_cast_reg_880_reg[7]_2 [0]),
        .Q(B[0]),
        .R(1'b0));
  FDRE \zext_ln1869_cast_reg_880_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1869_cast_reg_880_reg[7]_2 [1]),
        .Q(B[1]),
        .R(1'b0));
  FDRE \zext_ln1869_cast_reg_880_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1869_cast_reg_880_reg[7]_2 [2]),
        .Q(B[2]),
        .R(1'b0));
  FDRE \zext_ln1869_cast_reg_880_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1869_cast_reg_880_reg[7]_2 [3]),
        .Q(B[3]),
        .R(1'b0));
  FDRE \zext_ln1869_cast_reg_880_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1869_cast_reg_880_reg[7]_2 [4]),
        .Q(B[4]),
        .R(1'b0));
  FDRE \zext_ln1869_cast_reg_880_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1869_cast_reg_880_reg[7]_2 [5]),
        .Q(B[5]),
        .R(1'b0));
  FDRE \zext_ln1869_cast_reg_880_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1869_cast_reg_880_reg[7]_2 [6]),
        .Q(B[6]),
        .R(1'b0));
  FDRE \zext_ln1869_cast_reg_880_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1869_cast_reg_880_reg[7]_2 [7]),
        .Q(B[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1
   (I27,
    Q,
    ap_block_pp0_stage0_subdone,
    A,
    ap_clk,
    DI,
    \loop[3].remd_tmp_reg[4][0] ,
    \loop[4].remd_tmp_reg[5][0] ,
    p_1_in,
    \loop[6].remd_tmp_reg[7][0] ,
    \loop[10].remd_tmp_reg[11][0] );
  output [0:0]I27;
  output [2:0]Q;
  input ap_block_pp0_stage0_subdone;
  input [2:0]A;
  input ap_clk;
  input [2:0]DI;
  input [0:0]\loop[3].remd_tmp_reg[4][0] ;
  input [0:0]\loop[4].remd_tmp_reg[5][0] ;
  input [0:0]p_1_in;
  input [0:0]\loop[6].remd_tmp_reg[7][0] ;
  input [0:0]\loop[10].remd_tmp_reg[11][0] ;

  wire [2:0]A;
  wire [2:0]DI;
  wire [0:0]I27;
  wire [2:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [0:0]\loop[10].remd_tmp_reg[11][0] ;
  wire [0:0]\loop[3].remd_tmp_reg[4][0] ;
  wire [0:0]\loop[4].remd_tmp_reg[5][0] ;
  wire [0:0]\loop[6].remd_tmp_reg[7][0] ;
  wire [0:0]p_1_in;
  wire [2:0]remd;

  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(remd[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(remd[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(remd[2]),
        .Q(Q[2]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_14 vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u
       (.A(A),
        .DI(DI),
        .Q(remd),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\loop[10].remd_tmp_reg[11][0]_0 (\loop[10].remd_tmp_reg[11][0] ),
        .\loop[3].remd_tmp_reg[4][0]_0 (\loop[3].remd_tmp_reg[4][0] ),
        .\loop[4].remd_tmp_reg[5][0]_0 (\loop[4].remd_tmp_reg[5][0] ),
        .\loop[5].remd_tmp_reg[6][0]_0 (p_1_in),
        .\loop[6].remd_tmp_reg[7][0]_0 (\loop[6].remd_tmp_reg[7][0] ),
        .p_1_in(I27));
endmodule

(* ORIG_REF_NAME = "vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_10
   (Q,
    ap_block_pp0_stage0_subdone,
    D,
    ap_clk,
    \loop[10].remd_tmp_reg[11][0] );
  output [2:0]Q;
  input ap_block_pp0_stage0_subdone;
  input [9:0]D;
  input ap_clk;
  input [0:0]\loop[10].remd_tmp_reg[11][0] ;

  wire [9:0]D;
  wire [2:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [0:0]\loop[10].remd_tmp_reg[11][0] ;
  wire [2:0]remd;

  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(remd[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(remd[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(remd[2]),
        .Q(Q[2]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_13 vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u
       (.D(D),
        .Q(remd),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\loop[10].remd_tmp_reg[11][0]_0 (\loop[10].remd_tmp_reg[11][0] ));
endmodule

(* ORIG_REF_NAME = "vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_11
   (p_1_in,
    \loop[8].dividend_tmp_reg[9][9]__0 ,
    D,
    dout,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    \loop[1].remd_tmp_reg[2][0]__0 ,
    A,
    trunc_ln520_2_reg_4962,
    \add_ln1244_reg_5038_reg[10] ,
    I27);
  output [0:0]p_1_in;
  output [0:0]\loop[8].dividend_tmp_reg[9][9]__0 ;
  output [3:0]D;
  output [2:0]dout;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [4:0]\loop[1].remd_tmp_reg[2][0]__0 ;
  input [0:0]A;
  input [7:0]trunc_ln520_2_reg_4962;
  input \add_ln1244_reg_5038_reg[10] ;
  input [0:0]I27;

  wire [0:0]A;
  wire [3:0]D;
  wire [0:0]I27;
  wire \add_ln1244_reg_5038_reg[10] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [2:0]dout;
  wire [4:0]\loop[1].remd_tmp_reg[2][0]__0 ;
  wire [0:0]\loop[8].dividend_tmp_reg[9][9]__0 ;
  wire [0:0]p_1_in;
  wire [2:0]remd;
  wire [7:0]trunc_ln520_2_reg_4962;

  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(remd[0]),
        .Q(dout[0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(remd[1]),
        .Q(dout[1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(remd[2]),
        .Q(dout[2]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u
       (.A(A),
        .D(D),
        .I27(I27),
        .Q(remd),
        .\add_ln1244_reg_5038_reg[10] (\add_ln1244_reg_5038_reg[10] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\loop[1].remd_tmp_reg[2][0]__0_0 (\loop[1].remd_tmp_reg[2][0]__0 ),
        .\loop[8].dividend_tmp_reg[9][9]__0_0 (\loop[8].dividend_tmp_reg[9][9]__0 ),
        .p_1_in(p_1_in),
        .trunc_ln520_2_reg_4962(trunc_ln520_2_reg_4962));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider
   (p_1_in,
    \loop[8].dividend_tmp_reg[9][9]__0_0 ,
    D,
    Q,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    \loop[1].remd_tmp_reg[2][0]__0_0 ,
    A,
    I27,
    trunc_ln520_2_reg_4962,
    \add_ln1244_reg_5038_reg[10] );
  output [0:0]p_1_in;
  output [0:0]\loop[8].dividend_tmp_reg[9][9]__0_0 ;
  output [3:0]D;
  output [2:0]Q;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [4:0]\loop[1].remd_tmp_reg[2][0]__0_0 ;
  input [0:0]A;
  input [0:0]I27;
  input [7:0]trunc_ln520_2_reg_4962;
  input \add_ln1244_reg_5038_reg[10] ;

  wire [0:0]A;
  wire [3:0]D;
  wire [0:0]I27;
  wire [2:0]Q;
  wire \add_ln1244_reg_5038_reg[10] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [11:11]\cal_tmp[10]_26 ;
  wire \cal_tmp[10]_carry__0_i_1__1_n_3 ;
  wire \cal_tmp[10]_carry__0_i_2__1_n_3 ;
  wire \cal_tmp[10]_carry__0_i_3__1_n_3 ;
  wire \cal_tmp[10]_carry__0_i_4__1_n_3 ;
  wire \cal_tmp[10]_carry__0_n_3 ;
  wire \cal_tmp[10]_carry__0_n_4 ;
  wire \cal_tmp[10]_carry__0_n_5 ;
  wire \cal_tmp[10]_carry__0_n_6 ;
  wire \cal_tmp[10]_carry__1_i_1__1_n_3 ;
  wire \cal_tmp[10]_carry__1_i_2__1_n_3 ;
  wire \cal_tmp[10]_carry__1_i_3__1_n_3 ;
  wire \cal_tmp[10]_carry__1_n_4 ;
  wire \cal_tmp[10]_carry__1_n_5 ;
  wire \cal_tmp[10]_carry__1_n_6 ;
  wire \cal_tmp[10]_carry_i_1__1_n_3 ;
  wire \cal_tmp[10]_carry_i_2__1_n_3 ;
  wire \cal_tmp[10]_carry_n_10 ;
  wire \cal_tmp[10]_carry_n_3 ;
  wire \cal_tmp[10]_carry_n_4 ;
  wire \cal_tmp[10]_carry_n_5 ;
  wire \cal_tmp[10]_carry_n_6 ;
  wire \cal_tmp[10]_carry_n_8 ;
  wire \cal_tmp[10]_carry_n_9 ;
  wire [11:11]\cal_tmp[2]_18 ;
  wire \cal_tmp[2]_carry_i_1__1_n_3 ;
  wire \cal_tmp[2]_carry_n_10 ;
  wire \cal_tmp[2]_carry_n_4 ;
  wire \cal_tmp[2]_carry_n_5 ;
  wire \cal_tmp[2]_carry_n_6 ;
  wire \cal_tmp[2]_carry_n_8 ;
  wire \cal_tmp[2]_carry_n_9 ;
  wire [11:11]\cal_tmp[3]_19 ;
  wire \cal_tmp[3]_carry_i_1__1_n_3 ;
  wire \cal_tmp[3]_carry_i_2__1_n_3 ;
  wire \cal_tmp[3]_carry_n_10 ;
  wire \cal_tmp[3]_carry_n_3 ;
  wire \cal_tmp[3]_carry_n_4 ;
  wire \cal_tmp[3]_carry_n_5 ;
  wire \cal_tmp[3]_carry_n_6 ;
  wire \cal_tmp[3]_carry_n_7 ;
  wire \cal_tmp[3]_carry_n_8 ;
  wire \cal_tmp[3]_carry_n_9 ;
  wire [11:11]\cal_tmp[4]_20 ;
  wire \cal_tmp[4]_carry__0_i_1__1_n_3 ;
  wire \cal_tmp[4]_carry__0_n_10 ;
  wire \cal_tmp[4]_carry__0_n_6 ;
  wire \cal_tmp[4]_carry_i_1__1_n_3 ;
  wire \cal_tmp[4]_carry_i_2__1_n_3 ;
  wire \cal_tmp[4]_carry_n_10 ;
  wire \cal_tmp[4]_carry_n_3 ;
  wire \cal_tmp[4]_carry_n_4 ;
  wire \cal_tmp[4]_carry_n_5 ;
  wire \cal_tmp[4]_carry_n_6 ;
  wire \cal_tmp[4]_carry_n_7 ;
  wire \cal_tmp[4]_carry_n_8 ;
  wire \cal_tmp[4]_carry_n_9 ;
  wire [11:11]\cal_tmp[5]_21 ;
  wire \cal_tmp[5]_carry__0_i_1__1_n_3 ;
  wire \cal_tmp[5]_carry__0_i_2__1_n_3 ;
  wire \cal_tmp[5]_carry__0_n_10 ;
  wire \cal_tmp[5]_carry__0_n_5 ;
  wire \cal_tmp[5]_carry__0_n_6 ;
  wire \cal_tmp[5]_carry__0_n_9 ;
  wire \cal_tmp[5]_carry_i_1__1_n_3 ;
  wire \cal_tmp[5]_carry_i_2__1_n_3 ;
  wire \cal_tmp[5]_carry_n_10 ;
  wire \cal_tmp[5]_carry_n_3 ;
  wire \cal_tmp[5]_carry_n_4 ;
  wire \cal_tmp[5]_carry_n_5 ;
  wire \cal_tmp[5]_carry_n_6 ;
  wire \cal_tmp[5]_carry_n_7 ;
  wire \cal_tmp[5]_carry_n_8 ;
  wire \cal_tmp[5]_carry_n_9 ;
  wire [11:11]\cal_tmp[6]_22 ;
  wire \cal_tmp[6]_carry__0_i_1__1_n_3 ;
  wire \cal_tmp[6]_carry__0_i_2__1_n_3 ;
  wire \cal_tmp[6]_carry__0_i_3__1_n_3 ;
  wire \cal_tmp[6]_carry__0_n_10 ;
  wire \cal_tmp[6]_carry__0_n_4 ;
  wire \cal_tmp[6]_carry__0_n_5 ;
  wire \cal_tmp[6]_carry__0_n_6 ;
  wire \cal_tmp[6]_carry__0_n_8 ;
  wire \cal_tmp[6]_carry__0_n_9 ;
  wire \cal_tmp[6]_carry_i_1__1_n_3 ;
  wire \cal_tmp[6]_carry_i_2__1_n_3 ;
  wire \cal_tmp[6]_carry_n_10 ;
  wire \cal_tmp[6]_carry_n_3 ;
  wire \cal_tmp[6]_carry_n_4 ;
  wire \cal_tmp[6]_carry_n_5 ;
  wire \cal_tmp[6]_carry_n_6 ;
  wire \cal_tmp[6]_carry_n_7 ;
  wire \cal_tmp[6]_carry_n_8 ;
  wire \cal_tmp[6]_carry_n_9 ;
  wire [11:11]\cal_tmp[7]_23 ;
  wire \cal_tmp[7]_carry__0_i_1__1_n_3 ;
  wire \cal_tmp[7]_carry__0_i_2__1_n_3 ;
  wire \cal_tmp[7]_carry__0_i_3__1_n_3 ;
  wire \cal_tmp[7]_carry__0_i_4__1_n_3 ;
  wire \cal_tmp[7]_carry__0_n_10 ;
  wire \cal_tmp[7]_carry__0_n_3 ;
  wire \cal_tmp[7]_carry__0_n_4 ;
  wire \cal_tmp[7]_carry__0_n_5 ;
  wire \cal_tmp[7]_carry__0_n_6 ;
  wire \cal_tmp[7]_carry__0_n_7 ;
  wire \cal_tmp[7]_carry__0_n_8 ;
  wire \cal_tmp[7]_carry__0_n_9 ;
  wire \cal_tmp[7]_carry_i_1__1_n_3 ;
  wire \cal_tmp[7]_carry_i_2__1_n_3 ;
  wire \cal_tmp[7]_carry_n_10 ;
  wire \cal_tmp[7]_carry_n_3 ;
  wire \cal_tmp[7]_carry_n_4 ;
  wire \cal_tmp[7]_carry_n_5 ;
  wire \cal_tmp[7]_carry_n_6 ;
  wire \cal_tmp[7]_carry_n_7 ;
  wire \cal_tmp[7]_carry_n_8 ;
  wire \cal_tmp[7]_carry_n_9 ;
  wire [11:11]\cal_tmp[8]_24 ;
  wire \cal_tmp[8]_carry__0_i_1__1_n_3 ;
  wire \cal_tmp[8]_carry__0_i_2__1_n_3 ;
  wire \cal_tmp[8]_carry__0_i_3__1_n_3 ;
  wire \cal_tmp[8]_carry__0_i_4__1_n_3 ;
  wire \cal_tmp[8]_carry__0_n_10 ;
  wire \cal_tmp[8]_carry__0_n_3 ;
  wire \cal_tmp[8]_carry__0_n_4 ;
  wire \cal_tmp[8]_carry__0_n_5 ;
  wire \cal_tmp[8]_carry__0_n_6 ;
  wire \cal_tmp[8]_carry__0_n_7 ;
  wire \cal_tmp[8]_carry__0_n_8 ;
  wire \cal_tmp[8]_carry__0_n_9 ;
  wire \cal_tmp[8]_carry__1_i_1__1_n_3 ;
  wire \cal_tmp[8]_carry__1_n_10 ;
  wire \cal_tmp[8]_carry__1_n_6 ;
  wire \cal_tmp[8]_carry_i_1__1_n_3 ;
  wire \cal_tmp[8]_carry_i_2__1_n_3 ;
  wire \cal_tmp[8]_carry_n_10 ;
  wire \cal_tmp[8]_carry_n_3 ;
  wire \cal_tmp[8]_carry_n_4 ;
  wire \cal_tmp[8]_carry_n_5 ;
  wire \cal_tmp[8]_carry_n_6 ;
  wire \cal_tmp[8]_carry_n_7 ;
  wire \cal_tmp[8]_carry_n_8 ;
  wire \cal_tmp[8]_carry_n_9 ;
  wire [11:11]\cal_tmp[9]_25 ;
  wire \cal_tmp[9]_carry__0_i_1__1_n_3 ;
  wire \cal_tmp[9]_carry__0_i_2__1_n_3 ;
  wire \cal_tmp[9]_carry__0_i_3__1_n_3 ;
  wire \cal_tmp[9]_carry__0_i_4__1_n_3 ;
  wire \cal_tmp[9]_carry__0_n_10 ;
  wire \cal_tmp[9]_carry__0_n_3 ;
  wire \cal_tmp[9]_carry__0_n_4 ;
  wire \cal_tmp[9]_carry__0_n_5 ;
  wire \cal_tmp[9]_carry__0_n_6 ;
  wire \cal_tmp[9]_carry__0_n_7 ;
  wire \cal_tmp[9]_carry__0_n_8 ;
  wire \cal_tmp[9]_carry__0_n_9 ;
  wire \cal_tmp[9]_carry__1_i_1__1_n_3 ;
  wire \cal_tmp[9]_carry__1_i_2__1_n_3 ;
  wire \cal_tmp[9]_carry__1_n_10 ;
  wire \cal_tmp[9]_carry__1_n_5 ;
  wire \cal_tmp[9]_carry__1_n_6 ;
  wire \cal_tmp[9]_carry__1_n_9 ;
  wire \cal_tmp[9]_carry_i_1__1_n_3 ;
  wire \cal_tmp[9]_carry_i_2__1_n_3 ;
  wire \cal_tmp[9]_carry_n_10 ;
  wire \cal_tmp[9]_carry_n_3 ;
  wire \cal_tmp[9]_carry_n_4 ;
  wire \cal_tmp[9]_carry_n_5 ;
  wire \cal_tmp[9]_carry_n_6 ;
  wire \cal_tmp[9]_carry_n_7 ;
  wire \cal_tmp[9]_carry_n_8 ;
  wire \cal_tmp[9]_carry_n_9 ;
  wire \loop[0].dividend_tmp_reg[1][10]_srl3_n_3 ;
  wire \loop[0].dividend_tmp_reg[1][9]_srl3_n_3 ;
  wire \loop[0].remd_tmp_reg[1][0]_srl3_n_3 ;
  wire \loop[10].remd_tmp[11][0]_i_1__1_n_3 ;
  wire \loop[10].remd_tmp[11][1]_i_1__1_n_3 ;
  wire \loop[10].remd_tmp[11][2]_i_1__1_n_3 ;
  wire \loop[1].dividend_tmp_reg[2][10]__0_n_3 ;
  wire \loop[1].dividend_tmp_reg[2][9]_srl4_n_3 ;
  wire [4:0]\loop[1].remd_tmp_reg[2][0]__0_0 ;
  wire \loop[1].remd_tmp_reg[2][0]__0_n_3 ;
  wire \loop[1].remd_tmp_reg[2][1]__0_n_3 ;
  wire \loop[2].dividend_tmp_reg[3][10]__0_n_3 ;
  wire \loop[2].dividend_tmp_reg[3][9]_srl5_n_3 ;
  wire \loop[2].remd_tmp[3][0]_i_1__1_n_3 ;
  wire \loop[2].remd_tmp[3][1]_i_1__1_n_3 ;
  wire \loop[2].remd_tmp[3][2]_i_1__0_n_3 ;
  wire \loop[2].remd_tmp_reg_n_3_[3][0] ;
  wire \loop[2].remd_tmp_reg_n_3_[3][1] ;
  wire \loop[2].remd_tmp_reg_n_3_[3][2] ;
  wire \loop[3].dividend_tmp_reg[4][10]__0_n_3 ;
  wire \loop[3].dividend_tmp_reg[4][9]_srl6_n_3 ;
  wire \loop[3].remd_tmp[4][0]_i_1__1_n_3 ;
  wire \loop[3].remd_tmp[4][1]_i_1__1_n_3 ;
  wire \loop[3].remd_tmp[4][2]_i_1__1_n_3 ;
  wire \loop[3].remd_tmp[4][3]_i_1__1_n_3 ;
  wire \loop[3].remd_tmp_reg_n_3_[4][0] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][1] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][2] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][3] ;
  wire \loop[4].dividend_tmp_reg[5][10]__0_n_3 ;
  wire \loop[4].dividend_tmp_reg[5][9]_srl7_n_3 ;
  wire \loop[4].remd_tmp[5][0]_i_1__1_n_3 ;
  wire \loop[4].remd_tmp[5][1]_i_1__1_n_3 ;
  wire \loop[4].remd_tmp[5][2]_i_1__1_n_3 ;
  wire \loop[4].remd_tmp[5][3]_i_1__1_n_3 ;
  wire \loop[4].remd_tmp[5][4]_i_1__1_n_3 ;
  wire \loop[4].remd_tmp_reg_n_3_[5][0] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][1] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][2] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][3] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][4] ;
  wire \loop[5].dividend_tmp_reg[6][10]__0_n_3 ;
  wire \loop[5].dividend_tmp_reg[6][9]_srl8_n_3 ;
  wire \loop[5].remd_tmp[6][0]_i_1__1_n_3 ;
  wire \loop[5].remd_tmp[6][1]_i_1__1_n_3 ;
  wire \loop[5].remd_tmp[6][2]_i_1__1_n_3 ;
  wire \loop[5].remd_tmp[6][3]_i_1__1_n_3 ;
  wire \loop[5].remd_tmp[6][4]_i_1__1_n_3 ;
  wire \loop[5].remd_tmp[6][5]_i_1__1_n_3 ;
  wire \loop[5].remd_tmp_reg_n_3_[6][0] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][1] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][2] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][3] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][4] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][5] ;
  wire \loop[6].dividend_tmp_reg[7][10]__0_n_3 ;
  wire \loop[6].dividend_tmp_reg[7][9]_srl9_n_3 ;
  wire \loop[6].remd_tmp[7][0]_i_1__1_n_3 ;
  wire \loop[6].remd_tmp[7][1]_i_1__1_n_3 ;
  wire \loop[6].remd_tmp[7][2]_i_1__1_n_3 ;
  wire \loop[6].remd_tmp[7][3]_i_1__1_n_3 ;
  wire \loop[6].remd_tmp[7][4]_i_1__1_n_3 ;
  wire \loop[6].remd_tmp[7][5]_i_1__1_n_3 ;
  wire \loop[6].remd_tmp[7][6]_i_1__1_n_3 ;
  wire \loop[6].remd_tmp_reg_n_3_[7][0] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][1] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][2] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][3] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][4] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][5] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][6] ;
  wire \loop[7].dividend_tmp_reg[8][10]__0_n_3 ;
  wire \loop[7].dividend_tmp_reg[8][8]_srl2_n_3 ;
  wire \loop[7].remd_tmp[8][0]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp[8][1]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp[8][2]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp[8][3]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp[8][4]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp[8][5]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp[8][6]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp[8][7]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp_reg_n_3_[8][0] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][1] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][2] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][3] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][4] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][5] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][6] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][7] ;
  wire [0:0]\loop[8].dividend_tmp_reg[9][9]__0_0 ;
  wire \loop[8].dividend_tmp_reg_n_3_[9][10] ;
  wire \loop[8].remd_tmp[9][0]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][1]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][2]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][3]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][4]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][5]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][6]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][7]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][8]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp_reg_n_3_[9][0] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][1] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][2] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][3] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][4] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][5] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][6] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][7] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][8] ;
  wire \loop[9].remd_tmp[10][0]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][1]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][2]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][3]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][4]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][5]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][6]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][7]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][8]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][9]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp_reg_n_3_[10][0] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][1] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][2] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][3] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][4] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][5] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][6] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][7] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][8] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][9] ;
  wire [0:0]p_1_in;
  wire [7:0]trunc_ln520_2_reg_4962;
  wire [3:3]\NLW_cal_tmp[10]_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[10]_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_cal_tmp[10]_carry__1_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[2]_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[3]_carry__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[3]_carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hE01F)) 
    \add_ln1244_reg_5038[10]_i_1 
       (.I0(\add_ln1244_reg_5038_reg[10] ),
        .I1(trunc_ln520_2_reg_4962[5]),
        .I2(trunc_ln520_2_reg_4962[6]),
        .I3(trunc_ln520_2_reg_4962[7]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \add_ln1244_reg_5038[4]_i_1 
       (.I0(trunc_ln520_2_reg_4962[0]),
        .I1(trunc_ln520_2_reg_4962[1]),
        .I2(trunc_ln520_2_reg_4962[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hF80007FF)) 
    \add_ln1244_reg_5038[6]_i_1 
       (.I0(trunc_ln520_2_reg_4962[0]),
        .I1(trunc_ln520_2_reg_4962[1]),
        .I2(trunc_ln520_2_reg_4962[2]),
        .I3(trunc_ln520_2_reg_4962[3]),
        .I4(trunc_ln520_2_reg_4962[4]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1244_reg_5038[8]_i_1 
       (.I0(\add_ln1244_reg_5038_reg[10] ),
        .I1(trunc_ln520_2_reg_4962[5]),
        .O(D[2]));
  CARRY4 \cal_tmp[10]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[10]_carry_n_3 ,\cal_tmp[10]_carry_n_4 ,\cal_tmp[10]_carry_n_5 ,\cal_tmp[10]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[9].remd_tmp_reg_n_3_[10][2] ,\loop[9].remd_tmp_reg_n_3_[10][1] ,\loop[9].remd_tmp_reg_n_3_[10][0] ,p_1_in}),
        .O({\NLW_cal_tmp[10]_carry_O_UNCONNECTED [3],\cal_tmp[10]_carry_n_8 ,\cal_tmp[10]_carry_n_9 ,\cal_tmp[10]_carry_n_10 }),
        .S({\cal_tmp[10]_carry_i_1__1_n_3 ,\loop[9].remd_tmp_reg_n_3_[10][1] ,\cal_tmp[10]_carry_i_2__1_n_3 ,p_1_in}));
  CARRY4 \cal_tmp[10]_carry__0 
       (.CI(\cal_tmp[10]_carry_n_3 ),
        .CO({\cal_tmp[10]_carry__0_n_3 ,\cal_tmp[10]_carry__0_n_4 ,\cal_tmp[10]_carry__0_n_5 ,\cal_tmp[10]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[9].remd_tmp_reg_n_3_[10][6] ,\loop[9].remd_tmp_reg_n_3_[10][5] ,\loop[9].remd_tmp_reg_n_3_[10][4] ,\loop[9].remd_tmp_reg_n_3_[10][3] }),
        .O(\NLW_cal_tmp[10]_carry__0_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[10]_carry__0_i_1__1_n_3 ,\cal_tmp[10]_carry__0_i_2__1_n_3 ,\cal_tmp[10]_carry__0_i_3__1_n_3 ,\cal_tmp[10]_carry__0_i_4__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_1__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][6] ),
        .O(\cal_tmp[10]_carry__0_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_2__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][5] ),
        .O(\cal_tmp[10]_carry__0_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_3__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][4] ),
        .O(\cal_tmp[10]_carry__0_i_3__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_4__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][3] ),
        .O(\cal_tmp[10]_carry__0_i_4__1_n_3 ));
  CARRY4 \cal_tmp[10]_carry__1 
       (.CI(\cal_tmp[10]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED [3],\cal_tmp[10]_carry__1_n_4 ,\cal_tmp[10]_carry__1_n_5 ,\cal_tmp[10]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[9].remd_tmp_reg_n_3_[10][9] ,\loop[9].remd_tmp_reg_n_3_[10][8] ,\loop[9].remd_tmp_reg_n_3_[10][7] }),
        .O({\cal_tmp[10]_26 ,\NLW_cal_tmp[10]_carry__1_O_UNCONNECTED [2:0]}),
        .S({1'b1,\cal_tmp[10]_carry__1_i_1__1_n_3 ,\cal_tmp[10]_carry__1_i_2__1_n_3 ,\cal_tmp[10]_carry__1_i_3__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_1__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][9] ),
        .O(\cal_tmp[10]_carry__1_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_2__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][8] ),
        .O(\cal_tmp[10]_carry__1_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_3__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][7] ),
        .O(\cal_tmp[10]_carry__1_i_3__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_1__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][2] ),
        .O(\cal_tmp[10]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_2__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .O(\cal_tmp[10]_carry_i_2__1_n_3 ));
  CARRY4 \cal_tmp[2]_carry 
       (.CI(1'b0),
        .CO({\NLW_cal_tmp[2]_carry_CO_UNCONNECTED [3],\cal_tmp[2]_carry_n_4 ,\cal_tmp[2]_carry_n_5 ,\cal_tmp[2]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,\loop[1].remd_tmp_reg[2][1]__0_n_3 ,\loop[1].remd_tmp_reg[2][0]__0_n_3 ,\loop[1].dividend_tmp_reg[2][10]__0_n_3 }),
        .O({\cal_tmp[2]_18 ,\cal_tmp[2]_carry_n_8 ,\cal_tmp[2]_carry_n_9 ,\cal_tmp[2]_carry_n_10 }),
        .S({1'b1,\loop[1].remd_tmp_reg[2][1]__0_n_3 ,\cal_tmp[2]_carry_i_1__1_n_3 ,\loop[1].dividend_tmp_reg[2][10]__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry_i_1__1 
       (.I0(\loop[1].remd_tmp_reg[2][0]__0_n_3 ),
        .O(\cal_tmp[2]_carry_i_1__1_n_3 ));
  CARRY4 \cal_tmp[3]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[3]_carry_n_3 ,\cal_tmp[3]_carry_n_4 ,\cal_tmp[3]_carry_n_5 ,\cal_tmp[3]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[2].remd_tmp_reg_n_3_[3][2] ,\loop[2].remd_tmp_reg_n_3_[3][1] ,\loop[2].remd_tmp_reg_n_3_[3][0] ,\loop[2].dividend_tmp_reg[3][10]__0_n_3 }),
        .O({\cal_tmp[3]_carry_n_7 ,\cal_tmp[3]_carry_n_8 ,\cal_tmp[3]_carry_n_9 ,\cal_tmp[3]_carry_n_10 }),
        .S({\cal_tmp[3]_carry_i_1__1_n_3 ,\loop[2].remd_tmp_reg_n_3_[3][1] ,\cal_tmp[3]_carry_i_2__1_n_3 ,\loop[2].dividend_tmp_reg[3][10]__0_n_3 }));
  CARRY4 \cal_tmp[3]_carry__0 
       (.CI(\cal_tmp[3]_carry_n_3 ),
        .CO(\NLW_cal_tmp[3]_carry__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[3]_carry__0_O_UNCONNECTED [3:1],\cal_tmp[3]_19 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry_i_1__1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .O(\cal_tmp[3]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry_i_2__1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .O(\cal_tmp[3]_carry_i_2__1_n_3 ));
  CARRY4 \cal_tmp[4]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[4]_carry_n_3 ,\cal_tmp[4]_carry_n_4 ,\cal_tmp[4]_carry_n_5 ,\cal_tmp[4]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[3].remd_tmp_reg_n_3_[4][2] ,\loop[3].remd_tmp_reg_n_3_[4][1] ,\loop[3].remd_tmp_reg_n_3_[4][0] ,\loop[3].dividend_tmp_reg[4][10]__0_n_3 }),
        .O({\cal_tmp[4]_carry_n_7 ,\cal_tmp[4]_carry_n_8 ,\cal_tmp[4]_carry_n_9 ,\cal_tmp[4]_carry_n_10 }),
        .S({\cal_tmp[4]_carry_i_1__1_n_3 ,\loop[3].remd_tmp_reg_n_3_[4][1] ,\cal_tmp[4]_carry_i_2__1_n_3 ,\loop[3].dividend_tmp_reg[4][10]__0_n_3 }));
  CARRY4 \cal_tmp[4]_carry__0 
       (.CI(\cal_tmp[4]_carry_n_3 ),
        .CO({\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED [3:1],\cal_tmp[4]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[3].remd_tmp_reg_n_3_[4][3] }),
        .O({\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED [3:2],\cal_tmp[4]_20 ,\cal_tmp[4]_carry__0_n_10 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[4]_carry__0_i_1__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__0_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .O(\cal_tmp[4]_carry__0_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .O(\cal_tmp[4]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_2__1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .O(\cal_tmp[4]_carry_i_2__1_n_3 ));
  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_3 ,\cal_tmp[5]_carry_n_4 ,\cal_tmp[5]_carry_n_5 ,\cal_tmp[5]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg_n_3_[5][2] ,\loop[4].remd_tmp_reg_n_3_[5][1] ,\loop[4].remd_tmp_reg_n_3_[5][0] ,\loop[4].dividend_tmp_reg[5][10]__0_n_3 }),
        .O({\cal_tmp[5]_carry_n_7 ,\cal_tmp[5]_carry_n_8 ,\cal_tmp[5]_carry_n_9 ,\cal_tmp[5]_carry_n_10 }),
        .S({\cal_tmp[5]_carry_i_1__1_n_3 ,\loop[4].remd_tmp_reg_n_3_[5][1] ,\cal_tmp[5]_carry_i_2__1_n_3 ,\loop[4].dividend_tmp_reg[5][10]__0_n_3 }));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_3 ),
        .CO({\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED [3:2],\cal_tmp[5]_carry__0_n_5 ,\cal_tmp[5]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[4].remd_tmp_reg_n_3_[5][4] ,\loop[4].remd_tmp_reg_n_3_[5][3] }),
        .O({\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED [3],\cal_tmp[5]_21 ,\cal_tmp[5]_carry__0_n_9 ,\cal_tmp[5]_carry__0_n_10 }),
        .S({1'b0,1'b1,\cal_tmp[5]_carry__0_i_1__1_n_3 ,\cal_tmp[5]_carry__0_i_2__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .O(\cal_tmp[5]_carry__0_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_2__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .O(\cal_tmp[5]_carry__0_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .O(\cal_tmp[5]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_2__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .O(\cal_tmp[5]_carry_i_2__1_n_3 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_3 ,\cal_tmp[6]_carry_n_4 ,\cal_tmp[6]_carry_n_5 ,\cal_tmp[6]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg_n_3_[6][2] ,\loop[5].remd_tmp_reg_n_3_[6][1] ,\loop[5].remd_tmp_reg_n_3_[6][0] ,\loop[5].dividend_tmp_reg[6][10]__0_n_3 }),
        .O({\cal_tmp[6]_carry_n_7 ,\cal_tmp[6]_carry_n_8 ,\cal_tmp[6]_carry_n_9 ,\cal_tmp[6]_carry_n_10 }),
        .S({\cal_tmp[6]_carry_i_1__1_n_3 ,\loop[5].remd_tmp_reg_n_3_[6][1] ,\cal_tmp[6]_carry_i_2__1_n_3 ,\loop[5].dividend_tmp_reg[6][10]__0_n_3 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_3 ),
        .CO({\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED [3],\cal_tmp[6]_carry__0_n_4 ,\cal_tmp[6]_carry__0_n_5 ,\cal_tmp[6]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[5].remd_tmp_reg_n_3_[6][5] ,\loop[5].remd_tmp_reg_n_3_[6][4] ,\loop[5].remd_tmp_reg_n_3_[6][3] }),
        .O({\cal_tmp[6]_22 ,\cal_tmp[6]_carry__0_n_8 ,\cal_tmp[6]_carry__0_n_9 ,\cal_tmp[6]_carry__0_n_10 }),
        .S({1'b1,\cal_tmp[6]_carry__0_i_1__1_n_3 ,\cal_tmp[6]_carry__0_i_2__1_n_3 ,\cal_tmp[6]_carry__0_i_3__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .O(\cal_tmp[6]_carry__0_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_2__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .O(\cal_tmp[6]_carry__0_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_3__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .O(\cal_tmp[6]_carry__0_i_3__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .O(\cal_tmp[6]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_2__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .O(\cal_tmp[6]_carry_i_2__1_n_3 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_3 ,\cal_tmp[7]_carry_n_4 ,\cal_tmp[7]_carry_n_5 ,\cal_tmp[7]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg_n_3_[7][2] ,\loop[6].remd_tmp_reg_n_3_[7][1] ,\loop[6].remd_tmp_reg_n_3_[7][0] ,\loop[6].dividend_tmp_reg[7][10]__0_n_3 }),
        .O({\cal_tmp[7]_carry_n_7 ,\cal_tmp[7]_carry_n_8 ,\cal_tmp[7]_carry_n_9 ,\cal_tmp[7]_carry_n_10 }),
        .S({\cal_tmp[7]_carry_i_1__1_n_3 ,\loop[6].remd_tmp_reg_n_3_[7][1] ,\cal_tmp[7]_carry_i_2__1_n_3 ,\loop[6].dividend_tmp_reg[7][10]__0_n_3 }));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_3 ),
        .CO({\cal_tmp[7]_carry__0_n_3 ,\cal_tmp[7]_carry__0_n_4 ,\cal_tmp[7]_carry__0_n_5 ,\cal_tmp[7]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[6].remd_tmp_reg_n_3_[7][6] ,\loop[6].remd_tmp_reg_n_3_[7][5] ,\loop[6].remd_tmp_reg_n_3_[7][4] ,\loop[6].remd_tmp_reg_n_3_[7][3] }),
        .O({\cal_tmp[7]_carry__0_n_7 ,\cal_tmp[7]_carry__0_n_8 ,\cal_tmp[7]_carry__0_n_9 ,\cal_tmp[7]_carry__0_n_10 }),
        .S({\cal_tmp[7]_carry__0_i_1__1_n_3 ,\cal_tmp[7]_carry__0_i_2__1_n_3 ,\cal_tmp[7]_carry__0_i_3__1_n_3 ,\cal_tmp[7]_carry__0_i_4__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .O(\cal_tmp[7]_carry__0_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_2__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .O(\cal_tmp[7]_carry__0_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_3__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .O(\cal_tmp[7]_carry__0_i_3__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_4__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .O(\cal_tmp[7]_carry__0_i_4__1_n_3 ));
  CARRY4 \cal_tmp[7]_carry__1 
       (.CI(\cal_tmp[7]_carry__0_n_3 ),
        .CO(\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED [3:1],\cal_tmp[7]_23 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .O(\cal_tmp[7]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_2__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .O(\cal_tmp[7]_carry_i_2__1_n_3 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_3 ,\cal_tmp[8]_carry_n_4 ,\cal_tmp[8]_carry_n_5 ,\cal_tmp[8]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg_n_3_[8][2] ,\loop[7].remd_tmp_reg_n_3_[8][1] ,\loop[7].remd_tmp_reg_n_3_[8][0] ,\loop[7].dividend_tmp_reg[8][10]__0_n_3 }),
        .O({\cal_tmp[8]_carry_n_7 ,\cal_tmp[8]_carry_n_8 ,\cal_tmp[8]_carry_n_9 ,\cal_tmp[8]_carry_n_10 }),
        .S({\cal_tmp[8]_carry_i_1__1_n_3 ,\loop[7].remd_tmp_reg_n_3_[8][1] ,\cal_tmp[8]_carry_i_2__1_n_3 ,\loop[7].dividend_tmp_reg[8][10]__0_n_3 }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_3 ),
        .CO({\cal_tmp[8]_carry__0_n_3 ,\cal_tmp[8]_carry__0_n_4 ,\cal_tmp[8]_carry__0_n_5 ,\cal_tmp[8]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[7].remd_tmp_reg_n_3_[8][6] ,\loop[7].remd_tmp_reg_n_3_[8][5] ,\loop[7].remd_tmp_reg_n_3_[8][4] ,\loop[7].remd_tmp_reg_n_3_[8][3] }),
        .O({\cal_tmp[8]_carry__0_n_7 ,\cal_tmp[8]_carry__0_n_8 ,\cal_tmp[8]_carry__0_n_9 ,\cal_tmp[8]_carry__0_n_10 }),
        .S({\cal_tmp[8]_carry__0_i_1__1_n_3 ,\cal_tmp[8]_carry__0_i_2__1_n_3 ,\cal_tmp[8]_carry__0_i_3__1_n_3 ,\cal_tmp[8]_carry__0_i_4__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .O(\cal_tmp[8]_carry__0_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_2__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .O(\cal_tmp[8]_carry__0_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_3__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .O(\cal_tmp[8]_carry__0_i_3__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_4__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .O(\cal_tmp[8]_carry__0_i_4__1_n_3 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED [3:1],\cal_tmp[8]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[7].remd_tmp_reg_n_3_[8][7] }),
        .O({\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED [3:2],\cal_tmp[8]_24 ,\cal_tmp[8]_carry__1_n_10 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[8]_carry__1_i_1__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .O(\cal_tmp[8]_carry__1_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .O(\cal_tmp[8]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_2__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .O(\cal_tmp[8]_carry_i_2__1_n_3 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_3 ,\cal_tmp[9]_carry_n_4 ,\cal_tmp[9]_carry_n_5 ,\cal_tmp[9]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[8].remd_tmp_reg_n_3_[9][2] ,\loop[8].remd_tmp_reg_n_3_[9][1] ,\loop[8].remd_tmp_reg_n_3_[9][0] ,\loop[8].dividend_tmp_reg_n_3_[9][10] }),
        .O({\cal_tmp[9]_carry_n_7 ,\cal_tmp[9]_carry_n_8 ,\cal_tmp[9]_carry_n_9 ,\cal_tmp[9]_carry_n_10 }),
        .S({\cal_tmp[9]_carry_i_1__1_n_3 ,\loop[8].remd_tmp_reg_n_3_[9][1] ,\cal_tmp[9]_carry_i_2__1_n_3 ,\loop[8].dividend_tmp_reg_n_3_[9][10] }));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_3 ),
        .CO({\cal_tmp[9]_carry__0_n_3 ,\cal_tmp[9]_carry__0_n_4 ,\cal_tmp[9]_carry__0_n_5 ,\cal_tmp[9]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[8].remd_tmp_reg_n_3_[9][6] ,\loop[8].remd_tmp_reg_n_3_[9][5] ,\loop[8].remd_tmp_reg_n_3_[9][4] ,\loop[8].remd_tmp_reg_n_3_[9][3] }),
        .O({\cal_tmp[9]_carry__0_n_7 ,\cal_tmp[9]_carry__0_n_8 ,\cal_tmp[9]_carry__0_n_9 ,\cal_tmp[9]_carry__0_n_10 }),
        .S({\cal_tmp[9]_carry__0_i_1__1_n_3 ,\cal_tmp[9]_carry__0_i_2__1_n_3 ,\cal_tmp[9]_carry__0_i_3__1_n_3 ,\cal_tmp[9]_carry__0_i_4__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .O(\cal_tmp[9]_carry__0_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_2__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .O(\cal_tmp[9]_carry__0_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_3__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .O(\cal_tmp[9]_carry__0_i_3__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_4__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .O(\cal_tmp[9]_carry__0_i_4__1_n_3 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[9]_carry__1_n_5 ,\cal_tmp[9]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[8].remd_tmp_reg_n_3_[9][8] ,\loop[8].remd_tmp_reg_n_3_[9][7] }),
        .O({\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED [3],\cal_tmp[9]_25 ,\cal_tmp[9]_carry__1_n_9 ,\cal_tmp[9]_carry__1_n_10 }),
        .S({1'b0,1'b1,\cal_tmp[9]_carry__1_i_1__1_n_3 ,\cal_tmp[9]_carry__1_i_2__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .O(\cal_tmp[9]_carry__1_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_2__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .O(\cal_tmp[9]_carry__1_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .O(\cal_tmp[9]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_2__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .O(\cal_tmp[9]_carry_i_2__1_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].dividend_tmp_reg[1] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].dividend_tmp_reg[1][10]_srl3 " *) 
  SRL16E \loop[0].dividend_tmp_reg[1][10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\loop[1].remd_tmp_reg[2][0]__0_0 [4]),
        .Q(\loop[0].dividend_tmp_reg[1][10]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].dividend_tmp_reg[1] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].dividend_tmp_reg[1][9]_srl3 " *) 
  SRL16E \loop[0].dividend_tmp_reg[1][9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(D[2]),
        .Q(\loop[0].dividend_tmp_reg[1][9]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].remd_tmp_reg[1] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].remd_tmp_reg[1][0]_srl3 " *) 
  SRL16E \loop[0].remd_tmp_reg[1][0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(D[3]),
        .Q(\loop[0].remd_tmp_reg[1][0]_srl3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][0]_i_1__1 
       (.I0(p_1_in),
        .I1(\cal_tmp[10]_26 ),
        .I2(\cal_tmp[10]_carry_n_10 ),
        .O(\loop[10].remd_tmp[11][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][1]_i_1__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .I1(\cal_tmp[10]_26 ),
        .I2(\cal_tmp[10]_carry_n_9 ),
        .O(\loop[10].remd_tmp[11][1]_i_1__1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][2]_i_1__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][1] ),
        .I1(\cal_tmp[10]_26 ),
        .I2(\cal_tmp[10]_carry_n_8 ),
        .O(\loop[10].remd_tmp[11][2]_i_1__1_n_3 ));
  FDRE \loop[10].remd_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[10].remd_tmp[11][0]_i_1__1_n_3 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[10].remd_tmp[11][1]_i_1__1_n_3 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[10].remd_tmp[11][2]_i_1__1_n_3 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \loop[1].dividend_tmp_reg[2][10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[0].dividend_tmp_reg[1][9]_srl3_n_3 ),
        .Q(\loop[1].dividend_tmp_reg[2][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[1].dividend_tmp_reg[2] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[1].dividend_tmp_reg[2][9]_srl4 " *) 
  SRL16E \loop[1].dividend_tmp_reg[2][9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\loop[1].remd_tmp_reg[2][0]__0_0 [3]),
        .Q(\loop[1].dividend_tmp_reg[2][9]_srl4_n_3 ));
  FDRE \loop[1].remd_tmp_reg[2][0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[0].dividend_tmp_reg[1][10]_srl3_n_3 ),
        .Q(\loop[1].remd_tmp_reg[2][0]__0_n_3 ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[0].remd_tmp_reg[1][0]_srl3_n_3 ),
        .Q(\loop[1].remd_tmp_reg[2][1]__0_n_3 ),
        .R(1'b0));
  FDRE \loop[2].dividend_tmp_reg[3][10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[1].dividend_tmp_reg[2][9]_srl4_n_3 ),
        .Q(\loop[2].dividend_tmp_reg[3][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3][9]_srl5 " *) 
  SRL16E \loop[2].dividend_tmp_reg[3][9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(D[1]),
        .Q(\loop[2].dividend_tmp_reg[3][9]_srl5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][0]_i_1__1 
       (.I0(\loop[1].dividend_tmp_reg[2][10]__0_n_3 ),
        .I1(\cal_tmp[2]_18 ),
        .I2(\cal_tmp[2]_carry_n_10 ),
        .O(\loop[2].remd_tmp[3][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][1]_i_1__1 
       (.I0(\loop[1].remd_tmp_reg[2][0]__0_n_3 ),
        .I1(\cal_tmp[2]_18 ),
        .I2(\cal_tmp[2]_carry_n_9 ),
        .O(\loop[2].remd_tmp[3][1]_i_1__1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][2]_i_1__0 
       (.I0(\loop[1].remd_tmp_reg[2][1]__0_n_3 ),
        .I1(\cal_tmp[2]_18 ),
        .I2(\cal_tmp[2]_carry_n_8 ),
        .O(\loop[2].remd_tmp[3][2]_i_1__0_n_3 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][0]_i_1__1_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][1]_i_1__1_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][1] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][2]_i_1__0_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .R(1'b0));
  FDRE \loop[3].dividend_tmp_reg[4][10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].dividend_tmp_reg[3][9]_srl5_n_3 ),
        .Q(\loop[3].dividend_tmp_reg[4][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4][9]_srl6 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\loop[1].remd_tmp_reg[2][0]__0_0 [2]),
        .Q(\loop[3].dividend_tmp_reg[4][9]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][0]_i_1__1 
       (.I0(\loop[2].dividend_tmp_reg[3][10]__0_n_3 ),
        .I1(\cal_tmp[3]_19 ),
        .I2(\cal_tmp[3]_carry_n_10 ),
        .O(\loop[3].remd_tmp[4][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][1]_i_1__1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .I1(\cal_tmp[3]_19 ),
        .I2(\cal_tmp[3]_carry_n_9 ),
        .O(\loop[3].remd_tmp[4][1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][2]_i_1__1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][1] ),
        .I1(\cal_tmp[3]_19 ),
        .I2(\cal_tmp[3]_carry_n_8 ),
        .O(\loop[3].remd_tmp[4][2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][3]_i_1__1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .I1(\cal_tmp[3]_19 ),
        .I2(\cal_tmp[3]_carry_n_7 ),
        .O(\loop[3].remd_tmp[4][3]_i_1__1_n_3 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][0]_i_1__1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][1]_i_1__1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][1] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][2]_i_1__1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][3]_i_1__1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .R(1'b0));
  FDRE \loop[4].dividend_tmp_reg[5][10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].dividend_tmp_reg[4][9]_srl6_n_3 ),
        .Q(\loop[4].dividend_tmp_reg[5][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5][9]_srl7 " *) 
  SRL16E \loop[4].dividend_tmp_reg[5][9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(D[0]),
        .Q(\loop[4].dividend_tmp_reg[5][9]_srl7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][0]_i_1__1 
       (.I0(\loop[3].dividend_tmp_reg[4][10]__0_n_3 ),
        .I1(\cal_tmp[4]_20 ),
        .I2(\cal_tmp[4]_carry_n_10 ),
        .O(\loop[4].remd_tmp[5][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][1]_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .I1(\cal_tmp[4]_20 ),
        .I2(\cal_tmp[4]_carry_n_9 ),
        .O(\loop[4].remd_tmp[5][1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][2]_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][1] ),
        .I1(\cal_tmp[4]_20 ),
        .I2(\cal_tmp[4]_carry_n_8 ),
        .O(\loop[4].remd_tmp[5][2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][3]_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .I1(\cal_tmp[4]_20 ),
        .I2(\cal_tmp[4]_carry_n_7 ),
        .O(\loop[4].remd_tmp[5][3]_i_1__1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][4]_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .I1(\cal_tmp[4]_20 ),
        .I2(\cal_tmp[4]_carry__0_n_10 ),
        .O(\loop[4].remd_tmp[5][4]_i_1__1_n_3 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][0]_i_1__1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][1]_i_1__1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][1] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][2]_i_1__1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][3]_i_1__1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][4]_i_1__1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .R(1'b0));
  FDRE \loop[5].dividend_tmp_reg[6][10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].dividend_tmp_reg[5][9]_srl7_n_3 ),
        .Q(\loop[5].dividend_tmp_reg[6][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6][9]_srl8 " *) 
  SRL16E \loop[5].dividend_tmp_reg[6][9]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\loop[1].remd_tmp_reg[2][0]__0_0 [1]),
        .Q(\loop[5].dividend_tmp_reg[6][9]_srl8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][0]_i_1__1 
       (.I0(\loop[4].dividend_tmp_reg[5][10]__0_n_3 ),
        .I1(\cal_tmp[5]_21 ),
        .I2(\cal_tmp[5]_carry_n_10 ),
        .O(\loop[5].remd_tmp[6][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][1]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .I1(\cal_tmp[5]_21 ),
        .I2(\cal_tmp[5]_carry_n_9 ),
        .O(\loop[5].remd_tmp[6][1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][2]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][1] ),
        .I1(\cal_tmp[5]_21 ),
        .I2(\cal_tmp[5]_carry_n_8 ),
        .O(\loop[5].remd_tmp[6][2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][3]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .I1(\cal_tmp[5]_21 ),
        .I2(\cal_tmp[5]_carry_n_7 ),
        .O(\loop[5].remd_tmp[6][3]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][4]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .I1(\cal_tmp[5]_21 ),
        .I2(\cal_tmp[5]_carry__0_n_10 ),
        .O(\loop[5].remd_tmp[6][4]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][5]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .I1(\cal_tmp[5]_21 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][5]_i_1__1_n_3 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][0]_i_1__1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][1]_i_1__1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][1] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][2]_i_1__1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][3]_i_1__1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][4]_i_1__1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][5]_i_1__1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .R(1'b0));
  FDRE \loop[6].dividend_tmp_reg[7][10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].dividend_tmp_reg[6][9]_srl8_n_3 ),
        .Q(\loop[6].dividend_tmp_reg[7][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7][9]_srl9 " *) 
  SRL16E \loop[6].dividend_tmp_reg[7][9]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\loop[1].remd_tmp_reg[2][0]__0_0 [0]),
        .Q(\loop[6].dividend_tmp_reg[7][9]_srl9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][0]_i_1__1 
       (.I0(\loop[5].dividend_tmp_reg[6][10]__0_n_3 ),
        .I1(\cal_tmp[6]_22 ),
        .I2(\cal_tmp[6]_carry_n_10 ),
        .O(\loop[6].remd_tmp[7][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][1]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .I1(\cal_tmp[6]_22 ),
        .I2(\cal_tmp[6]_carry_n_9 ),
        .O(\loop[6].remd_tmp[7][1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][2]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][1] ),
        .I1(\cal_tmp[6]_22 ),
        .I2(\cal_tmp[6]_carry_n_8 ),
        .O(\loop[6].remd_tmp[7][2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][3]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .I1(\cal_tmp[6]_22 ),
        .I2(\cal_tmp[6]_carry_n_7 ),
        .O(\loop[6].remd_tmp[7][3]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][4]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .I1(\cal_tmp[6]_22 ),
        .I2(\cal_tmp[6]_carry__0_n_10 ),
        .O(\loop[6].remd_tmp[7][4]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][5]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .I1(\cal_tmp[6]_22 ),
        .I2(\cal_tmp[6]_carry__0_n_9 ),
        .O(\loop[6].remd_tmp[7][5]_i_1__1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][6]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .I1(\cal_tmp[6]_22 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][6]_i_1__1_n_3 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][0]_i_1__1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][1]_i_1__1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][1] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][2]_i_1__1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][3]_i_1__1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][4]_i_1__1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][5]_i_1__1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][6]_i_1__1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .R(1'b0));
  FDRE \loop[7].dividend_tmp_reg[8][10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].dividend_tmp_reg[7][9]_srl9_n_3 ),
        .Q(\loop[7].dividend_tmp_reg[8][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[7].dividend_tmp_reg[8] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[7].dividend_tmp_reg[8][8]_srl2 " *) 
  SRL16E \loop[7].dividend_tmp_reg[8][8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(A),
        .Q(\loop[7].dividend_tmp_reg[8][8]_srl2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][0]_i_1__1 
       (.I0(\loop[6].dividend_tmp_reg[7][10]__0_n_3 ),
        .I1(\cal_tmp[7]_23 ),
        .I2(\cal_tmp[7]_carry_n_10 ),
        .O(\loop[7].remd_tmp[8][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][1]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .I1(\cal_tmp[7]_23 ),
        .I2(\cal_tmp[7]_carry_n_9 ),
        .O(\loop[7].remd_tmp[8][1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][2]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][1] ),
        .I1(\cal_tmp[7]_23 ),
        .I2(\cal_tmp[7]_carry_n_8 ),
        .O(\loop[7].remd_tmp[8][2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][3]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .I1(\cal_tmp[7]_23 ),
        .I2(\cal_tmp[7]_carry_n_7 ),
        .O(\loop[7].remd_tmp[8][3]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][4]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .I1(\cal_tmp[7]_23 ),
        .I2(\cal_tmp[7]_carry__0_n_10 ),
        .O(\loop[7].remd_tmp[8][4]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][5]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .I1(\cal_tmp[7]_23 ),
        .I2(\cal_tmp[7]_carry__0_n_9 ),
        .O(\loop[7].remd_tmp[8][5]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][6]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .I1(\cal_tmp[7]_23 ),
        .I2(\cal_tmp[7]_carry__0_n_8 ),
        .O(\loop[7].remd_tmp[8][6]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][7]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .I1(\cal_tmp[7]_23 ),
        .I2(\cal_tmp[7]_carry__0_n_7 ),
        .O(\loop[7].remd_tmp[8][7]_i_1__1_n_3 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][0]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][1]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][1] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][2]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][3]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][4]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][5]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][6]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][7]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .R(1'b0));
  FDRE \loop[8].dividend_tmp_reg[9][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(I27),
        .Q(\loop[8].dividend_tmp_reg_n_3_[9][10] ),
        .R(1'b0));
  FDRE \loop[8].dividend_tmp_reg[9][9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].dividend_tmp_reg[8][8]_srl2_n_3 ),
        .Q(\loop[8].dividend_tmp_reg[9][9]__0_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][0]_i_1__1 
       (.I0(\loop[7].dividend_tmp_reg[8][10]__0_n_3 ),
        .I1(\cal_tmp[8]_24 ),
        .I2(\cal_tmp[8]_carry_n_10 ),
        .O(\loop[8].remd_tmp[9][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][1]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .I1(\cal_tmp[8]_24 ),
        .I2(\cal_tmp[8]_carry_n_9 ),
        .O(\loop[8].remd_tmp[9][1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][2]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][1] ),
        .I1(\cal_tmp[8]_24 ),
        .I2(\cal_tmp[8]_carry_n_8 ),
        .O(\loop[8].remd_tmp[9][2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][3]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .I1(\cal_tmp[8]_24 ),
        .I2(\cal_tmp[8]_carry_n_7 ),
        .O(\loop[8].remd_tmp[9][3]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][4]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .I1(\cal_tmp[8]_24 ),
        .I2(\cal_tmp[8]_carry__0_n_10 ),
        .O(\loop[8].remd_tmp[9][4]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][5]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .I1(\cal_tmp[8]_24 ),
        .I2(\cal_tmp[8]_carry__0_n_9 ),
        .O(\loop[8].remd_tmp[9][5]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][6]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .I1(\cal_tmp[8]_24 ),
        .I2(\cal_tmp[8]_carry__0_n_8 ),
        .O(\loop[8].remd_tmp[9][6]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][7]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .I1(\cal_tmp[8]_24 ),
        .I2(\cal_tmp[8]_carry__0_n_7 ),
        .O(\loop[8].remd_tmp[9][7]_i_1__1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][8]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .I1(\cal_tmp[8]_24 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][8]_i_1__1_n_3 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][0]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][1]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][1] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][2]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][3]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][4]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][5]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][6]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][7]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][8]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .R(1'b0));
  FDRE \loop[9].dividend_tmp_reg[10][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].dividend_tmp_reg[9][9]__0_0 ),
        .Q(p_1_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][0]_i_1__1 
       (.I0(\loop[8].dividend_tmp_reg_n_3_[9][10] ),
        .I1(\cal_tmp[9]_25 ),
        .I2(\cal_tmp[9]_carry_n_10 ),
        .O(\loop[9].remd_tmp[10][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][1]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .I1(\cal_tmp[9]_25 ),
        .I2(\cal_tmp[9]_carry_n_9 ),
        .O(\loop[9].remd_tmp[10][1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][2]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][1] ),
        .I1(\cal_tmp[9]_25 ),
        .I2(\cal_tmp[9]_carry_n_8 ),
        .O(\loop[9].remd_tmp[10][2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][3]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .I1(\cal_tmp[9]_25 ),
        .I2(\cal_tmp[9]_carry_n_7 ),
        .O(\loop[9].remd_tmp[10][3]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][4]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .I1(\cal_tmp[9]_25 ),
        .I2(\cal_tmp[9]_carry__0_n_10 ),
        .O(\loop[9].remd_tmp[10][4]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][5]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .I1(\cal_tmp[9]_25 ),
        .I2(\cal_tmp[9]_carry__0_n_9 ),
        .O(\loop[9].remd_tmp[10][5]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][6]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .I1(\cal_tmp[9]_25 ),
        .I2(\cal_tmp[9]_carry__0_n_8 ),
        .O(\loop[9].remd_tmp[10][6]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][7]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .I1(\cal_tmp[9]_25 ),
        .I2(\cal_tmp[9]_carry__0_n_7 ),
        .O(\loop[9].remd_tmp[10][7]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][8]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .I1(\cal_tmp[9]_25 ),
        .I2(\cal_tmp[9]_carry__1_n_10 ),
        .O(\loop[9].remd_tmp[10][8]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][9]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .I1(\cal_tmp[9]_25 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][9]_i_1__1_n_3 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][0]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][1]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][1] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][2]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][2] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][3]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][3] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][4]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][4] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][5]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][5] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][6]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][6] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][7]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][7] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][8]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][8] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][9]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_13
   (Q,
    ap_block_pp0_stage0_subdone,
    D,
    ap_clk,
    \loop[10].remd_tmp_reg[11][0]_0 );
  output [2:0]Q;
  input ap_block_pp0_stage0_subdone;
  input [9:0]D;
  input ap_clk;
  input [0:0]\loop[10].remd_tmp_reg[11][0]_0 ;

  wire [9:0]D;
  wire [2:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [11:11]\cal_tmp[10]_17 ;
  wire \cal_tmp[10]_carry__0_i_1__0_n_3 ;
  wire \cal_tmp[10]_carry__0_i_2__0_n_3 ;
  wire \cal_tmp[10]_carry__0_i_3__0_n_3 ;
  wire \cal_tmp[10]_carry__0_i_4__0_n_3 ;
  wire \cal_tmp[10]_carry__0_n_3 ;
  wire \cal_tmp[10]_carry__0_n_4 ;
  wire \cal_tmp[10]_carry__0_n_5 ;
  wire \cal_tmp[10]_carry__0_n_6 ;
  wire \cal_tmp[10]_carry__1_i_1__0_n_3 ;
  wire \cal_tmp[10]_carry__1_i_2__0_n_3 ;
  wire \cal_tmp[10]_carry__1_i_3__0_n_3 ;
  wire \cal_tmp[10]_carry__1_n_4 ;
  wire \cal_tmp[10]_carry__1_n_5 ;
  wire \cal_tmp[10]_carry__1_n_6 ;
  wire \cal_tmp[10]_carry_i_1__0_n_3 ;
  wire \cal_tmp[10]_carry_i_2__0_n_3 ;
  wire \cal_tmp[10]_carry_n_10 ;
  wire \cal_tmp[10]_carry_n_3 ;
  wire \cal_tmp[10]_carry_n_4 ;
  wire \cal_tmp[10]_carry_n_5 ;
  wire \cal_tmp[10]_carry_n_6 ;
  wire \cal_tmp[10]_carry_n_8 ;
  wire \cal_tmp[10]_carry_n_9 ;
  wire [11:11]\cal_tmp[2]_9 ;
  wire \cal_tmp[2]_carry_i_1__0_n_3 ;
  wire \cal_tmp[2]_carry_n_10 ;
  wire \cal_tmp[2]_carry_n_4 ;
  wire \cal_tmp[2]_carry_n_5 ;
  wire \cal_tmp[2]_carry_n_6 ;
  wire \cal_tmp[2]_carry_n_8 ;
  wire \cal_tmp[2]_carry_n_9 ;
  wire [11:11]\cal_tmp[3]_10 ;
  wire \cal_tmp[3]_carry_i_1__0_n_3 ;
  wire \cal_tmp[3]_carry_i_2__0_n_3 ;
  wire \cal_tmp[3]_carry_n_10 ;
  wire \cal_tmp[3]_carry_n_3 ;
  wire \cal_tmp[3]_carry_n_4 ;
  wire \cal_tmp[3]_carry_n_5 ;
  wire \cal_tmp[3]_carry_n_6 ;
  wire \cal_tmp[3]_carry_n_7 ;
  wire \cal_tmp[3]_carry_n_8 ;
  wire \cal_tmp[3]_carry_n_9 ;
  wire [11:11]\cal_tmp[4]_11 ;
  wire \cal_tmp[4]_carry__0_i_1__0_n_3 ;
  wire \cal_tmp[4]_carry__0_n_10 ;
  wire \cal_tmp[4]_carry__0_n_6 ;
  wire \cal_tmp[4]_carry_i_1__0_n_3 ;
  wire \cal_tmp[4]_carry_i_2__0_n_3 ;
  wire \cal_tmp[4]_carry_n_10 ;
  wire \cal_tmp[4]_carry_n_3 ;
  wire \cal_tmp[4]_carry_n_4 ;
  wire \cal_tmp[4]_carry_n_5 ;
  wire \cal_tmp[4]_carry_n_6 ;
  wire \cal_tmp[4]_carry_n_7 ;
  wire \cal_tmp[4]_carry_n_8 ;
  wire \cal_tmp[4]_carry_n_9 ;
  wire [11:11]\cal_tmp[5]_12 ;
  wire \cal_tmp[5]_carry__0_i_1__0_n_3 ;
  wire \cal_tmp[5]_carry__0_i_2__0_n_3 ;
  wire \cal_tmp[5]_carry__0_n_10 ;
  wire \cal_tmp[5]_carry__0_n_5 ;
  wire \cal_tmp[5]_carry__0_n_6 ;
  wire \cal_tmp[5]_carry__0_n_9 ;
  wire \cal_tmp[5]_carry_i_1__0_n_3 ;
  wire \cal_tmp[5]_carry_i_2__0_n_3 ;
  wire \cal_tmp[5]_carry_n_10 ;
  wire \cal_tmp[5]_carry_n_3 ;
  wire \cal_tmp[5]_carry_n_4 ;
  wire \cal_tmp[5]_carry_n_5 ;
  wire \cal_tmp[5]_carry_n_6 ;
  wire \cal_tmp[5]_carry_n_7 ;
  wire \cal_tmp[5]_carry_n_8 ;
  wire \cal_tmp[5]_carry_n_9 ;
  wire [11:11]\cal_tmp[6]_13 ;
  wire \cal_tmp[6]_carry__0_i_1__0_n_3 ;
  wire \cal_tmp[6]_carry__0_i_2__0_n_3 ;
  wire \cal_tmp[6]_carry__0_i_3__0_n_3 ;
  wire \cal_tmp[6]_carry__0_n_10 ;
  wire \cal_tmp[6]_carry__0_n_4 ;
  wire \cal_tmp[6]_carry__0_n_5 ;
  wire \cal_tmp[6]_carry__0_n_6 ;
  wire \cal_tmp[6]_carry__0_n_8 ;
  wire \cal_tmp[6]_carry__0_n_9 ;
  wire \cal_tmp[6]_carry_i_1__0_n_3 ;
  wire \cal_tmp[6]_carry_i_2__0_n_3 ;
  wire \cal_tmp[6]_carry_n_10 ;
  wire \cal_tmp[6]_carry_n_3 ;
  wire \cal_tmp[6]_carry_n_4 ;
  wire \cal_tmp[6]_carry_n_5 ;
  wire \cal_tmp[6]_carry_n_6 ;
  wire \cal_tmp[6]_carry_n_7 ;
  wire \cal_tmp[6]_carry_n_8 ;
  wire \cal_tmp[6]_carry_n_9 ;
  wire [11:11]\cal_tmp[7]_14 ;
  wire \cal_tmp[7]_carry__0_i_1__0_n_3 ;
  wire \cal_tmp[7]_carry__0_i_2__0_n_3 ;
  wire \cal_tmp[7]_carry__0_i_3__0_n_3 ;
  wire \cal_tmp[7]_carry__0_i_4__0_n_3 ;
  wire \cal_tmp[7]_carry__0_n_10 ;
  wire \cal_tmp[7]_carry__0_n_3 ;
  wire \cal_tmp[7]_carry__0_n_4 ;
  wire \cal_tmp[7]_carry__0_n_5 ;
  wire \cal_tmp[7]_carry__0_n_6 ;
  wire \cal_tmp[7]_carry__0_n_7 ;
  wire \cal_tmp[7]_carry__0_n_8 ;
  wire \cal_tmp[7]_carry__0_n_9 ;
  wire \cal_tmp[7]_carry_i_1__0_n_3 ;
  wire \cal_tmp[7]_carry_i_2__0_n_3 ;
  wire \cal_tmp[7]_carry_n_10 ;
  wire \cal_tmp[7]_carry_n_3 ;
  wire \cal_tmp[7]_carry_n_4 ;
  wire \cal_tmp[7]_carry_n_5 ;
  wire \cal_tmp[7]_carry_n_6 ;
  wire \cal_tmp[7]_carry_n_7 ;
  wire \cal_tmp[7]_carry_n_8 ;
  wire \cal_tmp[7]_carry_n_9 ;
  wire [11:11]\cal_tmp[8]_15 ;
  wire \cal_tmp[8]_carry__0_i_1__0_n_3 ;
  wire \cal_tmp[8]_carry__0_i_2__0_n_3 ;
  wire \cal_tmp[8]_carry__0_i_3__0_n_3 ;
  wire \cal_tmp[8]_carry__0_i_4__0_n_3 ;
  wire \cal_tmp[8]_carry__0_n_10 ;
  wire \cal_tmp[8]_carry__0_n_3 ;
  wire \cal_tmp[8]_carry__0_n_4 ;
  wire \cal_tmp[8]_carry__0_n_5 ;
  wire \cal_tmp[8]_carry__0_n_6 ;
  wire \cal_tmp[8]_carry__0_n_7 ;
  wire \cal_tmp[8]_carry__0_n_8 ;
  wire \cal_tmp[8]_carry__0_n_9 ;
  wire \cal_tmp[8]_carry__1_i_1__0_n_3 ;
  wire \cal_tmp[8]_carry__1_n_10 ;
  wire \cal_tmp[8]_carry__1_n_6 ;
  wire \cal_tmp[8]_carry_i_1__0_n_3 ;
  wire \cal_tmp[8]_carry_i_2__0_n_3 ;
  wire \cal_tmp[8]_carry_n_10 ;
  wire \cal_tmp[8]_carry_n_3 ;
  wire \cal_tmp[8]_carry_n_4 ;
  wire \cal_tmp[8]_carry_n_5 ;
  wire \cal_tmp[8]_carry_n_6 ;
  wire \cal_tmp[8]_carry_n_7 ;
  wire \cal_tmp[8]_carry_n_8 ;
  wire \cal_tmp[8]_carry_n_9 ;
  wire [11:11]\cal_tmp[9]_16 ;
  wire \cal_tmp[9]_carry__0_i_1__0_n_3 ;
  wire \cal_tmp[9]_carry__0_i_2__0_n_3 ;
  wire \cal_tmp[9]_carry__0_i_3__0_n_3 ;
  wire \cal_tmp[9]_carry__0_i_4__0_n_3 ;
  wire \cal_tmp[9]_carry__0_n_10 ;
  wire \cal_tmp[9]_carry__0_n_3 ;
  wire \cal_tmp[9]_carry__0_n_4 ;
  wire \cal_tmp[9]_carry__0_n_5 ;
  wire \cal_tmp[9]_carry__0_n_6 ;
  wire \cal_tmp[9]_carry__0_n_7 ;
  wire \cal_tmp[9]_carry__0_n_8 ;
  wire \cal_tmp[9]_carry__0_n_9 ;
  wire \cal_tmp[9]_carry__1_i_1__0_n_3 ;
  wire \cal_tmp[9]_carry__1_i_2__0_n_3 ;
  wire \cal_tmp[9]_carry__1_n_10 ;
  wire \cal_tmp[9]_carry__1_n_5 ;
  wire \cal_tmp[9]_carry__1_n_6 ;
  wire \cal_tmp[9]_carry__1_n_9 ;
  wire \cal_tmp[9]_carry_i_1__0_n_3 ;
  wire \cal_tmp[9]_carry_i_2__0_n_3 ;
  wire \cal_tmp[9]_carry_n_10 ;
  wire \cal_tmp[9]_carry_n_3 ;
  wire \cal_tmp[9]_carry_n_4 ;
  wire \cal_tmp[9]_carry_n_5 ;
  wire \cal_tmp[9]_carry_n_6 ;
  wire \cal_tmp[9]_carry_n_7 ;
  wire \cal_tmp[9]_carry_n_8 ;
  wire \cal_tmp[9]_carry_n_9 ;
  wire \loop[0].dividend_tmp_reg[1][10]_srl3_n_3 ;
  wire \loop[0].dividend_tmp_reg[1][9]_srl3_n_3 ;
  wire \loop[0].remd_tmp_reg[1][0]_srl3_n_3 ;
  wire \loop[10].remd_tmp[11][0]_i_1__0_n_3 ;
  wire \loop[10].remd_tmp[11][1]_i_1__0_n_3 ;
  wire \loop[10].remd_tmp[11][2]_i_1__0_n_3 ;
  wire [0:0]\loop[10].remd_tmp_reg[11][0]_0 ;
  wire \loop[1].dividend_tmp_reg[2][10]__0_n_3 ;
  wire \loop[1].dividend_tmp_reg[2][9]_srl4_n_3 ;
  wire \loop[1].remd_tmp_reg[2][0]__0_n_3 ;
  wire \loop[1].remd_tmp_reg[2][1]__0_n_3 ;
  wire \loop[2].dividend_tmp_reg[3][10]__0_n_3 ;
  wire \loop[2].dividend_tmp_reg[3][9]_srl5_n_3 ;
  wire \loop[2].remd_tmp[3][0]_i_1__0_n_3 ;
  wire \loop[2].remd_tmp[3][1]_i_1__0_n_3 ;
  wire \loop[2].remd_tmp[3][2]_i_1_n_3 ;
  wire \loop[2].remd_tmp_reg_n_3_[3][0] ;
  wire \loop[2].remd_tmp_reg_n_3_[3][1] ;
  wire \loop[2].remd_tmp_reg_n_3_[3][2] ;
  wire \loop[3].dividend_tmp_reg[4][10]__0_n_3 ;
  wire \loop[3].dividend_tmp_reg[4][9]_srl6_n_3 ;
  wire \loop[3].remd_tmp[4][0]_i_1__0_n_3 ;
  wire \loop[3].remd_tmp[4][1]_i_1__0_n_3 ;
  wire \loop[3].remd_tmp[4][2]_i_1__0_n_3 ;
  wire \loop[3].remd_tmp[4][3]_i_1__0_n_3 ;
  wire \loop[3].remd_tmp_reg_n_3_[4][0] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][1] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][2] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][3] ;
  wire \loop[4].dividend_tmp_reg[5][10]__0_n_3 ;
  wire \loop[4].dividend_tmp_reg[5][9]_srl7_n_3 ;
  wire \loop[4].remd_tmp[5][0]_i_1__0_n_3 ;
  wire \loop[4].remd_tmp[5][1]_i_1__0_n_3 ;
  wire \loop[4].remd_tmp[5][2]_i_1__0_n_3 ;
  wire \loop[4].remd_tmp[5][3]_i_1__0_n_3 ;
  wire \loop[4].remd_tmp[5][4]_i_1__0_n_3 ;
  wire \loop[4].remd_tmp_reg_n_3_[5][0] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][1] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][2] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][3] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][4] ;
  wire \loop[5].dividend_tmp_reg[6][10]__0_n_3 ;
  wire \loop[5].dividend_tmp_reg[6][9]_srl8_n_3 ;
  wire \loop[5].remd_tmp[6][0]_i_1__0_n_3 ;
  wire \loop[5].remd_tmp[6][1]_i_1__0_n_3 ;
  wire \loop[5].remd_tmp[6][2]_i_1__0_n_3 ;
  wire \loop[5].remd_tmp[6][3]_i_1__0_n_3 ;
  wire \loop[5].remd_tmp[6][4]_i_1__0_n_3 ;
  wire \loop[5].remd_tmp[6][5]_i_1__0_n_3 ;
  wire \loop[5].remd_tmp_reg_n_3_[6][0] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][1] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][2] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][3] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][4] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][5] ;
  wire \loop[6].dividend_tmp_reg[7][10]__0_n_3 ;
  wire \loop[6].dividend_tmp_reg[7][9]_srl9_n_3 ;
  wire \loop[6].remd_tmp[7][0]_i_1__0_n_3 ;
  wire \loop[6].remd_tmp[7][1]_i_1__0_n_3 ;
  wire \loop[6].remd_tmp[7][2]_i_1__0_n_3 ;
  wire \loop[6].remd_tmp[7][3]_i_1__0_n_3 ;
  wire \loop[6].remd_tmp[7][4]_i_1__0_n_3 ;
  wire \loop[6].remd_tmp[7][5]_i_1__0_n_3 ;
  wire \loop[6].remd_tmp[7][6]_i_1__0_n_3 ;
  wire \loop[6].remd_tmp_reg_n_3_[7][0] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][1] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][2] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][3] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][4] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][5] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][6] ;
  wire \loop[7].dividend_tmp_reg[8][10]__0_n_3 ;
  wire \loop[7].dividend_tmp_reg[8][9]_srl10_n_3 ;
  wire \loop[7].remd_tmp[8][0]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp[8][1]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp[8][2]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp[8][3]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp[8][4]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp[8][5]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp[8][6]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp[8][7]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp_reg_n_3_[8][0] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][1] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][2] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][3] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][4] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][5] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][6] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][7] ;
  wire \loop[8].dividend_tmp_reg[9][10]__0_n_3 ;
  wire \loop[8].remd_tmp[9][0]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][1]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][2]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][3]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][4]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][5]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][6]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][7]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][8]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp_reg_n_3_[9][0] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][1] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][2] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][3] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][4] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][5] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][6] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][7] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][8] ;
  wire \loop[9].remd_tmp[10][0]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][1]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][2]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][3]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][4]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][5]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][6]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][7]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][8]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][9]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp_reg_n_3_[10][0] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][1] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][2] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][3] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][4] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][5] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][6] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][7] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][8] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][9] ;
  wire [3:3]\NLW_cal_tmp[10]_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[10]_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_cal_tmp[10]_carry__1_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[2]_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[3]_carry__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[3]_carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED ;

  CARRY4 \cal_tmp[10]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[10]_carry_n_3 ,\cal_tmp[10]_carry_n_4 ,\cal_tmp[10]_carry_n_5 ,\cal_tmp[10]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[9].remd_tmp_reg_n_3_[10][2] ,\loop[9].remd_tmp_reg_n_3_[10][1] ,\loop[9].remd_tmp_reg_n_3_[10][0] ,\loop[10].remd_tmp_reg[11][0]_0 }),
        .O({\NLW_cal_tmp[10]_carry_O_UNCONNECTED [3],\cal_tmp[10]_carry_n_8 ,\cal_tmp[10]_carry_n_9 ,\cal_tmp[10]_carry_n_10 }),
        .S({\cal_tmp[10]_carry_i_1__0_n_3 ,\loop[9].remd_tmp_reg_n_3_[10][1] ,\cal_tmp[10]_carry_i_2__0_n_3 ,\loop[10].remd_tmp_reg[11][0]_0 }));
  CARRY4 \cal_tmp[10]_carry__0 
       (.CI(\cal_tmp[10]_carry_n_3 ),
        .CO({\cal_tmp[10]_carry__0_n_3 ,\cal_tmp[10]_carry__0_n_4 ,\cal_tmp[10]_carry__0_n_5 ,\cal_tmp[10]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[9].remd_tmp_reg_n_3_[10][6] ,\loop[9].remd_tmp_reg_n_3_[10][5] ,\loop[9].remd_tmp_reg_n_3_[10][4] ,\loop[9].remd_tmp_reg_n_3_[10][3] }),
        .O(\NLW_cal_tmp[10]_carry__0_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[10]_carry__0_i_1__0_n_3 ,\cal_tmp[10]_carry__0_i_2__0_n_3 ,\cal_tmp[10]_carry__0_i_3__0_n_3 ,\cal_tmp[10]_carry__0_i_4__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][6] ),
        .O(\cal_tmp[10]_carry__0_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_2__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][5] ),
        .O(\cal_tmp[10]_carry__0_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_3__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][4] ),
        .O(\cal_tmp[10]_carry__0_i_3__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_4__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][3] ),
        .O(\cal_tmp[10]_carry__0_i_4__0_n_3 ));
  CARRY4 \cal_tmp[10]_carry__1 
       (.CI(\cal_tmp[10]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED [3],\cal_tmp[10]_carry__1_n_4 ,\cal_tmp[10]_carry__1_n_5 ,\cal_tmp[10]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[9].remd_tmp_reg_n_3_[10][9] ,\loop[9].remd_tmp_reg_n_3_[10][8] ,\loop[9].remd_tmp_reg_n_3_[10][7] }),
        .O({\cal_tmp[10]_17 ,\NLW_cal_tmp[10]_carry__1_O_UNCONNECTED [2:0]}),
        .S({1'b1,\cal_tmp[10]_carry__1_i_1__0_n_3 ,\cal_tmp[10]_carry__1_i_2__0_n_3 ,\cal_tmp[10]_carry__1_i_3__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][9] ),
        .O(\cal_tmp[10]_carry__1_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_2__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][8] ),
        .O(\cal_tmp[10]_carry__1_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_3__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][7] ),
        .O(\cal_tmp[10]_carry__1_i_3__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][2] ),
        .O(\cal_tmp[10]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_2__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .O(\cal_tmp[10]_carry_i_2__0_n_3 ));
  CARRY4 \cal_tmp[2]_carry 
       (.CI(1'b0),
        .CO({\NLW_cal_tmp[2]_carry_CO_UNCONNECTED [3],\cal_tmp[2]_carry_n_4 ,\cal_tmp[2]_carry_n_5 ,\cal_tmp[2]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,\loop[1].remd_tmp_reg[2][1]__0_n_3 ,\loop[1].remd_tmp_reg[2][0]__0_n_3 ,\loop[1].dividend_tmp_reg[2][10]__0_n_3 }),
        .O({\cal_tmp[2]_9 ,\cal_tmp[2]_carry_n_8 ,\cal_tmp[2]_carry_n_9 ,\cal_tmp[2]_carry_n_10 }),
        .S({1'b1,\loop[1].remd_tmp_reg[2][1]__0_n_3 ,\cal_tmp[2]_carry_i_1__0_n_3 ,\loop[1].dividend_tmp_reg[2][10]__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry_i_1__0 
       (.I0(\loop[1].remd_tmp_reg[2][0]__0_n_3 ),
        .O(\cal_tmp[2]_carry_i_1__0_n_3 ));
  CARRY4 \cal_tmp[3]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[3]_carry_n_3 ,\cal_tmp[3]_carry_n_4 ,\cal_tmp[3]_carry_n_5 ,\cal_tmp[3]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[2].remd_tmp_reg_n_3_[3][2] ,\loop[2].remd_tmp_reg_n_3_[3][1] ,\loop[2].remd_tmp_reg_n_3_[3][0] ,\loop[2].dividend_tmp_reg[3][10]__0_n_3 }),
        .O({\cal_tmp[3]_carry_n_7 ,\cal_tmp[3]_carry_n_8 ,\cal_tmp[3]_carry_n_9 ,\cal_tmp[3]_carry_n_10 }),
        .S({\cal_tmp[3]_carry_i_1__0_n_3 ,\loop[2].remd_tmp_reg_n_3_[3][1] ,\cal_tmp[3]_carry_i_2__0_n_3 ,\loop[2].dividend_tmp_reg[3][10]__0_n_3 }));
  CARRY4 \cal_tmp[3]_carry__0 
       (.CI(\cal_tmp[3]_carry_n_3 ),
        .CO(\NLW_cal_tmp[3]_carry__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[3]_carry__0_O_UNCONNECTED [3:1],\cal_tmp[3]_10 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry_i_1__0 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .O(\cal_tmp[3]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry_i_2__0 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .O(\cal_tmp[3]_carry_i_2__0_n_3 ));
  CARRY4 \cal_tmp[4]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[4]_carry_n_3 ,\cal_tmp[4]_carry_n_4 ,\cal_tmp[4]_carry_n_5 ,\cal_tmp[4]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[3].remd_tmp_reg_n_3_[4][2] ,\loop[3].remd_tmp_reg_n_3_[4][1] ,\loop[3].remd_tmp_reg_n_3_[4][0] ,\loop[3].dividend_tmp_reg[4][10]__0_n_3 }),
        .O({\cal_tmp[4]_carry_n_7 ,\cal_tmp[4]_carry_n_8 ,\cal_tmp[4]_carry_n_9 ,\cal_tmp[4]_carry_n_10 }),
        .S({\cal_tmp[4]_carry_i_1__0_n_3 ,\loop[3].remd_tmp_reg_n_3_[4][1] ,\cal_tmp[4]_carry_i_2__0_n_3 ,\loop[3].dividend_tmp_reg[4][10]__0_n_3 }));
  CARRY4 \cal_tmp[4]_carry__0 
       (.CI(\cal_tmp[4]_carry_n_3 ),
        .CO({\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED [3:1],\cal_tmp[4]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[3].remd_tmp_reg_n_3_[4][3] }),
        .O({\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED [3:2],\cal_tmp[4]_11 ,\cal_tmp[4]_carry__0_n_10 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[4]_carry__0_i_1__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__0_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .O(\cal_tmp[4]_carry__0_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .O(\cal_tmp[4]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_2__0 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .O(\cal_tmp[4]_carry_i_2__0_n_3 ));
  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_3 ,\cal_tmp[5]_carry_n_4 ,\cal_tmp[5]_carry_n_5 ,\cal_tmp[5]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg_n_3_[5][2] ,\loop[4].remd_tmp_reg_n_3_[5][1] ,\loop[4].remd_tmp_reg_n_3_[5][0] ,\loop[4].dividend_tmp_reg[5][10]__0_n_3 }),
        .O({\cal_tmp[5]_carry_n_7 ,\cal_tmp[5]_carry_n_8 ,\cal_tmp[5]_carry_n_9 ,\cal_tmp[5]_carry_n_10 }),
        .S({\cal_tmp[5]_carry_i_1__0_n_3 ,\loop[4].remd_tmp_reg_n_3_[5][1] ,\cal_tmp[5]_carry_i_2__0_n_3 ,\loop[4].dividend_tmp_reg[5][10]__0_n_3 }));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_3 ),
        .CO({\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED [3:2],\cal_tmp[5]_carry__0_n_5 ,\cal_tmp[5]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[4].remd_tmp_reg_n_3_[5][4] ,\loop[4].remd_tmp_reg_n_3_[5][3] }),
        .O({\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED [3],\cal_tmp[5]_12 ,\cal_tmp[5]_carry__0_n_9 ,\cal_tmp[5]_carry__0_n_10 }),
        .S({1'b0,1'b1,\cal_tmp[5]_carry__0_i_1__0_n_3 ,\cal_tmp[5]_carry__0_i_2__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .O(\cal_tmp[5]_carry__0_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_2__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .O(\cal_tmp[5]_carry__0_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .O(\cal_tmp[5]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_2__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .O(\cal_tmp[5]_carry_i_2__0_n_3 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_3 ,\cal_tmp[6]_carry_n_4 ,\cal_tmp[6]_carry_n_5 ,\cal_tmp[6]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg_n_3_[6][2] ,\loop[5].remd_tmp_reg_n_3_[6][1] ,\loop[5].remd_tmp_reg_n_3_[6][0] ,\loop[5].dividend_tmp_reg[6][10]__0_n_3 }),
        .O({\cal_tmp[6]_carry_n_7 ,\cal_tmp[6]_carry_n_8 ,\cal_tmp[6]_carry_n_9 ,\cal_tmp[6]_carry_n_10 }),
        .S({\cal_tmp[6]_carry_i_1__0_n_3 ,\loop[5].remd_tmp_reg_n_3_[6][1] ,\cal_tmp[6]_carry_i_2__0_n_3 ,\loop[5].dividend_tmp_reg[6][10]__0_n_3 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_3 ),
        .CO({\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED [3],\cal_tmp[6]_carry__0_n_4 ,\cal_tmp[6]_carry__0_n_5 ,\cal_tmp[6]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[5].remd_tmp_reg_n_3_[6][5] ,\loop[5].remd_tmp_reg_n_3_[6][4] ,\loop[5].remd_tmp_reg_n_3_[6][3] }),
        .O({\cal_tmp[6]_13 ,\cal_tmp[6]_carry__0_n_8 ,\cal_tmp[6]_carry__0_n_9 ,\cal_tmp[6]_carry__0_n_10 }),
        .S({1'b1,\cal_tmp[6]_carry__0_i_1__0_n_3 ,\cal_tmp[6]_carry__0_i_2__0_n_3 ,\cal_tmp[6]_carry__0_i_3__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .O(\cal_tmp[6]_carry__0_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_2__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .O(\cal_tmp[6]_carry__0_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_3__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .O(\cal_tmp[6]_carry__0_i_3__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .O(\cal_tmp[6]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_2__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .O(\cal_tmp[6]_carry_i_2__0_n_3 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_3 ,\cal_tmp[7]_carry_n_4 ,\cal_tmp[7]_carry_n_5 ,\cal_tmp[7]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg_n_3_[7][2] ,\loop[6].remd_tmp_reg_n_3_[7][1] ,\loop[6].remd_tmp_reg_n_3_[7][0] ,\loop[6].dividend_tmp_reg[7][10]__0_n_3 }),
        .O({\cal_tmp[7]_carry_n_7 ,\cal_tmp[7]_carry_n_8 ,\cal_tmp[7]_carry_n_9 ,\cal_tmp[7]_carry_n_10 }),
        .S({\cal_tmp[7]_carry_i_1__0_n_3 ,\loop[6].remd_tmp_reg_n_3_[7][1] ,\cal_tmp[7]_carry_i_2__0_n_3 ,\loop[6].dividend_tmp_reg[7][10]__0_n_3 }));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_3 ),
        .CO({\cal_tmp[7]_carry__0_n_3 ,\cal_tmp[7]_carry__0_n_4 ,\cal_tmp[7]_carry__0_n_5 ,\cal_tmp[7]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[6].remd_tmp_reg_n_3_[7][6] ,\loop[6].remd_tmp_reg_n_3_[7][5] ,\loop[6].remd_tmp_reg_n_3_[7][4] ,\loop[6].remd_tmp_reg_n_3_[7][3] }),
        .O({\cal_tmp[7]_carry__0_n_7 ,\cal_tmp[7]_carry__0_n_8 ,\cal_tmp[7]_carry__0_n_9 ,\cal_tmp[7]_carry__0_n_10 }),
        .S({\cal_tmp[7]_carry__0_i_1__0_n_3 ,\cal_tmp[7]_carry__0_i_2__0_n_3 ,\cal_tmp[7]_carry__0_i_3__0_n_3 ,\cal_tmp[7]_carry__0_i_4__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .O(\cal_tmp[7]_carry__0_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_2__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .O(\cal_tmp[7]_carry__0_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_3__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .O(\cal_tmp[7]_carry__0_i_3__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_4__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .O(\cal_tmp[7]_carry__0_i_4__0_n_3 ));
  CARRY4 \cal_tmp[7]_carry__1 
       (.CI(\cal_tmp[7]_carry__0_n_3 ),
        .CO(\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED [3:1],\cal_tmp[7]_14 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .O(\cal_tmp[7]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_2__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .O(\cal_tmp[7]_carry_i_2__0_n_3 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_3 ,\cal_tmp[8]_carry_n_4 ,\cal_tmp[8]_carry_n_5 ,\cal_tmp[8]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg_n_3_[8][2] ,\loop[7].remd_tmp_reg_n_3_[8][1] ,\loop[7].remd_tmp_reg_n_3_[8][0] ,\loop[7].dividend_tmp_reg[8][10]__0_n_3 }),
        .O({\cal_tmp[8]_carry_n_7 ,\cal_tmp[8]_carry_n_8 ,\cal_tmp[8]_carry_n_9 ,\cal_tmp[8]_carry_n_10 }),
        .S({\cal_tmp[8]_carry_i_1__0_n_3 ,\loop[7].remd_tmp_reg_n_3_[8][1] ,\cal_tmp[8]_carry_i_2__0_n_3 ,\loop[7].dividend_tmp_reg[8][10]__0_n_3 }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_3 ),
        .CO({\cal_tmp[8]_carry__0_n_3 ,\cal_tmp[8]_carry__0_n_4 ,\cal_tmp[8]_carry__0_n_5 ,\cal_tmp[8]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[7].remd_tmp_reg_n_3_[8][6] ,\loop[7].remd_tmp_reg_n_3_[8][5] ,\loop[7].remd_tmp_reg_n_3_[8][4] ,\loop[7].remd_tmp_reg_n_3_[8][3] }),
        .O({\cal_tmp[8]_carry__0_n_7 ,\cal_tmp[8]_carry__0_n_8 ,\cal_tmp[8]_carry__0_n_9 ,\cal_tmp[8]_carry__0_n_10 }),
        .S({\cal_tmp[8]_carry__0_i_1__0_n_3 ,\cal_tmp[8]_carry__0_i_2__0_n_3 ,\cal_tmp[8]_carry__0_i_3__0_n_3 ,\cal_tmp[8]_carry__0_i_4__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .O(\cal_tmp[8]_carry__0_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_2__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .O(\cal_tmp[8]_carry__0_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_3__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .O(\cal_tmp[8]_carry__0_i_3__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_4__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .O(\cal_tmp[8]_carry__0_i_4__0_n_3 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED [3:1],\cal_tmp[8]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[7].remd_tmp_reg_n_3_[8][7] }),
        .O({\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED [3:2],\cal_tmp[8]_15 ,\cal_tmp[8]_carry__1_n_10 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[8]_carry__1_i_1__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .O(\cal_tmp[8]_carry__1_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .O(\cal_tmp[8]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_2__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .O(\cal_tmp[8]_carry_i_2__0_n_3 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_3 ,\cal_tmp[9]_carry_n_4 ,\cal_tmp[9]_carry_n_5 ,\cal_tmp[9]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[8].remd_tmp_reg_n_3_[9][2] ,\loop[8].remd_tmp_reg_n_3_[9][1] ,\loop[8].remd_tmp_reg_n_3_[9][0] ,\loop[8].dividend_tmp_reg[9][10]__0_n_3 }),
        .O({\cal_tmp[9]_carry_n_7 ,\cal_tmp[9]_carry_n_8 ,\cal_tmp[9]_carry_n_9 ,\cal_tmp[9]_carry_n_10 }),
        .S({\cal_tmp[9]_carry_i_1__0_n_3 ,\loop[8].remd_tmp_reg_n_3_[9][1] ,\cal_tmp[9]_carry_i_2__0_n_3 ,\loop[8].dividend_tmp_reg[9][10]__0_n_3 }));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_3 ),
        .CO({\cal_tmp[9]_carry__0_n_3 ,\cal_tmp[9]_carry__0_n_4 ,\cal_tmp[9]_carry__0_n_5 ,\cal_tmp[9]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[8].remd_tmp_reg_n_3_[9][6] ,\loop[8].remd_tmp_reg_n_3_[9][5] ,\loop[8].remd_tmp_reg_n_3_[9][4] ,\loop[8].remd_tmp_reg_n_3_[9][3] }),
        .O({\cal_tmp[9]_carry__0_n_7 ,\cal_tmp[9]_carry__0_n_8 ,\cal_tmp[9]_carry__0_n_9 ,\cal_tmp[9]_carry__0_n_10 }),
        .S({\cal_tmp[9]_carry__0_i_1__0_n_3 ,\cal_tmp[9]_carry__0_i_2__0_n_3 ,\cal_tmp[9]_carry__0_i_3__0_n_3 ,\cal_tmp[9]_carry__0_i_4__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .O(\cal_tmp[9]_carry__0_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_2__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .O(\cal_tmp[9]_carry__0_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_3__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .O(\cal_tmp[9]_carry__0_i_3__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_4__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .O(\cal_tmp[9]_carry__0_i_4__0_n_3 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[9]_carry__1_n_5 ,\cal_tmp[9]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[8].remd_tmp_reg_n_3_[9][8] ,\loop[8].remd_tmp_reg_n_3_[9][7] }),
        .O({\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED [3],\cal_tmp[9]_16 ,\cal_tmp[9]_carry__1_n_9 ,\cal_tmp[9]_carry__1_n_10 }),
        .S({1'b0,1'b1,\cal_tmp[9]_carry__1_i_1__0_n_3 ,\cal_tmp[9]_carry__1_i_2__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .O(\cal_tmp[9]_carry__1_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_2__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .O(\cal_tmp[9]_carry__1_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .O(\cal_tmp[9]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_2__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .O(\cal_tmp[9]_carry_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].dividend_tmp_reg[1] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].dividend_tmp_reg[1][10]_srl3 " *) 
  SRL16E \loop[0].dividend_tmp_reg[1][10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(D[8]),
        .Q(\loop[0].dividend_tmp_reg[1][10]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].dividend_tmp_reg[1] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].dividend_tmp_reg[1][9]_srl3 " *) 
  SRL16E \loop[0].dividend_tmp_reg[1][9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(D[7]),
        .Q(\loop[0].dividend_tmp_reg[1][9]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].remd_tmp_reg[1] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].remd_tmp_reg[1][0]_srl3 " *) 
  SRL16E \loop[0].remd_tmp_reg[1][0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(D[9]),
        .Q(\loop[0].remd_tmp_reg[1][0]_srl3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][0]_i_1__0 
       (.I0(\loop[10].remd_tmp_reg[11][0]_0 ),
        .I1(\cal_tmp[10]_17 ),
        .I2(\cal_tmp[10]_carry_n_10 ),
        .O(\loop[10].remd_tmp[11][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][1]_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .I1(\cal_tmp[10]_17 ),
        .I2(\cal_tmp[10]_carry_n_9 ),
        .O(\loop[10].remd_tmp[11][1]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][2]_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][1] ),
        .I1(\cal_tmp[10]_17 ),
        .I2(\cal_tmp[10]_carry_n_8 ),
        .O(\loop[10].remd_tmp[11][2]_i_1__0_n_3 ));
  FDRE \loop[10].remd_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[10].remd_tmp[11][0]_i_1__0_n_3 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[10].remd_tmp[11][1]_i_1__0_n_3 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[10].remd_tmp[11][2]_i_1__0_n_3 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \loop[1].dividend_tmp_reg[2][10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[0].dividend_tmp_reg[1][9]_srl3_n_3 ),
        .Q(\loop[1].dividend_tmp_reg[2][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[1].dividend_tmp_reg[2] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[1].dividend_tmp_reg[2][9]_srl4 " *) 
  SRL16E \loop[1].dividend_tmp_reg[2][9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(D[6]),
        .Q(\loop[1].dividend_tmp_reg[2][9]_srl4_n_3 ));
  FDRE \loop[1].remd_tmp_reg[2][0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[0].dividend_tmp_reg[1][10]_srl3_n_3 ),
        .Q(\loop[1].remd_tmp_reg[2][0]__0_n_3 ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[0].remd_tmp_reg[1][0]_srl3_n_3 ),
        .Q(\loop[1].remd_tmp_reg[2][1]__0_n_3 ),
        .R(1'b0));
  FDRE \loop[2].dividend_tmp_reg[3][10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[1].dividend_tmp_reg[2][9]_srl4_n_3 ),
        .Q(\loop[2].dividend_tmp_reg[3][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3][9]_srl5 " *) 
  SRL16E \loop[2].dividend_tmp_reg[3][9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(D[5]),
        .Q(\loop[2].dividend_tmp_reg[3][9]_srl5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][0]_i_1__0 
       (.I0(\loop[1].dividend_tmp_reg[2][10]__0_n_3 ),
        .I1(\cal_tmp[2]_9 ),
        .I2(\cal_tmp[2]_carry_n_10 ),
        .O(\loop[2].remd_tmp[3][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][1]_i_1__0 
       (.I0(\loop[1].remd_tmp_reg[2][0]__0_n_3 ),
        .I1(\cal_tmp[2]_9 ),
        .I2(\cal_tmp[2]_carry_n_9 ),
        .O(\loop[2].remd_tmp[3][1]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][2]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2][1]__0_n_3 ),
        .I1(\cal_tmp[2]_9 ),
        .I2(\cal_tmp[2]_carry_n_8 ),
        .O(\loop[2].remd_tmp[3][2]_i_1_n_3 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][0]_i_1__0_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][1]_i_1__0_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][1] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][2]_i_1_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .R(1'b0));
  FDRE \loop[3].dividend_tmp_reg[4][10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].dividend_tmp_reg[3][9]_srl5_n_3 ),
        .Q(\loop[3].dividend_tmp_reg[4][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4][9]_srl6 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(D[4]),
        .Q(\loop[3].dividend_tmp_reg[4][9]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][0]_i_1__0 
       (.I0(\loop[2].dividend_tmp_reg[3][10]__0_n_3 ),
        .I1(\cal_tmp[3]_10 ),
        .I2(\cal_tmp[3]_carry_n_10 ),
        .O(\loop[3].remd_tmp[4][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][1]_i_1__0 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .I1(\cal_tmp[3]_10 ),
        .I2(\cal_tmp[3]_carry_n_9 ),
        .O(\loop[3].remd_tmp[4][1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][2]_i_1__0 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][1] ),
        .I1(\cal_tmp[3]_10 ),
        .I2(\cal_tmp[3]_carry_n_8 ),
        .O(\loop[3].remd_tmp[4][2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][3]_i_1__0 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .I1(\cal_tmp[3]_10 ),
        .I2(\cal_tmp[3]_carry_n_7 ),
        .O(\loop[3].remd_tmp[4][3]_i_1__0_n_3 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][0]_i_1__0_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][1]_i_1__0_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][1] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][2]_i_1__0_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][3]_i_1__0_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .R(1'b0));
  FDRE \loop[4].dividend_tmp_reg[5][10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].dividend_tmp_reg[4][9]_srl6_n_3 ),
        .Q(\loop[4].dividend_tmp_reg[5][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5][9]_srl7 " *) 
  SRL16E \loop[4].dividend_tmp_reg[5][9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(D[3]),
        .Q(\loop[4].dividend_tmp_reg[5][9]_srl7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][0]_i_1__0 
       (.I0(\loop[3].dividend_tmp_reg[4][10]__0_n_3 ),
        .I1(\cal_tmp[4]_11 ),
        .I2(\cal_tmp[4]_carry_n_10 ),
        .O(\loop[4].remd_tmp[5][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][1]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .I1(\cal_tmp[4]_11 ),
        .I2(\cal_tmp[4]_carry_n_9 ),
        .O(\loop[4].remd_tmp[5][1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][2]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][1] ),
        .I1(\cal_tmp[4]_11 ),
        .I2(\cal_tmp[4]_carry_n_8 ),
        .O(\loop[4].remd_tmp[5][2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][3]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .I1(\cal_tmp[4]_11 ),
        .I2(\cal_tmp[4]_carry_n_7 ),
        .O(\loop[4].remd_tmp[5][3]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][4]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .I1(\cal_tmp[4]_11 ),
        .I2(\cal_tmp[4]_carry__0_n_10 ),
        .O(\loop[4].remd_tmp[5][4]_i_1__0_n_3 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][0]_i_1__0_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][1]_i_1__0_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][1] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][2]_i_1__0_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][3]_i_1__0_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][4]_i_1__0_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .R(1'b0));
  FDRE \loop[5].dividend_tmp_reg[6][10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].dividend_tmp_reg[5][9]_srl7_n_3 ),
        .Q(\loop[5].dividend_tmp_reg[6][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6][9]_srl8 " *) 
  SRL16E \loop[5].dividend_tmp_reg[6][9]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(D[2]),
        .Q(\loop[5].dividend_tmp_reg[6][9]_srl8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][0]_i_1__0 
       (.I0(\loop[4].dividend_tmp_reg[5][10]__0_n_3 ),
        .I1(\cal_tmp[5]_12 ),
        .I2(\cal_tmp[5]_carry_n_10 ),
        .O(\loop[5].remd_tmp[6][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][1]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .I1(\cal_tmp[5]_12 ),
        .I2(\cal_tmp[5]_carry_n_9 ),
        .O(\loop[5].remd_tmp[6][1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][2]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][1] ),
        .I1(\cal_tmp[5]_12 ),
        .I2(\cal_tmp[5]_carry_n_8 ),
        .O(\loop[5].remd_tmp[6][2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][3]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .I1(\cal_tmp[5]_12 ),
        .I2(\cal_tmp[5]_carry_n_7 ),
        .O(\loop[5].remd_tmp[6][3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][4]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .I1(\cal_tmp[5]_12 ),
        .I2(\cal_tmp[5]_carry__0_n_10 ),
        .O(\loop[5].remd_tmp[6][4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][5]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .I1(\cal_tmp[5]_12 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][5]_i_1__0_n_3 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][0]_i_1__0_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][1]_i_1__0_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][1] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][2]_i_1__0_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][3]_i_1__0_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][4]_i_1__0_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][5]_i_1__0_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .R(1'b0));
  FDRE \loop[6].dividend_tmp_reg[7][10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].dividend_tmp_reg[6][9]_srl8_n_3 ),
        .Q(\loop[6].dividend_tmp_reg[7][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7][9]_srl9 " *) 
  SRL16E \loop[6].dividend_tmp_reg[7][9]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(D[1]),
        .Q(\loop[6].dividend_tmp_reg[7][9]_srl9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][0]_i_1__0 
       (.I0(\loop[5].dividend_tmp_reg[6][10]__0_n_3 ),
        .I1(\cal_tmp[6]_13 ),
        .I2(\cal_tmp[6]_carry_n_10 ),
        .O(\loop[6].remd_tmp[7][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][1]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .I1(\cal_tmp[6]_13 ),
        .I2(\cal_tmp[6]_carry_n_9 ),
        .O(\loop[6].remd_tmp[7][1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][2]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][1] ),
        .I1(\cal_tmp[6]_13 ),
        .I2(\cal_tmp[6]_carry_n_8 ),
        .O(\loop[6].remd_tmp[7][2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][3]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .I1(\cal_tmp[6]_13 ),
        .I2(\cal_tmp[6]_carry_n_7 ),
        .O(\loop[6].remd_tmp[7][3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][4]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .I1(\cal_tmp[6]_13 ),
        .I2(\cal_tmp[6]_carry__0_n_10 ),
        .O(\loop[6].remd_tmp[7][4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][5]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .I1(\cal_tmp[6]_13 ),
        .I2(\cal_tmp[6]_carry__0_n_9 ),
        .O(\loop[6].remd_tmp[7][5]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][6]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .I1(\cal_tmp[6]_13 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][6]_i_1__0_n_3 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][0]_i_1__0_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][1]_i_1__0_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][1] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][2]_i_1__0_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][3]_i_1__0_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][4]_i_1__0_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][5]_i_1__0_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][6]_i_1__0_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .R(1'b0));
  FDRE \loop[7].dividend_tmp_reg[8][10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].dividend_tmp_reg[7][9]_srl9_n_3 ),
        .Q(\loop[7].dividend_tmp_reg[8][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[7].dividend_tmp_reg[8] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[7].dividend_tmp_reg[8][9]_srl10 " *) 
  SRL16E \loop[7].dividend_tmp_reg[8][9]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(D[0]),
        .Q(\loop[7].dividend_tmp_reg[8][9]_srl10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][0]_i_1__0 
       (.I0(\loop[6].dividend_tmp_reg[7][10]__0_n_3 ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry_n_10 ),
        .O(\loop[7].remd_tmp[8][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][1]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry_n_9 ),
        .O(\loop[7].remd_tmp[8][1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][2]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][1] ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry_n_8 ),
        .O(\loop[7].remd_tmp[8][2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][3]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry_n_7 ),
        .O(\loop[7].remd_tmp[8][3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][4]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry__0_n_10 ),
        .O(\loop[7].remd_tmp[8][4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][5]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry__0_n_9 ),
        .O(\loop[7].remd_tmp[8][5]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][6]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry__0_n_8 ),
        .O(\loop[7].remd_tmp[8][6]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][7]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry__0_n_7 ),
        .O(\loop[7].remd_tmp[8][7]_i_1__0_n_3 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][0]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][1]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][1] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][2]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][3]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][4]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][5]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][6]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][7]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .R(1'b0));
  FDRE \loop[8].dividend_tmp_reg[9][10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].dividend_tmp_reg[8][9]_srl10_n_3 ),
        .Q(\loop[8].dividend_tmp_reg[9][10]__0_n_3 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][0]_i_1__0 
       (.I0(\loop[7].dividend_tmp_reg[8][10]__0_n_3 ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry_n_10 ),
        .O(\loop[8].remd_tmp[9][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][1]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry_n_9 ),
        .O(\loop[8].remd_tmp[9][1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][2]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][1] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry_n_8 ),
        .O(\loop[8].remd_tmp[9][2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][3]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry_n_7 ),
        .O(\loop[8].remd_tmp[9][3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][4]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry__0_n_10 ),
        .O(\loop[8].remd_tmp[9][4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][5]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry__0_n_9 ),
        .O(\loop[8].remd_tmp[9][5]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][6]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry__0_n_8 ),
        .O(\loop[8].remd_tmp[9][6]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][7]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry__0_n_7 ),
        .O(\loop[8].remd_tmp[9][7]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][8]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][8]_i_1__0_n_3 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][0]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][1]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][1] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][2]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][3]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][4]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][5]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][6]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][7]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][8]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][0]_i_1__0 
       (.I0(\loop[8].dividend_tmp_reg[9][10]__0_n_3 ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry_n_10 ),
        .O(\loop[9].remd_tmp[10][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][1]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry_n_9 ),
        .O(\loop[9].remd_tmp[10][1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][2]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][1] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry_n_8 ),
        .O(\loop[9].remd_tmp[10][2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][3]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry_n_7 ),
        .O(\loop[9].remd_tmp[10][3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][4]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry__0_n_10 ),
        .O(\loop[9].remd_tmp[10][4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][5]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry__0_n_9 ),
        .O(\loop[9].remd_tmp[10][5]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][6]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry__0_n_8 ),
        .O(\loop[9].remd_tmp[10][6]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][7]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry__0_n_7 ),
        .O(\loop[9].remd_tmp[10][7]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][8]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry__1_n_10 ),
        .O(\loop[9].remd_tmp[10][8]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][9]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][9]_i_1__0_n_3 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][0]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][1]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][1] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][2]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][2] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][3]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][3] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][4]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][4] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][5]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][5] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][6]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][6] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][7]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][7] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][8]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][8] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][9]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_14
   (p_1_in,
    Q,
    ap_block_pp0_stage0_subdone,
    A,
    ap_clk,
    DI,
    \loop[3].remd_tmp_reg[4][0]_0 ,
    \loop[4].remd_tmp_reg[5][0]_0 ,
    \loop[5].remd_tmp_reg[6][0]_0 ,
    \loop[6].remd_tmp_reg[7][0]_0 ,
    \loop[10].remd_tmp_reg[11][0]_0 );
  output [0:0]p_1_in;
  output [2:0]Q;
  input ap_block_pp0_stage0_subdone;
  input [2:0]A;
  input ap_clk;
  input [2:0]DI;
  input [0:0]\loop[3].remd_tmp_reg[4][0]_0 ;
  input [0:0]\loop[4].remd_tmp_reg[5][0]_0 ;
  input [0:0]\loop[5].remd_tmp_reg[6][0]_0 ;
  input [0:0]\loop[6].remd_tmp_reg[7][0]_0 ;
  input [0:0]\loop[10].remd_tmp_reg[11][0]_0 ;

  wire [2:0]A;
  wire [2:0]DI;
  wire [2:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [11:11]\cal_tmp[10]_8 ;
  wire \cal_tmp[10]_carry__0_i_1_n_3 ;
  wire \cal_tmp[10]_carry__0_i_2_n_3 ;
  wire \cal_tmp[10]_carry__0_i_3_n_3 ;
  wire \cal_tmp[10]_carry__0_i_4_n_3 ;
  wire \cal_tmp[10]_carry__0_n_3 ;
  wire \cal_tmp[10]_carry__0_n_4 ;
  wire \cal_tmp[10]_carry__0_n_5 ;
  wire \cal_tmp[10]_carry__0_n_6 ;
  wire \cal_tmp[10]_carry__1_i_1_n_3 ;
  wire \cal_tmp[10]_carry__1_i_2_n_3 ;
  wire \cal_tmp[10]_carry__1_i_3_n_3 ;
  wire \cal_tmp[10]_carry__1_n_4 ;
  wire \cal_tmp[10]_carry__1_n_5 ;
  wire \cal_tmp[10]_carry__1_n_6 ;
  wire \cal_tmp[10]_carry_i_1_n_3 ;
  wire \cal_tmp[10]_carry_i_2_n_3 ;
  wire \cal_tmp[10]_carry_n_10 ;
  wire \cal_tmp[10]_carry_n_3 ;
  wire \cal_tmp[10]_carry_n_4 ;
  wire \cal_tmp[10]_carry_n_5 ;
  wire \cal_tmp[10]_carry_n_6 ;
  wire \cal_tmp[10]_carry_n_8 ;
  wire \cal_tmp[10]_carry_n_9 ;
  wire [11:11]\cal_tmp[2]_0 ;
  wire \cal_tmp[2]_carry_i_1_n_3 ;
  wire \cal_tmp[2]_carry_n_10 ;
  wire \cal_tmp[2]_carry_n_4 ;
  wire \cal_tmp[2]_carry_n_5 ;
  wire \cal_tmp[2]_carry_n_6 ;
  wire \cal_tmp[2]_carry_n_8 ;
  wire \cal_tmp[2]_carry_n_9 ;
  wire [11:11]\cal_tmp[3]_1 ;
  wire \cal_tmp[3]_carry_i_1_n_3 ;
  wire \cal_tmp[3]_carry_i_2_n_3 ;
  wire \cal_tmp[3]_carry_n_10 ;
  wire \cal_tmp[3]_carry_n_3 ;
  wire \cal_tmp[3]_carry_n_4 ;
  wire \cal_tmp[3]_carry_n_5 ;
  wire \cal_tmp[3]_carry_n_6 ;
  wire \cal_tmp[3]_carry_n_7 ;
  wire \cal_tmp[3]_carry_n_8 ;
  wire \cal_tmp[3]_carry_n_9 ;
  wire [11:11]\cal_tmp[4]_2 ;
  wire \cal_tmp[4]_carry__0_i_1_n_3 ;
  wire \cal_tmp[4]_carry__0_n_10 ;
  wire \cal_tmp[4]_carry__0_n_6 ;
  wire \cal_tmp[4]_carry_i_1_n_3 ;
  wire \cal_tmp[4]_carry_i_2_n_3 ;
  wire \cal_tmp[4]_carry_n_10 ;
  wire \cal_tmp[4]_carry_n_3 ;
  wire \cal_tmp[4]_carry_n_4 ;
  wire \cal_tmp[4]_carry_n_5 ;
  wire \cal_tmp[4]_carry_n_6 ;
  wire \cal_tmp[4]_carry_n_7 ;
  wire \cal_tmp[4]_carry_n_8 ;
  wire \cal_tmp[4]_carry_n_9 ;
  wire [11:11]\cal_tmp[5]_3 ;
  wire \cal_tmp[5]_carry__0_i_1_n_3 ;
  wire \cal_tmp[5]_carry__0_i_2_n_3 ;
  wire \cal_tmp[5]_carry__0_n_10 ;
  wire \cal_tmp[5]_carry__0_n_5 ;
  wire \cal_tmp[5]_carry__0_n_6 ;
  wire \cal_tmp[5]_carry__0_n_9 ;
  wire \cal_tmp[5]_carry_i_1_n_3 ;
  wire \cal_tmp[5]_carry_i_2_n_3 ;
  wire \cal_tmp[5]_carry_n_10 ;
  wire \cal_tmp[5]_carry_n_3 ;
  wire \cal_tmp[5]_carry_n_4 ;
  wire \cal_tmp[5]_carry_n_5 ;
  wire \cal_tmp[5]_carry_n_6 ;
  wire \cal_tmp[5]_carry_n_7 ;
  wire \cal_tmp[5]_carry_n_8 ;
  wire \cal_tmp[5]_carry_n_9 ;
  wire [11:11]\cal_tmp[6]_4 ;
  wire \cal_tmp[6]_carry__0_i_1_n_3 ;
  wire \cal_tmp[6]_carry__0_i_2_n_3 ;
  wire \cal_tmp[6]_carry__0_i_3_n_3 ;
  wire \cal_tmp[6]_carry__0_n_10 ;
  wire \cal_tmp[6]_carry__0_n_4 ;
  wire \cal_tmp[6]_carry__0_n_5 ;
  wire \cal_tmp[6]_carry__0_n_6 ;
  wire \cal_tmp[6]_carry__0_n_8 ;
  wire \cal_tmp[6]_carry__0_n_9 ;
  wire \cal_tmp[6]_carry_i_1_n_3 ;
  wire \cal_tmp[6]_carry_i_2_n_3 ;
  wire \cal_tmp[6]_carry_n_10 ;
  wire \cal_tmp[6]_carry_n_3 ;
  wire \cal_tmp[6]_carry_n_4 ;
  wire \cal_tmp[6]_carry_n_5 ;
  wire \cal_tmp[6]_carry_n_6 ;
  wire \cal_tmp[6]_carry_n_7 ;
  wire \cal_tmp[6]_carry_n_8 ;
  wire \cal_tmp[6]_carry_n_9 ;
  wire [11:11]\cal_tmp[7]_5 ;
  wire \cal_tmp[7]_carry__0_i_1_n_3 ;
  wire \cal_tmp[7]_carry__0_i_2_n_3 ;
  wire \cal_tmp[7]_carry__0_i_3_n_3 ;
  wire \cal_tmp[7]_carry__0_i_4_n_3 ;
  wire \cal_tmp[7]_carry__0_n_10 ;
  wire \cal_tmp[7]_carry__0_n_3 ;
  wire \cal_tmp[7]_carry__0_n_4 ;
  wire \cal_tmp[7]_carry__0_n_5 ;
  wire \cal_tmp[7]_carry__0_n_6 ;
  wire \cal_tmp[7]_carry__0_n_7 ;
  wire \cal_tmp[7]_carry__0_n_8 ;
  wire \cal_tmp[7]_carry__0_n_9 ;
  wire \cal_tmp[7]_carry_i_1_n_3 ;
  wire \cal_tmp[7]_carry_i_2_n_3 ;
  wire \cal_tmp[7]_carry_n_10 ;
  wire \cal_tmp[7]_carry_n_3 ;
  wire \cal_tmp[7]_carry_n_4 ;
  wire \cal_tmp[7]_carry_n_5 ;
  wire \cal_tmp[7]_carry_n_6 ;
  wire \cal_tmp[7]_carry_n_7 ;
  wire \cal_tmp[7]_carry_n_8 ;
  wire \cal_tmp[7]_carry_n_9 ;
  wire [11:11]\cal_tmp[8]_6 ;
  wire \cal_tmp[8]_carry__0_i_1_n_3 ;
  wire \cal_tmp[8]_carry__0_i_2_n_3 ;
  wire \cal_tmp[8]_carry__0_i_3_n_3 ;
  wire \cal_tmp[8]_carry__0_i_4_n_3 ;
  wire \cal_tmp[8]_carry__0_n_10 ;
  wire \cal_tmp[8]_carry__0_n_3 ;
  wire \cal_tmp[8]_carry__0_n_4 ;
  wire \cal_tmp[8]_carry__0_n_5 ;
  wire \cal_tmp[8]_carry__0_n_6 ;
  wire \cal_tmp[8]_carry__0_n_7 ;
  wire \cal_tmp[8]_carry__0_n_8 ;
  wire \cal_tmp[8]_carry__0_n_9 ;
  wire \cal_tmp[8]_carry__1_i_1_n_3 ;
  wire \cal_tmp[8]_carry__1_n_10 ;
  wire \cal_tmp[8]_carry__1_n_6 ;
  wire \cal_tmp[8]_carry_i_1_n_3 ;
  wire \cal_tmp[8]_carry_i_2_n_3 ;
  wire \cal_tmp[8]_carry_n_10 ;
  wire \cal_tmp[8]_carry_n_3 ;
  wire \cal_tmp[8]_carry_n_4 ;
  wire \cal_tmp[8]_carry_n_5 ;
  wire \cal_tmp[8]_carry_n_6 ;
  wire \cal_tmp[8]_carry_n_7 ;
  wire \cal_tmp[8]_carry_n_8 ;
  wire \cal_tmp[8]_carry_n_9 ;
  wire [11:11]\cal_tmp[9]_7 ;
  wire \cal_tmp[9]_carry__0_i_1_n_3 ;
  wire \cal_tmp[9]_carry__0_i_2_n_3 ;
  wire \cal_tmp[9]_carry__0_i_3_n_3 ;
  wire \cal_tmp[9]_carry__0_i_4_n_3 ;
  wire \cal_tmp[9]_carry__0_n_10 ;
  wire \cal_tmp[9]_carry__0_n_3 ;
  wire \cal_tmp[9]_carry__0_n_4 ;
  wire \cal_tmp[9]_carry__0_n_5 ;
  wire \cal_tmp[9]_carry__0_n_6 ;
  wire \cal_tmp[9]_carry__0_n_7 ;
  wire \cal_tmp[9]_carry__0_n_8 ;
  wire \cal_tmp[9]_carry__0_n_9 ;
  wire \cal_tmp[9]_carry__1_i_1_n_3 ;
  wire \cal_tmp[9]_carry__1_i_2_n_3 ;
  wire \cal_tmp[9]_carry__1_n_10 ;
  wire \cal_tmp[9]_carry__1_n_5 ;
  wire \cal_tmp[9]_carry__1_n_6 ;
  wire \cal_tmp[9]_carry__1_n_9 ;
  wire \cal_tmp[9]_carry_i_1_n_3 ;
  wire \cal_tmp[9]_carry_i_2_n_3 ;
  wire \cal_tmp[9]_carry_n_10 ;
  wire \cal_tmp[9]_carry_n_3 ;
  wire \cal_tmp[9]_carry_n_4 ;
  wire \cal_tmp[9]_carry_n_5 ;
  wire \cal_tmp[9]_carry_n_6 ;
  wire \cal_tmp[9]_carry_n_7 ;
  wire \cal_tmp[9]_carry_n_8 ;
  wire \cal_tmp[9]_carry_n_9 ;
  wire \loop[10].remd_tmp[11][0]_i_1_n_3 ;
  wire \loop[10].remd_tmp[11][1]_i_1_n_3 ;
  wire \loop[10].remd_tmp[11][2]_i_1_n_3 ;
  wire [0:0]\loop[10].remd_tmp_reg[11][0]_0 ;
  wire \loop[2].remd_tmp[3][0]_i_1_n_3 ;
  wire \loop[2].remd_tmp[3][1]_i_1_n_3 ;
  wire \loop[2].remd_tmp[3][2]_i_2_n_3 ;
  wire \loop[2].remd_tmp_reg_n_3_[3][0] ;
  wire \loop[2].remd_tmp_reg_n_3_[3][1] ;
  wire \loop[2].remd_tmp_reg_n_3_[3][2] ;
  wire \loop[3].remd_tmp[4][0]_i_1_n_3 ;
  wire \loop[3].remd_tmp[4][1]_i_1_n_3 ;
  wire \loop[3].remd_tmp[4][2]_i_1_n_3 ;
  wire \loop[3].remd_tmp[4][3]_i_1_n_3 ;
  wire [0:0]\loop[3].remd_tmp_reg[4][0]_0 ;
  wire \loop[3].remd_tmp_reg_n_3_[4][0] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][1] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][2] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][3] ;
  wire \loop[4].remd_tmp[5][0]_i_1_n_3 ;
  wire \loop[4].remd_tmp[5][1]_i_1_n_3 ;
  wire \loop[4].remd_tmp[5][2]_i_1_n_3 ;
  wire \loop[4].remd_tmp[5][3]_i_1_n_3 ;
  wire \loop[4].remd_tmp[5][4]_i_1_n_3 ;
  wire [0:0]\loop[4].remd_tmp_reg[5][0]_0 ;
  wire \loop[4].remd_tmp_reg_n_3_[5][0] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][1] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][2] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][3] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][4] ;
  wire \loop[5].remd_tmp[6][0]_i_1_n_3 ;
  wire \loop[5].remd_tmp[6][1]_i_1_n_3 ;
  wire \loop[5].remd_tmp[6][2]_i_1_n_3 ;
  wire \loop[5].remd_tmp[6][3]_i_1_n_3 ;
  wire \loop[5].remd_tmp[6][4]_i_1_n_3 ;
  wire \loop[5].remd_tmp[6][5]_i_1_n_3 ;
  wire [0:0]\loop[5].remd_tmp_reg[6][0]_0 ;
  wire \loop[5].remd_tmp_reg_n_3_[6][0] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][1] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][2] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][3] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][4] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][5] ;
  wire \loop[6].remd_tmp[7][0]_i_1_n_3 ;
  wire \loop[6].remd_tmp[7][1]_i_1_n_3 ;
  wire \loop[6].remd_tmp[7][2]_i_1_n_3 ;
  wire \loop[6].remd_tmp[7][3]_i_1_n_3 ;
  wire \loop[6].remd_tmp[7][4]_i_1_n_3 ;
  wire \loop[6].remd_tmp[7][5]_i_1_n_3 ;
  wire \loop[6].remd_tmp[7][6]_i_1_n_3 ;
  wire [0:0]\loop[6].remd_tmp_reg[7][0]_0 ;
  wire \loop[6].remd_tmp_reg_n_3_[7][0] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][1] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][2] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][3] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][4] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][5] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][6] ;
  wire \loop[7].dividend_tmp_reg_n_3_[8][10] ;
  wire \loop[7].dividend_tmp_reg_n_3_[8][9] ;
  wire \loop[7].remd_tmp[8][0]_i_1_n_3 ;
  wire \loop[7].remd_tmp[8][1]_i_1_n_3 ;
  wire \loop[7].remd_tmp[8][2]_i_1_n_3 ;
  wire \loop[7].remd_tmp[8][3]_i_1_n_3 ;
  wire \loop[7].remd_tmp[8][4]_i_1_n_3 ;
  wire \loop[7].remd_tmp[8][5]_i_1_n_3 ;
  wire \loop[7].remd_tmp[8][6]_i_1_n_3 ;
  wire \loop[7].remd_tmp[8][7]_i_1_n_3 ;
  wire \loop[7].remd_tmp_reg_n_3_[8][0] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][1] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][2] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][3] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][4] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][5] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][6] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][7] ;
  wire \loop[8].remd_tmp[9][0]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][1]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][2]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][3]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][4]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][5]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][6]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][7]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][8]_i_1_n_3 ;
  wire \loop[8].remd_tmp_reg_n_3_[9][0] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][1] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][2] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][3] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][4] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][5] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][6] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][7] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][8] ;
  wire \loop[9].remd_tmp[10][0]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][1]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][2]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][3]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][4]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][5]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][6]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][7]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][8]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][9]_i_1_n_3 ;
  wire \loop[9].remd_tmp_reg_n_3_[10][0] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][1] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][2] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][3] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][4] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][5] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][6] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][7] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][8] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][9] ;
  wire [0:0]p_1_in;
  wire [3:3]\NLW_cal_tmp[10]_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[10]_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_cal_tmp[10]_carry__1_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[2]_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[3]_carry__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[3]_carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED ;

  CARRY4 \cal_tmp[10]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[10]_carry_n_3 ,\cal_tmp[10]_carry_n_4 ,\cal_tmp[10]_carry_n_5 ,\cal_tmp[10]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[9].remd_tmp_reg_n_3_[10][2] ,\loop[9].remd_tmp_reg_n_3_[10][1] ,\loop[9].remd_tmp_reg_n_3_[10][0] ,\loop[10].remd_tmp_reg[11][0]_0 }),
        .O({\NLW_cal_tmp[10]_carry_O_UNCONNECTED [3],\cal_tmp[10]_carry_n_8 ,\cal_tmp[10]_carry_n_9 ,\cal_tmp[10]_carry_n_10 }),
        .S({\cal_tmp[10]_carry_i_1_n_3 ,\loop[9].remd_tmp_reg_n_3_[10][1] ,\cal_tmp[10]_carry_i_2_n_3 ,\loop[10].remd_tmp_reg[11][0]_0 }));
  CARRY4 \cal_tmp[10]_carry__0 
       (.CI(\cal_tmp[10]_carry_n_3 ),
        .CO({\cal_tmp[10]_carry__0_n_3 ,\cal_tmp[10]_carry__0_n_4 ,\cal_tmp[10]_carry__0_n_5 ,\cal_tmp[10]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[9].remd_tmp_reg_n_3_[10][6] ,\loop[9].remd_tmp_reg_n_3_[10][5] ,\loop[9].remd_tmp_reg_n_3_[10][4] ,\loop[9].remd_tmp_reg_n_3_[10][3] }),
        .O(\NLW_cal_tmp[10]_carry__0_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[10]_carry__0_i_1_n_3 ,\cal_tmp[10]_carry__0_i_2_n_3 ,\cal_tmp[10]_carry__0_i_3_n_3 ,\cal_tmp[10]_carry__0_i_4_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][6] ),
        .O(\cal_tmp[10]_carry__0_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_2 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][5] ),
        .O(\cal_tmp[10]_carry__0_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_3 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][4] ),
        .O(\cal_tmp[10]_carry__0_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_4 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][3] ),
        .O(\cal_tmp[10]_carry__0_i_4_n_3 ));
  CARRY4 \cal_tmp[10]_carry__1 
       (.CI(\cal_tmp[10]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED [3],\cal_tmp[10]_carry__1_n_4 ,\cal_tmp[10]_carry__1_n_5 ,\cal_tmp[10]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[9].remd_tmp_reg_n_3_[10][9] ,\loop[9].remd_tmp_reg_n_3_[10][8] ,\loop[9].remd_tmp_reg_n_3_[10][7] }),
        .O({\cal_tmp[10]_8 ,\NLW_cal_tmp[10]_carry__1_O_UNCONNECTED [2:0]}),
        .S({1'b1,\cal_tmp[10]_carry__1_i_1_n_3 ,\cal_tmp[10]_carry__1_i_2_n_3 ,\cal_tmp[10]_carry__1_i_3_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][9] ),
        .O(\cal_tmp[10]_carry__1_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_2 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][8] ),
        .O(\cal_tmp[10]_carry__1_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_3 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][7] ),
        .O(\cal_tmp[10]_carry__1_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][2] ),
        .O(\cal_tmp[10]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_2 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .O(\cal_tmp[10]_carry_i_2_n_3 ));
  CARRY4 \cal_tmp[2]_carry 
       (.CI(1'b0),
        .CO({\NLW_cal_tmp[2]_carry_CO_UNCONNECTED [3],\cal_tmp[2]_carry_n_4 ,\cal_tmp[2]_carry_n_5 ,\cal_tmp[2]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,DI}),
        .O({\cal_tmp[2]_0 ,\cal_tmp[2]_carry_n_8 ,\cal_tmp[2]_carry_n_9 ,\cal_tmp[2]_carry_n_10 }),
        .S({1'b1,DI[2],\cal_tmp[2]_carry_i_1_n_3 ,DI[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry_i_1 
       (.I0(DI[1]),
        .O(\cal_tmp[2]_carry_i_1_n_3 ));
  CARRY4 \cal_tmp[3]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[3]_carry_n_3 ,\cal_tmp[3]_carry_n_4 ,\cal_tmp[3]_carry_n_5 ,\cal_tmp[3]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[2].remd_tmp_reg_n_3_[3][2] ,\loop[2].remd_tmp_reg_n_3_[3][1] ,\loop[2].remd_tmp_reg_n_3_[3][0] ,\loop[3].remd_tmp_reg[4][0]_0 }),
        .O({\cal_tmp[3]_carry_n_7 ,\cal_tmp[3]_carry_n_8 ,\cal_tmp[3]_carry_n_9 ,\cal_tmp[3]_carry_n_10 }),
        .S({\cal_tmp[3]_carry_i_1_n_3 ,\loop[2].remd_tmp_reg_n_3_[3][1] ,\cal_tmp[3]_carry_i_2_n_3 ,\loop[3].remd_tmp_reg[4][0]_0 }));
  CARRY4 \cal_tmp[3]_carry__0 
       (.CI(\cal_tmp[3]_carry_n_3 ),
        .CO(\NLW_cal_tmp[3]_carry__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[3]_carry__0_O_UNCONNECTED [3:1],\cal_tmp[3]_1 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry_i_1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .O(\cal_tmp[3]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry_i_2 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .O(\cal_tmp[3]_carry_i_2_n_3 ));
  CARRY4 \cal_tmp[4]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[4]_carry_n_3 ,\cal_tmp[4]_carry_n_4 ,\cal_tmp[4]_carry_n_5 ,\cal_tmp[4]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[3].remd_tmp_reg_n_3_[4][2] ,\loop[3].remd_tmp_reg_n_3_[4][1] ,\loop[3].remd_tmp_reg_n_3_[4][0] ,\loop[4].remd_tmp_reg[5][0]_0 }),
        .O({\cal_tmp[4]_carry_n_7 ,\cal_tmp[4]_carry_n_8 ,\cal_tmp[4]_carry_n_9 ,\cal_tmp[4]_carry_n_10 }),
        .S({\cal_tmp[4]_carry_i_1_n_3 ,\loop[3].remd_tmp_reg_n_3_[4][1] ,\cal_tmp[4]_carry_i_2_n_3 ,\loop[4].remd_tmp_reg[5][0]_0 }));
  CARRY4 \cal_tmp[4]_carry__0 
       (.CI(\cal_tmp[4]_carry_n_3 ),
        .CO({\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED [3:1],\cal_tmp[4]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[3].remd_tmp_reg_n_3_[4][3] }),
        .O({\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED [3:2],\cal_tmp[4]_2 ,\cal_tmp[4]_carry__0_n_10 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[4]_carry__0_i_1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__0_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .O(\cal_tmp[4]_carry__0_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .O(\cal_tmp[4]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_2 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .O(\cal_tmp[4]_carry_i_2_n_3 ));
  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_3 ,\cal_tmp[5]_carry_n_4 ,\cal_tmp[5]_carry_n_5 ,\cal_tmp[5]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg_n_3_[5][2] ,\loop[4].remd_tmp_reg_n_3_[5][1] ,\loop[4].remd_tmp_reg_n_3_[5][0] ,\loop[5].remd_tmp_reg[6][0]_0 }),
        .O({\cal_tmp[5]_carry_n_7 ,\cal_tmp[5]_carry_n_8 ,\cal_tmp[5]_carry_n_9 ,\cal_tmp[5]_carry_n_10 }),
        .S({\cal_tmp[5]_carry_i_1_n_3 ,\loop[4].remd_tmp_reg_n_3_[5][1] ,\cal_tmp[5]_carry_i_2_n_3 ,\loop[5].remd_tmp_reg[6][0]_0 }));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_3 ),
        .CO({\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED [3:2],\cal_tmp[5]_carry__0_n_5 ,\cal_tmp[5]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[4].remd_tmp_reg_n_3_[5][4] ,\loop[4].remd_tmp_reg_n_3_[5][3] }),
        .O({\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED [3],\cal_tmp[5]_3 ,\cal_tmp[5]_carry__0_n_9 ,\cal_tmp[5]_carry__0_n_10 }),
        .S({1'b0,1'b1,\cal_tmp[5]_carry__0_i_1_n_3 ,\cal_tmp[5]_carry__0_i_2_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .O(\cal_tmp[5]_carry__0_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_2 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .O(\cal_tmp[5]_carry__0_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .O(\cal_tmp[5]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_2 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .O(\cal_tmp[5]_carry_i_2_n_3 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_3 ,\cal_tmp[6]_carry_n_4 ,\cal_tmp[6]_carry_n_5 ,\cal_tmp[6]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg_n_3_[6][2] ,\loop[5].remd_tmp_reg_n_3_[6][1] ,\loop[5].remd_tmp_reg_n_3_[6][0] ,\loop[6].remd_tmp_reg[7][0]_0 }),
        .O({\cal_tmp[6]_carry_n_7 ,\cal_tmp[6]_carry_n_8 ,\cal_tmp[6]_carry_n_9 ,\cal_tmp[6]_carry_n_10 }),
        .S({\cal_tmp[6]_carry_i_1_n_3 ,\loop[5].remd_tmp_reg_n_3_[6][1] ,\cal_tmp[6]_carry_i_2_n_3 ,\loop[6].remd_tmp_reg[7][0]_0 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_3 ),
        .CO({\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED [3],\cal_tmp[6]_carry__0_n_4 ,\cal_tmp[6]_carry__0_n_5 ,\cal_tmp[6]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[5].remd_tmp_reg_n_3_[6][5] ,\loop[5].remd_tmp_reg_n_3_[6][4] ,\loop[5].remd_tmp_reg_n_3_[6][3] }),
        .O({\cal_tmp[6]_4 ,\cal_tmp[6]_carry__0_n_8 ,\cal_tmp[6]_carry__0_n_9 ,\cal_tmp[6]_carry__0_n_10 }),
        .S({1'b1,\cal_tmp[6]_carry__0_i_1_n_3 ,\cal_tmp[6]_carry__0_i_2_n_3 ,\cal_tmp[6]_carry__0_i_3_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .O(\cal_tmp[6]_carry__0_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_2 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .O(\cal_tmp[6]_carry__0_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_3 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .O(\cal_tmp[6]_carry__0_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .O(\cal_tmp[6]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_2 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .O(\cal_tmp[6]_carry_i_2_n_3 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_3 ,\cal_tmp[7]_carry_n_4 ,\cal_tmp[7]_carry_n_5 ,\cal_tmp[7]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg_n_3_[7][2] ,\loop[6].remd_tmp_reg_n_3_[7][1] ,\loop[6].remd_tmp_reg_n_3_[7][0] ,A[2]}),
        .O({\cal_tmp[7]_carry_n_7 ,\cal_tmp[7]_carry_n_8 ,\cal_tmp[7]_carry_n_9 ,\cal_tmp[7]_carry_n_10 }),
        .S({\cal_tmp[7]_carry_i_1_n_3 ,\loop[6].remd_tmp_reg_n_3_[7][1] ,\cal_tmp[7]_carry_i_2_n_3 ,A[2]}));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_3 ),
        .CO({\cal_tmp[7]_carry__0_n_3 ,\cal_tmp[7]_carry__0_n_4 ,\cal_tmp[7]_carry__0_n_5 ,\cal_tmp[7]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[6].remd_tmp_reg_n_3_[7][6] ,\loop[6].remd_tmp_reg_n_3_[7][5] ,\loop[6].remd_tmp_reg_n_3_[7][4] ,\loop[6].remd_tmp_reg_n_3_[7][3] }),
        .O({\cal_tmp[7]_carry__0_n_7 ,\cal_tmp[7]_carry__0_n_8 ,\cal_tmp[7]_carry__0_n_9 ,\cal_tmp[7]_carry__0_n_10 }),
        .S({\cal_tmp[7]_carry__0_i_1_n_3 ,\cal_tmp[7]_carry__0_i_2_n_3 ,\cal_tmp[7]_carry__0_i_3_n_3 ,\cal_tmp[7]_carry__0_i_4_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .O(\cal_tmp[7]_carry__0_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_2 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .O(\cal_tmp[7]_carry__0_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_3 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .O(\cal_tmp[7]_carry__0_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_4 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .O(\cal_tmp[7]_carry__0_i_4_n_3 ));
  CARRY4 \cal_tmp[7]_carry__1 
       (.CI(\cal_tmp[7]_carry__0_n_3 ),
        .CO(\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED [3:1],\cal_tmp[7]_5 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .O(\cal_tmp[7]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_2 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .O(\cal_tmp[7]_carry_i_2_n_3 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_3 ,\cal_tmp[8]_carry_n_4 ,\cal_tmp[8]_carry_n_5 ,\cal_tmp[8]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg_n_3_[8][2] ,\loop[7].remd_tmp_reg_n_3_[8][1] ,\loop[7].remd_tmp_reg_n_3_[8][0] ,\loop[7].dividend_tmp_reg_n_3_[8][10] }),
        .O({\cal_tmp[8]_carry_n_7 ,\cal_tmp[8]_carry_n_8 ,\cal_tmp[8]_carry_n_9 ,\cal_tmp[8]_carry_n_10 }),
        .S({\cal_tmp[8]_carry_i_1_n_3 ,\loop[7].remd_tmp_reg_n_3_[8][1] ,\cal_tmp[8]_carry_i_2_n_3 ,\loop[7].dividend_tmp_reg_n_3_[8][10] }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_3 ),
        .CO({\cal_tmp[8]_carry__0_n_3 ,\cal_tmp[8]_carry__0_n_4 ,\cal_tmp[8]_carry__0_n_5 ,\cal_tmp[8]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[7].remd_tmp_reg_n_3_[8][6] ,\loop[7].remd_tmp_reg_n_3_[8][5] ,\loop[7].remd_tmp_reg_n_3_[8][4] ,\loop[7].remd_tmp_reg_n_3_[8][3] }),
        .O({\cal_tmp[8]_carry__0_n_7 ,\cal_tmp[8]_carry__0_n_8 ,\cal_tmp[8]_carry__0_n_9 ,\cal_tmp[8]_carry__0_n_10 }),
        .S({\cal_tmp[8]_carry__0_i_1_n_3 ,\cal_tmp[8]_carry__0_i_2_n_3 ,\cal_tmp[8]_carry__0_i_3_n_3 ,\cal_tmp[8]_carry__0_i_4_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .O(\cal_tmp[8]_carry__0_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_2 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .O(\cal_tmp[8]_carry__0_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_3 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .O(\cal_tmp[8]_carry__0_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_4 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .O(\cal_tmp[8]_carry__0_i_4_n_3 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED [3:1],\cal_tmp[8]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[7].remd_tmp_reg_n_3_[8][7] }),
        .O({\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED [3:2],\cal_tmp[8]_6 ,\cal_tmp[8]_carry__1_n_10 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[8]_carry__1_i_1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .O(\cal_tmp[8]_carry__1_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .O(\cal_tmp[8]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_2 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .O(\cal_tmp[8]_carry_i_2_n_3 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_3 ,\cal_tmp[9]_carry_n_4 ,\cal_tmp[9]_carry_n_5 ,\cal_tmp[9]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[8].remd_tmp_reg_n_3_[9][2] ,\loop[8].remd_tmp_reg_n_3_[9][1] ,\loop[8].remd_tmp_reg_n_3_[9][0] ,p_1_in}),
        .O({\cal_tmp[9]_carry_n_7 ,\cal_tmp[9]_carry_n_8 ,\cal_tmp[9]_carry_n_9 ,\cal_tmp[9]_carry_n_10 }),
        .S({\cal_tmp[9]_carry_i_1_n_3 ,\loop[8].remd_tmp_reg_n_3_[9][1] ,\cal_tmp[9]_carry_i_2_n_3 ,p_1_in}));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_3 ),
        .CO({\cal_tmp[9]_carry__0_n_3 ,\cal_tmp[9]_carry__0_n_4 ,\cal_tmp[9]_carry__0_n_5 ,\cal_tmp[9]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[8].remd_tmp_reg_n_3_[9][6] ,\loop[8].remd_tmp_reg_n_3_[9][5] ,\loop[8].remd_tmp_reg_n_3_[9][4] ,\loop[8].remd_tmp_reg_n_3_[9][3] }),
        .O({\cal_tmp[9]_carry__0_n_7 ,\cal_tmp[9]_carry__0_n_8 ,\cal_tmp[9]_carry__0_n_9 ,\cal_tmp[9]_carry__0_n_10 }),
        .S({\cal_tmp[9]_carry__0_i_1_n_3 ,\cal_tmp[9]_carry__0_i_2_n_3 ,\cal_tmp[9]_carry__0_i_3_n_3 ,\cal_tmp[9]_carry__0_i_4_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .O(\cal_tmp[9]_carry__0_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_2 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .O(\cal_tmp[9]_carry__0_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_3 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .O(\cal_tmp[9]_carry__0_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_4 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .O(\cal_tmp[9]_carry__0_i_4_n_3 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[9]_carry__1_n_5 ,\cal_tmp[9]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[8].remd_tmp_reg_n_3_[9][8] ,\loop[8].remd_tmp_reg_n_3_[9][7] }),
        .O({\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED [3],\cal_tmp[9]_7 ,\cal_tmp[9]_carry__1_n_9 ,\cal_tmp[9]_carry__1_n_10 }),
        .S({1'b0,1'b1,\cal_tmp[9]_carry__1_i_1_n_3 ,\cal_tmp[9]_carry__1_i_2_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .O(\cal_tmp[9]_carry__1_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_2 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .O(\cal_tmp[9]_carry__1_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .O(\cal_tmp[9]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_2 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .O(\cal_tmp[9]_carry_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][0]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11][0]_0 ),
        .I1(\cal_tmp[10]_8 ),
        .I2(\cal_tmp[10]_carry_n_10 ),
        .O(\loop[10].remd_tmp[11][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][1]_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .I1(\cal_tmp[10]_8 ),
        .I2(\cal_tmp[10]_carry_n_9 ),
        .O(\loop[10].remd_tmp[11][1]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][2]_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][1] ),
        .I1(\cal_tmp[10]_8 ),
        .I2(\cal_tmp[10]_carry_n_8 ),
        .O(\loop[10].remd_tmp[11][2]_i_1_n_3 ));
  FDRE \loop[10].remd_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[10].remd_tmp[11][0]_i_1_n_3 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[10].remd_tmp[11][1]_i_1_n_3 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[10].remd_tmp[11][2]_i_1_n_3 ),
        .Q(Q[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][0]_i_1 
       (.I0(DI[0]),
        .I1(\cal_tmp[2]_0 ),
        .I2(\cal_tmp[2]_carry_n_10 ),
        .O(\loop[2].remd_tmp[3][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][1]_i_1 
       (.I0(DI[1]),
        .I1(\cal_tmp[2]_0 ),
        .I2(\cal_tmp[2]_carry_n_9 ),
        .O(\loop[2].remd_tmp[3][1]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][2]_i_2 
       (.I0(DI[2]),
        .I1(\cal_tmp[2]_0 ),
        .I2(\cal_tmp[2]_carry_n_8 ),
        .O(\loop[2].remd_tmp[3][2]_i_2_n_3 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][0]_i_1_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][1]_i_1_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][1] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][2]_i_2_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][0]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4][0]_0 ),
        .I1(\cal_tmp[3]_1 ),
        .I2(\cal_tmp[3]_carry_n_10 ),
        .O(\loop[3].remd_tmp[4][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][1]_i_1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .I1(\cal_tmp[3]_1 ),
        .I2(\cal_tmp[3]_carry_n_9 ),
        .O(\loop[3].remd_tmp[4][1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][2]_i_1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][1] ),
        .I1(\cal_tmp[3]_1 ),
        .I2(\cal_tmp[3]_carry_n_8 ),
        .O(\loop[3].remd_tmp[4][2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][3]_i_1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .I1(\cal_tmp[3]_1 ),
        .I2(\cal_tmp[3]_carry_n_7 ),
        .O(\loop[3].remd_tmp[4][3]_i_1_n_3 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][0]_i_1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][1]_i_1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][1] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][2]_i_1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][3]_i_1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][0]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5][0]_0 ),
        .I1(\cal_tmp[4]_2 ),
        .I2(\cal_tmp[4]_carry_n_10 ),
        .O(\loop[4].remd_tmp[5][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][1]_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .I1(\cal_tmp[4]_2 ),
        .I2(\cal_tmp[4]_carry_n_9 ),
        .O(\loop[4].remd_tmp[5][1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][2]_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][1] ),
        .I1(\cal_tmp[4]_2 ),
        .I2(\cal_tmp[4]_carry_n_8 ),
        .O(\loop[4].remd_tmp[5][2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][3]_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .I1(\cal_tmp[4]_2 ),
        .I2(\cal_tmp[4]_carry_n_7 ),
        .O(\loop[4].remd_tmp[5][3]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][4]_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .I1(\cal_tmp[4]_2 ),
        .I2(\cal_tmp[4]_carry__0_n_10 ),
        .O(\loop[4].remd_tmp[5][4]_i_1_n_3 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][0]_i_1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][1]_i_1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][1] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][2]_i_1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][3]_i_1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][4]_i_1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][0]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6][0]_0 ),
        .I1(\cal_tmp[5]_3 ),
        .I2(\cal_tmp[5]_carry_n_10 ),
        .O(\loop[5].remd_tmp[6][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][1]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .I1(\cal_tmp[5]_3 ),
        .I2(\cal_tmp[5]_carry_n_9 ),
        .O(\loop[5].remd_tmp[6][1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][2]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][1] ),
        .I1(\cal_tmp[5]_3 ),
        .I2(\cal_tmp[5]_carry_n_8 ),
        .O(\loop[5].remd_tmp[6][2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][3]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .I1(\cal_tmp[5]_3 ),
        .I2(\cal_tmp[5]_carry_n_7 ),
        .O(\loop[5].remd_tmp[6][3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][4]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .I1(\cal_tmp[5]_3 ),
        .I2(\cal_tmp[5]_carry__0_n_10 ),
        .O(\loop[5].remd_tmp[6][4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][5]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .I1(\cal_tmp[5]_3 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][5]_i_1_n_3 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][0]_i_1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][1]_i_1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][1] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][2]_i_1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][3]_i_1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][4]_i_1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][5]_i_1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][0]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7][0]_0 ),
        .I1(\cal_tmp[6]_4 ),
        .I2(\cal_tmp[6]_carry_n_10 ),
        .O(\loop[6].remd_tmp[7][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][1]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .I1(\cal_tmp[6]_4 ),
        .I2(\cal_tmp[6]_carry_n_9 ),
        .O(\loop[6].remd_tmp[7][1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][2]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][1] ),
        .I1(\cal_tmp[6]_4 ),
        .I2(\cal_tmp[6]_carry_n_8 ),
        .O(\loop[6].remd_tmp[7][2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][3]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .I1(\cal_tmp[6]_4 ),
        .I2(\cal_tmp[6]_carry_n_7 ),
        .O(\loop[6].remd_tmp[7][3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][4]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .I1(\cal_tmp[6]_4 ),
        .I2(\cal_tmp[6]_carry__0_n_10 ),
        .O(\loop[6].remd_tmp[7][4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][5]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .I1(\cal_tmp[6]_4 ),
        .I2(\cal_tmp[6]_carry__0_n_9 ),
        .O(\loop[6].remd_tmp[7][5]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][6]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .I1(\cal_tmp[6]_4 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][6]_i_1_n_3 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][0]_i_1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][1]_i_1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][1] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][2]_i_1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][3]_i_1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][4]_i_1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][5]_i_1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][6]_i_1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .R(1'b0));
  FDRE \loop[7].dividend_tmp_reg[8][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[1]),
        .Q(\loop[7].dividend_tmp_reg_n_3_[8][10] ),
        .R(1'b0));
  FDRE \loop[7].dividend_tmp_reg[8][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[0]),
        .Q(\loop[7].dividend_tmp_reg_n_3_[8][9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][0]_i_1 
       (.I0(A[2]),
        .I1(\cal_tmp[7]_5 ),
        .I2(\cal_tmp[7]_carry_n_10 ),
        .O(\loop[7].remd_tmp[8][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][1]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .I1(\cal_tmp[7]_5 ),
        .I2(\cal_tmp[7]_carry_n_9 ),
        .O(\loop[7].remd_tmp[8][1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][2]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][1] ),
        .I1(\cal_tmp[7]_5 ),
        .I2(\cal_tmp[7]_carry_n_8 ),
        .O(\loop[7].remd_tmp[8][2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][3]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .I1(\cal_tmp[7]_5 ),
        .I2(\cal_tmp[7]_carry_n_7 ),
        .O(\loop[7].remd_tmp[8][3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][4]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .I1(\cal_tmp[7]_5 ),
        .I2(\cal_tmp[7]_carry__0_n_10 ),
        .O(\loop[7].remd_tmp[8][4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][5]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .I1(\cal_tmp[7]_5 ),
        .I2(\cal_tmp[7]_carry__0_n_9 ),
        .O(\loop[7].remd_tmp[8][5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][6]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .I1(\cal_tmp[7]_5 ),
        .I2(\cal_tmp[7]_carry__0_n_8 ),
        .O(\loop[7].remd_tmp[8][6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][7]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .I1(\cal_tmp[7]_5 ),
        .I2(\cal_tmp[7]_carry__0_n_7 ),
        .O(\loop[7].remd_tmp[8][7]_i_1_n_3 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][0]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][1]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][1] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][2]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][3]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][4]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][5]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][6]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][7]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .R(1'b0));
  FDRE \loop[8].dividend_tmp_reg[9][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].dividend_tmp_reg_n_3_[8][9] ),
        .Q(p_1_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][0]_i_1 
       (.I0(\loop[7].dividend_tmp_reg_n_3_[8][10] ),
        .I1(\cal_tmp[8]_6 ),
        .I2(\cal_tmp[8]_carry_n_10 ),
        .O(\loop[8].remd_tmp[9][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][1]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .I1(\cal_tmp[8]_6 ),
        .I2(\cal_tmp[8]_carry_n_9 ),
        .O(\loop[8].remd_tmp[9][1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][2]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][1] ),
        .I1(\cal_tmp[8]_6 ),
        .I2(\cal_tmp[8]_carry_n_8 ),
        .O(\loop[8].remd_tmp[9][2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][3]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .I1(\cal_tmp[8]_6 ),
        .I2(\cal_tmp[8]_carry_n_7 ),
        .O(\loop[8].remd_tmp[9][3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][4]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .I1(\cal_tmp[8]_6 ),
        .I2(\cal_tmp[8]_carry__0_n_10 ),
        .O(\loop[8].remd_tmp[9][4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][5]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .I1(\cal_tmp[8]_6 ),
        .I2(\cal_tmp[8]_carry__0_n_9 ),
        .O(\loop[8].remd_tmp[9][5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][6]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .I1(\cal_tmp[8]_6 ),
        .I2(\cal_tmp[8]_carry__0_n_8 ),
        .O(\loop[8].remd_tmp[9][6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][7]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .I1(\cal_tmp[8]_6 ),
        .I2(\cal_tmp[8]_carry__0_n_7 ),
        .O(\loop[8].remd_tmp[9][7]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][8]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .I1(\cal_tmp[8]_6 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][8]_i_1_n_3 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][0]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][1]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][1] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][2]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][3]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][4]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][5]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][6]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][7]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][8]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][0]_i_1 
       (.I0(p_1_in),
        .I1(\cal_tmp[9]_7 ),
        .I2(\cal_tmp[9]_carry_n_10 ),
        .O(\loop[9].remd_tmp[10][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][1]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .I1(\cal_tmp[9]_7 ),
        .I2(\cal_tmp[9]_carry_n_9 ),
        .O(\loop[9].remd_tmp[10][1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][2]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][1] ),
        .I1(\cal_tmp[9]_7 ),
        .I2(\cal_tmp[9]_carry_n_8 ),
        .O(\loop[9].remd_tmp[10][2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][3]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .I1(\cal_tmp[9]_7 ),
        .I2(\cal_tmp[9]_carry_n_7 ),
        .O(\loop[9].remd_tmp[10][3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][4]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .I1(\cal_tmp[9]_7 ),
        .I2(\cal_tmp[9]_carry__0_n_10 ),
        .O(\loop[9].remd_tmp[10][4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][5]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .I1(\cal_tmp[9]_7 ),
        .I2(\cal_tmp[9]_carry__0_n_9 ),
        .O(\loop[9].remd_tmp[10][5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][6]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .I1(\cal_tmp[9]_7 ),
        .I2(\cal_tmp[9]_carry__0_n_8 ),
        .O(\loop[9].remd_tmp[10][6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][7]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .I1(\cal_tmp[9]_7 ),
        .I2(\cal_tmp[9]_carry__0_n_7 ),
        .O(\loop[9].remd_tmp[10][7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][8]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .I1(\cal_tmp[9]_7 ),
        .I2(\cal_tmp[9]_carry__1_n_10 ),
        .O(\loop[9].remd_tmp[10][8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][9]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .I1(\cal_tmp[9]_7 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][9]_i_1_n_3 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][0]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][1]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][1] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][2]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][2] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][3]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][3] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][4]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][4] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][5]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][5] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][6]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][6] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][7]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][7] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][8]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][8] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][9]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][9] ),
        .R(1'b0));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "5'b00001" *) 
(* ap_ST_fsm_state2 = "5'b00010" *) (* ap_ST_fsm_state3 = "5'b00100" *) (* ap_ST_fsm_state4 = "5'b01000" *) 
(* ap_ST_fsm_state5 = "5'b10000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_v_tpg
   (ap_clk,
    ap_rst_n,
    fid_in,
    m_axis_video_TDATA,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    fid,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input fid_in;
  output [23:0]m_axis_video_TDATA;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;
  output [2:0]m_axis_video_TKEEP;
  output [2:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  output fid;
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [7:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [7:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  output interrupt;

  wire \<const0> ;
  wire B_V_data_1_sel_wr;
  wire CTRL_s_axi_U_n_100;
  wire CTRL_s_axi_U_n_101;
  wire CTRL_s_axi_U_n_102;
  wire CTRL_s_axi_U_n_103;
  wire CTRL_s_axi_U_n_104;
  wire CTRL_s_axi_U_n_105;
  wire CTRL_s_axi_U_n_106;
  wire CTRL_s_axi_U_n_107;
  wire CTRL_s_axi_U_n_108;
  wire CTRL_s_axi_U_n_109;
  wire CTRL_s_axi_U_n_110;
  wire CTRL_s_axi_U_n_111;
  wire CTRL_s_axi_U_n_112;
  wire CTRL_s_axi_U_n_113;
  wire CTRL_s_axi_U_n_114;
  wire CTRL_s_axi_U_n_115;
  wire CTRL_s_axi_U_n_116;
  wire CTRL_s_axi_U_n_117;
  wire CTRL_s_axi_U_n_118;
  wire CTRL_s_axi_U_n_119;
  wire CTRL_s_axi_U_n_120;
  wire CTRL_s_axi_U_n_121;
  wire CTRL_s_axi_U_n_122;
  wire CTRL_s_axi_U_n_123;
  wire CTRL_s_axi_U_n_124;
  wire CTRL_s_axi_U_n_126;
  wire CTRL_s_axi_U_n_127;
  wire CTRL_s_axi_U_n_128;
  wire CTRL_s_axi_U_n_129;
  wire CTRL_s_axi_U_n_130;
  wire CTRL_s_axi_U_n_131;
  wire CTRL_s_axi_U_n_132;
  wire CTRL_s_axi_U_n_133;
  wire CTRL_s_axi_U_n_134;
  wire CTRL_s_axi_U_n_136;
  wire CTRL_s_axi_U_n_145;
  wire CTRL_s_axi_U_n_146;
  wire CTRL_s_axi_U_n_147;
  wire CTRL_s_axi_U_n_148;
  wire CTRL_s_axi_U_n_16;
  wire CTRL_s_axi_U_n_18;
  wire CTRL_s_axi_U_n_19;
  wire CTRL_s_axi_U_n_20;
  wire CTRL_s_axi_U_n_21;
  wire CTRL_s_axi_U_n_22;
  wire CTRL_s_axi_U_n_23;
  wire CTRL_s_axi_U_n_24;
  wire CTRL_s_axi_U_n_317;
  wire CTRL_s_axi_U_n_318;
  wire CTRL_s_axi_U_n_319;
  wire CTRL_s_axi_U_n_320;
  wire CTRL_s_axi_U_n_321;
  wire CTRL_s_axi_U_n_322;
  wire CTRL_s_axi_U_n_323;
  wire CTRL_s_axi_U_n_324;
  wire CTRL_s_axi_U_n_325;
  wire CTRL_s_axi_U_n_326;
  wire CTRL_s_axi_U_n_327;
  wire CTRL_s_axi_U_n_328;
  wire CTRL_s_axi_U_n_329;
  wire CTRL_s_axi_U_n_33;
  wire CTRL_s_axi_U_n_330;
  wire CTRL_s_axi_U_n_331;
  wire CTRL_s_axi_U_n_332;
  wire CTRL_s_axi_U_n_333;
  wire CTRL_s_axi_U_n_334;
  wire CTRL_s_axi_U_n_335;
  wire CTRL_s_axi_U_n_336;
  wire CTRL_s_axi_U_n_337;
  wire CTRL_s_axi_U_n_338;
  wire CTRL_s_axi_U_n_339;
  wire CTRL_s_axi_U_n_340;
  wire CTRL_s_axi_U_n_341;
  wire CTRL_s_axi_U_n_342;
  wire CTRL_s_axi_U_n_343;
  wire CTRL_s_axi_U_n_344;
  wire CTRL_s_axi_U_n_345;
  wire CTRL_s_axi_U_n_346;
  wire CTRL_s_axi_U_n_347;
  wire CTRL_s_axi_U_n_348;
  wire CTRL_s_axi_U_n_349;
  wire CTRL_s_axi_U_n_35;
  wire CTRL_s_axi_U_n_350;
  wire CTRL_s_axi_U_n_351;
  wire CTRL_s_axi_U_n_352;
  wire CTRL_s_axi_U_n_353;
  wire CTRL_s_axi_U_n_354;
  wire CTRL_s_axi_U_n_355;
  wire CTRL_s_axi_U_n_356;
  wire CTRL_s_axi_U_n_357;
  wire CTRL_s_axi_U_n_358;
  wire CTRL_s_axi_U_n_359;
  wire CTRL_s_axi_U_n_36;
  wire CTRL_s_axi_U_n_360;
  wire CTRL_s_axi_U_n_361;
  wire CTRL_s_axi_U_n_362;
  wire CTRL_s_axi_U_n_363;
  wire CTRL_s_axi_U_n_364;
  wire CTRL_s_axi_U_n_365;
  wire CTRL_s_axi_U_n_366;
  wire CTRL_s_axi_U_n_367;
  wire CTRL_s_axi_U_n_368;
  wire CTRL_s_axi_U_n_37;
  wire CTRL_s_axi_U_n_38;
  wire CTRL_s_axi_U_n_39;
  wire CTRL_s_axi_U_n_5;
  wire CTRL_s_axi_U_n_56;
  wire CTRL_s_axi_U_n_57;
  wire CTRL_s_axi_U_n_58;
  wire CTRL_s_axi_U_n_59;
  wire CTRL_s_axi_U_n_6;
  wire CTRL_s_axi_U_n_60;
  wire CTRL_s_axi_U_n_63;
  wire CTRL_s_axi_U_n_85;
  wire CTRL_s_axi_U_n_86;
  wire CTRL_s_axi_U_n_87;
  wire CTRL_s_axi_U_n_88;
  wire CTRL_s_axi_U_n_89;
  wire CTRL_s_axi_U_n_90;
  wire CTRL_s_axi_U_n_91;
  wire CTRL_s_axi_U_n_92;
  wire CTRL_s_axi_U_n_93;
  wire CTRL_s_axi_U_n_94;
  wire CTRL_s_axi_U_n_95;
  wire CTRL_s_axi_U_n_96;
  wire CTRL_s_axi_U_n_97;
  wire CTRL_s_axi_U_n_98;
  wire CTRL_s_axi_U_n_99;
  wire \MultiPixStream2AXIvideo_U0/ap_CS_fsm_state1 ;
  wire \MultiPixStream2AXIvideo_U0/icmp_ln993_1_fu_235_p2 ;
  wire \MultiPixStream2AXIvideo_U0/icmp_ln993_fu_229_p2 ;
  wire [0:0]\MultiPixStream2AXIvideo_U0/sub_fu_199_p2 ;
  wire \MultiPixStream2AXIvideo_U0/switch_le_fu_223_p2 ;
  wire [15:0]ZplateHorContDelta;
  wire [15:0]ZplateHorContStart;
  wire [15:0]ZplateVerContDelta;
  wire [15:0]ZplateVerContStart;
  wire [31:1]add_ln457_fu_529_p2;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_done;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_ready_reg_n_3;
  wire [15:0]bck_motion_en;
  wire [7:0]bckgndId;
  wire bckgndYUV_full_n;
  wire [7:0]boxColorB;
  wire [7:0]boxColorG;
  wire [7:0]boxColorR;
  wire [15:0]boxSize;
  wire [7:0]colorFormat;
  wire [31:0]count;
  wire count0;
  wire count_new_0_reg_302;
  wire count_new_0_reg_3020;
  wire \count_new_0_reg_302[0]_i_1_n_3 ;
  wire \count_new_0_reg_302[31]_i_10_n_3 ;
  wire \count_new_0_reg_302[31]_i_11_n_3 ;
  wire \count_new_0_reg_302[31]_i_12_n_3 ;
  wire \count_new_0_reg_302[31]_i_4_n_3 ;
  wire \count_new_0_reg_302[31]_i_5_n_3 ;
  wire \count_new_0_reg_302[31]_i_6_n_3 ;
  wire \count_new_0_reg_302[31]_i_7_n_3 ;
  wire \count_new_0_reg_302[31]_i_9_n_3 ;
  wire \count_new_0_reg_302_reg[12]_i_1_n_3 ;
  wire \count_new_0_reg_302_reg[12]_i_1_n_4 ;
  wire \count_new_0_reg_302_reg[12]_i_1_n_5 ;
  wire \count_new_0_reg_302_reg[12]_i_1_n_6 ;
  wire \count_new_0_reg_302_reg[16]_i_1_n_3 ;
  wire \count_new_0_reg_302_reg[16]_i_1_n_4 ;
  wire \count_new_0_reg_302_reg[16]_i_1_n_5 ;
  wire \count_new_0_reg_302_reg[16]_i_1_n_6 ;
  wire \count_new_0_reg_302_reg[20]_i_1_n_3 ;
  wire \count_new_0_reg_302_reg[20]_i_1_n_4 ;
  wire \count_new_0_reg_302_reg[20]_i_1_n_5 ;
  wire \count_new_0_reg_302_reg[20]_i_1_n_6 ;
  wire \count_new_0_reg_302_reg[24]_i_1_n_3 ;
  wire \count_new_0_reg_302_reg[24]_i_1_n_4 ;
  wire \count_new_0_reg_302_reg[24]_i_1_n_5 ;
  wire \count_new_0_reg_302_reg[24]_i_1_n_6 ;
  wire \count_new_0_reg_302_reg[28]_i_1_n_3 ;
  wire \count_new_0_reg_302_reg[28]_i_1_n_4 ;
  wire \count_new_0_reg_302_reg[28]_i_1_n_5 ;
  wire \count_new_0_reg_302_reg[28]_i_1_n_6 ;
  wire \count_new_0_reg_302_reg[31]_i_3_n_5 ;
  wire \count_new_0_reg_302_reg[31]_i_3_n_6 ;
  wire \count_new_0_reg_302_reg[4]_i_1_n_3 ;
  wire \count_new_0_reg_302_reg[4]_i_1_n_4 ;
  wire \count_new_0_reg_302_reg[4]_i_1_n_5 ;
  wire \count_new_0_reg_302_reg[4]_i_1_n_6 ;
  wire \count_new_0_reg_302_reg[8]_i_1_n_3 ;
  wire \count_new_0_reg_302_reg[8]_i_1_n_4 ;
  wire \count_new_0_reg_302_reg[8]_i_1_n_5 ;
  wire \count_new_0_reg_302_reg[8]_i_1_n_6 ;
  wire \count_new_0_reg_302_reg_n_3_[0] ;
  wire \count_new_0_reg_302_reg_n_3_[10] ;
  wire \count_new_0_reg_302_reg_n_3_[11] ;
  wire \count_new_0_reg_302_reg_n_3_[12] ;
  wire \count_new_0_reg_302_reg_n_3_[13] ;
  wire \count_new_0_reg_302_reg_n_3_[14] ;
  wire \count_new_0_reg_302_reg_n_3_[15] ;
  wire \count_new_0_reg_302_reg_n_3_[16] ;
  wire \count_new_0_reg_302_reg_n_3_[17] ;
  wire \count_new_0_reg_302_reg_n_3_[18] ;
  wire \count_new_0_reg_302_reg_n_3_[19] ;
  wire \count_new_0_reg_302_reg_n_3_[1] ;
  wire \count_new_0_reg_302_reg_n_3_[20] ;
  wire \count_new_0_reg_302_reg_n_3_[21] ;
  wire \count_new_0_reg_302_reg_n_3_[22] ;
  wire \count_new_0_reg_302_reg_n_3_[23] ;
  wire \count_new_0_reg_302_reg_n_3_[24] ;
  wire \count_new_0_reg_302_reg_n_3_[25] ;
  wire \count_new_0_reg_302_reg_n_3_[26] ;
  wire \count_new_0_reg_302_reg_n_3_[27] ;
  wire \count_new_0_reg_302_reg_n_3_[28] ;
  wire \count_new_0_reg_302_reg_n_3_[29] ;
  wire \count_new_0_reg_302_reg_n_3_[2] ;
  wire \count_new_0_reg_302_reg_n_3_[30] ;
  wire \count_new_0_reg_302_reg_n_3_[31] ;
  wire \count_new_0_reg_302_reg_n_3_[3] ;
  wire \count_new_0_reg_302_reg_n_3_[4] ;
  wire \count_new_0_reg_302_reg_n_3_[5] ;
  wire \count_new_0_reg_302_reg_n_3_[6] ;
  wire \count_new_0_reg_302_reg_n_3_[7] ;
  wire \count_new_0_reg_302_reg_n_3_[8] ;
  wire \count_new_0_reg_302_reg_n_3_[9] ;
  wire [15:0]crossHairX;
  wire [14:0]crossHairY;
  wire fid;
  wire fid_in;
  wire grp_reg_unsigned_short_s_fu_513_n_5;
  wire grp_v_tpgHlsDataFlow_fu_313_ap_ready;
  wire grp_v_tpgHlsDataFlow_fu_313_ap_start_reg;
  wire [23:0]grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TDATA;
  wire grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER;
  wire grp_v_tpgHlsDataFlow_fu_313_n_11;
  wire grp_v_tpgHlsDataFlow_fu_313_n_12;
  wire grp_v_tpgHlsDataFlow_fu_313_n_13;
  wire grp_v_tpgHlsDataFlow_fu_313_n_14;
  wire grp_v_tpgHlsDataFlow_fu_313_n_15;
  wire grp_v_tpgHlsDataFlow_fu_313_n_18;
  wire grp_v_tpgHlsDataFlow_fu_313_n_19;
  wire grp_v_tpgHlsDataFlow_fu_313_n_31;
  wire grp_v_tpgHlsDataFlow_fu_313_n_53;
  wire grp_v_tpgHlsDataFlow_fu_313_n_56;
  wire grp_v_tpgHlsDataFlow_fu_313_n_57;
  wire grp_v_tpgHlsDataFlow_fu_313_n_59;
  wire grp_v_tpgHlsDataFlow_fu_313_n_6;
  wire grp_v_tpgHlsDataFlow_fu_313_n_60;
  wire grp_v_tpgHlsDataFlow_fu_313_n_61;
  wire grp_v_tpgHlsDataFlow_fu_313_n_62;
  wire grp_v_tpgHlsDataFlow_fu_313_n_63;
  wire grp_v_tpgHlsDataFlow_fu_313_n_64;
  wire grp_v_tpgHlsDataFlow_fu_313_n_65;
  wire grp_v_tpgHlsDataFlow_fu_313_n_66;
  wire grp_v_tpgHlsDataFlow_fu_313_n_67;
  wire grp_v_tpgHlsDataFlow_fu_313_n_7;
  wire grp_v_tpgHlsDataFlow_fu_313_n_70;
  wire grp_v_tpgHlsDataFlow_fu_313_n_71;
  wire grp_v_tpgHlsDataFlow_fu_313_n_72;
  wire grp_v_tpgHlsDataFlow_fu_313_n_73;
  wire grp_v_tpgHlsDataFlow_fu_313_n_74;
  wire grp_v_tpgHlsDataFlow_fu_313_n_75;
  wire grp_v_tpgHlsDataFlow_fu_313_n_76;
  wire grp_v_tpgHlsDataFlow_fu_313_n_77;
  wire grp_v_tpgHlsDataFlow_fu_313_n_78;
  wire grp_v_tpgHlsDataFlow_fu_313_n_79;
  wire [15:0]height;
  wire icmp_ln455_reg_587;
  wire interrupt;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [7:0]motionSpeed;
  wire [7:0]ovrlayId;
  wire p_0_in;
  wire s;
  wire \s[0]_i_10_n_3 ;
  wire \s[0]_i_11_n_3 ;
  wire \s[0]_i_12_n_3 ;
  wire \s[0]_i_13_n_3 ;
  wire \s[0]_i_15_n_3 ;
  wire \s[0]_i_16_n_3 ;
  wire \s[0]_i_17_n_3 ;
  wire \s[0]_i_18_n_3 ;
  wire \s[0]_i_19_n_3 ;
  wire \s[0]_i_20_n_3 ;
  wire \s[0]_i_21_n_3 ;
  wire \s[0]_i_22_n_3 ;
  wire \s[0]_i_23_n_3 ;
  wire \s[0]_i_4_n_3 ;
  wire \s[0]_i_6_n_3 ;
  wire \s[0]_i_7_n_3 ;
  wire \s[0]_i_8_n_3 ;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire \s_reg[0]_i_14_n_3 ;
  wire \s_reg[0]_i_14_n_4 ;
  wire \s_reg[0]_i_14_n_5 ;
  wire \s_reg[0]_i_14_n_6 ;
  wire \s_reg[0]_i_2_n_10 ;
  wire \s_reg[0]_i_2_n_3 ;
  wire \s_reg[0]_i_2_n_4 ;
  wire \s_reg[0]_i_2_n_5 ;
  wire \s_reg[0]_i_2_n_6 ;
  wire \s_reg[0]_i_2_n_7 ;
  wire \s_reg[0]_i_2_n_8 ;
  wire \s_reg[0]_i_2_n_9 ;
  wire \s_reg[0]_i_3_n_5 ;
  wire \s_reg[0]_i_3_n_6 ;
  wire \s_reg[0]_i_5_n_3 ;
  wire \s_reg[0]_i_5_n_4 ;
  wire \s_reg[0]_i_5_n_5 ;
  wire \s_reg[0]_i_5_n_6 ;
  wire \s_reg[0]_i_9_n_3 ;
  wire \s_reg[0]_i_9_n_4 ;
  wire \s_reg[0]_i_9_n_5 ;
  wire \s_reg[0]_i_9_n_6 ;
  wire \s_reg[12]_i_1_n_10 ;
  wire \s_reg[12]_i_1_n_3 ;
  wire \s_reg[12]_i_1_n_4 ;
  wire \s_reg[12]_i_1_n_5 ;
  wire \s_reg[12]_i_1_n_6 ;
  wire \s_reg[12]_i_1_n_7 ;
  wire \s_reg[12]_i_1_n_8 ;
  wire \s_reg[12]_i_1_n_9 ;
  wire \s_reg[16]_i_1_n_10 ;
  wire \s_reg[16]_i_1_n_3 ;
  wire \s_reg[16]_i_1_n_4 ;
  wire \s_reg[16]_i_1_n_5 ;
  wire \s_reg[16]_i_1_n_6 ;
  wire \s_reg[16]_i_1_n_7 ;
  wire \s_reg[16]_i_1_n_8 ;
  wire \s_reg[16]_i_1_n_9 ;
  wire \s_reg[20]_i_1_n_10 ;
  wire \s_reg[20]_i_1_n_3 ;
  wire \s_reg[20]_i_1_n_4 ;
  wire \s_reg[20]_i_1_n_5 ;
  wire \s_reg[20]_i_1_n_6 ;
  wire \s_reg[20]_i_1_n_7 ;
  wire \s_reg[20]_i_1_n_8 ;
  wire \s_reg[20]_i_1_n_9 ;
  wire \s_reg[24]_i_1_n_10 ;
  wire \s_reg[24]_i_1_n_3 ;
  wire \s_reg[24]_i_1_n_4 ;
  wire \s_reg[24]_i_1_n_5 ;
  wire \s_reg[24]_i_1_n_6 ;
  wire \s_reg[24]_i_1_n_7 ;
  wire \s_reg[24]_i_1_n_8 ;
  wire \s_reg[24]_i_1_n_9 ;
  wire \s_reg[28]_i_1_n_10 ;
  wire \s_reg[28]_i_1_n_4 ;
  wire \s_reg[28]_i_1_n_5 ;
  wire \s_reg[28]_i_1_n_6 ;
  wire \s_reg[28]_i_1_n_7 ;
  wire \s_reg[28]_i_1_n_8 ;
  wire \s_reg[28]_i_1_n_9 ;
  wire \s_reg[4]_i_1_n_10 ;
  wire \s_reg[4]_i_1_n_3 ;
  wire \s_reg[4]_i_1_n_4 ;
  wire \s_reg[4]_i_1_n_5 ;
  wire \s_reg[4]_i_1_n_6 ;
  wire \s_reg[4]_i_1_n_7 ;
  wire \s_reg[4]_i_1_n_8 ;
  wire \s_reg[4]_i_1_n_9 ;
  wire \s_reg[8]_i_1_n_10 ;
  wire \s_reg[8]_i_1_n_3 ;
  wire \s_reg[8]_i_1_n_4 ;
  wire \s_reg[8]_i_1_n_5 ;
  wire \s_reg[8]_i_1_n_6 ;
  wire \s_reg[8]_i_1_n_7 ;
  wire \s_reg[8]_i_1_n_8 ;
  wire \s_reg[8]_i_1_n_9 ;
  wire \s_reg_n_3_[0] ;
  wire \s_reg_n_3_[1] ;
  wire \s_reg_n_3_[2] ;
  wire [28:0]tmp_1_fu_545_p4;
  wire [1:0]\tpgBackground_U0/Sel_fu_1012_p4 ;
  wire [0:0]\tpgBackground_U0/add_ln1404_fu_799_p2 ;
  wire \tpgBackground_U0/ap_CS_fsm_state1 ;
  wire \tpgBackground_U0/ap_CS_fsm_state2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_49960 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_condition_1899 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_condition_4634 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_enable_reg_pp0_iter21 ;
  wire [14:12]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_sig_allocacmp_x_4 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1027_fu_1641_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1050_fu_1887_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1285_reg_50140 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_fu_1635_p2332_in ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_fu_498 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg ;
  wire \tpgBackground_U0/icmp_ln518_fu_994_p2 ;
  wire \tpgBackground_U0/not_cmp2_i321_fu_643_p2 ;
  wire [6:0]\tpgBackground_U0/rampStart_reg ;
  wire \tpgForeground_U0/and10_i_fu_270_p2 ;
  wire \tpgForeground_U0/and26_i_fu_284_p2 ;
  wire \tpgForeground_U0/and4_i_fu_256_p2 ;
  wire \tpgForeground_U0/ap_CS_fsm_state1 ;
  wire \tpgForeground_U0/icmp_fu_304_p2 ;
  wire [15:0]\tpgForeground_U0/y_fu_90_reg ;
  wire [15:0]width;
  wire [3:2]\NLW_count_new_0_reg_302_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_new_0_reg_302_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_s_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:3]\NLW_s_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_s_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_s_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_s_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_s_reg[28]_i_1_CO_UNCONNECTED ;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_CTRL_s_axi CTRL_s_axi_U
       (.B(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_sig_allocacmp_x_4 ),
        .CO(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_fu_1635_p2332_in ),
        .D(\tpgBackground_U0/add_ln1404_fu_799_p2 ),
        .E(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_49960 ),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .Q(bckgndId),
        .S(CTRL_s_axi_U_n_39),
        .SR(CTRL_s_axi_U_n_33),
        .SS(ap_rst_n_inv),
        .\add_ln1240_reg_4996_reg[10] (grp_v_tpgHlsDataFlow_fu_313_n_19),
        .and10_i_fu_270_p2(\tpgForeground_U0/and10_i_fu_270_p2 ),
        .and26_i_fu_284_p2(\tpgForeground_U0/and26_i_fu_284_p2 ),
        .and4_i_fu_256_p2(\tpgForeground_U0/and4_i_fu_256_p2 ),
        .\ap_CS_fsm_reg[0] (CTRL_s_axi_U_n_126),
        .\ap_CS_fsm_reg[0]_0 (CTRL_s_axi_U_n_127),
        .\ap_CS_fsm_reg[0]_1 (CTRL_s_axi_U_n_128),
        .ap_clk(ap_clk),
        .ap_condition_1899(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_condition_1899 ),
        .ap_condition_4634(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_condition_4634 ),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter21(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_enable_reg_pp0_iter21 ),
        .\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0] (CTRL_s_axi_U_n_24),
        .\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_313_n_11),
        .\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0] (CTRL_s_axi_U_n_18),
        .\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_313_n_12),
        .\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0] (CTRL_s_axi_U_n_20),
        .\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_313_n_13),
        .\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0] (CTRL_s_axi_U_n_21),
        .\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_313_n_14),
        .\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0] (CTRL_s_axi_U_n_22),
        .\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_313_n_15),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .auto_restart_status_reg_0(\ap_CS_fsm_reg_n_3_[0] ),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .\cmp103_reg_393_reg[0] (CTRL_s_axi_U_n_136),
        .\cmp103_reg_393_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_313_n_53),
        .\cmp103_reg_393_reg[0]_1 (\MultiPixStream2AXIvideo_U0/ap_CS_fsm_state1 ),
        .\cmp126_i_reg_1387_reg[0] (grp_v_tpgHlsDataFlow_fu_313_n_6),
        .\cmp59_i_reg_1382_reg[0] (grp_v_tpgHlsDataFlow_fu_313_n_7),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg(CTRL_s_axi_U_n_35),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0(CTRL_s_axi_U_n_37),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1(CTRL_s_axi_U_n_38),
        .grp_v_tpgHlsDataFlow_fu_313_ap_ready(grp_v_tpgHlsDataFlow_fu_313_ap_ready),
        .icmp_fu_304_p2(\tpgForeground_U0/icmp_fu_304_p2 ),
        .icmp_ln1027_fu_1641_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1027_fu_1641_p2 ),
        .icmp_ln1050_fu_1887_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1050_fu_1887_p2 ),
        .icmp_ln1285_reg_50140(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1285_reg_50140 ),
        .icmp_ln993_1_fu_235_p2(\MultiPixStream2AXIvideo_U0/icmp_ln993_1_fu_235_p2 ),
        .icmp_ln993_fu_229_p2(\MultiPixStream2AXIvideo_U0/icmp_ln993_fu_229_p2 ),
        .\int_ZplateHorContDelta_reg[15]_0 (ZplateHorContDelta),
        .\int_ZplateHorContStart_reg[15]_0 (ZplateHorContStart),
        .\int_ZplateVerContDelta_reg[15]_0 (ZplateVerContDelta),
        .\int_ZplateVerContStart_reg[15]_0 (ZplateVerContStart),
        .int_ap_start_reg_0(ap_NS_fsm[1]),
        .\int_bck_motion_en_reg[15]_0 (bck_motion_en),
        .\int_bckgndId_reg[0]_0 (CTRL_s_axi_U_n_36),
        .\int_bckgndId_reg[0]_1 (CTRL_s_axi_U_n_333),
        .\int_bckgndId_reg[1]_0 (CTRL_s_axi_U_n_5),
        .\int_bckgndId_reg[1]_1 (CTRL_s_axi_U_n_57),
        .\int_bckgndId_reg[2]_0 (CTRL_s_axi_U_n_6),
        .\int_bckgndId_reg[2]_1 (CTRL_s_axi_U_n_23),
        .\int_bckgndId_reg[2]_2 (CTRL_s_axi_U_n_332),
        .\int_bckgndId_reg[3]_0 (CTRL_s_axi_U_n_56),
        .\int_bckgndId_reg[3]_1 (CTRL_s_axi_U_n_334),
        .\int_bckgndId_reg[4]_0 (CTRL_s_axi_U_n_19),
        .\int_bckgndId_reg[6]_0 (CTRL_s_axi_U_n_16),
        .\int_boxColorB_reg[7]_0 (boxColorB),
        .\int_boxColorG_reg[7]_0 (boxColorG),
        .\int_boxColorR_reg[7]_0 (boxColorR),
        .\int_boxSize_reg[15]_0 (boxSize),
        .\int_colorFormat_reg[4]_0 (CTRL_s_axi_U_n_63),
        .\int_colorFormat_reg[4]_1 (CTRL_s_axi_U_n_368),
        .\int_colorFormat_reg[7]_0 (colorFormat),
        .\int_crossHairX_reg[15]_0 (crossHairX),
        .\int_crossHairY_reg[14]_0 (crossHairY),
        .\int_crossHairY_reg[15]_0 (CTRL_s_axi_U_n_343),
        .\int_height_reg[10]_0 ({CTRL_s_axi_U_n_129,CTRL_s_axi_U_n_130,CTRL_s_axi_U_n_131,CTRL_s_axi_U_n_132}),
        .\int_height_reg[11]_0 ({CTRL_s_axi_U_n_344,CTRL_s_axi_U_n_345,CTRL_s_axi_U_n_346,CTRL_s_axi_U_n_347}),
        .\int_height_reg[12]_0 ({CTRL_s_axi_U_n_97,CTRL_s_axi_U_n_98,CTRL_s_axi_U_n_99,CTRL_s_axi_U_n_100}),
        .\int_height_reg[15]_0 (height),
        .\int_height_reg[15]_1 ({CTRL_s_axi_U_n_101,CTRL_s_axi_U_n_102,CTRL_s_axi_U_n_103}),
        .\int_height_reg[15]_2 ({CTRL_s_axi_U_n_104,CTRL_s_axi_U_n_105}),
        .\int_height_reg[15]_3 ({CTRL_s_axi_U_n_133,CTRL_s_axi_U_n_134}),
        .\int_height_reg[15]_4 ({CTRL_s_axi_U_n_339,CTRL_s_axi_U_n_340,CTRL_s_axi_U_n_341,CTRL_s_axi_U_n_342}),
        .\int_height_reg[3]_0 ({CTRL_s_axi_U_n_319,CTRL_s_axi_U_n_320,CTRL_s_axi_U_n_321}),
        .\int_height_reg[3]_1 ({CTRL_s_axi_U_n_360,CTRL_s_axi_U_n_361,CTRL_s_axi_U_n_362,CTRL_s_axi_U_n_363}),
        .\int_height_reg[4]_0 ({CTRL_s_axi_U_n_85,CTRL_s_axi_U_n_86,CTRL_s_axi_U_n_87,CTRL_s_axi_U_n_88}),
        .\int_height_reg[7]_0 ({CTRL_s_axi_U_n_352,CTRL_s_axi_U_n_353,CTRL_s_axi_U_n_354,CTRL_s_axi_U_n_355}),
        .\int_height_reg[8]_0 ({CTRL_s_axi_U_n_93,CTRL_s_axi_U_n_94,CTRL_s_axi_U_n_95,CTRL_s_axi_U_n_96}),
        .\int_height_reg[9]_0 ({CTRL_s_axi_U_n_89,CTRL_s_axi_U_n_90,CTRL_s_axi_U_n_91,CTRL_s_axi_U_n_92}),
        .\int_motionSpeed_reg[3]_0 ({CTRL_s_axi_U_n_325,CTRL_s_axi_U_n_326,CTRL_s_axi_U_n_327,CTRL_s_axi_U_n_328}),
        .\int_motionSpeed_reg[6]_0 ({CTRL_s_axi_U_n_329,CTRL_s_axi_U_n_330,CTRL_s_axi_U_n_331}),
        .\int_motionSpeed_reg[7]_0 (motionSpeed),
        .\int_ovrlayId_reg[7]_0 (ovrlayId),
        .\int_width_reg[10]_0 ({CTRL_s_axi_U_n_114,CTRL_s_axi_U_n_115,CTRL_s_axi_U_n_116,CTRL_s_axi_U_n_117,CTRL_s_axi_U_n_118,CTRL_s_axi_U_n_119,CTRL_s_axi_U_n_120,CTRL_s_axi_U_n_121,CTRL_s_axi_U_n_122,CTRL_s_axi_U_n_123,CTRL_s_axi_U_n_124,\MultiPixStream2AXIvideo_U0/sub_fu_199_p2 }),
        .\int_width_reg[11]_0 ({CTRL_s_axi_U_n_348,CTRL_s_axi_U_n_349,CTRL_s_axi_U_n_350,CTRL_s_axi_U_n_351}),
        .\int_width_reg[12]_0 ({CTRL_s_axi_U_n_110,CTRL_s_axi_U_n_111,CTRL_s_axi_U_n_112,CTRL_s_axi_U_n_113}),
        .\int_width_reg[15]_0 (width),
        .\int_width_reg[15]_1 ({CTRL_s_axi_U_n_58,CTRL_s_axi_U_n_59,CTRL_s_axi_U_n_60}),
        .\int_width_reg[15]_2 ({CTRL_s_axi_U_n_335,CTRL_s_axi_U_n_336,CTRL_s_axi_U_n_337,CTRL_s_axi_U_n_338}),
        .\int_width_reg[2]_0 ({CTRL_s_axi_U_n_317,CTRL_s_axi_U_n_318}),
        .\int_width_reg[3]_0 ({CTRL_s_axi_U_n_322,CTRL_s_axi_U_n_323,CTRL_s_axi_U_n_324}),
        .\int_width_reg[3]_1 ({CTRL_s_axi_U_n_364,CTRL_s_axi_U_n_365,CTRL_s_axi_U_n_366,CTRL_s_axi_U_n_367}),
        .\int_width_reg[4]_0 ({CTRL_s_axi_U_n_145,CTRL_s_axi_U_n_146,CTRL_s_axi_U_n_147,CTRL_s_axi_U_n_148}),
        .\int_width_reg[7]_0 ({CTRL_s_axi_U_n_356,CTRL_s_axi_U_n_357,CTRL_s_axi_U_n_358,CTRL_s_axi_U_n_359}),
        .\int_width_reg[8]_0 ({CTRL_s_axi_U_n_106,CTRL_s_axi_U_n_107,CTRL_s_axi_U_n_108,CTRL_s_axi_U_n_109}),
        .interrupt(interrupt),
        .not_cmp2_i321_fu_643_p2(\tpgBackground_U0/not_cmp2_i321_fu_643_p2 ),
        .out({grp_v_tpgHlsDataFlow_fu_313_n_60,grp_v_tpgHlsDataFlow_fu_313_n_61,grp_v_tpgHlsDataFlow_fu_313_n_62,grp_v_tpgHlsDataFlow_fu_313_n_63,grp_v_tpgHlsDataFlow_fu_313_n_64,grp_v_tpgHlsDataFlow_fu_313_n_65,grp_v_tpgHlsDataFlow_fu_313_n_66,grp_v_tpgHlsDataFlow_fu_313_n_67,\tpgBackground_U0/Sel_fu_1012_p4 ,grp_v_tpgHlsDataFlow_fu_313_n_70,grp_v_tpgHlsDataFlow_fu_313_n_71,grp_v_tpgHlsDataFlow_fu_313_n_72,grp_v_tpgHlsDataFlow_fu_313_n_73,grp_v_tpgHlsDataFlow_fu_313_n_74,grp_v_tpgHlsDataFlow_fu_313_n_75}),
        .\p_0_0_0_0_0554_lcssa561_fu_252[2]_i_2 (grp_v_tpgHlsDataFlow_fu_313_n_18),
        .\rampStart_reg[7] (\tpgBackground_U0/icmp_ln518_fu_994_p2 ),
        .\rampStart_reg[7]_0 ({\tpgBackground_U0/ap_CS_fsm_state2 ,\tpgBackground_U0/ap_CS_fsm_state1 }),
        .\rampStart_reg[7]_1 (\tpgBackground_U0/rampStart_reg ),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(\^s_axi_CTRL_RDATA ),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA[15:0]),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB[1:0]),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .switch_le_fu_223_p2(\MultiPixStream2AXIvideo_U0/switch_le_fu_223_p2 ),
        .\tobool_reg_411_reg[0] (\tpgForeground_U0/ap_CS_fsm_state1 ),
        .\tobool_reg_411_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_313_n_31),
        .x_fu_498(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_fu_498 ),
        .y_fu_90_reg(\tpgForeground_U0/y_fu_90_reg ),
        .\zonePlateVDelta_reg[0] (grp_v_tpgHlsDataFlow_fu_313_n_56));
  GND GND
       (.G(\<const0> ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_313_n_57),
        .Q(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_313_n_78),
        .Q(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_ready_reg_n_3),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \count[31]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(icmp_ln455_reg_587),
        .O(count0));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \count_new_0_reg_302[0]_i_1 
       (.I0(\count_new_0_reg_302[31]_i_4_n_3 ),
        .I1(\count_new_0_reg_302[31]_i_5_n_3 ),
        .I2(\count_new_0_reg_302[31]_i_6_n_3 ),
        .I3(\count_new_0_reg_302[31]_i_7_n_3 ),
        .I4(count[0]),
        .O(\count_new_0_reg_302[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \count_new_0_reg_302[31]_i_10 
       (.I0(add_ln457_fu_529_p2[23]),
        .I1(add_ln457_fu_529_p2[10]),
        .I2(add_ln457_fu_529_p2[29]),
        .I3(add_ln457_fu_529_p2[14]),
        .O(\count_new_0_reg_302[31]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \count_new_0_reg_302[31]_i_11 
       (.I0(add_ln457_fu_529_p2[28]),
        .I1(add_ln457_fu_529_p2[6]),
        .I2(add_ln457_fu_529_p2[5]),
        .I3(add_ln457_fu_529_p2[2]),
        .O(\count_new_0_reg_302[31]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \count_new_0_reg_302[31]_i_12 
       (.I0(add_ln457_fu_529_p2[24]),
        .I1(add_ln457_fu_529_p2[4]),
        .I2(add_ln457_fu_529_p2[30]),
        .I3(add_ln457_fu_529_p2[25]),
        .O(\count_new_0_reg_302[31]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \count_new_0_reg_302[31]_i_4 
       (.I0(add_ln457_fu_529_p2[18]),
        .I1(add_ln457_fu_529_p2[3]),
        .I2(add_ln457_fu_529_p2[13]),
        .I3(add_ln457_fu_529_p2[31]),
        .I4(\count_new_0_reg_302[31]_i_9_n_3 ),
        .O(\count_new_0_reg_302[31]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \count_new_0_reg_302[31]_i_5 
       (.I0(add_ln457_fu_529_p2[8]),
        .I1(add_ln457_fu_529_p2[21]),
        .I2(add_ln457_fu_529_p2[22]),
        .I3(count[0]),
        .I4(\count_new_0_reg_302[31]_i_10_n_3 ),
        .O(\count_new_0_reg_302[31]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \count_new_0_reg_302[31]_i_6 
       (.I0(add_ln457_fu_529_p2[16]),
        .I1(add_ln457_fu_529_p2[19]),
        .I2(add_ln457_fu_529_p2[15]),
        .I3(add_ln457_fu_529_p2[26]),
        .I4(\count_new_0_reg_302[31]_i_11_n_3 ),
        .O(\count_new_0_reg_302[31]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \count_new_0_reg_302[31]_i_7 
       (.I0(add_ln457_fu_529_p2[12]),
        .I1(add_ln457_fu_529_p2[27]),
        .I2(add_ln457_fu_529_p2[11]),
        .I3(add_ln457_fu_529_p2[20]),
        .I4(\count_new_0_reg_302[31]_i_12_n_3 ),
        .O(\count_new_0_reg_302[31]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \count_new_0_reg_302[31]_i_9 
       (.I0(add_ln457_fu_529_p2[1]),
        .I1(add_ln457_fu_529_p2[17]),
        .I2(add_ln457_fu_529_p2[7]),
        .I3(add_ln457_fu_529_p2[9]),
        .O(\count_new_0_reg_302[31]_i_9_n_3 ));
  FDRE \count_new_0_reg_302_reg[0] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(\count_new_0_reg_302[0]_i_1_n_3 ),
        .Q(\count_new_0_reg_302_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \count_new_0_reg_302_reg[10] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[10]),
        .Q(\count_new_0_reg_302_reg_n_3_[10] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[11] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[11]),
        .Q(\count_new_0_reg_302_reg_n_3_[11] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[12] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[12]),
        .Q(\count_new_0_reg_302_reg_n_3_[12] ),
        .R(count_new_0_reg_302));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_new_0_reg_302_reg[12]_i_1 
       (.CI(\count_new_0_reg_302_reg[8]_i_1_n_3 ),
        .CO({\count_new_0_reg_302_reg[12]_i_1_n_3 ,\count_new_0_reg_302_reg[12]_i_1_n_4 ,\count_new_0_reg_302_reg[12]_i_1_n_5 ,\count_new_0_reg_302_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_529_p2[12:9]),
        .S(count[12:9]));
  FDRE \count_new_0_reg_302_reg[13] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[13]),
        .Q(\count_new_0_reg_302_reg_n_3_[13] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[14] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[14]),
        .Q(\count_new_0_reg_302_reg_n_3_[14] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[15] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[15]),
        .Q(\count_new_0_reg_302_reg_n_3_[15] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[16] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[16]),
        .Q(\count_new_0_reg_302_reg_n_3_[16] ),
        .R(count_new_0_reg_302));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_new_0_reg_302_reg[16]_i_1 
       (.CI(\count_new_0_reg_302_reg[12]_i_1_n_3 ),
        .CO({\count_new_0_reg_302_reg[16]_i_1_n_3 ,\count_new_0_reg_302_reg[16]_i_1_n_4 ,\count_new_0_reg_302_reg[16]_i_1_n_5 ,\count_new_0_reg_302_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_529_p2[16:13]),
        .S(count[16:13]));
  FDRE \count_new_0_reg_302_reg[17] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[17]),
        .Q(\count_new_0_reg_302_reg_n_3_[17] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[18] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[18]),
        .Q(\count_new_0_reg_302_reg_n_3_[18] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[19] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[19]),
        .Q(\count_new_0_reg_302_reg_n_3_[19] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[1] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[1]),
        .Q(\count_new_0_reg_302_reg_n_3_[1] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[20] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[20]),
        .Q(\count_new_0_reg_302_reg_n_3_[20] ),
        .R(count_new_0_reg_302));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_new_0_reg_302_reg[20]_i_1 
       (.CI(\count_new_0_reg_302_reg[16]_i_1_n_3 ),
        .CO({\count_new_0_reg_302_reg[20]_i_1_n_3 ,\count_new_0_reg_302_reg[20]_i_1_n_4 ,\count_new_0_reg_302_reg[20]_i_1_n_5 ,\count_new_0_reg_302_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_529_p2[20:17]),
        .S(count[20:17]));
  FDRE \count_new_0_reg_302_reg[21] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[21]),
        .Q(\count_new_0_reg_302_reg_n_3_[21] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[22] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[22]),
        .Q(\count_new_0_reg_302_reg_n_3_[22] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[23] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[23]),
        .Q(\count_new_0_reg_302_reg_n_3_[23] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[24] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[24]),
        .Q(\count_new_0_reg_302_reg_n_3_[24] ),
        .R(count_new_0_reg_302));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_new_0_reg_302_reg[24]_i_1 
       (.CI(\count_new_0_reg_302_reg[20]_i_1_n_3 ),
        .CO({\count_new_0_reg_302_reg[24]_i_1_n_3 ,\count_new_0_reg_302_reg[24]_i_1_n_4 ,\count_new_0_reg_302_reg[24]_i_1_n_5 ,\count_new_0_reg_302_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_529_p2[24:21]),
        .S(count[24:21]));
  FDRE \count_new_0_reg_302_reg[25] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[25]),
        .Q(\count_new_0_reg_302_reg_n_3_[25] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[26] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[26]),
        .Q(\count_new_0_reg_302_reg_n_3_[26] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[27] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[27]),
        .Q(\count_new_0_reg_302_reg_n_3_[27] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[28] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[28]),
        .Q(\count_new_0_reg_302_reg_n_3_[28] ),
        .R(count_new_0_reg_302));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_new_0_reg_302_reg[28]_i_1 
       (.CI(\count_new_0_reg_302_reg[24]_i_1_n_3 ),
        .CO({\count_new_0_reg_302_reg[28]_i_1_n_3 ,\count_new_0_reg_302_reg[28]_i_1_n_4 ,\count_new_0_reg_302_reg[28]_i_1_n_5 ,\count_new_0_reg_302_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_529_p2[28:25]),
        .S(count[28:25]));
  FDRE \count_new_0_reg_302_reg[29] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[29]),
        .Q(\count_new_0_reg_302_reg_n_3_[29] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[2] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[2]),
        .Q(\count_new_0_reg_302_reg_n_3_[2] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[30] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[30]),
        .Q(\count_new_0_reg_302_reg_n_3_[30] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[31] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[31]),
        .Q(\count_new_0_reg_302_reg_n_3_[31] ),
        .R(count_new_0_reg_302));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_new_0_reg_302_reg[31]_i_3 
       (.CI(\count_new_0_reg_302_reg[28]_i_1_n_3 ),
        .CO({\NLW_count_new_0_reg_302_reg[31]_i_3_CO_UNCONNECTED [3:2],\count_new_0_reg_302_reg[31]_i_3_n_5 ,\count_new_0_reg_302_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_new_0_reg_302_reg[31]_i_3_O_UNCONNECTED [3],add_ln457_fu_529_p2[31:29]}),
        .S({1'b0,count[31:29]}));
  FDRE \count_new_0_reg_302_reg[3] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[3]),
        .Q(\count_new_0_reg_302_reg_n_3_[3] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[4] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[4]),
        .Q(\count_new_0_reg_302_reg_n_3_[4] ),
        .R(count_new_0_reg_302));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_new_0_reg_302_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\count_new_0_reg_302_reg[4]_i_1_n_3 ,\count_new_0_reg_302_reg[4]_i_1_n_4 ,\count_new_0_reg_302_reg[4]_i_1_n_5 ,\count_new_0_reg_302_reg[4]_i_1_n_6 }),
        .CYINIT(count[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_529_p2[4:1]),
        .S(count[4:1]));
  FDRE \count_new_0_reg_302_reg[5] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[5]),
        .Q(\count_new_0_reg_302_reg_n_3_[5] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[6] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[6]),
        .Q(\count_new_0_reg_302_reg_n_3_[6] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[7] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[7]),
        .Q(\count_new_0_reg_302_reg_n_3_[7] ),
        .R(count_new_0_reg_302));
  FDRE \count_new_0_reg_302_reg[8] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[8]),
        .Q(\count_new_0_reg_302_reg_n_3_[8] ),
        .R(count_new_0_reg_302));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_new_0_reg_302_reg[8]_i_1 
       (.CI(\count_new_0_reg_302_reg[4]_i_1_n_3 ),
        .CO({\count_new_0_reg_302_reg[8]_i_1_n_3 ,\count_new_0_reg_302_reg[8]_i_1_n_4 ,\count_new_0_reg_302_reg[8]_i_1_n_5 ,\count_new_0_reg_302_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_529_p2[8:5]),
        .S(count[8:5]));
  FDRE \count_new_0_reg_302_reg[9] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3020),
        .D(add_ln457_fu_529_p2[9]),
        .Q(\count_new_0_reg_302_reg_n_3_[9] ),
        .R(count_new_0_reg_302));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[0] ),
        .Q(count[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[10] ),
        .Q(count[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[11] ),
        .Q(count[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[12] ),
        .Q(count[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[13] ),
        .Q(count[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[14] ),
        .Q(count[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[15] ),
        .Q(count[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[16] ),
        .Q(count[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[17] ),
        .Q(count[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[18] ),
        .Q(count[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[19] ),
        .Q(count[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[1] ),
        .Q(count[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[20] ),
        .Q(count[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[21] ),
        .Q(count[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[22] ),
        .Q(count[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[23] ),
        .Q(count[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[24] ),
        .Q(count[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[25] ),
        .Q(count[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[26] ),
        .Q(count[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[27] ),
        .Q(count[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[28] ),
        .Q(count[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[29] ),
        .Q(count[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[2] ),
        .Q(count[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[30] ),
        .Q(count[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[31] ),
        .Q(count[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[3] ),
        .Q(count[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[4] ),
        .Q(count[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[5] ),
        .Q(count[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[6] ),
        .Q(count[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[7] ),
        .Q(count[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[8] ),
        .Q(count[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_302_reg_n_3_[9] ),
        .Q(count[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_513
       (.CO(p_0_in),
        .D(bck_motion_en),
        .E(count_new_0_reg_3020),
        .Q(ap_CS_fsm_state2),
        .\ap_CS_fsm_reg[1] (grp_reg_unsigned_short_s_fu_513_n_5),
        .ap_clk(ap_clk),
        .count_new_0_reg_302(count_new_0_reg_302),
        .icmp_ln455_reg_587(icmp_ln455_reg_587),
        .s(s),
        .\s_reg[0] (\count_new_0_reg_302[31]_i_4_n_3 ),
        .\s_reg[0]_0 (\count_new_0_reg_302[31]_i_5_n_3 ),
        .\s_reg[0]_1 (\count_new_0_reg_302[31]_i_6_n_3 ),
        .\s_reg[0]_2 (\count_new_0_reg_302[31]_i_7_n_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_v_tpgHlsDataFlow grp_v_tpgHlsDataFlow_fu_313
       (.B(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_sig_allocacmp_x_4 ),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg(grp_v_tpgHlsDataFlow_fu_313_n_79),
        .CO(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_fu_1635_p2332_in ),
        .D(motionSpeed),
        .E(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_fu_498 ),
        .Q(bckgndId),
        .S({\s_reg_n_3_[2] ,\s_reg_n_3_[1] }),
        .SR(CTRL_s_axi_U_n_33),
        .SS(ap_rst_n_inv),
        .\Zplate_Hor_Control_Start_read_reg_4901_reg[15] (ZplateHorContStart),
        .\Zplate_Ver_Control_Delta_read_reg_4840_reg[15] (ZplateVerContDelta),
        .\add_ln1240_reg_4996_reg[10] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_49960 ),
        .\add_ln1404_reg_1377_reg[0] (\tpgBackground_U0/add_ln1404_fu_799_p2 ),
        .\add_ln1404_reg_1377_reg[12] ({CTRL_s_axi_U_n_97,CTRL_s_axi_U_n_98,CTRL_s_axi_U_n_99,CTRL_s_axi_U_n_100}),
        .\add_ln1404_reg_1377_reg[16] (height),
        .\add_ln1404_reg_1377_reg[16]_0 ({CTRL_s_axi_U_n_101,CTRL_s_axi_U_n_102,CTRL_s_axi_U_n_103}),
        .\add_ln1404_reg_1377_reg[1] ({CTRL_s_axi_U_n_319,CTRL_s_axi_U_n_320,CTRL_s_axi_U_n_321}),
        .\add_ln1404_reg_1377_reg[4] ({CTRL_s_axi_U_n_85,CTRL_s_axi_U_n_86,CTRL_s_axi_U_n_87,CTRL_s_axi_U_n_88}),
        .\add_ln1404_reg_1377_reg[8] ({CTRL_s_axi_U_n_93,CTRL_s_axi_U_n_94,CTRL_s_axi_U_n_95,CTRL_s_axi_U_n_96}),
        .and10_i_fu_270_p2(\tpgForeground_U0/and10_i_fu_270_p2 ),
        .and26_i_fu_284_p2(\tpgForeground_U0/and26_i_fu_284_p2 ),
        .and4_i_fu_256_p2(\tpgForeground_U0/and4_i_fu_256_p2 ),
        .\ap_CS_fsm_reg[0] (\tpgForeground_U0/ap_CS_fsm_state1 ),
        .\ap_CS_fsm_reg[0]_0 (\MultiPixStream2AXIvideo_U0/ap_CS_fsm_state1 ),
        .\ap_CS_fsm_reg[1] ({\tpgBackground_U0/ap_CS_fsm_state2 ,\tpgBackground_U0/ap_CS_fsm_state1 }),
        .\ap_CS_fsm_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_313_n_76),
        .\ap_CS_fsm_reg[2] (ap_NS_fsm[3]),
        .\ap_CS_fsm_reg[3] (grp_v_tpgHlsDataFlow_fu_313_n_77),
        .ap_clk(ap_clk),
        .ap_condition_1899(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_condition_1899 ),
        .ap_condition_4634(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_condition_4634 ),
        .ap_done_reg_reg(grp_v_tpgHlsDataFlow_fu_313_n_59),
        .ap_enable_reg_pp0_iter21(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_enable_reg_pp0_iter21 ),
        .ap_enable_reg_pp0_iter21_reg(grp_v_tpgHlsDataFlow_fu_313_n_19),
        .\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0] (grp_v_tpgHlsDataFlow_fu_313_n_11),
        .\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_0 (CTRL_s_axi_U_n_24),
        .\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0] (grp_v_tpgHlsDataFlow_fu_313_n_12),
        .\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_0 (CTRL_s_axi_U_n_18),
        .\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0] (grp_v_tpgHlsDataFlow_fu_313_n_13),
        .\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_0 (CTRL_s_axi_U_n_20),
        .\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0] (grp_v_tpgHlsDataFlow_fu_313_n_14),
        .\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_0 (CTRL_s_axi_U_n_21),
        .\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0] (grp_v_tpgHlsDataFlow_fu_313_n_15),
        .\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_0 (CTRL_s_axi_U_n_22),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(grp_v_tpgHlsDataFlow_fu_313_n_57),
        .ap_rst_n_1(grp_v_tpgHlsDataFlow_fu_313_n_78),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_done(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_done),
        .\barWidthMinSamples_reg_1351_reg[1] ({CTRL_s_axi_U_n_322,CTRL_s_axi_U_n_323,CTRL_s_axi_U_n_324}),
        .\barWidth_reg_1361_reg[1] ({CTRL_s_axi_U_n_317,CTRL_s_axi_U_n_318}),
        .\bckgndId_load_read_reg_4897_reg[1] (grp_v_tpgHlsDataFlow_fu_313_n_18),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .\boxSize_1_read_reg_820_reg[15] (boxSize),
        .\cmp103_reg_393_reg[0] (grp_v_tpgHlsDataFlow_fu_313_n_53),
        .\cmp103_reg_393_reg[0]_0 (CTRL_s_axi_U_n_136),
        .\cmp126_i_reg_1387_reg[0] (grp_v_tpgHlsDataFlow_fu_313_n_6),
        .\cmp126_i_reg_1387_reg[0]_0 (CTRL_s_axi_U_n_127),
        .\cmp141_i_reg_1392_reg[0] (CTRL_s_axi_U_n_368),
        .\cmp2_i_reg_514_reg[0] (CTRL_s_axi_U_n_343),
        .\cmp2_i_reg_514_reg[0]_0 (crossHairY),
        .\cmp59_i_reg_1382_reg[0] (grp_v_tpgHlsDataFlow_fu_313_n_7),
        .\cmp59_i_reg_1382_reg[0]_0 (CTRL_s_axi_U_n_126),
        .\color_read_reg_779_reg[7] (colorFormat),
        .\conv2_i_i_i351_reg_1336_reg[7] (CTRL_s_axi_U_n_63),
        .\crossHairX_1_read_reg_788_reg[15] (crossHairX),
        .\empty_67_reg_476_reg[7] (boxColorR),
        .\empty_68_reg_486_reg[7] (boxColorB),
        .\empty_reg_421_reg[7] (boxColorG),
        .fid(fid),
        .fid_in(fid_in),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg(grp_v_tpgHlsDataFlow_fu_313_n_56),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0({CTRL_s_axi_U_n_104,CTRL_s_axi_U_n_105}),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg_reg({CTRL_s_axi_U_n_133,CTRL_s_axi_U_n_134}),
        .grp_v_tpgHlsDataFlow_fu_313_ap_ready(grp_v_tpgHlsDataFlow_fu_313_ap_ready),
        .grp_v_tpgHlsDataFlow_fu_313_ap_start_reg(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg_0(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_ready_reg_n_3),
        .grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER),
        .\hBarSel_2_reg[0] (\s_reg_n_3_[0] ),
        .\hMax_reg_451_reg[11] ({CTRL_s_axi_U_n_348,CTRL_s_axi_U_n_349,CTRL_s_axi_U_n_350,CTRL_s_axi_U_n_351}),
        .\hMax_reg_451_reg[15] ({CTRL_s_axi_U_n_335,CTRL_s_axi_U_n_336,CTRL_s_axi_U_n_337,CTRL_s_axi_U_n_338}),
        .\hMax_reg_451_reg[3] ({CTRL_s_axi_U_n_364,CTRL_s_axi_U_n_365,CTRL_s_axi_U_n_366,CTRL_s_axi_U_n_367}),
        .\hMax_reg_451_reg[7] ({CTRL_s_axi_U_n_356,CTRL_s_axi_U_n_357,CTRL_s_axi_U_n_358,CTRL_s_axi_U_n_359}),
        .icmp_fu_304_p2(\tpgForeground_U0/icmp_fu_304_p2 ),
        .icmp_ln1027_fu_1641_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1027_fu_1641_p2 ),
        .icmp_ln1050_fu_1887_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1050_fu_1887_p2 ),
        .\icmp_ln1050_reg_5022_reg[0] (CTRL_s_axi_U_n_56),
        .icmp_ln1285_reg_50140(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1285_reg_50140 ),
        .\icmp_ln1701_reg_4983_reg[0] (CTRL_s_axi_U_n_6),
        .icmp_ln518_fu_994_p2_carry__0({CTRL_s_axi_U_n_89,CTRL_s_axi_U_n_90,CTRL_s_axi_U_n_91,CTRL_s_axi_U_n_92}),
        .\icmp_ln520_reg_4969_reg[0] (CTRL_s_axi_U_n_39),
        .icmp_ln727_fu_348_p2_carry__0({CTRL_s_axi_U_n_129,CTRL_s_axi_U_n_130,CTRL_s_axi_U_n_131,CTRL_s_axi_U_n_132}),
        .\icmp_ln975_reg_422_reg[0] (grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TDATA),
        .icmp_ln993_1_fu_235_p2(\MultiPixStream2AXIvideo_U0/icmp_ln993_1_fu_235_p2 ),
        .icmp_ln993_fu_229_p2(\MultiPixStream2AXIvideo_U0/icmp_ln993_fu_229_p2 ),
        .\int_height_reg[15] (\tpgBackground_U0/icmp_ln518_fu_994_p2 ),
        .\loopWidth_read_reg_869_reg[15] (width),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .not_cmp2_i321_fu_643_p2(\tpgBackground_U0/not_cmp2_i321_fu_643_p2 ),
        .out({grp_v_tpgHlsDataFlow_fu_313_n_60,grp_v_tpgHlsDataFlow_fu_313_n_61,grp_v_tpgHlsDataFlow_fu_313_n_62,grp_v_tpgHlsDataFlow_fu_313_n_63,grp_v_tpgHlsDataFlow_fu_313_n_64,grp_v_tpgHlsDataFlow_fu_313_n_65,grp_v_tpgHlsDataFlow_fu_313_n_66,grp_v_tpgHlsDataFlow_fu_313_n_67,\tpgBackground_U0/Sel_fu_1012_p4 ,grp_v_tpgHlsDataFlow_fu_313_n_70,grp_v_tpgHlsDataFlow_fu_313_n_71,grp_v_tpgHlsDataFlow_fu_313_n_72,grp_v_tpgHlsDataFlow_fu_313_n_73,grp_v_tpgHlsDataFlow_fu_313_n_74,grp_v_tpgHlsDataFlow_fu_313_n_75}),
        .\ovrlayId_load_read_reg_826_reg[7] (ovrlayId),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[0] (CTRL_s_axi_U_n_36),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[2] (CTRL_s_axi_U_n_35),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 (CTRL_s_axi_U_n_37),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[4] (CTRL_s_axi_U_n_333),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[2] (CTRL_s_axi_U_n_38),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 (CTRL_s_axi_U_n_19),
        .p_reg_reg(ZplateHorContDelta),
        .\rampStart_reg[3] ({CTRL_s_axi_U_n_325,CTRL_s_axi_U_n_326,CTRL_s_axi_U_n_327,CTRL_s_axi_U_n_328}),
        .\rampStart_reg[6] (\tpgBackground_U0/rampStart_reg ),
        .\rampStart_reg[7] ({CTRL_s_axi_U_n_329,CTRL_s_axi_U_n_330,CTRL_s_axi_U_n_331}),
        .\sub40_i_reg_1372_reg[12] ({CTRL_s_axi_U_n_110,CTRL_s_axi_U_n_111,CTRL_s_axi_U_n_112,CTRL_s_axi_U_n_113}),
        .\sub40_i_reg_1372_reg[16] ({CTRL_s_axi_U_n_58,CTRL_s_axi_U_n_59,CTRL_s_axi_U_n_60}),
        .\sub40_i_reg_1372_reg[4] ({CTRL_s_axi_U_n_145,CTRL_s_axi_U_n_146,CTRL_s_axi_U_n_147,CTRL_s_axi_U_n_148}),
        .\sub40_i_reg_1372_reg[8] ({CTRL_s_axi_U_n_106,CTRL_s_axi_U_n_107,CTRL_s_axi_U_n_108,CTRL_s_axi_U_n_109}),
        .\sub_reg_388_reg[11] ({CTRL_s_axi_U_n_114,CTRL_s_axi_U_n_115,CTRL_s_axi_U_n_116,CTRL_s_axi_U_n_117,CTRL_s_axi_U_n_118,CTRL_s_axi_U_n_119,CTRL_s_axi_U_n_120,CTRL_s_axi_U_n_121,CTRL_s_axi_U_n_122,CTRL_s_axi_U_n_123,CTRL_s_axi_U_n_124,\MultiPixStream2AXIvideo_U0/sub_fu_199_p2 }),
        .switch_le_fu_223_p2(\MultiPixStream2AXIvideo_U0/switch_le_fu_223_p2 ),
        .\tobool_reg_411_reg[0] (grp_v_tpgHlsDataFlow_fu_313_n_31),
        .\tobool_reg_411_reg[0]_0 (CTRL_s_axi_U_n_128),
        .\vMax_reg_456_reg[11] ({CTRL_s_axi_U_n_344,CTRL_s_axi_U_n_345,CTRL_s_axi_U_n_346,CTRL_s_axi_U_n_347}),
        .\vMax_reg_456_reg[15] ({CTRL_s_axi_U_n_339,CTRL_s_axi_U_n_340,CTRL_s_axi_U_n_341,CTRL_s_axi_U_n_342}),
        .\vMax_reg_456_reg[3] ({CTRL_s_axi_U_n_360,CTRL_s_axi_U_n_361,CTRL_s_axi_U_n_362,CTRL_s_axi_U_n_363}),
        .\vMax_reg_456_reg[7] ({CTRL_s_axi_U_n_352,CTRL_s_axi_U_n_353,CTRL_s_axi_U_n_354,CTRL_s_axi_U_n_355}),
        .\xCount_V_2_reg[0] (CTRL_s_axi_U_n_332),
        .\xCount_V_3_reg[0] (CTRL_s_axi_U_n_16),
        .\xCount_V_reg[0] (CTRL_s_axi_U_n_23),
        .\yCount_V_1_reg[5] (CTRL_s_axi_U_n_5),
        .\yCount_V_2_reg[0] (CTRL_s_axi_U_n_334),
        .\yCount_V_2_reg[0]_0 (CTRL_s_axi_U_n_57),
        .y_fu_90_reg(\tpgForeground_U0/y_fu_90_reg ),
        .\zonePlateVDelta_reg[15] (ZplateVerContStart));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_313_n_77),
        .Q(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \icmp_ln455_reg_587_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_unsigned_short_s_fu_513_n_5),
        .Q(icmp_ln455_reg_587),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_regslice_both regslice_both_m_axis_video_V_data_V_U
       (.\B_V_data_1_payload_A_reg[23]_0 (grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TDATA),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg_0(grp_v_tpgHlsDataFlow_fu_313_n_79),
        .\B_V_data_1_state_reg[0]_0 (m_axis_video_TVALID),
        .\B_V_data_1_state_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_313_n_76),
        .D({ap_NS_fsm[4],ap_NS_fsm[0]}),
        .Q({ap_CS_fsm_state5,\ap_CS_fsm_reg_n_3_[0] }),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[4] (grp_v_tpgHlsDataFlow_fu_313_n_59),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_regslice_both__parameterized1 regslice_both_m_axis_video_V_last_V_U
       (.\B_V_data_1_state_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_313_n_76),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_regslice_both__parameterized1_0 regslice_both_m_axis_video_V_user_V_U
       (.\B_V_data_1_state_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_313_n_76),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_10 
       (.I0(tmp_1_fu_545_p4[23]),
        .I1(tmp_1_fu_545_p4[22]),
        .O(\s[0]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_11 
       (.I0(tmp_1_fu_545_p4[21]),
        .I1(tmp_1_fu_545_p4[20]),
        .O(\s[0]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_12 
       (.I0(tmp_1_fu_545_p4[19]),
        .I1(tmp_1_fu_545_p4[18]),
        .O(\s[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_13 
       (.I0(tmp_1_fu_545_p4[17]),
        .I1(tmp_1_fu_545_p4[16]),
        .O(\s[0]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_15 
       (.I0(tmp_1_fu_545_p4[15]),
        .I1(tmp_1_fu_545_p4[14]),
        .O(\s[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_16 
       (.I0(tmp_1_fu_545_p4[13]),
        .I1(tmp_1_fu_545_p4[12]),
        .O(\s[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_17 
       (.I0(tmp_1_fu_545_p4[11]),
        .I1(tmp_1_fu_545_p4[10]),
        .O(\s[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_18 
       (.I0(tmp_1_fu_545_p4[9]),
        .I1(tmp_1_fu_545_p4[8]),
        .O(\s[0]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_19 
       (.I0(tmp_1_fu_545_p4[0]),
        .I1(tmp_1_fu_545_p4[1]),
        .O(\s[0]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_20 
       (.I0(tmp_1_fu_545_p4[7]),
        .I1(tmp_1_fu_545_p4[6]),
        .O(\s[0]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_21 
       (.I0(tmp_1_fu_545_p4[5]),
        .I1(tmp_1_fu_545_p4[4]),
        .O(\s[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_22 
       (.I0(tmp_1_fu_545_p4[3]),
        .I1(tmp_1_fu_545_p4[2]),
        .O(\s[0]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s[0]_i_23 
       (.I0(tmp_1_fu_545_p4[0]),
        .I1(tmp_1_fu_545_p4[1]),
        .O(\s[0]_i_23_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s[0]_i_4 
       (.I0(\s_reg_n_3_[0] ),
        .O(\s[0]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s[0]_i_6 
       (.I0(tmp_1_fu_545_p4[28]),
        .O(\s[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_7 
       (.I0(tmp_1_fu_545_p4[27]),
        .I1(tmp_1_fu_545_p4[26]),
        .O(\s[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_8 
       (.I0(tmp_1_fu_545_p4[25]),
        .I1(tmp_1_fu_545_p4[24]),
        .O(\s[0]_i_8_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[0] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[0]_i_2_n_10 ),
        .Q(\s_reg_n_3_[0] ),
        .R(s));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[0]_i_14 
       (.CI(1'b0),
        .CO({\s_reg[0]_i_14_n_3 ,\s_reg[0]_i_14_n_4 ,\s_reg[0]_i_14_n_5 ,\s_reg[0]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\s[0]_i_19_n_3 }),
        .O(\NLW_s_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\s[0]_i_20_n_3 ,\s[0]_i_21_n_3 ,\s[0]_i_22_n_3 ,\s[0]_i_23_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\s_reg[0]_i_2_n_3 ,\s_reg[0]_i_2_n_4 ,\s_reg[0]_i_2_n_5 ,\s_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\s_reg[0]_i_2_n_7 ,\s_reg[0]_i_2_n_8 ,\s_reg[0]_i_2_n_9 ,\s_reg[0]_i_2_n_10 }),
        .S({tmp_1_fu_545_p4[0],\s_reg_n_3_[2] ,\s_reg_n_3_[1] ,\s[0]_i_4_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[0]_i_3 
       (.CI(\s_reg[0]_i_5_n_3 ),
        .CO({\NLW_s_reg[0]_i_3_CO_UNCONNECTED [3],p_0_in,\s_reg[0]_i_3_n_5 ,\s_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_1_fu_545_p4[28],1'b0,1'b0}),
        .O(\NLW_s_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\s[0]_i_6_n_3 ,\s[0]_i_7_n_3 ,\s[0]_i_8_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[0]_i_5 
       (.CI(\s_reg[0]_i_9_n_3 ),
        .CO({\s_reg[0]_i_5_n_3 ,\s_reg[0]_i_5_n_4 ,\s_reg[0]_i_5_n_5 ,\s_reg[0]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\s[0]_i_10_n_3 ,\s[0]_i_11_n_3 ,\s[0]_i_12_n_3 ,\s[0]_i_13_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[0]_i_9 
       (.CI(\s_reg[0]_i_14_n_3 ),
        .CO({\s_reg[0]_i_9_n_3 ,\s_reg[0]_i_9_n_4 ,\s_reg[0]_i_9_n_5 ,\s_reg[0]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\s[0]_i_15_n_3 ,\s[0]_i_16_n_3 ,\s[0]_i_17_n_3 ,\s[0]_i_18_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[10] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[8]_i_1_n_8 ),
        .Q(tmp_1_fu_545_p4[7]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[11] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[8]_i_1_n_7 ),
        .Q(tmp_1_fu_545_p4[8]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[12] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[12]_i_1_n_10 ),
        .Q(tmp_1_fu_545_p4[9]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[12]_i_1 
       (.CI(\s_reg[8]_i_1_n_3 ),
        .CO({\s_reg[12]_i_1_n_3 ,\s_reg[12]_i_1_n_4 ,\s_reg[12]_i_1_n_5 ,\s_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[12]_i_1_n_7 ,\s_reg[12]_i_1_n_8 ,\s_reg[12]_i_1_n_9 ,\s_reg[12]_i_1_n_10 }),
        .S(tmp_1_fu_545_p4[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[13] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[12]_i_1_n_9 ),
        .Q(tmp_1_fu_545_p4[10]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[14] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[12]_i_1_n_8 ),
        .Q(tmp_1_fu_545_p4[11]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[15] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[12]_i_1_n_7 ),
        .Q(tmp_1_fu_545_p4[12]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[16] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[16]_i_1_n_10 ),
        .Q(tmp_1_fu_545_p4[13]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[16]_i_1 
       (.CI(\s_reg[12]_i_1_n_3 ),
        .CO({\s_reg[16]_i_1_n_3 ,\s_reg[16]_i_1_n_4 ,\s_reg[16]_i_1_n_5 ,\s_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[16]_i_1_n_7 ,\s_reg[16]_i_1_n_8 ,\s_reg[16]_i_1_n_9 ,\s_reg[16]_i_1_n_10 }),
        .S(tmp_1_fu_545_p4[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[17] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[16]_i_1_n_9 ),
        .Q(tmp_1_fu_545_p4[14]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[18] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[16]_i_1_n_8 ),
        .Q(tmp_1_fu_545_p4[15]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[19] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[16]_i_1_n_7 ),
        .Q(tmp_1_fu_545_p4[16]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[1] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[0]_i_2_n_9 ),
        .Q(\s_reg_n_3_[1] ),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[20] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[20]_i_1_n_10 ),
        .Q(tmp_1_fu_545_p4[17]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[20]_i_1 
       (.CI(\s_reg[16]_i_1_n_3 ),
        .CO({\s_reg[20]_i_1_n_3 ,\s_reg[20]_i_1_n_4 ,\s_reg[20]_i_1_n_5 ,\s_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[20]_i_1_n_7 ,\s_reg[20]_i_1_n_8 ,\s_reg[20]_i_1_n_9 ,\s_reg[20]_i_1_n_10 }),
        .S(tmp_1_fu_545_p4[20:17]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[21] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[20]_i_1_n_9 ),
        .Q(tmp_1_fu_545_p4[18]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[22] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[20]_i_1_n_8 ),
        .Q(tmp_1_fu_545_p4[19]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[23] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[20]_i_1_n_7 ),
        .Q(tmp_1_fu_545_p4[20]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[24] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[24]_i_1_n_10 ),
        .Q(tmp_1_fu_545_p4[21]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[24]_i_1 
       (.CI(\s_reg[20]_i_1_n_3 ),
        .CO({\s_reg[24]_i_1_n_3 ,\s_reg[24]_i_1_n_4 ,\s_reg[24]_i_1_n_5 ,\s_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[24]_i_1_n_7 ,\s_reg[24]_i_1_n_8 ,\s_reg[24]_i_1_n_9 ,\s_reg[24]_i_1_n_10 }),
        .S(tmp_1_fu_545_p4[24:21]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[25] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[24]_i_1_n_9 ),
        .Q(tmp_1_fu_545_p4[22]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[26] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[24]_i_1_n_8 ),
        .Q(tmp_1_fu_545_p4[23]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[27] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[24]_i_1_n_7 ),
        .Q(tmp_1_fu_545_p4[24]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[28] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[28]_i_1_n_10 ),
        .Q(tmp_1_fu_545_p4[25]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[28]_i_1 
       (.CI(\s_reg[24]_i_1_n_3 ),
        .CO({\NLW_s_reg[28]_i_1_CO_UNCONNECTED [3],\s_reg[28]_i_1_n_4 ,\s_reg[28]_i_1_n_5 ,\s_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[28]_i_1_n_7 ,\s_reg[28]_i_1_n_8 ,\s_reg[28]_i_1_n_9 ,\s_reg[28]_i_1_n_10 }),
        .S(tmp_1_fu_545_p4[28:25]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[29] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[28]_i_1_n_9 ),
        .Q(tmp_1_fu_545_p4[26]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[2] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[0]_i_2_n_8 ),
        .Q(\s_reg_n_3_[2] ),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[30] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[28]_i_1_n_8 ),
        .Q(tmp_1_fu_545_p4[27]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[31] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[28]_i_1_n_7 ),
        .Q(tmp_1_fu_545_p4[28]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[3] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[0]_i_2_n_7 ),
        .Q(tmp_1_fu_545_p4[0]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[4] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[4]_i_1_n_10 ),
        .Q(tmp_1_fu_545_p4[1]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[4]_i_1 
       (.CI(\s_reg[0]_i_2_n_3 ),
        .CO({\s_reg[4]_i_1_n_3 ,\s_reg[4]_i_1_n_4 ,\s_reg[4]_i_1_n_5 ,\s_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[4]_i_1_n_7 ,\s_reg[4]_i_1_n_8 ,\s_reg[4]_i_1_n_9 ,\s_reg[4]_i_1_n_10 }),
        .S(tmp_1_fu_545_p4[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[5] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[4]_i_1_n_9 ),
        .Q(tmp_1_fu_545_p4[2]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[6] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[4]_i_1_n_8 ),
        .Q(tmp_1_fu_545_p4[3]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[7] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[4]_i_1_n_7 ),
        .Q(tmp_1_fu_545_p4[4]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[8] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[8]_i_1_n_10 ),
        .Q(tmp_1_fu_545_p4[5]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[8]_i_1 
       (.CI(\s_reg[4]_i_1_n_3 ),
        .CO({\s_reg[8]_i_1_n_3 ,\s_reg[8]_i_1_n_4 ,\s_reg[8]_i_1_n_5 ,\s_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[8]_i_1_n_7 ,\s_reg[8]_i_1_n_8 ,\s_reg[8]_i_1_n_9 ,\s_reg[8]_i_1_n_10 }),
        .S(tmp_1_fu_545_p4[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[9] 
       (.C(ap_clk),
        .CE(count_new_0_reg_302),
        .D(\s_reg[8]_i_1_n_9 ),
        .Q(tmp_1_fu_545_p4[6]),
        .R(s));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_v_tpgHlsDataFlow
   (ap_enable_reg_pp0_iter21,
    CO,
    icmp_ln1027_fu_1641_p2,
    \cmp126_i_reg_1387_reg[0] ,
    \cmp59_i_reg_1382_reg[0] ,
    B,
    \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg,
    bckgndYUV_full_n,
    \bckgndId_load_read_reg_4897_reg[1] ,
    ap_enable_reg_pp0_iter21_reg,
    icmp_ln1050_fu_1887_p2,
    \ap_CS_fsm_reg[1] ,
    \rampStart_reg[6] ,
    \ap_CS_fsm_reg[0] ,
    \tobool_reg_411_reg[0] ,
    fid,
    \ap_CS_fsm_reg[0]_0 ,
    y_fu_90_reg,
    \int_height_reg[15] ,
    grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER,
    grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST,
    \cmp103_reg_393_reg[0] ,
    ap_condition_1899,
    E,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg,
    ap_rst_n_0,
    \ap_CS_fsm_reg[2] ,
    ap_done_reg_reg,
    out,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[3] ,
    ap_rst_n_1,
    B_V_data_1_sel_wr_reg,
    \icmp_ln975_reg_422_reg[0] ,
    SS,
    ap_clk,
    p_reg_reg,
    \icmp_ln1050_reg_5022_reg[0] ,
    icmp_ln1285_reg_50140,
    \xCount_V_reg[0] ,
    Q,
    \icmp_ln1701_reg_4983_reg[0] ,
    \xCount_V_2_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_0 ,
    \cmp141_i_reg_1392_reg[0] ,
    icmp_fu_304_p2,
    not_cmp2_i321_fu_643_p2,
    \conv2_i_i_i351_reg_1336_reg[7] ,
    and4_i_fu_256_p2,
    and10_i_fu_270_p2,
    and26_i_fu_284_p2,
    switch_le_fu_223_p2,
    icmp_ln993_fu_229_p2,
    icmp_ln993_1_fu_235_p2,
    icmp_ln518_fu_994_p2_carry__0,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0,
    D,
    \rampStart_reg[3] ,
    \rampStart_reg[7] ,
    \loopWidth_read_reg_869_reg[15] ,
    \barWidth_reg_1361_reg[1] ,
    \add_ln1404_reg_1377_reg[0] ,
    \add_ln1404_reg_1377_reg[16] ,
    \add_ln1404_reg_1377_reg[1] ,
    \barWidthMinSamples_reg_1351_reg[1] ,
    \add_ln1404_reg_1377_reg[4] ,
    \add_ln1404_reg_1377_reg[8] ,
    \add_ln1404_reg_1377_reg[12] ,
    \add_ln1404_reg_1377_reg[16]_0 ,
    \sub40_i_reg_1372_reg[4] ,
    \sub40_i_reg_1372_reg[8] ,
    \sub40_i_reg_1372_reg[12] ,
    \sub40_i_reg_1372_reg[16] ,
    \hMax_reg_451_reg[3] ,
    \hMax_reg_451_reg[7] ,
    \hMax_reg_451_reg[11] ,
    \hMax_reg_451_reg[15] ,
    \vMax_reg_456_reg[3] ,
    \vMax_reg_456_reg[7] ,
    \vMax_reg_456_reg[11] ,
    \vMax_reg_456_reg[15] ,
    icmp_ln727_fu_348_p2_carry__0,
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg_reg,
    \cmp2_i_reg_514_reg[0] ,
    \cmp59_i_reg_1382_reg[0]_0 ,
    \cmp126_i_reg_1387_reg[0]_0 ,
    \tobool_reg_411_reg[0]_0 ,
    \cmp103_reg_393_reg[0]_0 ,
    ap_rst_n,
    \yCount_V_1_reg[5] ,
    \yCount_V_2_reg[0] ,
    \yCount_V_2_reg[0]_0 ,
    ap_condition_4634,
    \xCount_V_3_reg[0] ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[2] ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[0] ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ,
    \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ,
    \p_0_0_0_0_0554_lcssa561_fu_252_reg[4] ,
    \hBarSel_2_reg[0] ,
    S,
    \icmp_ln520_reg_4969_reg[0] ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_done,
    grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg,
    grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg_0,
    grp_v_tpgHlsDataFlow_fu_313_ap_ready,
    grp_v_tpgHlsDataFlow_fu_313_ap_start_reg,
    \cmp2_i_reg_514_reg[0]_0 ,
    m_axis_video_TREADY_int_regslice,
    \sub_reg_388_reg[11] ,
    fid_in,
    B_V_data_1_sel_wr,
    SR,
    \Zplate_Ver_Control_Delta_read_reg_4840_reg[15] ,
    \color_read_reg_779_reg[7] ,
    \Zplate_Hor_Control_Start_read_reg_4901_reg[15] ,
    \add_ln1240_reg_4996_reg[10] ,
    \ovrlayId_load_read_reg_826_reg[7] ,
    \crossHairX_1_read_reg_788_reg[15] ,
    \boxSize_1_read_reg_820_reg[15] ,
    \empty_67_reg_476_reg[7] ,
    \empty_reg_421_reg[7] ,
    \empty_68_reg_486_reg[7] ,
    \zonePlateVDelta_reg[15] );
  output ap_enable_reg_pp0_iter21;
  output [0:0]CO;
  output icmp_ln1027_fu_1641_p2;
  output \cmp126_i_reg_1387_reg[0] ;
  output \cmp59_i_reg_1382_reg[0] ;
  output [2:0]B;
  output \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0] ;
  output \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0] ;
  output \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0] ;
  output \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0] ;
  output \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg;
  output bckgndYUV_full_n;
  output \bckgndId_load_read_reg_4897_reg[1] ;
  output ap_enable_reg_pp0_iter21_reg;
  output icmp_ln1050_fu_1887_p2;
  output [1:0]\ap_CS_fsm_reg[1] ;
  output [6:0]\rampStart_reg[6] ;
  output [0:0]\ap_CS_fsm_reg[0] ;
  output \tobool_reg_411_reg[0] ;
  output fid;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output [15:0]y_fu_90_reg;
  output [0:0]\int_height_reg[15] ;
  output grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER;
  output grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST;
  output \cmp103_reg_393_reg[0] ;
  output ap_condition_1899;
  output [0:0]E;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg;
  output ap_rst_n_0;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output ap_done_reg_reg;
  output [15:0]out;
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[3] ;
  output ap_rst_n_1;
  output B_V_data_1_sel_wr_reg;
  output [23:0]\icmp_ln975_reg_422_reg[0] ;
  input [0:0]SS;
  input ap_clk;
  input [15:0]p_reg_reg;
  input \icmp_ln1050_reg_5022_reg[0] ;
  input icmp_ln1285_reg_50140;
  input \xCount_V_reg[0] ;
  input [7:0]Q;
  input \icmp_ln1701_reg_4983_reg[0] ;
  input \xCount_V_2_reg[0] ;
  input \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_0 ;
  input \cmp141_i_reg_1392_reg[0] ;
  input icmp_fu_304_p2;
  input not_cmp2_i321_fu_643_p2;
  input \conv2_i_i_i351_reg_1336_reg[7] ;
  input and4_i_fu_256_p2;
  input and10_i_fu_270_p2;
  input and26_i_fu_284_p2;
  input switch_le_fu_223_p2;
  input icmp_ln993_fu_229_p2;
  input icmp_ln993_1_fu_235_p2;
  input [3:0]icmp_ln518_fu_994_p2_carry__0;
  input [1:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0;
  input [7:0]D;
  input [3:0]\rampStart_reg[3] ;
  input [2:0]\rampStart_reg[7] ;
  input [15:0]\loopWidth_read_reg_869_reg[15] ;
  input [1:0]\barWidth_reg_1361_reg[1] ;
  input [0:0]\add_ln1404_reg_1377_reg[0] ;
  input [15:0]\add_ln1404_reg_1377_reg[16] ;
  input [2:0]\add_ln1404_reg_1377_reg[1] ;
  input [2:0]\barWidthMinSamples_reg_1351_reg[1] ;
  input [3:0]\add_ln1404_reg_1377_reg[4] ;
  input [3:0]\add_ln1404_reg_1377_reg[8] ;
  input [3:0]\add_ln1404_reg_1377_reg[12] ;
  input [2:0]\add_ln1404_reg_1377_reg[16]_0 ;
  input [3:0]\sub40_i_reg_1372_reg[4] ;
  input [3:0]\sub40_i_reg_1372_reg[8] ;
  input [3:0]\sub40_i_reg_1372_reg[12] ;
  input [2:0]\sub40_i_reg_1372_reg[16] ;
  input [3:0]\hMax_reg_451_reg[3] ;
  input [3:0]\hMax_reg_451_reg[7] ;
  input [3:0]\hMax_reg_451_reg[11] ;
  input [3:0]\hMax_reg_451_reg[15] ;
  input [3:0]\vMax_reg_456_reg[3] ;
  input [3:0]\vMax_reg_456_reg[7] ;
  input [3:0]\vMax_reg_456_reg[11] ;
  input [3:0]\vMax_reg_456_reg[15] ;
  input [3:0]icmp_ln727_fu_348_p2_carry__0;
  input [1:0]grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg_reg;
  input [0:0]\cmp2_i_reg_514_reg[0] ;
  input \cmp59_i_reg_1382_reg[0]_0 ;
  input \cmp126_i_reg_1387_reg[0]_0 ;
  input \tobool_reg_411_reg[0]_0 ;
  input \cmp103_reg_393_reg[0]_0 ;
  input ap_rst_n;
  input \yCount_V_1_reg[5] ;
  input \yCount_V_2_reg[0] ;
  input \yCount_V_2_reg[0]_0 ;
  input ap_condition_4634;
  input \xCount_V_3_reg[0] ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[2] ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[0] ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ;
  input \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ;
  input \p_0_0_0_0_0554_lcssa561_fu_252_reg[4] ;
  input \hBarSel_2_reg[0] ;
  input [1:0]S;
  input [0:0]\icmp_ln520_reg_4969_reg[0] ;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_done;
  input [1:0]grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg;
  input grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg_0;
  input grp_v_tpgHlsDataFlow_fu_313_ap_ready;
  input grp_v_tpgHlsDataFlow_fu_313_ap_start_reg;
  input [14:0]\cmp2_i_reg_514_reg[0]_0 ;
  input m_axis_video_TREADY_int_regslice;
  input [11:0]\sub_reg_388_reg[11] ;
  input fid_in;
  input B_V_data_1_sel_wr;
  input [0:0]SR;
  input [15:0]\Zplate_Ver_Control_Delta_read_reg_4840_reg[15] ;
  input [7:0]\color_read_reg_779_reg[7] ;
  input [15:0]\Zplate_Hor_Control_Start_read_reg_4901_reg[15] ;
  input [0:0]\add_ln1240_reg_4996_reg[10] ;
  input [7:0]\ovrlayId_load_read_reg_826_reg[7] ;
  input [15:0]\crossHairX_1_read_reg_788_reg[15] ;
  input [15:0]\boxSize_1_read_reg_820_reg[15] ;
  input [7:0]\empty_67_reg_476_reg[7] ;
  input [7:0]\empty_reg_421_reg[7] ;
  input [7:0]\empty_68_reg_486_reg[7] ;
  input [15:0]\zonePlateVDelta_reg[15] ;

  wire [2:0]B;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_n_14;
  wire MultiPixStream2AXIvideo_U0_n_17;
  wire MultiPixStream2AXIvideo_U0_n_19;
  wire [7:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [15:0]\Zplate_Hor_Control_Start_read_reg_4901_reg[15] ;
  wire [15:0]\Zplate_Ver_Control_Delta_read_reg_4840_reg[15] ;
  wire [0:0]\add_ln1240_reg_4996_reg[10] ;
  wire [0:0]\add_ln1404_reg_1377_reg[0] ;
  wire [3:0]\add_ln1404_reg_1377_reg[12] ;
  wire [15:0]\add_ln1404_reg_1377_reg[16] ;
  wire [2:0]\add_ln1404_reg_1377_reg[16]_0 ;
  wire [2:0]\add_ln1404_reg_1377_reg[1] ;
  wire [3:0]\add_ln1404_reg_1377_reg[4] ;
  wire [3:0]\add_ln1404_reg_1377_reg[8] ;
  wire and10_i_fu_270_p2;
  wire and26_i_fu_284_p2;
  wire and4_i_fu_256_p2;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_4;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state3_0;
  wire ap_CS_fsm_state4;
  wire ap_clk;
  wire ap_condition_1899;
  wire ap_condition_4634;
  wire ap_done_reg_reg;
  wire ap_enable_reg_pp0_iter21;
  wire ap_enable_reg_pp0_iter21_reg;
  wire \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_done;
  wire [2:0]\barWidthMinSamples_reg_1351_reg[1] ;
  wire [1:0]\barWidth_reg_1361_reg[1] ;
  wire \bckgndId_load_read_reg_4897_reg[1] ;
  wire [23:0]bckgndYUV_dout;
  wire bckgndYUV_empty_n;
  wire bckgndYUV_full_n;
  wire [15:0]\boxSize_1_read_reg_820_reg[15] ;
  wire \cmp103_reg_393_reg[0] ;
  wire \cmp103_reg_393_reg[0]_0 ;
  wire \cmp126_i_reg_1387_reg[0] ;
  wire \cmp126_i_reg_1387_reg[0]_0 ;
  wire \cmp141_i_reg_1392_reg[0] ;
  wire [0:0]\cmp2_i_reg_514_reg[0] ;
  wire [14:0]\cmp2_i_reg_514_reg[0]_0 ;
  wire \cmp59_i_reg_1382_reg[0] ;
  wire \cmp59_i_reg_1382_reg[0]_0 ;
  wire [7:0]\color_read_reg_779_reg[7] ;
  wire \conv2_i_i_i351_reg_1336_reg[7] ;
  wire [15:0]\crossHairX_1_read_reg_788_reg[15] ;
  wire [7:0]\empty_67_reg_476_reg[7] ;
  wire [7:0]\empty_68_reg_486_reg[7] ;
  wire [7:0]\empty_reg_421_reg[7] ;
  wire fid;
  wire fid_in;
  wire full_n17_out;
  wire full_n17_out_2;
  wire \grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_block_pp0_stage0_subdone ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg;
  wire [1:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0;
  wire [1:0]grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg_reg;
  wire grp_v_tpgHlsDataFlow_fu_313_ap_ready;
  wire grp_v_tpgHlsDataFlow_fu_313_ap_start_reg;
  wire [1:0]grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg;
  wire grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg_0;
  wire grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER;
  wire \hBarSel_2_reg[0] ;
  wire [3:0]\hMax_reg_451_reg[11] ;
  wire [3:0]\hMax_reg_451_reg[15] ;
  wire [3:0]\hMax_reg_451_reg[3] ;
  wire [3:0]\hMax_reg_451_reg[7] ;
  wire icmp_fu_304_p2;
  wire icmp_ln1027_fu_1641_p2;
  wire icmp_ln1050_fu_1887_p2;
  wire \icmp_ln1050_reg_5022_reg[0] ;
  wire icmp_ln1285_reg_50140;
  wire \icmp_ln1701_reg_4983_reg[0] ;
  wire [3:0]icmp_ln518_fu_994_p2_carry__0;
  wire [0:0]\icmp_ln520_reg_4969_reg[0] ;
  wire icmp_ln727_fu_348_p2;
  wire [3:0]icmp_ln727_fu_348_p2_carry__0;
  wire icmp_ln934_fu_274_p2;
  wire [23:0]\icmp_ln975_reg_422_reg[0] ;
  wire icmp_ln993_1_fu_235_p2;
  wire icmp_ln993_fu_229_p2;
  wire [0:0]\int_height_reg[15] ;
  wire [15:0]\loopWidth_read_reg_869_reg[15] ;
  wire m_axis_video_TREADY_int_regslice;
  wire not_cmp2_i321_fu_643_p2;
  wire [15:0]out;
  wire [7:0]\ovrlayId_load_read_reg_826_reg[7] ;
  wire ovrlayYUV_U_n_5;
  wire [23:0]ovrlayYUV_dout;
  wire ovrlayYUV_empty_n;
  wire ovrlayYUV_full_n;
  wire [7:0]p_0_0_0_0_0554_lcssa561_fu_252;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[0] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[2] ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ;
  wire \p_0_0_0_0_0554_lcssa561_fu_252_reg[4] ;
  wire [7:0]p_0_1_0_0_0556_lcssa564_fu_256;
  wire [7:0]p_0_2_0_0_0558_lcssa567_fu_260;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ;
  wire \p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ;
  wire [15:0]p_reg_reg;
  wire push;
  wire push_1;
  wire [3:0]\rampStart_reg[3] ;
  wire [6:0]\rampStart_reg[6] ;
  wire [2:0]\rampStart_reg[7] ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_tpgForeground_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_3;
  wire [3:0]\sub40_i_reg_1372_reg[12] ;
  wire [2:0]\sub40_i_reg_1372_reg[16] ;
  wire [3:0]\sub40_i_reg_1372_reg[4] ;
  wire [3:0]\sub40_i_reg_1372_reg[8] ;
  wire [11:0]\sub_reg_388_reg[11] ;
  wire switch_le_fu_223_p2;
  wire \tobool_reg_411_reg[0] ;
  wire \tobool_reg_411_reg[0]_0 ;
  wire tpgBackground_U0_n_60;
  wire tpgForeground_U0_ap_start;
  wire tpgForeground_U0_n_26;
  wire tpgForeground_U0_n_28;
  wire [23:0]tpgForeground_U0_ovrlayYUV_din;
  wire [3:0]\vMax_reg_456_reg[11] ;
  wire [3:0]\vMax_reg_456_reg[15] ;
  wire [3:0]\vMax_reg_456_reg[3] ;
  wire [3:0]\vMax_reg_456_reg[7] ;
  wire \xCount_V_2_reg[0] ;
  wire \xCount_V_3_reg[0] ;
  wire \xCount_V_reg[0] ;
  wire \yCount_V_1_reg[5] ;
  wire \yCount_V_2_reg[0] ;
  wire \yCount_V_2_reg[0]_0 ;
  wire [15:0]y_fu_90_reg;
  wire [15:0]\zonePlateVDelta_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg(B_V_data_1_sel_wr_reg),
        .CO(icmp_ln934_fu_274_p2),
        .E(MultiPixStream2AXIvideo_U0_n_19),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg[0]_0 }),
        .SS(SS),
        .\ap_CS_fsm_reg[1]_0 (MultiPixStream2AXIvideo_U0_n_14),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(ap_done_reg_reg),
        .ap_done_reg_reg_1(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg),
        .ap_done_reg_reg_2(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_done(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_313_ap_done),
        .\cmp103_reg_393_reg[0]_0 (\cmp103_reg_393_reg[0] ),
        .\cmp103_reg_393_reg[0]_1 (\cmp103_reg_393_reg[0]_0 ),
        .\empty_133_reg_383_reg[10]_0 (\loopWidth_read_reg_869_reg[15] [10:0]),
        .empty_n_reg(MultiPixStream2AXIvideo_U0_n_17),
        .fid(fid),
        .fid_in(fid_in),
        .full_n17_out(full_n17_out),
        .grp_v_tpgHlsDataFlow_fu_313_ap_ready(grp_v_tpgHlsDataFlow_fu_313_ap_ready),
        .grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_313_m_axis_video_TUSER),
        .\icmp_ln975_reg_422_reg[0]_0 (\icmp_ln975_reg_422_reg[0] ),
        .\icmp_ln975_reg_422_reg[0]_1 (\conv2_i_i_i351_reg_1336_reg[7] ),
        .icmp_ln993_1_fu_235_p2(icmp_ln993_1_fu_235_p2),
        .icmp_ln993_fu_229_p2(icmp_ln993_fu_229_p2),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out(ovrlayYUV_dout),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .push(push_1),
        .\sub_reg_388_reg[11]_0 (\sub_reg_388_reg[11] ),
        .switch_le_fu_223_p2(switch_le_fu_223_p2),
        .\tmp_user_V_reg_178_reg[0] (ovrlayYUV_U_n_5),
        .\trunc_ln882_reg_378_reg[10]_0 (\add_ln1404_reg_1377_reg[16] [10:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_fifo_w24_d16_S bckgndYUV_U
       (.E(tpgForeground_U0_n_26),
        .Q(ap_CS_fsm_state4),
        .SS(SS),
        .ap_block_pp0_stage0_subdone(\grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .empty_n_reg_0(tpgForeground_U0_n_28),
        .full_n17_out(full_n17_out_2),
        .full_n_reg_0(bckgndYUV_full_n),
        .full_n_reg_1(ap_enable_reg_pp0_iter21),
        .full_n_reg_2(ap_CS_fsm_state3_0),
        .in({p_0_2_0_0_0558_lcssa567_fu_260,p_0_1_0_0_0556_lcssa564_fu_256,p_0_0_0_0_0554_lcssa561_fu_252}),
        .out(bckgndYUV_dout),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_fifo_w24_d16_S_1 ovrlayYUV_U
       (.\B_V_data_1_state[0]_i_2 (grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg[1]),
        .E(MultiPixStream2AXIvideo_U0_n_19),
        .Q(ap_CS_fsm_state3),
        .SS(SS),
        .\ap_CS_fsm_reg[3] (ovrlayYUV_U_n_5),
        .ap_clk(ap_clk),
        .full_n17_out(full_n17_out),
        .in(tpgForeground_U0_ovrlayYUV_din),
        .\mOutPtr_reg[2]_0 (\ap_CS_fsm_reg[1]_0 ),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out(ovrlayYUV_dout),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .push(push_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0 start_for_MultiPixStream2AXIvideo_U0_U
       (.CO(icmp_ln934_fu_274_p2),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(ap_CS_fsm_state2),
        .SS(SS),
        .ap_clk(ap_clk),
        .full_n_reg_0(MultiPixStream2AXIvideo_U0_n_17),
        .\mOutPtr_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_14),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_3),
        .tpgForeground_U0_ap_start(tpgForeground_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_start_for_tpgForeground_U0 start_for_tpgForeground_U0_U
       (.CO(icmp_ln727_fu_348_p2),
        .Q(ap_CS_fsm_state2_4),
        .SS(SS),
        .ap_clk(ap_clk),
        .grp_v_tpgHlsDataFlow_fu_313_ap_start_reg(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .\mOutPtr_reg[1]_0 (tpgBackground_U0_n_60),
        .start_for_tpgForeground_U0_full_n(start_for_tpgForeground_U0_full_n),
        .start_once_reg(start_once_reg),
        .tpgForeground_U0_ap_start(tpgForeground_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgBackground tpgBackground_U0
       (.CO(CO),
        .D(B),
        .E(E),
        .Q(Q),
        .S(S),
        .SR(SR),
        .SS(SS),
        .\Zplate_Hor_Control_Start_read_reg_4901_reg[15] (\Zplate_Hor_Control_Start_read_reg_4901_reg[15] ),
        .\Zplate_Ver_Control_Delta_read_reg_4840_reg[15] (\Zplate_Ver_Control_Delta_read_reg_4840_reg[15] ),
        .\add_ln1240_reg_4996_reg[10] (\add_ln1240_reg_4996_reg[10] ),
        .\add_ln1404_reg_1377_reg[0]_0 (\add_ln1404_reg_1377_reg[0] ),
        .\add_ln1404_reg_1377_reg[12]_0 (\add_ln1404_reg_1377_reg[12] ),
        .\add_ln1404_reg_1377_reg[16]_0 (\add_ln1404_reg_1377_reg[16] ),
        .\add_ln1404_reg_1377_reg[16]_1 (\add_ln1404_reg_1377_reg[16]_0 ),
        .\add_ln1404_reg_1377_reg[1]_0 (\add_ln1404_reg_1377_reg[1] ),
        .\add_ln1404_reg_1377_reg[4]_0 (\add_ln1404_reg_1377_reg[4] ),
        .\add_ln1404_reg_1377_reg[8]_0 (\add_ln1404_reg_1377_reg[8] ),
        .\ap_CS_fsm_reg[2]_0 ({ap_CS_fsm_state3_0,\ap_CS_fsm_reg[1] }),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3] ),
        .ap_block_pp0_stage0_subdone(\grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_condition_1899(ap_condition_1899),
        .ap_condition_4634(ap_condition_4634),
        .ap_enable_reg_pp0_iter21_reg(ap_enable_reg_pp0_iter21),
        .ap_enable_reg_pp0_iter21_reg_0(ap_enable_reg_pp0_iter21_reg),
        .\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0] (\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0] (\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0] (\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0] (\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0] (\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_reg[0]_0 ),
        .ap_rst_n(ap_rst_n),
        .\barWidthMinSamples_reg_1351_reg[1]_0 (\barWidthMinSamples_reg_1351_reg[1] ),
        .\barWidth_reg_1361_reg[1]_0 (\barWidth_reg_1361_reg[1] ),
        .\bckgndId_load_read_reg_4897_reg[1] (\bckgndId_load_read_reg_4897_reg[1] ),
        .\cmp126_i_reg_1387_reg[0]_0 (\cmp126_i_reg_1387_reg[0] ),
        .\cmp126_i_reg_1387_reg[0]_1 (\cmp126_i_reg_1387_reg[0]_0 ),
        .\cmp141_i_reg_1392_reg[0]_0 (\cmp141_i_reg_1392_reg[0] ),
        .\cmp59_i_reg_1382_reg[0]_0 (\cmp59_i_reg_1382_reg[0] ),
        .\cmp59_i_reg_1382_reg[0]_1 (\cmp59_i_reg_1382_reg[0]_0 ),
        .\colorFormatLocal_read_reg_4876_reg[7] (\color_read_reg_779_reg[7] ),
        .\conv2_i_i_i351_reg_1336_reg[7]_0 (\conv2_i_i_i351_reg_1336_reg[7] ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0),
        .grp_v_tpgHlsDataFlow_fu_313_ap_ready(grp_v_tpgHlsDataFlow_fu_313_ap_ready),
        .grp_v_tpgHlsDataFlow_fu_313_ap_start_reg(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg),
        .grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg_0(grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg_0),
        .\hBarSel_2_reg[0]_0 (\hBarSel_2_reg[0] ),
        .icmp_fu_304_p2(icmp_fu_304_p2),
        .\icmp_ln1050_reg_5022_reg[0] (\icmp_ln1050_reg_5022_reg[0] ),
        .icmp_ln1285_reg_50140(icmp_ln1285_reg_50140),
        .\icmp_ln1701_reg_4983_reg[0] (\icmp_ln1701_reg_4983_reg[0] ),
        .icmp_ln518_fu_994_p2_carry__0_0(icmp_ln518_fu_994_p2_carry__0),
        .\icmp_ln520_reg_4969_reg[0] (\icmp_ln520_reg_4969_reg[0] ),
        .in({p_0_2_0_0_0558_lcssa567_fu_260,p_0_1_0_0_0556_lcssa564_fu_256,p_0_0_0_0_0554_lcssa561_fu_252}),
        .\int_height_reg[15] (\int_height_reg[15] ),
        .not_cmp2_i321_fu_643_p2(not_cmp2_i321_fu_643_p2),
        .out(out),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[0]_0 (\p_0_0_0_0_0554_lcssa561_fu_252_reg[0] ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 (\p_0_0_0_0_0554_lcssa561_fu_252_reg[2] ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_1 (\p_0_0_0_0_0554_lcssa561_fu_252_reg[2]_0 ),
        .\p_0_0_0_0_0554_lcssa561_fu_252_reg[4]_0 (\p_0_0_0_0_0554_lcssa561_fu_252_reg[4] ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 (\p_0_2_0_0_0558_lcssa567_fu_260_reg[2] ),
        .\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_1 (\p_0_2_0_0_0558_lcssa567_fu_260_reg[2]_0 ),
        .p_reg_reg(p_reg_reg),
        .push(push),
        .\q0_reg[2] (bckgndYUV_full_n),
        .\rampStart_reg[3]_0 (\rampStart_reg[3] ),
        .\rampStart_reg[6]_0 (\rampStart_reg[6] ),
        .\rampStart_reg[7]_0 (D),
        .\rampStart_reg[7]_1 (\rampStart_reg[7] ),
        .start_for_tpgForeground_U0_full_n(start_for_tpgForeground_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(tpgBackground_U0_n_60),
        .\sub40_i_reg_1372_reg[0]_0 (\sub_reg_388_reg[11] [0]),
        .\sub40_i_reg_1372_reg[12]_0 (\sub40_i_reg_1372_reg[12] ),
        .\sub40_i_reg_1372_reg[16]_0 (\loopWidth_read_reg_869_reg[15] ),
        .\sub40_i_reg_1372_reg[16]_1 (\sub40_i_reg_1372_reg[16] ),
        .\sub40_i_reg_1372_reg[4]_0 (\sub40_i_reg_1372_reg[4] ),
        .\sub40_i_reg_1372_reg[8]_0 (\sub40_i_reg_1372_reg[8] ),
        .\xCount_V_2_reg[0] (\xCount_V_2_reg[0] ),
        .\xCount_V_3_reg[0] (\xCount_V_3_reg[0] ),
        .\xCount_V_reg[0] (\xCount_V_reg[0] ),
        .\x_fu_498_reg[4] (icmp_ln1027_fu_1641_p2),
        .\yCount_V_1_reg[5] (\yCount_V_1_reg[5] ),
        .\yCount_V_2_reg[0] (\yCount_V_2_reg[0] ),
        .\yCount_V_2_reg[0]_0 (\yCount_V_2_reg[0]_0 ),
        .\y_3_reg_1418_reg[8]_0 (icmp_ln1050_fu_1887_p2),
        .\zonePlateVDelta_reg[15] (\zonePlateVDelta_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_oe3_v_tpg_0_0_tpgForeground tpgForeground_U0
       (.CO(icmp_ln727_fu_348_p2),
        .D(y_fu_90_reg),
        .E(tpgForeground_U0_n_26),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state2_4,\ap_CS_fsm_reg[0] }),
        .SS(SS),
        .and10_i_fu_270_p2(and10_i_fu_270_p2),
        .and26_i_fu_284_p2(and26_i_fu_284_p2),
        .and4_i_fu_256_p2(and4_i_fu_256_p2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg(tpgForeground_U0_n_28),
        .ap_rst_n(ap_rst_n),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .\boxSize_1_read_reg_820_reg[15] (\boxSize_1_read_reg_820_reg[15] ),
        .\cmp2_i_reg_514_reg[0]_0 (\cmp2_i_reg_514_reg[0] ),
        .\cmp2_i_reg_514_reg[0]_1 (\cmp2_i_reg_514_reg[0]_0 ),
        .\color_read_reg_779_reg[7] (\color_read_reg_779_reg[7] ),
        .\crossHairX_1_read_reg_788_reg[15] (\crossHairX_1_read_reg_788_reg[15] ),
        .\empty_67_reg_476_reg[7]_0 (\empty_67_reg_476_reg[7] ),
        .\empty_68_reg_486_reg[7]_0 (\empty_68_reg_486_reg[7] ),
        .\empty_reg_421_reg[7]_0 (\empty_reg_421_reg[7] ),
        .full_n17_out(full_n17_out_2),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg_reg_0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg_reg),
        .\hMax_reg_451_reg[11]_0 (\hMax_reg_451_reg[11] ),
        .\hMax_reg_451_reg[15]_0 (\hMax_reg_451_reg[15] ),
        .\hMax_reg_451_reg[3]_0 (\hMax_reg_451_reg[3] ),
        .\hMax_reg_451_reg[7]_0 (\hMax_reg_451_reg[7] ),
        .icmp_fu_304_p2(icmp_fu_304_p2),
        .icmp_ln727_fu_348_p2_carry__0_0(icmp_ln727_fu_348_p2_carry__0),
        .in(tpgForeground_U0_ovrlayYUV_din),
        .\loopWidth_read_reg_869_reg[15] (\loopWidth_read_reg_869_reg[15] ),
        .out(bckgndYUV_dout),
        .\ovrlayId_load_read_reg_826_reg[7] (\ovrlayId_load_read_reg_826_reg[7] ),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .\pixOut_val_V_reg_446_reg[6]_0 (\conv2_i_i_i351_reg_1336_reg[7] ),
        .push(push_1),
        .push_0(push),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_3),
        .\tobool_reg_411_reg[0]_0 (\tobool_reg_411_reg[0] ),
        .\tobool_reg_411_reg[0]_1 (\tobool_reg_411_reg[0]_0 ),
        .tpgForeground_U0_ap_start(tpgForeground_U0_ap_start),
        .\vMax_reg_456_reg[11]_0 (\vMax_reg_456_reg[11] ),
        .\vMax_reg_456_reg[15]_0 (\add_ln1404_reg_1377_reg[16] [14:0]),
        .\vMax_reg_456_reg[15]_1 (\vMax_reg_456_reg[15] ),
        .\vMax_reg_456_reg[3]_0 (\vMax_reg_456_reg[3] ),
        .\vMax_reg_456_reg[7]_0 (\vMax_reg_456_reg[7] ),
        .\zext_ln1869_cast_reg_880_reg[7] (D));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
