Running: /home/shikha/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/shikha/Document/Academics/Semester 5/coa_lab/Multi_cycle_cpu/test_bench_f1_isim_beh.exe -prj /home/shikha/Document/Academics/Semester 5/coa_lab/Multi_cycle_cpu/test_bench_f1_beh.prj work.test_bench_f1 work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/shikha/Document/Academics/Semester 5/coa_lab/Multi_cycle_cpu/controller.v" into library work
Analyzing Verilog file "/home/shikha/Document/Academics/Semester 5/coa_lab/Multi_cycle_cpu/test_bench.v" into library work
Analyzing Verilog file "/home/shikha/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/shikha/Document/Academics/Semester 5/coa_lab/Multi_cycle_cpu/test_bench.v" Line 66: Size mismatch in connection of port <state>. Formal port size is 32-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 94872 KB
Fuse CPU Usage: 1180 ms
Compiling module controller
Compiling module test_bench_f1
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /home/shikha/Document/Academics/Semester 5/coa_lab/Multi_cycle_cpu/test_bench_f1_isim_beh.exe
Fuse Memory Usage: 655520 KB
Fuse CPU Usage: 1200 ms
GCC CPU Usage: 540 ms
