Timing Violation Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Tue Mar 29 06:54:12 2022


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v2021.2 release notes for more details.

Path 1
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[4]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.764
  Slack (ns):             -5.625
  Arrival (ns):            9.526
  Required (ns):           3.901
  Operating Conditions: slow_lv_lt

Path 2
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.742
  Slack (ns):             -5.603
  Arrival (ns):            9.504
  Required (ns):           3.901
  Operating Conditions: slow_lv_lt

Path 3
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[2]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.615
  Slack (ns):             -5.475
  Arrival (ns):            9.376
  Required (ns):           3.901
  Operating Conditions: slow_lv_lt

Path 4
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.592
  Slack (ns):             -5.452
  Arrival (ns):            9.353
  Required (ns):           3.901
  Operating Conditions: slow_lv_lt

Path 5
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.586
  Slack (ns):             -5.447
  Arrival (ns):            9.348
  Required (ns):           3.901
  Operating Conditions: slow_lv_lt

Path 6
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.597
  Slack (ns):             -5.447
  Arrival (ns):            9.348
  Required (ns):           3.901
  Operating Conditions: slow_lv_lt

Path 7
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.584
  Slack (ns):             -5.444
  Arrival (ns):            9.345
  Required (ns):           3.901
  Operating Conditions: slow_lv_lt

Path 8
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.558
  Slack (ns):             -5.418
  Arrival (ns):            9.319
  Required (ns):           3.901
  Operating Conditions: slow_lv_lt

Path 9
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.547
  Slack (ns):             -5.401
  Arrival (ns):            9.302
  Required (ns):           3.901
  Operating Conditions: slow_lv_lt

Path 10
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.523
  Slack (ns):             -5.384
  Arrival (ns):            9.285
  Required (ns):           3.901
  Operating Conditions: slow_lv_lt

Path 11
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.513
  Slack (ns):             -5.374
  Arrival (ns):            9.275
  Required (ns):           3.901
  Operating Conditions: slow_lv_lt

Path 12
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.497
  Slack (ns):             -5.358
  Arrival (ns):            9.259
  Required (ns):           3.901
  Operating Conditions: slow_lv_lt

Path 13
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.487
  Slack (ns):             -5.348
  Arrival (ns):            9.249
  Required (ns):           3.901
  Operating Conditions: slow_lv_lt

Path 14
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.456
  Slack (ns):             -5.317
  Arrival (ns):            9.218
  Required (ns):           3.901
  Operating Conditions: slow_lv_lt

Path 15
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.430
  Slack (ns):             -5.291
  Arrival (ns):            9.192
  Required (ns):           3.901
  Operating Conditions: slow_lv_lt

Path 16
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[4]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.430
  Slack (ns):             -5.284
  Arrival (ns):            9.185
  Required (ns):           3.901
  Operating Conditions: slow_lv_lt

Path 17
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.398
  Slack (ns):             -5.252
  Arrival (ns):            9.153
  Required (ns):           3.901
  Operating Conditions: slow_lv_lt

Path 18
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[2]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.347
  Slack (ns):             -5.201
  Arrival (ns):            9.102
  Required (ns):           3.901
  Operating Conditions: slow_lv_lt

Path 19
  From: PF_RESET_0/PF_RESET_0/dff_15:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_ARST_N
  Delay (ns):              0.773
  Slack (ns):             -2.422
  Arrival (ns):            8.843
  Required (ns):           6.421
  Operating Conditions: slow_lv_ht

Path 20
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[23]:ALn
  Delay (ns):              1.431
  Slack (ns):             -2.244
  Arrival (ns):            9.499
  Required (ns):           7.255
  Operating Conditions: slow_lv_ht

Path 21
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[22]:ALn
  Delay (ns):              1.431
  Slack (ns):             -2.244
  Arrival (ns):            9.499
  Required (ns):           7.255
  Operating Conditions: slow_lv_ht

Path 22
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[21]:ALn
  Delay (ns):              1.431
  Slack (ns):             -2.244
  Arrival (ns):            9.499
  Required (ns):           7.255
  Operating Conditions: slow_lv_ht

Path 23
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[20]:ALn
  Delay (ns):              1.431
  Slack (ns):             -2.244
  Arrival (ns):            9.499
  Required (ns):           7.255
  Operating Conditions: slow_lv_ht

Path 24
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[19]:ALn
  Delay (ns):              1.431
  Slack (ns):             -2.244
  Arrival (ns):            9.499
  Required (ns):           7.255
  Operating Conditions: slow_lv_ht

Path 25
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[18]:ALn
  Delay (ns):              1.431
  Slack (ns):             -2.244
  Arrival (ns):            9.499
  Required (ns):           7.255
  Operating Conditions: slow_lv_ht

Path 26
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[16]:ALn
  Delay (ns):              1.431
  Slack (ns):             -2.244
  Arrival (ns):            9.499
  Required (ns):           7.255
  Operating Conditions: slow_lv_ht

Path 27
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[17]:ALn
  Delay (ns):              1.430
  Slack (ns):             -2.243
  Arrival (ns):            9.498
  Required (ns):           7.255
  Operating Conditions: slow_lv_ht

Path 28
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[15]:ALn
  Delay (ns):              1.430
  Slack (ns):             -2.243
  Arrival (ns):            9.498
  Required (ns):           7.255
  Operating Conditions: slow_lv_ht

Path 29
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[14]:ALn
  Delay (ns):              1.430
  Slack (ns):             -2.243
  Arrival (ns):            9.498
  Required (ns):           7.255
  Operating Conditions: slow_lv_ht

Path 30
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[13]:ALn
  Delay (ns):              1.430
  Slack (ns):             -2.243
  Arrival (ns):            9.498
  Required (ns):           7.255
  Operating Conditions: slow_lv_ht

Path 31
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[12]:ALn
  Delay (ns):              1.430
  Slack (ns):             -2.243
  Arrival (ns):            9.498
  Required (ns):           7.255
  Operating Conditions: slow_lv_ht

Path 32
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:RESET
  Delay (ns):              1.478
  Slack (ns):             -2.216
  Arrival (ns):            9.559
  Required (ns):           7.343
  Operating Conditions: slow_lv_ht

Path 33
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[31]:ALn
  Delay (ns):              1.397
  Slack (ns):             -2.213
  Arrival (ns):            9.465
  Required (ns):           7.252
  Operating Conditions: slow_lv_ht

Path 34
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[30]:ALn
  Delay (ns):              1.397
  Slack (ns):             -2.213
  Arrival (ns):            9.465
  Required (ns):           7.252
  Operating Conditions: slow_lv_ht

Path 35
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[29]:ALn
  Delay (ns):              1.397
  Slack (ns):             -2.213
  Arrival (ns):            9.465
  Required (ns):           7.252
  Operating Conditions: slow_lv_ht

Path 36
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[24]:ALn
  Delay (ns):              1.397
  Slack (ns):             -2.213
  Arrival (ns):            9.465
  Required (ns):           7.252
  Operating Conditions: slow_lv_ht

Path 37
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_5_inst:ALn
  Delay (ns):              1.412
  Slack (ns):             -2.211
  Arrival (ns):            9.480
  Required (ns):           7.269
  Operating Conditions: slow_lv_ht

Path 38
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_4_inst:ALn
  Delay (ns):              1.412
  Slack (ns):             -2.211
  Arrival (ns):            9.480
  Required (ns):           7.269
  Operating Conditions: slow_lv_ht

Path 39
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_3_inst:ALn
  Delay (ns):              1.412
  Slack (ns):             -2.211
  Arrival (ns):            9.480
  Required (ns):           7.269
  Operating Conditions: slow_lv_ht

Path 40
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_2_inst:ALn
  Delay (ns):              1.411
  Slack (ns):             -2.210
  Arrival (ns):            9.479
  Required (ns):           7.269
  Operating Conditions: slow_lv_ht

Path 41
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_11_inst:ALn
  Delay (ns):              1.411
  Slack (ns):             -2.210
  Arrival (ns):            9.479
  Required (ns):           7.269
  Operating Conditions: slow_lv_ht

Path 42
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_0_inst:ALn
  Delay (ns):              1.411
  Slack (ns):             -2.210
  Arrival (ns):            9.479
  Required (ns):           7.269
  Operating Conditions: slow_lv_ht

Path 43
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_9_inst:ALn
  Delay (ns):              1.410
  Slack (ns):             -2.209
  Arrival (ns):            9.478
  Required (ns):           7.269
  Operating Conditions: slow_lv_ht

Path 44
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_8_inst:ALn
  Delay (ns):              1.410
  Slack (ns):             -2.209
  Arrival (ns):            9.478
  Required (ns):           7.269
  Operating Conditions: slow_lv_ht

Path 45
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_7_inst:ALn
  Delay (ns):              1.410
  Slack (ns):             -2.209
  Arrival (ns):            9.478
  Required (ns):           7.269
  Operating Conditions: slow_lv_ht

Path 46
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_6_inst:ALn
  Delay (ns):              1.410
  Slack (ns):             -2.209
  Arrival (ns):            9.478
  Required (ns):           7.269
  Operating Conditions: slow_lv_ht

Path 47
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_1_inst:ALn
  Delay (ns):              1.410
  Slack (ns):             -2.209
  Arrival (ns):            9.478
  Required (ns):           7.269
  Operating Conditions: slow_lv_ht

Path 48
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_10_inst:ALn
  Delay (ns):              1.410
  Slack (ns):             -2.209
  Arrival (ns):            9.478
  Required (ns):           7.269
  Operating Conditions: slow_lv_ht

Path 49
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[51]:ALn
  Delay (ns):              1.243
  Slack (ns):             -2.087
  Arrival (ns):            9.311
  Required (ns):           7.224
  Operating Conditions: slow_lv_ht

Path 50
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[20]:ALn
  Delay (ns):              1.242
  Slack (ns):             -2.086
  Arrival (ns):            9.310
  Required (ns):           7.224
  Operating Conditions: slow_lv_ht

Path 51
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[18]:ALn
  Delay (ns):              1.242
  Slack (ns):             -2.086
  Arrival (ns):            9.310
  Required (ns):           7.224
  Operating Conditions: slow_lv_ht

Path 52
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[52]:ALn
  Delay (ns):              1.241
  Slack (ns):             -2.085
  Arrival (ns):            9.309
  Required (ns):           7.224
  Operating Conditions: slow_lv_ht

Path 53
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[50]:ALn
  Delay (ns):              1.241
  Slack (ns):             -2.085
  Arrival (ns):            9.309
  Required (ns):           7.224
  Operating Conditions: slow_lv_ht

Path 54
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[49]:ALn
  Delay (ns):              1.241
  Slack (ns):             -2.085
  Arrival (ns):            9.309
  Required (ns):           7.224
  Operating Conditions: slow_lv_ht

Path 55
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[19]:ALn
  Delay (ns):              1.241
  Slack (ns):             -2.085
  Arrival (ns):            9.309
  Required (ns):           7.224
  Operating Conditions: slow_lv_ht

Path 56
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[17]:ALn
  Delay (ns):              1.241
  Slack (ns):             -2.085
  Arrival (ns):            9.309
  Required (ns):           7.224
  Operating Conditions: slow_lv_ht

Path 57
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[26]:ALn
  Delay (ns):              1.272
  Slack (ns):             -2.084
  Arrival (ns):            9.340
  Required (ns):           7.256
  Operating Conditions: slow_lv_ht

Path 58
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[25]:ALn
  Delay (ns):              1.272
  Slack (ns):             -2.084
  Arrival (ns):            9.340
  Required (ns):           7.256
  Operating Conditions: slow_lv_ht

Path 59
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_Z[30]:ALn
  Delay (ns):              1.272
  Slack (ns):             -2.084
  Arrival (ns):            9.340
  Required (ns):           7.256
  Operating Conditions: slow_lv_ht

Path 60
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_Z[29]:ALn
  Delay (ns):              1.272
  Slack (ns):             -2.084
  Arrival (ns):            9.340
  Required (ns):           7.256
  Operating Conditions: slow_lv_ht

Path 61
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[31]:ALn
  Delay (ns):              1.272
  Slack (ns):             -2.084
  Arrival (ns):            9.340
  Required (ns):           7.256
  Operating Conditions: slow_lv_ht

Path 62
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[28]:ALn
  Delay (ns):              1.272
  Slack (ns):             -2.084
  Arrival (ns):            9.340
  Required (ns):           7.256
  Operating Conditions: slow_lv_ht

Path 63
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[27]:ALn
  Delay (ns):              1.272
  Slack (ns):             -2.084
  Arrival (ns):            9.340
  Required (ns):           7.256
  Operating Conditions: slow_lv_ht

Path 64
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[26]:ALn
  Delay (ns):              1.272
  Slack (ns):             -2.084
  Arrival (ns):            9.340
  Required (ns):           7.256
  Operating Conditions: slow_lv_ht

Path 65
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[25]:ALn
  Delay (ns):              1.272
  Slack (ns):             -2.084
  Arrival (ns):            9.340
  Required (ns):           7.256
  Operating Conditions: slow_lv_ht

Path 66
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[24]:ALn
  Delay (ns):              1.272
  Slack (ns):             -2.084
  Arrival (ns):            9.340
  Required (ns):           7.256
  Operating Conditions: slow_lv_ht

Path 67
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[28]:ALn
  Delay (ns):              1.271
  Slack (ns):             -2.083
  Arrival (ns):            9.339
  Required (ns):           7.256
  Operating Conditions: slow_lv_ht

Path 68
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[27]:ALn
  Delay (ns):              1.271
  Slack (ns):             -2.083
  Arrival (ns):            9.339
  Required (ns):           7.256
  Operating Conditions: slow_lv_ht

Path 69
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/wrDataReg[10]:ALn
  Delay (ns):              1.252
  Slack (ns):             -2.060
  Arrival (ns):            9.320
  Required (ns):           7.260
  Operating Conditions: slow_lv_ht

Path 70
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/wrDataReg[4]:ALn
  Delay (ns):              1.250
  Slack (ns):             -2.059
  Arrival (ns):            9.318
  Required (ns):           7.259
  Operating Conditions: slow_lv_ht

Path 71
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/wrDataReg[1]:ALn
  Delay (ns):              1.252
  Slack (ns):             -2.059
  Arrival (ns):            9.320
  Required (ns):           7.261
  Operating Conditions: slow_lv_ht

Path 72
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/wrDataReg[0]:ALn
  Delay (ns):              1.251
  Slack (ns):             -2.059
  Arrival (ns):            9.319
  Required (ns):           7.260
  Operating Conditions: slow_lv_ht

Path 73
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/wrDataReg[9]:ALn
  Delay (ns):              1.250
  Slack (ns):             -2.058
  Arrival (ns):            9.318
  Required (ns):           7.260
  Operating Conditions: slow_lv_ht

Path 74
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/wrDataReg[8]:ALn
  Delay (ns):              1.250
  Slack (ns):             -2.058
  Arrival (ns):            9.318
  Required (ns):           7.260
  Operating Conditions: slow_lv_ht

Path 75
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/wrDataReg[7]:ALn
  Delay (ns):              1.250
  Slack (ns):             -2.058
  Arrival (ns):            9.318
  Required (ns):           7.260
  Operating Conditions: slow_lv_ht

Path 76
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/wrDataReg[6]:ALn
  Delay (ns):              1.250
  Slack (ns):             -2.058
  Arrival (ns):            9.318
  Required (ns):           7.260
  Operating Conditions: slow_lv_ht

Path 77
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/wrDataReg[5]:ALn
  Delay (ns):              1.250
  Slack (ns):             -2.058
  Arrival (ns):            9.318
  Required (ns):           7.260
  Operating Conditions: slow_lv_ht

Path 78
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/wrDataReg[3]:ALn
  Delay (ns):              1.250
  Slack (ns):             -2.058
  Arrival (ns):            9.318
  Required (ns):           7.260
  Operating Conditions: slow_lv_ht

Path 79
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/wrDataReg[2]:ALn
  Delay (ns):              1.250
  Slack (ns):             -2.058
  Arrival (ns):            9.318
  Required (ns):           7.260
  Operating Conditions: slow_lv_ht

Path 80
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_5_inst:ALn
  Delay (ns):              1.255
  Slack (ns):             -2.055
  Arrival (ns):            9.323
  Required (ns):           7.268
  Operating Conditions: slow_lv_ht

Path 81
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_4_inst:ALn
  Delay (ns):              1.255
  Slack (ns):             -2.055
  Arrival (ns):            9.323
  Required (ns):           7.268
  Operating Conditions: slow_lv_ht

Path 82
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_3_inst:ALn
  Delay (ns):              1.255
  Slack (ns):             -2.055
  Arrival (ns):            9.323
  Required (ns):           7.268
  Operating Conditions: slow_lv_ht

Path 83
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_2_inst:ALn
  Delay (ns):              1.254
  Slack (ns):             -2.054
  Arrival (ns):            9.322
  Required (ns):           7.268
  Operating Conditions: slow_lv_ht

Path 84
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_1_inst:ALn
  Delay (ns):              1.254
  Slack (ns):             -2.054
  Arrival (ns):            9.322
  Required (ns):           7.268
  Operating Conditions: slow_lv_ht

Path 85
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_11_inst:ALn
  Delay (ns):              1.254
  Slack (ns):             -2.054
  Arrival (ns):            9.322
  Required (ns):           7.268
  Operating Conditions: slow_lv_ht

Path 86
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_10_inst:ALn
  Delay (ns):              1.254
  Slack (ns):             -2.054
  Arrival (ns):            9.322
  Required (ns):           7.268
  Operating Conditions: slow_lv_ht

Path 87
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_0_inst:ALn
  Delay (ns):              1.254
  Slack (ns):             -2.054
  Arrival (ns):            9.322
  Required (ns):           7.268
  Operating Conditions: slow_lv_ht

Path 88
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_9_inst:ALn
  Delay (ns):              1.253
  Slack (ns):             -2.053
  Arrival (ns):            9.321
  Required (ns):           7.268
  Operating Conditions: slow_lv_ht

Path 89
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_8_inst:ALn
  Delay (ns):              1.253
  Slack (ns):             -2.053
  Arrival (ns):            9.321
  Required (ns):           7.268
  Operating Conditions: slow_lv_ht

Path 90
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_7_inst:ALn
  Delay (ns):              1.253
  Slack (ns):             -2.053
  Arrival (ns):            9.321
  Required (ns):           7.268
  Operating Conditions: slow_lv_ht

Path 91
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_6_inst:ALn
  Delay (ns):              1.253
  Slack (ns):             -2.053
  Arrival (ns):            9.321
  Required (ns):           7.268
  Operating Conditions: slow_lv_ht

Path 92
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/SIZEReg[1]:ALn
  Delay (ns):              1.208
  Slack (ns):             -2.050
  Arrival (ns):            9.276
  Required (ns):           7.226
  Operating Conditions: slow_lv_ht

Path 93
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/BURSTReg[0]:ALn
  Delay (ns):              1.208
  Slack (ns):             -2.050
  Arrival (ns):            9.276
  Required (ns):           7.226
  Operating Conditions: slow_lv_ht

Path 94
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[1]:ALn
  Delay (ns):              1.208
  Slack (ns):             -2.049
  Arrival (ns):            9.276
  Required (ns):           7.227
  Operating Conditions: slow_lv_ht

Path 95
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/SIZEReg[0]:ALn
  Delay (ns):              1.206
  Slack (ns):             -2.048
  Arrival (ns):            9.274
  Required (ns):           7.226
  Operating Conditions: slow_lv_ht

Path 96
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/HRDATA[13]:ALn
  Delay (ns):              1.212
  Slack (ns):             -2.048
  Arrival (ns):            9.280
  Required (ns):           7.232
  Operating Conditions: slow_lv_ht

Path 97
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/HRDATA[11]:ALn
  Delay (ns):              1.212
  Slack (ns):             -2.048
  Arrival (ns):            9.280
  Required (ns):           7.232
  Operating Conditions: slow_lv_ht

Path 98
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/HRDATA[14]:ALn
  Delay (ns):              1.211
  Slack (ns):             -2.047
  Arrival (ns):            9.279
  Required (ns):           7.232
  Operating Conditions: slow_lv_ht

Path 99
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/HRDATA[12]:ALn
  Delay (ns):              1.211
  Slack (ns):             -2.047
  Arrival (ns):            9.279
  Required (ns):           7.232
  Operating Conditions: slow_lv_ht

Path 100
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/HRDATA[10]:ALn
  Delay (ns):              1.211
  Slack (ns):             -2.047
  Arrival (ns):            9.279
  Required (ns):           7.232
  Operating Conditions: slow_lv_ht

