
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: THINK

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

Modified Files: 4
FID:  path (prevtimestamp, timestamp)
0        C:\GitHub\Rattlesnake\build\par\Microchip\creative\component\work\FCCC_C0\FCCC_C0.v (2019-08-29 21:03:26, 2019-08-31 22:33:28)
1        C:\GitHub\Rattlesnake\build\par\Microchip\creative\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v (2019-08-29 21:03:26, 2019-08-31 22:33:28)
2        C:\GitHub\Rattlesnake\build\par\Microchip\creative\component\work\creative\creative.v (2019-08-29 21:03:32, 2019-08-31 22:33:28)
8        C:\GitHub\Rattlesnake\build\synth\Microchip\IGLOO2\Rattlesnake.vm (2019-08-29 22:07:48, 2019-08-31 22:33:28)

*******************************************************************
Modules that may have changed as a result of file changes: 4
MID:  lib.cell.view
0        work.FCCC_C0.verilog may have changed because the following files changed:
                        C:\GitHub\Rattlesnake\build\par\Microchip\creative\component\work\FCCC_C0\FCCC_C0.v (2019-08-29 21:03:26, 2019-08-31 22:33:28) <-- (module definition)
                        C:\GitHub\Rattlesnake\build\par\Microchip\creative\component\work\creative\creative.v (2019-08-29 21:03:32, 2019-08-31 22:33:28) <-- (may instantiate this module)
1        work.FCCC_C0_FCCC_C0_0_FCCC.verilog may have changed because the following files changed:
                        C:\GitHub\Rattlesnake\build\par\Microchip\creative\component\work\FCCC_C0\FCCC_C0.v (2019-08-29 21:03:26, 2019-08-31 22:33:28) <-- (may instantiate this module)
                        C:\GitHub\Rattlesnake\build\par\Microchip\creative\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v (2019-08-29 21:03:26, 2019-08-31 22:33:28) <-- (module definition)
                        C:\GitHub\Rattlesnake\build\par\Microchip\creative\component\work\creative\creative.v (2019-08-29 21:03:32, 2019-08-31 22:33:28) <-- (may instantiate this module)
3        work.Rattlesnake.verilog may have changed because the following files changed:
                        C:\GitHub\Rattlesnake\build\par\Microchip\creative\component\work\creative\creative.v (2019-08-29 21:03:32, 2019-08-31 22:33:28) <-- (may instantiate this module)
                        C:\GitHub\Rattlesnake\build\synth\Microchip\IGLOO2\Rattlesnake.vm (2019-08-29 22:07:48, 2019-08-31 22:33:28) <-- (module definition)
2        work.creative.verilog may have changed because the following files changed:
                        C:\GitHub\Rattlesnake\build\par\Microchip\creative\component\work\creative\creative.v (2019-08-29 21:03:32, 2019-08-31 22:33:28) <-- (module definition)

*******************************************************************
Unmodified files: 5
FID:  path (timestamp)
3        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v (2018-12-20 22:52:12)
4        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\hypermods.v (2018-12-20 22:52:16)
5        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\scemi_objects.v (2018-12-20 22:52:16)
6        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\scemi_pipes.svh (2018-12-20 22:52:16)
7        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\umr_capim.v (2018-12-20 22:52:16)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
