Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Wed May 15 10:28:58 2024
| Host              : Elitebook-QCommsUB-Adria running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file coincidence_detector_wrapper_timing_summary_routed.rpt -pb coincidence_detector_wrapper_timing_summary_routed.pb -rpx coincidence_detector_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : coincidence_detector_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   6           
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.608        0.000                      0                19426        0.027        0.000                      0                19426        3.500        0.000                       0                  8340  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            5.608        0.000                      0                14782        0.027        0.000                      0                14782        3.500        0.000                       0                  8340  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 5.918        0.000                      0                 4644        0.179        0.000                      0                 4644  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[1]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 1.022ns (25.320%)  route 3.014ns (74.680%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.807ns (routing 0.840ns, distribution 0.967ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.759ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.807     2.014    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X4Y66          FDSE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.111 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.255     2.366    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X4Y66          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     2.561 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.277     2.838    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_0
    SLICE_X6Y66          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.954 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.345     3.299    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X2Y67          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     3.363 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.454     3.816    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X1Y79          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     3.993 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wstrb[0]_INST_0/O
                         net (fo=1, routed)           0.352     4.345    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wstrb[4]
    SLICE_X1Y64          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     4.523 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wstrb[4]_INST_0/O
                         net (fo=9, routed)           0.436     4.959    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X9Y65          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     5.154 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6[7]_i_1/O
                         net (fo=14, routed)          0.896     6.050    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0
    SLICE_X7Y90          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.545    11.712    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y90          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[1]_rep__1/C
                         clock pessimism              0.164    11.876    
                         clock uncertainty           -0.176    11.700    
    SLICE_X7Y90          FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042    11.658    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         11.658    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.022ns (25.326%)  route 3.013ns (74.674%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.807ns (routing 0.840ns, distribution 0.967ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.759ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.807     2.014    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X4Y66          FDSE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.111 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.255     2.366    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X4Y66          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     2.561 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.277     2.838    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_0
    SLICE_X6Y66          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.954 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.345     3.299    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X2Y67          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     3.363 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.454     3.816    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X1Y79          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     3.993 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wstrb[0]_INST_0/O
                         net (fo=1, routed)           0.352     4.345    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wstrb[4]
    SLICE_X1Y64          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     4.523 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wstrb[4]_INST_0/O
                         net (fo=9, routed)           0.436     4.959    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X9Y65          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     5.154 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6[7]_i_1/O
                         net (fo=14, routed)          0.895     6.049    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0
    SLICE_X7Y90          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.545    11.712    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y90          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[0]_rep__1/C
                         clock pessimism              0.164    11.876    
                         clock uncertainty           -0.176    11.700    
    SLICE_X7Y90          FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042    11.658    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         11.658    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.788ns (24.741%)  route 2.397ns (75.259%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.840ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.759ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.778     1.985    coincidence_detector_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  coincidence_detector_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.078 f  coincidence_detector_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=108, routed)         0.556     2.634    coincidence_detector_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0
    SLICE_X3Y53          LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     2.769 r  coincidence_detector_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_3/O
                         net (fo=5, routed)           0.305     3.074    coincidence_detector_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]_0
    SLICE_X3Y61          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.253 r  coincidence_detector_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.304     3.557    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X6Y64          LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     3.619 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.112     3.731    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready
    SLICE_X6Y63          LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     3.899 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           0.612     4.511    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X4Y30          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     4.662 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=1, routed)           0.508     5.170    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxigp0_wready
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.500    11.667    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.160    11.827    
                         clock uncertainty           -0.176    11.651    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.809    10.842    coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.842    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.022ns (25.822%)  route 2.936ns (74.178%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 11.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.807ns (routing 0.840ns, distribution 0.967ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.759ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.807     2.014    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X4Y66          FDSE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.111 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.255     2.366    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X4Y66          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     2.561 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.277     2.838    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_0
    SLICE_X6Y66          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.954 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.345     3.299    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X2Y67          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     3.363 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.454     3.816    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X1Y79          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     3.993 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wstrb[0]_INST_0/O
                         net (fo=1, routed)           0.352     4.345    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wstrb[4]
    SLICE_X1Y64          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     4.523 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wstrb[4]_INST_0/O
                         net (fo=9, routed)           0.436     4.959    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X9Y65          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     5.154 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6[7]_i_1/O
                         net (fo=14, routed)          0.818     5.972    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.549    11.716    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y90          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[0]_rep__0/C
                         clock pessimism              0.164    11.880    
                         clock uncertainty           -0.176    11.704    
    SLICE_X9Y90          FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044    11.660    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.022ns (25.822%)  route 2.936ns (74.178%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 11.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.807ns (routing 0.840ns, distribution 0.967ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.759ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.807     2.014    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X4Y66          FDSE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.111 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.255     2.366    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X4Y66          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     2.561 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.277     2.838    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_0
    SLICE_X6Y66          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.954 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.345     3.299    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X2Y67          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     3.363 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.454     3.816    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X1Y79          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     3.993 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wstrb[0]_INST_0/O
                         net (fo=1, routed)           0.352     4.345    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wstrb[4]
    SLICE_X1Y64          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     4.523 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wstrb[4]_INST_0/O
                         net (fo=9, routed)           0.436     4.959    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X9Y65          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     5.154 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6[7]_i_1/O
                         net (fo=14, routed)          0.818     5.972    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.549    11.716    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y90          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[1]_rep__0/C
                         clock pessimism              0.164    11.880    
                         clock uncertainty           -0.176    11.704    
    SLICE_X9Y90          FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043    11.661    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         11.661    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.791ns (26.812%)  route 2.159ns (73.188%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.840ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.759ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.778     1.985    coincidence_detector_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  coincidence_detector_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.078 f  coincidence_detector_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=108, routed)         0.556     2.634    coincidence_detector_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0
    SLICE_X3Y53          LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     2.769 r  coincidence_detector_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_3/O
                         net (fo=5, routed)           0.305     3.074    coincidence_detector_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]_0
    SLICE_X3Y61          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.253 r  coincidence_detector_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.304     3.557    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X6Y64          LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     3.619 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.181     3.799    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready
    SLICE_X5Y65          LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.205     4.004 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.332     4.336    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X4Y67          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     4.453 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=1, routed)           0.482     4.935    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxigp1_wready
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.545    11.712    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.121    11.833    
                         clock uncertainty           -0.176    11.657    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1WREADY)
                                                     -0.969    10.688    coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.688    
                         arrival time                          -4.935    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.949ns (25.253%)  route 2.809ns (74.747%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 11.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.807ns (routing 0.840ns, distribution 0.967ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.759ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.807     2.014    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X4Y66          FDSE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.111 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.255     2.366    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X4Y66          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     2.561 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.277     2.838    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_0
    SLICE_X6Y66          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.954 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.345     3.299    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X2Y67          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     3.363 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.454     3.816    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X1Y79          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     3.993 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wstrb[0]_INST_0/O
                         net (fo=1, routed)           0.352     4.345    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wstrb[4]
    SLICE_X1Y64          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     4.523 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wstrb[4]_INST_0/O
                         net (fo=9, routed)           0.380     4.903    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X9Y64          LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.122     5.025 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=14, routed)          0.747     5.772    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.516    11.683    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y38         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[0]_rep__0/C
                         clock pessimism              0.121    11.804    
                         clock uncertainty           -0.176    11.628    
    SLICE_X12Y38         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    11.585    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.949ns (25.247%)  route 2.810ns (74.753%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 11.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.807ns (routing 0.840ns, distribution 0.967ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.759ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.807     2.014    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X4Y66          FDSE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.111 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.255     2.366    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X4Y66          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     2.561 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.277     2.838    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_0
    SLICE_X6Y66          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.954 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.345     3.299    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X2Y67          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     3.363 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.454     3.816    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X1Y79          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     3.993 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wstrb[0]_INST_0/O
                         net (fo=1, routed)           0.352     4.345    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wstrb[4]
    SLICE_X1Y64          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     4.523 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wstrb[4]_INST_0/O
                         net (fo=9, routed)           0.380     4.903    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X9Y64          LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.122     5.025 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=14, routed)          0.748     5.773    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.516    11.683    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y38         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[1]_rep__0/C
                         clock pessimism              0.121    11.804    
                         clock uncertainty           -0.176    11.628    
    SLICE_X12Y38         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042    11.586    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         11.586    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.912ns (24.544%)  route 2.804ns (75.456%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.807ns (routing 0.840ns, distribution 0.967ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.759ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.807     2.014    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X4Y66          FDSE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.111 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.255     2.366    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X4Y66          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     2.561 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.277     2.838    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_0
    SLICE_X6Y66          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.954 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.345     3.299    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X2Y67          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     3.363 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.454     3.816    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X1Y79          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     3.993 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wstrb[0]_INST_0/O
                         net (fo=1, routed)           0.352     4.345    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wstrb[4]
    SLICE_X1Y64          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     4.523 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wstrb[4]_INST_0/O
                         net (fo=9, routed)           0.489     5.012    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X9Y63          LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.085     5.097 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[7]_i_1/O
                         net (fo=14, routed)          0.633     5.729    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0
    SLICE_X13Y54         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.528    11.695    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y54         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
                         clock pessimism              0.121    11.816    
                         clock uncertainty           -0.176    11.640    
    SLICE_X13Y54         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042    11.598    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         11.598    
                         arrival time                          -5.729    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.912ns (24.551%)  route 2.803ns (75.449%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.807ns (routing 0.840ns, distribution 0.967ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.759ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.807     2.014    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X4Y66          FDSE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.111 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.255     2.366    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X4Y66          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     2.561 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.277     2.838    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_0
    SLICE_X6Y66          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.954 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.345     3.299    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X2Y67          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     3.363 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.454     3.816    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X1Y79          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     3.993 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wstrb[0]_INST_0/O
                         net (fo=1, routed)           0.352     4.345    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wstrb[4]
    SLICE_X1Y64          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     4.523 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wstrb[4]_INST_0/O
                         net (fo=9, routed)           0.489     5.012    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X9Y63          LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.085     5.097 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[7]_i_1/O
                         net (fo=14, routed)          0.632     5.728    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0
    SLICE_X13Y54         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.528    11.695    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y54         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
                         clock pessimism              0.121    11.816    
                         clock uncertainty           -0.176    11.640    
    SLICE_X13Y54         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042    11.598    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[0]
  -------------------------------------------------------------------
                         required time                         11.598    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  5.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][908]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][909]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (40.917%)  route 0.056ns (59.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.916ns (routing 0.430ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.486ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.916     1.027    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X10Y83         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][908]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.066 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][908]/Q
                         net (fo=2, routed)           0.056     1.122    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_8_out[909]
    SLICE_X10Y82         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][909]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.048     1.186    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X10Y82         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][909]/C
                         clock pessimism             -0.138     1.048    
    SLICE_X10Y82         FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.095    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][909]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][796]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][797]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.041ns (39.544%)  route 0.063ns (60.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.903ns (routing 0.430ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.486ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.903     1.014    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X12Y86         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][796]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.055 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][796]/Q
                         net (fo=2, routed)           0.063     1.117    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_8_out[797]
    SLICE_X12Y87         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][797]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.043     1.181    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X12Y87         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][797]/C
                         clock pessimism             -0.138     1.043    
    SLICE_X12Y87         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.090    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][797]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][239]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][240]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.041ns (40.841%)  route 0.059ns (59.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.906ns (routing 0.430ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.486ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.906     1.017    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X7Y98          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][239]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.058 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][239]/Q
                         net (fo=2, routed)           0.059     1.117    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_8_out[240]
    SLICE_X7Y97          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][240]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.040     1.178    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X7Y97          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][240]/C
                         clock pessimism             -0.137     1.042    
    SLICE_X7Y97          FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.089    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][240]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][354]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][355]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.522%)  route 0.060ns (60.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.901ns (routing 0.430ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.486ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.901     1.012    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X12Y94         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][354]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.051 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][354]/Q
                         net (fo=2, routed)           0.060     1.110    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_8_out[355]
    SLICE_X12Y93         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][355]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.032     1.170    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X12Y93         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][355]/C
                         clock pessimism             -0.138     1.032    
    SLICE_X12Y93         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.079    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][355]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][989]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][990]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.041ns (40.819%)  route 0.059ns (59.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.913ns (routing 0.430ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.486ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.913     1.024    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X8Y84          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][989]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.065 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][989]/Q
                         net (fo=2, routed)           0.059     1.124    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_8_out[990]
    SLICE_X8Y85          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][990]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.045     1.183    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X8Y85          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][990]/C
                         clock pessimism             -0.137     1.046    
    SLICE_X8Y85          FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.093    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][990]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][783]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][784]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.041ns (40.321%)  route 0.061ns (59.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.880ns (routing 0.430ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.486ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.880     0.991    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X13Y39         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][783]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.032 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][783]/Q
                         net (fo=2, routed)           0.061     1.092    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[784]
    SLICE_X13Y40         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][784]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.010     1.148    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X13Y40         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][784]/C
                         clock pessimism             -0.135     1.013    
    SLICE_X13Y40         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.060    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][784]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.915ns (routing 0.430ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.486ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.915     1.026    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X3Y76          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.065 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[22]/Q
                         net (fo=1, routed)           0.023     1.088    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[22]
    SLICE_X3Y76          LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.108 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[22]_i_1__0/O
                         net (fo=1, routed)           0.006     1.114    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[22]_i_1__0_n_0
    SLICE_X3Y76          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.040     1.178    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X3Y76          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[22]/C
                         clock pessimism             -0.144     1.034    
    SLICE_X3Y76          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.081    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][975]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][976]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.041ns (39.544%)  route 0.063ns (60.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.931ns (routing 0.430ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.486ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.931     1.042    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X17Y65         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][975]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y65         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.083 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][975]/Q
                         net (fo=2, routed)           0.063     1.145    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[976]
    SLICE_X17Y66         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][976]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.065     1.203    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X17Y66         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][976]/C
                         clock pessimism             -0.137     1.065    
    SLICE_X17Y66         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.112    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][976]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][688]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][689]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.907ns (routing 0.430ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.486ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.907     1.018    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X13Y82         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][688]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.057 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][688]/Q
                         net (fo=2, routed)           0.058     1.115    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_8_out[689]
    SLICE_X13Y83         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][689]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.034     1.172    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X13Y83         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][689]/C
                         clock pessimism             -0.138     1.034    
    SLICE_X13Y83         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.081    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][689]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][966]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][967]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.884ns (routing 0.430ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.486ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.884     0.995    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X12Y42         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][966]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.034 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][966]/Q
                         net (fo=2, routed)           0.058     1.092    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[967]
    SLICE_X12Y42         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][967]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.014     1.152    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X12Y42         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][967]/C
                         clock pessimism             -0.141     1.011    
    SLICE_X12Y42         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.058    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][967]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X5Y44  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X5Y44  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X5Y44  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X5Y44  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X5Y44  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X5Y44  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X5Y44  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X5Y44  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X5Y44  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X5Y44  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X5Y44  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X5Y44  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X5Y44  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X5Y44  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X5Y44  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X5Y44  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X5Y44  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X5Y44  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X5Y44  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X5Y44  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.190ns (5.192%)  route 3.470ns (94.808%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.840ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.759ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.801     2.008    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X3Y76          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.107 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=26, routed)          0.324     2.431    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X5Y64          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     2.494 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=1, routed)           1.619     4.113    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.141 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1_bufg_place/O
                         net (fo=4452, routed)        1.526     5.667    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delayRegs_reg[3][1023]
    SLICE_X9Y56          FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.545    11.712    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X9Y56          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][0]/C
                         clock pessimism              0.121    11.833    
                         clock uncertainty           -0.176    11.657    
    SLICE_X9Y56          FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    11.585    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][0]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.190ns (5.192%)  route 3.470ns (94.808%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.840ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.759ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.801     2.008    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X3Y76          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.107 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=26, routed)          0.324     2.431    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X5Y64          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     2.494 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=1, routed)           1.619     4.113    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.141 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1_bufg_place/O
                         net (fo=4452, routed)        1.526     5.667    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delayRegs_reg[3][1023]
    SLICE_X9Y57          FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.545    11.712    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X9Y57          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][10]/C
                         clock pessimism              0.121    11.833    
                         clock uncertainty           -0.176    11.657    
    SLICE_X9Y57          FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    11.585    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][10]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.190ns (5.192%)  route 3.470ns (94.808%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.840ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.759ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.801     2.008    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X3Y76          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.107 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=26, routed)          0.324     2.431    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X5Y64          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     2.494 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=1, routed)           1.619     4.113    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.141 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1_bufg_place/O
                         net (fo=4452, routed)        1.526     5.667    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delayRegs_reg[3][1023]
    SLICE_X9Y57          FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.545    11.712    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X9Y57          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][11]/C
                         clock pessimism              0.121    11.833    
                         clock uncertainty           -0.176    11.657    
    SLICE_X9Y57          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    11.585    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][11]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][16]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.190ns (5.192%)  route 3.470ns (94.808%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.840ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.759ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.801     2.008    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X3Y76          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.107 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=26, routed)          0.324     2.431    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X5Y64          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     2.494 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=1, routed)           1.619     4.113    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.141 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1_bufg_place/O
                         net (fo=4452, routed)        1.526     5.667    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delayRegs_reg[3][1023]
    SLICE_X9Y58          FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.545    11.712    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X9Y58          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][16]/C
                         clock pessimism              0.121    11.833    
                         clock uncertainty           -0.176    11.657    
    SLICE_X9Y58          FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    11.585    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][16]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][17]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.190ns (5.192%)  route 3.470ns (94.808%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.840ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.759ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.801     2.008    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X3Y76          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.107 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=26, routed)          0.324     2.431    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X5Y64          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     2.494 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=1, routed)           1.619     4.113    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.141 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1_bufg_place/O
                         net (fo=4452, routed)        1.526     5.667    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delayRegs_reg[3][1023]
    SLICE_X9Y58          FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.545    11.712    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X9Y58          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][17]/C
                         clock pessimism              0.121    11.833    
                         clock uncertainty           -0.176    11.657    
    SLICE_X9Y58          FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072    11.585    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][17]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][18]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.190ns (5.192%)  route 3.470ns (94.808%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.840ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.759ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.801     2.008    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X3Y76          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.107 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=26, routed)          0.324     2.431    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X5Y64          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     2.494 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=1, routed)           1.619     4.113    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.141 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1_bufg_place/O
                         net (fo=4452, routed)        1.526     5.667    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delayRegs_reg[3][1023]
    SLICE_X9Y58          FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.545    11.712    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X9Y58          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][18]/C
                         clock pessimism              0.121    11.833    
                         clock uncertainty           -0.176    11.657    
    SLICE_X9Y58          FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    11.585    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][18]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][19]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.190ns (5.192%)  route 3.470ns (94.808%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.840ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.759ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.801     2.008    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X3Y76          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.107 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=26, routed)          0.324     2.431    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X5Y64          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     2.494 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=1, routed)           1.619     4.113    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.141 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1_bufg_place/O
                         net (fo=4452, routed)        1.526     5.667    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delayRegs_reg[3][1023]
    SLICE_X9Y58          FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.545    11.712    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X9Y58          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][19]/C
                         clock pessimism              0.121    11.833    
                         clock uncertainty           -0.176    11.657    
    SLICE_X9Y58          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    11.585    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][19]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.190ns (5.192%)  route 3.470ns (94.808%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.840ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.759ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.801     2.008    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X3Y76          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.107 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=26, routed)          0.324     2.431    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X5Y64          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     2.494 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=1, routed)           1.619     4.113    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.141 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1_bufg_place/O
                         net (fo=4452, routed)        1.526     5.667    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delayRegs_reg[3][1023]
    SLICE_X9Y56          FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.545    11.712    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X9Y56          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][1]/C
                         clock pessimism              0.121    11.833    
                         clock uncertainty           -0.176    11.657    
    SLICE_X9Y56          FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072    11.585    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][1]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][24]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.190ns (5.192%)  route 3.470ns (94.808%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.840ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.759ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.801     2.008    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X3Y76          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.107 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=26, routed)          0.324     2.431    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X5Y64          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     2.494 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=1, routed)           1.619     4.113    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.141 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1_bufg_place/O
                         net (fo=4452, routed)        1.526     5.667    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delayRegs_reg[3][1023]
    SLICE_X9Y59          FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.545    11.712    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X9Y59          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][24]/C
                         clock pessimism              0.121    11.833    
                         clock uncertainty           -0.176    11.657    
    SLICE_X9Y59          FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    11.585    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][24]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][25]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.190ns (5.192%)  route 3.470ns (94.808%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.840ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.759ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.801     2.008    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X3Y76          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.107 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=26, routed)          0.324     2.431    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X5Y64          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     2.494 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=1, routed)           1.619     4.113    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.141 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1_bufg_place/O
                         net (fo=4452, routed)        1.526     5.667    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delayRegs_reg[3][1023]
    SLICE_X9Y59          FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.545    11.712    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X9Y59          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][25]/C
                         clock pessimism              0.121    11.833    
                         clock uncertainty           -0.176    11.657    
    SLICE_X9Y59          FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072    11.585    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[3][25]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  5.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.054ns (26.946%)  route 0.146ns (73.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.923ns (routing 0.430ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.486ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.923     1.034    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y70          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.074 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.050     1.124    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y70          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     1.138 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.234    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_0
    SLICE_X3Y70          FDCE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.046     1.184    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y70          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.109     1.075    
    SLICE_X3Y70          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.055    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.054ns (26.946%)  route 0.146ns (73.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.923ns (routing 0.430ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.486ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.923     1.034    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y70          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.074 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.050     1.124    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y70          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     1.138 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.234    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_0
    SLICE_X3Y70          FDCE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.046     1.184    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y70          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.109     1.075    
    SLICE_X3Y70          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.055    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.054ns (26.946%)  route 0.146ns (73.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.923ns (routing 0.430ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.486ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.923     1.034    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y70          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.074 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.050     1.124    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y70          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     1.138 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.234    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_0
    SLICE_X3Y70          FDCE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.046     1.184    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y70          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.109     1.075    
    SLICE_X3Y70          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.055    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.054ns (26.946%)  route 0.146ns (73.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.923ns (routing 0.430ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.486ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.923     1.034    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y70          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.074 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.050     1.124    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y70          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     1.138 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.234    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_0
    SLICE_X3Y70          FDCE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.046     1.184    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y70          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.109     1.075    
    SLICE_X3Y70          FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.055    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.054ns (26.946%)  route 0.146ns (73.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.923ns (routing 0.430ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.486ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.923     1.034    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y70          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.074 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.050     1.124    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y70          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     1.138 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.234    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_0
    SLICE_X3Y70          FDCE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.046     1.184    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y70          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.109     1.075    
    SLICE_X3Y70          FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.055    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.054ns (26.946%)  route 0.146ns (73.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.923ns (routing 0.430ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.486ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.923     1.034    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y70          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.074 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.050     1.124    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y70          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     1.138 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.234    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_0
    SLICE_X3Y70          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.042     1.180    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y70          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.109     1.071    
    SLICE_X3Y70          FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.051    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.054ns (26.946%)  route 0.146ns (73.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.923ns (routing 0.430ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.486ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.923     1.034    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y70          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.074 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.050     1.124    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y70          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     1.138 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.234    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_0
    SLICE_X3Y70          FDCE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.042     1.180    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y70          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.109     1.071    
    SLICE_X3Y70          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.051    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.054ns (26.946%)  route 0.146ns (73.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.923ns (routing 0.430ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.486ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.923     1.034    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y70          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.074 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.050     1.124    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y70          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     1.138 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.234    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_0
    SLICE_X3Y70          FDCE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.042     1.180    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y70          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.109     1.071    
    SLICE_X3Y70          FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.051    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.054ns (26.946%)  route 0.146ns (73.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.923ns (routing 0.430ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.486ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.923     1.034    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y70          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.074 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.050     1.124    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y70          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     1.138 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.234    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_0
    SLICE_X3Y70          FDCE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.042     1.180    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y70          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.109     1.071    
    SLICE_X3Y70          FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.051    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.054ns (26.946%)  route 0.146ns (73.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.923ns (routing 0.430ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.486ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.923     1.034    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y70          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.074 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.050     1.124    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y70          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     1.138 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.234    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_0
    SLICE_X3Y70          FDCE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.042     1.180    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y70          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.109     1.071    
    SLICE_X3Y70          FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.051    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.183    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.484ns  (logic 0.182ns (12.264%)  route 1.302ns (87.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 0.759ns, distribution 0.806ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.020     1.020    coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y93          LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.202 r  coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.282     1.484    coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.565     1.732    coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.061ns (9.652%)  route 0.571ns (90.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.039ns (routing 0.486ns, distribution 0.553ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.472     0.472    coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y93          LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     0.533 r  coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.099     0.632    coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.039     1.177    coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.644ns  (logic 0.124ns (3.403%)  route 3.520ns (96.597%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.840ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.759ns, distribution 0.758ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.790     1.997    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.093 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.919     4.012    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.040 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        1.601     5.641    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y23          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.517     1.684    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y23          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.644ns  (logic 0.124ns (3.403%)  route 3.520ns (96.597%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.840ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.759ns, distribution 0.758ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.790     1.997    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.093 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.919     4.012    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.040 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        1.601     5.641    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y23          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.517     1.684    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y23          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.643ns  (logic 0.124ns (3.404%)  route 3.519ns (96.596%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.840ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.759ns, distribution 0.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.790     1.997    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.093 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.919     4.012    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.040 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        1.600     5.640    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y40          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.532     1.699    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y40          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.643ns  (logic 0.124ns (3.404%)  route 3.519ns (96.596%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.840ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.759ns, distribution 0.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.790     1.997    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.093 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.919     4.012    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.040 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        1.600     5.640    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y40          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.532     1.699    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y40          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.633ns  (logic 0.124ns (3.413%)  route 3.509ns (96.587%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.840ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.759ns, distribution 0.754ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.790     1.997    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.093 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.919     4.012    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.040 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        1.590     5.630    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y29          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.513     1.680    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y29          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.633ns  (logic 0.124ns (3.413%)  route 3.509ns (96.587%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.840ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.759ns, distribution 0.754ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.790     1.997    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.093 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.919     4.012    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.040 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        1.590     5.630    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y29          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.513     1.680    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y29          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.507ns  (logic 0.124ns (3.536%)  route 3.383ns (96.464%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.840ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.759ns, distribution 0.827ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.790     1.997    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.093 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.919     4.012    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.040 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        1.464     5.504    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y70          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.586     1.753    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y70          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.507ns  (logic 0.124ns (3.536%)  route 3.383ns (96.464%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.840ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.759ns, distribution 0.827ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.790     1.997    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.093 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.919     4.012    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.040 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        1.464     5.504    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y70          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.586     1.753    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y70          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.507ns  (logic 0.124ns (3.536%)  route 3.383ns (96.464%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.840ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.759ns, distribution 0.827ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.790     1.997    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.093 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.919     4.012    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.040 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        1.464     5.504    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y70          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.586     1.753    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y70          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.507ns  (logic 0.124ns (3.536%)  route 3.383ns (96.464%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.840ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.759ns, distribution 0.827ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.790     1.997    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.093 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.919     4.012    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.040 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        1.464     5.504    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y70          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.586     1.753    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y70          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.723ns  (logic 0.056ns (3.250%)  route 1.667ns (96.750%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.909ns (routing 0.430ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.486ns, distribution 0.552ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.909     1.020    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.059 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.922     1.981    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.998 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        0.745     2.743    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y81         FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.038     1.176    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y81         FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.723ns  (logic 0.056ns (3.250%)  route 1.667ns (96.750%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.909ns (routing 0.430ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.486ns, distribution 0.552ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.909     1.020    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.059 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.922     1.981    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.998 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        0.745     2.743    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y81         FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.038     1.176    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y81         FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.056ns (3.237%)  route 1.674ns (96.763%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.909ns (routing 0.430ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.486ns, distribution 0.564ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.909     1.020    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.059 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.922     1.981    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.998 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        0.752     2.750    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y70          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.050     1.188    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y70          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.056ns (3.237%)  route 1.674ns (96.763%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.909ns (routing 0.430ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.486ns, distribution 0.564ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.909     1.020    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.059 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.922     1.981    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.998 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        0.752     2.750    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y70          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.050     1.188    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y70          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.056ns (3.237%)  route 1.674ns (96.763%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.909ns (routing 0.430ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.486ns, distribution 0.564ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.909     1.020    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.059 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.922     1.981    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.998 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        0.752     2.750    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y70          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.050     1.188    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y70          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.056ns (3.237%)  route 1.674ns (96.763%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.909ns (routing 0.430ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.486ns, distribution 0.564ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.909     1.020    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.059 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.922     1.981    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.998 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        0.752     2.750    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y70          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.050     1.188    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y70          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.791ns  (logic 0.056ns (3.127%)  route 1.735ns (96.873%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.139ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.909ns (routing 0.430ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.486ns, distribution 0.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.909     1.020    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.059 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.922     1.981    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.998 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        0.813     2.811    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y29          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.001     1.139    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y29          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.791ns  (logic 0.056ns (3.127%)  route 1.735ns (96.873%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.139ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.909ns (routing 0.430ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.486ns, distribution 0.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.909     1.020    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.059 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.922     1.981    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.998 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        0.813     2.811    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y29          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.001     1.139    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y29          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.795ns  (logic 0.056ns (3.120%)  route 1.739ns (96.880%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.909ns (routing 0.430ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.486ns, distribution 0.530ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.909     1.020    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.059 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.922     1.981    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.998 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        0.817     2.815    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y40          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.016     1.154    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y40          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.795ns  (logic 0.056ns (3.120%)  route 1.739ns (96.880%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.909ns (routing 0.430ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.486ns, distribution 0.530ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.909     1.020    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.059 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.922     1.981    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.998 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        0.817     2.815    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y40          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.016     1.154    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y40          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Channels[0]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.680ns  (logic 1.159ns (43.249%)  route 1.521ns (56.751%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.512ns (routing 0.759ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 r  Channels[0] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[0]_inst/I
    F6                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.023     1.023 r  Channels_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.023    Channels_IBUF[0]_inst/OUT
    F6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.023 r  Channels_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.499     2.522    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[0]
    SLICE_X11Y28         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     2.658 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/delayRegs[0][0]_i_1/O
                         net (fo=1, routed)           0.022     2.680    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/Pulses[0]
    SLICE_X11Y28         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.512     1.679    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X11Y28         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][0]/C

Slack:                    inf
  Source:                 Channels[0]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.660ns  (logic 1.023ns (38.462%)  route 1.637ns (61.538%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.516ns (routing 0.759ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 r  Channels[0] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[0]_inst/I
    F6                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.023     1.023 r  Channels_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.023    Channels_IBUF[0]_inst/OUT
    F6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.023 r  Channels_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.637     2.660    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[0]
    SLICE_X11Y28         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.516     1.683    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/s00_axi_aclk
    SLICE_X11Y28         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[0]/C

Slack:                    inf
  Source:                 Channels[1]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.382ns  (logic 1.200ns (50.366%)  route 1.182ns (49.634%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.538ns (routing 0.759ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G7                                                0.000     0.000 r  Channels[1] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[1]_inst/I
    G7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  Channels_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    Channels_IBUF[1]_inst/OUT
    G7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  Channels_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.114     2.132    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[1]
    SLICE_X14Y55         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.314 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/delayRegs[1][0]_i_1/O
                         net (fo=1, routed)           0.068     2.382    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/Pulses[1]
    SLICE_X14Y55         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.538     1.705    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X14Y55         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][0]/C

Slack:                    inf
  Source:                 Channels[2]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.259ns  (logic 1.198ns (53.010%)  route 1.062ns (46.990%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.557ns (routing 0.759ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F7                                                0.000     0.000 r  Channels[2] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[2]_inst/I
    F7                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  Channels_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    Channels_IBUF[2]_inst/OUT
    F7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  Channels_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.994     2.009    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[2]
    SLICE_X14Y90         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.191 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/delayRegs[2][0]_i_1/O
                         net (fo=1, routed)           0.068     2.259    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/Pulses[2]
    SLICE_X14Y90         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.557     1.724    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X14Y90         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][0]/C

Slack:                    inf
  Source:                 Channels[1]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.182ns  (logic 1.018ns (46.641%)  route 1.164ns (53.359%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.538ns (routing 0.759ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G7                                                0.000     0.000 r  Channels[1] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[1]_inst/I
    G7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  Channels_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    Channels_IBUF[1]_inst/OUT
    G7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  Channels_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.164     2.182    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[1]
    SLICE_X14Y55         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.538     1.705    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/s00_axi_aclk
    SLICE_X14Y55         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[1]/C

Slack:                    inf
  Source:                 Channels[2]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.159ns  (logic 1.016ns (47.037%)  route 1.144ns (52.963%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.557ns (routing 0.759ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F7                                                0.000     0.000 r  Channels[2] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[2]_inst/I
    F7                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  Channels_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    Channels_IBUF[2]_inst/OUT
    F7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  Channels_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.144     2.159    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[2]
    SLICE_X14Y90         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.557     1.724    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/s00_axi_aclk
    SLICE_X14Y90         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[2]/C

Slack:                    inf
  Source:                 Channels[3]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.128ns  (logic 1.078ns (50.645%)  route 1.050ns (49.355%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.759ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F8                                                0.000     0.000 r  Channels[3] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[3]_inst/I
    F8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.015     1.015 r  Channels_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.015    Channels_IBUF[3]_inst/OUT
    F8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.015 r  Channels_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.992     2.007    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[3]
    SLICE_X7Y103         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     2.070 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/delayRegs[3][0]_i_1/O
                         net (fo=1, routed)           0.058     2.128    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/Pulses[3]
    SLICE_X7Y103         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.571     1.738    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X7Y103         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][0]/C

Slack:                    inf
  Source:                 Channels[3]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.097ns  (logic 1.015ns (48.389%)  route 1.082ns (51.611%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.575ns (routing 0.759ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F8                                                0.000     0.000 r  Channels[3] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[3]_inst/I
    F8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.015     1.015 r  Channels_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.015    Channels_IBUF[3]_inst/OUT
    F8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.015 r  Channels_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.082     2.097    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[3]
    SLICE_X7Y103         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.575     1.742    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/s00_axi_aclk
    SLICE_X7Y103         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Channels[3]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.306ns (39.336%)  route 0.472ns (60.664%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.043ns (routing 0.486ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F8                                                0.000     0.000 r  Channels[3] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[3]_inst/I
    F8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.306     0.306 r  Channels_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.306    Channels_IBUF[3]_inst/OUT
    F8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.306 r  Channels_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.472     0.778    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[3]
    SLICE_X7Y103         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.043     1.181    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/s00_axi_aclk
    SLICE_X7Y103         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[3]/C

Slack:                    inf
  Source:                 Channels[2]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.307ns (39.340%)  route 0.474ns (60.660%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.033ns (routing 0.486ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F7                                                0.000     0.000 r  Channels[2] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[2]_inst/I
    F7                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.307     0.307 r  Channels_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.307    Channels_IBUF[2]_inst/OUT
    F7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.307 r  Channels_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.474     0.781    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[2]
    SLICE_X14Y90         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.033     1.171    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/s00_axi_aclk
    SLICE_X14Y90         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[2]/C

Slack:                    inf
  Source:                 Channels[3]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.328ns (41.210%)  route 0.468ns (58.790%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.039ns (routing 0.486ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F8                                                0.000     0.000 r  Channels[3] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[3]_inst/I
    F8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.306     0.306 r  Channels_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.306    Channels_IBUF[3]_inst/OUT
    F8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.306 r  Channels_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.452     0.758    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[3]
    SLICE_X7Y103         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.780 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/delayRegs[3][0]_i_1/O
                         net (fo=1, routed)           0.016     0.796    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/Pulses[3]
    SLICE_X7Y103         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.039     1.177    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X7Y103         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][0]/C

Slack:                    inf
  Source:                 Channels[2]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.368ns (44.910%)  route 0.452ns (55.090%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.031ns (routing 0.486ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F7                                                0.000     0.000 r  Channels[2] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[2]_inst/I
    F7                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.307     0.307 r  Channels_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.307    Channels_IBUF[2]_inst/OUT
    F7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.307 r  Channels_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.431     0.738    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[2]
    SLICE_X14Y90         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     0.799 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/delayRegs[2][0]_i_1/O
                         net (fo=1, routed)           0.021     0.820    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/Pulses[2]
    SLICE_X14Y90         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.031     1.169    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X14Y90         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][0]/C

Slack:                    inf
  Source:                 Channels[1]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.309ns (37.520%)  route 0.515ns (62.480%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.018ns (routing 0.486ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G7                                                0.000     0.000 r  Channels[1] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[1]_inst/I
    G7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.309     0.309 r  Channels_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.309    Channels_IBUF[1]_inst/OUT
    G7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.309 r  Channels_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.515     0.823    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[1]
    SLICE_X14Y55         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.018     1.156    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/s00_axi_aclk
    SLICE_X14Y55         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[1]/C

Slack:                    inf
  Source:                 Channels[1]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.370ns (40.904%)  route 0.535ns (59.096%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.016ns (routing 0.486ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G7                                                0.000     0.000 r  Channels[1] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[1]_inst/I
    G7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.309     0.309 r  Channels_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.309    Channels_IBUF[1]_inst/OUT
    G7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.309 r  Channels_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.514     0.822    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[1]
    SLICE_X14Y55         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     0.883 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/delayRegs[1][0]_i_1/O
                         net (fo=1, routed)           0.021     0.904    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/Pulses[1]
    SLICE_X14Y55         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.016     1.154    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X14Y55         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][0]/C

Slack:                    inf
  Source:                 Channels[0]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.315ns (30.735%)  route 0.709ns (69.265%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.005ns (routing 0.486ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 r  Channels[0] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[0]_inst/I
    F6                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.315     0.315 r  Channels_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.315    Channels_IBUF[0]_inst/OUT
    F6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.315 r  Channels_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.709     1.024    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[0]
    SLICE_X11Y28         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.005     1.143    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/s00_axi_aclk
    SLICE_X11Y28         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[0]/C

Slack:                    inf
  Source:                 Channels[0]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.354ns (34.310%)  route 0.677ns (65.690%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.001ns (routing 0.486ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 r  Channels[0] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[0]_inst/I
    F6                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.315     0.315 r  Channels_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.315    Channels_IBUF[0]_inst/OUT
    F6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.315 r  Channels_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.671     0.986    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[0]
    SLICE_X11Y28         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.039     1.025 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/delayRegs[0][0]_i_1/O
                         net (fo=1, routed)           0.006     1.031    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/Pulses[0]
    SLICE_X11Y28         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.001     1.139    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X11Y28         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][0]/C





