verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../FEB_test.gen/sources_1/ip/DAC_Ram/sim/DAC_Ram.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
