{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-355,-249",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 0 -x 0 -y 450 -defaultsOSRD -left
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 560 -defaultsOSRD
preplace inst source_50mhz -pg 1 -lvl 1 -x 190 -y 540 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK100MHZ left -pinY CLK100MHZ 0L -pinDir clk_50mhz right -pinY clk_50mhz 0R -pinDir CPU_RESETN left -pinY CPU_RESETN 20L -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 40R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R
preplace inst axi_uart_bridge -pg 1 -lvl 2 -x 480 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 21} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir UART left -pinY UART 30L -pinDir aresetn left -pinY aresetn 70L -pinDir aclk left -pinY aclk 50L
preplace inst system_interconnect -pg 1 -lvl 3 -x 740 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 60 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 40 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 360L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 400R -pinDir M02_AXI right -pinY M02_AXI 240R -pinDir aclk left -pinY aclk 380L -pinDir aresetn left -pinY aresetn 400L
preplace inst data_consumer -pg 1 -lvl 6 -x 1670 -y 570 -defaultsOSRD -pinDir AXIS_RX left -pinY AXIS_RX 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst system_ila -pg 1 -lvl 6 -x 1670 -y 410 -swap {0 1 2 3 4 7 5 6} -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir clk left -pinY clk 60L -pinBusDir probe0 left -pinBusY probe0 20L -pinDir resetn left -pinY resetn 40L
preplace inst sensor_inject -pg 1 -lvl 5 -x 1390 -y 80 -swap {0 1 2 3 4 5 6 7 17 9 16 13 12 15 14 10 11 8 19 20 18 21 22 23} -defaultsOSRD -pinDir axis_in left -pinY axis_in 0L -pinDir axis_out right -pinY axis_out 330R -pinDir clk left -pinY clk 320L -pinDir resetn left -pinY resetn 80L -pinDir i_FIFO_CLEAR left -pinY i_FIFO_CLEAR 260L -pinDir i_FIFO_CLEAR_wstrobe left -pinY i_FIFO_CLEAR_wstrobe 200L -pinBusDir i_FIFO_LOAD left -pinBusY i_FIFO_LOAD 180L -pinDir i_FIFO_LOAD_wstrobe left -pinY i_FIFO_LOAD_wstrobe 240L -pinDir i_RUN left -pinY i_RUN 220L -pinDir o_FIFO_STATUS left -pinY o_FIFO_STATUS 140L -pinBusDir o_FIFO_COUNT left -pinBusY o_FIFO_COUNT 160L -pinBusDir frame_size left -pinBusY frame_size 20L -pinBusDir tracer_enable left -pinBusY tracer_enable 400L -pinBusDir tracer_index left -pinBusY tracer_index 420L -pinBusDir rd_tracer_cell left -pinBusY rd_tracer_cell 380L -pinBusDir wr_tracer_cell left -pinBusY wr_tracer_cell 440L -pinDir wr_tracer_cell_wstrobe left -pinY wr_tracer_cell_wstrobe 460L -pinDir sof right -pinY sof 350R
preplace inst framegen -pg 1 -lvl 4 -x 1060 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 25 24 26} -defaultsOSRD -pinDir axis_out right -pinY axis_out 20R -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L -pinBusDir frame_size right -pinBusY frame_size 40R
preplace inst axi_sensor_inject_ctl -pg 1 -lvl 4 -x 1060 -y 220 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20 28 25 24 27 26 23 22} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 80L -pinDir clk left -pinY clk 120L -pinDir resetn left -pinY resetn 100L -pinDir o_FIFO_CLEAR right -pinY o_FIFO_CLEAR 120R -pinDir o_FIFO_CLEAR_wstrobe right -pinY o_FIFO_CLEAR_wstrobe 60R -pinBusDir o_FIFO_LOAD right -pinBusY o_FIFO_LOAD 40R -pinDir o_FIFO_LOAD_wstrobe right -pinY o_FIFO_LOAD_wstrobe 100R -pinDir o_RUN right -pinY o_RUN 80R -pinBusDir i_FIFO_COUNT right -pinBusY i_FIFO_COUNT 20R -pinDir i_FIFO_STATUS right -pinY i_FIFO_STATUS 0R
preplace inst sensor_trace_ctl -pg 1 -lvl 4 -x 1060 -y 460 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 24 25 26 22} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 100L -pinBusDir tracer_enable right -pinBusY tracer_enable 20R -pinBusDir tracer_index right -pinBusY tracer_index 40R -pinBusDir wr_tracer_cell right -pinBusY wr_tracer_cell 60R -pinDir wr_tracer_cell_wstrobe right -pinY wr_tracer_cell_wstrobe 80R -pinBusDir rd_tracer_cell right -pinBusY rd_tracer_cell 0R
preplace netloc CLK100MHZ_1 1 0 1 NJ 540
preplace netloc CPU_RESETN_1 1 0 1 NJ 560
preplace netloc axi_sensor_inject_ctl_0_o_FIFO_CLEAR 1 4 1 N 340
preplace netloc axi_sensor_inject_ctl_0_o_FIFO_CLEAR_wstrobe 1 4 1 N 280
preplace netloc axi_sensor_inject_ctl_0_o_FIFO_LOAD 1 4 1 N 260
preplace netloc axi_sensor_inject_ctl_0_o_FIFO_LOAD_wstrobe 1 4 1 N 320
preplace netloc axi_sensor_inject_ctl_0_o_RUN 1 4 1 N 300
preplace netloc framegen_frame_size 1 4 1 N 100
preplace netloc sensor_inject_o_FIFO_COUNT 1 4 1 N 240
preplace netloc sensor_inject_o_FIFO_STATUS 1 4 1 N 220
preplace netloc sensor_inject_rd_tracer_cell 1 4 1 N 460
preplace netloc sensor_inject_sof 1 5 1 N 430
preplace netloc sensor_trace_ctl_tracer_enable 1 4 1 N 480
preplace netloc sensor_trace_ctl_tracer_index 1 4 1 N 500
preplace netloc sensor_trace_ctl_wr_tracer_cell 1 4 1 N 520
preplace netloc sensor_trace_ctl_wr_tracer_cell_wstrobe 1 4 1 N 540
preplace netloc source_100mhz_interconnect_aresetn 1 1 5 NJ 580 600 520 880 160 1240 610 NJ
preplace netloc source_100mhz_peripheral_aresetn 1 1 3 380 560 NJ 560 N
preplace netloc system_clock_clk_100mhz 1 1 5 360 540 580 540 900 400 1220 590 1560
preplace netloc framegen_axis_out 1 4 1 N 80
preplace netloc hier_0_M_AXI 1 2 1 N 420
preplace netloc hier_0_UART 1 0 2 NJ 450 NJ
preplace netloc sensor_inject_axis_out 1 5 1 1540 410n
preplace netloc system_interconnect_M00_AXI 1 3 1 N 60
preplace netloc system_interconnect_M01_AXI 1 3 1 N 460
preplace netloc system_interconnect_M02_AXI 1 3 1 N 300
levelinfo -pg 1 0 190 480 740 1060 1390 1670 1780
pagesize -pg 1 -db -bbox -sgen -150 0 1780 670
",
   "No Loops_ScaleFactor":"0.755463",
   "No Loops_TopLeft":"-142,-99",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_clk_50mhz -pg 1 -lvl 3 -x 610 -y 40 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace portBus interconnect_aresetn -pg 1 -lvl 3 -x 610 -y 160 -defaultsOSRD
preplace portBus peripheral_aresetn -pg 1 -lvl 3 -x 610 -y 180 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 120 -y 60 -defaultsOSRD
preplace inst system_reset -pg 1 -lvl 2 -x 410 -y 140 -defaultsOSRD
preplace netloc CLK100MHZ_1 1 0 1 NJ 60
preplace netloc CPU_RESETN_1 1 0 2 NJ 120 NJ
preplace netloc system_clock_clk_100mhz 1 1 2 220 40 NJ
preplace netloc system_reset_interconnect_aresetn 1 2 1 NJ 160
preplace netloc system_reset_peripheral_aresetn 1 2 1 NJ 180
levelinfo -pg 1 0 120 410 610
pagesize -pg 1 -db -bbox -sgen -150 0 850 240
"
}
{
   "da_axi4_cnt":"4"
}
