#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x125e06f10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x125e070a0 .scope module, "mux1_test" "mux1_test" 3 1;
 .timescale 0 0;
v0x125e176f0_0 .var "a", 3 0;
v0x125e177a0_0 .net "q", 3 0, v0x125e17540_0;  1 drivers
v0x125e17850_0 .var "sel", 0 0;
S_0x125e07220 .scope module, "u_mux1" "mux1" 3 6, 4 1 0, S_0x125e070a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /OUTPUT 4 "q";
v0x125e07480_0 .net "a", 3 0, v0x125e176f0_0;  1 drivers
v0x125e17540_0 .var "q", 3 0;
v0x125e175f0_0 .net "sel", 0 0, v0x125e17850_0;  1 drivers
E_0x125e07430 .event anyedge, v0x125e175f0_0, v0x125e07480_0;
    .scope S_0x125e07220;
T_0 ;
    %wait E_0x125e07430;
    %load/vec4 v0x125e175f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x125e07480_0;
    %store/vec4 v0x125e17540_0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x125e070a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125e17850_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0x125e17850_0;
    %nor/r;
    %store/vec4 v0x125e17850_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x125e070a0;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x125e176f0_0, 0, 4;
    %delay 7, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x125e176f0_0, 0, 4;
    %delay 3, 0;
    %load/vec4 v0x125e176f0_0;
    %addi 5, 0, 4;
    %store/vec4 v0x125e176f0_0, 0, 4;
    %delay 40, 0;
    %vpi_call/w 3 23 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x125e070a0;
T_3 ;
    %vpi_call/w 3 29 "$dumpfile", "mux1_wave.vcd" {0 0 0};
    %vpi_call/w 3 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x125e070a0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/Users/wr80340/WorkSpace/verilog/muxl_test.v";
    "/Users/wr80340/WorkSpace/verilog/muxl.v";
