

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    0 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_num_groups                       2 # number of containers (application equal partitions)
-gpgpu_mode3                            0 # 3 apps or not
-gpgpu_sms_app1                        15 # core partitioning
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpu_char                               0 # gpu char activated
-gpu_app                                0 # gpu mul app code activated
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                1000000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 30
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37  38  39  40  41
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 30
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37  38  39  40  41
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'main.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for main.cu, capability = compute_20
GPGPU-Sim PTX: allocating constant region for "__cudart_i2opi_f" from 0x100 to 0x118 (global memory space) 1
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_3212" from 0x0 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_6040" from 0x80 to 0x9c
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15myfriend_kernelPii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15myfriend_kernelPii'...
GPGPU-Sim PTX: Finding dominators for '_Z15myfriend_kernelPii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15myfriend_kernelPii'...
GPGPU-Sim PTX: Finding postdominators for '_Z15myfriend_kernelPii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15myfriend_kernelPii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15myfriend_kernelPii'...
GPGPU-Sim PTX: reconvergence points for _Z15myfriend_kernelPii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x018 (_1.ptx:65) @%p1 bra $Lt_0_35586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb30 (_1.ptx:579) ld.param.u64 %rd14, [__cudaparm__Z15myfriend_kernelPii_a];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b0 (_1.ptx:87) @%p3 bra $Lt_0_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x600 (_1.ptx:338) @!%p2 bra $Lt_0_30210;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c8 (_1.ptx:92) bra.uni $LDWendi___isinff_177_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x600 (_1.ptx:338) @!%p2 bra $Lt_0_30210;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @!%p4 bra $Lt_0_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x518 (_1.ptx:297) mov.f32 %f19, %f8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x198 (_1.ptx:129) @%p5 bra $Lt_0_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:132) st.local.u32 [__cuda___cuda_result_3212+24], %r18;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x218 (_1.ptx:149) @%p6 bra $Lt_0_26626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (_1.ptx:165) shr.u32 %r17, %r18, 30;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2a0 (_1.ptx:174) @%p7 bra $Lt_0_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:190) add.u32 %r51, %r17, %r48;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2c8 (_1.ptx:181) bra.uni $Lt_0_27138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:190) add.u32 %r51, %r17, %r48;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x320 (_1.ptx:198) @%p9 bra $Lt_0_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x360 (_1.ptx:213) mov.s32 %r59, %r17;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x378 (_1.ptx:216) @%p10 bra $Lt_0_35842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (_1.ptx:240) mul.lo.u32 %r32, %r18, -921707870;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3c0 (_1.ptx:231) @%p11 bra $Lt_0_28674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:233) bra.uni $Lt_0_28162;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3c8 (_1.ptx:233) bra.uni $Lt_0_28162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (_1.ptx:240) mul.lo.u32 %r32, %r18, -921707870;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x400 (_1.ptx:246) @%p12 bra $Lt_0_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (_1.ptx:259) mov.u32 %r69, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x4a8 (_1.ptx:275) bra.uni $LDWendi___internal_fmad_177_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x518 (_1.ptx:297) mov.f32 %f19, %f8;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x540 (_1.ptx:302) @%p13 bra $Lt_0_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d0 (_1.ptx:328) neg.f32 %f36, %f29;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x590 (_1.ptx:314) bra.uni $Lt_0_29698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d0 (_1.ptx:328) neg.f32 %f36, %f29;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x600 (_1.ptx:338) @!%p2 bra $Lt_0_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae8 (_1.ptx:567) cvt.rn.f32.s32 %f64, %r5;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x618 (_1.ptx:343) bra.uni $LDWendi___isinff_177_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae8 (_1.ptx:567) cvt.rn.f32.s32 %f64, %r5;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x630 (_1.ptx:348) @!%p15 bra $Lt_0_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:548) mov.f32 %f51, %f40;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x6e8 (_1.ptx:380) @%p16 bra $Lt_0_31746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f0 (_1.ptx:383) st.local.u32 [__cuda___cuda_result_6040+24], %r90;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x768 (_1.ptx:400) @%p17 bra $Lt_0_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b8 (_1.ptx:416) shr.u32 %r89, %r90, 30;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x7f0 (_1.ptx:425) @%p18 bra $Lt_0_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_1.ptx:441) add.u32 %r122, %r89, %r119;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x818 (_1.ptx:432) bra.uni $Lt_0_32770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_1.ptx:441) add.u32 %r122, %r89, %r119;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x870 (_1.ptx:449) @%p20 bra $Lt_0_33282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b0 (_1.ptx:464) mov.s32 %r130, %r89;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x8c8 (_1.ptx:467) @%p21 bra $Lt_0_36098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:491) mul.lo.u32 %r104, %r90, -921707870;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x910 (_1.ptx:482) @%p22 bra $Lt_0_34306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x918 (_1.ptx:484) bra.uni $Lt_0_33794;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x918 (_1.ptx:484) bra.uni $Lt_0_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:491) mul.lo.u32 %r104, %r90, -921707870;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x950 (_1.ptx:497) @%p23 bra $Lt_0_34818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x980 (_1.ptx:510) mov.u32 %r140, 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x9f8 (_1.ptx:526) bra.uni $LDWendi___internal_fmad_177_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:548) mov.f32 %f51, %f40;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xb18 (_1.ptx:573) @%p24 bra $Lt_0_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb20 (_1.ptx:574) bra.uni $Lt_0_23810;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xb20 (_1.ptx:574) bra.uni $Lt_0_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb30 (_1.ptx:579) ld.param.u64 %rd14, [__cudaparm__Z15myfriend_kernelPii_a];
GPGPU-Sim PTX: ... end of reconvergence points for _Z15myfriend_kernelPii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15myfriend_kernelPii'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_3284" from 0x0 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_60112" from 0x80 to 0x9c
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z18mystreaming_kernelPii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18mystreaming_kernelPii'...
GPGPU-Sim PTX: Finding dominators for '_Z18mystreaming_kernelPii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18mystreaming_kernelPii'...
GPGPU-Sim PTX: Finding postdominators for '_Z18mystreaming_kernelPii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18mystreaming_kernelPii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18mystreaming_kernelPii'...
GPGPU-Sim PTX: reconvergence points for _Z18mystreaming_kernelPii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb80 (_1.ptx:605) @%p1 bra $Lt_1_35586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_1.ptx:1119) ld.param.u64 %rd14, [__cudaparm__Z18mystreaming_kernelPii_a];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc18 (_1.ptx:627) @%p3 bra $Lt_1_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1168 (_1.ptx:878) @!%p2 bra $Lt_1_30210;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc30 (_1.ptx:632) bra.uni $LDWendi___isinff_178_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1168 (_1.ptx:878) @!%p2 bra $Lt_1_30210;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc48 (_1.ptx:637) @!%p4 bra $Lt_1_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1080 (_1.ptx:837) mov.f32 %f19, %f8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xd00 (_1.ptx:669) @%p5 bra $Lt_1_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd08 (_1.ptx:672) st.local.u32 [__cuda___cuda_result_3284+24], %r18;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xd80 (_1.ptx:689) @%p6 bra $Lt_1_26626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd0 (_1.ptx:705) shr.u32 %r17, %r18, 30;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xe08 (_1.ptx:714) @%p7 bra $Lt_1_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe50 (_1.ptx:730) add.u32 %r51, %r17, %r48;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xe30 (_1.ptx:721) bra.uni $Lt_1_27138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe50 (_1.ptx:730) add.u32 %r51, %r17, %r48;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xe88 (_1.ptx:738) @%p9 bra $Lt_1_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec8 (_1.ptx:753) mov.s32 %r59, %r17;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xee0 (_1.ptx:756) @%p10 bra $Lt_1_35842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf40 (_1.ptx:780) mul.lo.u32 %r32, %r18, -921707870;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xf28 (_1.ptx:771) @%p11 bra $Lt_1_28674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf30 (_1.ptx:773) bra.uni $Lt_1_28162;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xf30 (_1.ptx:773) bra.uni $Lt_1_28162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf40 (_1.ptx:780) mul.lo.u32 %r32, %r18, -921707870;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xf68 (_1.ptx:786) @%p12 bra $Lt_1_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf98 (_1.ptx:799) mov.u32 %r69, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1010 (_1.ptx:815) bra.uni $LDWendi___internal_fmad_178_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1080 (_1.ptx:837) mov.f32 %f19, %f8;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x10a8 (_1.ptx:842) @%p13 bra $Lt_1_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1138 (_1.ptx:868) neg.f32 %f36, %f29;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x10f8 (_1.ptx:854) bra.uni $Lt_1_29698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1138 (_1.ptx:868) neg.f32 %f36, %f29;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1168 (_1.ptx:878) @!%p2 bra $Lt_1_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1650 (_1.ptx:1107) cvt.rn.f32.s32 %f64, %r5;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1180 (_1.ptx:883) bra.uni $LDWendi___isinff_178_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1650 (_1.ptx:1107) cvt.rn.f32.s32 %f64, %r5;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1198 (_1.ptx:888) @!%p15 bra $Lt_1_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d0 (_1.ptx:1088) mov.f32 %f51, %f40;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1250 (_1.ptx:920) @%p16 bra $Lt_1_31746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1258 (_1.ptx:923) st.local.u32 [__cuda___cuda_result_60112+24], %r90;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x12d0 (_1.ptx:940) @%p17 bra $Lt_1_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1320 (_1.ptx:956) shr.u32 %r89, %r90, 30;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1358 (_1.ptx:965) @%p18 bra $Lt_1_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_1.ptx:981) add.u32 %r122, %r89, %r119;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1380 (_1.ptx:972) bra.uni $Lt_1_32770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_1.ptx:981) add.u32 %r122, %r89, %r119;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x13d8 (_1.ptx:989) @%p20 bra $Lt_1_33282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1418 (_1.ptx:1004) mov.s32 %r130, %r89;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1430 (_1.ptx:1007) @%p21 bra $Lt_1_36098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1490 (_1.ptx:1031) mul.lo.u32 %r104, %r90, -921707870;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1478 (_1.ptx:1022) @%p22 bra $Lt_1_34306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1024) bra.uni $Lt_1_33794;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1480 (_1.ptx:1024) bra.uni $Lt_1_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1490 (_1.ptx:1031) mul.lo.u32 %r104, %r90, -921707870;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x14b8 (_1.ptx:1037) @%p23 bra $Lt_1_34818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e8 (_1.ptx:1050) mov.u32 %r140, 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1560 (_1.ptx:1066) bra.uni $LDWendi___internal_fmad_178_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d0 (_1.ptx:1088) mov.f32 %f51, %f40;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1680 (_1.ptx:1113) @%p24 bra $Lt_1_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1688 (_1.ptx:1114) bra.uni $Lt_1_23810;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1688 (_1.ptx:1114) bra.uni $Lt_1_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_1.ptx:1119) ld.param.u64 %rd14, [__cudaparm__Z18mystreaming_kernelPii_a];
GPGPU-Sim PTX: ... end of reconvergence points for _Z18mystreaming_kernelPii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18mystreaming_kernelPii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_EDBgDY"
Running: cat _ptx_EDBgDY | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_dH8z3k
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_dH8z3k --output-file  /dev/null 2> _ptx_EDBgDYinfo"
GPGPU-Sim PTX: Kernel '_Z18mystreaming_kernelPii' : regs=23, lmem=4, smem=0, cmem=124
GPGPU-Sim PTX: Kernel '_Z15myfriend_kernelPii' : regs=23, lmem=4, smem=0, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_EDBgDY _ptx2_dH8z3k _ptx_EDBgDYinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z18mystreaming_kernelPii : hostFun 0x0x4136d5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15myfriend_kernelPii : hostFun 0x0x413635, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'SPMV/main_spmv.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for SPMV/main_spmv.cu, capability = compute_20
GPGPU-Sim PTX: allocating global region for "tex_x_float" from 0x118 to 0x11c (global memory space)
GPGPU-Sim PTX: allocating constant region for "jds_ptr_int" from 0x180 to 0x4fa0 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "sh_zcnt_int" from 0x5000 to 0x9e20 (global memory space) 3
GPGPU-Sim PTX: instruction assembly for function '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1718 (_2.ptx:79) @%p1 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa8 (_2.ptx:233) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1858 (_2.ptx:125) @%p2 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a48 (_2.ptx:217) fma.rn.f32 %f20, %f1, %f7, %f8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18a8 (_2.ptx:138) @%p3 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c0 (_2.ptx:190) mov.u32 %r41, %r27;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x19a8 (_2.ptx:182) @%p4 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b0 (_2.ptx:184) bra.uni $Lt_0_4354;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x19b0 (_2.ptx:184) bra.uni $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c0 (_2.ptx:190) mov.u32 %r41, %r27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a38 (_2.ptx:210) bra.uni $Lt_0_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a48 (_2.ptx:217) fma.rn.f32 %f20, %f1, %f7, %f8;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1aa0 (_2.ptx:230) @%p5 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa8 (_2.ptx:233) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z8spmv_jdsPfPKfPKiS3_S1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1af8 (_2.ptx:263) @%p1 bra $Lt_1_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e08 (_2.ptx:397) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c10 (_2.ptx:303) @%p2 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da8 (_2.ptx:381) fma.rn.f32 %f6, %f1, %f2, %f3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c60 (_2.ptx:316) @%p3 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d50 (_2.ptx:363) fma.rn.f32 %f3, %f1, %f2, %f3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1d38 (_2.ptx:354) @%p4 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d40 (_2.ptx:356) bra.uni $Lt_1_4354;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d40 (_2.ptx:356) bra.uni $Lt_1_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d50 (_2.ptx:363) fma.rn.f32 %f3, %f1, %f2, %f3;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d98 (_2.ptx:374) bra.uni $Lt_1_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da8 (_2.ptx:381) fma.rn.f32 %f6, %f1, %f2, %f3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1e00 (_2.ptx:394) @%p5 bra $Lt_1_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e08 (_2.ptx:397) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8spmv_jdsPfPKfPKiS3_S1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_KHf3IH"
Running: cat _ptx_KHf3IH | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_DvYxo4
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_DvYxo4 --output-file  /dev/null 2> _ptx_KHf3IHinfo"
GPGPU-Sim PTX: Kernel '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i' : regs=22, lmem=0, smem=0, cmem=40092
GPGPU-Sim PTX: Kernel '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i' : regs=21, lmem=0, smem=0, cmem=40088
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_KHf3IH _ptx2_DvYxo4 _ptx_KHf3IHinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z8spmv_jdsPfPKfPKiS3_S1_S3_i : hostFun 0x0x415376, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i : hostFun 0x0x4151bb, fat_cubin_handle = 2
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6d1640; deviceAddress = jds_ptr_int; deviceName = jds_ptr_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant jds_ptr_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6d6460; deviceAddress = sh_zcnt_int; deviceName = sh_zcnt_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant sh_zcnt_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'RAY/rayTracing.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for RAY/rayTracing.cu, capability = compute_20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z18intersectionSphere5Rayon6float3f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z18intersectionSphere5Rayon6float3f" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z18intersectionSphere5Rayon6float3f" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z18intersectionSphere5Rayon6float3f" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z16intersectionPlan5Rayon6float3S0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16intersectionPlan5Rayon6float3S0_" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16intersectionPlan5Rayon6float3S0_" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16intersectionPlan5Rayon6float3S0_" from 0x28 to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z10getNormale6float3S_" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z10getNormale6float3S_" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z10getNormale6float3S_" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11getNormaleP6float3" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11getNormaleP6float3" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z3mul10matrice3x46float3" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z3mul10matrice3x46float3" from 0xc to 0x3c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z3mul10matrice3x46float3" from 0x3c to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z3mul10matrice3x46float4" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z3mul10matrice3x46float4" from 0x10 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z3mul10matrice3x46float4" from 0x40 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z14rgbaFloatToInt6float4" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14rgbaFloatToInt6float4" from 0x4 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z12notShadowRayP4Node6float3S1_f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12notShadowRayP4Node6float3S1_f" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12notShadowRayP4Node6float3S1_f" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12notShadowRayP4Node6float3S1_f" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12notShadowRayP4Node6float3S1_f" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15float2int_pow20f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15float2int_pow20f" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15float2int_pow50f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15float2int_pow50f" from 0x4 to 0x8
GPGPU-Sim PTX: instruction assembly for function '_Z18intersectionSphere5Rayon6float3f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: reconvergence points for _Z18intersectionSphere5Rayon6float3f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f40 (_3.ptx:114) @%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb0 (_3.ptx:134) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1f50 (_3.ptx:116) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb0 (_3.ptx:134) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1f70 (_3.ptx:121) @!%p3 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb0 (_3.ptx:134) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1f80 (_3.ptx:123) bra.uni $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb0 (_3.ptx:134) mov.f32 %f39, %f32;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18intersectionSphere5Rayon6float3f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'.
GPGPU-Sim PTX: instruction assembly for function '_Z16intersectionPlan5Rayon6float3S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16intersectionPlan5Rayon6float3S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2010 (_3.ptx:155) @!%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2058 (_3.ptx:168) mov.f32 %f14, %f9;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2020 (_3.ptx:157) bra.uni $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2058 (_3.ptx:168) mov.f32 %f14, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16intersectionPlan5Rayon6float3S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z10getNormale6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Z10getNormale6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10getNormale6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10getNormale6float3S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11getNormaleP6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: reconvergence points for _Z11getNormaleP6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11getNormaleP6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11getNormaleP6float3'.
GPGPU-Sim PTX: instruction assembly for function '_Z3mul10matrice3x46float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding dominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: reconvergence points for _Z3mul10matrice3x46float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mul10matrice3x46float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mul10matrice3x46float3'.
GPGPU-Sim PTX: instruction assembly for function '_Z3mul10matrice3x46float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: reconvergence points for _Z3mul10matrice3x46float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mul10matrice3x46float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mul10matrice3x46float4'.
GPGPU-Sim PTX: instruction assembly for function '_Z14rgbaFloatToInt6float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: reconvergence points for _Z14rgbaFloatToInt6float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14rgbaFloatToInt6float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14rgbaFloatToInt6float4'.
GPGPU-Sim PTX: allocating global region for "cnode" from 0x180 to 0x220 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12notShadowRayP4Node6float3S1_f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: reconvergence points for _Z12notShadowRayP4Node6float3S1_f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2688 (_3.ptx:432) @%p1 bra $Lt_7_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2878 (_3.ptx:520) mov.f32 %f58, 0f00000000;    // 0
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x26a8 (_3.ptx:438) @!%p2 bra $Lt_7_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2708 (_3.ptx:457) mov.f32 %f28, %f20;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x26b8 (_3.ptx:441) bra.uni $Lt_7_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2708 (_3.ptx:457) mov.f32 %f28, %f20;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2710 (_3.ptx:458) bra.uni $Lt_7_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2878 (_3.ptx:520) mov.f32 %f58, 0f00000000;    // 0
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2800 (_3.ptx:491) @%p5 bra $Lt_7_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2870 (_3.ptx:516) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2810 (_3.ptx:494) bra.uni $Lt_7_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2870 (_3.ptx:516) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2830 (_3.ptx:500) @!%p6 bra $Lt_7_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2870 (_3.ptx:516) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2840 (_3.ptx:503) bra.uni $Lt_7_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2870 (_3.ptx:516) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2888 (_3.ptx:522) @!%p7 bra $Lt_7_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2938 (_3.ptx:550) add.s32 %r1, %r1, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2928 (_3.ptx:543) @!%p8 bra $Lt_7_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2938 (_3.ptx:550) add.s32 %r1, %r1, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2958 (_3.ptx:554) @%p9 bra $Lt_7_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b0 (_3.ptx:569) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2980 (_3.ptx:560) @%p10 bra $L_7_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b0 (_3.ptx:569) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2988 (_3.ptx:561) bra.uni $L_7_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b0 (_3.ptx:569) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12notShadowRayP4Node6float3S1_f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'.
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow20f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow20f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow20f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow20f'.
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow50f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow50f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow50f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow50f'.
GPGPU-Sim PTX: allocating constant region for "MView" from 0x280 to 0x2b0 (global memory space) 4
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_40945_9_non_const_pile_32240" from 0x0 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z6renderPjP4Nodejjff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: reconvergence points for _Z6renderPjP4Nodejjff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2e00 (_3.ptx:746) @%p1 bra $Lt_10_44034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43c0 (_3.ptx:1652) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3078 (_3.ptx:835) @%p2 bra $Lt_10_45570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3208 (_3.ptx:910) mov.f32 %f108, 0f00000000;   // 0
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3098 (_3.ptx:841) @!%p3 bra $Lt_10_46082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30e0 (_3.ptx:857) mov.f32 %f87, %f82;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x30a8 (_3.ptx:844) bra.uni $Lt_10_45826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30e0 (_3.ptx:857) mov.f32 %f87, %f82;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x30e8 (_3.ptx:858) bra.uni $Lt_10_45314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3208 (_3.ptx:910) mov.f32 %f108, 0f00000000;   // 0
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3190 (_3.ptx:882) @%p6 bra $Lt_10_46594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3200 (_3.ptx:907) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x31a0 (_3.ptx:885) bra.uni $Lt_10_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3200 (_3.ptx:907) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x31c0 (_3.ptx:891) @!%p7 bra $Lt_10_47106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3200 (_3.ptx:907) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x31d0 (_3.ptx:894) bra.uni $Lt_10_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3200 (_3.ptx:907) mov.f32 %f87, %f101;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3248 (_3.ptx:918) @%p8 bra $Lt_10_47362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3260 (_3.ptx:926) add.s32 %r25, %r25, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3280 (_3.ptx:930) @%p9 bra $Lt_10_45058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3288 (_3.ptx:932) mov.f32 %f109, 0f00000000;   // 0
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x32d0 (_3.ptx:941) @%p10 bra $Lt_10_48130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4190 (_3.ptx:1572) add.s32 %r23, %r23, 1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3380 (_3.ptx:967) @%p11 bra $Lt_10_48898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3408 (_3.ptx:990) sub.f32 %f136, %f21, %f119;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x33a0 (_3.ptx:973) bra.uni $Lt_10_48642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3408 (_3.ptx:990) sub.f32 %f136, %f21, %f119;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3480 (_3.ptx:1005) @!%p12 bra $Lt_10_49410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34c0 (_3.ptx:1020) mov.f32 %f153, 0f3d4ccccd;   // 0.05
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x34a0 (_3.ptx:1011) bra.uni $Lt_10_49154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34c0 (_3.ptx:1020) mov.f32 %f153, 0f3d4ccccd;   // 0.05
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x35c8 (_3.ptx:1054) @!%p13 bra $Lt_10_58114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40d0 (_3.ptx:1543) add.f32 %f399, %f126, %f126;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x3610 (_3.ptx:1068) @%p14 bra $Lt_10_49922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3800 (_3.ptx:1157) mov.f32 %f221, 0f00000000;   // 0
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x3630 (_3.ptx:1074) @!%p15 bra $Lt_10_50434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3688 (_3.ptx:1093) mov.f32 %f190, %f183;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x3640 (_3.ptx:1077) bra.uni $Lt_10_50178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3688 (_3.ptx:1093) mov.f32 %f190, %f183;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x3690 (_3.ptx:1094) bra.uni $Lt_10_49666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3800 (_3.ptx:1157) mov.f32 %f221, 0f00000000;   // 0
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x3788 (_3.ptx:1128) @%p18 bra $Lt_10_50946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f8 (_3.ptx:1153) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x3798 (_3.ptx:1131) bra.uni $Lt_10_51202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f8 (_3.ptx:1153) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x37b8 (_3.ptx:1137) @!%p19 bra $Lt_10_51458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f8 (_3.ptx:1153) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x37c8 (_3.ptx:1140) bra.uni $Lt_10_51202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f8 (_3.ptx:1153) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x3810 (_3.ptx:1159) @!%p20 bra $Lt_10_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3878 (_3.ptx:1178) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3868 (_3.ptx:1171) @!%p21 bra $Lt_10_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3878 (_3.ptx:1178) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x3898 (_3.ptx:1182) @%p22 bra $Lt_10_58882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38d0 (_3.ptx:1196) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x38b0 (_3.ptx:1186) @%p23 bra $L_10_42498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38d0 (_3.ptx:1196) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x38b8 (_3.ptx:1188) bra.uni $L_10_43266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38d0 (_3.ptx:1196) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x38d0 (_3.ptx:1196) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40d0 (_3.ptx:1543) add.f32 %f399, %f126, %f126;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x3a18 (_3.ptx:1241) @!%p24 bra $Lt_10_51714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x3a28 (_3.ptx:1245) bra.uni $LDWendi___isnanf_187_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x3a48 (_3.ptx:1252) @!%p25 bra $Lt_10_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x3a50 (_3.ptx:1254) bra.uni $Lt_10_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a70 (_3.ptx:1264) mov.f32 %f272, 0f7f800000;   // ((1.0F)/(0.0F))
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x3a68 (_3.ptx:1260) bra.uni $LDWendi___isnanf_187_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x3a80 (_3.ptx:1266) @!%p26 bra $Lt_10_52226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x3a90 (_3.ptx:1270) bra.uni $LDWendi___isnanf_187_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x3aa8 (_3.ptx:1275) @!%p27 bra $Lt_10_52738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x3b08 (_3.ptx:1289) bra.uni $LDWendi___isnanf_187_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x3b20 (_3.ptx:1294) @!%p29 bra $Lt_10_53250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x3b70 (_3.ptx:1306) @!%p30 bra $Lt_10_53762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b90 (_3.ptx:1315) mov.f32 %f268, %f284;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x3b98 (_3.ptx:1316) bra.uni $LDWendi___isnanf_187_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x3bb0 (_3.ptx:1322) @!%p31 bra $Lt_10_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x3bd8 (_3.ptx:1328) @!%p32 bra $Lt_10_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x3bf0 (_3.ptx:1333) bra.uni $LDWendi___isnanf_187_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x3c28 (_3.ptx:1344) @%p33 bra $Lt_10_54530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c70 (_3.ptx:1361) sub.s32 %r64, %r64, 127;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x3c60 (_3.ptx:1354) bra.uni $Lt_10_54274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c70 (_3.ptx:1361) sub.s32 %r64, %r64, 127;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x3ca8 (_3.ptx:1369) @!%p34 bra $Lt_10_54786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cc8 (_3.ptx:1379) mov.f32 %f302, 0fbf800000;   // -1
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x3f00 (_3.ptx:1459) @%p35 bra $Lt_10_55298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_3.ptx:1470) mov.f32 %f367, %f365;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x3fe8 (_3.ptx:1495) @!%p38 bra $Lt_10_55810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ff8 (_3.ptx:1502) mov.f32 %f284, %f386;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x4068 (_3.ptx:1516) @%p39 bra $Lt_10_56322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4088 (_3.ptx:1525) mov.f32 %f268, %f284;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x41a8 (_3.ptx:1575) @%p40 bra $L_10_42242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41c0 (_3.ptx:1581) sub.s32 %r86, %r24, 1;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x41b8 (_3.ptx:1578) @%p41 bra $L_10_41474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41c0 (_3.ptx:1581) sub.s32 %r86, %r24, 1;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x41e0 (_3.ptx:1585) @%p42 bra $Lt_10_56834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d8 (_3.ptx:1621) ld.global.u32 %r92, [%rd4+0];
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x42d0 (_3.ptx:1618) @%p43 bra $Lt_10_57346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d8 (_3.ptx:1621) ld.global.u32 %r92, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6renderPjP4Nodejjff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6renderPjP4Nodejjff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_PQ0xdr"
Running: cat _ptx_PQ0xdr | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_rvgA2N
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_rvgA2N --output-file  /dev/null 2> _ptx_PQ0xdrinfo"
GPGPU-Sim PTX: Kernel '_Z6renderPjP4Nodejjff' : regs=63, lmem=4, smem=0, cmem=168
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_PQ0xdr _ptx2_rvgA2N _ptx_PQ0xdrinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6renderPjP4Nodejjff : hostFun 0x0x4186a6, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6db560; deviceAddress = MView; deviceName = MView
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 48 bytes
GPGPU-Sim PTX registering constant MView (48 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6db5a0; deviceAddress = cnode; deviceName = cnode
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 160 bytes
GPGPU-Sim PTX registering constant cnode (160 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'BP/backprop_cuda.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for BP/backprop_cuda.cu, capability = compute_20
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34825_34_non_const_input_node40" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34826_34_non_const_weight_matrix104" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4410 (_4.ptx:74) @!%p1 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4458 (_4.ptx:86) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4558 (_4.ptx:123) @!%p2 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4658 (_4.ptx:166) ld.shared.f32 %f17, [%rd14+0];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x45b0 (_4.ptx:137) @%p3 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4630 (_4.ptx:158) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4650 (_4.ptx:163) @%p4 bra $Lt_0_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4658 (_4.ptx:166) ld.shared.f32 %f17, [%rd14+0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4670 (_4.ptx:170) @!%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46d8 (_4.ptx:186) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x48f8 (_4.ptx:275) @%p1 bra $Lt_1_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49c8 (_4.ptx:305) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_W7HO9a"
Running: cat _ptx_W7HO9a | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_a4d4gy
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_a4d4gy --output-file  /dev/null 2> _ptx_W7HO9ainfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=13, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_W7HO9a _ptx2_a4d4gy _ptx_W7HO9ainfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x41ac6e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x41aae6, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'SAD/main_sad.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for SAD/main_sad.cu, capability = compute_20
GPGPU-Sim PTX: allocating shared region for "sad_loc" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "sad_loc_8b" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "frame_loc" from 0x0 to 0x20 (shared memory space)
GPGPU-Sim PTX: allocating global region for "ref" from 0x118 to 0x11c (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11mb_sad_calcPtS_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z11mb_sad_calcPtS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4a10 (_5.ptx:75) @%p1 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bc0 (_5.ptx:134) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ab8 (_5.ptx:96) @%p2 bra $Lt_0_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b88 (_5.ptx:124) mov.u64 %rd1, frame_loc;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4b90 (_5.ptx:125) bra.uni $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bc0 (_5.ptx:134) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4c50 (_5.ptx:152) @%p3 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5238 (_5.ptx:384) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4d40 (_5.ptx:184) @%p6 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5238 (_5.ptx:384) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x51b8 (_5.ptx:355) @%p8 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51c0 (_5.ptx:358) cvt.u64.u32 %rd13, %r96;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5208 (_5.ptx:370) @%p9 bra $Lt_0_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5220 (_5.ptx:378) add.u32 %r96, %r96, 3;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5230 (_5.ptx:380) @%p10 bra $Lt_0_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5238 (_5.ptx:384) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5258 (_5.ptx:388) @%p11 bra $Lt_0_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5440 (_5.ptx:457) exit;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x52d0 (_5.ptx:403) @%p12 bra $Lt_0_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5440 (_5.ptx:457) exit;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x52f0 (_5.ptx:408) @%p13 bra $Lt_0_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5440 (_5.ptx:457) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5438 (_5.ptx:452) @%p14 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5440 (_5.ptx:457) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11mb_sad_calcPtS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11mb_sad_calcPtS_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17larger_sad_calc_8Ptii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding dominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: reconvergence points for _Z17larger_sad_calc_8Ptii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5468 (_5.ptx:477) @%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5588 (_5.ptx:517) cvt.s32.u32 %r26, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x55a8 (_5.ptx:521) @%p2 bra $Lt_1_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57f8 (_5.ptx:608) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x57f0 (_5.ptx:605) @%p3 bra $Lt_1_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57f8 (_5.ptx:608) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17larger_sad_calc_8Ptii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17larger_sad_calc_8Ptii'.
GPGPU-Sim PTX: instruction assembly for function '_Z18larger_sad_calc_16Ptii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: Finding dominators for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: Finding postdominators for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: reconvergence points for _Z18larger_sad_calc_16Ptii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5820 (_5.ptx:627) @%p1 bra $Lt_2_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a40 (_5.ptx:708) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5a38 (_5.ptx:705) @%p2 bra $Lt_2_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a40 (_5.ptx:708) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18larger_sad_calc_16Ptii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18larger_sad_calc_16Ptii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_T5CetV"
Running: cat _ptx_T5CetV | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_GehqFi
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_GehqFi --output-file  /dev/null 2> _ptx_T5CetVinfo"
GPGPU-Sim PTX: Kernel '_Z18larger_sad_calc_16Ptii' : regs=16, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: Kernel '_Z17larger_sad_calc_8Ptii' : regs=16, lmem=0, smem=0, cmem=48
GPGPU-Sim PTX: Kernel '_Z11mb_sad_calcPtS_ii' : regs=32, lmem=0, smem=32, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_T5CetV _ptx2_GehqFi _ptx_T5CetVinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z18larger_sad_calc_16Ptii : hostFun 0x0x41cd07, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFunction _Z17larger_sad_calc_8Ptii : hostFun 0x0x41cc36, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFunction _Z11mb_sad_calcPtS_ii : hostFun 0x0x41cb56, fat_cubin_handle = 5
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'LUD/cuda/lud.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for LUD/cuda/lud.cu, capability = compute_20
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40777_33_non_const_shadow16" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5e28 (_6.ptx:199) @!%p1 bra $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f60 (_6.ptx:253) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5e40 (_6.ptx:203) @%p2 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f38 (_6.ptx:245) mul.lo.u64 %rd66, %rd54, 68;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5ef8 (_6.ptx:231) @%p3 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f00 (_6.ptx:233) bra.uni $Lt_0_8194;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5f00 (_6.ptx:233) bra.uni $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f38 (_6.ptx:245) mul.lo.u64 %rd66, %rd54, 68;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5f68 (_6.ptx:254) @!%p1 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6040 (_6.ptx:291) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5f88 (_6.ptx:259) @%p4 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6040 (_6.ptx:291) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6038 (_6.ptx:286) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6040 (_6.ptx:291) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6068 (_6.ptx:296) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6070 (_6.ptx:298) add.s32 %r47, %r1, 1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40819_33_non_const_peri_row1056" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40818_33_non_const_dia2080" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40820_33_non_const_peri_col3104" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6410 (_6.ptx:442) @!%p1 bra $Lt_1_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f80 (_6.ptx:841) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x69d8 (_6.ptx:639) bra.uni $Lt_1_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f80 (_6.ptx:841) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6f88 (_6.ptx:842) @!%p1 bra $Lt_1_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7208 (_6.ptx:947) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6fa8 (_6.ptx:848) @%p2 bra $Lt_1_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7070 (_6.ptx:880) add.s32 %r117, %r117, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x7068 (_6.ptx:877) @%p3 bra $Lt_1_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7070 (_6.ptx:880) add.s32 %r117, %r117, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x7088 (_6.ptx:883) @%p4 bra $Lt_1_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7090 (_6.ptx:884) bra.uni $Lt_1_13314;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7090 (_6.ptx:884) bra.uni $Lt_1_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7208 (_6.ptx:947) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x70d8 (_6.ptx:896) @%p5 bra $Lt_1_18690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71c0 (_6.ptx:936) ld.shared.f32 %f57, [%rd169+0];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x7188 (_6.ptx:923) @%p6 bra $Lt_1_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7190 (_6.ptx:925) bra.uni $Lt_1_16642;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x7190 (_6.ptx:925) bra.uni $Lt_1_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71c0 (_6.ptx:936) ld.shared.f32 %f57, [%rd169+0];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x7200 (_6.ptx:944) @%p7 bra $Lt_1_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7208 (_6.ptx:947) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x7210 (_6.ptx:948) @!%p1 bra $Lt_1_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79b8 (_6.ptx:1224) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x7600 (_6.ptx:1085) bra.uni $Lt_1_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79b8 (_6.ptx:1224) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40929_33_non_const_peri_col4144" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40928_33_non_const_peri_row5168" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_G3tOZF"
Running: cat _ptx_G3tOZF | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_5k9dk3
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_5k9dk3 --output-file  /dev/null 2> _ptx_G3tOZFinfo"
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=14, lmem=0, smem=2048, cmem=52
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=23, lmem=0, smem=3072, cmem=56
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=24, lmem=0, smem=1024, cmem=48
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_G3tOZF _ptx2_5k9dk3 _ptx_G3tOZFinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x41e8a0, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x41e7cf, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x41e6fe, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'FFT/fft.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for FFT/fft.cu, capability = compute_20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8GPU_FFT2R6float2S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z8GPU_FFT2R6float2S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8GPU_FFT4R6float2S0_S0_S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z8GPU_FFT4R6float2S0_S0_S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z8GPU_FFT4R6float2S0_S0_S0_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z8GPU_FFT4R6float2S0_S0_S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z10GPU_expandiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z10GPU_expandiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z10GPU_expandiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z10GPU_expandiii" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16GPU_FftIterationiiP6float2S0_i" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16GPU_FftIterationiiP6float2S0_i" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16GPU_FftIterationiiP6float2S0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z16GPU_FftIterationiiP6float2S0_i" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z16GPU_FftIterationiiP6float2S0_i" from 0x18 to 0x1c
GPGPU-Sim PTX: instruction assembly for function '_Z8GPU_FFT2R6float2S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: reconvergence points for _Z8GPU_FFT2R6float2S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z8GPU_FFT2R6float2S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8GPU_FFT2R6float2S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z8GPU_FFT4R6float2S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z8GPU_FFT4R6float2S0_S0_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z8GPU_FFT4R6float2S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8GPU_FFT4R6float2S0_S0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z10GPU_expandiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: Finding dominators for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: reconvergence points for _Z10GPU_expandiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10GPU_expandiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10GPU_expandiii'.
GPGPU-Sim PTX: Warning __cudart_i2opi_f was declared previous at _1.ptx:48 skipping new declaration
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_40626_10_non_const_v_320" from 0x20 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_4816" from 0x80 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_7644" from 0x100 to 0x11c
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z16GPU_FftIterationiiP6float2S0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16GPU_FftIterationiiP6float2S0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8080 (_7.ptx:229) @!%p1 bra $Lt_3_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85d8 (_7.ptx:483) selp.s32 %r93, 1, 0, %p1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8098 (_7.ptx:234) bra.uni $LDWendi___isinff_180_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85d8 (_7.ptx:483) selp.s32 %r93, 1, 0, %p1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x80b0 (_7.ptx:239) @!%p2 bra $Lt_3_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84e8 (_7.ptx:441) add.s32 %r88, %r64, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8168 (_7.ptx:271) @%p3 bra $Lt_3_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8170 (_7.ptx:274) st.local.u32 [__cuda___cuda_result_4816+24], %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x81e8 (_7.ptx:291) @%p4 bra $Lt_3_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8238 (_7.ptx:307) shr.u32 %r22, %r23, 30;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8270 (_7.ptx:316) @%p5 bra $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82b8 (_7.ptx:332) add.u32 %r56, %r22, %r53;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8298 (_7.ptx:323) bra.uni $Lt_3_28930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82b8 (_7.ptx:332) add.u32 %r56, %r22, %r53;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x82f0 (_7.ptx:340) @%p7 bra $Lt_3_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8330 (_7.ptx:355) mov.s32 %r64, %r22;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x8348 (_7.ptx:358) @%p8 bra $Lt_3_37890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83a8 (_7.ptx:382) mul.lo.u32 %r37, %r23, -921707870;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x8390 (_7.ptx:373) @%p9 bra $Lt_3_30466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8398 (_7.ptx:375) bra.uni $Lt_3_29954;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x8398 (_7.ptx:375) bra.uni $Lt_3_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83a8 (_7.ptx:382) mul.lo.u32 %r37, %r23, -921707870;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x83d0 (_7.ptx:388) @%p10 bra $Lt_3_30978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8400 (_7.ptx:401) mov.u32 %r74, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x8478 (_7.ptx:417) bra.uni $LDWendi___internal_fmad_180_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84e8 (_7.ptx:441) add.s32 %r88, %r64, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x8518 (_7.ptx:447) @%p11 bra $Lt_3_31746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85a8 (_7.ptx:473) neg.f32 %f39, %f32;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x8568 (_7.ptx:459) bra.uni $Lt_3_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85a8 (_7.ptx:473) neg.f32 %f39, %f32;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x8610 (_7.ptx:490) @%p13 bra $Lt_3_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b60 (_7.ptx:743) mul.f32 %f73, %f42, %f3;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x8628 (_7.ptx:495) bra.uni $LDWendi___isinff_180_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b60 (_7.ptx:743) mul.f32 %f73, %f42, %f3;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8640 (_7.ptx:500) @!%p14 bra $Lt_3_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a78 (_7.ptx:702) mov.f32 %f55, %f44;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x86f8 (_7.ptx:532) @%p15 bra $Lt_3_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8700 (_7.ptx:535) st.local.u32 [__cuda___cuda_result_7644+24], %r101;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x8778 (_7.ptx:552) @%p16 bra $Lt_3_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87c8 (_7.ptx:568) shr.u32 %r100, %r101, 30;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x8800 (_7.ptx:577) @%p17 bra $Lt_3_34818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8848 (_7.ptx:593) add.u32 %r133, %r100, %r130;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x8828 (_7.ptx:584) bra.uni $Lt_3_34562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8848 (_7.ptx:593) add.u32 %r133, %r100, %r130;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x8880 (_7.ptx:601) @%p19 bra $Lt_3_35074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x88c0 (_7.ptx:616) mov.s32 %r141, %r100;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x88d8 (_7.ptx:619) @%p20 bra $Lt_3_38146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8938 (_7.ptx:643) mul.lo.u32 %r115, %r101, -921707870;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x8920 (_7.ptx:634) @%p21 bra $Lt_3_36098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8928 (_7.ptx:636) bra.uni $Lt_3_35586;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x8928 (_7.ptx:636) bra.uni $Lt_3_35586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8938 (_7.ptx:643) mul.lo.u32 %r115, %r101, -921707870;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x8960 (_7.ptx:649) @%p22 bra $Lt_3_36610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8990 (_7.ptx:662) mov.u32 %r151, 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x8a08 (_7.ptx:678) bra.uni $LDWendi___internal_fmad_180_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a78 (_7.ptx:702) mov.f32 %f55, %f44;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x8aa0 (_7.ptx:707) @%p23 bra $Lt_3_37378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b30 (_7.ptx:733) neg.f32 %f72, %f65;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x8af0 (_7.ptx:719) bra.uni $Lt_3_37122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b30 (_7.ptx:733) neg.f32 %f72, %f65;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x8bb8 (_7.ptx:754) @%p25 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8bc0 (_7.ptx:756) ld.local.f32 %f78, [__cuda___cuda_local_var_40626_10_non_const_v_320+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z16GPU_FftIterationiiP6float2S0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16GPU_FftIterationiiP6float2S0_i'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_40626_10_non_const_v_32104" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_48120" from 0x80 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_76148" from 0x100 to 0x11c
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z14GPU_FFT_GlobaliP6float2S0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: reconvergence points for _Z14GPU_FFT_GlobaliP6float2S0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8dc8 (_7.ptx:849) @!%p1 bra $Lt_4_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9320 (_7.ptx:1103) selp.s32 %r92, 1, 0, %p1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8de0 (_7.ptx:854) bra.uni $LDWendi___isinff_181_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9320 (_7.ptx:1103) selp.s32 %r92, 1, 0, %p1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8df8 (_7.ptx:859) @!%p2 bra $Lt_4_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9230 (_7.ptx:1061) add.s32 %r87, %r63, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8eb0 (_7.ptx:891) @%p3 bra $Lt_4_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8eb8 (_7.ptx:894) st.local.u32 [__cuda___cuda_result_48120+24], %r22;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8f30 (_7.ptx:911) @%p4 bra $Lt_4_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f80 (_7.ptx:927) shr.u32 %r21, %r22, 30;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8fb8 (_7.ptx:936) @%p5 bra $Lt_4_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9000 (_7.ptx:952) add.u32 %r55, %r21, %r52;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8fe0 (_7.ptx:943) bra.uni $Lt_4_28930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9000 (_7.ptx:952) add.u32 %r55, %r21, %r52;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x9038 (_7.ptx:960) @%p7 bra $Lt_4_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9078 (_7.ptx:975) mov.s32 %r63, %r21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x9090 (_7.ptx:978) @%p8 bra $Lt_4_37890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x90f0 (_7.ptx:1002) mul.lo.u32 %r36, %r22, -921707870;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x90d8 (_7.ptx:993) @%p9 bra $Lt_4_30466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x90e0 (_7.ptx:995) bra.uni $Lt_4_29954;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x90e0 (_7.ptx:995) bra.uni $Lt_4_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x90f0 (_7.ptx:1002) mul.lo.u32 %r36, %r22, -921707870;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x9118 (_7.ptx:1008) @%p10 bra $Lt_4_30978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9148 (_7.ptx:1021) mov.u32 %r73, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x91c0 (_7.ptx:1037) bra.uni $LDWendi___internal_fmad_181_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9230 (_7.ptx:1061) add.s32 %r87, %r63, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x9260 (_7.ptx:1067) @%p11 bra $Lt_4_31746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x92f0 (_7.ptx:1093) neg.f32 %f39, %f32;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x92b0 (_7.ptx:1079) bra.uni $Lt_4_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x92f0 (_7.ptx:1093) neg.f32 %f39, %f32;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x9358 (_7.ptx:1110) @%p13 bra $Lt_4_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x98a8 (_7.ptx:1363) mul.f32 %f73, %f42, %f3;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x9370 (_7.ptx:1115) bra.uni $LDWendi___isinff_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x98a8 (_7.ptx:1363) mul.f32 %f73, %f42, %f3;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x9388 (_7.ptx:1120) @!%p14 bra $Lt_4_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x97c0 (_7.ptx:1322) mov.f32 %f55, %f44;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x9440 (_7.ptx:1152) @%p15 bra $Lt_4_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9448 (_7.ptx:1155) st.local.u32 [__cuda___cuda_result_76148+24], %r100;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x94c0 (_7.ptx:1172) @%p16 bra $Lt_4_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9510 (_7.ptx:1188) shr.u32 %r99, %r100, 30;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x9548 (_7.ptx:1197) @%p17 bra $Lt_4_34818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9590 (_7.ptx:1213) add.u32 %r132, %r99, %r129;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x9570 (_7.ptx:1204) bra.uni $Lt_4_34562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9590 (_7.ptx:1213) add.u32 %r132, %r99, %r129;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x95c8 (_7.ptx:1221) @%p19 bra $Lt_4_35074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9608 (_7.ptx:1236) mov.s32 %r140, %r99;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x9620 (_7.ptx:1239) @%p20 bra $Lt_4_38146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9680 (_7.ptx:1263) mul.lo.u32 %r114, %r100, -921707870;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x9668 (_7.ptx:1254) @%p21 bra $Lt_4_36098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9670 (_7.ptx:1256) bra.uni $Lt_4_35586;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x9670 (_7.ptx:1256) bra.uni $Lt_4_35586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9680 (_7.ptx:1263) mul.lo.u32 %r114, %r100, -921707870;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x96a8 (_7.ptx:1269) @%p22 bra $Lt_4_36610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x96d8 (_7.ptx:1282) mov.u32 %r150, 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x9750 (_7.ptx:1298) bra.uni $LDWendi___internal_fmad_181_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x97c0 (_7.ptx:1322) mov.f32 %f55, %f44;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x97e8 (_7.ptx:1327) @%p23 bra $Lt_4_37378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9878 (_7.ptx:1353) neg.f32 %f72, %f65;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x9838 (_7.ptx:1339) bra.uni $Lt_4_37122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9878 (_7.ptx:1353) neg.f32 %f72, %f65;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x9908 (_7.ptx:1375) @%p25 bra $Lt_4_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9910 (_7.ptx:1377) ld.local.f32 %f78, [__cuda___cuda_local_var_40626_10_non_const_v_32104+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z14GPU_FFT_GlobaliP6float2S0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14GPU_FFT_GlobaliP6float2S0_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _7.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_qDaCWq"
Running: cat _ptx_qDaCWq | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_K9W1yO
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_K9W1yO --output-file  /dev/null 2> _ptx_qDaCWqinfo"
GPGPU-Sim PTX: Kernel '_Z14GPU_FFT_GlobaliP6float2S0_i' : regs=34, lmem=4, smem=0, cmem=128
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_qDaCWq _ptx2_K9W1yO _ptx_qDaCWqinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z14GPU_FFT_GlobaliP6float2S0_i : hostFun 0x0x420151, fat_cubin_handle = 7
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'LPS/laplace3d.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for LPS/laplace3d.cu, capability = compute_20
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_29160_33_non_const_u132" from 0x0 to 0x990 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13GPU_laplace3diiiiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z13GPU_laplace3diiiiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9a48 (_8.ptx:80) @!%p1 bra $Lt_0_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c08 (_8.ptx:150) add.s32 %r56, %r36, %r3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9a60 (_8.ptx:83) @%p2 bra $Lt_0_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b00 (_8.ptx:110) add.s32 %r29, %r15, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9a80 (_8.ptx:89) bra.uni $Lt_0_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b00 (_8.ptx:110) add.s32 %r29, %r15, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9be0 (_8.ptx:142) bra.uni $Lt_0_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c08 (_8.ptx:150) add.s32 %r56, %r36, %r3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9c60 (_8.ptx:161) @%p5 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9cd8 (_8.ptx:178) mov.u64 %rd1, __cuda___cuda_local_var_29160_33_non_const_u132;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9cf0 (_8.ptx:181) @!%p6 bra $Lt_0_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d50 (_8.ptx:195) ld.param.s32 %r71, [__cudaparm__Z13GPU_laplace3diiiiPfS__NZ];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x9d68 (_8.ptx:198) @%p7 bra $Lt_0_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa0a8 (_8.ptx:346) exit;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x9dd8 (_8.ptx:214) @%p8 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e70 (_8.ptx:243) @!%p6 bra $Lt_0_18434;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x9e38 (_8.ptx:231) @%p9 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e70 (_8.ptx:243) @!%p6 bra $Lt_0_18434;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x9e70 (_8.ptx:243) @!%p6 bra $Lt_0_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f18 (_8.ptx:274) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x9ee0 (_8.ptx:261) @%p10 bra $Lt_0_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f18 (_8.ptx:274) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x9f30 (_8.ptx:277) @%p11 bra $Lt_0_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa088 (_8.ptx:340) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x9f48 (_8.ptx:282) @%p12 bra $Lt_0_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_8.ptx:331) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x9f58 (_8.ptx:285) @%p13 bra $Lt_0_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_8.ptx:331) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x9f70 (_8.ptx:289) @%p14 bra $Lt_0_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_8.ptx:331) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x9f80 (_8.ptx:292) @%p15 bra $Lt_0_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_8.ptx:331) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x9f98 (_8.ptx:296) @%p16 bra $Lt_0_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_8.ptx:331) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x9fa8 (_8.ptx:299) @%p17 bra $L_0_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_8.ptx:331) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x9fd0 (_8.ptx:308) bra.uni $L_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_8.ptx:331) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xa0a0 (_8.ptx:343) @%p18 bra $Lt_0_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa0a8 (_8.ptx:346) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13GPU_laplace3diiiiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _8.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_YJwglc"
Running: cat _ptx_YJwglc | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_PQ7v7z
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_PQ7v7z --output-file  /dev/null 2> _ptx_YJwglcinfo"
GPGPU-Sim PTX: Kernel '_Z13GPU_laplace3diiiiPfS_' : regs=17, lmem=0, smem=2448, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_YJwglc _ptx2_PQ7v7z _ptx_YJwglcinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13GPU_laplace3diiiiPfS_ : hostFun 0x0x42264e, fat_cubin_handle = 8
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'NN/NN.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for NN/NN.cu, capability = compute_20
GPGPU-Sim PTX: allocating constant region for "kernelTemplate" from 0x180 to 0x1e4 (global memory space) 5
GPGPU-Sim PTX: instruction assembly for function '_Z17executeFirstLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17executeFirstLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa1b0 (_9.ptx:98) @%p1 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa1b8 (_9.ptx:100) cvt.f64.f32 %fd1, %f1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa1f8 (_9.ptx:108) @!%p2 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa358 (_9.ptx:160) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa2e0 (_9.ptx:140) bra.uni $Lt_0_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa358 (_9.ptx:160) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17executeFirstLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17executeFirstLayerPfS_S_'.
GPGPU-Sim PTX: allocating constant region for "kernelTemplate2" from 0x200 to 0x264 (global memory space) 6
GPGPU-Sim PTX: instruction assembly for function '_Z18executeSecondLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z18executeSecondLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa550 (_9.ptx:249) @%p1 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa558 (_9.ptx:251) cvt.f64.f32 %fd1, %f1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa598 (_9.ptx:259) @!%p2 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa6f8 (_9.ptx:311) cvt.f64.f32 %fd5, %f44;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa680 (_9.ptx:291) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa6f8 (_9.ptx:311) cvt.f64.f32 %fd5, %f44;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18executeSecondLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18executeSecondLayerPfS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17executeThirdLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17executeThirdLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa838 (_9.ptx:371) @%p1 bra $Lt_2_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa840 (_9.ptx:373) cvt.f64.f32 %fd1, %f1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa880 (_9.ptx:381) @!%p2 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa9e0 (_9.ptx:433) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa968 (_9.ptx:413) bra.uni $Lt_2_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa9e0 (_9.ptx:433) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17executeThirdLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17executeThirdLayerPfS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z18executeFourthLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z18executeFourthLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xab00 (_9.ptx:489) @%p1 bra $Lt_3_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab08 (_9.ptx:491) cvt.f64.f32 %fd1, %f1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab48 (_9.ptx:499) @!%p2 bra $Lt_3_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaca8 (_9.ptx:551) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xac30 (_9.ptx:531) bra.uni $Lt_3_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaca8 (_9.ptx:551) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18executeFourthLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18executeFourthLayerPfS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _9.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_WnZrYX"
Running: cat _ptx_WnZrYX | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_fpfpPl
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_fpfpPl --output-file  /dev/null 2> _ptx_WnZrYXinfo"
GPGPU-Sim PTX: Kernel '_Z18executeFourthLayerPfS_S_' : regs=12, lmem=0, smem=0, cmem=292
GPGPU-Sim PTX: Kernel '_Z17executeThirdLayerPfS_S_' : regs=12, lmem=0, smem=0, cmem=288
GPGPU-Sim PTX: Kernel '_Z18executeSecondLayerPfS_S_' : regs=22, lmem=0, smem=0, cmem=288
GPGPU-Sim PTX: Kernel '_Z17executeFirstLayerPfS_S_' : regs=17, lmem=0, smem=0, cmem=288
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_WnZrYX _ptx2_fpfpPl _ptx_WnZrYXinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z18executeFourthLayerPfS_S_ : hostFun 0x0x425231, fat_cubin_handle = 9
GPGPU-Sim PTX: __cudaRegisterFunction _Z17executeThirdLayerPfS_S_ : hostFun 0x0x425159, fat_cubin_handle = 9
GPGPU-Sim PTX: __cudaRegisterFunction _Z18executeSecondLayerPfS_S_ : hostFun 0x0x425081, fat_cubin_handle = 9
GPGPU-Sim PTX: __cudaRegisterFunction _Z17executeFirstLayerPfS_S_ : hostFun 0x0x424fa9, fat_cubin_handle = 9
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6db9e0; deviceAddress = kernelTemplate; deviceName = kernelTemplate
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 100 bytes
GPGPU-Sim PTX registering constant kernelTemplate (100 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dba60; deviceAddress = kernelTemplate2; deviceName = kernelTemplate2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 100 bytes
GPGPU-Sim PTX registering constant kernelTemplate2 (100 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'JPEG/dct8x8.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for JPEG/dct8x8.cu, capability = compute_20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z19CUDAshortInplaceDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z20CUDAshortInplaceIDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating constant region for "C_a" from 0x118 to 0x11c (global memory space) 7
GPGPU-Sim PTX: allocating constant region for "C_b" from 0x11c to 0x120 (global memory space) 8
GPGPU-Sim PTX: allocating constant region for "C_c" from 0x120 to 0x124 (global memory space) 9
GPGPU-Sim PTX: allocating constant region for "C_d" from 0x124 to 0x128 (global memory space) 10
GPGPU-Sim PTX: allocating constant region for "C_e" from 0x128 to 0x12c (global memory space) 11
GPGPU-Sim PTX: allocating constant region for "C_f" from 0x12c to 0x130 (global memory space) 12
GPGPU-Sim PTX: allocating constant region for "C_norm" from 0x130 to 0x134 (global memory space) 13
GPGPU-Sim PTX: instruction assembly for function '_Z30CUDAsubroutineInplaceDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'.
GPGPU-Sim PTX: allocating global region for "TexSrc" from 0x134 to 0x138 (global memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal1" from 0x0 to 0x100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal2" from 0x100 to 0x200 (shared memory space)
GPGPU-Sim PTX: allocating constant region for "DCTv8matrix" from 0x180 to 0x280 (global memory space) 14
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel1DCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel1DCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel1DCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel1IDCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel1IDCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel1IDCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_38833_32_non_const_block572" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel2DCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel2DCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel2DCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_38963_32_non_const_block2700" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel2IDCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel2IDCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel2IDCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_39496_32_non_const_block4828" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18CUDAkernelShortDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z18CUDAkernelShortDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd8d8 (_10.ptx:1859) @!%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd9b0 (_10.ptx:1904) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe1d8 (_10.ptx:2206) @!%p1 bra $Lt_10_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe2a8 (_10.ptx:2248) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18CUDAkernelShortDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_39638_32_non_const_block7020" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAkernelShortIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAkernelShortIDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe398 (_10.ptx:2293) @!%p1 bra $Lt_11_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe470 (_10.ptx:2338) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xec90 (_10.ptx:2640) @!%p1 bra $Lt_11_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed60 (_10.ptx:2682) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAkernelShortIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'.
GPGPU-Sim PTX: allocating constant region for "Q" from 0x280 to 0x300 (global memory space) 15
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationFloatPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationFloatPfi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xee90 (_10.ptx:2738) @!%p2 bra $Lt_12_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeea0 (_10.ptx:2743) mul.f32 %f11, %f2, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationFloatPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationShortPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationShortPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xef88 (_10.ptx:2787) @%p1 bra $Lt_13_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefd0 (_10.ptx:2804) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xefb0 (_10.ptx:2795) bra.uni $Lt_13_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefd0 (_10.ptx:2804) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationShortPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _10.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_NlcgQJ"
Running: cat _ptx_NlcgQJ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Gcv9Q7
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Gcv9Q7 --output-file  /dev/null 2> _ptx_NlcgQJinfo"
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationShortPsi' : regs=9, lmem=0, smem=0, cmem=460
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationFloatPfi' : regs=17, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z19CUDAkernelShortIDCTPsi' : regs=23, lmem=0, smem=2176, cmem=456
GPGPU-Sim PTX: Kernel '_Z18CUDAkernelShortDCTPsi' : regs=25, lmem=0, smem=2176, cmem=464
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel2IDCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel2DCTPfi' : regs=24, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel1IDCTPfiii' : regs=20, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel1DCTPfiii' : regs=14, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_NlcgQJ _ptx2_Gcv9Q7 _ptx_NlcgQJinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationShortPsi : hostFun 0x0x42766c, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationFloatPfi : hostFun 0x0x4275cc, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z19CUDAkernelShortIDCTPsi : hostFun 0x0x42752c, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z18CUDAkernelShortDCTPsi : hostFun 0x0x42748c, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel2IDCTPfi : hostFun 0x0x4273ec, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel2DCTPfi : hostFun 0x0x42734c, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel1IDCTPfiii : hostFun 0x0x42729a, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel1DCTPfiii : hostFun 0x0x42718e, fat_cubin_handle = 10
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbbc0; deviceAddress = DCTv8matrix; deviceName = DCTv8matrix
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 256 bytes
GPGPU-Sim PTX registering constant DCTv8matrix (256 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbec0; deviceAddress = C_a; deviceName = C_a
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_a (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbec4; deviceAddress = C_b; deviceName = C_b
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_b (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbec8; deviceAddress = C_c; deviceName = C_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbecc; deviceAddress = C_d; deviceName = C_d
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_d (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbed0; deviceAddress = C_e; deviceName = C_e
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_e (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbed4; deviceAddress = C_f; deviceName = C_f
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_f (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbed8; deviceAddress = C_norm; deviceName = C_norm
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_norm (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbee0; deviceAddress = Q; deviceName = Q
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 128 bytes
GPGPU-Sim PTX registering constant Q (128 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'BFS2/bfs.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for BFS2/bfs.cu, capability = compute_20
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xf020 (_11.ptx:71) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1b0 (_11.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf058 (_11.ptx:78) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1b0 (_11.ptx:135) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xf0b0 (_11.ptx:91) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1b0 (_11.ptx:135) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xf110 (_11.ptx:106) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf190 (_11.ptx:128) add.s32 %r10, %r10, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xf1a8 (_11.ptx:131) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1b0 (_11.ptx:135) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xf1e8 (_11.ptx:157) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf290 (_11.ptx:185) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf220 (_11.ptx:164) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf290 (_11.ptx:185) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _11.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_cLDg9v"
Running: cat _ptx_cLDg9v | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_GURorU
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_GURorU --output-file  /dev/null 2> _ptx_cLDg9vinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=72
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=16, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_cLDg9v _ptx2_GURorU _ptx_cLDg9vinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x429c3e, fat_cubin_handle = 11
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x429adc, fat_cubin_handle = 11
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'GUPS/CudaRandomAccess.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for GUPS/CudaRandomAccess.cu, capability = compute_20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z_intrinsic_atom_global_xor_nf_i64" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z_intrinsic_atom_global_xor_nf_i64" from 0x8 to 0x10
GPGPU-Sim PTX: instruction assembly for function '_Z_intrinsic_atom_global_xor_nf_i64'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: Finding dominators for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: Finding postdominators for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: reconvergence points for _Z_intrinsic_atom_global_xor_nf_i64...
GPGPU-Sim PTX: ... end of reconvergence points for _Z_intrinsic_atom_global_xor_nf_i64
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z_intrinsic_atom_global_xor_nf_i64'.
GPGPU-Sim PTX: instruction assembly for function '_Z18RandomAccessUpdateyPyS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: Finding dominators for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: reconvergence points for _Z18RandomAccessUpdateyPyS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xf378 (_12.ptx:103) @%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf440 (_12.ptx:134) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf438 (_12.ptx:131) @%p3 bra $Lt_1_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf440 (_12.ptx:134) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18RandomAccessUpdateyPyS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18RandomAccessUpdateyPyS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _12.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_h83LMi"
Running: cat _ptx_h83LMi | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_6Bka8G
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_6Bka8G --output-file  /dev/null 2> _ptx_h83LMiinfo"
GPGPU-Sim PTX: Kernel '_Z18RandomAccessUpdateyPyS_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_h83LMi _ptx2_6Bka8G _ptx_h83LMiinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z18RandomAccessUpdateyPyS_ : hostFun 0x0x42bae6, fat_cubin_handle = 12
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for '3DS/threeDS.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for 3DS/threeDS.cu, capability = compute_20
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_38288_32_non_const_s_data40" from 0x0 to 0x1200 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function 'stencil_3D_order8'...   done.
GPGPU-Sim PTX: finding reconvergence points for 'stencil_3D_order8'...
GPGPU-Sim PTX: Finding dominators for 'stencil_3D_order8'...
GPGPU-Sim PTX: Finding immediate dominators for 'stencil_3D_order8'...
GPGPU-Sim PTX: Finding postdominators for 'stencil_3D_order8'...
GPGPU-Sim PTX: Finding immediate postdominators for 'stencil_3D_order8'...
GPGPU-Sim PTX: pre-decoding instructions for 'stencil_3D_order8'...
GPGPU-Sim PTX: reconvergence points for stencil_3D_order8...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xf620 (_13.ptx:132) @%p1 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa78 (_13.ptx:298) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf7d0 (_13.ptx:198) @!%p2 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf868 (_13.ptx:222) @!%p3 bra $Lt_0_4098;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xf868 (_13.ptx:222) @!%p3 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf8b8 (_13.ptx:238) st.shared.f32 [%rd32+1568], %f4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xfa70 (_13.ptx:295) @%p4 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa78 (_13.ptx:298) exit;
GPGPU-Sim PTX: ... end of reconvergence points for stencil_3D_order8
GPGPU-Sim PTX: ... done pre-decoding instructions for 'stencil_3D_order8'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _13.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_MbCBw5"
Running: cat _ptx_MbCBw5 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_5yU3Ut
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_5yU3Ut --output-file  /dev/null 2> _ptx_MbCBw5info"
GPGPU-Sim PTX: Kernel 'stencil_3D_order8' : regs=31, lmem=0, smem=4608, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_MbCBw5 _ptx2_5yU3Ut _ptx_MbCBw5info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction stencil_3D_order8 : hostFun 0x0x42d908, fat_cubin_handle = 13
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'HS/hotspot.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for HS/hotspot.cu, capability = compute_20
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_38356_39_non_const_temp_on_cuda72" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_38357_39_non_const_power_on_cuda1096" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_38358_39_non_const_temp_t2120" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xfae0 (_14.ptx:89) @%p1 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc18 (_14.ptx:132) mov.u64 %rd1, __cuda___cuda_local_var_38356_39_non_const_temp_on_cuda72;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xfb00 (_14.ptx:93) @%p2 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc18 (_14.ptx:132) mov.u64 %rd1, __cuda___cuda_local_var_38356_39_non_const_temp_on_cuda72;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfb48 (_14.ptx:102) @%p3 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc18 (_14.ptx:132) mov.u64 %rd1, __cuda___cuda_local_var_38356_39_non_const_temp_on_cuda72;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xfb68 (_14.ptx:106) @%p4 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc18 (_14.ptx:132) mov.u64 %rd1, __cuda___cuda_local_var_38356_39_non_const_temp_on_cuda72;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xfc40 (_14.ptx:138) @%p5 bra $Lt_0_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10130 (_14.ptx:325) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xfe08 (_14.ptx:198) @%p10 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xfe28 (_14.ptx:203) @%p11 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xfe38 (_14.ptx:206) @%p12 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xfe48 (_14.ptx:209) @%p13 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xfe58 (_14.ptx:212) @%p14 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xfe68 (_14.ptx:215) @%p15 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xfe78 (_14.ptx:218) @%p16 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xfe88 (_14.ptx:221) @%p17 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x10058 (_14.ptx:287) @%p18 bra $Lt_0_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10130 (_14.ptx:325) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x10080 (_14.ptx:293) @!%p19 bra $Lt_0_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100d0 (_14.ptx:308) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x100e8 (_14.ptx:312) @%p23 bra $Lt_0_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10130 (_14.ptx:325) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x100f0 (_14.ptx:313) bra.uni $Lt_0_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10130 (_14.ptx:325) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x10118 (_14.ptx:319) bra.uni $Lt_0_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10130 (_14.ptx:325) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x10130 (_14.ptx:325) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x101e0 (_14.ptx:350) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _14.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_FK58nS"
Running: cat _ptx_FK58nS | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_UztfRg
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_UztfRg --output-file  /dev/null 2> _ptx_FK58nSinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=35, lmem=0, smem=3072, cmem=108
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_FK58nS _ptx2_UztfRg _ptx_FK58nSinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x42f832, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'BLK/BlackScholes.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for BLK/BlackScholes.cu, capability = compute_20
GPGPU-Sim PTX: instruction assembly for function '_Z15BlackScholesGPUPfS_S_S_S_ffi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: Finding dominators for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: Finding postdominators for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: reconvergence points for _Z15BlackScholesGPUPfS_S_S_S_ffi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x10228 (_15.ptx:74) @%p1 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x105e0 (_15.ptx:198) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x105d8 (_15.ptx:195) @%p4 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x105e0 (_15.ptx:198) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15BlackScholesGPUPfS_S_S_S_ffi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15BlackScholesGPUPfS_S_S_S_ffi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _15.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_AC1UqF"
Running: cat _ptx_AC1UqF | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_kKEB03
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_kKEB03 --output-file  /dev/null 2> _ptx_AC1UqFinfo"
GPGPU-Sim PTX: Kernel '_Z15BlackScholesGPUPfS_S_S_S_ffi' : regs=49, lmem=0, smem=0, cmem=116
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_AC1UqF _ptx2_kKEB03 _ptx_AC1UqFinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15BlackScholesGPUPfS_S_S_S_ffi : hostFun 0x0x431525, fat_cubin_handle = 15
In main: creating thread 0
GPGPU-Sim PTX: cudaMallocPitch (width = 2048)

GPGPU-Sim PTX: cudaLaunch for 0x0x4273ec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15CUDAkernel2IDCTPfi' to stream 0, gridDim= (16,32,1) blockDim = (8,4,2) 
kernel '_Z15CUDAkernel2IDCTPfi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader:  0, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader:  1, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader:  2, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader:  3, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader:  4, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader:  5, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader:  6, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader:  7, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader:  8, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader:  9, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader: 10, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader: 11, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader: 12, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader: 13, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader: 14, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader: 15, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader: 16, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader: 17, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader: 18, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader: 19, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader: 20, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader: 21, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader: 22, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader: 23, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader: 24, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader: 25, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader: 26, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader: 27, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader: 28, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: Shader: 29, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  0, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  1, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  2, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  3, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  4, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  5, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  6, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  7, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  8, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  9, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 10, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 11, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 12, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 13, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 14, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 15, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 16, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 17, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 18, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 19, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 20, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 21, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 22, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 23, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 24, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 25, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 26, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 27, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 28, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 29, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  0, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  1, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  2, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  3, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  4, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  5, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  6, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  7, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  8, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  9, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 10, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 11, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 12, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 13, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 14, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 15, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 16, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 17, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 18, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 19, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 20, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 21, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 22, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 23, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 24, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 25, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 26, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 27, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 28, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 29, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  0, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  1, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  2, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  3, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  4, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  5, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  6, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  7, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  8, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  9, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 10, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 11, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 12, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 13, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 14, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 15, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 16, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 17, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 18, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 19, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 20, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 21, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 22, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 23, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 24, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 25, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 26, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 27, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 28, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 29, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  0, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  1, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  2, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  3, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  4, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  5, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  6, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  7, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  8, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  9, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 10, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 11, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 12, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 13, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 14, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 15, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 16, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 17, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 18, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 19, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 20, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 21, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 22, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 23, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 24, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 25, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 26, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 27, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 28, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 29, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  0, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  1, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  2, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  3, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  4, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  5, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  6, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  7, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  8, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  9, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 10, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 11, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 12, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 13, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 14, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 15, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 16, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 17, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 18, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 19, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 20, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 21, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 22, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 23, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 24, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 25, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 26, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 27, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 28, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 29, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  0, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  1, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  2, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  3, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  4, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  5, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  6, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  7, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  8, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  9, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 10, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 11, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 12, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 13, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 14, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 15, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 16, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 17, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 18, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 19, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 20, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 21, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 22, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 23, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 24, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 25, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 26, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 27, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 28, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 29, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  0, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  1, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  2, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  3, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  4, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  5, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  6, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  7, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  8, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  9, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 10, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 11, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 12, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 13, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 14, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 15, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 16, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 17, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 18, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 19, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 20, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 21, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 22, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 23, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 24, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 25, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 26, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 27, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 28, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 29, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(9,12,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 147040 (ipc=294.1) sim_rate=147040 (inst/sec) elapsed = 0:0:00:01 / Thu Aug 31 18:05:44 2017
gpu_sim_insn_1 = 76800 (ipc=153.9, lat=) 
gpu_sim_insn_2 = 70240 (ipc=140.8, lat=) 
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(11,8,0) tid=(7,3,1)
core halted
core halted
core halted
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(10,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(10,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 399360 (ipc=266.2) sim_rate=199680 (inst/sec) elapsed = 0:0:00:02 / Thu Aug 31 18:05:45 2017
gpu_sim_insn_1 = 199680 (ipc=133.2, lat=) 
gpu_sim_insn_2 = 199680 (ipc=133.2, lat=) 
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 673696 (ipc=192.5) sim_rate=224565 (inst/sec) elapsed = 0:0:00:03 / Thu Aug 31 18:05:46 2017
gpu_sim_insn_1 = 343328 (ipc=98.1, lat=) 
gpu_sim_insn_2 = 330368 (ipc=94.4, lat=) 
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(1,12,0) tid=(7,3,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(2,0,0) tid=(7,3,1)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(10,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(8,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(14,4,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1133728 (ipc=226.7) sim_rate=283432 (inst/sec) elapsed = 0:0:00:04 / Thu Aug 31 18:05:47 2017
gpu_sim_insn_1 = 568320 (ipc=113.7, lat=) 
gpu_sim_insn_2 = 565408 (ipc=113.1, lat=) 
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,10,0) tid=(7,3,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(3,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,11,0) tid=(7,3,1)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,3,0) tid=(7,3,1)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(3,3,0) tid=(7,3,1)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(5,6,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1782016 (ipc=297.0) sim_rate=356403 (inst/sec) elapsed = 0:0:00:05 / Thu Aug 31 18:05:48 2017
gpu_sim_insn_1 = 923200 (ipc=153.9, lat=) 
gpu_sim_insn_2 = 858816 (ipc=143.2, lat=) 
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(11,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(11,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,7,0) tid=(7,3,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(5,9,0) tid=(7,3,1)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(7,11,0) tid=(7,3,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(6,5,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2380000 (ipc=340.0) sim_rate=396666 (inst/sec) elapsed = 0:0:00:06 / Thu Aug 31 18:05:49 2017
gpu_sim_insn_1 = 1197280 (ipc=171.1, lat=) 
gpu_sim_insn_2 = 1182720 (ipc=169.0, lat=) 
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(6,1,0) tid=(7,3,1)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(10,8,0) tid=(7,3,1)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(6,14,0) tid=(7,3,1)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,6,0) tid=(7,3,1)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(10,14,0) tid=(7,3,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(11,11,0) tid=(7,3,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(9,0,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 3095488 (ipc=386.9) sim_rate=442212 (inst/sec) elapsed = 0:0:00:07 / Thu Aug 31 18:05:50 2017
gpu_sim_insn_1 = 1551264 (ipc=193.9, lat=) 
gpu_sim_insn_2 = 1544224 (ipc=193.1, lat=) 
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(9,14,0) tid=(7,3,1)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(13,10,0) tid=(7,3,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(8,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 3341664 (ipc=371.3) sim_rate=417708 (inst/sec) elapsed = 0:0:00:08 / Thu Aug 31 18:05:51 2017
gpu_sim_insn_1 = 1680736 (ipc=186.8, lat=) 
gpu_sim_insn_2 = 1660928 (ipc=184.6, lat=) 
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(15,14,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9483,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  6, cta: 0 initialized @(9484,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9501,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  6, cta: 1 initialized @(9502,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9507,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9507,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 10, cta: 1 initialized @(9508,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  4, cta: 0 initialized @(9508,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9513,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  3, cta: 1 initialized @(9514,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9519,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  3, cta: 0 initialized @(9520,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9543,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 11, cta: 0 initialized @(9544,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 20 finished CTA #0 (9585,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 20, cta: 0 initialized @(9586,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 20 finished CTA #1 (9591,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 20, cta: 1 initialized @(9592,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9621,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  8, cta: 0 initialized @(9622,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9681,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 10, cta: 0 initialized @(9682,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9687,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9693,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 12, cta: 1 initialized @(9694,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9711,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  4, cta: 1 initialized @(9712,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9723,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9723,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  8, cta: 1 initialized @(9724,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 13, cta: 0 initialized @(9724,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9741,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  7, cta: 0 initialized @(9742,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9753,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9753,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  0, cta: 0 initialized @(9754,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  5, cta: 0 initialized @(9754,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 21 finished CTA #0 (9771,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 21, cta: 0 initialized @(9772,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9777,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9777,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9777,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  5, cta: 1 initialized @(9778,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  9, cta: 1 initialized @(9778,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9789,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 11, cta: 1 initialized @(9790,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(15,15,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9801,0), 5 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #0 (9801,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 29, cta: 0 initialized @(9802,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9802,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 13, cta: 1 initialized @(9803,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9809,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  9, cta: 0 initialized @(9810,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9813,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  3, cta: 2 initialized @(9814,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9821,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 12, cta: 0 initialized @(9822,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9837,0), 7 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #0 (9837,0), 7 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (9837,0), 7 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (9837,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 15, cta: 0 initialized @(9838,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 21, cta: 1 initialized @(9838,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 29, cta: 1 initialized @(9838,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  6, cta: 2 initialized @(9838,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 26 finished CTA #0 (9849,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 26, cta: 0 initialized @(9850,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 16 finished CTA #0 (9855,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 16, cta: 0 initialized @(9856,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9879,0), 7 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (9879,0), 7 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #0 (9879,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 23, cta: 1 initialized @(9880,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 25, cta: 0 initialized @(9880,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 14, cta: 1 initialized @(9880,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9885,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  0, cta: 1 initialized @(9886,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9892,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 14, cta: 0 initialized @(9893,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 19 finished CTA #0 (9897,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 19, cta: 0 initialized @(9898,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9933,0), 7 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #0 (9933,0), 7 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (9933,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 22, cta: 0 initialized @(9934,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 27, cta: 0 initialized @(9934,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  4, cta: 2 initialized @(9934,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 23 finished CTA #0 (9939,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 23, cta: 0 initialized @(9940,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9957,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 11, cta: 2 initialized @(9958,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 17 finished CTA #0 (9963,0), 7 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #1 (9963,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 17, cta: 0 initialized @(9964,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 18, cta: 1 initialized @(9964,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9981,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9981,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9981,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  3, cta: 3 initialized @(9982,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  5, cta: 2 initialized @(9982,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  6, cta: 3 initialized @(9982,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9993,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9993,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  8, cta: 2 initialized @(9994,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10011,0), 7 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (10011,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 10, cta: 2 initialized @(10012,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 25, cta: 1 initialized @(10012,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 10 finished CTA #3 (10017,0), 7 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (10017,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 10, cta: 3 initialized @(10018,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 17, cta: 1 initialized @(10018,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 12 finished CTA #2 (10024,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 12, cta: 2 initialized @(10025,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 6 finished CTA #4 (10029,0), 7 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (10029,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 20, cta: 2 initialized @(10030,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  6, cta: 4 initialized @(10030,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 6 finished CTA #5 (10036,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  6, cta: 5 initialized @(10037,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10041,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10041,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  9, cta: 2 initialized @(10042,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  2, cta: 0 initialized @(10042,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 3 finished CTA #4 (10047,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  3, cta: 4 initialized @(10048,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 10 finished CTA #4 (10065,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 10, cta: 4 initialized @(10066,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(14,13,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10077,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  2, cta: 1 initialized @(10078,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 12 finished CTA #3 (10085,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 12, cta: 3 initialized @(10086,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10095,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  7, cta: 1 initialized @(10096,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 18 finished CTA #0 (10101,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 18, cta: 0 initialized @(10102,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10107,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (10107,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  4, cta: 3 initialized @(10108,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  9, cta: 3 initialized @(10108,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 5 finished CTA #3 (10113,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  5, cta: 3 initialized @(10114,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 1 finished CTA #4 (10129,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10129,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  7, cta: 2 initialized @(10130,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 8 finished CTA #3 (10133,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  8, cta: 3 initialized @(10134,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 16 finished CTA #1 (10137,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 16, cta: 1 initialized @(10138,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10147,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 13, cta: 2 initialized @(10148,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 19 finished CTA #1 (10153,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 19, cta: 1 initialized @(10154,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 1 finished CTA #5 (10171,0), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #0 (10171,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 28, cta: 0 initialized @(10172,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 24 finished CTA #1 (10177,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 24, cta: 1 initialized @(10178,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10179,0), 7 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #3 (10179,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  0, cta: 2 initialized @(10180,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 20, cta: 3 initialized @(10180,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 19 finished CTA #2 (10183,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 19, cta: 2 initialized @(10184,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 1 finished CTA #6 (10185,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (10185,0), 7 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (10185,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 24, cta: 0 initialized @(10186,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 14, cta: 2 initialized @(10186,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 10 finished CTA #5 (10186,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 10, cta: 5 initialized @(10187,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 20 finished CTA #4 (10193,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 20, cta: 4 initialized @(10194,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 0 finished CTA #3 (10197,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  0, cta: 3 initialized @(10198,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 8 finished CTA #4 (10199,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (10199,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  8, cta: 4 initialized @(10200,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 12, cta: 4 initialized @(10200,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 1 finished CTA #7 (10203,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10203,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 11, cta: 3 initialized @(10204,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 9 finished CTA #4 (10205,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  9, cta: 4 initialized @(10206,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 16 finished CTA #2 (10207,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 16, cta: 2 initialized @(10208,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 9 finished CTA #5 (10215,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  9, cta: 5 initialized @(10216,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 2 finished CTA #3 (10221,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  2, cta: 3 initialized @(10222,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 22 finished CTA #2 (10229,0), 7 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #2 (10229,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 22, cta: 2 initialized @(10230,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 25, cta: 2 initialized @(10230,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 29 finished CTA #2 (10233,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 29, cta: 2 initialized @(10234,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 3 finished CTA #5 (10247,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  3, cta: 5 initialized @(10248,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 11 finished CTA #4 (10251,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (10251,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 11, cta: 4 initialized @(10252,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 12, cta: 5 initialized @(10252,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 28 finished CTA #1 (10257,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 28, cta: 1 initialized @(10258,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 21 finished CTA #2 (10259,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 21, cta: 2 initialized @(10260,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10270,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  2, cta: 2 initialized @(10271,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 26 finished CTA #1 (10271,0), 7 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #2 (10271,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 26, cta: 1 initialized @(10272,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 28, cta: 2 initialized @(10272,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 19 finished CTA #3 (10278,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 19, cta: 3 initialized @(10279,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 17 finished CTA #2 (10279,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 17, cta: 2 initialized @(10280,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 4 finished CTA #5 (10285,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  4, cta: 5 initialized @(10286,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 20 finished CTA #5 (10289,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 20, cta: 5 initialized @(10290,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 14 finished CTA #3 (10299,0), 7 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #4 (10299,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 21, cta: 4 initialized @(10300,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 14, cta: 3 initialized @(10300,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 24 finished CTA #2 (10301,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 24, cta: 2 initialized @(10302,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 5 finished CTA #4 (10303,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  5, cta: 4 initialized @(10304,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 15 finished CTA #1 (10307,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 15, cta: 1 initialized @(10308,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(1,21,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 20 finished CTA #6 (10313,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 20, cta: 6 initialized @(10314,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 22 finished CTA #1 (10315,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 22, cta: 1 initialized @(10316,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 5 finished CTA #5 (10316,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  5, cta: 5 initialized @(10317,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 4 finished CTA #4 (10321,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  4, cta: 4 initialized @(10322,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 13 finished CTA #3 (10325,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 13, cta: 3 initialized @(10326,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 10 finished CTA #6 (10331,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (10331,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 10, cta: 6 initialized @(10332,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 13, cta: 4 initialized @(10332,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 12 finished CTA #6 (10337,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 12, cta: 6 initialized @(10338,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 10 finished CTA #7 (10339,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 10, cta: 7 initialized @(10340,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 3 finished CTA #6 (10345,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  3, cta: 6 initialized @(10346,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 6 finished CTA #6 (10347,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  6, cta: 6 initialized @(10348,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 19 finished CTA #5 (10349,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 19, cta: 5 initialized @(10350,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 8 finished CTA #5 (10353,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  8, cta: 5 initialized @(10354,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 23 finished CTA #2 (10357,0), 7 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (10357,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 23, cta: 2 initialized @(10358,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 27, cta: 1 initialized @(10358,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 15 finished CTA #2 (10361,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 15, cta: 2 initialized @(10362,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 0 finished CTA #5 (10377,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (10377,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  0, cta: 5 initialized @(10378,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 14, cta: 4 initialized @(10378,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 22 finished CTA #3 (10383,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 22, cta: 3 initialized @(10384,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 11 finished CTA #5 (10385,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 11, cta: 5 initialized @(10386,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 8 finished CTA #6 (10389,0), 7 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #3 (10389,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 17, cta: 3 initialized @(10390,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  8, cta: 6 initialized @(10390,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 0 finished CTA #4 (10391,0), 7 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #3 (10391,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 25, cta: 3 initialized @(10392,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  0, cta: 4 initialized @(10392,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 3 finished CTA #7 (10393,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  3, cta: 7 initialized @(10394,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 21 finished CTA #3 (10395,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 21, cta: 3 initialized @(10396,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 6 finished CTA #7 (10398,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  6, cta: 7 initialized @(10399,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 12 finished CTA #7 (10399,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 12, cta: 7 initialized @(10400,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 27 finished CTA #2 (10407,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 27, cta: 2 initialized @(10408,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 4 finished CTA #6 (10411,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  4, cta: 6 initialized @(10412,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 18 finished CTA #2 (10417,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 18, cta: 2 initialized @(10418,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 9 finished CTA #6 (10431,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  9, cta: 6 initialized @(10432,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 14 finished CTA #5 (10433,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 14, cta: 5 initialized @(10434,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 11 finished CTA #6 (10434,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 11, cta: 6 initialized @(10435,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 25 finished CTA #4 (10437,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 25, cta: 4 initialized @(10438,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 23 finished CTA #3 (10438,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 23, cta: 3 initialized @(10439,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 15 finished CTA #3 (10439,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 15, cta: 3 initialized @(10440,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 14 finished CTA #6 (10447,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 14, cta: 6 initialized @(10448,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 5 finished CTA #6 (10453,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  5, cta: 6 initialized @(10454,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 7 finished CTA #3 (10459,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  7, cta: 3 initialized @(10460,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 11 finished CTA #7 (10461,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 11, cta: 7 initialized @(10462,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 17 finished CTA #4 (10465,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 17, cta: 4 initialized @(10466,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 9 finished CTA #7 (10466,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  9, cta: 7 initialized @(10467,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 13 finished CTA #5 (10469,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 13, cta: 5 initialized @(10470,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 7 finished CTA #4 (10473,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  7, cta: 4 initialized @(10474,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 4 finished CTA #7 (10475,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  4, cta: 7 initialized @(10476,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 8 finished CTA #7 (10476,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  8, cta: 7 initialized @(10477,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 20 finished CTA #7 (10477,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 20, cta: 7 initialized @(10478,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,24,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (10491,0), 7 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #4 (10491,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 14, cta: 7 initialized @(10492,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 19, cta: 4 initialized @(10492,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 23 finished CTA #4 (10493,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 23, cta: 4 initialized @(10494,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 0 finished CTA #6 (10495,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  0, cta: 6 initialized @(10496,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 24 finished CTA #3 (10497,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 24, cta: 3 initialized @(10498,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 26 finished CTA #2 (10498,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 26, cta: 2 initialized @(10499,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 21 finished CTA #5 (10499,0), 7 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #3 (10499,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 28, cta: 3 initialized @(10500,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 21, cta: 5 initialized @(10500,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 3794816 (ipc=361.4) sim_rate=421646 (inst/sec) elapsed = 0:0:00:09 / Thu Aug 31 18:05:52 2017
gpu_sim_insn_1 = 1928992 (ipc=183.7, lat=) 
gpu_sim_insn_2 = 1865824 (ipc=177.7, lat=) 
GPGPU-Sim uArch: Shader 29 finished CTA #4 (10501,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 29, cta: 4 initialized @(10502,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 5 finished CTA #7 (10505,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  5, cta: 7 initialized @(10506,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 16 finished CTA #3 (10511,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 16, cta: 3 initialized @(10512,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 0 finished CTA #7 (10517,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (10517,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  0, cta: 7 initialized @(10518,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  2, cta: 4 initialized @(10518,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 27 finished CTA #3 (10522,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 27, cta: 3 initialized @(10523,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 22 finished CTA #4 (10525,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 22, cta: 4 initialized @(10526,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 2 finished CTA #7 (10537,0), 7 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #3 (10537,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 29, cta: 3 initialized @(10538,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  2, cta: 7 initialized @(10538,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 23 finished CTA #5 (10541,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 23, cta: 5 initialized @(10542,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 13 finished CTA #6 (10555,0), 7 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #6 (10555,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 13, cta: 6 initialized @(10556,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 21, cta: 6 initialized @(10556,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 19 finished CTA #6 (10559,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 19, cta: 6 initialized @(10560,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 17 finished CTA #5 (10561,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 17, cta: 5 initialized @(10562,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 19 finished CTA #7 (10567,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 19, cta: 7 initialized @(10568,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 16 finished CTA #5 (10569,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 16, cta: 5 initialized @(10570,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 24 finished CTA #4 (10575,0), 7 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #4 (10575,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 24, cta: 4 initialized @(10576,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 28, cta: 4 initialized @(10576,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 16 finished CTA #4 (10579,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 16, cta: 4 initialized @(10580,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 25 finished CTA #5 (10581,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 25, cta: 5 initialized @(10582,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 26 finished CTA #4 (10583,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 26, cta: 4 initialized @(10584,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 27 finished CTA #4 (10587,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 27, cta: 4 initialized @(10588,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 26 finished CTA #3 (10589,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 26, cta: 3 initialized @(10590,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 21 finished CTA #7 (10592,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 21, cta: 7 initialized @(10593,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 13 finished CTA #7 (10599,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 13, cta: 7 initialized @(10600,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 18 finished CTA #4 (10601,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 18, cta: 4 initialized @(10602,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 28 finished CTA #5 (10612,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 28, cta: 5 initialized @(10613,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 29 finished CTA #5 (10617,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 29, cta: 5 initialized @(10618,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 15 finished CTA #5 (10618,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 15, cta: 5 initialized @(10619,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 7 finished CTA #5 (10619,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  7, cta: 5 initialized @(10620,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 24 finished CTA #5 (10621,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 24, cta: 5 initialized @(10622,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 18 finished CTA #3 (10623,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 18, cta: 3 initialized @(10624,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 2 finished CTA #6 (10625,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  2, cta: 6 initialized @(10626,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 17 finished CTA #6 (10627,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 17, cta: 6 initialized @(10628,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 22 finished CTA #5 (10633,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 22, cta: 5 initialized @(10634,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 23 finished CTA #6 (10637,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 23, cta: 6 initialized @(10638,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 15 finished CTA #4 (10641,0), 7 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #7 (10641,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 15, cta: 4 initialized @(10642,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 17, cta: 7 initialized @(10642,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 2 finished CTA #5 (10644,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  2, cta: 5 initialized @(10645,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(12,16,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (10665,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  7, cta: 6 initialized @(10666,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 26 finished CTA #5 (10667,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 26, cta: 5 initialized @(10668,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 28 finished CTA #6 (10669,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 28, cta: 6 initialized @(10670,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 27 finished CTA #5 (10670,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 27, cta: 5 initialized @(10671,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 24 finished CTA #6 (10671,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 24, cta: 6 initialized @(10672,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 22 finished CTA #6 (10678,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 22, cta: 6 initialized @(10679,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 25 finished CTA #6 (10679,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 25, cta: 6 initialized @(10680,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 25 finished CTA #7 (10685,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 25, cta: 7 initialized @(10686,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 23 finished CTA #7 (10687,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 23, cta: 7 initialized @(10688,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 29 finished CTA #6 (10689,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 29, cta: 6 initialized @(10690,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 27 finished CTA #6 (10690,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 27, cta: 6 initialized @(10691,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 22 finished CTA #7 (10695,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 22, cta: 7 initialized @(10696,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 7 finished CTA #7 (10697,0), 7 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #7 (10697,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 24, cta: 7 initialized @(10698,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  7, cta: 7 initialized @(10698,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 27 finished CTA #7 (10703,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 27, cta: 7 initialized @(10704,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 26 finished CTA #6 (10712,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 26, cta: 6 initialized @(10713,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 28 finished CTA #7 (10714,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 28, cta: 7 initialized @(10715,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 15 finished CTA #6 (10716,0), 7 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #7 (10716,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 29, cta: 7 initialized @(10717,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 15, cta: 6 initialized @(10717,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 16 finished CTA #6 (10723,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 16, cta: 6 initialized @(10724,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 26 finished CTA #7 (10727,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 26, cta: 7 initialized @(10728,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 15 finished CTA #7 (10728,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 15, cta: 7 initialized @(10729,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 18 finished CTA #5 (10732,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 18, cta: 5 initialized @(10733,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 16 finished CTA #7 (10736,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 16, cta: 7 initialized @(10737,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 18 finished CTA #6 (10747,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 18, cta: 6 initialized @(10748,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 18 finished CTA #7 (10765,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 18, cta: 7 initialized @(10766,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(2,24,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 4065056 (ipc=353.5) sim_rate=406505 (inst/sec) elapsed = 0:0:00:10 / Thu Aug 31 18:05:53 2017
gpu_sim_insn_1 = 2031840 (ipc=176.7, lat=) 
gpu_sim_insn_2 = 2033216 (ipc=176.8, lat=) 
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(12,19,0) tid=(7,3,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(3,16,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 4243584 (ipc=326.4) sim_rate=385780 (inst/sec) elapsed = 0:0:00:11 / Thu Aug 31 18:05:54 2017
gpu_sim_insn_1 = 2123296 (ipc=163.3, lat=) 
gpu_sim_insn_2 = 2120288 (ipc=163.1, lat=) 
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(2,18,0) tid=(7,3,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(6,21,0) tid=(7,3,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(13,18,0) tid=(7,3,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(12,16,0) tid=(7,3,1)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(7,17,0) tid=(7,3,1)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(5,17,0) tid=(7,3,1)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(12,23,0) tid=(7,3,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(11,21,0) tid=(7,3,1)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(0,19,0) tid=(7,3,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(7,18,0) tid=(7,3,1)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(7,17,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 5296960 (ipc=378.4) sim_rate=441413 (inst/sec) elapsed = 0:0:00:12 / Thu Aug 31 18:05:55 2017
gpu_sim_insn_1 = 2730272 (ipc=195.0, lat=) 
gpu_sim_insn_2 = 2566688 (ipc=183.3, lat=) 
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(12,22,0) tid=(7,3,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(10,25,0) tid=(7,3,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(6,26,0) tid=(7,3,1)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(10,24,0) tid=(7,3,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(5,26,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14328,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 10, cta: 0 initialized @(14329,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(5,26,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14363,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 14, cta: 2 initialized @(14364,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(6,17,0) tid=(7,3,1)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(4,20,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 6099136 (ipc=420.6) sim_rate=435652 (inst/sec) elapsed = 0:0:00:14 / Thu Aug 31 18:05:57 2017
gpu_sim_insn_1 = 3104352 (ipc=214.1, lat=) 
gpu_sim_insn_2 = 2994784 (ipc=206.6, lat=) 
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14526,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  8, cta: 1 initialized @(14527,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14533,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 12, cta: 0 initialized @(14534,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14562,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 10, cta: 1 initialized @(14563,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(4,17,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14674,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 11, cta: 3 initialized @(14675,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 24 finished CTA #2 (14682,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 24, cta: 2 initialized @(14683,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(2,19,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (14692,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 11, cta: 0 initialized @(14693,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14698,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 14, cta: 1 initialized @(14699,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14710,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 12, cta: 1 initialized @(14711,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14730,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  6, cta: 0 initialized @(14731,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 28 finished CTA #1 (14773,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 28, cta: 1 initialized @(14774,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14778,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  4, cta: 1 initialized @(14779,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14784,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14784,0), 7 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (14784,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  6, cta: 1 initialized @(14785,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 17, cta: 1 initialized @(14785,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  0, cta: 0 initialized @(14785,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 25 finished CTA #0 (14802,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 25, cta: 0 initialized @(14803,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 16 finished CTA #2 (14805,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 16, cta: 2 initialized @(14806,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(3,25,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 15 finished CTA #0 (14866,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 15, cta: 0 initialized @(14867,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14892,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  7, cta: 1 initialized @(14893,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14898,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  8, cta: 0 initialized @(14899,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14920,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  3, cta: 1 initialized @(14921,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14922,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 11, cta: 2 initialized @(14923,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 21 finished CTA #2 (14928,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 21, cta: 2 initialized @(14929,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 19 finished CTA #3 (14944,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 19, cta: 3 initialized @(14945,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 18 finished CTA #0 (14950,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 18, cta: 0 initialized @(14951,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(9,25,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 26 finished CTA #1 (14964,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 26, cta: 1 initialized @(14965,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14998,0), 7 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #1 (14998,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 10, cta: 3 initialized @(14999,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 24, cta: 1 initialized @(14999,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 21 finished CTA #0 (15001,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 21, cta: 0 initialized @(15002,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 28 finished CTA #2 (15006,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 28, cta: 2 initialized @(15007,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 16 finished CTA #0 (15010,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 16, cta: 0 initialized @(15011,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15022,0), 7 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (15022,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 20, cta: 1 initialized @(15023,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  9, cta: 0 initialized @(15023,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15034,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15034,0), 7 CTAs running
GPGPU-Sim uArch: Shader:  2, cta: 0 initialized @(15035,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  4, cta: 0 initialized @(15035,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 26 finished CTA #0 (15046,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 26, cta: 0 initialized @(15047,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15070,0), 7 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #2 (15070,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 13, cta: 0 initialized @(15071,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader: 15, cta: 2 initialized @(15071,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15088,0), 7 CTAs running
GPGPU-Sim uArch: Shader: 14, cta: 0 initialized @(15089,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 22 finished CTA #0 (15089,0), 7 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #2 (15108,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15113,0), 7 CTAs running
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(14,27,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15124,0), 7 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (15132,0), 7 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (15150,0), 7 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (15160,0), 7 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #4 (15164,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15174,0), 7 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #2 (15184,0), 6 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #1 (15194,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15202,0), 7 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (15202,0), 6 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (15240,0), 5 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #3 (15264,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15276,0), 7 CTAs running
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(14,27,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 29 finished CTA #1 (15304,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (15306,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15328,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15329,0), 7 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #0 (15348,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15354,0), 6 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #1 (15358,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15372,0), 6 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #2 (15381,0), 4 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #2 (15400,0), 7 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (15414,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15418,0), 7 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #0 (15424,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15432,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (15440,0), 7 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (15446,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15448,0), 6 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #2 (15449,0), 7 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #4 (15493,0), 5 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #3 (15496,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 6783392 (ipc=437.6) sim_rate=452226 (inst/sec) elapsed = 0:0:00:15 / Thu Aug 31 18:05:58 2017
gpu_sim_insn_1 = 3358048 (ipc=216.7, lat=) 
gpu_sim_insn_2 = 3425344 (ipc=221.0, lat=) 
GPGPU-Sim uArch: Shader 12 finished CTA #4 (15519,0), 6 CTAs running
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(5,28,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 25 finished CTA #1 (15526,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15544,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15556,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15562,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (15562,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15568,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15588,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (15590,0), 6 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #4 (15594,0), 7 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #4 (15618,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (15624,0), 5 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #2 (15626,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15630,0), 6 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (15632,0), 6 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #3 (15636,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15650,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15662,0), 7 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #1 (15666,0), 7 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #2 (15672,0), 6 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (15679,0), 6 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #3 (15682,0), 4 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #2 (15690,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15692,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15692,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (15698,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15710,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15722,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15729,0), 6 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #5 (15732,0), 6 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #3 (15734,0), 6 CTAs running
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(9,23,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15754,0), 5 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #3 (15758,0), 6 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #5 (15764,0), 3 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #5 (15770,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (15778,0), 4 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #3 (15782,0), 7 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #4 (15782,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15783,0), 5 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #3 (15797,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (15806,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (15812,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (15812,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (15832,0), 4 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #3 (15836,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15838,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (15842,0), 4 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #3 (15842,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15872,0), 6 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (15881,0), 4 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #5 (15892,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (15908,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15916,0), 5 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #4 (15922,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15942,0), 4 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #2 (15942,0), 5 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #0 (15942,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (15952,0), 4 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #4 (15964,0), 4 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #5 (15976,0), 4 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #5 (15982,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (15984,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (15988,0), 4 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (15990,0), 6 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #5 (15994,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16000,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (16006,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (16014,0), 3 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #4 (16052,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (16054,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (16055,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16060,0), 4 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #3 (16067,0), 5 CTAs running
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(9,22,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (16092,0), 4 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #5 (16098,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (16110,0), 3 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #5 (16118,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (16120,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (16128,0), 5 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #4 (16128,0), 5 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #4 (16136,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16142,0), 4 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #4 (16142,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (16148,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (16154,0), 4 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #6 (16156,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (16160,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (16166,0), 3 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #4 (16168,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (16176,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (16182,0), 3 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #5 (16222,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (16228,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (16234,0), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #6 (16244,0), 3 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #4 (16252,0), 5 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #6 (16262,0), 1 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #5 (16268,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (16278,0), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #6 (16280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #3 (16286,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (16291,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #7 (16300,0), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 18 finished CTA #3 (16308,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (16312,0), 4 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #6 (16314,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (16316,0), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #6 (16322,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (16324,0), 3 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #6 (16324,0), 3 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #6 (16334,0), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #4 (16338,0), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #5 (16346,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (16352,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (16360,0), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #6 (16360,0), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #7 (16364,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (16366,0), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #4 (16372,0), 4 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #6 (16377,0), 3 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #7 (16378,0), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 2 finished CTA #6 (16386,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (16386,0), 1 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #6 (16408,0), 3 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #5 (16408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #6 (16409,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (16418,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (16442,0), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #7 (16443,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (16444,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (16446,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (16458,0), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #3 (16458,0), 3 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #7 (16474,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #7 (16476,0), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #7 (16490,0), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #5 (16490,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 7061472 (ipc=428.0) sim_rate=441342 (inst/sec) elapsed = 0:0:00:16 / Thu Aug 31 18:05:59 2017
gpu_sim_insn_1 = 3480448 (ipc=210.9, lat=) 
gpu_sim_insn_2 = 3581024 (ipc=217.0, lat=) 
GPGPU-Sim uArch: Shader 17 finished CTA #6 (16506,0), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #7 (16509,0), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 6 finished CTA #7 (16512,0), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #7 (16518,0), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #5 (16529,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (16536,0), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #6 (16541,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (16547,0), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #7 (16565,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (16606,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #7 (16616,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #7 (16630,0), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #6 (16630,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (16657,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (16690,0), 1 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #7 (16820,0), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #7 (16827,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (16865,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 29 finished CTA #7 (17012,0), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(14,31,0) tid=(7,3,1)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(12,30,0) tid=(7,3,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(7,30,0) tid=(7,3,1)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(4,31,0) tid=(7,3,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(14,30,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 7505440 (ipc=395.0) sim_rate=441496 (inst/sec) elapsed = 0:0:00:17 / Thu Aug 31 18:06:00 2017
gpu_sim_insn_1 = 3742752 (ipc=197.0, lat=) 
gpu_sim_insn_2 = 3762688 (ipc=198.0, lat=) 
GPGPU-Sim uArch: Shader 14 finished CTA #2 (19047,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (19128,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19157,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (19157,0), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19168,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19187,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19189,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (19211,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (19223,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19238,0), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #3 (19244,0), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19246,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (19253,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19268,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19271,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (19274,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19286,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19292,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #0 (19309,0), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 28 finished CTA #1 (19319,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19322,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (19350,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19372,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 21 finished CTA #2 (19372,0), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #0 (19378,0), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 20 finished CTA #1 (19388,0), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 26 finished CTA #1 (19440,0), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19458,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #2 (19476,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #0 (19489,0), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 28 finished CTA #2 (19514,0), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19524,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19525,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 16 finished CTA #2 (19545,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #2 (19547,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #1 (19605,0), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19637,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (19743,0), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 18 finished CTA #0 (19855,0), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: GPU detected kernel '_Z15CUDAkernel2IDCTPfi' finished on shader 18.
kernel_name = _Z15CUDAkernel2IDCTPfi 
kernel_launch_uid = 1 
gpu_ipc_1 =     191.9902
gpu_ipc_2 =     191.3714
gpu_tot_sim_cycle_stream_1 = 19636
gpu_tot_sim_cycle_stream_2 = 19854
gpu_sim_insn_1 = 3769920
gpu_sim_insn_2 = 3799488
gpu_sim_cycle = 19856
gpu_sim_insn = 7569408
gpu_ipc =     381.2151
gpu_tot_sim_cycle = 19856
gpu_tot_sim_insn = 7569408
gpu_tot_ipc =     381.2151
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3294
gpu_stall_icnt2sh    = 24482
gpu_total_sim_rate=445259

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 125672
	L1I_total_cache_misses = 6888
	L1I_total_cache_miss_rate = 0.0548
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 544, Miss = 408, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2755
	L1D_cache_core[1]: Access = 256, Miss = 192, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 1551
	L1D_cache_core[2]: Access = 544, Miss = 416, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 2908
	L1D_cache_core[3]: Access = 544, Miss = 416, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 2833
	L1D_cache_core[4]: Access = 576, Miss = 456, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 2915
	L1D_cache_core[5]: Access = 512, Miss = 392, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 2882
	L1D_cache_core[6]: Access = 576, Miss = 456, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 3040
	L1D_cache_core[7]: Access = 544, Miss = 418, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 3016
	L1D_cache_core[8]: Access = 576, Miss = 448, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 2478
	L1D_cache_core[9]: Access = 544, Miss = 418, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 2764
	L1D_cache_core[10]: Access = 608, Miss = 472, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 2577
	L1D_cache_core[11]: Access = 608, Miss = 464, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 2233
	L1D_cache_core[12]: Access = 576, Miss = 448, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 2407
	L1D_cache_core[13]: Access = 544, Miss = 408, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2891
	L1D_cache_core[14]: Access = 608, Miss = 473, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 2868
	L1D_cache_core[15]: Access = 576, Miss = 464, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 3199
	L1D_cache_core[16]: Access = 576, Miss = 441, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 3078
	L1D_cache_core[17]: Access = 544, Miss = 424, Miss_rate = 0.779, Pending_hits = 0, Reservation_fails = 2887
	L1D_cache_core[18]: Access = 544, Miss = 424, Miss_rate = 0.779, Pending_hits = 0, Reservation_fails = 3162
	L1D_cache_core[19]: Access = 544, Miss = 416, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 2588
	L1D_cache_core[20]: Access = 544, Miss = 416, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 2495
	L1D_cache_core[21]: Access = 576, Miss = 448, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 2743
	L1D_cache_core[22]: Access = 512, Miss = 392, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 2854
	L1D_cache_core[23]: Access = 512, Miss = 400, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 2809
	L1D_cache_core[24]: Access = 576, Miss = 432, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2815
	L1D_cache_core[25]: Access = 544, Miss = 416, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 2738
	L1D_cache_core[26]: Access = 576, Miss = 459, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 2622
	L1D_cache_core[27]: Access = 512, Miss = 408, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 3170
	L1D_cache_core[28]: Access = 576, Miss = 448, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 2737
	L1D_cache_core[29]: Access = 512, Miss = 400, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 3061
	L1D_total_cache_accesses = 16384
	L1D_total_cache_misses = 12673
	L1D_total_cache_miss_rate = 0.7735
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 83076
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 960
	L1C_total_cache_miss_rate = 0.1042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8256
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 75116
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 118784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6888
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
693, 693, 462, 462, 462, 462, 462, 462, 462, 462, 462, 462, 462, 462, 462, 462, 
gpgpu_n_tot_thrd_icount = 7569408
gpgpu_n_tot_w_icount = 236544
gpgpu_n_stall_shd_mem = 83076
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 8192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 1572864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 229376
gpgpu_n_param_mem_insn = 65536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 83076
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:135010	W0_Idle:211442	W0_Scoreboard:544178	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:236544
Warp Occupancy Distribution:
Stall:65265	W0_Idle:108167	W0_Scoreboard:275260	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:117810
Warp Occupancy Distribution:
Stall:69745	W0_Idle:103275	W0_Scoreboard:268918	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118734
warp_utilization0: 0.209856
warp_utilization1: 0.207960
warp_utilization2: 0.211771
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1114112 {136:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 3600 {8:450,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1114112 {136:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
traffic_breakdown_memtocore[INST_ACC_R] = 61200 {136:450,}
maxmrqlatency = 307 
maxdqlatency = 0 
maxmflatency = 712 
averagemflatency = 309 
averagemflatency_1 = 305 
averagemflatency_2 = 313 
averagemrqlatency_1 = 28 
averagemrqlatency_2 = 26 
max_icnt2mem_latency = 505 
max_icnt2sh_latency = 19855 
mrq_lat_table:5174 	310 	330 	613 	1150 	1003 	1092 	576 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2569 	13670 	205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8124 	1245 	462 	1237 	5204 	622 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2238 	5353 	658 	3 	0 	0 	0 	0 	0 	0 	7315 	877 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        20         8         7         6         7         8         5        32        32        32        32        32        32 
dram[1]:        32        32        32        32         8         9         7         6         8         5        32        32        32        32        32        32 
dram[2]:        32        32        32        32         6        10         8         8         8         6        32        32        32        32        32        32 
dram[3]:        32        32        32        32         9         8         6         7         8         6        32        32        32        32        32        32 
dram[4]:        32        32        32        32        10        10         8         6         6         6        32        32        32        32        32        32 
dram[5]:        32        32        32        32        12         9         7         8         6         6        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      9045      9034      9052      6281      6918      6715      6552      6506      6814      6651      8677      8849      8961      9007      9045      8858 
dram[1]:      5923      9046      9068      5681      6872      6523      6527      6453      6760      6634      8659      9019      8809      9005      8934      8981 
dram[2]:      9072      9068      9128      4941      6813      6615      6491      6669      6571      5929      8688      8870      8862      9018      8938      9162 
dram[3]:      9053      9074      9196      4962      6811      6547      6441      6560      6636      5916      8778      8862      8928      8944      9017      9078 
dram[4]:      9008      9134      9145      5669      6537      6522      6497      6550      6312      6834      8824      8907      8885      8946      8976      9103 
dram[5]:      9072      9176      9149      6440      6583      6486      6590      6686      6668      6708      8775      8923      8912      9010      8978      9069 
average row accesses per activate:
dram[0]:  7.777778  7.000000  8.111111  7.000000  3.259259  2.900000  3.513514  3.093023  2.782609  3.125000  3.764706  4.266667  3.131579  4.423077  2.925000  2.833333 
dram[1]:  4.812500 10.000000  8.555555 17.750000  3.652174  2.900000  3.275000  3.567568  2.680851  3.205128  3.764706  4.266667  3.025641  3.588235  3.500000  3.305556 
dram[2]:  5.846154 10.285714  9.714286  9.375000  3.142857  2.843750  3.292683  3.394737  3.073171  2.739130  3.848485  4.000000  3.562500  3.051282  2.950000  3.105263 
dram[3]:  6.545455  5.066667 23.333334  7.800000  2.933333  3.259259  3.384615  3.384615  3.073171  2.500000  3.735294  3.527778  3.371428  2.704545  3.400000  3.896552 
dram[4]: 10.000000  8.222222  9.625000  8.750000  2.666667  3.214286  3.486486  2.934783  2.571429  3.097561  3.764706  3.968750  3.157895  3.342857  3.593750  3.025641 
dram[5]:  4.933333  7.777778 10.000000 18.250000  3.541667  3.066667  3.119048  3.771429  2.739130  3.073171  3.555556  4.200000  2.644444  3.000000  3.700000  3.051282 
average row locality = 10257/2832 = 3.621822
average row locality_1 = 6628/1908 = 3.473794
average row locality_2 = 3629/924 = 3.927489
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        65        64        64        66        74        74        96        96        96        96        96        96        96        96        96        96 
dram[1]:        65        64        64        66        74        74        96        96        96        96        96        96        96        96        96        96 
dram[2]:        64        64        64        66        74        76        96        96        96        96        96        96        96        96        96        96 
dram[3]:        64        64        64        66        74        76        96        96        96        96        96        96        96        96        96        96 
dram[4]:        64        64        65        66        74        76        96        96        96        96        96        96        96        96        96        96 
dram[5]:        64        64        66        66        74        76        96        96        96        96        96        96        96        96        96        96 
total reads: 8209
bank skew: 96/64 = 1.50
chip skew: 1370/1367 = 1.00
number of total write accesses:
dram[0]:         5        13         9         4        14        13        34        37        32        29        32        32        23        19        21        23 
dram[1]:        12         6        13         5        10        13        35        36        30        29        32        32        22        26        16        23 
dram[2]:        12         8         4         9        14        15        39        33        30        30        31        32        18        23        22        22 
dram[3]:         8        12         6        12        14        12        36        36        30        29        31        31        22        23        23        17 
dram[4]:         6        10        12         4        14        14        33        39        30        31        32        31        24        21        19        22 
dram[5]:        10         6        14         7        11        16        35        36        30        30        32        30        23        24        15        23 
total reads: 2048
bank skew: 39/4 = 9.75
chip skew: 342/340 = 1.01
average mf latency per bank:
dram[0]:        617       516       554       579       531       549       475       490       462       480       482       472       485       519       469       477
dram[1]:        635       569       507       555       570       551       469       468       465       472       460       470       474       494       514       483
dram[2]:        500       496       561       526       522       532       450       485       448       471       460       475       496       489       461       458
dram[3]:        518       515       562       506       544       548       466       462       481       477       474       461       489       463       488       497
dram[4]:        536       531       542       552       547       536       478       450       475       460       479       482       485       504       488       478
dram[5]:        529       577       493       537       557       531       469       501       486       475       452       494       479       495       513       480
maximum mf latency per bank:
dram[0]:        444       481       516       492       546       544       557       601       559       535       498       529       589       500       495       545
dram[1]:        589       515       534       428       492       618       562       542       450       506       635       635       542       569       583       588
dram[2]:        482       422       496       496       546       580       518       553       538       574       525       510       514       542       508       467
dram[3]:        426       522       480       540       635       484       627       598       529       557       541       559       498       494       530       589
dram[4]:        504       554       528       484       587       544       573       552       576       625       533       608       635       534       575       565
dram[5]:        488       613       422       528       542       606       602       712       562       559       534       634       506       547       504       565
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26209 n_nop=21865 n_act=473 n_pre=457 n_req=1367 n_req_1=676 n_req_2=691 n_req_3=0 n_rd=2734 n_write=680 bw_util=0.2086 bw_util_1=0.1032 bw_util_2=0.1055 bw_util_3=0 blp=4.954473 blp_1= 2.514653 blp_2= 2.384615 blp_3= -nan
 n_activity=11709 dram_eff=0.467 dram_eff_1=0.2309 dram_eff_2=0.2361 dram_eff_3=0
bk0: 130a 24722i bk1: 128a 24303i bk2: 128a 24728i bk3: 132a 24926i bk4: 148a 23768i bk5: 148a 22856i bk6: 192a 22206i bk7: 192a 20931i bk8: 192a 22020i bk9: 192a 21943i bk10: 192a 22253i bk11: 192a 22348i bk12: 192a 22171i bk13: 192a 22401i bk14: 192a 23055i bk15: 192a 22151i 
bw_dist = 0.103	0.105	0.000	0.238	0.553
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.36171
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26209 n_nop=21897 n_act=457 n_pre=441 n_req=1367 n_req_1=682 n_req_2=685 n_req_3=0 n_rd=2734 n_write=680 bw_util=0.2086 bw_util_1=0.1041 bw_util_2=0.1045 bw_util_3=0 blp=5.240388 blp_1= 2.343373 blp_2= 2.474978 blp_3= -nan
 n_activity=11299 dram_eff=0.4839 dram_eff_1=0.2414 dram_eff_2=0.2425 dram_eff_3=0
bk0: 130a 23378i bk1: 128a 24534i bk2: 128a 25050i bk3: 132a 24657i bk4: 148a 23468i bk5: 148a 22503i bk6: 192a 21775i bk7: 192a 21855i bk8: 192a 22155i bk9: 192a 22288i bk10: 192a 22237i bk11: 192a 22370i bk12: 192a 22943i bk13: 192a 22026i bk14: 192a 22881i bk15: 192a 22338i 
bw_dist = 0.104	0.105	0.000	0.222	0.569
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.37892
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26209 n_nop=21855 n_act=475 n_pre=459 n_req=1368 n_req_1=691 n_req_2=677 n_req_3=0 n_rd=2736 n_write=684 bw_util=0.2088 bw_util_1=0.1055 bw_util_2=0.1033 bw_util_3=0 blp=4.382627 blp_1= 2.190976 blp_2= 2.267648 blp_3= -nan
 n_activity=12072 dram_eff=0.4533 dram_eff_1=0.229 dram_eff_2=0.2243 dram_eff_3=0
bk0: 128a 24488i bk1: 128a 24721i bk2: 128a 25097i bk3: 132a 24967i bk4: 148a 23161i bk5: 152a 23003i bk6: 192a 22007i bk7: 192a 22040i bk8: 192a 22907i bk9: 192a 22328i bk10: 192a 22727i bk11: 192a 22463i bk12: 192a 23237i bk13: 192a 22627i bk14: 192a 23259i bk15: 192a 23190i 
bw_dist = 0.105	0.103	0.000	0.252	0.539
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.15716
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26209 n_nop=21849 n_act=478 n_pre=462 n_req=1368 n_req_1=685 n_req_2=683 n_req_3=0 n_rd=2736 n_write=684 bw_util=0.2088 bw_util_1=0.1045 bw_util_2=0.1042 bw_util_3=0 blp=5.145437 blp_1= 2.350070 blp_2= 2.505109 blp_3= -nan
 n_activity=11374 dram_eff=0.4811 dram_eff_1=0.2409 dram_eff_2=0.2402 dram_eff_3=0
bk0: 128a 24566i bk1: 128a 24351i bk2: 128a 25023i bk3: 132a 24095i bk4: 148a 23156i bk5: 152a 22950i bk6: 192a 21985i bk7: 192a 21464i bk8: 192a 22607i bk9: 192a 22045i bk10: 192a 22335i bk11: 192a 21817i bk12: 192a 22667i bk13: 192a 22394i bk14: 192a 22187i bk15: 192a 22421i 
bw_dist = 0.105	0.104	0.000	0.225	0.566
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.33065
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26209 n_nop=21851 n_act=476 n_pre=460 n_req=1369 n_req_1=673 n_req_2=696 n_req_3=0 n_rd=2738 n_write=684 bw_util=0.2089 bw_util_1=0.1027 bw_util_2=0.1062 bw_util_3=0 blp=4.743094 blp_1= 2.269597 blp_2= 2.281495 blp_3= -nan
 n_activity=11713 dram_eff=0.4675 dram_eff_1=0.2298 dram_eff_2=0.2377 dram_eff_3=0
bk0: 128a 24937i bk1: 128a 24775i bk2: 130a 24557i bk3: 132a 25076i bk4: 148a 22956i bk5: 152a 23046i bk6: 192a 22146i bk7: 192a 21752i bk8: 192a 22105i bk9: 192a 22400i bk10: 192a 22226i bk11: 192a 22545i bk12: 192a 22932i bk13: 192a 22514i bk14: 192a 22769i bk15: 192a 22815i 
bw_dist = 0.103	0.106	0.000	0.238	0.553
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.36552
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26209 n_nop=21853 n_act=474 n_pre=458 n_req=1370 n_req_1=690 n_req_2=680 n_req_3=0 n_rd=2740 n_write=684 bw_util=0.2091 bw_util_1=0.1053 bw_util_2=0.1038 bw_util_3=0 blp=5.166812 blp_1= 2.366094 blp_2= 2.421681 blp_3= -nan
 n_activity=11494 dram_eff=0.4768 dram_eff_1=0.2401 dram_eff_2=0.2366 dram_eff_3=0
bk0: 128a 24465i bk1: 128a 24492i bk2: 132a 24432i bk3: 132a 24869i bk4: 148a 23516i bk5: 152a 23187i bk6: 192a 21917i bk7: 192a 21801i bk8: 192a 22150i bk9: 192a 22324i bk10: 192a 22004i bk11: 192a 21890i bk12: 192a 22144i bk13: 192a 22568i bk14: 192a 22809i bk15: 192a 21656i 
bw_dist = 0.105	0.104	0.000	0.229	0.561
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.3184

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1394, Miss = 683, Miss_rate = 0.490, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[1]: Access = 1424, Miss = 684, Miss_rate = 0.480, Pending_hits = 6, Reservation_fails = 261
L2_cache_bank[2]: Access = 1394, Miss = 683, Miss_rate = 0.490, Pending_hits = 3, Reservation_fails = 175
L2_cache_bank[3]: Access = 1424, Miss = 684, Miss_rate = 0.480, Pending_hits = 6, Reservation_fails = 208
L2_cache_bank[4]: Access = 1364, Miss = 682, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 33
L2_cache_bank[5]: Access = 1428, Miss = 686, Miss_rate = 0.480, Pending_hits = 6, Reservation_fails = 215
L2_cache_bank[6]: Access = 1364, Miss = 682, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1428, Miss = 686, Miss_rate = 0.480, Pending_hits = 6, Reservation_fails = 213
L2_cache_bank[8]: Access = 1394, Miss = 683, Miss_rate = 0.490, Pending_hits = 3, Reservation_fails = 172
L2_cache_bank[9]: Access = 1428, Miss = 686, Miss_rate = 0.480, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[10]: Access = 1424, Miss = 684, Miss_rate = 0.480, Pending_hits = 6, Reservation_fails = 228
L2_cache_bank[11]: Access = 1428, Miss = 686, Miss_rate = 0.480, Pending_hits = 6, Reservation_fails = 187
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1394, Miss = 683 (0.49), PendingHit = 3 (0.00215)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1424, Miss = 684 (0.48), PendingHit = 6 (0.00421)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1394, Miss = 683 (0.49), PendingHit = 3 (0.00215)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1424, Miss = 684 (0.48), PendingHit = 6 (0.00421)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1364, Miss = 682 (0.5), PendingHit = 0 (0)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1428, Miss = 686 (0.48), PendingHit = 6 (0.0042)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1364, Miss = 682 (0.5), PendingHit = 0 (0)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1428, Miss = 686 (0.48), PendingHit = 6 (0.0042)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1394, Miss = 683 (0.49), PendingHit = 3 (0.00215)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1428, Miss = 686 (0.48), PendingHit = 6 (0.0042)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1424, Miss = 684 (0.48), PendingHit = 6 (0.00421)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1428, Miss = 686 (0.48), PendingHit = 6 (0.0042)
L2 Cache Total Miss Rate = 0.486
Stream 1: L2 Cache Miss Rate = 0.487
Stream 2: L2 Cache Miss Rate = 0.485
Stream 1: Accesses  = 8415
Stream 1: Misses  = 4097
Stream 2: Accesses  = 8479
Stream 2: Misses  = 4112
Stream 1+2: Accesses  = 16894
Stream 1+2: Misses  = 8209
Total Accesses  = 16894
MPKI-CORES
CORE_L2MPKI_0	1.090
CORE_L2MPKI_1	1.099
CORE_L2MPKI_2	1.090
CORE_L2MPKI_3	1.094
CORE_L2MPKI_4	1.097
CORE_L2MPKI_5	1.091
CORE_L2MPKI_6	1.090
CORE_L2MPKI_7	1.082
CORE_L2MPKI_8	1.082
CORE_L2MPKI_9	1.082
CORE_L2MPKI_10	1.082
CORE_L2MPKI_11	1.082
CORE_L2MPKI_12	1.082
CORE_L2MPKI_13	1.082
CORE_L2MPKI_14	1.082
CORE_L2MPKI_15	1.082
CORE_L2MPKI_16	1.082
CORE_L2MPKI_17	1.082
CORE_L2MPKI_18	1.082
CORE_L2MPKI_19	1.082
CORE_L2MPKI_20	1.082
CORE_L2MPKI_21	1.082
CORE_L2MPKI_22	1.082
CORE_L2MPKI_23	1.082
CORE_L2MPKI_24	1.082
CORE_L2MPKI_25	1.082
CORE_L2MPKI_26	1.082
CORE_L2MPKI_27	1.082
CORE_L2MPKI_28	1.082
CORE_L2MPKI_29	1.082
Avg_MPKI_Stream1= 1.087
Avg_MPKI_Stream2= 1.082
MISSES-CORES
CORE_MISSES_0	274
CORE_MISSES_1	130
CORE_MISSES_2	274
CORE_MISSES_3	275
CORE_MISSES_4	292
CORE_MISSES_5	258
CORE_MISSES_6	290
CORE_MISSES_7	272
CORE_MISSES_8	288
CORE_MISSES_9	272
CORE_MISSES_10	304
CORE_MISSES_11	304
CORE_MISSES_12	288
CORE_MISSES_13	272
CORE_MISSES_14	304
CORE_MISSES_15	288
CORE_MISSES_16	288
CORE_MISSES_17	272
CORE_MISSES_18	272
CORE_MISSES_19	272
CORE_MISSES_20	272
CORE_MISSES_21	288
CORE_MISSES_22	256
CORE_MISSES_23	256
CORE_MISSES_24	288
CORE_MISSES_25	272
CORE_MISSES_26	288
CORE_MISSES_27	256
CORE_MISSES_28	288
CORE_MISSES_29	256
L2_MISSES = 8209
L2_total_cache_accesses = 16894
L2_total_cache_misses = 8209
L2_total_cache_miss_rate = 0.4859
L2_total_cache_pending_hits = 51
L2_total_cache_reservation_fails = 2016
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8192
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 390
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1495
L2_cache_data_port_util = 0.179
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=51582
icnt_total_pkts_simt_to_mem=49662
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.3338
	minimum = 6
	maximum = 306
Network latency average = 15.7566
	minimum = 6
	maximum = 292
Slowest packet = 9047
Flit latency average = 15.9451
	minimum = 6
	maximum = 288
Slowest flit = 28010
Fragmentation average = 0.00355156
	minimum = 0
	maximum = 120
Injected packet rate average = 0.0405155
	minimum = 0.013749 (at node 1)
	maximum = 0.0719178 (at node 35)
Accepted packet rate average = 0.0405155
	minimum = 0.013749 (at node 1)
	maximum = 0.0719178 (at node 35)
Injected flit rate average = 0.121403
	minimum = 0.0395346 (at node 1)
	maximum = 0.221797 (at node 35)
Accepted flit rate average= 0.121403
	minimum = 0.0427579 (at node 1)
	maximum = 0.20971 (at node 35)
Injected packet length average = 2.99645
Accepted packet length average = 2.99645
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.3338 (1 samples)
	minimum = 6 (1 samples)
	maximum = 306 (1 samples)
Network latency average = 15.7566 (1 samples)
	minimum = 6 (1 samples)
	maximum = 292 (1 samples)
Flit latency average = 15.9451 (1 samples)
	minimum = 6 (1 samples)
	maximum = 288 (1 samples)
Fragmentation average = 0.00355156 (1 samples)
	minimum = 0 (1 samples)
	maximum = 120 (1 samples)
Injected packet rate average = 0.0405155 (1 samples)
	minimum = 0.013749 (1 samples)
	maximum = 0.0719178 (1 samples)
Accepted packet rate average = 0.0405155 (1 samples)
	minimum = 0.013749 (1 samples)
	maximum = 0.0719178 (1 samples)
Injected flit rate average = 0.121403 (1 samples)
	minimum = 0.0395346 (1 samples)
	maximum = 0.221797 (1 samples)
Accepted flit rate average = 0.121403 (1 samples)
	minimum = 0.0427579 (1 samples)
	maximum = 0.20971 (1 samples)
Injected packet size average = 2.99645 (1 samples)
Accepted packet size average = 2.99645 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 445259 (inst/sec)
gpgpu_simulation_rate = 1168 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
16230.757812
SUCCESS
event update
Single app with 32 is completed
Main: completed join with thread 0 having a status of 0
Main: program completed. Exiting.
