<stg><name>aes_round</name>


<trans_list>

<trans id="362" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:0 %roundKey_addr = getelementptr i8 %roundKey, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="roundKey_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1 %state_addr = getelementptr i8 %state, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="4">
<![CDATA[
entry:2 %state_load = load i4 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %state_addr_1 = getelementptr i8 %state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="4">
<![CDATA[
entry:8 %state_load_1 = load i4 %state_addr_1

]]></Node>
<StgValue><ssdm name="state_load_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="4">
<![CDATA[
entry:145 %roundKey_load = load i4 %roundKey_addr

]]></Node>
<StgValue><ssdm name="roundKey_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:151 %roundKey_addr_1 = getelementptr i8 %roundKey, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="roundKey_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="4">
<![CDATA[
entry:152 %roundKey_load_1 = load i4 %roundKey_addr_1

]]></Node>
<StgValue><ssdm name="roundKey_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="4">
<![CDATA[
entry:2 %state_load = load i4 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="8">
<![CDATA[
entry:4 %zext_ln139 = zext i8 %state_load

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %sbox_addr = getelementptr i8 %sbox, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="sbox_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8">
<![CDATA[
entry:6 %cpy = load i8 %sbox_addr

]]></Node>
<StgValue><ssdm name="cpy"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="4">
<![CDATA[
entry:8 %state_load_1 = load i4 %state_addr_1

]]></Node>
<StgValue><ssdm name="state_load_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="8">
<![CDATA[
entry:10 %zext_ln139_8 = zext i8 %state_load_1

]]></Node>
<StgValue><ssdm name="zext_ln139_8"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %sbox_addr_8 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_8

]]></Node>
<StgValue><ssdm name="sbox_addr_8"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8">
<![CDATA[
entry:12 %cpy_4 = load i8 %sbox_addr_8

]]></Node>
<StgValue><ssdm name="cpy_4"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %state_addr_2 = getelementptr i8 %state, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="state_addr_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="4">
<![CDATA[
entry:14 %state_load_2 = load i4 %state_addr_2

]]></Node>
<StgValue><ssdm name="state_load_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %state_addr_3 = getelementptr i8 %state, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="state_addr_3"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="4">
<![CDATA[
entry:20 %state_load_3 = load i4 %state_addr_3

]]></Node>
<StgValue><ssdm name="state_load_3"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="4">
<![CDATA[
entry:145 %roundKey_load = load i4 %roundKey_addr

]]></Node>
<StgValue><ssdm name="roundKey_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="4">
<![CDATA[
entry:152 %roundKey_load_1 = load i4 %roundKey_addr_1

]]></Node>
<StgValue><ssdm name="roundKey_load_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:158 %roundKey_addr_2 = getelementptr i8 %roundKey, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="roundKey_addr_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="4">
<![CDATA[
entry:159 %roundKey_load_2 = load i4 %roundKey_addr_2

]]></Node>
<StgValue><ssdm name="roundKey_load_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:165 %roundKey_addr_3 = getelementptr i8 %roundKey, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="roundKey_addr_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="4">
<![CDATA[
entry:166 %roundKey_load_3 = load i4 %roundKey_addr_3

]]></Node>
<StgValue><ssdm name="roundKey_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8">
<![CDATA[
entry:6 %cpy = load i8 %sbox_addr

]]></Node>
<StgValue><ssdm name="cpy"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8">
<![CDATA[
entry:12 %cpy_4 = load i8 %sbox_addr_8

]]></Node>
<StgValue><ssdm name="cpy_4"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="4">
<![CDATA[
entry:14 %state_load_2 = load i4 %state_addr_2

]]></Node>
<StgValue><ssdm name="state_load_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="8">
<![CDATA[
entry:16 %zext_ln139_9 = zext i8 %state_load_2

]]></Node>
<StgValue><ssdm name="zext_ln139_9"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %sbox_addr_9 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_9

]]></Node>
<StgValue><ssdm name="sbox_addr_9"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8">
<![CDATA[
entry:18 %cpy_8 = load i8 %sbox_addr_9

]]></Node>
<StgValue><ssdm name="cpy_8"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="4">
<![CDATA[
entry:20 %state_load_3 = load i4 %state_addr_3

]]></Node>
<StgValue><ssdm name="state_load_3"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="8">
<![CDATA[
entry:22 %zext_ln139_10 = zext i8 %state_load_3

]]></Node>
<StgValue><ssdm name="zext_ln139_10"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %sbox_addr_10 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_10

]]></Node>
<StgValue><ssdm name="sbox_addr_10"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8">
<![CDATA[
entry:24 %cpy_12 = load i8 %sbox_addr_10

]]></Node>
<StgValue><ssdm name="cpy_12"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %state_addr_4 = getelementptr i8 %state, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="state_addr_4"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="4">
<![CDATA[
entry:26 %state_load_4 = load i4 %state_addr_4

]]></Node>
<StgValue><ssdm name="state_load_4"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %state_addr_5 = getelementptr i8 %state, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="state_addr_5"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="4">
<![CDATA[
entry:32 %state_load_5 = load i4 %state_addr_5

]]></Node>
<StgValue><ssdm name="state_load_5"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="4">
<![CDATA[
entry:159 %roundKey_load_2 = load i4 %roundKey_addr_2

]]></Node>
<StgValue><ssdm name="roundKey_load_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="4">
<![CDATA[
entry:166 %roundKey_load_3 = load i4 %roundKey_addr_3

]]></Node>
<StgValue><ssdm name="roundKey_load_3"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:172 %roundKey_addr_4 = getelementptr i8 %roundKey, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="roundKey_addr_4"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="4">
<![CDATA[
entry:173 %roundKey_load_4 = load i4 %roundKey_addr_4

]]></Node>
<StgValue><ssdm name="roundKey_load_4"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:179 %roundKey_addr_5 = getelementptr i8 %roundKey, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="roundKey_addr_5"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="4">
<![CDATA[
entry:180 %roundKey_load_5 = load i4 %roundKey_addr_5

]]></Node>
<StgValue><ssdm name="roundKey_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8">
<![CDATA[
entry:18 %cpy_8 = load i8 %sbox_addr_9

]]></Node>
<StgValue><ssdm name="cpy_8"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8">
<![CDATA[
entry:24 %cpy_12 = load i8 %sbox_addr_10

]]></Node>
<StgValue><ssdm name="cpy_12"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="4">
<![CDATA[
entry:26 %state_load_4 = load i4 %state_addr_4

]]></Node>
<StgValue><ssdm name="state_load_4"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="8">
<![CDATA[
entry:28 %zext_ln139_11 = zext i8 %state_load_4

]]></Node>
<StgValue><ssdm name="zext_ln139_11"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %sbox_addr_11 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_11

]]></Node>
<StgValue><ssdm name="sbox_addr_11"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
entry:30 %tmp_53 = load i8 %sbox_addr_11

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="4">
<![CDATA[
entry:32 %state_load_5 = load i4 %state_addr_5

]]></Node>
<StgValue><ssdm name="state_load_5"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="8">
<![CDATA[
entry:34 %zext_ln139_12 = zext i8 %state_load_5

]]></Node>
<StgValue><ssdm name="zext_ln139_12"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %sbox_addr_12 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_12

]]></Node>
<StgValue><ssdm name="sbox_addr_12"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8">
<![CDATA[
entry:36 %cpy_1 = load i8 %sbox_addr_12

]]></Node>
<StgValue><ssdm name="cpy_1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %state_addr_6 = getelementptr i8 %state, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="state_addr_6"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4">
<![CDATA[
entry:38 %state_load_6 = load i4 %state_addr_6

]]></Node>
<StgValue><ssdm name="state_load_6"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %state_addr_7 = getelementptr i8 %state, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="state_addr_7"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="4">
<![CDATA[
entry:44 %state_load_7 = load i4 %state_addr_7

]]></Node>
<StgValue><ssdm name="state_load_7"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:97 %tmp_s = call i8 @galois_multiplication, i8 %cpy, i4 2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:102 %tmp_2 = call i8 @galois_multiplication, i8 %cpy, i4 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="4">
<![CDATA[
entry:173 %roundKey_load_4 = load i4 %roundKey_addr_4

]]></Node>
<StgValue><ssdm name="roundKey_load_4"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="4">
<![CDATA[
entry:180 %roundKey_load_5 = load i4 %roundKey_addr_5

]]></Node>
<StgValue><ssdm name="roundKey_load_5"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:186 %roundKey_addr_6 = getelementptr i8 %roundKey, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="roundKey_addr_6"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="4">
<![CDATA[
entry:187 %roundKey_load_6 = load i4 %roundKey_addr_6

]]></Node>
<StgValue><ssdm name="roundKey_load_6"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:193 %roundKey_addr_7 = getelementptr i8 %roundKey, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="roundKey_addr_7"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="4">
<![CDATA[
entry:194 %roundKey_load_7 = load i4 %roundKey_addr_7

]]></Node>
<StgValue><ssdm name="roundKey_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="97" st_id="5" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
entry:30 %tmp_53 = load i8 %sbox_addr_11

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8">
<![CDATA[
entry:36 %cpy_1 = load i8 %sbox_addr_12

]]></Node>
<StgValue><ssdm name="cpy_1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4">
<![CDATA[
entry:38 %state_load_6 = load i4 %state_addr_6

]]></Node>
<StgValue><ssdm name="state_load_6"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="8">
<![CDATA[
entry:40 %zext_ln139_13 = zext i8 %state_load_6

]]></Node>
<StgValue><ssdm name="zext_ln139_13"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %sbox_addr_13 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_13

]]></Node>
<StgValue><ssdm name="sbox_addr_13"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
entry:42 %cpy_5 = load i8 %sbox_addr_13

]]></Node>
<StgValue><ssdm name="cpy_5"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="4">
<![CDATA[
entry:44 %state_load_7 = load i4 %state_addr_7

]]></Node>
<StgValue><ssdm name="state_load_7"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="8">
<![CDATA[
entry:46 %zext_ln139_14 = zext i8 %state_load_7

]]></Node>
<StgValue><ssdm name="zext_ln139_14"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %sbox_addr_14 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_14

]]></Node>
<StgValue><ssdm name="sbox_addr_14"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8">
<![CDATA[
entry:48 %cpy_9 = load i8 %sbox_addr_14

]]></Node>
<StgValue><ssdm name="cpy_9"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %state_addr_8 = getelementptr i8 %state, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="state_addr_8"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="4">
<![CDATA[
entry:50 %state_load_8 = load i4 %state_addr_8

]]></Node>
<StgValue><ssdm name="state_load_8"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:55 %state_addr_9 = getelementptr i8 %state, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="state_addr_9"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="4">
<![CDATA[
entry:56 %state_load_9 = load i4 %state_addr_9

]]></Node>
<StgValue><ssdm name="state_load_9"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:108 %tmp_11 = call i8 @galois_multiplication, i8 %cpy, i4 3

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:109 %tmp_12 = call i8 @galois_multiplication, i8 %cpy_4, i4 2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="4">
<![CDATA[
entry:187 %roundKey_load_6 = load i4 %roundKey_addr_6

]]></Node>
<StgValue><ssdm name="roundKey_load_6"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="4">
<![CDATA[
entry:194 %roundKey_load_7 = load i4 %roundKey_addr_7

]]></Node>
<StgValue><ssdm name="roundKey_load_7"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:200 %roundKey_addr_8 = getelementptr i8 %roundKey, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="roundKey_addr_8"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="4">
<![CDATA[
entry:201 %roundKey_load_8 = load i4 %roundKey_addr_8

]]></Node>
<StgValue><ssdm name="roundKey_load_8"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:207 %roundKey_addr_9 = getelementptr i8 %roundKey, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="roundKey_addr_9"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="4">
<![CDATA[
entry:208 %roundKey_load_9 = load i4 %roundKey_addr_9

]]></Node>
<StgValue><ssdm name="roundKey_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="119" st_id="6" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
entry:42 %cpy_5 = load i8 %sbox_addr_13

]]></Node>
<StgValue><ssdm name="cpy_5"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8">
<![CDATA[
entry:48 %cpy_9 = load i8 %sbox_addr_14

]]></Node>
<StgValue><ssdm name="cpy_9"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="4">
<![CDATA[
entry:50 %state_load_8 = load i4 %state_addr_8

]]></Node>
<StgValue><ssdm name="state_load_8"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="8">
<![CDATA[
entry:52 %zext_ln139_15 = zext i8 %state_load_8

]]></Node>
<StgValue><ssdm name="zext_ln139_15"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:53 %sbox_addr_15 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_15

]]></Node>
<StgValue><ssdm name="sbox_addr_15"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8">
<![CDATA[
entry:54 %tmp_54 = load i8 %sbox_addr_15

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="4">
<![CDATA[
entry:56 %state_load_9 = load i4 %state_addr_9

]]></Node>
<StgValue><ssdm name="state_load_9"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="8">
<![CDATA[
entry:58 %zext_ln139_16 = zext i8 %state_load_9

]]></Node>
<StgValue><ssdm name="zext_ln139_16"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:59 %sbox_addr_16 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_16

]]></Node>
<StgValue><ssdm name="sbox_addr_16"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8">
<![CDATA[
entry:60 %tmp_55 = load i8 %sbox_addr_16

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:61 %state_addr_10 = getelementptr i8 %state, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="state_addr_10"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="4">
<![CDATA[
entry:62 %state_load_10 = load i4 %state_addr_10

]]></Node>
<StgValue><ssdm name="state_load_10"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:67 %state_addr_11 = getelementptr i8 %state, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="state_addr_11"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4">
<![CDATA[
entry:68 %state_load_11 = load i4 %state_addr_11

]]></Node>
<StgValue><ssdm name="state_load_11"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:100 %tmp_9 = call i8 @galois_multiplication, i8 %cpy_1, i4 3

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:101 %tmp_1 = call i8 @galois_multiplication, i8 %cpy_1, i4 2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="4">
<![CDATA[
entry:201 %roundKey_load_8 = load i4 %roundKey_addr_8

]]></Node>
<StgValue><ssdm name="roundKey_load_8"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="4">
<![CDATA[
entry:208 %roundKey_load_9 = load i4 %roundKey_addr_9

]]></Node>
<StgValue><ssdm name="roundKey_load_9"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:214 %roundKey_addr_10 = getelementptr i8 %roundKey, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="roundKey_addr_10"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="4">
<![CDATA[
entry:215 %roundKey_load_10 = load i4 %roundKey_addr_10

]]></Node>
<StgValue><ssdm name="roundKey_load_10"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:221 %roundKey_addr_11 = getelementptr i8 %roundKey, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="roundKey_addr_11"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="4">
<![CDATA[
entry:222 %roundKey_load_11 = load i4 %roundKey_addr_11

]]></Node>
<StgValue><ssdm name="roundKey_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="141" st_id="7" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8">
<![CDATA[
entry:54 %tmp_54 = load i8 %sbox_addr_15

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8">
<![CDATA[
entry:60 %tmp_55 = load i8 %sbox_addr_16

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="4">
<![CDATA[
entry:62 %state_load_10 = load i4 %state_addr_10

]]></Node>
<StgValue><ssdm name="state_load_10"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="8">
<![CDATA[
entry:64 %zext_ln139_17 = zext i8 %state_load_10

]]></Node>
<StgValue><ssdm name="zext_ln139_17"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:65 %sbox_addr_17 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_17

]]></Node>
<StgValue><ssdm name="sbox_addr_17"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
entry:66 %cpy_2 = load i8 %sbox_addr_17

]]></Node>
<StgValue><ssdm name="cpy_2"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4">
<![CDATA[
entry:68 %state_load_11 = load i4 %state_addr_11

]]></Node>
<StgValue><ssdm name="state_load_11"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
entry:70 %zext_ln139_18 = zext i8 %state_load_11

]]></Node>
<StgValue><ssdm name="zext_ln139_18"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:71 %sbox_addr_18 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_18

]]></Node>
<StgValue><ssdm name="sbox_addr_18"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8">
<![CDATA[
entry:72 %cpy_6 = load i8 %sbox_addr_18

]]></Node>
<StgValue><ssdm name="cpy_6"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:73 %state_addr_12 = getelementptr i8 %state, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="state_addr_12"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="4">
<![CDATA[
entry:74 %state_load_12 = load i4 %state_addr_12

]]></Node>
<StgValue><ssdm name="state_load_12"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:79 %state_addr_13 = getelementptr i8 %state, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="state_addr_13"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="4">
<![CDATA[
entry:80 %state_load_13 = load i4 %state_addr_13

]]></Node>
<StgValue><ssdm name="state_load_13"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:105 %tmp_5 = call i8 @galois_multiplication, i8 %cpy_1, i4 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:112 %tmp_15 = call i8 @galois_multiplication, i8 %cpy_5, i4 3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="4">
<![CDATA[
entry:215 %roundKey_load_10 = load i4 %roundKey_addr_10

]]></Node>
<StgValue><ssdm name="roundKey_load_10"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="4">
<![CDATA[
entry:222 %roundKey_load_11 = load i4 %roundKey_addr_11

]]></Node>
<StgValue><ssdm name="roundKey_load_11"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:228 %roundKey_addr_12 = getelementptr i8 %roundKey, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="roundKey_addr_12"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="4">
<![CDATA[
entry:229 %roundKey_load_12 = load i4 %roundKey_addr_12

]]></Node>
<StgValue><ssdm name="roundKey_load_12"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:235 %roundKey_addr_13 = getelementptr i8 %roundKey, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="roundKey_addr_13"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="4">
<![CDATA[
entry:236 %roundKey_load_13 = load i4 %roundKey_addr_13

]]></Node>
<StgValue><ssdm name="roundKey_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="163" st_id="8" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
entry:66 %cpy_2 = load i8 %sbox_addr_17

]]></Node>
<StgValue><ssdm name="cpy_2"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8">
<![CDATA[
entry:72 %cpy_6 = load i8 %sbox_addr_18

]]></Node>
<StgValue><ssdm name="cpy_6"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="4">
<![CDATA[
entry:74 %state_load_12 = load i4 %state_addr_12

]]></Node>
<StgValue><ssdm name="state_load_12"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="8">
<![CDATA[
entry:76 %zext_ln139_19 = zext i8 %state_load_12

]]></Node>
<StgValue><ssdm name="zext_ln139_19"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:77 %sbox_addr_19 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_19

]]></Node>
<StgValue><ssdm name="sbox_addr_19"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8">
<![CDATA[
entry:78 %tmp_56 = load i8 %sbox_addr_19

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="4">
<![CDATA[
entry:80 %state_load_13 = load i4 %state_addr_13

]]></Node>
<StgValue><ssdm name="state_load_13"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
entry:82 %zext_ln139_20 = zext i8 %state_load_13

]]></Node>
<StgValue><ssdm name="zext_ln139_20"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:83 %sbox_addr_20 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_20

]]></Node>
<StgValue><ssdm name="sbox_addr_20"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8">
<![CDATA[
entry:84 %tmp_57 = load i8 %sbox_addr_20

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:85 %state_addr_14 = getelementptr i8 %state, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="state_addr_14"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="4">
<![CDATA[
entry:86 %state_load_14 = load i4 %state_addr_14

]]></Node>
<StgValue><ssdm name="state_load_14"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:91 %state_addr_15 = getelementptr i8 %state, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="state_addr_15"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="4">
<![CDATA[
entry:92 %state_load_15 = load i4 %state_addr_15

]]></Node>
<StgValue><ssdm name="state_load_15"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:113 %tmp_16 = call i8 @galois_multiplication, i8 %cpy_5, i4 2

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:114 %tmp_17 = call i8 @galois_multiplication, i8 %cpy_4, i4 1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="4">
<![CDATA[
entry:229 %roundKey_load_12 = load i4 %roundKey_addr_12

]]></Node>
<StgValue><ssdm name="roundKey_load_12"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="4">
<![CDATA[
entry:236 %roundKey_load_13 = load i4 %roundKey_addr_13

]]></Node>
<StgValue><ssdm name="roundKey_load_13"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:242 %roundKey_addr_14 = getelementptr i8 %roundKey, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="roundKey_addr_14"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="4">
<![CDATA[
entry:243 %roundKey_load_14 = load i4 %roundKey_addr_14

]]></Node>
<StgValue><ssdm name="roundKey_load_14"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:249 %roundKey_addr_15 = getelementptr i8 %roundKey, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="roundKey_addr_15"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="4">
<![CDATA[
entry:250 %roundKey_load_15 = load i4 %roundKey_addr_15

]]></Node>
<StgValue><ssdm name="roundKey_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="185" st_id="9" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8">
<![CDATA[
entry:78 %tmp_56 = load i8 %sbox_addr_19

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8">
<![CDATA[
entry:84 %tmp_57 = load i8 %sbox_addr_20

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="4">
<![CDATA[
entry:86 %state_load_14 = load i4 %state_addr_14

]]></Node>
<StgValue><ssdm name="state_load_14"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="8">
<![CDATA[
entry:88 %zext_ln139_21 = zext i8 %state_load_14

]]></Node>
<StgValue><ssdm name="zext_ln139_21"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:89 %sbox_addr_21 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_21

]]></Node>
<StgValue><ssdm name="sbox_addr_21"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8">
<![CDATA[
entry:90 %tmp_58 = load i8 %sbox_addr_21

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="4">
<![CDATA[
entry:92 %state_load_15 = load i4 %state_addr_15

]]></Node>
<StgValue><ssdm name="state_load_15"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="8">
<![CDATA[
entry:94 %zext_ln139_22 = zext i8 %state_load_15

]]></Node>
<StgValue><ssdm name="zext_ln139_22"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:95 %sbox_addr_22 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_22

]]></Node>
<StgValue><ssdm name="sbox_addr_22"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8">
<![CDATA[
entry:96 %cpy_3 = load i8 %sbox_addr_22

]]></Node>
<StgValue><ssdm name="cpy_3"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:99 %tmp_8 = call i8 @galois_multiplication, i8 %cpy_2, i4 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:103 %tmp_3 = call i8 @galois_multiplication, i8 %cpy_2, i4 3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="4">
<![CDATA[
entry:243 %roundKey_load_14 = load i4 %roundKey_addr_14

]]></Node>
<StgValue><ssdm name="roundKey_load_14"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="4">
<![CDATA[
entry:250 %roundKey_load_15 = load i4 %roundKey_addr_15

]]></Node>
<StgValue><ssdm name="roundKey_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="199" st_id="10" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8">
<![CDATA[
entry:90 %tmp_58 = load i8 %sbox_addr_21

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8">
<![CDATA[
entry:96 %cpy_3 = load i8 %sbox_addr_22

]]></Node>
<StgValue><ssdm name="cpy_3"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:104 %tmp_4 = call i8 @galois_multiplication, i8 %cpy_2, i4 2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:110 %tmp_13 = call i8 @galois_multiplication, i8 %tmp_56, i4 1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="203" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:98 %tmp_7 = call i8 @galois_multiplication, i8 %cpy_3, i4 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:106 %tmp_6 = call i8 @galois_multiplication, i8 %cpy_3, i4 3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:146 %xor_ln341_16 = xor i8 %roundKey_load, i8 %tmp_7

]]></Node>
<StgValue><ssdm name="xor_ln341_16"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:147 %xor_ln341_17 = xor i8 %tmp_8, i8 %tmp_9

]]></Node>
<StgValue><ssdm name="xor_ln341_17"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:148 %xor_ln341_18 = xor i8 %xor_ln341_17, i8 %tmp_s

]]></Node>
<StgValue><ssdm name="xor_ln341_18"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:149 %xor_ln341 = xor i8 %xor_ln341_18, i8 %xor_ln341_16

]]></Node>
<StgValue><ssdm name="xor_ln341"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:174 %xor_ln341_28 = xor i8 %roundKey_load_4, i8 %tmp_1

]]></Node>
<StgValue><ssdm name="xor_ln341_28"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:175 %xor_ln341_29 = xor i8 %tmp_2, i8 %tmp_3

]]></Node>
<StgValue><ssdm name="xor_ln341_29"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:176 %xor_ln341_30 = xor i8 %xor_ln341_29, i8 %tmp_7

]]></Node>
<StgValue><ssdm name="xor_ln341_30"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:177 %xor_ln341_4 = xor i8 %xor_ln341_30, i8 %xor_ln341_28

]]></Node>
<StgValue><ssdm name="xor_ln341_4"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:202 %xor_ln341_40 = xor i8 %roundKey_load_8, i8 %tmp_4

]]></Node>
<StgValue><ssdm name="xor_ln341_40"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:203 %xor_ln341_41 = xor i8 %tmp_5, i8 %tmp_6

]]></Node>
<StgValue><ssdm name="xor_ln341_41"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:204 %xor_ln341_42 = xor i8 %xor_ln341_41, i8 %tmp_2

]]></Node>
<StgValue><ssdm name="xor_ln341_42"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:205 %xor_ln341_8 = xor i8 %xor_ln341_42, i8 %xor_ln341_40

]]></Node>
<StgValue><ssdm name="xor_ln341_8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="217" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:107 %tmp_10 = call i8 @galois_multiplication, i8 %cpy_3, i4 2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:111 %tmp_14 = call i8 @galois_multiplication, i8 %cpy_6, i4 1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:150 %store_ln341 = store i8 %xor_ln341, i4 %state_addr

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:153 %xor_ln341_19 = xor i8 %roundKey_load_1, i8 %tmp_13

]]></Node>
<StgValue><ssdm name="xor_ln341_19"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:154 %xor_ln341_20 = xor i8 %tmp_14, i8 %tmp_15

]]></Node>
<StgValue><ssdm name="xor_ln341_20"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:155 %xor_ln341_21 = xor i8 %xor_ln341_20, i8 %tmp_12

]]></Node>
<StgValue><ssdm name="xor_ln341_21"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:156 %xor_ln341_1 = xor i8 %xor_ln341_21, i8 %xor_ln341_19

]]></Node>
<StgValue><ssdm name="xor_ln341_1"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:178 %store_ln341 = store i8 %xor_ln341_4, i4 %state_addr_4

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:230 %xor_ln341_52 = xor i8 %roundKey_load_12, i8 %tmp_5

]]></Node>
<StgValue><ssdm name="xor_ln341_52"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:231 %xor_ln341_53 = xor i8 %tmp_10, i8 %tmp_11

]]></Node>
<StgValue><ssdm name="xor_ln341_53"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:232 %xor_ln341_54 = xor i8 %xor_ln341_53, i8 %tmp_8

]]></Node>
<StgValue><ssdm name="xor_ln341_54"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:233 %xor_ln341_12 = xor i8 %xor_ln341_54, i8 %xor_ln341_52

]]></Node>
<StgValue><ssdm name="xor_ln341_12"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="229" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:115 %tmp_18 = call i8 @galois_multiplication, i8 %cpy_6, i4 3

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:116 %tmp_19 = call i8 @galois_multiplication, i8 %cpy_6, i4 2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:157 %store_ln341 = store i8 %xor_ln341_1, i4 %state_addr_1

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:181 %xor_ln341_31 = xor i8 %roundKey_load_5, i8 %tmp_16

]]></Node>
<StgValue><ssdm name="xor_ln341_31"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:182 %xor_ln341_32 = xor i8 %tmp_17, i8 %tmp_18

]]></Node>
<StgValue><ssdm name="xor_ln341_32"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:183 %xor_ln341_33 = xor i8 %xor_ln341_32, i8 %tmp_13

]]></Node>
<StgValue><ssdm name="xor_ln341_33"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:184 %xor_ln341_5 = xor i8 %xor_ln341_33, i8 %xor_ln341_31

]]></Node>
<StgValue><ssdm name="xor_ln341_5"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:206 %store_ln341 = store i8 %xor_ln341_8, i4 %state_addr_8

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="237" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:117 %tmp_20 = call i8 @galois_multiplication, i8 %cpy_5, i4 1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:118 %tmp_21 = call i8 @galois_multiplication, i8 %tmp_56, i4 3

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:185 %store_ln341 = store i8 %xor_ln341_5, i4 %state_addr_5

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:209 %xor_ln341_43 = xor i8 %roundKey_load_9, i8 %tmp_19

]]></Node>
<StgValue><ssdm name="xor_ln341_43"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:210 %xor_ln341_44 = xor i8 %tmp_20, i8 %tmp_21

]]></Node>
<StgValue><ssdm name="xor_ln341_44"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:211 %xor_ln341_45 = xor i8 %xor_ln341_44, i8 %tmp_17

]]></Node>
<StgValue><ssdm name="xor_ln341_45"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:212 %xor_ln341_9 = xor i8 %xor_ln341_45, i8 %xor_ln341_43

]]></Node>
<StgValue><ssdm name="xor_ln341_9"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:234 %store_ln341 = store i8 %xor_ln341_12, i4 %state_addr_12

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="245" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:119 %tmp_22 = call i8 @galois_multiplication, i8 %tmp_56, i4 2

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:120 %tmp_23 = call i8 @galois_multiplication, i8 %cpy_4, i4 3

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:213 %store_ln341 = store i8 %xor_ln341_9, i4 %state_addr_9

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:237 %xor_ln341_55 = xor i8 %roundKey_load_13, i8 %tmp_20

]]></Node>
<StgValue><ssdm name="xor_ln341_55"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:238 %xor_ln341_56 = xor i8 %tmp_22, i8 %tmp_23

]]></Node>
<StgValue><ssdm name="xor_ln341_56"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:239 %xor_ln341_57 = xor i8 %xor_ln341_56, i8 %tmp_14

]]></Node>
<StgValue><ssdm name="xor_ln341_57"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:240 %xor_ln341_13 = xor i8 %xor_ln341_57, i8 %xor_ln341_55

]]></Node>
<StgValue><ssdm name="xor_ln341_13"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="252" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:121 %tmp_24 = call i8 @galois_multiplication, i8 %cpy_8, i4 2

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:122 %tmp_25 = call i8 @galois_multiplication, i8 %tmp_57, i4 1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:241 %store_ln341 = store i8 %xor_ln341_13, i4 %state_addr_13

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="255" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:123 %tmp_26 = call i8 @galois_multiplication, i8 %tmp_54, i4 1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:124 %tmp_27 = call i8 @galois_multiplication, i8 %cpy_9, i4 3

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:160 %xor_ln341_22 = xor i8 %roundKey_load_2, i8 %tmp_25

]]></Node>
<StgValue><ssdm name="xor_ln341_22"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:161 %xor_ln341_23 = xor i8 %tmp_26, i8 %tmp_27

]]></Node>
<StgValue><ssdm name="xor_ln341_23"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:162 %xor_ln341_24 = xor i8 %xor_ln341_23, i8 %tmp_24

]]></Node>
<StgValue><ssdm name="xor_ln341_24"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:163 %xor_ln341_2 = xor i8 %xor_ln341_24, i8 %xor_ln341_22

]]></Node>
<StgValue><ssdm name="xor_ln341_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="261" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:125 %tmp_28 = call i8 @galois_multiplication, i8 %cpy_9, i4 2

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:126 %tmp_29 = call i8 @galois_multiplication, i8 %cpy_8, i4 1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:164 %store_ln341 = store i8 %xor_ln341_2, i4 %state_addr_2

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="264" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:127 %tmp_30 = call i8 @galois_multiplication, i8 %tmp_54, i4 3

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:128 %tmp_31 = call i8 @galois_multiplication, i8 %tmp_54, i4 2

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:188 %xor_ln341_34 = xor i8 %roundKey_load_6, i8 %tmp_28

]]></Node>
<StgValue><ssdm name="xor_ln341_34"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:189 %xor_ln341_35 = xor i8 %tmp_29, i8 %tmp_30

]]></Node>
<StgValue><ssdm name="xor_ln341_35"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:190 %xor_ln341_36 = xor i8 %xor_ln341_35, i8 %tmp_25

]]></Node>
<StgValue><ssdm name="xor_ln341_36"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:191 %xor_ln341_6 = xor i8 %xor_ln341_36, i8 %xor_ln341_34

]]></Node>
<StgValue><ssdm name="xor_ln341_6"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="270" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:129 %tmp_32 = call i8 @galois_multiplication, i8 %cpy_9, i4 1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:130 %tmp_33 = call i8 @galois_multiplication, i8 %tmp_57, i4 3

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:192 %store_ln341 = store i8 %xor_ln341_6, i4 %state_addr_6

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:216 %xor_ln341_46 = xor i8 %roundKey_load_10, i8 %tmp_31

]]></Node>
<StgValue><ssdm name="xor_ln341_46"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:217 %xor_ln341_47 = xor i8 %tmp_32, i8 %tmp_33

]]></Node>
<StgValue><ssdm name="xor_ln341_47"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:218 %xor_ln341_48 = xor i8 %xor_ln341_47, i8 %tmp_29

]]></Node>
<StgValue><ssdm name="xor_ln341_48"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:219 %xor_ln341_10 = xor i8 %xor_ln341_48, i8 %xor_ln341_46

]]></Node>
<StgValue><ssdm name="xor_ln341_10"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="277" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:131 %tmp_34 = call i8 @galois_multiplication, i8 %tmp_57, i4 2

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:132 %tmp_35 = call i8 @galois_multiplication, i8 %cpy_8, i4 3

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:220 %store_ln341 = store i8 %xor_ln341_10, i4 %state_addr_10

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="280" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:244 %xor_ln341_58 = xor i8 %roundKey_load_14, i8 %tmp_32

]]></Node>
<StgValue><ssdm name="xor_ln341_58"/></StgValue>
</operation>

<operation id="281" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:245 %xor_ln341_59 = xor i8 %tmp_34, i8 %tmp_35

]]></Node>
<StgValue><ssdm name="xor_ln341_59"/></StgValue>
</operation>

<operation id="282" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:246 %xor_ln341_60 = xor i8 %xor_ln341_59, i8 %tmp_26

]]></Node>
<StgValue><ssdm name="xor_ln341_60"/></StgValue>
</operation>

<operation id="283" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:247 %xor_ln341_14 = xor i8 %xor_ln341_60, i8 %xor_ln341_58

]]></Node>
<StgValue><ssdm name="xor_ln341_14"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="284" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:133 %tmp = call i8 @galois_multiplication, i8 %cpy_12, i4 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:134 %tmp_36 = call i8 @galois_multiplication, i8 %tmp_58, i4 1

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:248 %store_ln341 = store i8 %xor_ln341_14, i4 %state_addr_14

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="287" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:135 %tmp_37 = call i8 @galois_multiplication, i8 %tmp_55, i4 1

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="288" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:136 %tmp_38 = call i8 @galois_multiplication, i8 %tmp_53, i4 3

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="289" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:167 %xor_ln341_25 = xor i8 %roundKey_load_3, i8 %tmp_36

]]></Node>
<StgValue><ssdm name="xor_ln341_25"/></StgValue>
</operation>

<operation id="290" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:168 %xor_ln341_26 = xor i8 %tmp_37, i8 %tmp_38

]]></Node>
<StgValue><ssdm name="xor_ln341_26"/></StgValue>
</operation>

<operation id="291" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:169 %xor_ln341_27 = xor i8 %xor_ln341_26, i8 %tmp

]]></Node>
<StgValue><ssdm name="xor_ln341_27"/></StgValue>
</operation>

<operation id="292" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:170 %xor_ln341_3 = xor i8 %xor_ln341_27, i8 %xor_ln341_25

]]></Node>
<StgValue><ssdm name="xor_ln341_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="293" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:137 %tmp_39 = call i8 @galois_multiplication, i8 %tmp_53, i4 2

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="294" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:138 %tmp_40 = call i8 @galois_multiplication, i8 %cpy_12, i4 1

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="295" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:171 %store_ln341 = store i8 %xor_ln341_3, i4 %state_addr_3

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="296" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:139 %tmp_41 = call i8 @galois_multiplication, i8 %tmp_55, i4 3

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="297" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:140 %tmp_42 = call i8 @galois_multiplication, i8 %tmp_55, i4 2

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="298" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:195 %xor_ln341_37 = xor i8 %roundKey_load_7, i8 %tmp_39

]]></Node>
<StgValue><ssdm name="xor_ln341_37"/></StgValue>
</operation>

<operation id="299" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:196 %xor_ln341_38 = xor i8 %tmp_40, i8 %tmp_41

]]></Node>
<StgValue><ssdm name="xor_ln341_38"/></StgValue>
</operation>

<operation id="300" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:197 %xor_ln341_39 = xor i8 %xor_ln341_38, i8 %tmp_36

]]></Node>
<StgValue><ssdm name="xor_ln341_39"/></StgValue>
</operation>

<operation id="301" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:198 %xor_ln341_7 = xor i8 %xor_ln341_39, i8 %xor_ln341_37

]]></Node>
<StgValue><ssdm name="xor_ln341_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="302" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:141 %tmp_43 = call i8 @galois_multiplication, i8 %tmp_53, i4 1

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="303" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:142 %tmp_44 = call i8 @galois_multiplication, i8 %tmp_58, i4 3

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="304" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:199 %store_ln341 = store i8 %xor_ln341_7, i4 %state_addr_7

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="305" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:223 %xor_ln341_49 = xor i8 %roundKey_load_11, i8 %tmp_42

]]></Node>
<StgValue><ssdm name="xor_ln341_49"/></StgValue>
</operation>

<operation id="306" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:224 %xor_ln341_50 = xor i8 %tmp_43, i8 %tmp_44

]]></Node>
<StgValue><ssdm name="xor_ln341_50"/></StgValue>
</operation>

<operation id="307" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:225 %xor_ln341_51 = xor i8 %xor_ln341_50, i8 %tmp_40

]]></Node>
<StgValue><ssdm name="xor_ln341_51"/></StgValue>
</operation>

<operation id="308" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:226 %xor_ln341_11 = xor i8 %xor_ln341_51, i8 %xor_ln341_49

]]></Node>
<StgValue><ssdm name="xor_ln341_11"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="309" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:143 %tmp_45 = call i8 @galois_multiplication, i8 %tmp_58, i4 2

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="310" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:144 %tmp_46 = call i8 @galois_multiplication, i8 %cpy_12, i4 3

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="311" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:227 %store_ln341 = store i8 %xor_ln341_11, i4 %state_addr_11

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="312" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:251 %xor_ln341_61 = xor i8 %roundKey_load_15, i8 %tmp_43

]]></Node>
<StgValue><ssdm name="xor_ln341_61"/></StgValue>
</operation>

<operation id="313" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:252 %xor_ln341_62 = xor i8 %tmp_45, i8 %tmp_46

]]></Node>
<StgValue><ssdm name="xor_ln341_62"/></StgValue>
</operation>

<operation id="314" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:253 %xor_ln341_63 = xor i8 %xor_ln341_62, i8 %tmp_37

]]></Node>
<StgValue><ssdm name="xor_ln341_63"/></StgValue>
</operation>

<operation id="315" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:254 %xor_ln341_15 = xor i8 %xor_ln341_63, i8 %xor_ln341_61

]]></Node>
<StgValue><ssdm name="xor_ln341_15"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="316" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln138"/></StgValue>
</operation>

<operation id="317" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln138"/></StgValue>
</operation>

<operation id="318" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln138"/></StgValue>
</operation>

<operation id="319" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:21 %specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln138"/></StgValue>
</operation>

<operation id="320" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:27 %specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln138"/></StgValue>
</operation>

<operation id="321" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:33 %specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln138"/></StgValue>
</operation>

<operation id="322" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:39 %specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln138"/></StgValue>
</operation>

<operation id="323" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:45 %specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln138"/></StgValue>
</operation>

<operation id="324" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:51 %specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln138"/></StgValue>
</operation>

<operation id="325" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:57 %specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln138"/></StgValue>
</operation>

<operation id="326" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:63 %specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln138"/></StgValue>
</operation>

<operation id="327" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:69 %specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln138"/></StgValue>
</operation>

<operation id="328" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:75 %specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln138"/></StgValue>
</operation>

<operation id="329" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:81 %specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln138"/></StgValue>
</operation>

<operation id="330" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:87 %specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln138"/></StgValue>
</operation>

<operation id="331" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:93 %specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln138"/></StgValue>
</operation>

<operation id="332" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:255 %store_ln341 = store i8 %xor_ln341_15, i4 %state_addr_15

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="333" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0">
<![CDATA[
entry:256 %ret_ln429 = ret

]]></Node>
<StgValue><ssdm name="ret_ln429"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
