{
    "functionName": "test_RAM65536x4",
    "className": "TestRAM65536x4",
    "fileName": "/jamesjiang52_&_Bitwise/tests_&_storage_&_test_RAM65536x4.py",
    "projectName": "repos",
    "Label": false,
    "isTest": true,
    "Body": "data_bus = bw.wire.Bus4()\naddress_bus = bw.wire.Bus16()\nwrite_enable = bw.wire.Wire()\nclock = bw.wire.Wire()\noutput_bus = bw.wire.Bus4()\na = bw.storage.RAM65536x4(data_bus, address_bus, write_enable, clock,\n    output_bus)\ndata_bus.wire_values = 0, 0, 0, 1\naddress_bus.wire_values = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0\nwrite_enable.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0)\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 1)\ndata_bus.wire_values = 1, 0, 1, 0\naddress_bus.wire_values = 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (1, 0, 1, 0)\ndata_bus.wire_values = 1, 1, 1, 0\naddress_bus.wire_values = 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (1, 1, 1, 0)\nwrite_enable.value = 0\naddress_bus.wire_values = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0\nassert output_bus.wire_values == (0, 0, 0, 1)\naddress_bus.wire_values = 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0\nassert output_bus.wire_values == (1, 0, 1, 0)\naddress_bus.wire_values = 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1\nassert output_bus.wire_values == (1, 1, 1, 0)\nprint(a.__doc__)\nprint(a)\na(data_bus=(0, 0, 0, 0), address_bus=(0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n    0, 0, 0), write_enable=0, clock=0, output_bus=None)\nassert output_bus.wire_values == (0, 0, 0, 1)\n"
}