m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/simulation/modelsim
vbps_cnt
Z1 !s110 1558534659
!i10b 1
!s100 a27^dnhUVHfOmTi[d?m6C0
I]S3loD=Xl?>WzOJBhn?:[1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1558118060
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/bps_cnt.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/bps_cnt.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1558534659.000000
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/bps_cnt.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/bps_cnt.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl
Z7 tCvgOpt 0
vData_reg
R1
!i10b 1
!s100 LYUciVR]nXah<D2^@4[X<2
I[kB<kLMc^X0Kjn6mjKDlQ0
R2
R0
w1558118075
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/Data_reg.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/Data_reg.v
L0 1
R3
r1
!s85 0
31
R4
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/Data_reg.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/Data_reg.v|
!i113 1
R5
R6
R7
n@data_reg
vDiv_cnt
R1
!i10b 1
!s100 3LGaV5ceYlgCHSS0_:PKk2
I623OHG;f4doNcSkFUbki71
R2
R0
w1558117706
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/Div_cnt.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/Div_cnt.v
L0 1
R3
r1
!s85 0
31
R4
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/Div_cnt.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/Div_cnt.v|
!i113 1
R5
R6
R7
n@div_cnt
vDR_LUT
R1
!i10b 1
!s100 A5@N;5X3N?U6mhP<6YS6Z0
IMO0;W>6W]7NzG8`oOMCkN2
R2
R0
w1558118042
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/DR_LUT.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/DR_LUT.v
L0 1
R3
r1
!s85 0
31
R4
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/DR_LUT.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/DR_LUT.v|
!i113 1
R5
R6
R7
n@d@r_@l@u@t
vkey_stable
!s110 1558534658
!i10b 1
!s100 :;DRegaYTcLUU[FWNL:A]0
IQgT?_2DcE7lJ`l6cD:?eP0
R2
R0
w1557737660
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/key_stable/rtl/key_stable.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/key_stable/rtl/key_stable.v
L0 1
R3
r1
!s85 0
31
!s108 1558534658.000000
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/key_stable/rtl/key_stable.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/key_stable/rtl|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/key_stable/rtl/key_stable.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/key_stable/rtl
R7
vMUX10
R1
!i10b 1
!s100 HKE:h4L[1ZJ;Rf[V>ND_E2
I_TY<NWP3aPQDhX_H__4dF3
R2
R0
w1558533365
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/MUX10.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/MUX10.v
L0 1
R3
r1
!s85 0
31
R4
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/MUX10.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/MUX10.v|
!i113 1
R5
R6
R7
n@m@u@x10
vMUX2
R1
!i10b 1
!s100 2?@o9AVfaD9VcKhIf1cLz2
IMcTBhjAbO3RHLm>Y[98b?0
R2
R0
w1558117398
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/MUX2.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/MUX2.v
L0 1
R3
r1
!s85 0
31
R4
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/MUX2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/MUX2.v|
!i113 1
R5
R6
R7
n@m@u@x2
vUART_Byte_Tx
R1
!i10b 1
!s100 jd0IP^7@@Z6gfE<a?dGGQ2
IkfWi=7gKM8@acAWNzF@[f0
R2
R0
w1558534246
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/UART_Byte_Tx.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/UART_Byte_Tx.v
L0 1
R3
r1
!s85 0
31
R4
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/UART_Byte_Tx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/UART_Byte_Tx.v|
!i113 1
R5
R6
R7
n@u@a@r@t_@byte_@tx
vUART_Byte_Tx_tb
!s110 1558534660
!i10b 1
!s100 Wdn3:73OnoXMeIIV?Oc]<2
IegKz6lkZBI^6RUenk@e`V3
R2
R0
w1558441051
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/../testbench/UART_Byte_Tx_tb.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/../testbench/UART_Byte_Tx_tb.v
L0 4
R3
r1
!s85 0
31
!s108 1558534660.000000
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/../testbench/UART_Byte_Tx_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/../testbench|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/../testbench/UART_Byte_Tx_tb.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/../testbench
R7
n@u@a@r@t_@byte_@tx_tb
vUART_Tx_top
R1
!i10b 1
!s100 9DlUN_=YMY:KODVTnFE>93
IdbfX2Q_U1>fF;]EkEo5<L3
R2
R0
w1558445989
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/UART_Tx_top.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/UART_Tx_top.v
L0 1
R3
r1
!s85 0
31
R4
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/UART_Tx_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/UART_Tx_top.v|
!i113 1
R5
R6
R7
n@u@a@r@t_@tx_top
