

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_4u_config14_s'
================================================================
* Date:           Fri Jun 27 00:13:50 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.804 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
    +---------+---------+-----------+----------+------+--------+---------+
    |     5781|   346801| 33.553 us | 2.013 ms |  5781|  346801|   none  |
    +---------+---------+-----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                                   |                                                                        |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                      Instance                                     |                                 Module                                 |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_275  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s  |        2|      297| 11.608 ns | 1.724 us |    2|  297|   none  |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     5780|   346800|  5 ~ 300 |          -|          -|  1156|    no    |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     32|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        1|      1|    3023|   2480|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    162|    -|
|Register         |        -|      -|     157|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      1|    3180|   2674|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |       2|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+------+------+-----+
    |                                      Instance                                     |                                 Module                                 | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_275  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s  |        1|      1|  3023|  2480|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                              |                                                                        |        1|      1|  3023|  2480|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln84_fu_489_p2        |     +    |      0|  0|  13|          11|           1|
    |ap_block_state2           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op22  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln84_fu_483_p2       |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  32|          25|          15|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  27|          5|    1|          5|
    |ap_done                 |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |indvar_flatten_reg_264  |   9|          2|   11|         22|
    |real_start              |   9|          2|    1|          2|
    |res_V_data_0_V_write    |   9|          2|    1|          2|
    |res_V_data_1_V_write    |   9|          2|    1|          2|
    |res_V_data_2_V_write    |   9|          2|    1|          2|
    |res_V_data_3_V_write    |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 162|         35|   26|         55|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                              | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln84_reg_530                                                                                |  11|   0|   11|          0|
    |ap_CS_fsm                                                                                       |   4|   0|    4|          0|
    |ap_done_reg                                                                                     |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_275_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_264                                                                          |  11|   0|   11|          0|
    |start_once_reg                                                                                  |   1|   0|    1|          0|
    |tmp_data_0_V_reg_535                                                                            |  16|   0|   16|          0|
    |tmp_data_1_V_reg_540                                                                            |  16|   0|   16|          0|
    |tmp_data_2_V_reg_545                                                                            |  16|   0|   16|          0|
    |tmp_data_3_V_reg_550                                                                            |  16|   0|   16|          0|
    |tmp_data_4_V_reg_555                                                                            |  16|   0|   16|          0|
    |tmp_data_5_V_reg_560                                                                            |  16|   0|   16|          0|
    |tmp_data_6_V_reg_565                                                                            |  16|   0|   16|          0|
    |tmp_data_7_V_reg_570                                                                            |  16|   0|   16|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                           | 157|   0|  157|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> | return value |
|start_out                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> | return value |
|start_write              | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
+-------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %codeRepl ], [ %add_ln84, %.reset ]" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 18 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.88ns)   --->   "%icmp_ln84 = icmp eq i11 %indvar_flatten, -892" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 19 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.63ns)   --->   "%add_ln84 = add i11 %indvar_flatten, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 20 'add' 'add_ln84' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %"conv_2d_buffer_cl<array<ap_fixed<16, 6, 5, 3, 0>, 8u>, array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config14>.exit", label %.reset" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.18ns)   --->   "%empty_277 = call { i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 22 'read' 'empty_277' <Predicate = (!icmp_ln84)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_277, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 23 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_277, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 24 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_277, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 25 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_277, 3" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 26 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_277, 4" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 27 'extractvalue' 'tmp_data_4_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_277, 5" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 28 'extractvalue' 'tmp_data_5_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_277, 6" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 29 'extractvalue' 'tmp_data_6_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_277, 7" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 30 'extractvalue' 'tmp_data_7_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 31 'ret' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.24>
ST_3 : Operation 32 [2/2] (3.24ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config14>"(i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 32 'call' <Predicate = true> <Delay = 3.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 33 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1156, i64 1156, i64 1156)"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str52) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:86->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 35 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config14>"(i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_5_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_32]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_33]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_36]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_37]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_38]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_39]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_40]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_41]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_42]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_43]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_44]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_45]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_46]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_47]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_56]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_57]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_58]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_59]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_60]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_61]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_62]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_63]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_64]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_65]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_66]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_67]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_68]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_69]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_70]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_71]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_5_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_5_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_27]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_28]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_29]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_30]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_31]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_48]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_49]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_50]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_51]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_52]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_53]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_54]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_55]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outidx]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w14_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
br_ln84           (br               ) [ 01111]
indvar_flatten    (phi              ) [ 00100]
icmp_ln84         (icmp             ) [ 00111]
add_ln84          (add              ) [ 01111]
br_ln84           (br               ) [ 00000]
empty_277         (read             ) [ 00000]
tmp_data_0_V      (extractvalue     ) [ 00011]
tmp_data_1_V      (extractvalue     ) [ 00011]
tmp_data_2_V      (extractvalue     ) [ 00011]
tmp_data_3_V      (extractvalue     ) [ 00011]
tmp_data_4_V      (extractvalue     ) [ 00011]
tmp_data_5_V      (extractvalue     ) [ 00011]
tmp_data_6_V      (extractvalue     ) [ 00011]
tmp_data_7_V      (extractvalue     ) [ 00011]
ret_ln114         (ret              ) [ 00000]
specloopname_ln0  (specloopname     ) [ 00000]
empty             (speclooptripcount) [ 00000]
specloopname_ln86 (specloopname     ) [ 00000]
call_ln92         (call             ) [ 00000]
br_ln0            (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_5_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_5_9">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_5_10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_5_11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_5_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_5_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_5_14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_5_15">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_15"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_5_16">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_5_17">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_17"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_5_18">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_18"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_5_19">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_19"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_5_20">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_20"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_5_21">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_21"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_5_22">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_22"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_5_23">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_23"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_data_V_5_32">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="kernel_data_V_5_33">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_33"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="kernel_data_V_5_34">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_34"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="kernel_data_V_5_35">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_35"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="kernel_data_V_5_36">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_36"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="kernel_data_V_5_37">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_37"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="kernel_data_V_5_38">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_38"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="kernel_data_V_5_39">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_39"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="kernel_data_V_5_40">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_40"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="kernel_data_V_5_41">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_41"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="kernel_data_V_5_42">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_42"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="kernel_data_V_5_43">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_43"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="kernel_data_V_5_44">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_44"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="kernel_data_V_5_45">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_45"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="kernel_data_V_5_46">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_46"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="kernel_data_V_5_47">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_47"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="kernel_data_V_5_56">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_56"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="kernel_data_V_5_57">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_57"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="kernel_data_V_5_58">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_58"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="kernel_data_V_5_59">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_59"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="kernel_data_V_5_60">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_60"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="kernel_data_V_5_61">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_61"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="kernel_data_V_5_62">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_62"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="kernel_data_V_5_63">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_63"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="kernel_data_V_5_64">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_64"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="kernel_data_V_5_65">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_65"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="kernel_data_V_5_66">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_66"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="kernel_data_V_5_67">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_67"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="kernel_data_V_5_68">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_68"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="kernel_data_V_5_69">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_69"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="kernel_data_V_5_70">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_70"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="kernel_data_V_5_71">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_71"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="line_buffer_Array_V_5_0_0">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="line_buffer_Array_V_5_1_0">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="line_buffer_Array_V_5_0_1">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="line_buffer_Array_V_5_1_1">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="line_buffer_Array_V_5_0_2">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="line_buffer_Array_V_5_1_2">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="line_buffer_Array_V_5_0_3">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="line_buffer_Array_V_5_1_3">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="line_buffer_Array_V_5_0_4">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="line_buffer_Array_V_5_1_4">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_1_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="line_buffer_Array_V_5_0_5">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="line_buffer_Array_V_5_1_5">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_1_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="line_buffer_Array_V_5_0_6">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="line_buffer_Array_V_5_1_6">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_1_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="line_buffer_Array_V_5_0_7">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="line_buffer_Array_V_5_1_7">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_1_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="kernel_data_V_5_0">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_0"/></StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="kernel_data_V_5_1">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_1"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="kernel_data_V_5_2">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_2"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="kernel_data_V_5_3">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_3"/></StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="kernel_data_V_5_4">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_4"/></StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="kernel_data_V_5_5">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_5"/></StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="kernel_data_V_5_6">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_6"/></StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="kernel_data_V_5_7">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_7"/></StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="kernel_data_V_5_24">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_24"/></StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="kernel_data_V_5_25">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_25"/></StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="kernel_data_V_5_26">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_26"/></StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="kernel_data_V_5_27">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_27"/></StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="kernel_data_V_5_28">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_28"/></StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="kernel_data_V_5_29">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_29"/></StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="kernel_data_V_5_30">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_30"/></StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="kernel_data_V_5_31">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_31"/></StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="kernel_data_V_5_48">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_48"/></StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="kernel_data_V_5_49">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_49"/></StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="kernel_data_V_5_50">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_50"/></StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="kernel_data_V_5_51">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_51"/></StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="kernel_data_V_5_52">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_52"/></StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="kernel_data_V_5_53">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_53"/></StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="kernel_data_V_5_54">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_54"/></StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="kernel_data_V_5_55">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_55"/></StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="sX_4">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_4"/></StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="sY_4">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_4"/></StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="pY_4">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_4"/></StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="pX_4">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_4"/></StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="outidx">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="w14_V">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w14_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config14>"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="244" class="1004" name="empty_277_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="128" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="0" index="2" bw="16" slack="0"/>
<pin id="248" dir="0" index="3" bw="16" slack="0"/>
<pin id="249" dir="0" index="4" bw="16" slack="0"/>
<pin id="250" dir="0" index="5" bw="16" slack="0"/>
<pin id="251" dir="0" index="6" bw="16" slack="0"/>
<pin id="252" dir="0" index="7" bw="16" slack="0"/>
<pin id="253" dir="0" index="8" bw="16" slack="0"/>
<pin id="254" dir="1" index="9" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_277/2 "/>
</bind>
</comp>

<comp id="264" class="1005" name="indvar_flatten_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="1"/>
<pin id="266" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="indvar_flatten_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="11" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="0" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="1"/>
<pin id="278" dir="0" index="2" bw="16" slack="1"/>
<pin id="279" dir="0" index="3" bw="16" slack="1"/>
<pin id="280" dir="0" index="4" bw="16" slack="1"/>
<pin id="281" dir="0" index="5" bw="16" slack="1"/>
<pin id="282" dir="0" index="6" bw="16" slack="1"/>
<pin id="283" dir="0" index="7" bw="16" slack="1"/>
<pin id="284" dir="0" index="8" bw="16" slack="1"/>
<pin id="285" dir="0" index="9" bw="16" slack="0"/>
<pin id="286" dir="0" index="10" bw="16" slack="0"/>
<pin id="287" dir="0" index="11" bw="16" slack="0"/>
<pin id="288" dir="0" index="12" bw="16" slack="0"/>
<pin id="289" dir="0" index="13" bw="16" slack="0"/>
<pin id="290" dir="0" index="14" bw="16" slack="0"/>
<pin id="291" dir="0" index="15" bw="16" slack="0"/>
<pin id="292" dir="0" index="16" bw="16" slack="0"/>
<pin id="293" dir="0" index="17" bw="16" slack="0"/>
<pin id="294" dir="0" index="18" bw="16" slack="0"/>
<pin id="295" dir="0" index="19" bw="16" slack="0"/>
<pin id="296" dir="0" index="20" bw="16" slack="0"/>
<pin id="297" dir="0" index="21" bw="16" slack="0"/>
<pin id="298" dir="0" index="22" bw="16" slack="0"/>
<pin id="299" dir="0" index="23" bw="16" slack="0"/>
<pin id="300" dir="0" index="24" bw="16" slack="0"/>
<pin id="301" dir="0" index="25" bw="16" slack="0"/>
<pin id="302" dir="0" index="26" bw="16" slack="0"/>
<pin id="303" dir="0" index="27" bw="16" slack="0"/>
<pin id="304" dir="0" index="28" bw="16" slack="0"/>
<pin id="305" dir="0" index="29" bw="16" slack="0"/>
<pin id="306" dir="0" index="30" bw="16" slack="0"/>
<pin id="307" dir="0" index="31" bw="16" slack="0"/>
<pin id="308" dir="0" index="32" bw="16" slack="0"/>
<pin id="309" dir="0" index="33" bw="16" slack="0"/>
<pin id="310" dir="0" index="34" bw="16" slack="0"/>
<pin id="311" dir="0" index="35" bw="16" slack="0"/>
<pin id="312" dir="0" index="36" bw="16" slack="0"/>
<pin id="313" dir="0" index="37" bw="16" slack="0"/>
<pin id="314" dir="0" index="38" bw="16" slack="0"/>
<pin id="315" dir="0" index="39" bw="16" slack="0"/>
<pin id="316" dir="0" index="40" bw="16" slack="0"/>
<pin id="317" dir="0" index="41" bw="16" slack="0"/>
<pin id="318" dir="0" index="42" bw="16" slack="0"/>
<pin id="319" dir="0" index="43" bw="16" slack="0"/>
<pin id="320" dir="0" index="44" bw="16" slack="0"/>
<pin id="321" dir="0" index="45" bw="16" slack="0"/>
<pin id="322" dir="0" index="46" bw="16" slack="0"/>
<pin id="323" dir="0" index="47" bw="16" slack="0"/>
<pin id="324" dir="0" index="48" bw="16" slack="0"/>
<pin id="325" dir="0" index="49" bw="16" slack="0"/>
<pin id="326" dir="0" index="50" bw="16" slack="0"/>
<pin id="327" dir="0" index="51" bw="16" slack="0"/>
<pin id="328" dir="0" index="52" bw="16" slack="0"/>
<pin id="329" dir="0" index="53" bw="16" slack="0"/>
<pin id="330" dir="0" index="54" bw="16" slack="0"/>
<pin id="331" dir="0" index="55" bw="16" slack="0"/>
<pin id="332" dir="0" index="56" bw="16" slack="0"/>
<pin id="333" dir="0" index="57" bw="16" slack="0"/>
<pin id="334" dir="0" index="58" bw="16" slack="0"/>
<pin id="335" dir="0" index="59" bw="16" slack="0"/>
<pin id="336" dir="0" index="60" bw="16" slack="0"/>
<pin id="337" dir="0" index="61" bw="16" slack="0"/>
<pin id="338" dir="0" index="62" bw="16" slack="0"/>
<pin id="339" dir="0" index="63" bw="16" slack="0"/>
<pin id="340" dir="0" index="64" bw="16" slack="0"/>
<pin id="341" dir="0" index="65" bw="16" slack="0"/>
<pin id="342" dir="0" index="66" bw="16" slack="0"/>
<pin id="343" dir="0" index="67" bw="16" slack="0"/>
<pin id="344" dir="0" index="68" bw="16" slack="0"/>
<pin id="345" dir="0" index="69" bw="16" slack="0"/>
<pin id="346" dir="0" index="70" bw="16" slack="0"/>
<pin id="347" dir="0" index="71" bw="16" slack="0"/>
<pin id="348" dir="0" index="72" bw="16" slack="0"/>
<pin id="349" dir="0" index="73" bw="16" slack="0"/>
<pin id="350" dir="0" index="74" bw="16" slack="0"/>
<pin id="351" dir="0" index="75" bw="16" slack="0"/>
<pin id="352" dir="0" index="76" bw="16" slack="0"/>
<pin id="353" dir="0" index="77" bw="16" slack="0"/>
<pin id="354" dir="0" index="78" bw="16" slack="0"/>
<pin id="355" dir="0" index="79" bw="16" slack="0"/>
<pin id="356" dir="0" index="80" bw="16" slack="0"/>
<pin id="357" dir="0" index="81" bw="16" slack="0"/>
<pin id="358" dir="0" index="82" bw="16" slack="0"/>
<pin id="359" dir="0" index="83" bw="16" slack="0"/>
<pin id="360" dir="0" index="84" bw="16" slack="0"/>
<pin id="361" dir="0" index="85" bw="16" slack="0"/>
<pin id="362" dir="0" index="86" bw="16" slack="0"/>
<pin id="363" dir="0" index="87" bw="16" slack="0"/>
<pin id="364" dir="0" index="88" bw="16" slack="0"/>
<pin id="365" dir="0" index="89" bw="16" slack="0"/>
<pin id="366" dir="0" index="90" bw="16" slack="0"/>
<pin id="367" dir="0" index="91" bw="16" slack="0"/>
<pin id="368" dir="0" index="92" bw="16" slack="0"/>
<pin id="369" dir="0" index="93" bw="16" slack="0"/>
<pin id="370" dir="0" index="94" bw="16" slack="0"/>
<pin id="371" dir="0" index="95" bw="16" slack="0"/>
<pin id="372" dir="0" index="96" bw="16" slack="0"/>
<pin id="373" dir="0" index="97" bw="16" slack="0"/>
<pin id="374" dir="0" index="98" bw="16" slack="0"/>
<pin id="375" dir="0" index="99" bw="16" slack="0"/>
<pin id="376" dir="0" index="100" bw="16" slack="0"/>
<pin id="377" dir="0" index="101" bw="32" slack="0"/>
<pin id="378" dir="0" index="102" bw="32" slack="0"/>
<pin id="379" dir="0" index="103" bw="32" slack="0"/>
<pin id="380" dir="0" index="104" bw="32" slack="0"/>
<pin id="381" dir="0" index="105" bw="2" slack="0"/>
<pin id="382" dir="0" index="106" bw="10" slack="0"/>
<pin id="383" dir="1" index="107" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln92/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln84_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="11" slack="0"/>
<pin id="485" dir="0" index="1" bw="11" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln84_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="11" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_data_0_V_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="128" slack="0"/>
<pin id="497" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_data_1_V_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="128" slack="0"/>
<pin id="501" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_data_2_V_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="128" slack="0"/>
<pin id="505" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_data_3_V_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="128" slack="0"/>
<pin id="509" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_data_4_V_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="128" slack="0"/>
<pin id="513" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_data_5_V_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="128" slack="0"/>
<pin id="517" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_data_6_V_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="128" slack="0"/>
<pin id="521" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_data_7_V_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="128" slack="0"/>
<pin id="525" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/2 "/>
</bind>
</comp>

<comp id="530" class="1005" name="add_ln84_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="11" slack="0"/>
<pin id="532" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_data_0_V_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="1"/>
<pin id="537" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="540" class="1005" name="tmp_data_1_V_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="1"/>
<pin id="542" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp_data_2_V_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="1"/>
<pin id="547" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp_data_3_V_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="1"/>
<pin id="552" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_data_4_V_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="1"/>
<pin id="557" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_4_V "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_data_5_V_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="1"/>
<pin id="562" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_5_V "/>
</bind>
</comp>

<comp id="565" class="1005" name="tmp_data_6_V_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="1"/>
<pin id="567" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_6_V "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_data_7_V_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="1"/>
<pin id="572" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_7_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="255"><net_src comp="230" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="256"><net_src comp="0" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="257"><net_src comp="2" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="258"><net_src comp="4" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="259"><net_src comp="6" pin="0"/><net_sink comp="244" pin=4"/></net>

<net id="260"><net_src comp="8" pin="0"/><net_sink comp="244" pin=5"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="244" pin=6"/></net>

<net id="262"><net_src comp="12" pin="0"/><net_sink comp="244" pin=7"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="244" pin=8"/></net>

<net id="267"><net_src comp="224" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="384"><net_src comp="232" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="385"><net_src comp="16" pin="0"/><net_sink comp="275" pin=9"/></net>

<net id="386"><net_src comp="18" pin="0"/><net_sink comp="275" pin=10"/></net>

<net id="387"><net_src comp="20" pin="0"/><net_sink comp="275" pin=11"/></net>

<net id="388"><net_src comp="22" pin="0"/><net_sink comp="275" pin=12"/></net>

<net id="389"><net_src comp="24" pin="0"/><net_sink comp="275" pin=13"/></net>

<net id="390"><net_src comp="26" pin="0"/><net_sink comp="275" pin=14"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="275" pin=15"/></net>

<net id="392"><net_src comp="30" pin="0"/><net_sink comp="275" pin=16"/></net>

<net id="393"><net_src comp="32" pin="0"/><net_sink comp="275" pin=17"/></net>

<net id="394"><net_src comp="34" pin="0"/><net_sink comp="275" pin=18"/></net>

<net id="395"><net_src comp="36" pin="0"/><net_sink comp="275" pin=19"/></net>

<net id="396"><net_src comp="38" pin="0"/><net_sink comp="275" pin=20"/></net>

<net id="397"><net_src comp="40" pin="0"/><net_sink comp="275" pin=21"/></net>

<net id="398"><net_src comp="42" pin="0"/><net_sink comp="275" pin=22"/></net>

<net id="399"><net_src comp="44" pin="0"/><net_sink comp="275" pin=23"/></net>

<net id="400"><net_src comp="46" pin="0"/><net_sink comp="275" pin=24"/></net>

<net id="401"><net_src comp="48" pin="0"/><net_sink comp="275" pin=25"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="275" pin=26"/></net>

<net id="403"><net_src comp="52" pin="0"/><net_sink comp="275" pin=27"/></net>

<net id="404"><net_src comp="54" pin="0"/><net_sink comp="275" pin=28"/></net>

<net id="405"><net_src comp="56" pin="0"/><net_sink comp="275" pin=29"/></net>

<net id="406"><net_src comp="58" pin="0"/><net_sink comp="275" pin=30"/></net>

<net id="407"><net_src comp="60" pin="0"/><net_sink comp="275" pin=31"/></net>

<net id="408"><net_src comp="62" pin="0"/><net_sink comp="275" pin=32"/></net>

<net id="409"><net_src comp="64" pin="0"/><net_sink comp="275" pin=33"/></net>

<net id="410"><net_src comp="66" pin="0"/><net_sink comp="275" pin=34"/></net>

<net id="411"><net_src comp="68" pin="0"/><net_sink comp="275" pin=35"/></net>

<net id="412"><net_src comp="70" pin="0"/><net_sink comp="275" pin=36"/></net>

<net id="413"><net_src comp="72" pin="0"/><net_sink comp="275" pin=37"/></net>

<net id="414"><net_src comp="74" pin="0"/><net_sink comp="275" pin=38"/></net>

<net id="415"><net_src comp="76" pin="0"/><net_sink comp="275" pin=39"/></net>

<net id="416"><net_src comp="78" pin="0"/><net_sink comp="275" pin=40"/></net>

<net id="417"><net_src comp="80" pin="0"/><net_sink comp="275" pin=41"/></net>

<net id="418"><net_src comp="82" pin="0"/><net_sink comp="275" pin=42"/></net>

<net id="419"><net_src comp="84" pin="0"/><net_sink comp="275" pin=43"/></net>

<net id="420"><net_src comp="86" pin="0"/><net_sink comp="275" pin=44"/></net>

<net id="421"><net_src comp="88" pin="0"/><net_sink comp="275" pin=45"/></net>

<net id="422"><net_src comp="90" pin="0"/><net_sink comp="275" pin=46"/></net>

<net id="423"><net_src comp="92" pin="0"/><net_sink comp="275" pin=47"/></net>

<net id="424"><net_src comp="94" pin="0"/><net_sink comp="275" pin=48"/></net>

<net id="425"><net_src comp="96" pin="0"/><net_sink comp="275" pin=49"/></net>

<net id="426"><net_src comp="98" pin="0"/><net_sink comp="275" pin=50"/></net>

<net id="427"><net_src comp="100" pin="0"/><net_sink comp="275" pin=51"/></net>

<net id="428"><net_src comp="102" pin="0"/><net_sink comp="275" pin=52"/></net>

<net id="429"><net_src comp="104" pin="0"/><net_sink comp="275" pin=53"/></net>

<net id="430"><net_src comp="106" pin="0"/><net_sink comp="275" pin=54"/></net>

<net id="431"><net_src comp="108" pin="0"/><net_sink comp="275" pin=55"/></net>

<net id="432"><net_src comp="110" pin="0"/><net_sink comp="275" pin=56"/></net>

<net id="433"><net_src comp="112" pin="0"/><net_sink comp="275" pin=57"/></net>

<net id="434"><net_src comp="114" pin="0"/><net_sink comp="275" pin=58"/></net>

<net id="435"><net_src comp="116" pin="0"/><net_sink comp="275" pin=59"/></net>

<net id="436"><net_src comp="118" pin="0"/><net_sink comp="275" pin=60"/></net>

<net id="437"><net_src comp="120" pin="0"/><net_sink comp="275" pin=61"/></net>

<net id="438"><net_src comp="122" pin="0"/><net_sink comp="275" pin=62"/></net>

<net id="439"><net_src comp="124" pin="0"/><net_sink comp="275" pin=63"/></net>

<net id="440"><net_src comp="126" pin="0"/><net_sink comp="275" pin=64"/></net>

<net id="441"><net_src comp="128" pin="0"/><net_sink comp="275" pin=65"/></net>

<net id="442"><net_src comp="130" pin="0"/><net_sink comp="275" pin=66"/></net>

<net id="443"><net_src comp="132" pin="0"/><net_sink comp="275" pin=67"/></net>

<net id="444"><net_src comp="134" pin="0"/><net_sink comp="275" pin=68"/></net>

<net id="445"><net_src comp="136" pin="0"/><net_sink comp="275" pin=69"/></net>

<net id="446"><net_src comp="138" pin="0"/><net_sink comp="275" pin=70"/></net>

<net id="447"><net_src comp="140" pin="0"/><net_sink comp="275" pin=71"/></net>

<net id="448"><net_src comp="142" pin="0"/><net_sink comp="275" pin=72"/></net>

<net id="449"><net_src comp="144" pin="0"/><net_sink comp="275" pin=73"/></net>

<net id="450"><net_src comp="146" pin="0"/><net_sink comp="275" pin=74"/></net>

<net id="451"><net_src comp="148" pin="0"/><net_sink comp="275" pin=75"/></net>

<net id="452"><net_src comp="150" pin="0"/><net_sink comp="275" pin=76"/></net>

<net id="453"><net_src comp="152" pin="0"/><net_sink comp="275" pin=77"/></net>

<net id="454"><net_src comp="154" pin="0"/><net_sink comp="275" pin=78"/></net>

<net id="455"><net_src comp="156" pin="0"/><net_sink comp="275" pin=79"/></net>

<net id="456"><net_src comp="158" pin="0"/><net_sink comp="275" pin=80"/></net>

<net id="457"><net_src comp="160" pin="0"/><net_sink comp="275" pin=81"/></net>

<net id="458"><net_src comp="162" pin="0"/><net_sink comp="275" pin=82"/></net>

<net id="459"><net_src comp="164" pin="0"/><net_sink comp="275" pin=83"/></net>

<net id="460"><net_src comp="166" pin="0"/><net_sink comp="275" pin=84"/></net>

<net id="461"><net_src comp="168" pin="0"/><net_sink comp="275" pin=85"/></net>

<net id="462"><net_src comp="170" pin="0"/><net_sink comp="275" pin=86"/></net>

<net id="463"><net_src comp="172" pin="0"/><net_sink comp="275" pin=87"/></net>

<net id="464"><net_src comp="174" pin="0"/><net_sink comp="275" pin=88"/></net>

<net id="465"><net_src comp="176" pin="0"/><net_sink comp="275" pin=89"/></net>

<net id="466"><net_src comp="178" pin="0"/><net_sink comp="275" pin=90"/></net>

<net id="467"><net_src comp="180" pin="0"/><net_sink comp="275" pin=91"/></net>

<net id="468"><net_src comp="182" pin="0"/><net_sink comp="275" pin=92"/></net>

<net id="469"><net_src comp="184" pin="0"/><net_sink comp="275" pin=93"/></net>

<net id="470"><net_src comp="186" pin="0"/><net_sink comp="275" pin=94"/></net>

<net id="471"><net_src comp="188" pin="0"/><net_sink comp="275" pin=95"/></net>

<net id="472"><net_src comp="190" pin="0"/><net_sink comp="275" pin=96"/></net>

<net id="473"><net_src comp="192" pin="0"/><net_sink comp="275" pin=97"/></net>

<net id="474"><net_src comp="194" pin="0"/><net_sink comp="275" pin=98"/></net>

<net id="475"><net_src comp="196" pin="0"/><net_sink comp="275" pin=99"/></net>

<net id="476"><net_src comp="198" pin="0"/><net_sink comp="275" pin=100"/></net>

<net id="477"><net_src comp="200" pin="0"/><net_sink comp="275" pin=101"/></net>

<net id="478"><net_src comp="202" pin="0"/><net_sink comp="275" pin=102"/></net>

<net id="479"><net_src comp="204" pin="0"/><net_sink comp="275" pin=103"/></net>

<net id="480"><net_src comp="206" pin="0"/><net_sink comp="275" pin=104"/></net>

<net id="481"><net_src comp="208" pin="0"/><net_sink comp="275" pin=105"/></net>

<net id="482"><net_src comp="210" pin="0"/><net_sink comp="275" pin=106"/></net>

<net id="487"><net_src comp="268" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="226" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="268" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="228" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="244" pin="9"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="244" pin="9"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="244" pin="9"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="244" pin="9"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="244" pin="9"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="244" pin="9"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="244" pin="9"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="244" pin="9"/><net_sink comp="523" pin=0"/></net>

<net id="533"><net_src comp="489" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="538"><net_src comp="495" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="543"><net_src comp="499" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="548"><net_src comp="503" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="275" pin=3"/></net>

<net id="553"><net_src comp="507" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="275" pin=4"/></net>

<net id="558"><net_src comp="511" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="275" pin=5"/></net>

<net id="563"><net_src comp="515" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="275" pin=6"/></net>

<net id="568"><net_src comp="519" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="275" pin=7"/></net>

<net id="573"><net_src comp="523" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="275" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {3 4 }
	Port: res_V_data_1_V | {3 4 }
	Port: res_V_data_2_V | {3 4 }
	Port: res_V_data_3_V | {3 4 }
	Port: kernel_data_V_5_8 | {3 4 }
	Port: kernel_data_V_5_9 | {3 4 }
	Port: kernel_data_V_5_10 | {3 4 }
	Port: kernel_data_V_5_11 | {3 4 }
	Port: kernel_data_V_5_12 | {3 4 }
	Port: kernel_data_V_5_13 | {3 4 }
	Port: kernel_data_V_5_14 | {3 4 }
	Port: kernel_data_V_5_15 | {3 4 }
	Port: kernel_data_V_5_16 | {3 4 }
	Port: kernel_data_V_5_17 | {3 4 }
	Port: kernel_data_V_5_18 | {3 4 }
	Port: kernel_data_V_5_19 | {3 4 }
	Port: kernel_data_V_5_20 | {3 4 }
	Port: kernel_data_V_5_21 | {3 4 }
	Port: kernel_data_V_5_22 | {3 4 }
	Port: kernel_data_V_5_23 | {3 4 }
	Port: kernel_data_V_5_32 | {3 4 }
	Port: kernel_data_V_5_33 | {3 4 }
	Port: kernel_data_V_5_34 | {3 4 }
	Port: kernel_data_V_5_35 | {3 4 }
	Port: kernel_data_V_5_36 | {3 4 }
	Port: kernel_data_V_5_37 | {3 4 }
	Port: kernel_data_V_5_38 | {3 4 }
	Port: kernel_data_V_5_39 | {3 4 }
	Port: kernel_data_V_5_40 | {3 4 }
	Port: kernel_data_V_5_41 | {3 4 }
	Port: kernel_data_V_5_42 | {3 4 }
	Port: kernel_data_V_5_43 | {3 4 }
	Port: kernel_data_V_5_44 | {3 4 }
	Port: kernel_data_V_5_45 | {3 4 }
	Port: kernel_data_V_5_46 | {3 4 }
	Port: kernel_data_V_5_47 | {3 4 }
	Port: kernel_data_V_5_56 | {3 4 }
	Port: kernel_data_V_5_57 | {3 4 }
	Port: kernel_data_V_5_58 | {3 4 }
	Port: kernel_data_V_5_59 | {3 4 }
	Port: kernel_data_V_5_60 | {3 4 }
	Port: kernel_data_V_5_61 | {3 4 }
	Port: kernel_data_V_5_62 | {3 4 }
	Port: kernel_data_V_5_63 | {3 4 }
	Port: kernel_data_V_5_64 | {3 4 }
	Port: kernel_data_V_5_65 | {3 4 }
	Port: kernel_data_V_5_66 | {3 4 }
	Port: kernel_data_V_5_67 | {3 4 }
	Port: kernel_data_V_5_68 | {3 4 }
	Port: kernel_data_V_5_69 | {3 4 }
	Port: kernel_data_V_5_70 | {3 4 }
	Port: kernel_data_V_5_71 | {3 4 }
	Port: line_buffer_Array_V_5_0_0 | {3 4 }
	Port: line_buffer_Array_V_5_1_0 | {3 4 }
	Port: line_buffer_Array_V_5_0_1 | {3 4 }
	Port: line_buffer_Array_V_5_1_1 | {3 4 }
	Port: line_buffer_Array_V_5_0_2 | {3 4 }
	Port: line_buffer_Array_V_5_1_2 | {3 4 }
	Port: line_buffer_Array_V_5_0_3 | {3 4 }
	Port: line_buffer_Array_V_5_1_3 | {3 4 }
	Port: line_buffer_Array_V_5_0_4 | {3 4 }
	Port: line_buffer_Array_V_5_1_4 | {3 4 }
	Port: line_buffer_Array_V_5_0_5 | {3 4 }
	Port: line_buffer_Array_V_5_1_5 | {3 4 }
	Port: line_buffer_Array_V_5_0_6 | {3 4 }
	Port: line_buffer_Array_V_5_1_6 | {3 4 }
	Port: line_buffer_Array_V_5_0_7 | {3 4 }
	Port: line_buffer_Array_V_5_1_7 | {3 4 }
	Port: kernel_data_V_5_0 | {3 4 }
	Port: kernel_data_V_5_1 | {3 4 }
	Port: kernel_data_V_5_2 | {3 4 }
	Port: kernel_data_V_5_3 | {3 4 }
	Port: kernel_data_V_5_4 | {3 4 }
	Port: kernel_data_V_5_5 | {3 4 }
	Port: kernel_data_V_5_6 | {3 4 }
	Port: kernel_data_V_5_7 | {3 4 }
	Port: kernel_data_V_5_24 | {3 4 }
	Port: kernel_data_V_5_25 | {3 4 }
	Port: kernel_data_V_5_26 | {3 4 }
	Port: kernel_data_V_5_27 | {3 4 }
	Port: kernel_data_V_5_28 | {3 4 }
	Port: kernel_data_V_5_29 | {3 4 }
	Port: kernel_data_V_5_30 | {3 4 }
	Port: kernel_data_V_5_31 | {3 4 }
	Port: kernel_data_V_5_48 | {3 4 }
	Port: kernel_data_V_5_49 | {3 4 }
	Port: kernel_data_V_5_50 | {3 4 }
	Port: kernel_data_V_5_51 | {3 4 }
	Port: kernel_data_V_5_52 | {3 4 }
	Port: kernel_data_V_5_53 | {3 4 }
	Port: kernel_data_V_5_54 | {3 4 }
	Port: kernel_data_V_5_55 | {3 4 }
	Port: sX_4 | {3 4 }
	Port: sY_4 | {3 4 }
	Port: pY_4 | {3 4 }
	Port: pX_4 | {3 4 }
	Port: outidx | {}
	Port: w14_V | {}
 - Input state : 
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : data_V_data_0_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : data_V_data_1_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : data_V_data_2_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : data_V_data_3_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : data_V_data_4_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : data_V_data_5_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : data_V_data_6_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : data_V_data_7_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_8 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_9 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_10 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_11 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_12 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_13 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_14 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_15 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_16 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_17 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_18 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_19 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_20 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_21 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_22 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_23 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_32 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_33 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_34 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_35 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_36 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_37 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_38 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_39 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_40 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_41 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_42 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_43 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_44 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_45 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_46 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_47 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_56 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_57 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_58 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_59 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_60 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_61 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_62 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_63 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_64 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_65 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_66 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_67 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_68 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_69 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_70 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_71 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : line_buffer_Array_V_5_0_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : line_buffer_Array_V_5_1_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : line_buffer_Array_V_5_0_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : line_buffer_Array_V_5_1_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : line_buffer_Array_V_5_0_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : line_buffer_Array_V_5_1_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : line_buffer_Array_V_5_0_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : line_buffer_Array_V_5_1_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : line_buffer_Array_V_5_0_4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : line_buffer_Array_V_5_1_4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : line_buffer_Array_V_5_0_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : line_buffer_Array_V_5_1_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : line_buffer_Array_V_5_0_6 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : line_buffer_Array_V_5_1_6 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : line_buffer_Array_V_5_0_7 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : line_buffer_Array_V_5_1_7 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_6 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_7 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_24 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_25 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_26 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_27 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_28 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_29 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_30 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_31 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_48 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_49 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_50 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_51 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_52 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_53 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_54 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : kernel_data_V_5_55 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : sX_4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : sY_4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : pY_4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : pX_4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : outidx | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,4u>,config14> : w14_V | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln84 : 1
		add_ln84 : 1
		br_ln84 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_275 |    1    |  15.921 |   742   |   1229  |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                  icmp_ln84_fu_483                                 |    0    |    0    |    0    |    13   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                  add_ln84_fu_489                                  |    0    |    0    |    0    |    13   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                               empty_277_read_fu_244                               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                tmp_data_0_V_fu_495                                |    0    |    0    |    0    |    0    |
|          |                                tmp_data_1_V_fu_499                                |    0    |    0    |    0    |    0    |
|          |                                tmp_data_2_V_fu_503                                |    0    |    0    |    0    |    0    |
|extractvalue|                                tmp_data_3_V_fu_507                                |    0    |    0    |    0    |    0    |
|          |                                tmp_data_4_V_fu_511                                |    0    |    0    |    0    |    0    |
|          |                                tmp_data_5_V_fu_515                                |    0    |    0    |    0    |    0    |
|          |                                tmp_data_6_V_fu_519                                |    0    |    0    |    0    |    0    |
|          |                                tmp_data_7_V_fu_523                                |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                   |    1    |  15.921 |   742   |   1255  |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln84_reg_530   |   11   |
|indvar_flatten_reg_264|   11   |
| tmp_data_0_V_reg_535 |   16   |
| tmp_data_1_V_reg_540 |   16   |
| tmp_data_2_V_reg_545 |   16   |
| tmp_data_3_V_reg_550 |   16   |
| tmp_data_4_V_reg_555 |   16   |
| tmp_data_5_V_reg_560 |   16   |
| tmp_data_6_V_reg_565 |   16   |
| tmp_data_7_V_reg_570 |   16   |
+----------------------+--------+
|         Total        |   150  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |   15   |   742  |  1255  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   150  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   15   |   892  |  1255  |
+-----------+--------+--------+--------+--------+
