// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module CLAGen(	// src/main/scala/basemode/BaseALU.scala:97:7
  input  [31:0] io_a,	// src/main/scala/basemode/BaseALU.scala:98:14
                io_b,	// src/main/scala/basemode/BaseALU.scala:98:14
  input         io_cin,	// src/main/scala/basemode/BaseALU.scala:98:14
  output        io_cout,	// src/main/scala/basemode/BaseALU.scala:98:14
  output [31:0] io_sum	// src/main/scala/basemode/BaseALU.scala:98:14
);

  wire _FullAdder_31_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_31_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_31_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_30_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_30_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_30_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_29_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_29_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_29_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_28_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_28_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_28_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_27_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_27_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_27_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_26_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_26_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_26_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_25_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_25_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_25_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_24_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_24_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_24_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_23_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_23_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_23_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_22_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_22_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_22_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_21_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_21_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_21_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_20_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_20_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_20_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_19_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_19_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_19_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_18_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_18_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_18_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_17_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_17_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_17_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_16_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_16_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_16_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_15_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_15_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_15_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_14_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_14_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_14_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_13_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_13_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_13_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_12_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_12_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_12_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_11_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_11_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_11_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_10_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_10_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_10_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_9_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_9_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_9_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_8_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_8_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_8_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_7_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_7_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_7_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_6_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_6_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_6_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_5_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_5_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_5_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_4_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_4_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_4_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_3_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_3_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_3_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_2_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_2_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_2_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_1_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_1_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_1_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_io_s;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_io_p;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire _FullAdder_io_g;	// src/main/scala/basemode/BaseALU.scala:108:42
  wire cs_1 = _FullAdder_io_g | _FullAdder_io_p & io_cin;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_2 = _FullAdder_1_io_g | _FullAdder_1_io_p & cs_1;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_3 = _FullAdder_2_io_g | _FullAdder_2_io_p & cs_2;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_4 = _FullAdder_3_io_g | _FullAdder_3_io_p & cs_3;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_5 = _FullAdder_4_io_g | _FullAdder_4_io_p & cs_4;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_6 = _FullAdder_5_io_g | _FullAdder_5_io_p & cs_5;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_7 = _FullAdder_6_io_g | _FullAdder_6_io_p & cs_6;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_8 = _FullAdder_7_io_g | _FullAdder_7_io_p & cs_7;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_9 = _FullAdder_8_io_g | _FullAdder_8_io_p & cs_8;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_10 = _FullAdder_9_io_g | _FullAdder_9_io_p & cs_9;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_11 = _FullAdder_10_io_g | _FullAdder_10_io_p & cs_10;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_12 = _FullAdder_11_io_g | _FullAdder_11_io_p & cs_11;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_13 = _FullAdder_12_io_g | _FullAdder_12_io_p & cs_12;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_14 = _FullAdder_13_io_g | _FullAdder_13_io_p & cs_13;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_15 = _FullAdder_14_io_g | _FullAdder_14_io_p & cs_14;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_16 = _FullAdder_15_io_g | _FullAdder_15_io_p & cs_15;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_17 = _FullAdder_16_io_g | _FullAdder_16_io_p & cs_16;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_18 = _FullAdder_17_io_g | _FullAdder_17_io_p & cs_17;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_19 = _FullAdder_18_io_g | _FullAdder_18_io_p & cs_18;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_20 = _FullAdder_19_io_g | _FullAdder_19_io_p & cs_19;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_21 = _FullAdder_20_io_g | _FullAdder_20_io_p & cs_20;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_22 = _FullAdder_21_io_g | _FullAdder_21_io_p & cs_21;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_23 = _FullAdder_22_io_g | _FullAdder_22_io_p & cs_22;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_24 = _FullAdder_23_io_g | _FullAdder_23_io_p & cs_23;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_25 = _FullAdder_24_io_g | _FullAdder_24_io_p & cs_24;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_26 = _FullAdder_25_io_g | _FullAdder_25_io_p & cs_25;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_27 = _FullAdder_26_io_g | _FullAdder_26_io_p & cs_26;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_28 = _FullAdder_27_io_g | _FullAdder_27_io_p & cs_27;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_29 = _FullAdder_28_io_g | _FullAdder_28_io_p & cs_28;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_30 = _FullAdder_29_io_g | _FullAdder_29_io_p & cs_29;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  wire cs_31 = _FullAdder_30_io_g | _FullAdder_30_io_p & cs_30;	// src/main/scala/basemode/BaseALU.scala:108:42, :124:{24,33}
  FullAdder FullAdder (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[0]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[0]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (io_cin),
    .io_s   (_FullAdder_io_s),
    .io_p   (_FullAdder_io_p),
    .io_g   (_FullAdder_io_g)
  );
  FullAdder FullAdder_1 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[1]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[1]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_1),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_1_io_s),
    .io_p   (_FullAdder_1_io_p),
    .io_g   (_FullAdder_1_io_g)
  );
  FullAdder FullAdder_2 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[2]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[2]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_2),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_2_io_s),
    .io_p   (_FullAdder_2_io_p),
    .io_g   (_FullAdder_2_io_g)
  );
  FullAdder FullAdder_3 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[3]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[3]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_3),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_3_io_s),
    .io_p   (_FullAdder_3_io_p),
    .io_g   (_FullAdder_3_io_g)
  );
  FullAdder FullAdder_4 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[4]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[4]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_4),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_4_io_s),
    .io_p   (_FullAdder_4_io_p),
    .io_g   (_FullAdder_4_io_g)
  );
  FullAdder FullAdder_5 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[5]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[5]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_5),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_5_io_s),
    .io_p   (_FullAdder_5_io_p),
    .io_g   (_FullAdder_5_io_g)
  );
  FullAdder FullAdder_6 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[6]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[6]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_6),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_6_io_s),
    .io_p   (_FullAdder_6_io_p),
    .io_g   (_FullAdder_6_io_g)
  );
  FullAdder FullAdder_7 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[7]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[7]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_7),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_7_io_s),
    .io_p   (_FullAdder_7_io_p),
    .io_g   (_FullAdder_7_io_g)
  );
  FullAdder FullAdder_8 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[8]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[8]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_8),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_8_io_s),
    .io_p   (_FullAdder_8_io_p),
    .io_g   (_FullAdder_8_io_g)
  );
  FullAdder FullAdder_9 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[9]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[9]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_9),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_9_io_s),
    .io_p   (_FullAdder_9_io_p),
    .io_g   (_FullAdder_9_io_g)
  );
  FullAdder FullAdder_10 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[10]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[10]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_10),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_10_io_s),
    .io_p   (_FullAdder_10_io_p),
    .io_g   (_FullAdder_10_io_g)
  );
  FullAdder FullAdder_11 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[11]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[11]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_11),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_11_io_s),
    .io_p   (_FullAdder_11_io_p),
    .io_g   (_FullAdder_11_io_g)
  );
  FullAdder FullAdder_12 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[12]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[12]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_12),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_12_io_s),
    .io_p   (_FullAdder_12_io_p),
    .io_g   (_FullAdder_12_io_g)
  );
  FullAdder FullAdder_13 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[13]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[13]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_13),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_13_io_s),
    .io_p   (_FullAdder_13_io_p),
    .io_g   (_FullAdder_13_io_g)
  );
  FullAdder FullAdder_14 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[14]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[14]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_14),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_14_io_s),
    .io_p   (_FullAdder_14_io_p),
    .io_g   (_FullAdder_14_io_g)
  );
  FullAdder FullAdder_15 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[15]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[15]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_15),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_15_io_s),
    .io_p   (_FullAdder_15_io_p),
    .io_g   (_FullAdder_15_io_g)
  );
  FullAdder FullAdder_16 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[16]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[16]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_16),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_16_io_s),
    .io_p   (_FullAdder_16_io_p),
    .io_g   (_FullAdder_16_io_g)
  );
  FullAdder FullAdder_17 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[17]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[17]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_17),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_17_io_s),
    .io_p   (_FullAdder_17_io_p),
    .io_g   (_FullAdder_17_io_g)
  );
  FullAdder FullAdder_18 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[18]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[18]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_18),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_18_io_s),
    .io_p   (_FullAdder_18_io_p),
    .io_g   (_FullAdder_18_io_g)
  );
  FullAdder FullAdder_19 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[19]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[19]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_19),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_19_io_s),
    .io_p   (_FullAdder_19_io_p),
    .io_g   (_FullAdder_19_io_g)
  );
  FullAdder FullAdder_20 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[20]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[20]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_20),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_20_io_s),
    .io_p   (_FullAdder_20_io_p),
    .io_g   (_FullAdder_20_io_g)
  );
  FullAdder FullAdder_21 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[21]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[21]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_21),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_21_io_s),
    .io_p   (_FullAdder_21_io_p),
    .io_g   (_FullAdder_21_io_g)
  );
  FullAdder FullAdder_22 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[22]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[22]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_22),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_22_io_s),
    .io_p   (_FullAdder_22_io_p),
    .io_g   (_FullAdder_22_io_g)
  );
  FullAdder FullAdder_23 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[23]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[23]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_23),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_23_io_s),
    .io_p   (_FullAdder_23_io_p),
    .io_g   (_FullAdder_23_io_g)
  );
  FullAdder FullAdder_24 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[24]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[24]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_24),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_24_io_s),
    .io_p   (_FullAdder_24_io_p),
    .io_g   (_FullAdder_24_io_g)
  );
  FullAdder FullAdder_25 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[25]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[25]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_25),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_25_io_s),
    .io_p   (_FullAdder_25_io_p),
    .io_g   (_FullAdder_25_io_g)
  );
  FullAdder FullAdder_26 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[26]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[26]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_26),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_26_io_s),
    .io_p   (_FullAdder_26_io_p),
    .io_g   (_FullAdder_26_io_g)
  );
  FullAdder FullAdder_27 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[27]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[27]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_27),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_27_io_s),
    .io_p   (_FullAdder_27_io_p),
    .io_g   (_FullAdder_27_io_g)
  );
  FullAdder FullAdder_28 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[28]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[28]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_28),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_28_io_s),
    .io_p   (_FullAdder_28_io_p),
    .io_g   (_FullAdder_28_io_g)
  );
  FullAdder FullAdder_29 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[29]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[29]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_29),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_29_io_s),
    .io_p   (_FullAdder_29_io_p),
    .io_g   (_FullAdder_29_io_g)
  );
  FullAdder FullAdder_30 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[30]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[30]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_30),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_30_io_s),
    .io_p   (_FullAdder_30_io_p),
    .io_g   (_FullAdder_30_io_g)
  );
  FullAdder FullAdder_31 (	// src/main/scala/basemode/BaseALU.scala:108:42
    .io_a   (io_a[31]),	// src/main/scala/basemode/BaseALU.scala:118:24
    .io_b   (io_b[31]),	// src/main/scala/basemode/BaseALU.scala:119:24
    .io_cin (cs_31),	// src/main/scala/basemode/BaseALU.scala:124:24
    .io_s   (_FullAdder_31_io_s),
    .io_p   (_FullAdder_31_io_p),
    .io_g   (_FullAdder_31_io_g)
  );
  assign io_cout = _FullAdder_31_io_g | _FullAdder_31_io_p & cs_31;	// src/main/scala/basemode/BaseALU.scala:97:7, :108:42, :124:{24,33}
  assign io_sum =
    {_FullAdder_31_io_s,
     _FullAdder_30_io_s,
     _FullAdder_29_io_s,
     _FullAdder_28_io_s,
     _FullAdder_27_io_s,
     _FullAdder_26_io_s,
     _FullAdder_25_io_s,
     _FullAdder_24_io_s,
     _FullAdder_23_io_s,
     _FullAdder_22_io_s,
     _FullAdder_21_io_s,
     _FullAdder_20_io_s,
     _FullAdder_19_io_s,
     _FullAdder_18_io_s,
     _FullAdder_17_io_s,
     _FullAdder_16_io_s,
     _FullAdder_15_io_s,
     _FullAdder_14_io_s,
     _FullAdder_13_io_s,
     _FullAdder_12_io_s,
     _FullAdder_11_io_s,
     _FullAdder_10_io_s,
     _FullAdder_9_io_s,
     _FullAdder_8_io_s,
     _FullAdder_7_io_s,
     _FullAdder_6_io_s,
     _FullAdder_5_io_s,
     _FullAdder_4_io_s,
     _FullAdder_3_io_s,
     _FullAdder_2_io_s,
     _FullAdder_1_io_s,
     _FullAdder_io_s};	// src/main/scala/basemode/BaseALU.scala:97:7, :108:42, :127:18
endmodule

