Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jan  8 11:33:48 2026
| Host         : BELSPC0019 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file oct2ssd_timing_summary_routed.rpt -pb oct2ssd_timing_summary_routed.pb -rpx oct2ssd_timing_summary_routed.rpx -warn_on_violation
| Design       : oct2ssd
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d2
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.749ns  (logic 5.357ns (49.842%)  route 5.391ns (50.158%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  d2 (IN)
                         net (fo=0)                   0.000     0.000    d2
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  d2_IBUF_inst/O
                         net (fo=7, routed)           3.486     4.950    d2_IBUF
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.150     5.100 r  CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.905     7.005    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.744    10.749 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    10.749    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d0
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.563ns  (logic 5.321ns (50.370%)  route 5.242ns (49.630%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  d0 (IN)
                         net (fo=0)                   0.000     0.000    d0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  d0_IBUF_inst/O
                         net (fo=6, routed)           3.356     4.809    d0_IBUF
    SLICE_X65Y17         LUT3 (Prop_lut3_I0_O)        0.154     4.963 r  CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.886     6.849    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.714    10.563 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    10.563    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.498ns  (logic 5.336ns (50.826%)  route 5.162ns (49.174%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  d2 (IN)
                         net (fo=0)                   0.000     0.000    d2
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  d2_IBUF_inst/O
                         net (fo=7, routed)           3.488     4.952    d2_IBUF
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.150     5.102 r  CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.674     6.776    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.722    10.498 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    10.498    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.465ns  (logic 5.117ns (48.894%)  route 5.348ns (51.106%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  d2 (IN)
                         net (fo=0)                   0.000     0.000    d2
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  d2_IBUF_inst/O
                         net (fo=7, routed)           3.488     4.952    d2_IBUF
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.124     5.076 r  CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.860     6.936    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.465 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    10.465    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.323ns  (logic 5.123ns (49.628%)  route 5.200ns (50.372%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  d2 (IN)
                         net (fo=0)                   0.000     0.000    d2
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  d2_IBUF_inst/O
                         net (fo=7, routed)           3.486     4.950    d2_IBUF
    SLICE_X65Y17         LUT3 (Prop_lut3_I2_O)        0.124     5.074 r  CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.713     6.788    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.323 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    10.323    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d0
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.098ns  (logic 5.081ns (50.319%)  route 5.017ns (49.681%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  d0 (IN)
                         net (fo=0)                   0.000     0.000    d0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  d0_IBUF_inst/O
                         net (fo=6, routed)           3.356     4.809    d0_IBUF
    SLICE_X65Y17         LUT3 (Prop_lut3_I0_O)        0.124     4.933 r  CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.661     6.594    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.098 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    10.098    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.938ns  (logic 5.117ns (51.487%)  route 4.821ns (48.513%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  d1 (IN)
                         net (fo=0)                   0.000     0.000    d1
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  d1_IBUF_inst/O
                         net (fo=7, routed)           3.157     4.618    d1_IBUF
    SLICE_X65Y12         LUT2 (Prop_lut2_I1_O)        0.124     4.742 r  CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.664     6.407    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.938 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     9.938    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.151ns  (logic 4.950ns (54.094%)  route 4.201ns (45.906%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           4.201     5.653    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498     9.151 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     9.151    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.986ns  (logic 1.419ns (47.531%)  route 1.567ns (52.469%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.567     1.787    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     2.986 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     2.986    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.259ns  (logic 1.482ns (45.480%)  route 1.777ns (54.520%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  d2 (IN)
                         net (fo=0)                   0.000     0.000    d2
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  d2_IBUF_inst/O
                         net (fo=7, routed)           1.445     1.677    d2_IBUF
    SLICE_X65Y17         LUT3 (Prop_lut3_I2_O)        0.045     1.722 r  CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.332     2.054    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.259 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     3.259    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.273ns  (logic 1.509ns (46.113%)  route 1.764ns (53.887%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  d2 (IN)
                         net (fo=0)                   0.000     0.000    d2
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  d2_IBUF_inst/O
                         net (fo=7, routed)           1.432     1.664    d2_IBUF
    SLICE_X65Y12         LUT2 (Prop_lut2_I0_O)        0.045     1.709 r  CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.331     2.040    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.273 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.273    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d0
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.388ns  (logic 1.502ns (44.337%)  route 1.886ns (55.663%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  d0 (IN)
                         net (fo=0)                   0.000     0.000    d0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  d0_IBUF_inst/O
                         net (fo=6, routed)           1.528     1.749    d0_IBUF
    SLICE_X65Y17         LUT3 (Prop_lut3_I0_O)        0.045     1.794 r  CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.357     2.152    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.388 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.388    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d0
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.404ns  (logic 1.548ns (45.472%)  route 1.856ns (54.528%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  d0 (IN)
                         net (fo=0)                   0.000     0.000    d0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  d0_IBUF_inst/O
                         net (fo=6, routed)           1.528     1.749    d0_IBUF
    SLICE_X65Y17         LUT3 (Prop_lut3_I2_O)        0.044     1.793 r  CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.328     2.121    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.283     3.404 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.404    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.432ns  (logic 1.560ns (45.441%)  route 1.873ns (54.559%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  d2 (IN)
                         net (fo=0)                   0.000     0.000    d2
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  d2_IBUF_inst/O
                         net (fo=7, routed)           1.445     1.677    d2_IBUF
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.051     1.728 r  CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.427     2.155    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.277     3.432 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     3.432    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d0
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.438ns  (logic 1.496ns (43.511%)  route 1.942ns (56.489%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  d0 (IN)
                         net (fo=0)                   0.000     0.000    d0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  d0_IBUF_inst/O
                         net (fo=6, routed)           1.528     1.749    d0_IBUF
    SLICE_X65Y17         LUT3 (Prop_lut3_I2_O)        0.045     1.794 r  CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.414     2.208    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.438 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     3.438    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d0
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.515ns  (logic 1.567ns (44.597%)  route 1.947ns (55.403%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  d0 (IN)
                         net (fo=0)                   0.000     0.000    d0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  d0_IBUF_inst/O
                         net (fo=6, routed)           1.528     1.749    d0_IBUF
    SLICE_X65Y17         LUT3 (Prop_lut3_I2_O)        0.043     1.792 r  CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.419     2.211    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.515 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.515    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------





