module inst_count(all,if_y,if_n,if_r,halt,in_if,in_noif,in_r,clk,rst);//æŒ‡ä»¤è®¡æ•°æ¨¡å—
	output  [15:0] all;//æ€»å‘¨æœŸæ•°
	output  [15:0] if_y;//æœ‰æ¡ä»¶åˆ†æ”¯æŒ‡ä»¤æ•°
	output  [15:0] if_n;//æ— æ¡ä»¶åˆ†æ”¯æŒ‡ä»¤æ•°
	output  [15:0] if_r;//æœ‰æ¡ä»¶åˆ†æ”¯æˆåŠŸè·³è½?
	input halt;
	input in_if;//æ¡ä»¶åˆ†æ”¯
	input in_noif;//æ— æ¡ä»¶åˆ†æ”?
	input in_r;//æˆåŠŸè½¬ç§»
	input clk;
	input rst;
	Reg_16 reg1 (all,all+16'd1,clk,rst,halt);//æ€»å‘¨æœŸæ•°
	Reg_16 reg2 (if_y,if_y+16'd1,clk,rst,in_if&halt);//æœ‰æ¡ä»¶åˆ†æ”¯æŒ‡ä»¤æ•°
	Reg_16 reg3 (if_n,if_n+16'd1,clk,rst,in_noif&halt);//æ— æ¡ä»¶åˆ†æ”¯æŒ‡ä»¤æ•°
	Reg_16 reg4 (if_r,if_r+16'd1,clk,rst,in_r&halt);//æœ‰æ¡ä»¶åˆ†æ”¯æˆåŠŸè·³è½?

endmodule