Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,10
design__inferred_latch__count,0
design__instance__count,10394
design__instance__area,149989
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.003971824422478676
power__switching__total,0.0008618621504865587
power__leakage__total,0.0000041536250137141906
power__total,0.0048378403298556805
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.3405713862877905
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.35086520792979037
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.08659467832341664
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.362330398162625
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.086595
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.553291
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.4673431773851116
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.4920306523703984
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5422252800232348
timing__setup__ws__corner:nom_slow_1p08V_125C,12.42489879484177
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.542225
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.636863
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.38852164252172067
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.4054024730662662
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2520194124721792
timing__setup__ws__corner:nom_typ_1p20V_25C,13.656588246801252
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.252019
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.936741
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.3405713862877905
clock__skew__worst_setup,0.35086520792979037
timing__hold__ws,0.08659467832341664
timing__setup__ws,12.42489879484177
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.086595
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.636863
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 636.96 313.74
design__core__bbox,2.88 3.78 634.08 309.96
design__io,45
design__die__area,199840
design__core__area,193261
design__instance__count__stdcell,10394
design__instance__area__stdcell,149989
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.776097
design__instance__utilization__stdcell,0.776097
design__rows,81
design__rows:CoreSite,81
design__sites,106515
design__sites:CoreSite,106515
design__instance__count__class:buffer,2
design__instance__area__class:buffer,16.3296
design__instance__count__class:inverter,558
design__instance__area__class:inverter,3059.08
design__instance__count__class:sequential_cell,1136
design__instance__area__class:sequential_cell,53590.1
design__instance__count__class:multi_input_combinational_cell,6299
design__instance__area__class:multi_input_combinational_cell,59232.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,2170
design__instance__area__class:timing_repair_buffer,32065.9
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,176445
design__violations,0
design__instance__count__class:clock_buffer,209
design__instance__area__class:clock_buffer,1894.23
design__instance__count__class:clock_inverter,13
design__instance__area__class:clock_inverter,92.5344
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1669
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
antenna_diodes_count,7
design__instance__count__class:antenna_cell,7
design__instance__area__class:antenna_cell,38.1024
route__net,11514
route__net__special,2
route__drc_errors__iter:0,4296
route__wirelength__iter:0,192717
route__drc_errors__iter:1,1635
route__wirelength__iter:1,190380
route__drc_errors__iter:2,1572
route__wirelength__iter:2,190201
route__drc_errors__iter:3,268
route__wirelength__iter:3,189444
route__drc_errors__iter:4,46
route__wirelength__iter:4,189370
route__drc_errors__iter:5,25
route__wirelength__iter:5,189339
route__drc_errors__iter:6,6
route__wirelength__iter:6,189324
route__drc_errors__iter:7,0
route__wirelength__iter:7,189337
route__drc_errors,0
route__wirelength,189337
route__vias,56590
route__vias__singlecut,56590
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,1404.02
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,1134
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,1134
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,1134
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,1134
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000185213
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000194879
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000898188
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000194879
design_powergrid__voltage__worst,0.0000194879
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000194879
design_powergrid__drop__worst__net:VPWR,0.0000185213
design_powergrid__voltage__worst__net:VGND,0.0000194879
design_powergrid__drop__worst__net:VGND,0.0000194879
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000925999999999999943273674973820419609182863496243953704833984375
ir__drop__worst,0.00001849999999999999905696095037210824330031755380332469940185546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
