-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity lenet_hls_fc_f6_Pipeline_F6_Output_Loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    f5_output_load_109 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_108 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_107 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_106 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_105 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_104 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_103 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_102 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_101 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_100 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_99 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_98 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_97 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_96 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_95 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_94 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_93 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_92 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_91 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_90 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_89 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_88 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_87 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_86 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_85 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_84 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_83 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_82 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_81 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_80 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_79 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_78 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_77 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_76 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_75 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_74 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_73 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_72 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_71 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_70 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_69 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_68 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_67 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_66 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_65 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_64 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_63 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_62 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_61 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_60 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_59 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_58 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_57 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_56 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_55 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_54 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_53 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_52 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_51 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_50 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_49 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_48 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_47 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_46 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_45 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_44 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_43 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_42 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_41 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_40 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_39 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_38 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_37 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_36 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_35 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_34 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_33 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_32 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_31 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_30 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_29 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_28 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_27 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_26 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_25 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_24 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_23 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_22 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_21 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_20 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_19 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_18 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_17 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_16 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_15 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_14 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_13 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_12 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_11 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_10 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_9 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_8 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_7 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_6 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_5 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_4 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_3 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_2 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_118 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_117 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_116 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_115 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_114 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_113 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_112 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_111 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_110 : IN STD_LOGIC_VECTOR (7 downto 0);
    f5_output_load_119 : IN STD_LOGIC_VECTOR (7 downto 0);
    f6_output_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    f6_output_ce0 : OUT STD_LOGIC;
    f6_output_we0 : OUT STD_LOGIC;
    f6_output_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    grp_fu_1583_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1583_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1583_p_ce : OUT STD_LOGIC );
end;


architecture behav of lenet_hls_fc_f6_Pipeline_F6_Output_Loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_54 : STD_LOGIC_VECTOR (6 downto 0) := "1010100";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv9_181 : STD_LOGIC_VECTOR (8 downto 0) := "110000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln106_fu_2846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal p_ZL10f6_weights_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_0_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_15_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_16_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_16_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_17_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_17_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_18_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_18_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_19_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_19_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_20_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_20_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_21_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_21_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_22_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_22_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_23_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_23_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_24_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_24_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_25_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_25_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_26_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_26_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_27_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_27_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_28_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_28_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_29_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_29_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_30_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_30_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_31_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_31_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_32_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_32_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_33_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_33_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_34_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_34_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_35_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_35_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_36_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_36_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_37_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_37_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_38_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_38_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_39_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_39_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_40_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_40_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_41_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_41_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_42_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_42_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_43_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_43_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_44_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_44_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_45_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_45_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_46_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_46_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_47_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_47_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_48_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_48_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_49_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_49_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_50_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_50_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_51_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_51_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_52_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_52_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_53_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_53_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_54_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_54_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_55_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_55_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_56_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_56_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_57_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_57_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_58_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_58_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_59_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_59_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_60_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_60_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_61_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_61_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_62_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_62_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_63_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_63_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_64_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_64_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_65_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_65_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_66_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_66_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_67_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_67_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_68_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_68_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_69_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_69_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_70_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_70_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_71_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_71_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_72_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_72_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_73_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_73_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_74_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_74_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_75_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_75_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_76_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_76_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_77_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_77_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_78_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_78_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_79_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_79_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_80_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_80_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_81_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_81_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_82_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_82_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_83_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_83_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_84_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_84_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_85_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_85_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_86_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_86_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_87_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_87_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_88_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_88_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_89_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_89_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_90_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_90_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_91_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_91_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_92_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_92_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_93_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_93_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_94_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_94_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_95_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_95_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_96_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_96_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_97_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_97_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_98_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_98_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_99_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_99_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_100_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_100_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_101_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_101_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_102_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_102_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_103_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_103_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_104_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_104_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_105_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_105_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_106_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_106_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_107_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_107_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_108_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_108_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_109_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_109_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_110_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_110_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_111_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_111_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_112_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_112_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_113_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_113_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_114_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_114_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_115_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_115_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_116_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_116_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_117_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_117_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_118_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_118_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10f6_weights_119_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_119_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln106_fu_2858_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_reg_4623 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_reg_4623_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_reg_4623_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_reg_4623_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_reg_4623_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_reg_4623_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_reg_4623_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_reg_4623_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_reg_4623_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_reg_4623_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_reg_4623_pp0_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_reg_4623_pp0_iter11_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_reg_4623_pp0_iter12_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_reg_4623_pp0_iter13_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_reg_4623_pp0_iter14_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_reg_4623_pp0_iter15_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_reg_4623_pp0_iter16_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_reg_4623_pp0_iter17_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln110_6_fu_2889_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_6_reg_5392 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_8_fu_2894_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_8_reg_5397 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_21_fu_2899_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_21_reg_5402 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_23_fu_2904_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_23_reg_5407 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_52_fu_2909_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_52_reg_5412 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_54_fu_2914_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_54_reg_5417 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_1_fu_2927_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_1_reg_5682 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_10_fu_2932_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_10_reg_5687 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_12_fu_2937_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_12_reg_5692 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_14_fu_2942_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_14_reg_5697 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_16_fu_2947_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_16_reg_5702 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_18_fu_2952_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_18_reg_5707 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_25_fu_2957_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_25_reg_5712 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_27_fu_2962_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_27_reg_5717 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_29_fu_2967_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_29_reg_5722 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_31_fu_2972_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_31_reg_5727 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_33_fu_2977_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_33_reg_5732 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_36_fu_2982_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_36_reg_5737 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_38_fu_2987_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_38_reg_5742 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_48_fu_2992_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_48_reg_5747 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_56_fu_2997_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_56_reg_5752 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_58_fu_3002_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_58_reg_5757 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_60_fu_3007_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_60_reg_5762 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_62_fu_3012_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_62_reg_5767 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_64_fu_3017_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_64_reg_5772 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_67_fu_3022_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_67_reg_5777 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_69_fu_3027_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_69_reg_5782 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_79_fu_3032_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_79_reg_5787 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_82_fu_3037_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_82_reg_5792 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_84_fu_3042_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_84_reg_5797 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_97_fu_3047_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_97_reg_5802 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_99_fu_3052_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_99_reg_5807 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_110_fu_3057_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_110_reg_5812 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_118_fu_3062_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_118_reg_5817 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_3_fu_3067_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_3_reg_5832 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_40_fu_3072_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_40_reg_5837 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_42_fu_3077_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_42_reg_5842 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_44_fu_3082_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_44_reg_5847 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_46_fu_3087_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_46_reg_5852 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_71_fu_3092_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_71_reg_5857 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_73_fu_3097_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_73_reg_5862 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_75_fu_3102_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_75_reg_5867 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_77_fu_3107_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_77_reg_5872 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_86_fu_3112_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_86_reg_5877 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_88_fu_3117_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_88_reg_5882 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_90_fu_3122_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_90_reg_5887 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_92_fu_3127_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_92_reg_5892 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_94_fu_3132_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_94_reg_5897 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_101_fu_3137_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_101_reg_5902 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_102_fu_3142_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_102_reg_5907 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_103_fu_3147_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_103_reg_5912 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_105_fu_3152_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_105_reg_5917 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_107_fu_3157_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_107_reg_5922 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_113_fu_3162_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_113_reg_5927 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_115_fu_3167_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_115_reg_5932 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_117_fu_3172_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln110_117_reg_5937 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_25_fu_3177_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln110_25_fu_3177_p2 : signal is "no";
    signal add_ln110_25_reg_5942 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_54_fu_3181_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_54_fu_3181_p2 : signal is "no";
    signal add_ln110_54_reg_5947 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_113_fu_3185_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_113_fu_3185_p2 : signal is "no";
    signal add_ln110_113_reg_5952 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3790_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_11_fu_3189_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_11_fu_3189_p2 : signal is "no";
    signal add_ln110_11_reg_5962 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3648_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_18_fu_3193_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_18_fu_3193_p2 : signal is "no";
    signal add_ln110_18_reg_5972 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_26_fu_3201_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_26_reg_5977 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3702_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_40_fu_3206_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_40_fu_3206_p2 : signal is "no";
    signal add_ln110_40_reg_5987 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3682_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_47_fu_3210_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_47_fu_3210_p2 : signal is "no";
    signal add_ln110_47_reg_5997 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_55_fu_3218_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_55_reg_6002 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_70_fu_3223_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_70_fu_3223_p2 : signal is "no";
    signal add_ln110_70_reg_6007 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_84_fu_3227_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_84_fu_3227_p2 : signal is "no";
    signal add_ln110_84_reg_6012 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3756_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_99_fu_3231_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_99_fu_3231_p2 : signal is "no";
    signal add_ln110_99_reg_6022 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3736_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_106_fu_3235_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_106_fu_3235_p2 : signal is "no";
    signal add_ln110_106_reg_6032 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_114_fu_3243_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_114_reg_6037 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_5_fu_3252_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_5_fu_3252_p2 : signal is "no";
    signal add_ln110_5_reg_6042 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_12_fu_3261_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_12_reg_6047 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_27_fu_3270_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_27_reg_6052 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_34_fu_3279_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_34_fu_3279_p2 : signal is "no";
    signal add_ln110_34_reg_6057 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_41_fu_3288_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_41_reg_6062 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_56_fu_3297_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_56_reg_6067 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3968_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_63_fu_3302_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_63_fu_3302_p2 : signal is "no";
    signal add_ln110_63_reg_6077 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_71_fu_3310_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_71_reg_6082 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3934_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_77_fu_3315_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_77_fu_3315_p2 : signal is "no";
    signal add_ln110_77_reg_6092 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_85_fu_3323_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_85_reg_6097 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_93_fu_3332_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_93_fu_3332_p2 : signal is "no";
    signal add_ln110_93_reg_6102 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_100_fu_3341_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_100_reg_6107 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_115_fu_3350_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_115_reg_6112 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_28_fu_3359_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_28_reg_6117 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_28_reg_6117_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_57_fu_3368_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_57_reg_6122 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_57_reg_6122_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_72_fu_3377_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_72_reg_6127 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_86_fu_3386_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_86_reg_6132 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_116_fu_3395_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_116_reg_6137 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_117_fu_3404_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_117_reg_6142 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_fu_3413_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_reg_6147 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln6_fu_3418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln6_reg_6152 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln6_reg_6152_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln6_reg_6152_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln6_reg_6152_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln6_reg_6152_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln6_reg_6152_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln6_fu_3424_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xs_sign_reg_6162 : STD_LOGIC_VECTOR (0 downto 0);
    signal xs_sign_reg_6162_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xs_sign_reg_6162_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xs_exp_reg_6167 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln342_fu_3455_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln342_reg_6173 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln342_reg_6173_pp0_iter16_reg : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_13_fu_3468_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_6178 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_fu_3485_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln18_reg_6183 : STD_LOGIC_VECTOR (8 downto 0);
    signal val_fu_3545_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_reg_6188 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal o_fu_538 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln106_fu_2852_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_o_2 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10f6_weights_58_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_85_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_87_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_100_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_102_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_119_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_13_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_14_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_28_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_29_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_33_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_43_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_44_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_48_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_50_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_52_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_54_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_55_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_56_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_57_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_60_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_70_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_72_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_75_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_77_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_79_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_81_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_83_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_86_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_88_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_90_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_92_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_94_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_96_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_98_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_101_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_103_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_107_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_109_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_116_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_0_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_3_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_5_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_9_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_10_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_11_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_12_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_18_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_20_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_22_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_24_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_25_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_26_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_27_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_30_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_31_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_35_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_37_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_39_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_40_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_41_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_42_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_45_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_46_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_47_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_49_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_51_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_53_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_59_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_61_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_62_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_64_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_66_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_68_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_71_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_73_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_74_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_76_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_78_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_80_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_82_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_84_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_89_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_91_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_93_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_95_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_97_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_99_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_104_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_105_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_108_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_110_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_112_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_114_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_117_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_118_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_1_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_2_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_4_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_6_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_7_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_8_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_15_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_16_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_17_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_19_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_21_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_23_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_32_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_34_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_36_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_38_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_63_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_65_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_67_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_69_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_106_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_111_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_113_ce0_local : STD_LOGIC;
    signal p_ZL10f6_weights_115_ce0_local : STD_LOGIC;
    signal f6_output_we0_local : STD_LOGIC;
    signal result_1_fu_3557_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal f6_output_ce0_local : STD_LOGIC;
    signal add_ln110_25_fu_3177_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3564_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_25_fu_3177_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3571_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_54_fu_3181_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3578_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_54_fu_3181_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3585_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_113_fu_3185_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3599_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_113_fu_3185_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3592_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_11_fu_3189_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3606_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_11_fu_3189_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3613_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_18_fu_3193_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3634_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_18_fu_3193_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3641_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_22_fu_3197_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3620_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_22_fu_3197_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3627_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_22_fu_3197_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_22_fu_3197_p2 : signal is "no";
    signal add_ln110_40_fu_3206_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3688_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_40_fu_3206_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3695_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_47_fu_3210_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3668_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_47_fu_3210_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3675_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_51_fu_3214_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3654_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_51_fu_3214_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3661_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_51_fu_3214_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_51_fu_3214_p2 : signal is "no";
    signal add_ln110_70_fu_3223_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3776_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_70_fu_3223_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3783_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_84_fu_3227_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3762_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_84_fu_3227_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3769_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_99_fu_3231_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3742_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_99_fu_3231_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3749_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_106_fu_3235_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3722_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_106_fu_3235_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3729_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_110_fu_3239_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3708_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_110_fu_3239_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3715_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_110_fu_3239_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_110_fu_3239_p2 : signal is "no";
    signal add_ln110_4_fu_3248_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3982_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_4_fu_3248_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3989_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_4_fu_3248_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_4_fu_3248_p2 : signal is "no";
    signal add_ln110_5_fu_3252_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3974_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_8_fu_3257_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3796_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_8_fu_3257_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3803_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_8_fu_3257_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_8_fu_3257_p2 : signal is "no";
    signal add_ln110_19_fu_3266_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3810_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_19_fu_3266_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_19_fu_3266_p2 : signal is "no";
    signal add_ln110_33_fu_3275_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3840_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_33_fu_3275_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3847_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_33_fu_3275_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_33_fu_3275_p2 : signal is "no";
    signal add_ln110_34_fu_3279_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3854_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_37_fu_3284_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3826_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_37_fu_3284_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3833_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_37_fu_3284_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_37_fu_3284_p2 : signal is "no";
    signal add_ln110_48_fu_3293_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3818_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_48_fu_3293_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_48_fu_3293_p2 : signal is "no";
    signal add_ln110_63_fu_3302_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3954_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_63_fu_3302_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3961_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_67_fu_3306_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3940_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_67_fu_3306_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3947_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_67_fu_3306_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_67_fu_3306_p2 : signal is "no";
    signal add_ln110_77_fu_3315_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3920_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_77_fu_3315_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3927_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_81_fu_3319_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3906_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_81_fu_3319_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3913_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_81_fu_3319_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_81_fu_3319_p2 : signal is "no";
    signal add_ln110_92_fu_3328_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3884_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_92_fu_3328_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3891_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_92_fu_3328_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_92_fu_3328_p2 : signal is "no";
    signal add_ln110_93_fu_3332_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3898_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_96_fu_3337_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3870_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_96_fu_3337_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3877_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_96_fu_3337_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_96_fu_3337_p2 : signal is "no";
    signal add_ln110_107_fu_3346_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3862_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_107_fu_3346_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_107_fu_3346_p2 : signal is "no";
    signal add_ln110_13_fu_3355_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_42_fu_3364_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_64_fu_3373_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4004_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_64_fu_3373_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_64_fu_3373_p2 : signal is "no";
    signal add_ln110_78_fu_3382_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3996_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_78_fu_3382_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln110_78_fu_3382_p2 : signal is "no";
    signal add_ln110_101_fu_3391_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_87_fu_3400_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln110_58_fu_3409_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal bitcast_ln288_fu_3428_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_fu_3432_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln317_fu_3459_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln317_fu_3462_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln18_fu_3476_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln18_fu_3481_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mantissa_fu_3493_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln18_1_fu_3506_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_fu_3502_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln18_fu_3509_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal lshr_ln18_fu_3513_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal shl_ln18_fu_3519_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_6_fu_3525_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_3535_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln59_fu_3552_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component lenet_hls_sitofp_32s_32_6_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_hls_mul_8s_8s_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_mac_muladd_8s_7s_8ns_8_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_5_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_6_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_7_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_8_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_9_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_10_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_11_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_12_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_13_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_14_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_15_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_16_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_17_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_18_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_19_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_20_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_21_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_22_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_23_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_24_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_25_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_26_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_27_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_28_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_29_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_30_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_31_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_32_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_33_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_34_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_35_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_36_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_37_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_38_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_39_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_40_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_41_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_42_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_43_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_44_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_45_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_46_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_47_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_48_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_49_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_50_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_51_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_52_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_53_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_54_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_55_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_56_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_57_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_58_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_59_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_60_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_61_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_62_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_63_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_64_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_65_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_66_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_67_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_68_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_69_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_70_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_71_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_72_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_73_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_74_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_75_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_76_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_77_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_78_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_79_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_80_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_81_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_82_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_83_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_84_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_85_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_86_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_87_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_88_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_89_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_90_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_91_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_92_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_93_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_94_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_95_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_96_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_97_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_98_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_99_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_100_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_101_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_102_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_103_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_104_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_105_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_106_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_107_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_108_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_109_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_110_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_111_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_112_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_113_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_114_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_115_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_116_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_117_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_118_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_119_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    p_ZL10f6_weights_0_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_0_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_0_address0,
        ce0 => p_ZL10f6_weights_0_ce0_local,
        q0 => p_ZL10f6_weights_0_q0);

    p_ZL10f6_weights_1_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_1_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_1_address0,
        ce0 => p_ZL10f6_weights_1_ce0_local,
        q0 => p_ZL10f6_weights_1_q0);

    p_ZL10f6_weights_2_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_2_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_2_address0,
        ce0 => p_ZL10f6_weights_2_ce0_local,
        q0 => p_ZL10f6_weights_2_q0);

    p_ZL10f6_weights_3_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_3_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_3_address0,
        ce0 => p_ZL10f6_weights_3_ce0_local,
        q0 => p_ZL10f6_weights_3_q0);

    p_ZL10f6_weights_4_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_4_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_4_address0,
        ce0 => p_ZL10f6_weights_4_ce0_local,
        q0 => p_ZL10f6_weights_4_q0);

    p_ZL10f6_weights_5_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_5_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_5_address0,
        ce0 => p_ZL10f6_weights_5_ce0_local,
        q0 => p_ZL10f6_weights_5_q0);

    p_ZL10f6_weights_6_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_6_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_6_address0,
        ce0 => p_ZL10f6_weights_6_ce0_local,
        q0 => p_ZL10f6_weights_6_q0);

    p_ZL10f6_weights_7_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_7_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_7_address0,
        ce0 => p_ZL10f6_weights_7_ce0_local,
        q0 => p_ZL10f6_weights_7_q0);

    p_ZL10f6_weights_8_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_8_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_8_address0,
        ce0 => p_ZL10f6_weights_8_ce0_local,
        q0 => p_ZL10f6_weights_8_q0);

    p_ZL10f6_weights_9_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_9_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_9_address0,
        ce0 => p_ZL10f6_weights_9_ce0_local,
        q0 => p_ZL10f6_weights_9_q0);

    p_ZL10f6_weights_10_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_10_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_10_address0,
        ce0 => p_ZL10f6_weights_10_ce0_local,
        q0 => p_ZL10f6_weights_10_q0);

    p_ZL10f6_weights_11_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_11_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_11_address0,
        ce0 => p_ZL10f6_weights_11_ce0_local,
        q0 => p_ZL10f6_weights_11_q0);

    p_ZL10f6_weights_12_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_12_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_12_address0,
        ce0 => p_ZL10f6_weights_12_ce0_local,
        q0 => p_ZL10f6_weights_12_q0);

    p_ZL10f6_weights_13_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_13_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_13_address0,
        ce0 => p_ZL10f6_weights_13_ce0_local,
        q0 => p_ZL10f6_weights_13_q0);

    p_ZL10f6_weights_14_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_14_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_14_address0,
        ce0 => p_ZL10f6_weights_14_ce0_local,
        q0 => p_ZL10f6_weights_14_q0);

    p_ZL10f6_weights_15_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_15_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_15_address0,
        ce0 => p_ZL10f6_weights_15_ce0_local,
        q0 => p_ZL10f6_weights_15_q0);

    p_ZL10f6_weights_16_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_16_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_16_address0,
        ce0 => p_ZL10f6_weights_16_ce0_local,
        q0 => p_ZL10f6_weights_16_q0);

    p_ZL10f6_weights_17_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_17_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_17_address0,
        ce0 => p_ZL10f6_weights_17_ce0_local,
        q0 => p_ZL10f6_weights_17_q0);

    p_ZL10f6_weights_18_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_18_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_18_address0,
        ce0 => p_ZL10f6_weights_18_ce0_local,
        q0 => p_ZL10f6_weights_18_q0);

    p_ZL10f6_weights_19_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_19_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_19_address0,
        ce0 => p_ZL10f6_weights_19_ce0_local,
        q0 => p_ZL10f6_weights_19_q0);

    p_ZL10f6_weights_20_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_20_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_20_address0,
        ce0 => p_ZL10f6_weights_20_ce0_local,
        q0 => p_ZL10f6_weights_20_q0);

    p_ZL10f6_weights_21_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_21_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_21_address0,
        ce0 => p_ZL10f6_weights_21_ce0_local,
        q0 => p_ZL10f6_weights_21_q0);

    p_ZL10f6_weights_22_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_22_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_22_address0,
        ce0 => p_ZL10f6_weights_22_ce0_local,
        q0 => p_ZL10f6_weights_22_q0);

    p_ZL10f6_weights_23_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_23_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_23_address0,
        ce0 => p_ZL10f6_weights_23_ce0_local,
        q0 => p_ZL10f6_weights_23_q0);

    p_ZL10f6_weights_24_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_24_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_24_address0,
        ce0 => p_ZL10f6_weights_24_ce0_local,
        q0 => p_ZL10f6_weights_24_q0);

    p_ZL10f6_weights_25_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_25_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_25_address0,
        ce0 => p_ZL10f6_weights_25_ce0_local,
        q0 => p_ZL10f6_weights_25_q0);

    p_ZL10f6_weights_26_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_26_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_26_address0,
        ce0 => p_ZL10f6_weights_26_ce0_local,
        q0 => p_ZL10f6_weights_26_q0);

    p_ZL10f6_weights_27_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_27_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_27_address0,
        ce0 => p_ZL10f6_weights_27_ce0_local,
        q0 => p_ZL10f6_weights_27_q0);

    p_ZL10f6_weights_28_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_28_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_28_address0,
        ce0 => p_ZL10f6_weights_28_ce0_local,
        q0 => p_ZL10f6_weights_28_q0);

    p_ZL10f6_weights_29_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_29_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_29_address0,
        ce0 => p_ZL10f6_weights_29_ce0_local,
        q0 => p_ZL10f6_weights_29_q0);

    p_ZL10f6_weights_30_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_30_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_30_address0,
        ce0 => p_ZL10f6_weights_30_ce0_local,
        q0 => p_ZL10f6_weights_30_q0);

    p_ZL10f6_weights_31_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_31_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_31_address0,
        ce0 => p_ZL10f6_weights_31_ce0_local,
        q0 => p_ZL10f6_weights_31_q0);

    p_ZL10f6_weights_32_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_32_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_32_address0,
        ce0 => p_ZL10f6_weights_32_ce0_local,
        q0 => p_ZL10f6_weights_32_q0);

    p_ZL10f6_weights_33_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_33_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_33_address0,
        ce0 => p_ZL10f6_weights_33_ce0_local,
        q0 => p_ZL10f6_weights_33_q0);

    p_ZL10f6_weights_34_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_34_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_34_address0,
        ce0 => p_ZL10f6_weights_34_ce0_local,
        q0 => p_ZL10f6_weights_34_q0);

    p_ZL10f6_weights_35_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_35_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_35_address0,
        ce0 => p_ZL10f6_weights_35_ce0_local,
        q0 => p_ZL10f6_weights_35_q0);

    p_ZL10f6_weights_36_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_36_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_36_address0,
        ce0 => p_ZL10f6_weights_36_ce0_local,
        q0 => p_ZL10f6_weights_36_q0);

    p_ZL10f6_weights_37_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_37_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_37_address0,
        ce0 => p_ZL10f6_weights_37_ce0_local,
        q0 => p_ZL10f6_weights_37_q0);

    p_ZL10f6_weights_38_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_38_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_38_address0,
        ce0 => p_ZL10f6_weights_38_ce0_local,
        q0 => p_ZL10f6_weights_38_q0);

    p_ZL10f6_weights_39_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_39_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_39_address0,
        ce0 => p_ZL10f6_weights_39_ce0_local,
        q0 => p_ZL10f6_weights_39_q0);

    p_ZL10f6_weights_40_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_40_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_40_address0,
        ce0 => p_ZL10f6_weights_40_ce0_local,
        q0 => p_ZL10f6_weights_40_q0);

    p_ZL10f6_weights_41_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_41_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_41_address0,
        ce0 => p_ZL10f6_weights_41_ce0_local,
        q0 => p_ZL10f6_weights_41_q0);

    p_ZL10f6_weights_42_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_42_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_42_address0,
        ce0 => p_ZL10f6_weights_42_ce0_local,
        q0 => p_ZL10f6_weights_42_q0);

    p_ZL10f6_weights_43_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_43_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_43_address0,
        ce0 => p_ZL10f6_weights_43_ce0_local,
        q0 => p_ZL10f6_weights_43_q0);

    p_ZL10f6_weights_44_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_44_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_44_address0,
        ce0 => p_ZL10f6_weights_44_ce0_local,
        q0 => p_ZL10f6_weights_44_q0);

    p_ZL10f6_weights_45_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_45_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_45_address0,
        ce0 => p_ZL10f6_weights_45_ce0_local,
        q0 => p_ZL10f6_weights_45_q0);

    p_ZL10f6_weights_46_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_46_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_46_address0,
        ce0 => p_ZL10f6_weights_46_ce0_local,
        q0 => p_ZL10f6_weights_46_q0);

    p_ZL10f6_weights_47_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_47_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_47_address0,
        ce0 => p_ZL10f6_weights_47_ce0_local,
        q0 => p_ZL10f6_weights_47_q0);

    p_ZL10f6_weights_48_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_48_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_48_address0,
        ce0 => p_ZL10f6_weights_48_ce0_local,
        q0 => p_ZL10f6_weights_48_q0);

    p_ZL10f6_weights_49_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_49_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_49_address0,
        ce0 => p_ZL10f6_weights_49_ce0_local,
        q0 => p_ZL10f6_weights_49_q0);

    p_ZL10f6_weights_50_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_50_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_50_address0,
        ce0 => p_ZL10f6_weights_50_ce0_local,
        q0 => p_ZL10f6_weights_50_q0);

    p_ZL10f6_weights_51_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_51_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_51_address0,
        ce0 => p_ZL10f6_weights_51_ce0_local,
        q0 => p_ZL10f6_weights_51_q0);

    p_ZL10f6_weights_52_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_52_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_52_address0,
        ce0 => p_ZL10f6_weights_52_ce0_local,
        q0 => p_ZL10f6_weights_52_q0);

    p_ZL10f6_weights_53_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_53_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_53_address0,
        ce0 => p_ZL10f6_weights_53_ce0_local,
        q0 => p_ZL10f6_weights_53_q0);

    p_ZL10f6_weights_54_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_54_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_54_address0,
        ce0 => p_ZL10f6_weights_54_ce0_local,
        q0 => p_ZL10f6_weights_54_q0);

    p_ZL10f6_weights_55_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_55_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_55_address0,
        ce0 => p_ZL10f6_weights_55_ce0_local,
        q0 => p_ZL10f6_weights_55_q0);

    p_ZL10f6_weights_56_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_56_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_56_address0,
        ce0 => p_ZL10f6_weights_56_ce0_local,
        q0 => p_ZL10f6_weights_56_q0);

    p_ZL10f6_weights_57_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_57_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_57_address0,
        ce0 => p_ZL10f6_weights_57_ce0_local,
        q0 => p_ZL10f6_weights_57_q0);

    p_ZL10f6_weights_58_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_58_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_58_address0,
        ce0 => p_ZL10f6_weights_58_ce0_local,
        q0 => p_ZL10f6_weights_58_q0);

    p_ZL10f6_weights_59_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_59_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_59_address0,
        ce0 => p_ZL10f6_weights_59_ce0_local,
        q0 => p_ZL10f6_weights_59_q0);

    p_ZL10f6_weights_60_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_60_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_60_address0,
        ce0 => p_ZL10f6_weights_60_ce0_local,
        q0 => p_ZL10f6_weights_60_q0);

    p_ZL10f6_weights_61_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_61_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_61_address0,
        ce0 => p_ZL10f6_weights_61_ce0_local,
        q0 => p_ZL10f6_weights_61_q0);

    p_ZL10f6_weights_62_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_62_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_62_address0,
        ce0 => p_ZL10f6_weights_62_ce0_local,
        q0 => p_ZL10f6_weights_62_q0);

    p_ZL10f6_weights_63_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_63_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_63_address0,
        ce0 => p_ZL10f6_weights_63_ce0_local,
        q0 => p_ZL10f6_weights_63_q0);

    p_ZL10f6_weights_64_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_64_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_64_address0,
        ce0 => p_ZL10f6_weights_64_ce0_local,
        q0 => p_ZL10f6_weights_64_q0);

    p_ZL10f6_weights_65_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_65_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_65_address0,
        ce0 => p_ZL10f6_weights_65_ce0_local,
        q0 => p_ZL10f6_weights_65_q0);

    p_ZL10f6_weights_66_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_66_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_66_address0,
        ce0 => p_ZL10f6_weights_66_ce0_local,
        q0 => p_ZL10f6_weights_66_q0);

    p_ZL10f6_weights_67_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_67_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_67_address0,
        ce0 => p_ZL10f6_weights_67_ce0_local,
        q0 => p_ZL10f6_weights_67_q0);

    p_ZL10f6_weights_68_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_68_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_68_address0,
        ce0 => p_ZL10f6_weights_68_ce0_local,
        q0 => p_ZL10f6_weights_68_q0);

    p_ZL10f6_weights_69_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_69_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_69_address0,
        ce0 => p_ZL10f6_weights_69_ce0_local,
        q0 => p_ZL10f6_weights_69_q0);

    p_ZL10f6_weights_70_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_70_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_70_address0,
        ce0 => p_ZL10f6_weights_70_ce0_local,
        q0 => p_ZL10f6_weights_70_q0);

    p_ZL10f6_weights_71_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_71_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_71_address0,
        ce0 => p_ZL10f6_weights_71_ce0_local,
        q0 => p_ZL10f6_weights_71_q0);

    p_ZL10f6_weights_72_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_72_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_72_address0,
        ce0 => p_ZL10f6_weights_72_ce0_local,
        q0 => p_ZL10f6_weights_72_q0);

    p_ZL10f6_weights_73_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_73_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_73_address0,
        ce0 => p_ZL10f6_weights_73_ce0_local,
        q0 => p_ZL10f6_weights_73_q0);

    p_ZL10f6_weights_74_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_74_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_74_address0,
        ce0 => p_ZL10f6_weights_74_ce0_local,
        q0 => p_ZL10f6_weights_74_q0);

    p_ZL10f6_weights_75_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_75_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_75_address0,
        ce0 => p_ZL10f6_weights_75_ce0_local,
        q0 => p_ZL10f6_weights_75_q0);

    p_ZL10f6_weights_76_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_76_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_76_address0,
        ce0 => p_ZL10f6_weights_76_ce0_local,
        q0 => p_ZL10f6_weights_76_q0);

    p_ZL10f6_weights_77_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_77_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_77_address0,
        ce0 => p_ZL10f6_weights_77_ce0_local,
        q0 => p_ZL10f6_weights_77_q0);

    p_ZL10f6_weights_78_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_78_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_78_address0,
        ce0 => p_ZL10f6_weights_78_ce0_local,
        q0 => p_ZL10f6_weights_78_q0);

    p_ZL10f6_weights_79_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_79_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_79_address0,
        ce0 => p_ZL10f6_weights_79_ce0_local,
        q0 => p_ZL10f6_weights_79_q0);

    p_ZL10f6_weights_80_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_80_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_80_address0,
        ce0 => p_ZL10f6_weights_80_ce0_local,
        q0 => p_ZL10f6_weights_80_q0);

    p_ZL10f6_weights_81_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_81_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_81_address0,
        ce0 => p_ZL10f6_weights_81_ce0_local,
        q0 => p_ZL10f6_weights_81_q0);

    p_ZL10f6_weights_82_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_82_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_82_address0,
        ce0 => p_ZL10f6_weights_82_ce0_local,
        q0 => p_ZL10f6_weights_82_q0);

    p_ZL10f6_weights_83_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_83_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_83_address0,
        ce0 => p_ZL10f6_weights_83_ce0_local,
        q0 => p_ZL10f6_weights_83_q0);

    p_ZL10f6_weights_84_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_84_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_84_address0,
        ce0 => p_ZL10f6_weights_84_ce0_local,
        q0 => p_ZL10f6_weights_84_q0);

    p_ZL10f6_weights_85_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_85_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_85_address0,
        ce0 => p_ZL10f6_weights_85_ce0_local,
        q0 => p_ZL10f6_weights_85_q0);

    p_ZL10f6_weights_86_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_86_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_86_address0,
        ce0 => p_ZL10f6_weights_86_ce0_local,
        q0 => p_ZL10f6_weights_86_q0);

    p_ZL10f6_weights_87_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_87_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_87_address0,
        ce0 => p_ZL10f6_weights_87_ce0_local,
        q0 => p_ZL10f6_weights_87_q0);

    p_ZL10f6_weights_88_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_88_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_88_address0,
        ce0 => p_ZL10f6_weights_88_ce0_local,
        q0 => p_ZL10f6_weights_88_q0);

    p_ZL10f6_weights_89_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_89_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_89_address0,
        ce0 => p_ZL10f6_weights_89_ce0_local,
        q0 => p_ZL10f6_weights_89_q0);

    p_ZL10f6_weights_90_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_90_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_90_address0,
        ce0 => p_ZL10f6_weights_90_ce0_local,
        q0 => p_ZL10f6_weights_90_q0);

    p_ZL10f6_weights_91_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_91_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_91_address0,
        ce0 => p_ZL10f6_weights_91_ce0_local,
        q0 => p_ZL10f6_weights_91_q0);

    p_ZL10f6_weights_92_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_92_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_92_address0,
        ce0 => p_ZL10f6_weights_92_ce0_local,
        q0 => p_ZL10f6_weights_92_q0);

    p_ZL10f6_weights_93_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_93_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_93_address0,
        ce0 => p_ZL10f6_weights_93_ce0_local,
        q0 => p_ZL10f6_weights_93_q0);

    p_ZL10f6_weights_94_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_94_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_94_address0,
        ce0 => p_ZL10f6_weights_94_ce0_local,
        q0 => p_ZL10f6_weights_94_q0);

    p_ZL10f6_weights_95_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_95_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_95_address0,
        ce0 => p_ZL10f6_weights_95_ce0_local,
        q0 => p_ZL10f6_weights_95_q0);

    p_ZL10f6_weights_96_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_96_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_96_address0,
        ce0 => p_ZL10f6_weights_96_ce0_local,
        q0 => p_ZL10f6_weights_96_q0);

    p_ZL10f6_weights_97_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_97_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_97_address0,
        ce0 => p_ZL10f6_weights_97_ce0_local,
        q0 => p_ZL10f6_weights_97_q0);

    p_ZL10f6_weights_98_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_98_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_98_address0,
        ce0 => p_ZL10f6_weights_98_ce0_local,
        q0 => p_ZL10f6_weights_98_q0);

    p_ZL10f6_weights_99_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_99_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_99_address0,
        ce0 => p_ZL10f6_weights_99_ce0_local,
        q0 => p_ZL10f6_weights_99_q0);

    p_ZL10f6_weights_100_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_100_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_100_address0,
        ce0 => p_ZL10f6_weights_100_ce0_local,
        q0 => p_ZL10f6_weights_100_q0);

    p_ZL10f6_weights_101_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_101_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_101_address0,
        ce0 => p_ZL10f6_weights_101_ce0_local,
        q0 => p_ZL10f6_weights_101_q0);

    p_ZL10f6_weights_102_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_102_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_102_address0,
        ce0 => p_ZL10f6_weights_102_ce0_local,
        q0 => p_ZL10f6_weights_102_q0);

    p_ZL10f6_weights_103_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_103_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_103_address0,
        ce0 => p_ZL10f6_weights_103_ce0_local,
        q0 => p_ZL10f6_weights_103_q0);

    p_ZL10f6_weights_104_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_104_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_104_address0,
        ce0 => p_ZL10f6_weights_104_ce0_local,
        q0 => p_ZL10f6_weights_104_q0);

    p_ZL10f6_weights_105_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_105_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_105_address0,
        ce0 => p_ZL10f6_weights_105_ce0_local,
        q0 => p_ZL10f6_weights_105_q0);

    p_ZL10f6_weights_106_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_106_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_106_address0,
        ce0 => p_ZL10f6_weights_106_ce0_local,
        q0 => p_ZL10f6_weights_106_q0);

    p_ZL10f6_weights_107_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_107_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_107_address0,
        ce0 => p_ZL10f6_weights_107_ce0_local,
        q0 => p_ZL10f6_weights_107_q0);

    p_ZL10f6_weights_108_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_108_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_108_address0,
        ce0 => p_ZL10f6_weights_108_ce0_local,
        q0 => p_ZL10f6_weights_108_q0);

    p_ZL10f6_weights_109_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_109_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_109_address0,
        ce0 => p_ZL10f6_weights_109_ce0_local,
        q0 => p_ZL10f6_weights_109_q0);

    p_ZL10f6_weights_110_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_110_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_110_address0,
        ce0 => p_ZL10f6_weights_110_ce0_local,
        q0 => p_ZL10f6_weights_110_q0);

    p_ZL10f6_weights_111_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_111_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_111_address0,
        ce0 => p_ZL10f6_weights_111_ce0_local,
        q0 => p_ZL10f6_weights_111_q0);

    p_ZL10f6_weights_112_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_112_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_112_address0,
        ce0 => p_ZL10f6_weights_112_ce0_local,
        q0 => p_ZL10f6_weights_112_q0);

    p_ZL10f6_weights_113_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_113_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_113_address0,
        ce0 => p_ZL10f6_weights_113_ce0_local,
        q0 => p_ZL10f6_weights_113_q0);

    p_ZL10f6_weights_114_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_114_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_114_address0,
        ce0 => p_ZL10f6_weights_114_ce0_local,
        q0 => p_ZL10f6_weights_114_q0);

    p_ZL10f6_weights_115_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_115_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_115_address0,
        ce0 => p_ZL10f6_weights_115_ce0_local,
        q0 => p_ZL10f6_weights_115_q0);

    p_ZL10f6_weights_116_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_116_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_116_address0,
        ce0 => p_ZL10f6_weights_116_ce0_local,
        q0 => p_ZL10f6_weights_116_q0);

    p_ZL10f6_weights_117_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_117_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_117_address0,
        ce0 => p_ZL10f6_weights_117_ce0_local,
        q0 => p_ZL10f6_weights_117_q0);

    p_ZL10f6_weights_118_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_118_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_118_address0,
        ce0 => p_ZL10f6_weights_118_ce0_local,
        q0 => p_ZL10f6_weights_118_q0);

    p_ZL10f6_weights_119_U : component lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_119_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10f6_weights_119_address0,
        ce0 => p_ZL10f6_weights_119_ce0_local,
        q0 => p_ZL10f6_weights_119_q0);

    mul_8s_8s_8_1_1_U2204 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_103_q0,
        din1 => f5_output_load_103,
        dout => mul_ln110_6_fu_2889_p2);

    mul_8s_8s_8_1_1_U2205 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_101_q0,
        din1 => f5_output_load_101,
        dout => mul_ln110_8_fu_2894_p2);

    mul_8s_8s_8_1_1_U2206 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_88_q0,
        din1 => f5_output_load_88,
        dout => mul_ln110_21_fu_2899_p2);

    mul_8s_8s_8_1_1_U2207 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_86_q0,
        din1 => f5_output_load_86,
        dout => mul_ln110_23_fu_2904_p2);

    mul_8s_8s_8_1_1_U2208 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_57_q0,
        din1 => f5_output_load_57,
        dout => mul_ln110_52_fu_2909_p2);

    mul_8s_8s_8_1_1_U2209 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_55_q0,
        din1 => f5_output_load_55,
        dout => mul_ln110_54_fu_2914_p2);

    mul_8s_8s_8_1_1_U2210 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_108_q0,
        din1 => f5_output_load_108,
        dout => mul_ln110_1_fu_2927_p2);

    mul_8s_8s_8_1_1_U2211 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_99_q0,
        din1 => f5_output_load_99,
        dout => mul_ln110_10_fu_2932_p2);

    mul_8s_8s_8_1_1_U2212 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_97_q0,
        din1 => f5_output_load_97,
        dout => mul_ln110_12_fu_2937_p2);

    mul_8s_8s_8_1_1_U2213 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_95_q0,
        din1 => f5_output_load_95,
        dout => mul_ln110_14_fu_2942_p2);

    mul_8s_8s_8_1_1_U2214 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_93_q0,
        din1 => f5_output_load_93,
        dout => mul_ln110_16_fu_2947_p2);

    mul_8s_8s_8_1_1_U2215 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_91_q0,
        din1 => f5_output_load_91,
        dout => mul_ln110_18_fu_2952_p2);

    mul_8s_8s_8_1_1_U2216 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_84_q0,
        din1 => f5_output_load_84,
        dout => mul_ln110_25_fu_2957_p2);

    mul_8s_8s_8_1_1_U2217 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_82_q0,
        din1 => f5_output_load_82,
        dout => mul_ln110_27_fu_2962_p2);

    mul_8s_8s_8_1_1_U2218 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_80_q0,
        din1 => f5_output_load_80,
        dout => mul_ln110_29_fu_2967_p2);

    mul_8s_8s_8_1_1_U2219 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_78_q0,
        din1 => f5_output_load_78,
        dout => mul_ln110_31_fu_2972_p2);

    mul_8s_8s_8_1_1_U2220 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_76_q0,
        din1 => f5_output_load_76,
        dout => mul_ln110_33_fu_2977_p2);

    mul_8s_8s_8_1_1_U2221 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_73_q0,
        din1 => f5_output_load_73,
        dout => mul_ln110_36_fu_2982_p2);

    mul_8s_8s_8_1_1_U2222 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_71_q0,
        din1 => f5_output_load_71,
        dout => mul_ln110_38_fu_2987_p2);

    mul_8s_8s_8_1_1_U2223 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_61_q0,
        din1 => f5_output_load_61,
        dout => mul_ln110_48_fu_2992_p2);

    mul_8s_8s_8_1_1_U2224 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_53_q0,
        din1 => f5_output_load_53,
        dout => mul_ln110_56_fu_2997_p2);

    mul_8s_8s_8_1_1_U2225 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_51_q0,
        din1 => f5_output_load_51,
        dout => mul_ln110_58_fu_3002_p2);

    mul_8s_8s_8_1_1_U2226 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_49_q0,
        din1 => f5_output_load_49,
        dout => mul_ln110_60_fu_3007_p2);

    mul_8s_8s_8_1_1_U2227 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_47_q0,
        din1 => f5_output_load_47,
        dout => mul_ln110_62_fu_3012_p2);

    mul_8s_8s_8_1_1_U2228 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_45_q0,
        din1 => f5_output_load_45,
        dout => mul_ln110_64_fu_3017_p2);

    mul_8s_8s_8_1_1_U2229 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_42_q0,
        din1 => f5_output_load_42,
        dout => mul_ln110_67_fu_3022_p2);

    mul_8s_8s_8_1_1_U2230 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_40_q0,
        din1 => f5_output_load_40,
        dout => mul_ln110_69_fu_3027_p2);

    mul_8s_8s_8_1_1_U2231 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_30_q0,
        din1 => f5_output_load_30,
        dout => mul_ln110_79_fu_3032_p2);

    mul_8s_8s_8_1_1_U2232 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_27_q0,
        din1 => f5_output_load_27,
        dout => mul_ln110_82_fu_3037_p2);

    mul_8s_8s_8_1_1_U2233 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_25_q0,
        din1 => f5_output_load_25,
        dout => mul_ln110_84_fu_3042_p2);

    mul_8s_8s_8_1_1_U2234 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_12_q0,
        din1 => f5_output_load_12,
        dout => mul_ln110_97_fu_3047_p2);

    mul_8s_8s_8_1_1_U2235 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_10_q0,
        din1 => f5_output_load_10,
        dout => mul_ln110_99_fu_3052_p2);

    mul_8s_8s_8_1_1_U2236 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_118_q0,
        din1 => f5_output_load_118,
        dout => mul_ln110_110_fu_3057_p2);

    mul_8s_8s_8_1_1_U2237 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_110_q0,
        din1 => f5_output_load_110,
        dout => mul_ln110_118_fu_3062_p2);

    mul_8s_8s_8_1_1_U2238 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_106_q0,
        din1 => f5_output_load_106,
        dout => mul_ln110_3_fu_3067_p2);

    mul_8s_8s_8_1_1_U2239 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_69_q0,
        din1 => f5_output_load_69,
        dout => mul_ln110_40_fu_3072_p2);

    mul_8s_8s_8_1_1_U2240 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_67_q0,
        din1 => f5_output_load_67,
        dout => mul_ln110_42_fu_3077_p2);

    mul_8s_8s_8_1_1_U2241 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_65_q0,
        din1 => f5_output_load_65,
        dout => mul_ln110_44_fu_3082_p2);

    mul_8s_8s_8_1_1_U2242 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_63_q0,
        din1 => f5_output_load_63,
        dout => mul_ln110_46_fu_3087_p2);

    mul_8s_8s_8_1_1_U2243 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_38_q0,
        din1 => f5_output_load_38,
        dout => mul_ln110_71_fu_3092_p2);

    mul_8s_8s_8_1_1_U2244 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_36_q0,
        din1 => f5_output_load_36,
        dout => mul_ln110_73_fu_3097_p2);

    mul_8s_8s_8_1_1_U2245 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_34_q0,
        din1 => f5_output_load_34,
        dout => mul_ln110_75_fu_3102_p2);

    mul_8s_8s_8_1_1_U2246 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_32_q0,
        din1 => f5_output_load_32,
        dout => mul_ln110_77_fu_3107_p2);

    mul_8s_8s_8_1_1_U2247 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_23_q0,
        din1 => f5_output_load_23,
        dout => mul_ln110_86_fu_3112_p2);

    mul_8s_8s_8_1_1_U2248 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_21_q0,
        din1 => f5_output_load_21,
        dout => mul_ln110_88_fu_3117_p2);

    mul_8s_8s_8_1_1_U2249 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_19_q0,
        din1 => f5_output_load_19,
        dout => mul_ln110_90_fu_3122_p2);

    mul_8s_8s_8_1_1_U2250 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_17_q0,
        din1 => f5_output_load_17,
        dout => mul_ln110_92_fu_3127_p2);

    mul_8s_8s_8_1_1_U2251 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_15_q0,
        din1 => f5_output_load_15,
        dout => mul_ln110_94_fu_3132_p2);

    mul_8s_8s_8_1_1_U2252 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_8_q0,
        din1 => f5_output_load_8,
        dout => mul_ln110_101_fu_3137_p2);

    mul_8s_8s_8_1_1_U2253 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_7_q0,
        din1 => f5_output_load_7,
        dout => mul_ln110_102_fu_3142_p2);

    mul_8s_8s_8_1_1_U2254 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_6_q0,
        din1 => f5_output_load_6,
        dout => mul_ln110_103_fu_3147_p2);

    mul_8s_8s_8_1_1_U2255 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_4_q0,
        din1 => f5_output_load_4,
        dout => mul_ln110_105_fu_3152_p2);

    mul_8s_8s_8_1_1_U2256 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_2_q0,
        din1 => f5_output_load_2,
        dout => mul_ln110_107_fu_3157_p2);

    mul_8s_8s_8_1_1_U2257 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_115_q0,
        din1 => f5_output_load_115,
        dout => mul_ln110_113_fu_3162_p2);

    mul_8s_8s_8_1_1_U2258 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_113_q0,
        din1 => f5_output_load_113,
        dout => mul_ln110_115_fu_3167_p2);

    mul_8s_8s_8_1_1_U2259 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL10f6_weights_111_q0,
        din1 => f5_output_load_111,
        dout => mul_ln110_117_fu_3172_p2);

    mac_muladd_8s_8s_8ns_8_4_1_U2260 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_102_q0,
        din1 => f5_output_load_102,
        din2 => mul_ln110_6_reg_5392,
        ce => ap_const_logic_1,
        dout => grp_fu_3564_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2261 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_100_q0,
        din1 => f5_output_load_100,
        din2 => mul_ln110_8_reg_5397,
        ce => ap_const_logic_1,
        dout => grp_fu_3571_p3);

    mac_muladd_8s_7s_8ns_8_4_1_U2262 : component lenet_hls_mac_muladd_8s_7s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f5_output_load_87,
        din1 => p_ZL10f6_weights_87_q0,
        din2 => mul_ln110_21_reg_5402,
        ce => ap_const_logic_1,
        dout => grp_fu_3578_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2263 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_85_q0,
        din1 => f5_output_load_85,
        din2 => mul_ln110_23_reg_5407,
        ce => ap_const_logic_1,
        dout => grp_fu_3585_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2264 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_58_q0,
        din1 => f5_output_load_58,
        din2 => mul_ln110_54_reg_5417,
        ce => ap_const_logic_1,
        dout => grp_fu_3592_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2265 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_119_q0,
        din1 => f5_output_load_119,
        din2 => mul_ln110_52_reg_5412,
        ce => ap_const_logic_1,
        dout => grp_fu_3599_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2266 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_109_q0,
        din1 => f5_output_load_109,
        din2 => mul_ln110_118_reg_5817,
        ce => ap_const_logic_1,
        dout => grp_fu_3606_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2267 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_107_q0,
        din1 => f5_output_load_107,
        din2 => mul_ln110_1_reg_5682,
        ce => ap_const_logic_1,
        dout => grp_fu_3613_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2268 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_98_q0,
        din1 => f5_output_load_98,
        din2 => mul_ln110_10_reg_5687,
        ce => ap_const_logic_1,
        dout => grp_fu_3620_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2269 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_96_q0,
        din1 => f5_output_load_96,
        din2 => mul_ln110_12_reg_5692,
        ce => ap_const_logic_1,
        dout => grp_fu_3627_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2270 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_94_q0,
        din1 => f5_output_load_94,
        din2 => mul_ln110_14_reg_5697,
        ce => ap_const_logic_1,
        dout => grp_fu_3634_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2271 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_92_q0,
        din1 => f5_output_load_92,
        din2 => mul_ln110_16_reg_5702,
        ce => ap_const_logic_1,
        dout => grp_fu_3641_p3);

    mac_muladd_8s_7s_8ns_8_4_1_U2272 : component lenet_hls_mac_muladd_8s_7s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f5_output_load_90,
        din1 => p_ZL10f6_weights_90_q0,
        din2 => mul_ln110_18_reg_5707,
        ce => ap_const_logic_1,
        dout => grp_fu_3648_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2273 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_83_q0,
        din1 => f5_output_load_83,
        din2 => mul_ln110_25_reg_5712,
        ce => ap_const_logic_1,
        dout => grp_fu_3654_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2274 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_81_q0,
        din1 => f5_output_load_81,
        din2 => mul_ln110_27_reg_5717,
        ce => ap_const_logic_1,
        dout => grp_fu_3661_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2275 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_79_q0,
        din1 => f5_output_load_79,
        din2 => mul_ln110_29_reg_5722,
        ce => ap_const_logic_1,
        dout => grp_fu_3668_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2276 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_77_q0,
        din1 => f5_output_load_77,
        din2 => mul_ln110_31_reg_5727,
        ce => ap_const_logic_1,
        dout => grp_fu_3675_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2277 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_75_q0,
        din1 => f5_output_load_75,
        din2 => mul_ln110_33_reg_5732,
        ce => ap_const_logic_1,
        dout => grp_fu_3682_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2278 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_72_q0,
        din1 => f5_output_load_72,
        din2 => mul_ln110_36_reg_5737,
        ce => ap_const_logic_1,
        dout => grp_fu_3688_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2279 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_70_q0,
        din1 => f5_output_load_70,
        din2 => mul_ln110_38_reg_5742,
        ce => ap_const_logic_1,
        dout => grp_fu_3695_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2280 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_60_q0,
        din1 => f5_output_load_60,
        din2 => mul_ln110_48_reg_5747,
        ce => ap_const_logic_1,
        dout => grp_fu_3702_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2281 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_56_q0,
        din1 => f5_output_load_56,
        din2 => mul_ln110_56_reg_5752,
        ce => ap_const_logic_1,
        dout => grp_fu_3708_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2282 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_54_q0,
        din1 => f5_output_load_54,
        din2 => mul_ln110_58_reg_5757,
        ce => ap_const_logic_1,
        dout => grp_fu_3715_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2283 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_52_q0,
        din1 => f5_output_load_52,
        din2 => mul_ln110_60_reg_5762,
        ce => ap_const_logic_1,
        dout => grp_fu_3722_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2284 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_50_q0,
        din1 => f5_output_load_50,
        din2 => mul_ln110_62_reg_5767,
        ce => ap_const_logic_1,
        dout => grp_fu_3729_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2285 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_48_q0,
        din1 => f5_output_load_48,
        din2 => mul_ln110_64_reg_5772,
        ce => ap_const_logic_1,
        dout => grp_fu_3736_p3);

    mac_muladd_8s_7s_8ns_8_4_1_U2286 : component lenet_hls_mac_muladd_8s_7s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f5_output_load_44,
        din1 => p_ZL10f6_weights_44_q0,
        din2 => mul_ln110_67_reg_5777,
        ce => ap_const_logic_1,
        dout => grp_fu_3742_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2287 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_43_q0,
        din1 => f5_output_load_43,
        din2 => mul_ln110_69_reg_5782,
        ce => ap_const_logic_1,
        dout => grp_fu_3749_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2288 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_33_q0,
        din1 => f5_output_load_33,
        din2 => mul_ln110_79_reg_5787,
        ce => ap_const_logic_1,
        dout => grp_fu_3756_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2289 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_29_q0,
        din1 => f5_output_load_29,
        din2 => mul_ln110_82_reg_5792,
        ce => ap_const_logic_1,
        dout => grp_fu_3762_p3);

    mac_muladd_8s_7s_8ns_8_4_1_U2290 : component lenet_hls_mac_muladd_8s_7s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f5_output_load_28,
        din1 => p_ZL10f6_weights_28_q0,
        din2 => mul_ln110_84_reg_5797,
        ce => ap_const_logic_1,
        dout => grp_fu_3769_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2291 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_14_q0,
        din1 => f5_output_load_14,
        din2 => mul_ln110_97_reg_5802,
        ce => ap_const_logic_1,
        dout => grp_fu_3776_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2292 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_13_q0,
        din1 => f5_output_load_13,
        din2 => mul_ln110_99_reg_5807,
        ce => ap_const_logic_1,
        dout => grp_fu_3783_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2293 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_116_q0,
        din1 => f5_output_load_116,
        din2 => mul_ln110_110_reg_5812,
        ce => ap_const_logic_1,
        dout => grp_fu_3790_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2294 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_105_q0,
        din1 => f5_output_load_105,
        din2 => mul_ln110_3_reg_5832,
        ce => ap_const_logic_1,
        dout => grp_fu_3796_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2295 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_104_q0,
        din1 => f5_output_load_104,
        din2 => mul_ln110_115_reg_5932,
        ce => ap_const_logic_1,
        dout => grp_fu_3803_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2296 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_89_q0,
        din1 => f5_output_load_89,
        din2 => grp_fu_3648_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_3810_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2297 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_74_q0,
        din1 => f5_output_load_74,
        din2 => grp_fu_3682_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_3818_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2298 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_68_q0,
        din1 => f5_output_load_68,
        din2 => mul_ln110_40_reg_5837,
        ce => ap_const_logic_1,
        dout => grp_fu_3826_p3);

    mac_muladd_8s_7s_8ns_8_4_1_U2299 : component lenet_hls_mac_muladd_8s_7s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f5_output_load_66,
        din1 => p_ZL10f6_weights_66_q0,
        din2 => mul_ln110_42_reg_5842,
        ce => ap_const_logic_1,
        dout => grp_fu_3833_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2300 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_64_q0,
        din1 => f5_output_load_64,
        din2 => mul_ln110_44_reg_5847,
        ce => ap_const_logic_1,
        dout => grp_fu_3840_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2301 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_62_q0,
        din1 => f5_output_load_62,
        din2 => mul_ln110_46_reg_5852,
        ce => ap_const_logic_1,
        dout => grp_fu_3847_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2302 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_59_q0,
        din1 => f5_output_load_59,
        din2 => grp_fu_3702_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_3854_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2303 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_46_q0,
        din1 => f5_output_load_46,
        din2 => grp_fu_3736_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_3862_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2304 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_41_q0,
        din1 => f5_output_load_41,
        din2 => mul_ln110_71_reg_5857,
        ce => ap_const_logic_1,
        dout => grp_fu_3870_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2305 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_39_q0,
        din1 => f5_output_load_39,
        din2 => mul_ln110_73_reg_5862,
        ce => ap_const_logic_1,
        dout => grp_fu_3877_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2306 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_37_q0,
        din1 => f5_output_load_37,
        din2 => mul_ln110_75_reg_5867,
        ce => ap_const_logic_1,
        dout => grp_fu_3884_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2307 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_35_q0,
        din1 => f5_output_load_35,
        din2 => mul_ln110_77_reg_5872,
        ce => ap_const_logic_1,
        dout => grp_fu_3891_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2308 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_31_q0,
        din1 => f5_output_load_31,
        din2 => grp_fu_3756_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_3898_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2309 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_26_q0,
        din1 => f5_output_load_26,
        din2 => mul_ln110_86_reg_5877,
        ce => ap_const_logic_1,
        dout => grp_fu_3906_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2310 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_24_q0,
        din1 => f5_output_load_24,
        din2 => mul_ln110_88_reg_5882,
        ce => ap_const_logic_1,
        dout => grp_fu_3913_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2311 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_22_q0,
        din1 => f5_output_load_22,
        din2 => mul_ln110_90_reg_5887,
        ce => ap_const_logic_1,
        dout => grp_fu_3920_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2312 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_20_q0,
        din1 => f5_output_load_20,
        din2 => mul_ln110_92_reg_5892,
        ce => ap_const_logic_1,
        dout => grp_fu_3927_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2313 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_18_q0,
        din1 => f5_output_load_18,
        din2 => mul_ln110_94_reg_5897,
        ce => ap_const_logic_1,
        dout => grp_fu_3934_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2314 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_11_q0,
        din1 => f5_output_load_11,
        din2 => mul_ln110_101_reg_5902,
        ce => ap_const_logic_1,
        dout => grp_fu_3940_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2315 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_9_q0,
        din1 => f5_output_load_9,
        din2 => mul_ln110_102_reg_5907,
        ce => ap_const_logic_1,
        dout => grp_fu_3947_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2316 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_5_q0,
        din1 => f5_output_load_5,
        din2 => mul_ln110_103_reg_5912,
        ce => ap_const_logic_1,
        dout => grp_fu_3954_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2317 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_3_q0,
        din1 => f5_output_load_3,
        din2 => mul_ln110_105_reg_5917,
        ce => ap_const_logic_1,
        dout => grp_fu_3961_p3);

    mac_muladd_8s_7s_8ns_8_4_1_U2318 : component lenet_hls_mac_muladd_8s_7s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f5_output_load,
        din1 => p_ZL10f6_weights_0_q0,
        din2 => mul_ln110_107_reg_5922,
        ce => ap_const_logic_1,
        dout => grp_fu_3968_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2319 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_117_q0,
        din1 => f5_output_load_117,
        din2 => grp_fu_3790_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_3974_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2320 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_114_q0,
        din1 => f5_output_load_114,
        din2 => mul_ln110_117_reg_5937,
        ce => ap_const_logic_1,
        dout => grp_fu_3982_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2321 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_112_q0,
        din1 => f5_output_load_112,
        din2 => mul_ln110_113_reg_5927,
        ce => ap_const_logic_1,
        dout => grp_fu_3989_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2322 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_16_q0,
        din1 => f5_output_load_16,
        din2 => grp_fu_3934_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_3996_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U2323 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL10f6_weights_1_q0,
        din1 => f5_output_load_1,
        din2 => grp_fu_3968_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_4004_p3);

    flow_control_loop_pipe_sequential_init_U : component lenet_hls_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter17_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    o_fu_538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln106_fu_2846_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    o_fu_538 <= add_ln106_fu_2852_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    o_fu_538 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln110_100_reg_6107 <= add_ln110_100_fu_3341_p2;
                add_ln110_106_reg_6032 <= add_ln110_106_fu_3235_p2;
                add_ln110_113_reg_5952 <= add_ln110_113_fu_3185_p2;
                add_ln110_114_reg_6037 <= add_ln110_114_fu_3243_p2;
                add_ln110_115_reg_6112 <= add_ln110_115_fu_3350_p2;
                add_ln110_116_reg_6137 <= add_ln110_116_fu_3395_p2;
                add_ln110_117_reg_6142 <= add_ln110_117_fu_3404_p2;
                add_ln110_11_reg_5962 <= add_ln110_11_fu_3189_p2;
                add_ln110_12_reg_6047 <= add_ln110_12_fu_3261_p2;
                add_ln110_18_reg_5972 <= add_ln110_18_fu_3193_p2;
                add_ln110_25_reg_5942 <= add_ln110_25_fu_3177_p2;
                add_ln110_26_reg_5977 <= add_ln110_26_fu_3201_p2;
                add_ln110_27_reg_6052 <= add_ln110_27_fu_3270_p2;
                add_ln110_28_reg_6117 <= add_ln110_28_fu_3359_p2;
                add_ln110_28_reg_6117_pp0_iter8_reg <= add_ln110_28_reg_6117;
                add_ln110_34_reg_6057 <= add_ln110_34_fu_3279_p2;
                add_ln110_40_reg_5987 <= add_ln110_40_fu_3206_p2;
                add_ln110_41_reg_6062 <= add_ln110_41_fu_3288_p2;
                add_ln110_47_reg_5997 <= add_ln110_47_fu_3210_p2;
                add_ln110_54_reg_5947 <= add_ln110_54_fu_3181_p2;
                add_ln110_55_reg_6002 <= add_ln110_55_fu_3218_p2;
                add_ln110_56_reg_6067 <= add_ln110_56_fu_3297_p2;
                add_ln110_57_reg_6122 <= add_ln110_57_fu_3368_p2;
                add_ln110_57_reg_6122_pp0_iter8_reg <= add_ln110_57_reg_6122;
                add_ln110_5_reg_6042 <= add_ln110_5_fu_3252_p2;
                add_ln110_63_reg_6077 <= add_ln110_63_fu_3302_p2;
                add_ln110_70_reg_6007 <= add_ln110_70_fu_3223_p2;
                add_ln110_71_reg_6082 <= add_ln110_71_fu_3310_p2;
                add_ln110_72_reg_6127 <= add_ln110_72_fu_3377_p2;
                add_ln110_77_reg_6092 <= add_ln110_77_fu_3315_p2;
                add_ln110_84_reg_6012 <= add_ln110_84_fu_3227_p2;
                add_ln110_85_reg_6097 <= add_ln110_85_fu_3323_p2;
                add_ln110_86_reg_6132 <= add_ln110_86_fu_3386_p2;
                add_ln110_93_reg_6102 <= add_ln110_93_fu_3332_p2;
                add_ln110_99_reg_6022 <= add_ln110_99_fu_3231_p2;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln6_reg_6152 <= icmp_ln6_fu_3418_p2;
                icmp_ln6_reg_6152_pp0_iter10_reg <= icmp_ln6_reg_6152;
                icmp_ln6_reg_6152_pp0_iter11_reg <= icmp_ln6_reg_6152_pp0_iter10_reg;
                icmp_ln6_reg_6152_pp0_iter12_reg <= icmp_ln6_reg_6152_pp0_iter11_reg;
                icmp_ln6_reg_6152_pp0_iter13_reg <= icmp_ln6_reg_6152_pp0_iter12_reg;
                icmp_ln6_reg_6152_pp0_iter14_reg <= icmp_ln6_reg_6152_pp0_iter13_reg;
                mul_ln110_101_reg_5902 <= mul_ln110_101_fu_3137_p2;
                mul_ln110_102_reg_5907 <= mul_ln110_102_fu_3142_p2;
                mul_ln110_103_reg_5912 <= mul_ln110_103_fu_3147_p2;
                mul_ln110_105_reg_5917 <= mul_ln110_105_fu_3152_p2;
                mul_ln110_107_reg_5922 <= mul_ln110_107_fu_3157_p2;
                mul_ln110_10_reg_5687 <= mul_ln110_10_fu_2932_p2;
                mul_ln110_110_reg_5812 <= mul_ln110_110_fu_3057_p2;
                mul_ln110_113_reg_5927 <= mul_ln110_113_fu_3162_p2;
                mul_ln110_115_reg_5932 <= mul_ln110_115_fu_3167_p2;
                mul_ln110_117_reg_5937 <= mul_ln110_117_fu_3172_p2;
                mul_ln110_118_reg_5817 <= mul_ln110_118_fu_3062_p2;
                mul_ln110_12_reg_5692 <= mul_ln110_12_fu_2937_p2;
                mul_ln110_14_reg_5697 <= mul_ln110_14_fu_2942_p2;
                mul_ln110_16_reg_5702 <= mul_ln110_16_fu_2947_p2;
                mul_ln110_18_reg_5707 <= mul_ln110_18_fu_2952_p2;
                mul_ln110_1_reg_5682 <= mul_ln110_1_fu_2927_p2;
                mul_ln110_21_reg_5402 <= mul_ln110_21_fu_2899_p2;
                mul_ln110_23_reg_5407 <= mul_ln110_23_fu_2904_p2;
                mul_ln110_25_reg_5712 <= mul_ln110_25_fu_2957_p2;
                mul_ln110_27_reg_5717 <= mul_ln110_27_fu_2962_p2;
                mul_ln110_29_reg_5722 <= mul_ln110_29_fu_2967_p2;
                mul_ln110_31_reg_5727 <= mul_ln110_31_fu_2972_p2;
                mul_ln110_33_reg_5732 <= mul_ln110_33_fu_2977_p2;
                mul_ln110_36_reg_5737 <= mul_ln110_36_fu_2982_p2;
                mul_ln110_38_reg_5742 <= mul_ln110_38_fu_2987_p2;
                mul_ln110_3_reg_5832 <= mul_ln110_3_fu_3067_p2;
                mul_ln110_40_reg_5837 <= mul_ln110_40_fu_3072_p2;
                mul_ln110_42_reg_5842 <= mul_ln110_42_fu_3077_p2;
                mul_ln110_44_reg_5847 <= mul_ln110_44_fu_3082_p2;
                mul_ln110_46_reg_5852 <= mul_ln110_46_fu_3087_p2;
                mul_ln110_48_reg_5747 <= mul_ln110_48_fu_2992_p2;
                mul_ln110_52_reg_5412 <= mul_ln110_52_fu_2909_p2;
                mul_ln110_54_reg_5417 <= mul_ln110_54_fu_2914_p2;
                mul_ln110_56_reg_5752 <= mul_ln110_56_fu_2997_p2;
                mul_ln110_58_reg_5757 <= mul_ln110_58_fu_3002_p2;
                mul_ln110_60_reg_5762 <= mul_ln110_60_fu_3007_p2;
                mul_ln110_62_reg_5767 <= mul_ln110_62_fu_3012_p2;
                mul_ln110_64_reg_5772 <= mul_ln110_64_fu_3017_p2;
                mul_ln110_67_reg_5777 <= mul_ln110_67_fu_3022_p2;
                mul_ln110_69_reg_5782 <= mul_ln110_69_fu_3027_p2;
                mul_ln110_6_reg_5392 <= mul_ln110_6_fu_2889_p2;
                mul_ln110_71_reg_5857 <= mul_ln110_71_fu_3092_p2;
                mul_ln110_73_reg_5862 <= mul_ln110_73_fu_3097_p2;
                mul_ln110_75_reg_5867 <= mul_ln110_75_fu_3102_p2;
                mul_ln110_77_reg_5872 <= mul_ln110_77_fu_3107_p2;
                mul_ln110_79_reg_5787 <= mul_ln110_79_fu_3032_p2;
                mul_ln110_82_reg_5792 <= mul_ln110_82_fu_3037_p2;
                mul_ln110_84_reg_5797 <= mul_ln110_84_fu_3042_p2;
                mul_ln110_86_reg_5877 <= mul_ln110_86_fu_3112_p2;
                mul_ln110_88_reg_5882 <= mul_ln110_88_fu_3117_p2;
                mul_ln110_8_reg_5397 <= mul_ln110_8_fu_2894_p2;
                mul_ln110_90_reg_5887 <= mul_ln110_90_fu_3122_p2;
                mul_ln110_92_reg_5892 <= mul_ln110_92_fu_3127_p2;
                mul_ln110_94_reg_5897 <= mul_ln110_94_fu_3132_p2;
                mul_ln110_97_reg_5802 <= mul_ln110_97_fu_3047_p2;
                mul_ln110_99_reg_5807 <= mul_ln110_99_fu_3052_p2;
                select_ln18_reg_6183 <= select_ln18_fu_3485_p3;
                sum_reg_6147 <= sum_fu_3413_p2;
                tmp_13_reg_6178 <= add_ln317_fu_3462_p2(8 downto 8);
                trunc_ln342_reg_6173 <= trunc_ln342_fu_3455_p1;
                trunc_ln342_reg_6173_pp0_iter16_reg <= trunc_ln342_reg_6173;
                val_reg_6188 <= val_fu_3545_p3;
                xs_exp_reg_6167 <= data_fu_3432_p3(30 downto 23);
                xs_sign_reg_6162 <= data_fu_3432_p3(31 downto 31);
                xs_sign_reg_6162_pp0_iter16_reg <= xs_sign_reg_6162;
                xs_sign_reg_6162_pp0_iter17_reg <= xs_sign_reg_6162_pp0_iter16_reg;
                    zext_ln106_reg_4623_pp0_iter10_reg(6 downto 0) <= zext_ln106_reg_4623_pp0_iter9_reg(6 downto 0);
                    zext_ln106_reg_4623_pp0_iter11_reg(6 downto 0) <= zext_ln106_reg_4623_pp0_iter10_reg(6 downto 0);
                    zext_ln106_reg_4623_pp0_iter12_reg(6 downto 0) <= zext_ln106_reg_4623_pp0_iter11_reg(6 downto 0);
                    zext_ln106_reg_4623_pp0_iter13_reg(6 downto 0) <= zext_ln106_reg_4623_pp0_iter12_reg(6 downto 0);
                    zext_ln106_reg_4623_pp0_iter14_reg(6 downto 0) <= zext_ln106_reg_4623_pp0_iter13_reg(6 downto 0);
                    zext_ln106_reg_4623_pp0_iter15_reg(6 downto 0) <= zext_ln106_reg_4623_pp0_iter14_reg(6 downto 0);
                    zext_ln106_reg_4623_pp0_iter16_reg(6 downto 0) <= zext_ln106_reg_4623_pp0_iter15_reg(6 downto 0);
                    zext_ln106_reg_4623_pp0_iter17_reg(6 downto 0) <= zext_ln106_reg_4623_pp0_iter16_reg(6 downto 0);
                    zext_ln106_reg_4623_pp0_iter2_reg(6 downto 0) <= zext_ln106_reg_4623_pp0_iter1_reg(6 downto 0);
                    zext_ln106_reg_4623_pp0_iter3_reg(6 downto 0) <= zext_ln106_reg_4623_pp0_iter2_reg(6 downto 0);
                    zext_ln106_reg_4623_pp0_iter4_reg(6 downto 0) <= zext_ln106_reg_4623_pp0_iter3_reg(6 downto 0);
                    zext_ln106_reg_4623_pp0_iter5_reg(6 downto 0) <= zext_ln106_reg_4623_pp0_iter4_reg(6 downto 0);
                    zext_ln106_reg_4623_pp0_iter6_reg(6 downto 0) <= zext_ln106_reg_4623_pp0_iter5_reg(6 downto 0);
                    zext_ln106_reg_4623_pp0_iter7_reg(6 downto 0) <= zext_ln106_reg_4623_pp0_iter6_reg(6 downto 0);
                    zext_ln106_reg_4623_pp0_iter8_reg(6 downto 0) <= zext_ln106_reg_4623_pp0_iter7_reg(6 downto 0);
                    zext_ln106_reg_4623_pp0_iter9_reg(6 downto 0) <= zext_ln106_reg_4623_pp0_iter8_reg(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    zext_ln106_reg_4623(6 downto 0) <= zext_ln106_fu_2858_p1(6 downto 0);
                    zext_ln106_reg_4623_pp0_iter1_reg(6 downto 0) <= zext_ln106_reg_4623(6 downto 0);
            end if;
        end if;
    end process;
    zext_ln106_reg_4623(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln106_reg_4623_pp0_iter1_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln106_reg_4623_pp0_iter2_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln106_reg_4623_pp0_iter3_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln106_reg_4623_pp0_iter4_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln106_reg_4623_pp0_iter5_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln106_reg_4623_pp0_iter6_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln106_reg_4623_pp0_iter7_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln106_reg_4623_pp0_iter8_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln106_reg_4623_pp0_iter9_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln106_reg_4623_pp0_iter10_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln106_reg_4623_pp0_iter11_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln106_reg_4623_pp0_iter12_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln106_reg_4623_pp0_iter13_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln106_reg_4623_pp0_iter14_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln106_reg_4623_pp0_iter15_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln106_reg_4623_pp0_iter16_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln106_reg_4623_pp0_iter17_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln106_fu_2852_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_o_2) + unsigned(ap_const_lv7_1));
    add_ln110_100_fu_3341_p2 <= std_logic_vector(unsigned(add_ln110_99_reg_6022) + unsigned(add_ln110_96_fu_3337_p2));
    add_ln110_101_fu_3391_p2 <= std_logic_vector(unsigned(add_ln110_100_reg_6107) + unsigned(add_ln110_93_reg_6102));
    add_ln110_106_fu_3235_p0 <= grp_fu_3722_p3;
    add_ln110_106_fu_3235_p1 <= grp_fu_3729_p3;
    add_ln110_106_fu_3235_p2 <= std_logic_vector(signed(add_ln110_106_fu_3235_p0) + signed(add_ln110_106_fu_3235_p1));
    add_ln110_107_fu_3346_p1 <= grp_fu_3862_p3;
    add_ln110_107_fu_3346_p2 <= std_logic_vector(unsigned(add_ln110_106_reg_6032) + unsigned(add_ln110_107_fu_3346_p1));
    add_ln110_110_fu_3239_p0 <= grp_fu_3708_p3;
    add_ln110_110_fu_3239_p1 <= grp_fu_3715_p3;
    add_ln110_110_fu_3239_p2 <= std_logic_vector(signed(add_ln110_110_fu_3239_p0) + signed(add_ln110_110_fu_3239_p1));
    add_ln110_113_fu_3185_p0 <= grp_fu_3599_p3;
    add_ln110_113_fu_3185_p1 <= grp_fu_3592_p3;
    add_ln110_113_fu_3185_p2 <= std_logic_vector(signed(add_ln110_113_fu_3185_p0) + signed(add_ln110_113_fu_3185_p1));
    add_ln110_114_fu_3243_p2 <= std_logic_vector(unsigned(add_ln110_113_reg_5952) + unsigned(add_ln110_110_fu_3239_p2));
    add_ln110_115_fu_3350_p2 <= std_logic_vector(unsigned(add_ln110_114_reg_6037) + unsigned(add_ln110_107_fu_3346_p2));
    add_ln110_116_fu_3395_p2 <= std_logic_vector(unsigned(add_ln110_115_reg_6112) + unsigned(add_ln110_101_fu_3391_p2));
    add_ln110_117_fu_3404_p2 <= std_logic_vector(unsigned(add_ln110_116_reg_6137) + unsigned(add_ln110_87_fu_3400_p2));
    add_ln110_11_fu_3189_p0 <= grp_fu_3606_p3;
    add_ln110_11_fu_3189_p1 <= grp_fu_3613_p3;
    add_ln110_11_fu_3189_p2 <= std_logic_vector(signed(add_ln110_11_fu_3189_p0) + signed(add_ln110_11_fu_3189_p1));
    add_ln110_12_fu_3261_p2 <= std_logic_vector(unsigned(add_ln110_11_reg_5962) + unsigned(add_ln110_8_fu_3257_p2));
    add_ln110_13_fu_3355_p2 <= std_logic_vector(unsigned(add_ln110_12_reg_6047) + unsigned(add_ln110_5_reg_6042));
    add_ln110_18_fu_3193_p0 <= grp_fu_3634_p3;
    add_ln110_18_fu_3193_p1 <= grp_fu_3641_p3;
    add_ln110_18_fu_3193_p2 <= std_logic_vector(signed(add_ln110_18_fu_3193_p0) + signed(add_ln110_18_fu_3193_p1));
    add_ln110_19_fu_3266_p1 <= grp_fu_3810_p3;
    add_ln110_19_fu_3266_p2 <= std_logic_vector(unsigned(add_ln110_18_reg_5972) + unsigned(add_ln110_19_fu_3266_p1));
    add_ln110_22_fu_3197_p0 <= grp_fu_3620_p3;
    add_ln110_22_fu_3197_p1 <= grp_fu_3627_p3;
    add_ln110_22_fu_3197_p2 <= std_logic_vector(signed(add_ln110_22_fu_3197_p0) + signed(add_ln110_22_fu_3197_p1));
    add_ln110_25_fu_3177_p0 <= grp_fu_3564_p3;
    add_ln110_25_fu_3177_p1 <= grp_fu_3571_p3;
    add_ln110_25_fu_3177_p2 <= std_logic_vector(signed(add_ln110_25_fu_3177_p0) + signed(add_ln110_25_fu_3177_p1));
    add_ln110_26_fu_3201_p2 <= std_logic_vector(unsigned(add_ln110_25_reg_5942) + unsigned(add_ln110_22_fu_3197_p2));
    add_ln110_27_fu_3270_p2 <= std_logic_vector(unsigned(add_ln110_26_reg_5977) + unsigned(add_ln110_19_fu_3266_p2));
    add_ln110_28_fu_3359_p2 <= std_logic_vector(unsigned(add_ln110_27_reg_6052) + unsigned(add_ln110_13_fu_3355_p2));
    add_ln110_33_fu_3275_p0 <= grp_fu_3840_p3;
    add_ln110_33_fu_3275_p1 <= grp_fu_3847_p3;
    add_ln110_33_fu_3275_p2 <= std_logic_vector(signed(add_ln110_33_fu_3275_p0) + signed(add_ln110_33_fu_3275_p1));
    add_ln110_34_fu_3279_p1 <= grp_fu_3854_p3;
    add_ln110_34_fu_3279_p2 <= std_logic_vector(unsigned(add_ln110_33_fu_3275_p2) + unsigned(add_ln110_34_fu_3279_p1));
    add_ln110_37_fu_3284_p0 <= grp_fu_3826_p3;
    add_ln110_37_fu_3284_p1 <= grp_fu_3833_p3;
    add_ln110_37_fu_3284_p2 <= std_logic_vector(signed(add_ln110_37_fu_3284_p0) + signed(add_ln110_37_fu_3284_p1));
    add_ln110_40_fu_3206_p0 <= grp_fu_3688_p3;
    add_ln110_40_fu_3206_p1 <= grp_fu_3695_p3;
    add_ln110_40_fu_3206_p2 <= std_logic_vector(signed(add_ln110_40_fu_3206_p0) + signed(add_ln110_40_fu_3206_p1));
    add_ln110_41_fu_3288_p2 <= std_logic_vector(unsigned(add_ln110_40_reg_5987) + unsigned(add_ln110_37_fu_3284_p2));
    add_ln110_42_fu_3364_p2 <= std_logic_vector(unsigned(add_ln110_41_reg_6062) + unsigned(add_ln110_34_reg_6057));
    add_ln110_47_fu_3210_p0 <= grp_fu_3668_p3;
    add_ln110_47_fu_3210_p1 <= grp_fu_3675_p3;
    add_ln110_47_fu_3210_p2 <= std_logic_vector(signed(add_ln110_47_fu_3210_p0) + signed(add_ln110_47_fu_3210_p1));
    add_ln110_48_fu_3293_p1 <= grp_fu_3818_p3;
    add_ln110_48_fu_3293_p2 <= std_logic_vector(unsigned(add_ln110_47_reg_5997) + unsigned(add_ln110_48_fu_3293_p1));
    add_ln110_4_fu_3248_p0 <= grp_fu_3982_p3;
    add_ln110_4_fu_3248_p1 <= grp_fu_3989_p3;
    add_ln110_4_fu_3248_p2 <= std_logic_vector(signed(add_ln110_4_fu_3248_p0) + signed(add_ln110_4_fu_3248_p1));
    add_ln110_51_fu_3214_p0 <= grp_fu_3654_p3;
    add_ln110_51_fu_3214_p1 <= grp_fu_3661_p3;
    add_ln110_51_fu_3214_p2 <= std_logic_vector(signed(add_ln110_51_fu_3214_p0) + signed(add_ln110_51_fu_3214_p1));
    add_ln110_54_fu_3181_p0 <= grp_fu_3578_p3;
    add_ln110_54_fu_3181_p1 <= grp_fu_3585_p3;
    add_ln110_54_fu_3181_p2 <= std_logic_vector(signed(add_ln110_54_fu_3181_p0) + signed(add_ln110_54_fu_3181_p1));
    add_ln110_55_fu_3218_p2 <= std_logic_vector(unsigned(add_ln110_54_reg_5947) + unsigned(add_ln110_51_fu_3214_p2));
    add_ln110_56_fu_3297_p2 <= std_logic_vector(unsigned(add_ln110_55_reg_6002) + unsigned(add_ln110_48_fu_3293_p2));
    add_ln110_57_fu_3368_p2 <= std_logic_vector(unsigned(add_ln110_56_reg_6067) + unsigned(add_ln110_42_fu_3364_p2));
    add_ln110_58_fu_3409_p2 <= std_logic_vector(unsigned(add_ln110_57_reg_6122_pp0_iter8_reg) + unsigned(add_ln110_28_reg_6117_pp0_iter8_reg));
    add_ln110_5_fu_3252_p1 <= grp_fu_3974_p3;
    add_ln110_5_fu_3252_p2 <= std_logic_vector(unsigned(add_ln110_4_fu_3248_p2) + unsigned(add_ln110_5_fu_3252_p1));
    add_ln110_63_fu_3302_p0 <= grp_fu_3954_p3;
    add_ln110_63_fu_3302_p1 <= grp_fu_3961_p3;
    add_ln110_63_fu_3302_p2 <= std_logic_vector(signed(add_ln110_63_fu_3302_p0) + signed(add_ln110_63_fu_3302_p1));
    add_ln110_64_fu_3373_p1 <= grp_fu_4004_p3;
    add_ln110_64_fu_3373_p2 <= std_logic_vector(unsigned(add_ln110_63_reg_6077) + unsigned(add_ln110_64_fu_3373_p1));
    add_ln110_67_fu_3306_p0 <= grp_fu_3940_p3;
    add_ln110_67_fu_3306_p1 <= grp_fu_3947_p3;
    add_ln110_67_fu_3306_p2 <= std_logic_vector(signed(add_ln110_67_fu_3306_p0) + signed(add_ln110_67_fu_3306_p1));
    add_ln110_70_fu_3223_p0 <= grp_fu_3776_p3;
    add_ln110_70_fu_3223_p1 <= grp_fu_3783_p3;
    add_ln110_70_fu_3223_p2 <= std_logic_vector(signed(add_ln110_70_fu_3223_p0) + signed(add_ln110_70_fu_3223_p1));
    add_ln110_71_fu_3310_p2 <= std_logic_vector(unsigned(add_ln110_70_reg_6007) + unsigned(add_ln110_67_fu_3306_p2));
    add_ln110_72_fu_3377_p2 <= std_logic_vector(unsigned(add_ln110_71_reg_6082) + unsigned(add_ln110_64_fu_3373_p2));
    add_ln110_77_fu_3315_p0 <= grp_fu_3920_p3;
    add_ln110_77_fu_3315_p1 <= grp_fu_3927_p3;
    add_ln110_77_fu_3315_p2 <= std_logic_vector(signed(add_ln110_77_fu_3315_p0) + signed(add_ln110_77_fu_3315_p1));
    add_ln110_78_fu_3382_p1 <= grp_fu_3996_p3;
    add_ln110_78_fu_3382_p2 <= std_logic_vector(unsigned(add_ln110_77_reg_6092) + unsigned(add_ln110_78_fu_3382_p1));
    add_ln110_81_fu_3319_p0 <= grp_fu_3906_p3;
    add_ln110_81_fu_3319_p1 <= grp_fu_3913_p3;
    add_ln110_81_fu_3319_p2 <= std_logic_vector(signed(add_ln110_81_fu_3319_p0) + signed(add_ln110_81_fu_3319_p1));
    add_ln110_84_fu_3227_p0 <= grp_fu_3762_p3;
    add_ln110_84_fu_3227_p1 <= grp_fu_3769_p3;
    add_ln110_84_fu_3227_p2 <= std_logic_vector(signed(add_ln110_84_fu_3227_p0) + signed(add_ln110_84_fu_3227_p1));
    add_ln110_85_fu_3323_p2 <= std_logic_vector(unsigned(add_ln110_84_reg_6012) + unsigned(add_ln110_81_fu_3319_p2));
    add_ln110_86_fu_3386_p2 <= std_logic_vector(unsigned(add_ln110_85_reg_6097) + unsigned(add_ln110_78_fu_3382_p2));
    add_ln110_87_fu_3400_p2 <= std_logic_vector(unsigned(add_ln110_86_reg_6132) + unsigned(add_ln110_72_reg_6127));
    add_ln110_8_fu_3257_p0 <= grp_fu_3796_p3;
    add_ln110_8_fu_3257_p1 <= grp_fu_3803_p3;
    add_ln110_8_fu_3257_p2 <= std_logic_vector(signed(add_ln110_8_fu_3257_p0) + signed(add_ln110_8_fu_3257_p1));
    add_ln110_92_fu_3328_p0 <= grp_fu_3884_p3;
    add_ln110_92_fu_3328_p1 <= grp_fu_3891_p3;
    add_ln110_92_fu_3328_p2 <= std_logic_vector(signed(add_ln110_92_fu_3328_p0) + signed(add_ln110_92_fu_3328_p1));
    add_ln110_93_fu_3332_p1 <= grp_fu_3898_p3;
    add_ln110_93_fu_3332_p2 <= std_logic_vector(unsigned(add_ln110_92_fu_3328_p2) + unsigned(add_ln110_93_fu_3332_p1));
    add_ln110_96_fu_3337_p0 <= grp_fu_3870_p3;
    add_ln110_96_fu_3337_p1 <= grp_fu_3877_p3;
    add_ln110_96_fu_3337_p2 <= std_logic_vector(signed(add_ln110_96_fu_3337_p0) + signed(add_ln110_96_fu_3337_p1));
    add_ln110_99_fu_3231_p0 <= grp_fu_3742_p3;
    add_ln110_99_fu_3231_p1 <= grp_fu_3749_p3;
    add_ln110_99_fu_3231_p2 <= std_logic_vector(signed(add_ln110_99_fu_3231_p0) + signed(add_ln110_99_fu_3231_p1));
    add_ln317_fu_3462_p2 <= std_logic_vector(unsigned(zext_ln317_fu_3459_p1) + unsigned(ap_const_lv9_181));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln106_fu_2846_p2)
    begin
        if (((icmp_ln106_fu_2846_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter17_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter17_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_o_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, o_fu_538, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_o_2 <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_o_2 <= o_fu_538;
        end if; 
    end process;

    bitcast_ln288_fu_3428_p1 <= grp_fu_1583_p_dout0;
    data_fu_3432_p3 <= 
        bitcast_ln288_fu_3428_p1 when (icmp_ln6_reg_6152_pp0_iter14_reg(0) = '1') else 
        ap_const_lv32_0;
    f6_output_address0 <= zext_ln106_reg_4623_pp0_iter17_reg(7 - 1 downto 0);
    f6_output_ce0 <= f6_output_ce0_local;

    f6_output_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1))) then 
            f6_output_ce0_local <= ap_const_logic_1;
        else 
            f6_output_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    f6_output_d0 <= result_1_fu_3557_p3;
    f6_output_we0 <= f6_output_we0_local;

    f6_output_we0_local_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1))) then 
            f6_output_we0_local <= ap_const_logic_1;
        else 
            f6_output_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1583_p_ce <= ap_const_logic_1;
    grp_fu_1583_p_din0 <= sext_ln6_fu_3424_p1;
    icmp_ln106_fu_2846_p2 <= "1" when (ap_sig_allocacmp_o_2 = ap_const_lv7_54) else "0";
    icmp_ln6_fu_3418_p2 <= "1" when (signed(sum_fu_3413_p2) > signed(ap_const_lv8_0)) else "0";
    lshr_ln18_fu_3513_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_fu_3502_p1),to_integer(unsigned('0' & zext_ln18_fu_3509_p1(31-1 downto 0)))));
    mantissa_fu_3493_p4 <= ((ap_const_lv1_1 & trunc_ln342_reg_6173_pp0_iter16_reg) & ap_const_lv1_0);
    p_ZL10f6_weights_0_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_100_address0 <= zext_ln106_fu_2858_p1(7 - 1 downto 0);

    p_ZL10f6_weights_100_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_100_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_100_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_101_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_101_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_101_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_101_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_102_address0 <= zext_ln106_fu_2858_p1(7 - 1 downto 0);

    p_ZL10f6_weights_102_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_102_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_102_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_103_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_103_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_103_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_103_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_104_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_104_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_104_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_104_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_105_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_105_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_105_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_105_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_106_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_106_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_106_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_106_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_107_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_107_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_107_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_107_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_108_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_108_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_108_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_108_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_109_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_109_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_109_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_109_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_10_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_10_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_110_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_110_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_110_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_110_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_111_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_111_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_111_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_111_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_112_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_112_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_112_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_112_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_113_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_113_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_113_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_113_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_114_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_114_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_114_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_114_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_115_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_115_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_115_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_115_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_116_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_116_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_116_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_116_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_117_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_117_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_117_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_117_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_118_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_118_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_118_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_118_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_119_address0 <= zext_ln106_fu_2858_p1(7 - 1 downto 0);

    p_ZL10f6_weights_119_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_119_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_119_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_11_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_11_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_12_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_12_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_13_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_14_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_15_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_15_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_16_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_16_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_16_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_17_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_17_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_17_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_17_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_18_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_18_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_18_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_18_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_19_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_19_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_19_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_19_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_1_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_20_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_20_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_20_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_20_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_21_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_21_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_21_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_21_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_22_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_22_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_22_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_22_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_23_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_23_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_23_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_23_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_24_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_24_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_24_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_24_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_25_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_25_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_25_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_25_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_26_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_26_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_26_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_26_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_27_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_27_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_27_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_27_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_28_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_28_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_28_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_28_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_29_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_29_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_29_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_29_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_2_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_30_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_30_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_30_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_30_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_31_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_31_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_31_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_31_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_32_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_32_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_32_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_32_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_33_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_33_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_33_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_33_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_34_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_34_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_34_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_34_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_35_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_35_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_35_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_35_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_36_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_36_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_36_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_36_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_37_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_37_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_37_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_37_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_38_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_38_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_38_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_38_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_39_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_39_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_39_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_39_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_3_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_40_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_40_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_40_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_40_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_41_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_41_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_41_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_41_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_42_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_42_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_42_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_42_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_43_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_43_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_43_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_43_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_44_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_44_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_44_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_44_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_45_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_45_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_45_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_45_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_46_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_46_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_46_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_46_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_47_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_47_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_47_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_47_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_48_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_48_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_48_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_48_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_49_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_49_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_49_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_49_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_4_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_4_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_50_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_50_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_50_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_50_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_51_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_51_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_51_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_51_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_52_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_52_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_52_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_52_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_53_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_53_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_53_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_53_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_54_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_54_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_54_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_54_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_55_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_55_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_55_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_55_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_56_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_56_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_56_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_56_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_57_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_57_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_57_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_57_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_58_address0 <= zext_ln106_fu_2858_p1(7 - 1 downto 0);

    p_ZL10f6_weights_58_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_58_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_58_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_59_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_59_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_59_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_59_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_5_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_5_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_60_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_60_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_60_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_60_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_61_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_61_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_61_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_61_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_62_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_62_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_62_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_62_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_63_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_63_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_63_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_63_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_64_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_64_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_64_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_64_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_65_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_65_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_65_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_65_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_66_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_66_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_66_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_66_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_67_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_67_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_67_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_67_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_68_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_68_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_68_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_68_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_69_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_69_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_69_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_69_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_6_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_6_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_70_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_70_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_70_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_70_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_71_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_71_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_71_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_71_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_72_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_72_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_72_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_72_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_73_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_73_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_73_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_73_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_74_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_74_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_74_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_74_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_75_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_75_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_75_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_75_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_76_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_76_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_76_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_76_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_77_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_77_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_77_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_77_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_78_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_78_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_78_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_78_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_79_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_79_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_79_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_79_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_7_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_7_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_80_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_80_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_80_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_80_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_81_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_81_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_81_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_81_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_82_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_82_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_82_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_82_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_83_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_83_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_83_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_83_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_84_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_84_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_84_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_84_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_85_address0 <= zext_ln106_fu_2858_p1(7 - 1 downto 0);

    p_ZL10f6_weights_85_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_85_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_85_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_86_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_86_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_86_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_86_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_87_address0 <= zext_ln106_fu_2858_p1(7 - 1 downto 0);

    p_ZL10f6_weights_87_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_87_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_87_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_88_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_88_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_88_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_88_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_89_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_89_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_89_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_89_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_8_address0 <= zext_ln106_reg_4623_pp0_iter2_reg(7 - 1 downto 0);

    p_ZL10f6_weights_8_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL10f6_weights_8_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_90_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_90_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_90_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_90_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_91_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_91_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_91_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_91_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_92_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_92_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_92_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_92_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_93_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_93_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_93_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_93_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_94_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_94_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_94_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_94_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_95_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_95_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_95_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_95_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_96_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_96_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_96_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_96_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_97_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_97_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_97_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_97_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_98_address0 <= zext_ln106_reg_4623(7 - 1 downto 0);

    p_ZL10f6_weights_98_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL10f6_weights_98_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_98_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_99_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_99_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_99_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_99_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10f6_weights_9_address0 <= zext_ln106_reg_4623_pp0_iter1_reg(7 - 1 downto 0);

    p_ZL10f6_weights_9_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL10f6_weights_9_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10f6_weights_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    result_1_fu_3557_p3 <= 
        sub_ln59_fu_3552_p2 when (xs_sign_reg_6162_pp0_iter17_reg(0) = '1') else 
        val_reg_6188;
    select_ln18_fu_3485_p3 <= 
        sext_ln18_fu_3481_p1 when (tmp_13_fu_3468_p3(0) = '1') else 
        add_ln317_fu_3462_p2;
        sext_ln18_1_fu_3506_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_reg_6183),32));

        sext_ln18_fu_3481_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_fu_3476_p2),9));

        sext_ln6_fu_3424_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_reg_6147),32));

    shl_ln18_fu_3519_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_fu_3502_p1),to_integer(unsigned('0' & zext_ln18_fu_3509_p1(31-1 downto 0)))));
    sub_ln18_fu_3476_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(xs_exp_reg_6167));
    sub_ln59_fu_3552_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(val_reg_6188));
    sum_fu_3413_p2 <= std_logic_vector(unsigned(add_ln110_117_reg_6142) + unsigned(add_ln110_58_fu_3409_p2));
    tmp_13_fu_3468_p3 <= add_ln317_fu_3462_p2(8 downto 8);
    tmp_6_fu_3525_p4 <= lshr_ln18_fu_3513_p2(31 downto 24);
    tmp_7_fu_3535_p4 <= shl_ln18_fu_3519_p2(31 downto 24);
    trunc_ln342_fu_3455_p1 <= data_fu_3432_p3(23 - 1 downto 0);
    val_fu_3545_p3 <= 
        tmp_6_fu_3525_p4 when (tmp_13_reg_6178(0) = '1') else 
        tmp_7_fu_3535_p4;
    zext_ln106_fu_2858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_o_2),64));
    zext_ln15_fu_3502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_fu_3493_p4),55));
    zext_ln18_fu_3509_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_1_fu_3506_p1),55));
    zext_ln317_fu_3459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_reg_6167),9));
end behav;
