Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec  2 22:14:14 2020
| Host         : LAPTOP-JUUSF46K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.056        0.000                      0                 1513        0.169        0.000                      0                 1513        4.500        0.000                       0                   546  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               2.056        0.000                      0                 1513        0.169        0.000                      0                 1513        4.500        0.000                       0                   546  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_regfile/M_column3_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 2.462ns (31.551%)  route 5.341ns (68.449%))
  Logic Levels:           7  (CARRY4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.558     5.142    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=119, routed)         1.720     7.281    gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_0[0]
    SLICE_X64Y96         LUT5 (Prop_lut5_I0_O)        0.325     7.606 r  gameCPU/game_controlunit/out0_carry_i_35/O
                         net (fo=15, routed)          1.207     8.813    gameCPU/game_controlunit/out0_carry_i_35_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.328     9.141 r  gameCPU/game_controlunit/out0_carry__0_i_15/O
                         net (fo=1, routed)           0.302     9.443    gameCPU/game_controlunit/out0_carry__0_i_15_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I3_O)        0.124     9.567 r  gameCPU/game_controlunit/out0_carry__0_i_4/O
                         net (fo=2, routed)           0.470    10.037    gameCPU/game_controlunit/M_column0_q_reg[11][3]
    SLICE_X60Y93         LUT5 (Prop_lut5_I4_O)        0.124    10.161 r  gameCPU/game_controlunit/out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.161    gameCPU_n_27
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.674 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.674    game_alu/out0_carry__0_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.997 r  game_alu/out0_carry__1/O[1]
                         net (fo=1, routed)           0.571    11.568    gameCPU/game_controlunit/M_column1_q_reg[11][1]
    SLICE_X63Y96         LUT5 (Prop_lut5_I1_O)        0.306    11.874 r  gameCPU/game_controlunit/M_column1_q[9]_i_1/O
                         net (fo=12, routed)          1.071    12.945    gameCPU/game_regfile/D[9]
    SLICE_X55Y93         FDRE                                         r  gameCPU/game_regfile/M_column3_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.442    14.846    gameCPU/game_regfile/clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  gameCPU/game_regfile/M_column3_q_reg[9]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X55Y93         FDRE (Setup_fdre_C_D)       -0.081    15.002    gameCPU/game_regfile/M_column3_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -12.945    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_regfile/M_temp_var2_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.719ns  (logic 2.490ns (32.259%)  route 5.229ns (67.741%))
  Logic Levels:           8  (CARRY4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.558     5.142    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=119, routed)         1.720     7.281    gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_0[0]
    SLICE_X64Y96         LUT5 (Prop_lut5_I0_O)        0.325     7.606 r  gameCPU/game_controlunit/out0_carry_i_35/O
                         net (fo=15, routed)          1.207     8.813    gameCPU/game_controlunit/out0_carry_i_35_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.328     9.141 r  gameCPU/game_controlunit/out0_carry__0_i_15/O
                         net (fo=1, routed)           0.302     9.443    gameCPU/game_controlunit/out0_carry__0_i_15_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I3_O)        0.124     9.567 r  gameCPU/game_controlunit/out0_carry__0_i_4/O
                         net (fo=2, routed)           0.470    10.037    gameCPU/game_controlunit/M_column0_q_reg[11][3]
    SLICE_X60Y93         LUT5 (Prop_lut5_I4_O)        0.124    10.161 r  gameCPU/game_controlunit/out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.161    gameCPU_n_27
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.674 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.674    game_alu/out0_carry__0_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.791 r  game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    gameCPU/game_alu/CO[0]
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.030 r  gameCPU/game_alu/out0_carry__2/O[2]
                         net (fo=1, routed)           0.570    11.600    gameCPU/game_controlunit/M_column1_q_reg[15][2]
    SLICE_X60Y97         LUT5 (Prop_lut5_I2_O)        0.301    11.901 r  gameCPU/game_controlunit/M_column1_q[14]_i_1/O
                         net (fo=12, routed)          0.960    12.861    gameCPU/game_regfile/D[14]
    SLICE_X56Y93         FDRE                                         r  gameCPU/game_regfile/M_temp_var2_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.443    14.847    gameCPU/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  gameCPU/game_regfile/M_temp_var2_q_reg[14]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X56Y93         FDRE (Setup_fdre_C_D)       -0.031    15.039    gameCPU/game_regfile/M_temp_var2_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_regfile/M_column3_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.671ns  (logic 2.490ns (32.458%)  route 5.181ns (67.542%))
  Logic Levels:           8  (CARRY4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.558     5.142    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=119, routed)         1.720     7.281    gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_0[0]
    SLICE_X64Y96         LUT5 (Prop_lut5_I0_O)        0.325     7.606 r  gameCPU/game_controlunit/out0_carry_i_35/O
                         net (fo=15, routed)          1.207     8.813    gameCPU/game_controlunit/out0_carry_i_35_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.328     9.141 r  gameCPU/game_controlunit/out0_carry__0_i_15/O
                         net (fo=1, routed)           0.302     9.443    gameCPU/game_controlunit/out0_carry__0_i_15_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I3_O)        0.124     9.567 r  gameCPU/game_controlunit/out0_carry__0_i_4/O
                         net (fo=2, routed)           0.470    10.037    gameCPU/game_controlunit/M_column0_q_reg[11][3]
    SLICE_X60Y93         LUT5 (Prop_lut5_I4_O)        0.124    10.161 r  gameCPU/game_controlunit/out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.161    gameCPU_n_27
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.674 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.674    game_alu/out0_carry__0_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.791 r  game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    gameCPU/game_alu/CO[0]
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.030 r  gameCPU/game_alu/out0_carry__2/O[2]
                         net (fo=1, routed)           0.570    11.600    gameCPU/game_controlunit/M_column1_q_reg[15][2]
    SLICE_X60Y97         LUT5 (Prop_lut5_I2_O)        0.301    11.901 r  gameCPU/game_controlunit/M_column1_q[14]_i_1/O
                         net (fo=12, routed)          0.913    12.813    gameCPU/game_regfile/D[14]
    SLICE_X57Y95         FDRE                                         r  gameCPU/game_regfile/M_column3_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.443    14.847    gameCPU/game_regfile/clk_IBUF_BUFG
    SLICE_X57Y95         FDRE                                         r  gameCPU/game_regfile/M_column3_q_reg[14]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y95         FDRE (Setup_fdre_C_D)       -0.067    15.003    gameCPU/game_regfile/M_column3_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_regfile/M_column2_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 2.490ns (32.321%)  route 5.214ns (67.679%))
  Logic Levels:           8  (CARRY4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.558     5.142    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=119, routed)         1.720     7.281    gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_0[0]
    SLICE_X64Y96         LUT5 (Prop_lut5_I0_O)        0.325     7.606 r  gameCPU/game_controlunit/out0_carry_i_35/O
                         net (fo=15, routed)          1.207     8.813    gameCPU/game_controlunit/out0_carry_i_35_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.328     9.141 r  gameCPU/game_controlunit/out0_carry__0_i_15/O
                         net (fo=1, routed)           0.302     9.443    gameCPU/game_controlunit/out0_carry__0_i_15_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I3_O)        0.124     9.567 r  gameCPU/game_controlunit/out0_carry__0_i_4/O
                         net (fo=2, routed)           0.470    10.037    gameCPU/game_controlunit/M_column0_q_reg[11][3]
    SLICE_X60Y93         LUT5 (Prop_lut5_I4_O)        0.124    10.161 r  gameCPU/game_controlunit/out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.161    gameCPU_n_27
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.674 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.674    game_alu/out0_carry__0_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.791 r  game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    gameCPU/game_alu/CO[0]
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.030 r  gameCPU/game_alu/out0_carry__2/O[2]
                         net (fo=1, routed)           0.570    11.600    gameCPU/game_controlunit/M_column1_q_reg[15][2]
    SLICE_X60Y97         LUT5 (Prop_lut5_I2_O)        0.301    11.901 r  gameCPU/game_controlunit/M_column1_q[14]_i_1/O
                         net (fo=12, routed)          0.945    12.846    gameCPU/game_regfile/D[14]
    SLICE_X56Y94         FDRE                                         r  gameCPU/game_regfile/M_column2_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.443    14.847    gameCPU/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y94         FDRE                                         r  gameCPU/game_regfile/M_column2_q_reg[14]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X56Y94         FDRE (Setup_fdre_C_D)       -0.031    15.039    gameCPU/game_regfile/M_column2_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -12.846    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_regfile/M_column5_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.642ns  (logic 2.703ns (35.369%)  route 4.939ns (64.631%))
  Logic Levels:           9  (CARRY4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.558     5.142    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=119, routed)         1.720     7.281    gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_0[0]
    SLICE_X64Y96         LUT5 (Prop_lut5_I0_O)        0.325     7.606 r  gameCPU/game_controlunit/out0_carry_i_35/O
                         net (fo=15, routed)          1.207     8.813    gameCPU/game_controlunit/out0_carry_i_35_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.328     9.141 r  gameCPU/game_controlunit/out0_carry__0_i_15/O
                         net (fo=1, routed)           0.302     9.443    gameCPU/game_controlunit/out0_carry__0_i_15_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I3_O)        0.124     9.567 r  gameCPU/game_controlunit/out0_carry__0_i_4/O
                         net (fo=2, routed)           0.470    10.037    gameCPU/game_controlunit/M_column0_q_reg[11][3]
    SLICE_X60Y93         LUT5 (Prop_lut5_I4_O)        0.124    10.161 r  gameCPU/game_controlunit/out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.161    gameCPU_n_27
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.674 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.674    game_alu/out0_carry__0_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.791 r  game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    gameCPU/game_alu/CO[0]
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.114 r  gameCPU/game_alu/out0_carry__2/O[1]
                         net (fo=1, routed)           0.310    11.424    gameCPU/game_controlunit/M_column1_q_reg[15][1]
    SLICE_X62Y95         LUT6 (Prop_lut6_I4_O)        0.306    11.730 r  gameCPU/game_controlunit/M_column1_q[13]_i_3/O
                         net (fo=1, routed)           0.303    12.033    gameCPU/game_controlunit/M_column1_q[13]_i_3_n_0
    SLICE_X61Y95         LUT5 (Prop_lut5_I3_O)        0.124    12.157 r  gameCPU/game_controlunit/M_column1_q[13]_i_1/O
                         net (fo=12, routed)          0.627    12.784    gameCPU/game_regfile/D[13]
    SLICE_X62Y96         FDRE                                         r  gameCPU/game_regfile/M_column5_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.509    14.913    gameCPU/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  gameCPU/game_regfile/M_column5_q_reg[13]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X62Y96         FDRE (Setup_fdre_C_D)       -0.081    15.055    gameCPU/game_regfile/M_column5_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -12.784    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_regfile/M_timer_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.575ns  (logic 2.490ns (32.870%)  route 5.085ns (67.130%))
  Logic Levels:           8  (CARRY4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.558     5.142    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=119, routed)         1.720     7.281    gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_0[0]
    SLICE_X64Y96         LUT5 (Prop_lut5_I0_O)        0.325     7.606 r  gameCPU/game_controlunit/out0_carry_i_35/O
                         net (fo=15, routed)          1.207     8.813    gameCPU/game_controlunit/out0_carry_i_35_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.328     9.141 r  gameCPU/game_controlunit/out0_carry__0_i_15/O
                         net (fo=1, routed)           0.302     9.443    gameCPU/game_controlunit/out0_carry__0_i_15_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I3_O)        0.124     9.567 r  gameCPU/game_controlunit/out0_carry__0_i_4/O
                         net (fo=2, routed)           0.470    10.037    gameCPU/game_controlunit/M_column0_q_reg[11][3]
    SLICE_X60Y93         LUT5 (Prop_lut5_I4_O)        0.124    10.161 r  gameCPU/game_controlunit/out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.161    gameCPU_n_27
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.674 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.674    game_alu/out0_carry__0_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.791 r  game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    gameCPU/game_alu/CO[0]
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.030 r  gameCPU/game_alu/out0_carry__2/O[2]
                         net (fo=1, routed)           0.570    11.600    gameCPU/game_controlunit/M_column1_q_reg[15][2]
    SLICE_X60Y97         LUT5 (Prop_lut5_I2_O)        0.301    11.901 r  gameCPU/game_controlunit/M_column1_q[14]_i_1/O
                         net (fo=12, routed)          0.817    12.717    gameCPU/game_regfile/D[14]
    SLICE_X57Y94         FDRE                                         r  gameCPU/game_regfile/M_timer_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.443    14.847    gameCPU/game_regfile/clk_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  gameCPU/game_regfile/M_timer_q_reg[14]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y94         FDRE (Setup_fdre_C_D)       -0.081    14.989    gameCPU/game_regfile/M_timer_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -12.717    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.272ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_regfile/M_timer_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 2.462ns (32.228%)  route 5.177ns (67.772%))
  Logic Levels:           7  (CARRY4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.558     5.142    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=119, routed)         1.720     7.281    gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_0[0]
    SLICE_X64Y96         LUT5 (Prop_lut5_I0_O)        0.325     7.606 r  gameCPU/game_controlunit/out0_carry_i_35/O
                         net (fo=15, routed)          1.207     8.813    gameCPU/game_controlunit/out0_carry_i_35_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.328     9.141 r  gameCPU/game_controlunit/out0_carry__0_i_15/O
                         net (fo=1, routed)           0.302     9.443    gameCPU/game_controlunit/out0_carry__0_i_15_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I3_O)        0.124     9.567 r  gameCPU/game_controlunit/out0_carry__0_i_4/O
                         net (fo=2, routed)           0.470    10.037    gameCPU/game_controlunit/M_column0_q_reg[11][3]
    SLICE_X60Y93         LUT5 (Prop_lut5_I4_O)        0.124    10.161 r  gameCPU/game_controlunit/out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.161    gameCPU_n_27
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.674 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.674    game_alu/out0_carry__0_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.997 r  game_alu/out0_carry__1/O[1]
                         net (fo=1, routed)           0.571    11.568    gameCPU/game_controlunit/M_column1_q_reg[11][1]
    SLICE_X63Y96         LUT5 (Prop_lut5_I1_O)        0.306    11.874 r  gameCPU/game_controlunit/M_column1_q[9]_i_1/O
                         net (fo=12, routed)          0.907    12.781    gameCPU/game_regfile/D[9]
    SLICE_X58Y93         FDRE                                         r  gameCPU/game_regfile/M_timer_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.508    14.912    gameCPU/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  gameCPU/game_regfile/M_timer_q_reg[9]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X58Y93         FDRE (Setup_fdre_C_D)       -0.081    15.054    gameCPU/game_regfile/M_timer_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_regfile/M_column2_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.625ns  (logic 2.703ns (35.448%)  route 4.922ns (64.552%))
  Logic Levels:           9  (CARRY4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.558     5.142    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=119, routed)         1.720     7.281    gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_0[0]
    SLICE_X64Y96         LUT5 (Prop_lut5_I0_O)        0.325     7.606 r  gameCPU/game_controlunit/out0_carry_i_35/O
                         net (fo=15, routed)          1.207     8.813    gameCPU/game_controlunit/out0_carry_i_35_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.328     9.141 r  gameCPU/game_controlunit/out0_carry__0_i_15/O
                         net (fo=1, routed)           0.302     9.443    gameCPU/game_controlunit/out0_carry__0_i_15_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I3_O)        0.124     9.567 r  gameCPU/game_controlunit/out0_carry__0_i_4/O
                         net (fo=2, routed)           0.470    10.037    gameCPU/game_controlunit/M_column0_q_reg[11][3]
    SLICE_X60Y93         LUT5 (Prop_lut5_I4_O)        0.124    10.161 r  gameCPU/game_controlunit/out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.161    gameCPU_n_27
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.674 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.674    game_alu/out0_carry__0_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.791 r  game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    gameCPU/game_alu/CO[0]
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.114 r  gameCPU/game_alu/out0_carry__2/O[1]
                         net (fo=1, routed)           0.310    11.424    gameCPU/game_controlunit/M_column1_q_reg[15][1]
    SLICE_X62Y95         LUT6 (Prop_lut6_I4_O)        0.306    11.730 r  gameCPU/game_controlunit/M_column1_q[13]_i_3/O
                         net (fo=1, routed)           0.303    12.033    gameCPU/game_controlunit/M_column1_q[13]_i_3_n_0
    SLICE_X61Y95         LUT5 (Prop_lut5_I3_O)        0.124    12.157 r  gameCPU/game_controlunit/M_column1_q[13]_i_1/O
                         net (fo=12, routed)          0.610    12.767    gameCPU/game_regfile/D[13]
    SLICE_X59Y94         FDRE                                         r  gameCPU/game_regfile/M_column2_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.508    14.912    gameCPU/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y94         FDRE                                         r  gameCPU/game_regfile/M_column2_q_reg[13]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X59Y94         FDRE (Setup_fdre_C_D)       -0.081    15.054    gameCPU/game_regfile/M_column2_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -12.767    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_regfile/M_column3_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 2.703ns (35.560%)  route 4.898ns (64.440%))
  Logic Levels:           9  (CARRY4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.558     5.142    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=119, routed)         1.720     7.281    gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_0[0]
    SLICE_X64Y96         LUT5 (Prop_lut5_I0_O)        0.325     7.606 r  gameCPU/game_controlunit/out0_carry_i_35/O
                         net (fo=15, routed)          1.207     8.813    gameCPU/game_controlunit/out0_carry_i_35_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.328     9.141 r  gameCPU/game_controlunit/out0_carry__0_i_15/O
                         net (fo=1, routed)           0.302     9.443    gameCPU/game_controlunit/out0_carry__0_i_15_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I3_O)        0.124     9.567 r  gameCPU/game_controlunit/out0_carry__0_i_4/O
                         net (fo=2, routed)           0.470    10.037    gameCPU/game_controlunit/M_column0_q_reg[11][3]
    SLICE_X60Y93         LUT5 (Prop_lut5_I4_O)        0.124    10.161 r  gameCPU/game_controlunit/out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.161    gameCPU_n_27
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.674 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.674    game_alu/out0_carry__0_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.791 r  game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    gameCPU/game_alu/CO[0]
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.114 r  gameCPU/game_alu/out0_carry__2/O[1]
                         net (fo=1, routed)           0.310    11.424    gameCPU/game_controlunit/M_column1_q_reg[15][1]
    SLICE_X62Y95         LUT6 (Prop_lut6_I4_O)        0.306    11.730 r  gameCPU/game_controlunit/M_column1_q[13]_i_3/O
                         net (fo=1, routed)           0.303    12.033    gameCPU/game_controlunit/M_column1_q[13]_i_3_n_0
    SLICE_X61Y95         LUT5 (Prop_lut5_I3_O)        0.124    12.157 r  gameCPU/game_controlunit/M_column1_q[13]_i_1/O
                         net (fo=12, routed)          0.586    12.743    gameCPU/game_regfile/D[13]
    SLICE_X61Y97         FDRE                                         r  gameCPU/game_regfile/M_column3_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.509    14.913    gameCPU/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y97         FDRE                                         r  gameCPU/game_regfile/M_column3_q_reg[13]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X61Y97         FDRE (Setup_fdre_C_D)       -0.067    15.069    gameCPU/game_regfile/M_column3_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -12.743    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_regfile/M_temp_var2_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.549ns  (logic 2.289ns (30.320%)  route 5.260ns (69.680%))
  Logic Levels:           7  (CARRY4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.558     5.142    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=119, routed)         1.720     7.281    gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_0[0]
    SLICE_X64Y96         LUT5 (Prop_lut5_I0_O)        0.325     7.606 r  gameCPU/game_controlunit/out0_carry_i_35/O
                         net (fo=15, routed)          1.207     8.813    gameCPU/game_controlunit/out0_carry_i_35_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.328     9.141 r  gameCPU/game_controlunit/out0_carry__0_i_15/O
                         net (fo=1, routed)           0.302     9.443    gameCPU/game_controlunit/out0_carry__0_i_15_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I3_O)        0.124     9.567 r  gameCPU/game_controlunit/out0_carry__0_i_4/O
                         net (fo=2, routed)           0.470    10.037    gameCPU/game_controlunit/M_column0_q_reg[11][3]
    SLICE_X60Y93         LUT5 (Prop_lut5_I4_O)        0.124    10.161 r  gameCPU/game_controlunit/out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.161    gameCPU_n_27
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.705 r  game_alu/out0_carry__0/O[2]
                         net (fo=1, routed)           0.443    11.148    gameCPU/game_controlunit/M_column1_q_reg[7][2]
    SLICE_X63Y93         LUT6 (Prop_lut6_I4_O)        0.301    11.449 r  gameCPU/game_controlunit/M_column1_q[6]_i_3/O
                         net (fo=1, routed)           0.303    11.752    gameCPU/game_controlunit/M_column1_q[6]_i_3_n_0
    SLICE_X61Y93         LUT5 (Prop_lut5_I3_O)        0.124    11.876 r  gameCPU/game_controlunit/M_column1_q[6]_i_1/O
                         net (fo=12, routed)          0.815    12.691    gameCPU/game_regfile/D[6]
    SLICE_X56Y93         FDRE                                         r  gameCPU/game_regfile/M_temp_var2_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.443    14.847    gameCPU/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  gameCPU/game_regfile/M_temp_var2_q_reg[6]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X56Y93         FDRE (Setup_fdre_C_D)       -0.045    15.025    gameCPU/game_regfile/M_temp_var2_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -12.691    
  -------------------------------------------------------------------
                         slack                                  2.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 player_led/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_led/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.593     1.537    player_led/clk_IBUF_BUFG
    SLICE_X58Y99         FDRE                                         r  player_led/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  player_led/M_ctr_q_reg[3]/Q
                         net (fo=6, routed)           0.087     1.765    player_led/M_ctr_q[3]
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.810 r  player_led/M_ctr_q[6]_i_1__5/O
                         net (fo=1, routed)           0.000     1.810    player_led/M_ctr_q[6]_i_1__5_n_0
    SLICE_X59Y99         FDRE                                         r  player_led/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.863     2.052    player_led/clk_IBUF_BUFG
    SLICE_X59Y99         FDRE                                         r  player_led/M_ctr_q_reg[6]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X59Y99         FDRE (Hold_fdre_C_D)         0.091     1.641    player_led/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 col_3_led/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_3_led/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.213%)  route 0.134ns (41.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.591     1.535    col_3_led/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  col_3_led/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  col_3_led/M_ctr_q_reg[3]/Q
                         net (fo=6, routed)           0.134     1.809    col_3_led/M_ctr_q[3]
    SLICE_X64Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.854 r  col_3_led/M_ctr_q[6]_i_1__2/O
                         net (fo=1, routed)           0.000     1.854    col_3_led/M_ctr_q[6]_i_1__2_n_0
    SLICE_X64Y88         FDRE                                         r  col_3_led/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.861     2.051    col_3_led/clk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  col_3_led/M_ctr_q_reg[6]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.121     1.672    col_3_led/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 player_led/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_led/M_state_q_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.593     1.537    player_led/clk_IBUF_BUFG
    SLICE_X61Y99         FDRE                                         r  player_led/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     1.678 f  player_led/M_pixel_ctr_q_reg[1]/Q
                         net (fo=5, routed)           0.151     1.829    player_led/M_pixel_ctr_q_reg_n_0_[1]
    SLICE_X60Y99         LUT6 (Prop_lut6_I4_O)        0.045     1.874 r  player_led/M_state_q_inv_i_1__5/O
                         net (fo=1, routed)           0.000     1.874    player_led/M_state_q_inv_i_1__5_n_0
    SLICE_X60Y99         FDSE                                         r  player_led/M_state_q_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.863     2.052    player_led/clk_IBUF_BUFG
    SLICE_X60Y99         FDSE                                         r  player_led/M_state_q_reg_inv/C
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y99         FDSE (Hold_fdse_C_D)         0.120     1.670    player_led/M_state_q_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 detectReset/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (57.010%)  route 0.158ns (42.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.563     1.507    detectReset/clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  detectReset/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  detectReset/M_last_q_reg/Q
                         net (fo=3, routed)           0.158     1.828    gameCPU/game_controlunit/M_last_q
    SLICE_X56Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.873 r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.873    gameCPU/game_controlunit/M_game_fsm_d[4]
    SLICE_X56Y92         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.833     2.023    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X56Y92         FDRE                                         r  gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X56Y92         FDRE (Hold_fdre_C_D)         0.120     1.664    gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 col_0_led/M_pixel_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_0_led/M_pixel_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.559     1.503    col_0_led/clk_IBUF_BUFG
    SLICE_X52Y83         FDRE                                         r  col_0_led/M_pixel_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.148     1.651 f  col_0_led/M_pixel_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.086     1.736    col_0_led/M_pixel_ctr_q_reg_n_0_[2]
    SLICE_X52Y83         LUT4 (Prop_lut4_I0_O)        0.098     1.834 r  col_0_led/M_pixel_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.834    col_0_led/M_pixel_ctr_q[0]_i_1_n_0
    SLICE_X52Y83         FDRE                                         r  col_0_led/M_pixel_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.827     2.017    col_0_led/clk_IBUF_BUFG
    SLICE_X52Y83         FDRE                                         r  col_0_led/M_pixel_ctr_q_reg[0]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X52Y83         FDRE (Hold_fdre_C_D)         0.121     1.624    col_0_led/M_pixel_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 col_5_led/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_5_led/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.190ns (54.900%)  route 0.156ns (45.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.557     1.501    col_5_led/clk_IBUF_BUFG
    SLICE_X49Y81         FDRE                                         r  col_5_led/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  col_5_led/M_bit_ctr_q_reg[0]/Q
                         net (fo=6, routed)           0.156     1.798    col_5_led/M_bit_ctr_q[0]
    SLICE_X49Y80         LUT5 (Prop_lut5_I1_O)        0.049     1.847 r  col_5_led/M_bit_ctr_q[4]_i_2__4/O
                         net (fo=1, routed)           0.000     1.847    col_5_led/M_bit_ctr_q[4]_i_2__4_n_0
    SLICE_X49Y80         FDRE                                         r  col_5_led/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.823     2.013    col_5_led/clk_IBUF_BUFG
    SLICE_X49Y80         FDRE                                         r  col_5_led/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X49Y80         FDRE (Hold_fdre_C_D)         0.107     1.621    col_5_led/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 condLeft/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            condLeft/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.593     1.537    condLeft/sync/clk_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  condLeft/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  condLeft/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.120     1.784    condLeft/sync/M_pipe_d[1]
    SLICE_X61Y98         FDRE                                         r  condLeft/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.863     2.052    condLeft/sync/clk_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  condLeft/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.537    
    SLICE_X61Y98         FDRE (Hold_fdre_C_D)         0.017     1.554    condLeft/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 col_0_led/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_0_led/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.266%)  route 0.151ns (44.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.560     1.504    col_0_led/clk_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  col_0_led/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  col_0_led/M_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.151     1.795    col_0_led/M_ctr_q[6]
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.045     1.840 r  col_0_led/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.840    col_0_led/M_ctr_q[4]_i_1_n_0
    SLICE_X49Y83         FDRE                                         r  col_0_led/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.826     2.016    col_0_led/clk_IBUF_BUFG
    SLICE_X49Y83         FDRE                                         r  col_0_led/M_ctr_q_reg[4]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.092     1.609    col_0_led/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 col_0_led/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_0_led/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.505%)  route 0.137ns (42.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.560     1.504    col_0_led/clk_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  col_0_led/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  col_0_led/M_ctr_q_reg[5]/Q
                         net (fo=6, routed)           0.137     1.782    col_0_led/M_ctr_q[5]
    SLICE_X49Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  col_0_led/M_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.827    col_0_led/M_ctr_q[5]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  col_0_led/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.827     2.017    col_0_led/clk_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  col_0_led/M_ctr_q_reg[5]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.091     1.595    col_0_led/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 player_led/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_led/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.967%)  route 0.152ns (45.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.593     1.537    player_led/clk_IBUF_BUFG
    SLICE_X59Y99         FDRE                                         r  player_led/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.678 f  player_led/M_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.152     1.830    player_led/M_ctr_q[6]
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.875 r  player_led/M_ctr_q[4]_i_1__5/O
                         net (fo=1, routed)           0.000     1.875    player_led/M_ctr_q[4]_i_1__5_n_0
    SLICE_X58Y99         FDRE                                         r  player_led/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.863     2.052    player_led/clk_IBUF_BUFG
    SLICE_X58Y99         FDRE                                         r  player_led/M_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X58Y99         FDRE (Hold_fdre_C_D)         0.091     1.641    player_led/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y83   col_0_led/M_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y83   col_0_led/M_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y83   col_0_led/M_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y83   col_0_led/M_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y83   col_0_led/M_bit_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y81   col_1_led/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y82   col_1_led/M_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y82   col_1_led/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y76   col_1_led/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y86   condReset/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y85   gameCPU/slow_timer/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y85   gameCPU/slow_timer/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y86   gameCPU/slow_timer/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y86   gameCPU/slow_timer/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y86   gameCPU/slow_timer/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y86   gameCPU/slow_timer/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y84   col_1_led/M_rst_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y86   col_1_led/M_rst_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y86   col_1_led/M_rst_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y81   col_1_led/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81   col_2_led/M_rst_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y79   col_4_led/M_rst_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y79   col_4_led/M_rst_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y79   col_4_led/M_rst_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y80   col_4_led/M_rst_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y80   col_4_led/M_rst_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y80   col_4_led/M_rst_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y80   col_4_led/M_rst_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y79   col_5_led/M_rst_ctr_q_reg[4]/C



