* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Jul 20 2020 03:46:18

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : asd.timerZ0Z_1
T_2_15_wire_logic_cluster/lc_2/out
T_1_14_lc_trk_g3_2
T_1_14_wire_logic_cluster/lc_0/in_1

T_2_15_wire_logic_cluster/lc_2/out
T_2_16_lc_trk_g0_2
T_2_16_wire_logic_cluster/lc_7/in_3

T_2_15_wire_logic_cluster/lc_2/out
T_2_15_lc_trk_g0_2
T_2_15_wire_logic_cluster/lc_1/in_3

End 

Net : asd.un5_timer_cry_23
T_1_16_wire_logic_cluster/lc_6/cout
T_1_16_wire_logic_cluster/lc_7/in_3

End 

Net : asd.timer_RNO_0Z0Z_24
T_1_16_wire_logic_cluster/lc_7/out
T_2_15_lc_trk_g2_7
T_2_15_wire_logic_cluster/lc_6/in_1

End 

Net : asd.timerZ0Z_0
T_1_13_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g1_1
T_1_14_input_2_0
T_1_14_wire_logic_cluster/lc_0/in_2

T_1_13_wire_logic_cluster/lc_1/out
T_2_11_sp4_v_t_46
T_2_15_lc_trk_g1_3
T_2_15_wire_logic_cluster/lc_1/in_1

T_1_13_wire_logic_cluster/lc_1/out
T_1_13_lc_trk_g3_1
T_1_13_wire_logic_cluster/lc_1/in_1

End 

Net : asd.timerZ0Z_2
T_1_14_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g3_1
T_1_14_wire_logic_cluster/lc_1/in_1

T_1_14_wire_logic_cluster/lc_1/out
T_2_12_sp4_v_t_46
T_2_16_lc_trk_g1_3
T_2_16_wire_logic_cluster/lc_7/in_1

End 

Net : asd.timerZ0Z_3
T_1_14_wire_logic_cluster/lc_2/out
T_1_14_lc_trk_g1_2
T_1_14_wire_logic_cluster/lc_2/in_1

T_1_14_wire_logic_cluster/lc_2/out
T_1_13_lc_trk_g1_2
T_1_13_wire_logic_cluster/lc_0/in_3

End 

Net : asd.un5_timer_cry_21
T_1_16_wire_logic_cluster/lc_4/cout
T_1_16_wire_logic_cluster/lc_5/in_3

Net : asd.un5_timer_cry_20
T_1_16_wire_logic_cluster/lc_3/cout
T_1_16_wire_logic_cluster/lc_4/in_3

Net : asd.timerZ0Z_4
T_1_14_wire_logic_cluster/lc_3/out
T_1_14_lc_trk_g1_3
T_1_14_wire_logic_cluster/lc_3/in_1

T_1_14_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g0_3
T_2_14_wire_logic_cluster/lc_6/in_1

End 

Net : asd.timer_RNO_0Z0Z_21
T_1_16_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g3_4
T_2_15_wire_logic_cluster/lc_4/in_1

End 

Net : asd.timer_RNO_0Z0Z_22
T_1_16_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g3_5
T_2_15_wire_logic_cluster/lc_5/in_3

End 

Net : asd.un5_timer_cry_17
T_1_16_wire_logic_cluster/lc_0/cout
T_1_16_wire_logic_cluster/lc_1/in_3

Net : asd.timer_RNO_0Z0Z_18
T_1_16_wire_logic_cluster/lc_1/out
T_1_12_sp4_v_t_39
T_1_13_lc_trk_g3_7
T_1_13_wire_logic_cluster/lc_7/in_1

End 

Net : asd.timerZ0Z_5
T_1_14_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g3_4
T_1_14_wire_logic_cluster/lc_4/in_1

T_1_14_wire_logic_cluster/lc_4/out
T_1_13_lc_trk_g1_4
T_1_13_wire_logic_cluster/lc_0/in_1

End 

Net : asd.timerZ0Z_6
T_2_15_wire_logic_cluster/lc_7/out
T_1_14_lc_trk_g3_7
T_1_14_wire_logic_cluster/lc_5/in_1

T_2_15_wire_logic_cluster/lc_7/out
T_2_13_sp4_v_t_43
T_2_14_lc_trk_g3_3
T_2_14_wire_logic_cluster/lc_4/in_0

End 

Net : asd.un5_timer_cry_19
T_1_16_wire_logic_cluster/lc_2/cout
T_1_16_wire_logic_cluster/lc_3/in_3

Net : asd.un5_timer_cry_18
T_1_16_wire_logic_cluster/lc_1/cout
T_1_16_wire_logic_cluster/lc_2/in_3

Net : asd.timer_RNO_0Z0Z_20
T_1_16_wire_logic_cluster/lc_3/out
T_2_15_lc_trk_g3_3
T_2_15_wire_logic_cluster/lc_3/in_3

End 

Net : asd.timer_RNO_0Z0Z_19
T_1_16_wire_logic_cluster/lc_2/out
T_2_15_lc_trk_g3_2
T_2_15_wire_logic_cluster/lc_0/in_1

End 

Net : asd.timerZ0Z_7
T_1_14_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g1_6
T_1_14_wire_logic_cluster/lc_6/in_1

T_1_14_wire_logic_cluster/lc_6/out
T_0_14_span4_horz_1
T_2_14_lc_trk_g3_1
T_2_14_wire_logic_cluster/lc_6/in_0

End 

Net : asd.timerZ0Z_8
T_1_14_wire_logic_cluster/lc_7/out
T_1_14_lc_trk_g1_7
T_1_14_wire_logic_cluster/lc_7/in_1

T_1_14_wire_logic_cluster/lc_7/out
T_0_14_span12_horz_5
T_2_14_lc_trk_g1_1
T_2_14_input_2_6
T_2_14_wire_logic_cluster/lc_6/in_2

End 

Net : asd.timer12_21
T_2_14_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g0_5
T_2_13_wire_logic_cluster/lc_6/in_3

T_2_14_wire_logic_cluster/lc_5/out
T_2_10_sp4_v_t_47
T_2_12_lc_trk_g3_2
T_2_12_wire_logic_cluster/lc_0/in_3

T_2_14_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g0_5
T_2_15_wire_logic_cluster/lc_3/in_0

T_2_14_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g0_5
T_2_15_wire_logic_cluster/lc_5/in_0

T_2_14_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g0_5
T_2_15_wire_logic_cluster/lc_7/in_0

T_2_14_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g3_5
T_1_13_wire_logic_cluster/lc_2/in_0

T_2_14_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g3_5
T_1_13_wire_logic_cluster/lc_4/in_0

T_2_14_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g3_5
T_1_13_wire_logic_cluster/lc_6/in_0

T_2_14_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g3_5
T_1_13_wire_logic_cluster/lc_1/in_3

T_2_14_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g0_5
T_2_15_wire_logic_cluster/lc_0/in_3

T_2_14_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g0_5
T_2_15_wire_logic_cluster/lc_2/in_3

T_2_14_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g0_5
T_2_15_wire_logic_cluster/lc_4/in_3

T_2_14_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g0_5
T_2_15_wire_logic_cluster/lc_6/in_3

T_2_14_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g3_5
T_1_13_wire_logic_cluster/lc_3/in_3

T_2_14_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g3_5
T_1_13_wire_logic_cluster/lc_5/in_3

T_2_14_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g3_5
T_1_13_wire_logic_cluster/lc_7/in_3

End 

Net : asd.un1_current_time_c1
T_2_13_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g2_6
T_2_13_wire_logic_cluster/lc_5/in_1

T_2_13_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g2_6
T_2_13_wire_logic_cluster/lc_1/in_1

T_2_13_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g2_6
T_2_13_wire_logic_cluster/lc_3/in_1

T_2_13_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g2_6
T_2_13_input_2_4
T_2_13_wire_logic_cluster/lc_4/in_2

T_2_13_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g2_6
T_2_13_input_2_2
T_2_13_wire_logic_cluster/lc_2/in_2

T_2_13_wire_logic_cluster/lc_6/out
T_2_14_lc_trk_g0_6
T_2_14_wire_logic_cluster/lc_1/in_3

End 

Net : asd.timer12_21_10
T_2_16_wire_logic_cluster/lc_6/out
T_2_13_sp4_v_t_36
T_2_14_lc_trk_g2_4
T_2_14_wire_logic_cluster/lc_5/in_1

End 

Net : asd.timerZ0Z_22
T_2_15_wire_logic_cluster/lc_5/out
T_2_14_sp4_v_t_42
T_2_16_lc_trk_g3_7
T_2_16_wire_logic_cluster/lc_6/in_0

T_2_15_wire_logic_cluster/lc_5/out
T_1_16_lc_trk_g1_5
T_1_16_wire_logic_cluster/lc_5/in_1

End 

Net : asd.un5_timer_cry_15
T_1_15_wire_logic_cluster/lc_6/cout
T_1_15_wire_logic_cluster/lc_7/in_3

Net : asd.timer_RNO_0Z0Z_16
T_1_15_wire_logic_cluster/lc_7/out
T_2_12_sp4_v_t_39
T_1_13_lc_trk_g2_7
T_1_13_wire_logic_cluster/lc_6/in_3

End 

Net : asd.timerZ0Z_20
T_2_15_wire_logic_cluster/lc_3/out
T_2_14_sp4_v_t_38
T_2_16_lc_trk_g3_3
T_2_16_input_2_6
T_2_16_wire_logic_cluster/lc_6/in_2

T_2_15_wire_logic_cluster/lc_3/out
T_1_16_lc_trk_g1_3
T_1_16_wire_logic_cluster/lc_3/in_1

End 

Net : asd.un5_timer_cry_13
T_1_15_wire_logic_cluster/lc_4/cout
T_1_15_wire_logic_cluster/lc_5/in_3

Net : asd.timer_RNO_0Z0Z_14
T_1_15_wire_logic_cluster/lc_5/out
T_1_11_sp4_v_t_47
T_1_13_lc_trk_g3_2
T_1_13_wire_logic_cluster/lc_5/in_0

End 

Net : asd.timerZ0Z_11
T_1_13_wire_logic_cluster/lc_2/out
T_1_12_sp4_v_t_36
T_1_15_lc_trk_g1_4
T_1_15_wire_logic_cluster/lc_2/in_1

T_1_13_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g2_2
T_2_14_input_2_4
T_2_14_wire_logic_cluster/lc_4/in_2

End 

Net : asd.un5_timer_cry_22
T_1_16_wire_logic_cluster/lc_5/cout
T_1_16_wire_logic_cluster/lc_6/in_3

Net : asd.timerZ0Z_9
T_1_15_wire_logic_cluster/lc_0/out
T_1_15_lc_trk_g3_0
T_1_15_wire_logic_cluster/lc_0/in_1

T_1_15_wire_logic_cluster/lc_0/out
T_1_11_sp4_v_t_37
T_1_13_lc_trk_g2_0
T_1_13_wire_logic_cluster/lc_0/in_0

End 

Net : asd.timerZ0Z_12
T_1_13_wire_logic_cluster/lc_3/out
T_1_12_sp4_v_t_38
T_1_15_lc_trk_g0_6
T_1_15_wire_logic_cluster/lc_3/in_1

T_1_13_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g2_3
T_2_14_wire_logic_cluster/lc_4/in_1

End 

Net : asd.timerZ0Z_16
T_1_13_wire_logic_cluster/lc_6/out
T_2_12_sp4_v_t_45
T_2_14_lc_trk_g3_0
T_2_14_wire_logic_cluster/lc_7/in_0

T_1_13_wire_logic_cluster/lc_6/out
T_1_12_sp4_v_t_44
T_1_15_lc_trk_g0_4
T_1_15_wire_logic_cluster/lc_7/in_1

End 

Net : asd.timer12_21_9
T_2_14_wire_logic_cluster/lc_7/out
T_2_14_lc_trk_g2_7
T_2_14_wire_logic_cluster/lc_5/in_0

End 

Net : asd.timer12_21_11
T_2_14_wire_logic_cluster/lc_6/out
T_2_14_lc_trk_g2_6
T_2_14_wire_logic_cluster/lc_5/in_3

End 

Net : asd.timerZ0Z_10
T_1_15_wire_logic_cluster/lc_1/out
T_1_15_lc_trk_g3_1
T_1_15_wire_logic_cluster/lc_1/in_1

T_1_15_wire_logic_cluster/lc_1/out
T_1_11_sp4_v_t_39
T_1_13_lc_trk_g2_2
T_1_13_input_2_0
T_1_13_wire_logic_cluster/lc_0/in_2

End 

Net : asd.un5_timer_cry_11
T_1_15_wire_logic_cluster/lc_2/cout
T_1_15_wire_logic_cluster/lc_3/in_3

Net : asd.timerZ0Z_24
T_2_15_wire_logic_cluster/lc_6/out
T_2_16_lc_trk_g1_6
T_2_16_wire_logic_cluster/lc_6/in_1

T_2_15_wire_logic_cluster/lc_6/out
T_1_16_lc_trk_g0_6
T_1_16_wire_logic_cluster/lc_7/in_1

End 

Net : asd.un5_timer_cry_12
T_1_15_wire_logic_cluster/lc_3/cout
T_1_15_wire_logic_cluster/lc_4/in_3

Net : asd.timerZ0Z_13
T_1_13_wire_logic_cluster/lc_4/out
T_1_12_sp4_v_t_40
T_1_15_lc_trk_g1_0
T_1_15_wire_logic_cluster/lc_4/in_1

T_1_13_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g3_4
T_2_14_wire_logic_cluster/lc_4/in_3

End 

Net : asd.timer_RNO_0Z0Z_13
T_1_15_wire_logic_cluster/lc_4/out
T_1_11_sp4_v_t_45
T_1_13_lc_trk_g3_0
T_1_13_wire_logic_cluster/lc_4/in_3

End 

Net : asd.timer_RNO_0Z0Z_12
T_1_15_wire_logic_cluster/lc_3/out
T_1_12_sp4_v_t_46
T_1_13_lc_trk_g2_6
T_1_13_wire_logic_cluster/lc_3/in_1

End 

Net : asd.timerZ0Z_21
T_2_15_wire_logic_cluster/lc_4/out
T_2_16_lc_trk_g1_4
T_2_16_wire_logic_cluster/lc_6/in_3

T_2_15_wire_logic_cluster/lc_4/out
T_1_16_lc_trk_g1_4
T_1_16_wire_logic_cluster/lc_4/in_1

End 

Net : asd.timerZ0Z_14
T_1_13_wire_logic_cluster/lc_5/out
T_1_12_sp4_v_t_42
T_1_15_lc_trk_g0_2
T_1_15_wire_logic_cluster/lc_5/in_1

T_1_13_wire_logic_cluster/lc_5/out
T_2_14_lc_trk_g3_5
T_2_14_wire_logic_cluster/lc_7/in_1

End 

Net : asd.un5_timer_cry_10
T_1_15_wire_logic_cluster/lc_1/cout
T_1_15_wire_logic_cluster/lc_2/in_3

Net : asd.timer_RNO_0Z0Z_11
T_1_15_wire_logic_cluster/lc_2/out
T_1_11_sp4_v_t_41
T_1_13_lc_trk_g3_4
T_1_13_wire_logic_cluster/lc_2/in_3

End 

Net : asd.un1_current_time_c1_cascade_
T_2_13_wire_logic_cluster/lc_6/ltout
T_2_13_wire_logic_cluster/lc_7/in_2

End 

Net : asd.timerZ0Z_19
T_2_15_wire_logic_cluster/lc_0/out
T_2_14_lc_trk_g1_0
T_2_14_input_2_7
T_2_14_wire_logic_cluster/lc_7/in_2

T_2_15_wire_logic_cluster/lc_0/out
T_1_16_lc_trk_g1_0
T_1_16_wire_logic_cluster/lc_2/in_1

End 

Net : asd.timerZ0Z_18
T_1_13_wire_logic_cluster/lc_7/out
T_2_14_lc_trk_g3_7
T_2_14_wire_logic_cluster/lc_7/in_3

T_1_13_wire_logic_cluster/lc_7/out
T_2_12_sp4_v_t_47
T_1_16_lc_trk_g2_2
T_1_16_wire_logic_cluster/lc_1/in_1

End 

Net : asd.timer12_20_4
T_2_16_wire_logic_cluster/lc_7/out
T_2_11_sp12_v_t_22
T_2_13_lc_trk_g2_5
T_2_13_wire_logic_cluster/lc_6/in_1

T_2_16_wire_logic_cluster/lc_7/out
T_2_11_sp12_v_t_22
T_2_10_sp4_v_t_46
T_1_13_lc_trk_g3_6
T_1_13_wire_logic_cluster/lc_1/in_0

T_2_16_wire_logic_cluster/lc_7/out
T_2_11_sp12_v_t_22
T_2_10_sp4_v_t_46
T_1_13_lc_trk_g3_6
T_1_13_wire_logic_cluster/lc_3/in_0

T_2_16_wire_logic_cluster/lc_7/out
T_2_11_sp12_v_t_22
T_2_10_sp4_v_t_46
T_1_13_lc_trk_g3_6
T_1_13_wire_logic_cluster/lc_7/in_0

T_2_16_wire_logic_cluster/lc_7/out
T_2_11_sp12_v_t_22
T_2_10_sp4_v_t_46
T_1_13_lc_trk_g3_6
T_1_13_wire_logic_cluster/lc_2/in_1

T_2_16_wire_logic_cluster/lc_7/out
T_2_11_sp12_v_t_22
T_2_10_sp4_v_t_46
T_1_13_lc_trk_g3_6
T_1_13_wire_logic_cluster/lc_4/in_1

T_2_16_wire_logic_cluster/lc_7/out
T_2_11_sp12_v_t_22
T_2_10_sp4_v_t_46
T_1_13_lc_trk_g3_6
T_1_13_wire_logic_cluster/lc_6/in_1

T_2_16_wire_logic_cluster/lc_7/out
T_2_11_sp12_v_t_22
T_2_10_sp4_v_t_46
T_1_13_lc_trk_g3_6
T_1_13_input_2_5
T_1_13_wire_logic_cluster/lc_5/in_2

T_2_16_wire_logic_cluster/lc_7/out
T_2_11_sp12_v_t_22
T_2_12_lc_trk_g3_6
T_2_12_wire_logic_cluster/lc_0/in_1

T_2_16_wire_logic_cluster/lc_7/out
T_2_15_lc_trk_g1_7
T_2_15_wire_logic_cluster/lc_0/in_0

T_2_16_wire_logic_cluster/lc_7/out
T_2_15_lc_trk_g1_7
T_2_15_wire_logic_cluster/lc_2/in_0

T_2_16_wire_logic_cluster/lc_7/out
T_2_15_lc_trk_g1_7
T_2_15_wire_logic_cluster/lc_4/in_0

T_2_16_wire_logic_cluster/lc_7/out
T_2_15_lc_trk_g1_7
T_2_15_wire_logic_cluster/lc_6/in_0

T_2_16_wire_logic_cluster/lc_7/out
T_2_15_lc_trk_g1_7
T_2_15_wire_logic_cluster/lc_3/in_1

T_2_16_wire_logic_cluster/lc_7/out
T_2_15_lc_trk_g1_7
T_2_15_wire_logic_cluster/lc_5/in_1

T_2_16_wire_logic_cluster/lc_7/out
T_2_15_lc_trk_g1_7
T_2_15_wire_logic_cluster/lc_7/in_3

End 

Net : asd.timerZ0Z_23
T_1_16_wire_logic_cluster/lc_6/out
T_0_16_span4_horz_1
T_2_16_lc_trk_g2_1
T_2_16_input_2_7
T_2_16_wire_logic_cluster/lc_7/in_2

T_1_16_wire_logic_cluster/lc_6/out
T_1_16_lc_trk_g1_6
T_1_16_wire_logic_cluster/lc_6/in_1

End 

Net : asd.timerZ0Z_15
T_1_15_wire_logic_cluster/lc_6/out
T_2_14_lc_trk_g3_6
T_2_14_wire_logic_cluster/lc_6/in_3

T_1_15_wire_logic_cluster/lc_6/out
T_1_15_lc_trk_g1_6
T_1_15_wire_logic_cluster/lc_6/in_1

End 

Net : bfn_1_16_0_
T_1_16_wire_logic_cluster/carry_in_mux/cout
T_1_16_wire_logic_cluster/lc_0/in_3

Net : asd.timer12_21_8_cascade_
T_2_14_wire_logic_cluster/lc_4/ltout
T_2_14_wire_logic_cluster/lc_5/in_2

End 

Net : asd.timerZ0Z_17
T_1_16_wire_logic_cluster/lc_0/out
T_2_16_lc_trk_g1_0
T_2_16_wire_logic_cluster/lc_7/in_0

T_1_16_wire_logic_cluster/lc_0/out
T_1_16_lc_trk_g3_0
T_1_16_wire_logic_cluster/lc_0/in_1

End 

Net : asd.timer12_20_5
T_1_13_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g0_0
T_2_13_wire_logic_cluster/lc_6/in_0

T_1_13_wire_logic_cluster/lc_0/out
T_2_11_sp4_v_t_44
T_2_15_lc_trk_g1_1
T_2_15_wire_logic_cluster/lc_7/in_1

T_1_13_wire_logic_cluster/lc_0/out
T_2_11_sp4_v_t_44
T_2_15_lc_trk_g0_1
T_2_15_wire_logic_cluster/lc_2/in_1

T_1_13_wire_logic_cluster/lc_0/out
T_2_11_sp4_v_t_44
T_2_15_lc_trk_g1_1
T_2_15_input_2_0
T_2_15_wire_logic_cluster/lc_0/in_2

T_1_13_wire_logic_cluster/lc_0/out
T_2_11_sp4_v_t_44
T_2_15_lc_trk_g0_1
T_2_15_input_2_3
T_2_15_wire_logic_cluster/lc_3/in_2

T_1_13_wire_logic_cluster/lc_0/out
T_2_11_sp4_v_t_44
T_2_15_lc_trk_g1_1
T_2_15_input_2_4
T_2_15_wire_logic_cluster/lc_4/in_2

T_1_13_wire_logic_cluster/lc_0/out
T_2_11_sp4_v_t_44
T_2_15_lc_trk_g0_1
T_2_15_input_2_5
T_2_15_wire_logic_cluster/lc_5/in_2

T_1_13_wire_logic_cluster/lc_0/out
T_2_11_sp4_v_t_44
T_2_15_lc_trk_g1_1
T_2_15_input_2_6
T_2_15_wire_logic_cluster/lc_6/in_2

T_1_13_wire_logic_cluster/lc_0/out
T_2_12_lc_trk_g2_0
T_2_12_wire_logic_cluster/lc_0/in_0

T_1_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g0_0
T_1_13_wire_logic_cluster/lc_5/in_1

T_1_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g0_0
T_1_13_input_2_2
T_1_13_wire_logic_cluster/lc_2/in_2

T_1_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g1_0
T_1_13_input_2_3
T_1_13_wire_logic_cluster/lc_3/in_2

T_1_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g0_0
T_1_13_input_2_4
T_1_13_wire_logic_cluster/lc_4/in_2

T_1_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g0_0
T_1_13_input_2_6
T_1_13_wire_logic_cluster/lc_6/in_2

T_1_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g1_0
T_1_13_input_2_7
T_1_13_wire_logic_cluster/lc_7/in_2

End 

Net : asd.un5_timer_cry_14
T_1_15_wire_logic_cluster/lc_5/cout
T_1_15_wire_logic_cluster/lc_6/in_3

Net : asd.un5_timer_cry_5
T_1_14_wire_logic_cluster/lc_4/cout
T_1_14_wire_logic_cluster/lc_5/in_3

Net : asd.timer_RNO_0Z0Z_6
T_1_14_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g2_5
T_2_15_input_2_7
T_2_15_wire_logic_cluster/lc_7/in_2

End 

Net : asd.un1_current_time_ac0_3_out
T_2_14_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g1_2
T_2_13_wire_logic_cluster/lc_0/in_3

T_2_14_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g1_2
T_2_13_wire_logic_cluster/lc_4/in_1

End 

Net : asd.un1_current_time_ac0_9_out
T_2_13_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g2_0
T_2_13_wire_logic_cluster/lc_3/in_3

End 

Net : asd.current_timeZ0Z_1
T_2_13_wire_logic_cluster/lc_7/out
T_2_14_lc_trk_g1_7
T_2_14_wire_logic_cluster/lc_2/in_0

T_2_13_wire_logic_cluster/lc_7/out
T_2_14_lc_trk_g1_7
T_2_14_wire_logic_cluster/lc_3/in_1

T_2_13_wire_logic_cluster/lc_7/out
T_2_14_lc_trk_g0_7
T_2_14_wire_logic_cluster/lc_0/in_3

T_2_13_wire_logic_cluster/lc_7/out
T_3_12_sp4_v_t_47
T_4_16_sp4_h_l_4
T_4_16_lc_trk_g1_1
T_4_16_wire_logic_cluster/lc_4/in_0

T_2_13_wire_logic_cluster/lc_7/out
T_3_12_sp4_v_t_47
T_0_16_span4_horz_23
T_2_16_lc_trk_g2_7
T_2_16_wire_logic_cluster/lc_0/in_1

T_2_13_wire_logic_cluster/lc_7/out
T_3_12_sp4_v_t_47
T_0_16_span4_horz_23
T_2_16_lc_trk_g2_7
T_2_16_wire_logic_cluster/lc_4/in_1

T_2_13_wire_logic_cluster/lc_7/out
T_3_12_sp4_v_t_47
T_4_16_sp4_h_l_4
T_4_16_lc_trk_g1_1
T_4_16_wire_logic_cluster/lc_5/in_3

T_2_13_wire_logic_cluster/lc_7/out
T_3_12_sp4_v_t_47
T_4_16_sp4_h_l_4
T_4_16_lc_trk_g1_1
T_4_16_wire_logic_cluster/lc_1/in_3

T_2_13_wire_logic_cluster/lc_7/out
T_3_12_sp4_v_t_47
T_0_16_span4_horz_23
T_2_16_lc_trk_g2_7
T_2_16_input_2_3
T_2_16_wire_logic_cluster/lc_3/in_2

T_2_13_wire_logic_cluster/lc_7/out
T_2_14_lc_trk_g1_7
T_2_14_wire_logic_cluster/lc_1/in_1

T_2_13_wire_logic_cluster/lc_7/out
T_2_13_lc_trk_g1_7
T_2_13_wire_logic_cluster/lc_7/in_3

T_2_13_wire_logic_cluster/lc_7/out
T_1_12_lc_trk_g3_7
T_1_12_wire_logic_cluster/lc_7/in_3

End 

Net : asd.current_timeZ0Z_2
T_2_14_wire_logic_cluster/lc_1/out
T_2_14_lc_trk_g2_1
T_2_14_wire_logic_cluster/lc_2/in_1

T_2_14_wire_logic_cluster/lc_1/out
T_2_14_lc_trk_g2_1
T_2_14_wire_logic_cluster/lc_0/in_1

T_2_14_wire_logic_cluster/lc_1/out
T_2_14_lc_trk_g2_1
T_2_14_input_2_3
T_2_14_wire_logic_cluster/lc_3/in_2

T_2_14_wire_logic_cluster/lc_1/out
T_3_12_sp4_v_t_46
T_4_16_sp4_h_l_5
T_4_16_lc_trk_g0_0
T_4_16_wire_logic_cluster/lc_5/in_1

T_2_14_wire_logic_cluster/lc_1/out
T_3_12_sp4_v_t_46
T_4_16_sp4_h_l_5
T_4_16_lc_trk_g0_0
T_4_16_wire_logic_cluster/lc_1/in_1

T_2_14_wire_logic_cluster/lc_1/out
T_3_12_sp4_v_t_46
T_4_16_sp4_h_l_5
T_4_16_lc_trk_g0_0
T_4_16_input_2_4
T_4_16_wire_logic_cluster/lc_4/in_2

T_2_14_wire_logic_cluster/lc_1/out
T_3_12_sp4_v_t_46
T_2_16_lc_trk_g2_3
T_2_16_wire_logic_cluster/lc_3/in_0

T_2_14_wire_logic_cluster/lc_1/out
T_2_10_sp4_v_t_39
T_1_12_lc_trk_g0_2
T_1_12_wire_logic_cluster/lc_7/in_1

T_2_14_wire_logic_cluster/lc_1/out
T_3_12_sp4_v_t_46
T_2_16_lc_trk_g2_3
T_2_16_wire_logic_cluster/lc_0/in_3

T_2_14_wire_logic_cluster/lc_1/out
T_3_12_sp4_v_t_46
T_2_16_lc_trk_g2_3
T_2_16_wire_logic_cluster/lc_4/in_3

T_2_14_wire_logic_cluster/lc_1/out
T_2_14_lc_trk_g2_1
T_2_14_input_2_1
T_2_14_wire_logic_cluster/lc_1/in_2

End 

Net : asd.un5_timer_cry_9
T_1_15_wire_logic_cluster/lc_0/cout
T_1_15_wire_logic_cluster/lc_1/in_3

Net : bfn_1_15_0_
T_1_15_wire_logic_cluster/carry_in_mux/cout
T_1_15_wire_logic_cluster/lc_0/in_3

Net : asd.current_timeZ0Z_0
T_2_12_wire_logic_cluster/lc_0/out
T_2_10_sp4_v_t_45
T_2_13_lc_trk_g1_5
T_2_13_input_2_6
T_2_13_wire_logic_cluster/lc_6/in_2

T_2_12_wire_logic_cluster/lc_0/out
T_0_12_span4_horz_8
T_4_12_sp4_v_t_36
T_4_16_lc_trk_g0_1
T_4_16_wire_logic_cluster/lc_5/in_0

T_2_12_wire_logic_cluster/lc_0/out
T_0_12_span4_horz_8
T_4_12_sp4_v_t_36
T_4_16_lc_trk_g0_1
T_4_16_wire_logic_cluster/lc_1/in_0

T_2_12_wire_logic_cluster/lc_0/out
T_0_12_span4_horz_8
T_4_12_sp4_v_t_36
T_4_16_lc_trk_g0_1
T_4_16_wire_logic_cluster/lc_4/in_1

T_2_12_wire_logic_cluster/lc_0/out
T_2_8_sp12_v_t_23
T_2_16_lc_trk_g2_0
T_2_16_wire_logic_cluster/lc_3/in_1

T_2_12_wire_logic_cluster/lc_0/out
T_2_8_sp12_v_t_23
T_2_16_lc_trk_g2_0
T_2_16_input_2_0
T_2_16_wire_logic_cluster/lc_0/in_2

T_2_12_wire_logic_cluster/lc_0/out
T_2_8_sp12_v_t_23
T_2_16_lc_trk_g2_0
T_2_16_input_2_4
T_2_16_wire_logic_cluster/lc_4/in_2

T_2_12_wire_logic_cluster/lc_0/out
T_1_12_lc_trk_g3_0
T_1_12_wire_logic_cluster/lc_7/in_0

T_2_12_wire_logic_cluster/lc_0/out
T_2_12_lc_trk_g0_0
T_2_12_input_2_0
T_2_12_wire_logic_cluster/lc_0/in_2

End 

Net : asd.un1_current_time_ac0_9_out_cascade_
T_2_13_wire_logic_cluster/lc_0/ltout
T_2_13_wire_logic_cluster/lc_1/in_2

End 

Net : asd.un5_timer_cry_7
T_1_14_wire_logic_cluster/lc_6/cout
T_1_14_wire_logic_cluster/lc_7/in_3

Net : asd.current_timeZ0Z_3
T_2_13_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g0_4
T_2_14_wire_logic_cluster/lc_0/in_0

T_2_13_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g0_4
T_2_14_wire_logic_cluster/lc_3/in_3

T_2_13_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g1_4
T_2_13_wire_logic_cluster/lc_0/in_1

T_2_13_wire_logic_cluster/lc_4/out
T_2_12_sp4_v_t_40
T_3_16_sp4_h_l_11
T_4_16_lc_trk_g2_3
T_4_16_input_2_5
T_4_16_wire_logic_cluster/lc_5/in_2

T_2_13_wire_logic_cluster/lc_4/out
T_2_12_sp4_v_t_40
T_3_16_sp4_h_l_11
T_4_16_lc_trk_g2_3
T_4_16_input_2_1
T_4_16_wire_logic_cluster/lc_1/in_2

T_2_13_wire_logic_cluster/lc_4/out
T_2_12_sp4_v_t_40
T_3_16_sp4_h_l_11
T_4_16_lc_trk_g2_3
T_4_16_wire_logic_cluster/lc_4/in_3

T_2_13_wire_logic_cluster/lc_4/out
T_2_12_sp4_v_t_40
T_2_16_lc_trk_g1_5
T_2_16_wire_logic_cluster/lc_0/in_0

T_2_13_wire_logic_cluster/lc_4/out
T_2_12_sp4_v_t_40
T_2_16_lc_trk_g1_5
T_2_16_wire_logic_cluster/lc_4/in_0

T_2_13_wire_logic_cluster/lc_4/out
T_2_12_sp4_v_t_40
T_2_16_lc_trk_g1_5
T_2_16_wire_logic_cluster/lc_3/in_3

T_2_13_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g0_4
T_2_13_wire_logic_cluster/lc_4/in_0

T_2_13_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g3_4
T_1_12_input_2_7
T_1_12_wire_logic_cluster/lc_7/in_2

End 

Net : asd.un1_current_time_ac0_7_out
T_2_14_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g1_0
T_2_13_wire_logic_cluster/lc_5/in_0

End 

Net : asd.current_timeZ0Z_4
T_2_13_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g0_2
T_2_14_input_2_0
T_2_14_wire_logic_cluster/lc_0/in_2

T_2_13_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g0_2
T_2_13_wire_logic_cluster/lc_0/in_0

T_2_13_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_36
T_3_16_sp4_h_l_7
T_5_16_lc_trk_g3_2
T_5_16_wire_logic_cluster/lc_3/in_0

T_2_13_wire_logic_cluster/lc_2/out
T_2_10_sp4_v_t_44
T_3_14_sp4_h_l_3
T_4_14_lc_trk_g3_3
T_4_14_wire_logic_cluster/lc_5/in_3

T_2_13_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_36
T_3_16_sp4_h_l_7
T_5_16_lc_trk_g3_2
T_5_16_wire_logic_cluster/lc_0/in_3

T_2_13_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_36
T_3_16_sp4_h_l_7
T_5_16_lc_trk_g3_2
T_5_16_wire_logic_cluster/lc_2/in_3

T_2_13_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_36
T_2_16_lc_trk_g0_1
T_2_16_wire_logic_cluster/lc_5/in_0

T_2_13_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_36
T_2_16_lc_trk_g0_1
T_2_16_wire_logic_cluster/lc_1/in_0

T_2_13_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_36
T_2_16_lc_trk_g0_1
T_2_16_wire_logic_cluster/lc_2/in_1

T_2_13_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g0_2
T_2_13_wire_logic_cluster/lc_2/in_0

End 

Net : asd.un5_timer_cry_6
T_1_14_wire_logic_cluster/lc_5/cout
T_1_14_wire_logic_cluster/lc_6/in_3

Net : asd.un1_current_time_ac0_5_0
T_2_14_wire_logic_cluster/lc_3/out
T_2_13_lc_trk_g0_3
T_2_13_wire_logic_cluster/lc_2/in_1

End 

Net : asd.current_timeZ0Z_5
T_2_13_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g3_5
T_2_13_input_2_0
T_2_13_wire_logic_cluster/lc_0/in_2

T_2_13_wire_logic_cluster/lc_5/out
T_0_13_span4_horz_2
T_4_13_sp4_v_t_39
T_4_14_lc_trk_g3_7
T_4_14_wire_logic_cluster/lc_5/in_1

T_2_13_wire_logic_cluster/lc_5/out
T_2_12_sp4_v_t_42
T_3_16_sp4_h_l_1
T_5_16_lc_trk_g3_4
T_5_16_wire_logic_cluster/lc_0/in_1

T_2_13_wire_logic_cluster/lc_5/out
T_2_12_sp4_v_t_42
T_3_16_sp4_h_l_1
T_5_16_lc_trk_g3_4
T_5_16_wire_logic_cluster/lc_2/in_1

T_2_13_wire_logic_cluster/lc_5/out
T_2_12_sp4_v_t_42
T_3_16_sp4_h_l_1
T_5_16_lc_trk_g3_4
T_5_16_input_2_3
T_5_16_wire_logic_cluster/lc_3/in_2

T_2_13_wire_logic_cluster/lc_5/out
T_2_12_sp4_v_t_42
T_2_16_lc_trk_g0_7
T_2_16_input_2_5
T_2_16_wire_logic_cluster/lc_5/in_2

T_2_13_wire_logic_cluster/lc_5/out
T_2_12_sp4_v_t_42
T_2_16_lc_trk_g0_7
T_2_16_input_2_1
T_2_16_wire_logic_cluster/lc_1/in_2

T_2_13_wire_logic_cluster/lc_5/out
T_2_12_sp4_v_t_42
T_2_16_lc_trk_g0_7
T_2_16_wire_logic_cluster/lc_2/in_3

T_2_13_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g3_5
T_2_13_wire_logic_cluster/lc_5/in_3

End 

Net : asd.un5_timer_cry_4
T_1_14_wire_logic_cluster/lc_3/cout
T_1_14_wire_logic_cluster/lc_4/in_3

Net : asd.current_timeZ0Z_6
T_2_13_wire_logic_cluster/lc_1/out
T_2_13_sp4_h_l_7
T_5_13_sp4_v_t_37
T_5_16_lc_trk_g1_5
T_5_16_wire_logic_cluster/lc_0/in_0

T_2_13_wire_logic_cluster/lc_1/out
T_2_13_sp4_h_l_7
T_5_13_sp4_v_t_37
T_5_16_lc_trk_g1_5
T_5_16_wire_logic_cluster/lc_2/in_0

T_2_13_wire_logic_cluster/lc_1/out
T_2_13_sp4_h_l_7
T_5_13_sp4_v_t_37
T_4_14_lc_trk_g2_5
T_4_14_wire_logic_cluster/lc_5/in_0

T_2_13_wire_logic_cluster/lc_1/out
T_2_13_sp4_h_l_7
T_5_13_sp4_v_t_37
T_5_16_lc_trk_g1_5
T_5_16_wire_logic_cluster/lc_3/in_1

T_2_13_wire_logic_cluster/lc_1/out
T_2_10_sp12_v_t_22
T_2_16_lc_trk_g3_5
T_2_16_wire_logic_cluster/lc_2/in_0

T_2_13_wire_logic_cluster/lc_1/out
T_2_10_sp12_v_t_22
T_2_16_lc_trk_g3_5
T_2_16_wire_logic_cluster/lc_5/in_1

T_2_13_wire_logic_cluster/lc_1/out
T_2_10_sp12_v_t_22
T_2_16_lc_trk_g3_5
T_2_16_wire_logic_cluster/lc_1/in_1

T_2_13_wire_logic_cluster/lc_1/out
T_2_13_lc_trk_g2_1
T_2_13_wire_logic_cluster/lc_1/in_0

T_2_13_wire_logic_cluster/lc_1/out
T_2_13_lc_trk_g2_1
T_2_13_input_2_3
T_2_13_wire_logic_cluster/lc_3/in_2

End 

Net : asd.timer12_20_5_cascade_
T_1_13_wire_logic_cluster/lc_0/ltout
T_1_13_wire_logic_cluster/lc_1/in_2

End 

Net : asd.timer_RNO_0Z0Z_1_cascade_
T_2_15_wire_logic_cluster/lc_1/ltout
T_2_15_wire_logic_cluster/lc_2/in_2

End 

Net : asd.un5_timer_cry_3
T_1_14_wire_logic_cluster/lc_2/cout
T_1_14_wire_logic_cluster/lc_3/in_3

Net : asd.current_timeZ0Z_7
T_2_13_wire_logic_cluster/lc_3/out
T_3_10_sp4_v_t_47
T_4_14_sp4_h_l_4
T_4_14_lc_trk_g0_1
T_4_14_input_2_5
T_4_14_wire_logic_cluster/lc_5/in_2

T_2_13_wire_logic_cluster/lc_3/out
T_2_12_sp4_v_t_38
T_3_16_sp4_h_l_3
T_5_16_lc_trk_g2_6
T_5_16_input_2_0
T_5_16_wire_logic_cluster/lc_0/in_2

T_2_13_wire_logic_cluster/lc_3/out
T_2_12_sp4_v_t_38
T_3_16_sp4_h_l_3
T_5_16_lc_trk_g2_6
T_5_16_input_2_2
T_5_16_wire_logic_cluster/lc_2/in_2

T_2_13_wire_logic_cluster/lc_3/out
T_2_12_sp4_v_t_38
T_3_16_sp4_h_l_3
T_5_16_lc_trk_g2_6
T_5_16_wire_logic_cluster/lc_3/in_3

T_2_13_wire_logic_cluster/lc_3/out
T_2_12_sp12_v_t_22
T_2_16_lc_trk_g3_1
T_2_16_input_2_2
T_2_16_wire_logic_cluster/lc_2/in_2

T_2_13_wire_logic_cluster/lc_3/out
T_2_12_sp12_v_t_22
T_2_16_lc_trk_g3_1
T_2_16_wire_logic_cluster/lc_5/in_3

T_2_13_wire_logic_cluster/lc_3/out
T_2_12_sp12_v_t_22
T_2_16_lc_trk_g3_1
T_2_16_wire_logic_cluster/lc_1/in_3

T_2_13_wire_logic_cluster/lc_3/out
T_2_13_lc_trk_g2_3
T_2_13_wire_logic_cluster/lc_3/in_0

End 

Net : asd.un5_timer_cry_2
T_1_14_wire_logic_cluster/lc_1/cout
T_1_14_wire_logic_cluster/lc_2/in_3

Net : asd.un5_timer_cry_1
T_1_14_wire_logic_cluster/lc_0/cout
T_1_14_wire_logic_cluster/lc_1/in_3

Net : asd.N_100_g
T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_16_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_16_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

End 

Net : i_Clk_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_16_wire_logic_cluster/lc_3/clk

End 

Net : o_LED_1_c
T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_vert_t_14
T_13_6_lc_trk_g1_6
T_13_6_wire_io_cluster/io_1/D_OUT_0

T_13_4_wire_io_cluster/io_1/D_IN_0
T_3_4_sp12_h_l_0
T_4_4_sp4_h_l_3
T_3_4_sp4_v_t_44
T_0_8_span4_horz_15
T_0_8_lc_trk_g0_7
T_0_8_wire_gbuf/in

T_13_4_wire_io_cluster/io_1/D_IN_0
T_3_4_sp12_h_l_0
T_4_4_sp4_h_l_3
T_3_4_sp4_v_t_44
T_3_8_sp4_v_t_40
T_2_12_lc_trk_g1_5
T_2_12_wire_logic_cluster/lc_5/s_r

T_13_4_wire_io_cluster/io_1/D_IN_0
T_3_4_sp12_h_l_0
T_4_4_sp4_h_l_3
T_3_4_sp4_v_t_44
T_3_8_sp4_v_t_40
T_3_12_sp4_v_t_36
T_2_13_lc_trk_g2_4
T_2_13_wire_logic_cluster/lc_5/s_r

T_13_4_wire_io_cluster/io_1/D_IN_0
T_3_4_sp12_h_l_0
T_4_4_sp4_h_l_3
T_3_4_sp4_v_t_44
T_3_8_sp4_v_t_40
T_3_12_sp4_v_t_36
T_2_13_lc_trk_g2_4
T_2_13_wire_logic_cluster/lc_5/s_r

T_13_4_wire_io_cluster/io_1/D_IN_0
T_3_4_sp12_h_l_0
T_4_4_sp4_h_l_3
T_3_4_sp4_v_t_44
T_3_8_sp4_v_t_40
T_3_12_sp4_v_t_36
T_2_13_lc_trk_g2_4
T_2_13_wire_logic_cluster/lc_5/s_r

T_13_4_wire_io_cluster/io_1/D_IN_0
T_3_4_sp12_h_l_0
T_4_4_sp4_h_l_3
T_3_4_sp4_v_t_44
T_3_8_sp4_v_t_40
T_3_12_sp4_v_t_36
T_2_13_lc_trk_g2_4
T_2_13_wire_logic_cluster/lc_5/s_r

T_13_4_wire_io_cluster/io_1/D_IN_0
T_3_4_sp12_h_l_0
T_4_4_sp4_h_l_3
T_3_4_sp4_v_t_44
T_3_8_sp4_v_t_40
T_3_12_sp4_v_t_36
T_2_13_lc_trk_g2_4
T_2_13_wire_logic_cluster/lc_5/s_r

T_13_4_wire_io_cluster/io_1/D_IN_0
T_3_4_sp12_h_l_0
T_4_4_sp4_h_l_3
T_3_4_sp4_v_t_44
T_3_8_sp4_v_t_40
T_3_12_sp4_v_t_36
T_2_13_lc_trk_g2_4
T_2_13_wire_logic_cluster/lc_5/s_r

T_13_4_wire_io_cluster/io_1/D_IN_0
T_3_4_sp12_h_l_0
T_4_4_sp4_h_l_3
T_3_4_sp4_v_t_44
T_3_8_sp4_v_t_40
T_3_12_sp4_v_t_40
T_2_14_lc_trk_g1_5
T_2_14_wire_logic_cluster/lc_5/s_r

End 

Net : o_LED_2_c
T_13_3_wire_io_cluster/io_1/D_IN_0
T_13_2_span4_vert_t_14
T_13_6_span4_vert_t_14
T_13_7_lc_trk_g0_6
T_13_7_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_LED_3_c
T_13_6_wire_io_cluster/io_0/D_IN_0
T_13_5_span4_vert_t_12
T_13_7_lc_trk_g1_0
T_13_7_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_LED_4_c
T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_3_span4_vert_t_12
T_13_7_span4_vert_t_12
T_13_8_lc_trk_g0_4
T_13_8_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_disp1_i_0
T_4_16_wire_logic_cluster/lc_5/out
T_4_17_lc_trk_g1_5
T_4_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_disp1_i_1
T_1_12_wire_logic_cluster/lc_7/out
T_0_12_lc_trk_g1_7
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_disp1_i_2
T_4_16_wire_logic_cluster/lc_1/out
T_5_17_lc_trk_g1_1
T_5_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_disp1_i_3
T_4_16_wire_logic_cluster/lc_4/out
T_4_17_lc_trk_g1_4
T_4_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_disp1_i_4
T_2_16_wire_logic_cluster/lc_3/out
T_3_17_lc_trk_g0_3
T_3_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_disp1_i_5
T_2_16_wire_logic_cluster/lc_0/out
T_2_17_lc_trk_g1_0
T_2_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_disp1_i_6
T_2_16_wire_logic_cluster/lc_4/out
T_1_17_lc_trk_g1_4
T_1_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_disp2_i_0
T_2_16_wire_logic_cluster/lc_2/out
T_2_14_sp12_v_t_23
T_0_14_span12_horz_20
T_0_14_lc_trk_g0_4
T_0_14_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_disp2_i_1
T_4_14_wire_logic_cluster/lc_5/out
T_0_14_span12_horz_10
T_0_14_lc_trk_g1_2
T_0_14_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_disp2_i_2
T_5_16_wire_logic_cluster/lc_0/out
T_6_17_lc_trk_g1_0
T_6_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_disp2_i_3
T_5_16_wire_logic_cluster/lc_3/out
T_6_17_lc_trk_g1_3
T_6_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_disp2_i_4
T_5_16_wire_logic_cluster/lc_2/out
T_5_17_lc_trk_g1_2
T_5_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_disp2_i_5
T_2_16_wire_logic_cluster/lc_5/out
T_3_16_sp4_h_l_10
T_0_16_span4_horz_25
T_0_12_span4_vert_t_12
T_0_13_lc_trk_g0_4
T_0_13_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_disp2_i_6
T_2_16_wire_logic_cluster/lc_1/out
T_2_13_sp12_v_t_22
T_0_13_span12_horz_21
T_0_13_lc_trk_g0_5
T_0_13_wire_io_cluster/io_1/D_OUT_0

End 

