library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;
entity Bit_Reversal is
  port (I : in std_logic_vector(7 downto 0); L : in std_logic; Y: out std_logic_vector(7 downto 0);
end entity Bit_Reversal;

architecture Struct of Bit_Reversal is
  component  MUX_2x1  is
  port (I: in std_logic_vector(1 downto 0); S: in std_logic; Y: out std_logic);
  end component;
	
begin
  bit_Rev : for i in 0 to 7 generate
    
	 mx: mux port map(I(0) => I(i), I(1) => I(7-i), S => L, Y => Y(i));
  
  end generate ; --Bit_Reversal
	 	 
end Struct;
