--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LAB2.twx LAB2.ncd -o LAB2.twr LAB2.pcf -ucf LAB2.ucf

Design file:              LAB2.ncd
Physical constraint file: LAB2.pcf
Device,package,speed:     xc3s400a,ft256,-4 (PRODUCTION 1.42 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;

 5265202137726 paths analyzed, 8301 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  44.914ns.
--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_div_quotient_30 (SLICE_X32Y71.G4), 221474386517 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_quotient_30 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.748ns (Levels of Logic = 83)
  Clock Path Skew:      -0.166ns (0.419 - 0.585)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_quotient_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y41.YQ      Tcko                  0.676   cpu0_idecode_AluControl<4>
                                                       cpu0_idecode_AluControl_3
    SLICE_X28Y60.G2      net (fanout=13)       2.251   cpu0_idecode_AluControl<3>
    SLICE_X28Y60.Y       Tilo                  0.707   cpu0_ialu_Result1_mux0006<0>150
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X28Y62.G1      net (fanout=3)        0.517   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X28Y62.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X32Y61.G1      net (fanout=34)       1.388   cpu0_ialu_div_N3
    SLICE_X32Y61.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X37Y61.G4      net (fanout=2)        0.323   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X37Y61.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X37Y60.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X37Y60.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X36Y61.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X36Y61.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X37Y61.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X37Y61.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X14Y62.F2      net (fanout=5)        1.763   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X14Y62.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X14Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X14Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X14Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X14Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X14Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X14Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X14Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X14Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X14Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X14Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X14Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X14Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X14Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X14Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X14Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X14Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X14Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X14Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X14Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X14Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X14Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X14Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X14Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X14Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X14Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X14Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X14Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X14Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X10Y65.G3      net (fanout=105)      1.793   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X10Y65.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00001
    SLICE_X9Y65.BY       net (fanout=5)        1.068   cpu0_ialu_div_tremainder_2_mux0000
    SLICE_X9Y65.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X9Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X9Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X9Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X9Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X9Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X9Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X9Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X9Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X9Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X9Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X9Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X9Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X9Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X9Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X9Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X9Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X9Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X9Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X9Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X9Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X9Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X9Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X9Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X9Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X9Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X9Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X9Y79.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X9Y62.F1       net (fanout=135)      1.430   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X9Y62.X        Tilo                  0.643   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_1_mux00011
    SLICE_X12Y63.BX      net (fanout=5)        1.775   cpu0_ialu_div_tremainder_1_mux0001
    SLICE_X12Y63.COUT    Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X12Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X12Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X12Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X12Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X12Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X12Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X12Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X12Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X12Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X12Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X12Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X12Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X12Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X12Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X12Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X12Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X12Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X12Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X12Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X12Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X12Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X12Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X12Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X12Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X12Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X12Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X12Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X12Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X16Y56.G4      net (fanout=155)      2.581   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X16Y56.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X21Y57.BY      net (fanout=4)        0.814   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X21Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X21Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X21Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X21Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X21Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X21Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X21Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X21Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X21Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X21Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X21Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X21Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X21Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X21Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X21Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X21Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X21Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X21Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X21Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X21Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X21Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X21Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X21Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X21Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X21Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X21Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X21Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X21Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X21Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X42Y78.G3      net (fanout=117)      3.234   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X42Y78.Y       Tilo                  0.707   N486
                                                       cpu0_ialu_div_tquotient_0_mux00001_1
    SLICE_X41Y70.G4      net (fanout=5)        0.899   cpu0_ialu_div_tquotient_0_mux00001
    SLICE_X41Y70.COUT    Topcyg                1.178   cpu0_ialu_div_quotient_addsub0000<12>
                                                       cpu0_ialu_div_Madd_quotient_not0000<13>11
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X41Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X41Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X41Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X41Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X41Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X41Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X41Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X41Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X41Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X41Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X41Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X41Y78.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X41Y78.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<29>
    SLICE_X41Y79.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<29>
    SLICE_X41Y79.X       Tcinx                 0.604   cpu0_ialu_div_quotient_addsub0000<30>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_xor<30>
    SLICE_X32Y71.G4      net (fanout=1)        1.538   cpu0_ialu_div_quotient_addsub0000<30>
    SLICE_X32Y71.CLK     Tgck                  0.817   cpu0_ialu_div_remainder<30>
                                                       cpu0_ialu_div_Mmux_quotient_mux000148
                                                       cpu0_ialu_div_quotient_30
    -------------------------------------------------  ---------------------------
    Total                                     44.748ns (23.374ns logic, 21.374ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_quotient_30 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.736ns (Levels of Logic = 83)
  Clock Path Skew:      -0.166ns (0.419 - 0.585)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_quotient_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y41.YQ      Tcko                  0.676   cpu0_idecode_AluControl<4>
                                                       cpu0_idecode_AluControl_3
    SLICE_X28Y60.G2      net (fanout=13)       2.251   cpu0_idecode_AluControl<3>
    SLICE_X28Y60.Y       Tilo                  0.707   cpu0_ialu_Result1_mux0006<0>150
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X28Y62.G1      net (fanout=3)        0.517   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X28Y62.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X32Y61.G1      net (fanout=34)       1.388   cpu0_ialu_div_N3
    SLICE_X32Y61.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X37Y61.G4      net (fanout=2)        0.323   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X37Y61.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X37Y60.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X37Y60.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X36Y61.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X36Y61.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X37Y61.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X37Y61.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X14Y62.F2      net (fanout=5)        1.763   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X14Y62.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X14Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X14Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X14Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X14Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X14Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X14Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X14Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X14Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X14Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X14Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X14Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X14Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X14Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X14Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X14Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X14Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X14Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X14Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X14Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X14Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X14Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X14Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X14Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X14Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X14Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X14Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X14Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X14Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X10Y65.G3      net (fanout=105)      1.793   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X10Y65.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00001
    SLICE_X9Y65.BY       net (fanout=5)        1.068   cpu0_ialu_div_tremainder_2_mux0000
    SLICE_X9Y65.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X9Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X9Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X9Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X9Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X9Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X9Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X9Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X9Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X9Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X9Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X9Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X9Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X9Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X9Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X9Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X9Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X9Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X9Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X9Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X9Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X9Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X9Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X9Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X9Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X9Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X9Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X9Y79.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X9Y62.F1       net (fanout=135)      1.430   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X9Y62.X        Tilo                  0.643   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_1_mux00011
    SLICE_X12Y63.BX      net (fanout=5)        1.775   cpu0_ialu_div_tremainder_1_mux0001
    SLICE_X12Y63.COUT    Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X12Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X12Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X12Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X12Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X12Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X12Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X12Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X12Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X12Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X12Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X12Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X12Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X12Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X12Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X12Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X12Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X12Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X12Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X12Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X12Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X12Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X12Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X12Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X12Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X12Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X12Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X12Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X12Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X17Y57.G1      net (fanout=155)      2.661   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X17Y57.Y       Tilo                  0.648   cpu0_ialu_div_tremainder<2>
                                                       cpu0_ialu_div_tremainder_1_mux00021
    SLICE_X21Y57.BX      net (fanout=4)        0.810   cpu0_ialu_div_tremainder_1_mux0002
    SLICE_X21Y57.COUT    Tbxcy                 0.967   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X21Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X21Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X21Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X21Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X21Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X21Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X21Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X21Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X21Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X21Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X21Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X21Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X21Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X21Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X21Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X21Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X21Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X21Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X21Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X21Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X21Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X21Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X21Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X21Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X21Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X21Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X21Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X21Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X42Y78.G3      net (fanout=117)      3.234   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X42Y78.Y       Tilo                  0.707   N486
                                                       cpu0_ialu_div_tquotient_0_mux00001_1
    SLICE_X41Y70.G4      net (fanout=5)        0.899   cpu0_ialu_div_tquotient_0_mux00001
    SLICE_X41Y70.COUT    Topcyg                1.178   cpu0_ialu_div_quotient_addsub0000<12>
                                                       cpu0_ialu_div_Madd_quotient_not0000<13>11
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X41Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X41Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X41Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X41Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X41Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X41Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X41Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X41Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X41Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X41Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X41Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X41Y78.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X41Y78.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<29>
    SLICE_X41Y79.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<29>
    SLICE_X41Y79.X       Tcinx                 0.604   cpu0_ialu_div_quotient_addsub0000<30>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_xor<30>
    SLICE_X32Y71.G4      net (fanout=1)        1.538   cpu0_ialu_div_quotient_addsub0000<30>
    SLICE_X32Y71.CLK     Tgck                  0.817   cpu0_ialu_div_remainder<30>
                                                       cpu0_ialu_div_Mmux_quotient_mux000148
                                                       cpu0_ialu_div_quotient_30
    -------------------------------------------------  ---------------------------
    Total                                     44.736ns (23.286ns logic, 21.450ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_2_1 (FF)
  Destination:          cpu0_ialu_div_quotient_30 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.746ns (Levels of Logic = 95)
  Clock Path Skew:      -0.130ns (0.558 - 0.688)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_2_1 to cpu0_ialu_div_quotient_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y39.XQ      Tcko                  0.631   cpu0_idecode_AluOP1_2_1
                                                       cpu0_idecode_AluOP1_2_1
    SLICE_X33Y54.F1      net (fanout=5)        1.637   cpu0_idecode_AluOP1_2_1
    SLICE_X33Y54.COUT    Topcyf                1.195   cpu0_ialu_div_cOperand1_addsub0000<2>
                                                       cpu0_ialu_div_Madd_cOperand1_not0000<2>1_INV_0
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<2>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X33Y55.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X33Y55.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X33Y56.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X33Y56.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X33Y57.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X33Y57.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X33Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X33Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X33Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X33Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X33Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X33Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X33Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X33Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X33Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X33Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X33Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X33Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X33Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X33Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X33Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X33Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X33Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X33Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X33Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X33Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X33Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X33Y68.Y       Tciny                 0.864   cpu0_ialu_div_cOperand1_addsub0000<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<31>
    SLICE_X36Y60.G2      net (fanout=1)        1.232   cpu0_ialu_div_cOperand1_addsub0000<31>
    SLICE_X36Y60.F5      Tif5                  0.767   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001501
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1
    SLICE_X36Y60.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1
    SLICE_X36Y60.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6
    SLICE_X36Y61.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6
    SLICE_X36Y61.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X37Y61.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X37Y61.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X14Y62.F2      net (fanout=5)        1.763   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X14Y62.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X14Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X14Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X14Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X14Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X14Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X14Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X14Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X14Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X14Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X14Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X14Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X14Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X14Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X14Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X14Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X14Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X14Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X14Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X14Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X14Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X14Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X14Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X14Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X14Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X14Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X14Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X14Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X14Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X10Y65.G3      net (fanout=105)      1.793   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X10Y65.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00001
    SLICE_X9Y65.BY       net (fanout=5)        1.068   cpu0_ialu_div_tremainder_2_mux0000
    SLICE_X9Y65.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X9Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X9Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X9Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X9Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X9Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X9Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X9Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X9Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X9Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X9Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X9Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X9Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X9Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X9Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X9Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X9Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X9Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X9Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X9Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X9Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X9Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X9Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X9Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X9Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X9Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X9Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X9Y79.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X9Y62.F1       net (fanout=135)      1.430   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X9Y62.X        Tilo                  0.643   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_1_mux00011
    SLICE_X12Y63.BX      net (fanout=5)        1.775   cpu0_ialu_div_tremainder_1_mux0001
    SLICE_X12Y63.COUT    Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X12Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X12Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X12Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X12Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X12Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X12Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X12Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X12Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X12Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X12Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X12Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X12Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X12Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X12Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X12Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X12Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X12Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X12Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X12Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X12Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X12Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X12Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X12Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X12Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X12Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X12Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X12Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X12Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X16Y56.G4      net (fanout=155)      2.581   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X16Y56.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X21Y57.BY      net (fanout=4)        0.814   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X21Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X21Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X21Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X21Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X21Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X21Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X21Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X21Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X21Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X21Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X21Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X21Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X21Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X21Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X21Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X21Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X21Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X21Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X21Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X21Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X21Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X21Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X21Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X21Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X21Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X21Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X21Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X21Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X21Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X42Y78.G3      net (fanout=117)      3.234   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X42Y78.Y       Tilo                  0.707   N486
                                                       cpu0_ialu_div_tquotient_0_mux00001_1
    SLICE_X41Y70.G4      net (fanout=5)        0.899   cpu0_ialu_div_tquotient_0_mux00001
    SLICE_X41Y70.COUT    Topcyg                1.178   cpu0_ialu_div_quotient_addsub0000<12>
                                                       cpu0_ialu_div_Madd_quotient_not0000<13>11
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X41Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X41Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X41Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X41Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X41Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X41Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X41Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X41Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X41Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X41Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X41Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X41Y78.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X41Y78.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<29>
    SLICE_X41Y79.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<29>
    SLICE_X41Y79.X       Tcinx                 0.604   cpu0_ialu_div_quotient_addsub0000<30>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_xor<30>
    SLICE_X32Y71.G4      net (fanout=1)        1.538   cpu0_ialu_div_quotient_addsub0000<30>
    SLICE_X32Y71.CLK     Tgck                  0.817   cpu0_ialu_div_remainder<30>
                                                       cpu0_ialu_div_Mmux_quotient_mux000148
                                                       cpu0_ialu_div_quotient_30
    -------------------------------------------------  ---------------------------
    Total                                     44.746ns (24.982ns logic, 19.764ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_div_tquotient_5 (SLICE_X43Y70.CE), 14326264851 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_tquotient_5 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.570ns (Levels of Logic = 75)
  Clock Path Skew:      -0.175ns (0.410 - 0.585)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_tquotient_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y41.YQ      Tcko                  0.676   cpu0_idecode_AluControl<4>
                                                       cpu0_idecode_AluControl_3
    SLICE_X28Y60.G2      net (fanout=13)       2.251   cpu0_idecode_AluControl<3>
    SLICE_X28Y60.Y       Tilo                  0.707   cpu0_ialu_Result1_mux0006<0>150
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X28Y62.G1      net (fanout=3)        0.517   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X28Y62.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X32Y61.G1      net (fanout=34)       1.388   cpu0_ialu_div_N3
    SLICE_X32Y61.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X37Y61.G4      net (fanout=2)        0.323   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X37Y61.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X37Y60.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X37Y60.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X36Y61.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X36Y61.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X37Y61.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X37Y61.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X14Y62.F2      net (fanout=5)        1.763   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X14Y62.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X14Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X14Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X14Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X14Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X14Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X14Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X14Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X14Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X14Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X14Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X14Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X14Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X14Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X14Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X14Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X14Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X14Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X14Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X14Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X14Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X14Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X14Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X14Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X14Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X14Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X14Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X14Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X14Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X10Y65.G3      net (fanout=105)      1.793   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X10Y65.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00001
    SLICE_X9Y65.BY       net (fanout=5)        1.068   cpu0_ialu_div_tremainder_2_mux0000
    SLICE_X9Y65.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X9Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X9Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X9Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X9Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X9Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X9Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X9Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X9Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X9Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X9Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X9Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X9Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X9Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X9Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X9Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X9Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X9Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X9Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X9Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X9Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X9Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X9Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X9Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X9Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X9Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X9Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X9Y79.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X9Y62.F1       net (fanout=135)      1.430   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X9Y62.X        Tilo                  0.643   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_1_mux00011
    SLICE_X12Y63.BX      net (fanout=5)        1.775   cpu0_ialu_div_tremainder_1_mux0001
    SLICE_X12Y63.COUT    Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X12Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X12Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X12Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X12Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X12Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X12Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X12Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X12Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X12Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X12Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X12Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X12Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X12Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X12Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X12Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X12Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X12Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X12Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X12Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X12Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X12Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X12Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X12Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X12Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X12Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X12Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X12Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X12Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X16Y56.G4      net (fanout=155)      2.581   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X16Y56.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X21Y57.BY      net (fanout=4)        0.814   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X21Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X21Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X21Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X21Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X21Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X21Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X21Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X21Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X21Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X21Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X21Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X21Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X21Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X21Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X21Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X21Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X21Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X21Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X21Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X21Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X21Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X21Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X21Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X21Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X21Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X21Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X21Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X21Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X21Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X38Y78.G4      net (fanout=117)      2.707   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X38Y78.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012314
    SLICE_X38Y78.F2      net (fanout=1)        0.673   cpu0_ialu_div_tquotient_0_not00012314/O
    SLICE_X38Y78.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012341
    SLICE_X40Y78.G2      net (fanout=10)       0.599   cpu0_ialu_div_N171
    SLICE_X40Y78.Y       Tilo                  0.707   cpu0_ialu_div_tquotient_9_not0001
                                                       cpu0_ialu_div_N51_1
    SLICE_X43Y71.F1      net (fanout=12)       1.661   cpu0_ialu_div_N51
    SLICE_X43Y71.X       Tilo                  0.643   cpu0_ialu_div_tquotient_5_not0001
                                                       cpu0_ialu_div_tquotient_5_not00011
    SLICE_X43Y70.CE      net (fanout=1)        1.139   cpu0_ialu_div_tquotient_5_not0001
    SLICE_X43Y70.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<5>
                                                       cpu0_ialu_div_tquotient_5
    -------------------------------------------------  ---------------------------
    Total                                     44.570ns (22.088ns logic, 22.482ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_tquotient_5 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.558ns (Levels of Logic = 75)
  Clock Path Skew:      -0.175ns (0.410 - 0.585)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_tquotient_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y41.YQ      Tcko                  0.676   cpu0_idecode_AluControl<4>
                                                       cpu0_idecode_AluControl_3
    SLICE_X28Y60.G2      net (fanout=13)       2.251   cpu0_idecode_AluControl<3>
    SLICE_X28Y60.Y       Tilo                  0.707   cpu0_ialu_Result1_mux0006<0>150
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X28Y62.G1      net (fanout=3)        0.517   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X28Y62.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X32Y61.G1      net (fanout=34)       1.388   cpu0_ialu_div_N3
    SLICE_X32Y61.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X37Y61.G4      net (fanout=2)        0.323   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X37Y61.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X37Y60.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X37Y60.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X36Y61.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X36Y61.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X37Y61.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X37Y61.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X14Y62.F2      net (fanout=5)        1.763   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X14Y62.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X14Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X14Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X14Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X14Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X14Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X14Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X14Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X14Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X14Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X14Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X14Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X14Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X14Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X14Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X14Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X14Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X14Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X14Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X14Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X14Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X14Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X14Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X14Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X14Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X14Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X14Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X14Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X14Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X10Y65.G3      net (fanout=105)      1.793   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X10Y65.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00001
    SLICE_X9Y65.BY       net (fanout=5)        1.068   cpu0_ialu_div_tremainder_2_mux0000
    SLICE_X9Y65.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X9Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X9Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X9Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X9Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X9Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X9Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X9Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X9Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X9Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X9Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X9Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X9Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X9Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X9Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X9Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X9Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X9Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X9Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X9Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X9Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X9Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X9Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X9Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X9Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X9Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X9Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X9Y79.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X9Y62.F1       net (fanout=135)      1.430   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X9Y62.X        Tilo                  0.643   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_1_mux00011
    SLICE_X12Y63.BX      net (fanout=5)        1.775   cpu0_ialu_div_tremainder_1_mux0001
    SLICE_X12Y63.COUT    Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X12Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X12Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X12Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X12Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X12Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X12Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X12Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X12Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X12Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X12Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X12Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X12Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X12Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X12Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X12Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X12Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X12Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X12Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X12Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X12Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X12Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X12Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X12Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X12Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X12Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X12Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X12Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X12Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X17Y57.G1      net (fanout=155)      2.661   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X17Y57.Y       Tilo                  0.648   cpu0_ialu_div_tremainder<2>
                                                       cpu0_ialu_div_tremainder_1_mux00021
    SLICE_X21Y57.BX      net (fanout=4)        0.810   cpu0_ialu_div_tremainder_1_mux0002
    SLICE_X21Y57.COUT    Tbxcy                 0.967   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X21Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X21Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X21Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X21Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X21Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X21Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X21Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X21Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X21Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X21Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X21Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X21Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X21Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X21Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X21Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X21Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X21Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X21Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X21Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X21Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X21Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X21Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X21Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X21Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X21Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X21Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X21Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X21Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X38Y78.G4      net (fanout=117)      2.707   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X38Y78.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012314
    SLICE_X38Y78.F2      net (fanout=1)        0.673   cpu0_ialu_div_tquotient_0_not00012314/O
    SLICE_X38Y78.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012341
    SLICE_X40Y78.G2      net (fanout=10)       0.599   cpu0_ialu_div_N171
    SLICE_X40Y78.Y       Tilo                  0.707   cpu0_ialu_div_tquotient_9_not0001
                                                       cpu0_ialu_div_N51_1
    SLICE_X43Y71.F1      net (fanout=12)       1.661   cpu0_ialu_div_N51
    SLICE_X43Y71.X       Tilo                  0.643   cpu0_ialu_div_tquotient_5_not0001
                                                       cpu0_ialu_div_tquotient_5_not00011
    SLICE_X43Y70.CE      net (fanout=1)        1.139   cpu0_ialu_div_tquotient_5_not0001
    SLICE_X43Y70.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<5>
                                                       cpu0_ialu_div_tquotient_5
    -------------------------------------------------  ---------------------------
    Total                                     44.558ns (22.000ns logic, 22.558ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_2_1 (FF)
  Destination:          cpu0_ialu_div_tquotient_5 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.568ns (Levels of Logic = 87)
  Clock Path Skew:      -0.139ns (0.549 - 0.688)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_2_1 to cpu0_ialu_div_tquotient_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y39.XQ      Tcko                  0.631   cpu0_idecode_AluOP1_2_1
                                                       cpu0_idecode_AluOP1_2_1
    SLICE_X33Y54.F1      net (fanout=5)        1.637   cpu0_idecode_AluOP1_2_1
    SLICE_X33Y54.COUT    Topcyf                1.195   cpu0_ialu_div_cOperand1_addsub0000<2>
                                                       cpu0_ialu_div_Madd_cOperand1_not0000<2>1_INV_0
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<2>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X33Y55.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X33Y55.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X33Y56.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X33Y56.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X33Y57.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X33Y57.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X33Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X33Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X33Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X33Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X33Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X33Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X33Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X33Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X33Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X33Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X33Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X33Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X33Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X33Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X33Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X33Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X33Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X33Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X33Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X33Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X33Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X33Y68.Y       Tciny                 0.864   cpu0_ialu_div_cOperand1_addsub0000<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<31>
    SLICE_X36Y60.G2      net (fanout=1)        1.232   cpu0_ialu_div_cOperand1_addsub0000<31>
    SLICE_X36Y60.F5      Tif5                  0.767   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001501
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1
    SLICE_X36Y60.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1
    SLICE_X36Y60.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6
    SLICE_X36Y61.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6
    SLICE_X36Y61.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X37Y61.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X37Y61.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X14Y62.F2      net (fanout=5)        1.763   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X14Y62.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X14Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X14Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X14Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X14Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X14Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X14Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X14Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X14Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X14Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X14Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X14Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X14Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X14Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X14Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X14Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X14Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X14Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X14Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X14Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X14Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X14Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X14Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X14Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X14Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X14Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X14Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X14Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X14Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X10Y65.G3      net (fanout=105)      1.793   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X10Y65.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00001
    SLICE_X9Y65.BY       net (fanout=5)        1.068   cpu0_ialu_div_tremainder_2_mux0000
    SLICE_X9Y65.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X9Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X9Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X9Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X9Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X9Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X9Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X9Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X9Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X9Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X9Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X9Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X9Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X9Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X9Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X9Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X9Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X9Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X9Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X9Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X9Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X9Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X9Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X9Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X9Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X9Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X9Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X9Y79.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X9Y62.F1       net (fanout=135)      1.430   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X9Y62.X        Tilo                  0.643   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_1_mux00011
    SLICE_X12Y63.BX      net (fanout=5)        1.775   cpu0_ialu_div_tremainder_1_mux0001
    SLICE_X12Y63.COUT    Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X12Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X12Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X12Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X12Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X12Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X12Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X12Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X12Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X12Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X12Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X12Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X12Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X12Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X12Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X12Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X12Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X12Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X12Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X12Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X12Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X12Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X12Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X12Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X12Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X12Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X12Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X12Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X12Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X16Y56.G4      net (fanout=155)      2.581   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X16Y56.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X21Y57.BY      net (fanout=4)        0.814   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X21Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X21Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X21Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X21Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X21Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X21Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X21Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X21Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X21Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X21Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X21Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X21Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X21Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X21Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X21Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X21Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X21Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X21Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X21Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X21Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X21Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X21Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X21Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X21Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X21Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X21Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X21Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X21Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X21Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X38Y78.G4      net (fanout=117)      2.707   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X38Y78.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012314
    SLICE_X38Y78.F2      net (fanout=1)        0.673   cpu0_ialu_div_tquotient_0_not00012314/O
    SLICE_X38Y78.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012341
    SLICE_X40Y78.G2      net (fanout=10)       0.599   cpu0_ialu_div_N171
    SLICE_X40Y78.Y       Tilo                  0.707   cpu0_ialu_div_tquotient_9_not0001
                                                       cpu0_ialu_div_N51_1
    SLICE_X43Y71.F1      net (fanout=12)       1.661   cpu0_ialu_div_N51
    SLICE_X43Y71.X       Tilo                  0.643   cpu0_ialu_div_tquotient_5_not0001
                                                       cpu0_ialu_div_tquotient_5_not00011
    SLICE_X43Y70.CE      net (fanout=1)        1.139   cpu0_ialu_div_tquotient_5_not0001
    SLICE_X43Y70.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<5>
                                                       cpu0_ialu_div_tquotient_5
    -------------------------------------------------  ---------------------------
    Total                                     44.568ns (23.696ns logic, 20.872ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_div_tquotient_4 (SLICE_X42Y70.CE), 21289397539 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_tquotient_4 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.179ns (Levels of Logic = 75)
  Clock Path Skew:      -0.175ns (0.410 - 0.585)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_tquotient_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y41.YQ      Tcko                  0.676   cpu0_idecode_AluControl<4>
                                                       cpu0_idecode_AluControl_3
    SLICE_X28Y60.G2      net (fanout=13)       2.251   cpu0_idecode_AluControl<3>
    SLICE_X28Y60.Y       Tilo                  0.707   cpu0_ialu_Result1_mux0006<0>150
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X28Y62.G1      net (fanout=3)        0.517   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X28Y62.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X32Y61.G1      net (fanout=34)       1.388   cpu0_ialu_div_N3
    SLICE_X32Y61.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X37Y61.G4      net (fanout=2)        0.323   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X37Y61.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X37Y60.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X37Y60.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X36Y61.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X36Y61.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X37Y61.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X37Y61.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X14Y62.F2      net (fanout=5)        1.763   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X14Y62.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X14Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X14Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X14Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X14Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X14Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X14Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X14Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X14Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X14Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X14Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X14Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X14Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X14Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X14Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X14Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X14Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X14Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X14Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X14Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X14Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X14Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X14Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X14Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X14Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X14Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X14Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X14Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X14Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X10Y65.G3      net (fanout=105)      1.793   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X10Y65.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00001
    SLICE_X9Y65.BY       net (fanout=5)        1.068   cpu0_ialu_div_tremainder_2_mux0000
    SLICE_X9Y65.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X9Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X9Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X9Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X9Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X9Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X9Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X9Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X9Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X9Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X9Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X9Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X9Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X9Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X9Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X9Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X9Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X9Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X9Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X9Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X9Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X9Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X9Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X9Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X9Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X9Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X9Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X9Y79.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X9Y62.F1       net (fanout=135)      1.430   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X9Y62.X        Tilo                  0.643   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_1_mux00011
    SLICE_X12Y63.BX      net (fanout=5)        1.775   cpu0_ialu_div_tremainder_1_mux0001
    SLICE_X12Y63.COUT    Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X12Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X12Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X12Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X12Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X12Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X12Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X12Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X12Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X12Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X12Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X12Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X12Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X12Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X12Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X12Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X12Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X12Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X12Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X12Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X12Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X12Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X12Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X12Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X12Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X12Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X12Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X12Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X12Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X16Y56.G4      net (fanout=155)      2.581   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X16Y56.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X21Y57.BY      net (fanout=4)        0.814   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X21Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X21Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X21Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X21Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X21Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X21Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X21Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X21Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X21Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X21Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X21Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X21Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X21Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X21Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X21Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X21Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X21Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X21Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X21Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X21Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X21Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X21Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X21Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X21Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X21Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X21Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X21Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X21Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X21Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X38Y78.G4      net (fanout=117)      2.707   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X38Y78.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012314
    SLICE_X38Y78.F2      net (fanout=1)        0.673   cpu0_ialu_div_tquotient_0_not00012314/O
    SLICE_X38Y78.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012341
    SLICE_X40Y78.G2      net (fanout=10)       0.599   cpu0_ialu_div_N171
    SLICE_X40Y78.Y       Tilo                  0.707   cpu0_ialu_div_tquotient_9_not0001
                                                       cpu0_ialu_div_N51_1
    SLICE_X43Y71.G1      net (fanout=12)       1.674   cpu0_ialu_div_N51
    SLICE_X43Y71.Y       Tilo                  0.648   cpu0_ialu_div_tquotient_5_not0001
                                                       cpu0_ialu_div_tquotient_4_not00011
    SLICE_X42Y70.CE      net (fanout=1)        0.730   cpu0_ialu_div_tquotient_4_not0001
    SLICE_X42Y70.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<4>
                                                       cpu0_ialu_div_tquotient_4
    -------------------------------------------------  ---------------------------
    Total                                     44.179ns (22.093ns logic, 22.086ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_tquotient_4 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.167ns (Levels of Logic = 75)
  Clock Path Skew:      -0.175ns (0.410 - 0.585)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_tquotient_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y41.YQ      Tcko                  0.676   cpu0_idecode_AluControl<4>
                                                       cpu0_idecode_AluControl_3
    SLICE_X28Y60.G2      net (fanout=13)       2.251   cpu0_idecode_AluControl<3>
    SLICE_X28Y60.Y       Tilo                  0.707   cpu0_ialu_Result1_mux0006<0>150
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X28Y62.G1      net (fanout=3)        0.517   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X28Y62.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X32Y61.G1      net (fanout=34)       1.388   cpu0_ialu_div_N3
    SLICE_X32Y61.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X37Y61.G4      net (fanout=2)        0.323   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X37Y61.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X37Y60.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X37Y60.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X36Y61.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X36Y61.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X37Y61.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X37Y61.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X14Y62.F2      net (fanout=5)        1.763   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X14Y62.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X14Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X14Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X14Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X14Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X14Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X14Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X14Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X14Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X14Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X14Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X14Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X14Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X14Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X14Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X14Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X14Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X14Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X14Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X14Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X14Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X14Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X14Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X14Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X14Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X14Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X14Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X14Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X14Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X10Y65.G3      net (fanout=105)      1.793   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X10Y65.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00001
    SLICE_X9Y65.BY       net (fanout=5)        1.068   cpu0_ialu_div_tremainder_2_mux0000
    SLICE_X9Y65.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X9Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X9Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X9Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X9Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X9Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X9Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X9Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X9Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X9Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X9Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X9Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X9Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X9Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X9Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X9Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X9Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X9Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X9Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X9Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X9Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X9Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X9Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X9Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X9Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X9Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X9Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X9Y79.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X9Y62.F1       net (fanout=135)      1.430   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X9Y62.X        Tilo                  0.643   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_1_mux00011
    SLICE_X12Y63.BX      net (fanout=5)        1.775   cpu0_ialu_div_tremainder_1_mux0001
    SLICE_X12Y63.COUT    Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X12Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X12Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X12Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X12Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X12Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X12Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X12Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X12Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X12Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X12Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X12Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X12Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X12Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X12Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X12Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X12Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X12Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X12Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X12Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X12Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X12Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X12Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X12Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X12Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X12Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X12Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X12Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X12Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X17Y57.G1      net (fanout=155)      2.661   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X17Y57.Y       Tilo                  0.648   cpu0_ialu_div_tremainder<2>
                                                       cpu0_ialu_div_tremainder_1_mux00021
    SLICE_X21Y57.BX      net (fanout=4)        0.810   cpu0_ialu_div_tremainder_1_mux0002
    SLICE_X21Y57.COUT    Tbxcy                 0.967   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X21Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X21Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X21Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X21Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X21Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X21Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X21Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X21Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X21Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X21Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X21Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X21Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X21Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X21Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X21Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X21Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X21Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X21Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X21Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X21Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X21Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X21Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X21Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X21Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X21Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X21Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X21Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X21Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X38Y78.G4      net (fanout=117)      2.707   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X38Y78.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012314
    SLICE_X38Y78.F2      net (fanout=1)        0.673   cpu0_ialu_div_tquotient_0_not00012314/O
    SLICE_X38Y78.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012341
    SLICE_X40Y78.G2      net (fanout=10)       0.599   cpu0_ialu_div_N171
    SLICE_X40Y78.Y       Tilo                  0.707   cpu0_ialu_div_tquotient_9_not0001
                                                       cpu0_ialu_div_N51_1
    SLICE_X43Y71.G1      net (fanout=12)       1.674   cpu0_ialu_div_N51
    SLICE_X43Y71.Y       Tilo                  0.648   cpu0_ialu_div_tquotient_5_not0001
                                                       cpu0_ialu_div_tquotient_4_not00011
    SLICE_X42Y70.CE      net (fanout=1)        0.730   cpu0_ialu_div_tquotient_4_not0001
    SLICE_X42Y70.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<4>
                                                       cpu0_ialu_div_tquotient_4
    -------------------------------------------------  ---------------------------
    Total                                     44.167ns (22.005ns logic, 22.162ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_2_1 (FF)
  Destination:          cpu0_ialu_div_tquotient_4 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.177ns (Levels of Logic = 87)
  Clock Path Skew:      -0.139ns (0.549 - 0.688)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_2_1 to cpu0_ialu_div_tquotient_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y39.XQ      Tcko                  0.631   cpu0_idecode_AluOP1_2_1
                                                       cpu0_idecode_AluOP1_2_1
    SLICE_X33Y54.F1      net (fanout=5)        1.637   cpu0_idecode_AluOP1_2_1
    SLICE_X33Y54.COUT    Topcyf                1.195   cpu0_ialu_div_cOperand1_addsub0000<2>
                                                       cpu0_ialu_div_Madd_cOperand1_not0000<2>1_INV_0
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<2>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X33Y55.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X33Y55.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X33Y56.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X33Y56.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X33Y57.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X33Y57.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X33Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X33Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X33Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X33Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X33Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X33Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X33Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X33Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X33Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X33Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X33Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X33Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X33Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X33Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X33Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X33Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X33Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X33Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X33Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X33Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X33Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X33Y68.Y       Tciny                 0.864   cpu0_ialu_div_cOperand1_addsub0000<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<31>
    SLICE_X36Y60.G2      net (fanout=1)        1.232   cpu0_ialu_div_cOperand1_addsub0000<31>
    SLICE_X36Y60.F5      Tif5                  0.767   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001501
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1
    SLICE_X36Y60.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1
    SLICE_X36Y60.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6
    SLICE_X36Y61.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6
    SLICE_X36Y61.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X37Y61.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X37Y61.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X14Y62.F2      net (fanout=5)        1.763   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X14Y62.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X14Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X14Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X14Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X14Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X14Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X14Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X14Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X14Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X14Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X14Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X14Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X14Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X14Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X14Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X14Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X14Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X14Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X14Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X14Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X14Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X14Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X14Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X14Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X14Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X14Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X14Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X14Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X14Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X10Y65.G3      net (fanout=105)      1.793   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X10Y65.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00001
    SLICE_X9Y65.BY       net (fanout=5)        1.068   cpu0_ialu_div_tremainder_2_mux0000
    SLICE_X9Y65.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X9Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X9Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X9Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X9Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X9Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X9Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X9Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X9Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X9Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X9Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X9Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X9Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X9Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X9Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X9Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X9Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X9Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X9Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X9Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X9Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X9Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X9Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X9Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X9Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X9Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X9Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X9Y79.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X9Y62.F1       net (fanout=135)      1.430   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X9Y62.X        Tilo                  0.643   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_1_mux00011
    SLICE_X12Y63.BX      net (fanout=5)        1.775   cpu0_ialu_div_tremainder_1_mux0001
    SLICE_X12Y63.COUT    Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X12Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X12Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X12Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X12Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X12Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X12Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X12Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X12Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X12Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X12Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X12Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X12Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X12Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X12Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X12Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X12Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X12Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X12Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X12Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X12Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X12Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X12Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X12Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X12Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X12Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X12Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X12Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X12Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X16Y56.G4      net (fanout=155)      2.581   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X16Y56.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X21Y57.BY      net (fanout=4)        0.814   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X21Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X21Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X21Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X21Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X21Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X21Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X21Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X21Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X21Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X21Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X21Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X21Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X21Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X21Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X21Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X21Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X21Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X21Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X21Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X21Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X21Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X21Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X21Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X21Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X21Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X21Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X21Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X21Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X21Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X38Y78.G4      net (fanout=117)      2.707   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X38Y78.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012314
    SLICE_X38Y78.F2      net (fanout=1)        0.673   cpu0_ialu_div_tquotient_0_not00012314/O
    SLICE_X38Y78.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012341
    SLICE_X40Y78.G2      net (fanout=10)       0.599   cpu0_ialu_div_N171
    SLICE_X40Y78.Y       Tilo                  0.707   cpu0_ialu_div_tquotient_9_not0001
                                                       cpu0_ialu_div_N51_1
    SLICE_X43Y71.G1      net (fanout=12)       1.674   cpu0_ialu_div_N51
    SLICE_X43Y71.Y       Tilo                  0.648   cpu0_ialu_div_tquotient_5_not0001
                                                       cpu0_ialu_div_tquotient_4_not00011
    SLICE_X42Y70.CE      net (fanout=1)        0.730   cpu0_ialu_div_tquotient_4_not0001
    SLICE_X42Y70.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<4>
                                                       cpu0_ialu_div_tquotient_4
    -------------------------------------------------  ---------------------------
    Total                                     44.177ns (23.701ns logic, 20.476ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_F (SLICE_X6Y3.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.738ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/write_data_14 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.028 - 0.025)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/write_data_14 to mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y3.XQ        Tcko                  0.473   mcs0/U0/iomodule_0/write_data<14>
                                                       mcs0/U0/iomodule_0/write_data_14
    SLICE_X6Y3.BY        net (fanout=3)        0.394   mcs0/U0/iomodule_0/write_data<14>
    SLICE_X6Y3.CLK       Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i<12>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.347ns logic, 0.394ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_G (SLICE_X6Y3.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.738ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/write_data_14 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.028 - 0.025)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/write_data_14 to mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y3.XQ        Tcko                  0.473   mcs0/U0/iomodule_0/write_data<14>
                                                       mcs0/U0/iomodule_0/write_data_14
    SLICE_X6Y3.BY        net (fanout=3)        0.394   mcs0/U0/iomodule_0/write_data<14>
    SLICE_X6Y3.CLK       Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i<12>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.347ns logic, 0.394ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X8Y20.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.753ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.251 - 0.213)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF to mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.YQ      Tcko                  0.541   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_I
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X8Y20.BY       net (fanout=2)        0.376   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_I
    SLICE_X8Y20.CLK      Tdh         (-Th)     0.126   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<18>
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.415ns logic, 0.376ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X1Y1.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Location pin: RAMB16_X1Y1.CLKB
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   44.914|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5265202137726 paths, 0 nets, and 25613 connections

Design statistics:
   Minimum period:  44.914ns{1}   (Maximum frequency:  22.265MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 08 08:01:35 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 269 MB



