Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov 20 15:42:27 2019
| Host         : LAPTOP-47BB27SU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file datapath_control_sets_placed.rpt
| Design       : datapath
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    44 |
| Unused register locations in slices containing registers |   206 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           31 |
|      4 |            2 |
|     10 |            1 |
|     12 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1514 |          251 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             240 |           43 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+--------------------+-------------------------------+------------------+----------------+
|         Clock Signal         |    Enable Signal   |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------------------+--------------------+-------------------------------+------------------+----------------+
|  ifidReg/BranchO_reg         |                    | ifidReg/BranchO_reg_0         |                1 |              2 |
|  alu/Zero_reg_i_2_n_5        |                    | alu/Zero_reg_i_3_n_5          |                1 |              2 |
|  dataMem/ReadData_reg[23]/G0 |                    |                               |                1 |              2 |
|  dataMem/ReadData_reg[25]/G0 |                    |                               |                1 |              2 |
|  dataMem/ReadData_reg[24]/G0 |                    |                               |                1 |              2 |
|  ifidReg/jumpout_reg_0       |                    | ifidReg/jumpout_reg_1         |                1 |              2 |
|  ifidReg/MemReadO_reg        |                    | ifidReg/MemReadO_reg_0        |                1 |              2 |
|  dataMem/ReadData_reg[26]/G0 |                    |                               |                1 |              2 |
|  ifidReg/OutputOFRSRTO_reg_0 |                    | ifidReg/OutputOFRSRTO_reg     |                1 |              2 |
|  dataMem/ReadData_reg[22]/G0 |                    |                               |                1 |              2 |
|  dataMem/ReadData_reg[8]/G0  |                    |                               |                1 |              2 |
|  ifidReg/jalout_reg_0        |                    | ifidReg/jalout_reg            |                1 |              2 |
|  ifidReg/jumpregout_reg      |                    | ifidReg/jumpregout_reg_0      |                1 |              2 |
|  dataMem/ReadData_reg[30]/G0 |                    |                               |                1 |              2 |
|  dataMem/ReadData_reg[9]/G0  |                    |                               |                1 |              2 |
|  dataMem/ReadData_reg[31]/G0 |                    |                               |                1 |              2 |
|  dataMem/ReadData_reg[28]/G0 |                    |                               |                1 |              2 |
|  dataMem/ReadData_reg[10]/G0 |                    |                               |                1 |              2 |
|  dataMem/ReadData_reg[27]/G0 |                    |                               |                1 |              2 |
|  dataMem/ReadData_reg[29]/G0 |                    |                               |                1 |              2 |
|  dataMem/ReadData_reg[11]/G0 |                    |                               |                1 |              2 |
|  dataMem/ReadData_reg[12]/G0 |                    |                               |                1 |              2 |
|  dataMem/ReadData_reg[20]/G0 |                    |                               |                1 |              2 |
|  dataMem/ReadData_reg[13]/G0 |                    |                               |                1 |              2 |
|  dataMem/ReadData_reg[14]/G0 |                    |                               |                1 |              2 |
|  dataMem/ReadData_reg[16]/G0 |                    |                               |                1 |              2 |
|  dataMem/ReadData_reg[15]/G0 |                    |                               |                1 |              2 |
|  dataMem/ReadData_reg[18]/G0 |                    |                               |                1 |              2 |
|  dataMem/ReadData_reg[17]/G0 |                    |                               |                1 |              2 |
|  dataMem/ReadData_reg[19]/G0 |                    |                               |                1 |              2 |
|  dataMem/ReadData_reg[21]/G0 |                    |                               |                1 |              2 |
|  ifidReg/RegWriteO_reg       |                    | ifidReg/RegWriteO_reg_1       |                1 |              4 |
|  ifidReg/RegDstO_reg         |                    | ifidReg/ALUSrc0               |                1 |              4 |
|  Clk_IBUF_BUFG               |                    | idexReg/jumpout               |                1 |             10 |
|  ifidReg/E[0]                |                    |                               |                4 |             12 |
|                              |                    | exmemReg/AR[0]                |                6 |             16 |
|  alu/n_1_35_BUFG             |                    |                               |               11 |             64 |
|  alu/n_2_36_BUFG             |                    |                               |               13 |             64 |
|  alu/n_0_169_BUFG            |                    |                               |               26 |             64 |
|  Clk_IBUF_BUFG               |                    | Rst_IBUF                      |               15 |             64 |
| ~Clk_IBUF_BUFG               |                    | RegFile/ReadData1[31]_i_1_n_5 |                6 |             64 |
| ~Clk_IBUF_BUFG               |                    | RegFile/ReadData2[31]_i_1_n_5 |                6 |             64 |
|  Clk_IBUF_BUFG               | memewbReg/RegWrite |                               |               12 |            192 |
|  Clk_IBUF_BUFG               |                    |                               |              303 |           2294 |
+------------------------------+--------------------+-------------------------------+------------------+----------------+


