;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	ADD 270, 61
	ADD 270, 61
	ADD 270, 61
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SPL 8, -6
	MOV -7, <-20
	SLT @0, @2
	SUB @121, 103
	SUB @127, 106
	DJN -1, @-20
	CMP -207, <-120
	SLT 20, @0
	SLT 102, -101
	SUB -207, <-120
	SUB @27, 0
	JMP -7, @-20
	SUB @27, 0
	MOV -7, <-20
	SUB @27, 0
	SPL 8, -6
	SLT -702, -1
	SUB @121, 103
	MOV 308, 99
	CMP @121, 103
	SPL 8, -6
	SUB @0, @2
	DJN <-30, 9
	CMP 0, @2
	SUB 7, <20
	SUB @127, 106
	SUB @-127, 100
	MOV 308, 99
	CMP @27, 0
	SUB @127, 106
	CMP @27, 0
	MOV 308, 99
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, 106
	SPL 0, <753
	SPL 0, <753
	SPL 0, <753
	CMP -207, <-120
	ADD 210, 60
