;redcode
;assert 1
	SPL 0, <-800
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, -80
	SUB #0, -80
	CMP #-11, -0
	SUB @127, 406
	MOV @127, 109
	MOV @127, 109
	ADD 30, 9
	SUB @127, 106
	JMP -1, @-20
	SUB 101, @110
	DAT #-210, #860
	SUB 101, @110
	SUB -1, <-20
	SPL 30, 9
	MOV @127, 103
	SUB #72, @260
	JMN 0, <-800
	JMN 0, <402
	MOV @-127, 100
	SPL 0, <402
	DAT #121, #106
	JMN 0, <-800
	SUB @60, @502
	JMP 20, <12
	SUB @127, 406
	SLT #0, -80
	CMP 20, @12
	CMP 20, @12
	CMP 20, @12
	JMP 101, #110
	DAT <270, #0
	DAT <270, #0
	SPL 0, <-800
	DAT <270, #0
	SPL 0, <-800
	SPL 0, <-800
	ADD -210, 860
	MOV -1, <-20
	JMP <-127, 100
	JMP 0, <2
	JMP 0, <2
	CMP -207, <-126
	SUB @121, 806
	JMP 0, <2
	CMP -207, <-126
	ADD 30, 9
	MOV -1, <-20
	ADD 30, 9
	MOV -1, <-20
