. /opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /opt/Xilinx/14.7/ISE_DS/common
. /opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /opt/Xilinx/14.7/ISE_DS/EDK
. /opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /opt/Xilinx/14.7/ISE_DS/PlanAhead
. /opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "out.proj"
Input Format                       : VHDL

---- Target Parameters
Output File Name                   : "output"
Target Device                      : xc3s500e-fg320

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/stuart/Programming/VHDL-Build/example/text_display/_build/src/external/sd.vhd" into library work
Parsing entity <sd_controller>.
Parsing architecture <rtl> of entity <sd_controller>.
Parsing VHDL file "/home/stuart/Programming/VHDL-Build/example/text_display/_build/src/display_comp.vhd" into library work
Parsing package <display_comp>.
Parsing package body <display_comp>.
Parsing VHDL file "/home/stuart/Programming/VHDL-Build/example/text_display/_build/src/clock_gen.vhd" into library work
Parsing entity <clk_gen>.
Parsing architecture <rtl> of entity <clk_gen>.
Parsing VHDL file "/home/stuart/Programming/VHDL-Build/example/text_display/_build/src/vga.vhd" into library work
Parsing package <vga_counter_comp>.
Parsing entity <vga_counter>.
Parsing architecture <rtl> of entity <vga_counter>.
Parsing package <vga_comp>.
Parsing entity <vga>.
Parsing architecture <rtl> of entity <vga>.
Parsing VHDL file "/home/stuart/Programming/VHDL-Build/example/text_display/_build/src/text_ram.vhd" into library work
Parsing package <text_ram_comp>.
Parsing entity <text_ram>.
Parsing architecture <rtl> of entity <text_ram>.
Parsing VHDL file "/home/stuart/Programming/VHDL-Build/example/text_display/_build/src/text_area.vhd" into library work
Parsing package <text_display_comp>.
Parsing entity <text_display>.
Parsing architecture <rtl> of entity <text_display>.
Parsing VHDL file "/home/stuart/Programming/VHDL-Build/example/text_display/_build/src/top.vhd" into library work
Parsing entity <top>.
Parsing architecture <rtl> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <rtl>) from library <work>.

Elaborating entity <clk_gen> (architecture <rtl>) with generics from library <work>.

Elaborating entity <text_display> (architecture <rtl>) from library <work>.

Elaborating entity <clk_gen> (architecture <rtl>) with generics from library <work>.

Elaborating entity <vga> (architecture <rtl>) from library <work>.

Elaborating entity <vga_counter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <vga_counter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <text_ram> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:92 - "/home/stuart/Programming/VHDL-Build/example/text_display/_build/src/text_area.vhd" Line 149: input should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/stuart/Programming/VHDL-Build/example/text_display/_build/src/top.vhd".
    Found 6-bit register for signal <y>.
    Found 7-bit register for signal <x>.
    Found 7-bit register for signal <c>.
    Found 8-bit adder for signal <n0039> created at line 49.
    Found 7-bit adder for signal <n0040> created at line 49.
    Found 7-bit adder for signal <c[6]_GND_6_o_add_9_OUT> created at line 40.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <clk_gen_1>.
    Related source file is "/home/stuart/Programming/VHDL-Build/example/text_display/_build/src/clock_gen.vhd".
        CLOCK_SPEED = 50000000
        REQUIRED_HZ = 4800
    Found 13-bit register for signal <count>.
    Found 1-bit register for signal <clk_s>.
    Found 13-bit adder for signal <count[12]_GND_7_o_add_1_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_gen_1> synthesized.

Synthesizing Unit <text_display>.
    Related source file is "/home/stuart/Programming/VHDL-Build/example/text_display/_build/src/text_area.vhd".
    Found 3-bit register for signal <stage0_s_ti_offset_x>.
    Found 3-bit register for signal <stage0_s_ti_offset_y>.
    Found 1-bit register for signal <stage0_s_hs>.
    Found 1-bit register for signal <stage0_s_vs>.
    Found 1-bit register for signal <stage0_s_en>.
    Found 3-bit register for signal <stage1_s_ti_offset_x>.
    Found 3-bit register for signal <stage1_s_ti_offset_y>.
    Found 1-bit register for signal <stage1_s_hs>.
    Found 1-bit register for signal <stage1_s_vs>.
    Found 1-bit register for signal <stage1_s_en>.
    Found 7-bit register for signal <stage1_s_ch>.
    Found 3-bit register for signal <stage2_s_ti_offset_x>.
    Found 3-bit register for signal <stage2_s_ti_offset_y>.
    Found 1-bit register for signal <stage2_s_hs>.
    Found 1-bit register for signal <stage2_s_vs>.
    Found 1-bit register for signal <stage2_s_en>.
    Found 8-bit register for signal <stage2_s_gl<0>>.
    Found 8-bit register for signal <stage2_s_gl<1>>.
    Found 8-bit register for signal <stage2_s_gl<2>>.
    Found 8-bit register for signal <stage2_s_gl<3>>.
    Found 8-bit register for signal <stage2_s_gl<4>>.
    Found 8-bit register for signal <stage2_s_gl<5>>.
    Found 8-bit register for signal <stage2_s_gl<6>>.
    Found 8-bit register for signal <stage2_s_gl<7>>.
    Found 8-bit register for signal <output_colour>.
    Found 1-bit register for signal <output_hs>.
    Found 1-bit register for signal <output_vs>.
    Found 3-bit subtractor for signal <GND_10_o_GND_10_o_sub_10_OUT<2:0>> created at line 100.
    Found 128x64-bit Read Only RAM for signal <_n0248>
    Found 1-bit 8-to-1 multiplexer for signal <GND_10_o_stage2_s_ti_offset_y[2]_Mux_10_o> created at line 100.
    Found 1-bit 8-to-1 multiplexer for signal <stage2_s_ti_offset_y[2]_stage2_s_gl[7][7]_wide_mux_8_OUT<7>> created at line 100.
    Found 1-bit 8-to-1 multiplexer for signal <stage2_s_ti_offset_y[2]_stage2_s_gl[7][7]_wide_mux_8_OUT<6>> created at line 100.
    Found 1-bit 8-to-1 multiplexer for signal <stage2_s_ti_offset_y[2]_stage2_s_gl[7][7]_wide_mux_8_OUT<5>> created at line 100.
    Found 1-bit 8-to-1 multiplexer for signal <stage2_s_ti_offset_y[2]_stage2_s_gl[7][7]_wide_mux_8_OUT<4>> created at line 100.
    Found 1-bit 8-to-1 multiplexer for signal <stage2_s_ti_offset_y[2]_stage2_s_gl[7][7]_wide_mux_8_OUT<3>> created at line 100.
    Found 1-bit 8-to-1 multiplexer for signal <stage2_s_ti_offset_y[2]_stage2_s_gl[7][7]_wide_mux_8_OUT<2>> created at line 100.
    Found 1-bit 8-to-1 multiplexer for signal <stage2_s_ti_offset_y[2]_stage2_s_gl[7][7]_wide_mux_8_OUT<1>> created at line 100.
    Found 1-bit 8-to-1 multiplexer for signal <stage2_s_ti_offset_y[2]_stage2_s_gl[7][7]_wide_mux_8_OUT<0>> created at line 100.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred 108 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <text_display> synthesized.

Synthesizing Unit <clk_gen_2>.
    Related source file is "/home/stuart/Programming/VHDL-Build/example/text_display/_build/src/clock_gen.vhd".
        CLOCK_SPEED = 50000000
        REQUIRED_HZ = 25000000
    Found 1-bit register for signal <clk_s>.
    Found 1-bit register for signal <count>.
    Found 1-bit adder for signal <count[0]_PWR_11_o_add_1_OUT<0>> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_gen_2> synthesized.

Synthesizing Unit <vga>.
    Related source file is "/home/stuart/Programming/VHDL-Build/example/text_display/_build/src/vga.vhd".
    Found 31-bit comparator greater for signal <h_counter_out_s_pix[30]_GND_13_o_LessThan_1_o> created at line 118
    Found 31-bit comparator greater for signal <v_counter_out_s_pix[30]_GND_13_o_LessThan_3_o> created at line 124
    Summary:
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga> synthesized.

Synthesizing Unit <vga_counter_1>.
    Related source file is "/home/stuart/Programming/VHDL-Build/example/text_display/_build/src/vga.vhd".
        FP = 16
        PW = 96
        DT = 640
        BP = 48
    Found 1-bit register for signal <output_enable>.
    Found 1-bit register for signal <output_sync>.
    Found 10-bit register for signal <counter_s>.
    Found 10-bit register for signal <output_pix>.
    Found 11-bit adder for signal <n0018> created at line 39.
    Found 10-bit comparator greater for signal <output_next_s_enable> created at line 41
    Found 10-bit comparator greater for signal <counter_s[9]_PWR_14_o_LessThan_4_o> created at line 42
    Found 10-bit comparator lessequal for signal <counter_s[9]_PWR_14_o_LessThan_5_o> created at line 43
    WARNING:Xst:2404 -  FFs/Latches <output_pix<30:10>> (without init value) have a constant value of 0 in block <vga_counter_1>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <vga_counter_1> synthesized.

Synthesizing Unit <vga_counter_2>.
    Related source file is "/home/stuart/Programming/VHDL-Build/example/text_display/_build/src/vga.vhd".
        FP = 10
        PW = 2
        DT = 480
        BP = 29
    Found 1-bit register for signal <output_enable>.
    Found 1-bit register for signal <output_sync>.
    Found 10-bit register for signal <counter_s>.
    Found 10-bit register for signal <output_pix>.
    Found 11-bit adder for signal <n0018> created at line 39.
    Found 10-bit comparator greater for signal <output_next_s_enable> created at line 41
    Found 10-bit comparator greater for signal <counter_s[9]_GND_17_o_LessThan_4_o> created at line 42
    Found 10-bit comparator lessequal for signal <counter_s[9]_GND_17_o_LessThan_5_o> created at line 43
    WARNING:Xst:2404 -  FFs/Latches <output_pix<30:10>> (without init value) have a constant value of 0 in block <vga_counter_2>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <vga_counter_2> synthesized.

Synthesizing Unit <text_ram>.
    Related source file is "/home/stuart/Programming/VHDL-Build/example/text_display/_build/src/text_ram.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ram_s>, simulation mismatch.
    Found 4800x7-bit dual-port RAM <Mram_ram_s> for signal <ram_s>.
    Found 7-bit register for signal <output_data>.
    Found 13-bit adder for signal <write_idx> created at line 46.
    Found 13-bit adder for signal <read_idx> created at line 47.
    Found 6x7-bit multiplier for signal <n0021> created at line 46.
    Found 6x7-bit multiplier for signal <n0024> created at line 47.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
Unit <text_ram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 128x64-bit single-port Read Only RAM                  : 1
 4800x7-bit dual-port RAM                              : 1
# Multipliers                                          : 2
 7x6-bit multiplier                                    : 2
# Adders/Subtractors                                   : 10
 1-bit adder                                           : 1
 11-bit adder                                          : 2
 13-bit adder                                          : 3
 3-bit subtractor                                      : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 1
# Registers                                            : 36
 1-bit register                                        : 18
 10-bit register                                       : 4
 13-bit register                                       : 1
 3-bit register                                        : 6
 6-bit register                                        : 1
 64-bit register                                       : 1
 7-bit register                                        : 4
 8-bit register                                        : 1
# Comparators                                          : 8
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 31-bit comparator greater                             : 2
# Multiplexers                                         : 22
 1-bit 2-to-1 multiplexer                              : 5
 1-bit 8-to-1 multiplexer                              : 9
 10-bit 2-to-1 multiplexer                             : 3
 13-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk_gen_1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clk_gen_1> synthesized (advanced).

Synthesizing (advanced) Unit <text_display>.
INFO:Xst:3226 - The RAM <Mram__n0248> will be implemented as a BLOCK RAM, absorbing the following register(s): <stage2_s_gl<0:0>_stage2_s_gl<1>_stage2_s_gl<2>_stage2_s_gl<3>_stage2_s_gl<4>_stage2_s_gl<5>_stage2_s_gl<6>_stage2_s_gl<7>>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 64-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <stage1_s_ch>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <text_display> synthesized (advanced).

Synthesizing (advanced) Unit <text_ram>.
INFO:Xst:3226 - The RAM <Mram_ram_s> will be implemented as a BLOCK RAM, absorbing the following register(s): <output_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4800-word x 7-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <input_we>      | high     |
    |     addrA          | connected to signal <write_idx>     |          |
    |     diA            | connected to signal <input_wd>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4800-word x 7-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <read_idx>      |          |
    |     doB            | connected to signal <output_data>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <text_ram> synthesized (advanced).

Synthesizing (advanced) Unit <vga_counter_1>.
The following registers are absorbed into counter <counter_s>: 1 register on signal <counter_s>.
Unit <vga_counter_1> synthesized (advanced).

Synthesizing (advanced) Unit <vga_counter_2>.
The following registers are absorbed into counter <counter_s>: 1 register on signal <counter_s>.
Unit <vga_counter_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 128x64-bit single-port block Read Only RAM            : 1
 4800x7-bit dual-port block RAM                        : 1
# Multipliers                                          : 2
 7x6-bit multiplier                                    : 2
# Adders/Subtractors                                   : 7
 1-bit adder                                           : 1
 13-bit adder                                          : 2
 3-bit subtractor                                      : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 1
# Counters                                             : 3
 10-bit modulo-521 up counter                          : 1
 10-bit modulo-800 up counter                          : 1
 13-bit up counter                                     : 1
# Registers                                            : 91
 Flip-Flops                                            : 91
# Comparators                                          : 8
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 31-bit comparator greater                             : 2
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 9
 10-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <count_0> has a constant value of 0 in block <clk_gen_2>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <output_colour_0> in Unit <text_display> is equivalent to the following 7 FFs/Latches, which will be removed : <output_colour_1> <output_colour_2> <output_colour_3> <output_colour_4> <output_colour_5> <output_colour_6> <output_colour_7> 

Optimizing unit <top> ...

Optimizing unit <text_display> ...

Optimizing unit <vga_counter_1> ...

Optimizing unit <vga_counter_2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 3.

Final Macro Processing ...

Processing Unit <top> :
	Found 4-bit shift register for signal <text_display_0/output_vs>.
	Found 4-bit shift register for signal <text_display_0/output_hs>.
	Found 2-bit shift register for signal <text_display_0/stage2_s_en>.
	Found 2-bit shift register for signal <text_display_0/stage2_s_ti_offset_y_2>.
	Found 2-bit shift register for signal <text_display_0/stage2_s_ti_offset_y_1>.
	Found 2-bit shift register for signal <text_display_0/stage2_s_ti_offset_y_0>.
	Found 2-bit shift register for signal <text_display_0/stage2_s_ti_offset_x_2>.
	Found 2-bit shift register for signal <text_display_0/stage2_s_ti_offset_x_1>.
	Found 2-bit shift register for signal <text_display_0/stage2_s_ti_offset_x_0>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 94
 Flip-Flops                                            : 94
# Shift Registers                                      : 9
 2-bit shift register                                  : 7
 4-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : output.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 361
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 42
#      LUT2                        : 58
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 49
#      LUT4                        : 34
#      LUT4_D                      : 3
#      MUXCY                       : 70
#      MUXF5                       : 19
#      MUXF6                       : 9
#      VCC                         : 1
#      XORCY                       : 59
# FlipFlops/Latches                : 103
#      FD                          : 23
#      FDC                         : 66
#      FDCE                        : 8
#      FDP                         : 5
#      FDR                         : 1
# RAMS                             : 6
#      RAMB16_S1_S1                : 1
#      RAMB16_S2_S2                : 3
#      RAMB16_S36                  : 2
# Shift Registers                  : 9
#      SRL16                       : 9
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10
# MULTs                            : 2
#      MULT18X18SIO                : 2

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      137  out of   4656     2%  
 Number of Slice Flip Flops:            103  out of   9312     1%  
 Number of 4 input LUTs:                211  out of   9312     2%  
    Number used as logic:               202
    Number used as Shift registers:       9
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  
 Number of BRAMs:                         6  out of     20    30%  
 Number of MULT18X18SIOs:                 2  out of     20    10%  
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------+------------------------+-------+
Clock Signal                               | Clock buffer(FF name)  | Load  |
-------------------------------------------+------------------------+-------+
gen_1hz/clk_s                              | BUFG                   | 20    |
clk                                        | BUFGP                  | 54    |
text_display_0/clk_gen_0/clk_s             | BUFG                   | 22    |
text_display_0/vga_0/HS_counter/output_sync| BUFG                   | 22    |
-------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 79    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.238ns (Maximum Frequency: 160.308MHz)
   Minimum input arrival time before clock: 4.393ns
   Maximum output required time after clock: 4.326ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'gen_1hz/clk_s'
  Clock period: 3.942ns (frequency: 253.649MHz)
  Total number of paths / destination ports: 155 / 26
-------------------------------------------------------------------------
Delay:               3.942ns (Levels of Logic = 3)
  Source:            c_1 (FF)
  Destination:       c_4 (FF)
  Source Clock:      gen_1hz/clk_s rising
  Destination Clock: gen_1hz/clk_s rising

  Data Path: c_1 to c_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.514   0.795  c_1 (c_1)
     LUT2_D:I0->LO         1   0.612   0.103  Mmux_c_next41121 (N33)
     LUT4:I3->O            1   0.612   0.426  Mmux_c_next5_SW0 (N19)
     LUT4:I1->O            1   0.612   0.000  Mmux_c_next5 (c_next<4>)
     FDC:D                     0.268          c_4
    ----------------------------------------
    Total                      3.942ns (2.618ns logic, 1.324ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.238ns (frequency: 160.308MHz)
  Total number of paths / destination ports: 440 / 55
-------------------------------------------------------------------------
Delay:               6.238ns (Levels of Logic = 6)
  Source:            text_display_0/Mram__n02481 (RAM)
  Destination:       text_display_0/output_colour_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: text_display_0/Mram__n02481 to text_display_0/output_colour_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36:CLK->DO0    1   2.436   0.426  text_display_0/Mram__n02481 (text_display_0/stage2_s_gl<0:0>_stage2_s_gl<1>_stage2_s_gl<2>_stage2_s_gl<3>_stage2_s_gl<4>_stage2_s_gl<5>_stage2_s_gl<6>_stage2_s_gl<7><0>)
     LUT3:I1->O            1   0.612   0.000  text_display_0/Mmux_stage2_s_ti_offset_y[2]_stage2_s_gl[7][7]_wide_mux_8_OUT<0>_6 (text_display_0/Mmux_stage2_s_ti_offset_y[2]_stage2_s_gl[7][7]_wide_mux_8_OUT<0>_6)
     MUXF5:I0->O           1   0.278   0.000  text_display_0/Mmux_stage2_s_ti_offset_y[2]_stage2_s_gl[7][7]_wide_mux_8_OUT<0>_4_f5 (text_display_0/Mmux_stage2_s_ti_offset_y[2]_stage2_s_gl[7][7]_wide_mux_8_OUT<0>_4_f5)
     MUXF6:I0->O           1   0.451   0.426  text_display_0/Mmux_stage2_s_ti_offset_y[2]_stage2_s_gl[7][7]_wide_mux_8_OUT<0>_2_f6 (text_display_0/stage2_s_ti_offset_y[2]_stage2_s_gl[7][7]_wide_mux_8_OUT<0>)
     LUT3:I1->O            1   0.612   0.000  text_display_0/Mmux_GND_10_o_stage2_s_ti_offset_y[2]_Mux_10_o_6 (text_display_0/Mmux_GND_10_o_stage2_s_ti_offset_y[2]_Mux_10_o_6)
     MUXF5:I0->O           1   0.278   0.000  text_display_0/Mmux_GND_10_o_stage2_s_ti_offset_y[2]_Mux_10_o_4_f5 (text_display_0/Mmux_GND_10_o_stage2_s_ti_offset_y[2]_Mux_10_o_4_f5)
     MUXF6:I0->O           1   0.451   0.000  text_display_0/Mmux_GND_10_o_stage2_s_ti_offset_y[2]_Mux_10_o_2_f6 (text_display_0/GND_10_o_stage2_s_ti_offset_y[2]_Mux_10_o)
     FDR:D                     0.268          text_display_0/output_colour_0
    ----------------------------------------
    Total                      6.238ns (5.386ns logic, 0.852ns route)
                                       (86.3% logic, 13.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'text_display_0/clk_gen_0/clk_s'
  Clock period: 4.579ns (frequency: 218.372MHz)
  Total number of paths / destination ports: 174 / 22
-------------------------------------------------------------------------
Delay:               4.579ns (Levels of Logic = 3)
  Source:            text_display_0/vga_0/HS_counter/counter_s_0 (FF)
  Destination:       text_display_0/vga_0/HS_counter/counter_s_8 (FF)
  Source Clock:      text_display_0/clk_gen_0/clk_s rising
  Destination Clock: text_display_0/clk_gen_0/clk_s rising

  Data Path: text_display_0/vga_0/HS_counter/counter_s_0 to text_display_0/vga_0/HS_counter/counter_s_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.603  text_display_0/vga_0/HS_counter/counter_s_0 (text_display_0/vga_0/HS_counter/counter_s_0)
     LUT4:I0->O            1   0.612   0.509  text_display_0/vga_0/HS_counter/_n0026<9>6 (text_display_0/vga_0/HS_counter/_n0026<9>6)
     LUT4_D:I0->O          9   0.612   0.849  text_display_0/vga_0/HS_counter/_n0026<9>17 (text_display_0/vga_0/HS_counter/_n0026<9>17)
     LUT2:I0->O            1   0.612   0.000  text_display_0/vga_0/HS_counter/Mcount_counter_s_eqn_81 (text_display_0/vga_0/HS_counter/Mcount_counter_s_eqn_8)
     FDC:D                     0.268          text_display_0/vga_0/HS_counter/counter_s_8
    ----------------------------------------
    Total                      4.579ns (2.618ns logic, 1.961ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'text_display_0/vga_0/HS_counter/output_sync'
  Clock period: 4.666ns (frequency: 214.314MHz)
  Total number of paths / destination ports: 179 / 22
-------------------------------------------------------------------------
Delay:               4.666ns (Levels of Logic = 3)
  Source:            text_display_0/vga_0/VS_counter/counter_s_8 (FF)
  Destination:       text_display_0/vga_0/VS_counter/counter_s_8 (FF)
  Source Clock:      text_display_0/vga_0/HS_counter/output_sync rising
  Destination Clock: text_display_0/vga_0/HS_counter/output_sync rising

  Data Path: text_display_0/vga_0/VS_counter/counter_s_8 to text_display_0/vga_0/VS_counter/counter_s_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.514   0.690  text_display_0/vga_0/VS_counter/counter_s_8 (text_display_0/vga_0/VS_counter/counter_s_8)
     LUT4:I0->O            1   0.612   0.509  text_display_0/vga_0/VS_counter/_n0026<9>11 (text_display_0/vga_0/VS_counter/_n0026<9>11)
     LUT4_D:I0->O          9   0.612   0.849  text_display_0/vga_0/VS_counter/_n0026<9>24 (text_display_0/vga_0/VS_counter/_n0026<9>24)
     LUT2:I0->O            1   0.612   0.000  text_display_0/vga_0/VS_counter/Mcount_counter_s_eqn_81 (text_display_0/vga_0/VS_counter/Mcount_counter_s_eqn_8)
     FDC:D                     0.268          text_display_0/vga_0/VS_counter/counter_s_8
    ----------------------------------------
    Total                      4.666ns (2.618ns logic, 2.048ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.393ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       text_display_0/text_ram_0/Mram_ram_s3 (RAM)
  Destination Clock: clk rising

  Data Path: reset to text_display_0/text_ram_0/Mram_ram_s3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   1.106   1.086  reset_IBUF (reset_IBUF)
     INV:I->O              4   0.612   0.499  text_display_in_s_we1_INV_0 (text_display_in_s_we)
     RAMB16_S2_S2:WEA          1.090          text_display_0/text_ram_0/Mram_ram_s3
    ----------------------------------------
    Total                      4.393ns (2.808ns logic, 1.585ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.326ns (Levels of Logic = 1)
  Source:            text_display_0/output_colour_0 (FF)
  Destination:       red<2> (PAD)
  Source Clock:      clk rising

  Data Path: text_display_0/output_colour_0 to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.514   0.643  text_display_0/output_colour_0 (text_display_0/output_colour_0)
     OBUF:I->O                 3.169          red_2_OBUF (red<2>)
    ----------------------------------------
    Total                      4.326ns (3.683ns logic, 0.643ns route)
                                       (85.1% logic, 14.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
clk                                        |    6.238|         |         |         |
gen_1hz/clk_s                              |    8.276|         |         |         |
text_display_0/clk_gen_0/clk_s             |    6.710|         |         |         |
text_display_0/vga_0/HS_counter/output_sync|   11.730|         |         |         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_1hz/clk_s
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gen_1hz/clk_s  |    3.942|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock text_display_0/clk_gen_0/clk_s
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
text_display_0/clk_gen_0/clk_s|    4.579|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock text_display_0/vga_0/HS_counter/output_sync
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
text_display_0/vga_0/HS_counter/output_sync|    4.666|         |         |         |
-------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.15 secs
 
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
--> 


Total memory usage is 374308 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    3 (   0 filtered)

Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc3s500e-fg320 -uc out.ucf output.ngc

Reading NGO file
"/home/stuart/Programming/VHDL-Build/example/text_display/_build/output.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "out.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "output.ngd" ...
Total REAL time to NGDBUILD completion:  1 sec
Total CPU time to NGDBUILD completion:   1 sec

Writing NGDBUILD log file "output.bld"...

NGDBUILD done.
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "3s500efg320-5".
WARNING:Map:34 - Speed grade not specified.  Using default "-5".
Mapping design into LUTs...
Writing file output.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Updating timing models...
Writing design file "output.ncd"...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:           101 out of   9,312    1%
  Number of 4 input LUTs:               161 out of   9,312    1%
Logic Distribution:
  Number of occupied Slices:            130 out of   4,656    2%
    Number of Slices containing only related logic:     130 out of     130 100%
    Number of Slices containing unrelated logic:          0 out of     130   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:         205 out of   9,312    2%
    Number used as logic:               152
    Number used as a route-thru:         44
    Number used as Shift registers:       9

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 12 out of     232    5%
    IOB Flip Flops:                       2
  Number of RAMB16s:                      6 out of      20   30%
  Number of BUFGMUXs:                     4 out of      24   16%
  Number of MULT18X18SIOs:                2 out of      20   10%

Average Fanout of Non-Clock Nets:                2.35

Peak Memory Usage:  588 MB
Total REAL time to MAP completion:  1 secs 
Total CPU time to MAP completion:   1 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "output.mrp" for details.
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: output.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc3s500e, package fg320, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.27 2013-10-13".


Design Summary Report:

 Number of External IOBs                          12 out of 232     5%

   Number of External Input IOBs                  2

      Number of External Input IBUFs              2
        Number of LOCed External Input IBUFs      2 out of 2     100%


   Number of External Output IOBs                10

      Number of External Output IOBs             10
        Number of LOCed External Output IOBs     10 out of 10    100%


   Number of External Bidir IOBs                  0


   Number of BUFGMUXs                        4 out of 24     16%
   Number of MULT18X18SIOs                   2 out of 20     10%
   Number of RAMB16s                         6 out of 20     30%
   Number of Slices                        130 out of 4656    2%
      Number of SLICEMs                      7 out of 2328    1%



Overall effort level (-ol):   Standard 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard 

WARNING:Par:493 - Multi-threading ("-mt" option) is not supported for this architecture. PAR will use only one
   processor.

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Starting Placer
Total REAL time at the beginning of Placer: 1 secs 
Total CPU  time at the beginning of Placer: 0 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:9247c031) REAL time: 1 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:9247c031) REAL time: 1 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9247c031) REAL time: 1 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:8b7a4c3a) REAL time: 1 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:8b7a4c3a) REAL time: 1 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:8b7a4c3a) REAL time: 1 secs 

Phase 7.8  Global Placement
..........................
......
Phase 7.8  Global Placement (Checksum:39330ed8) REAL time: 2 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:39330ed8) REAL time: 2 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:403bea56) REAL time: 3 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:403bea56) REAL time: 3 secs 

Total REAL time to Placer completion: 3 secs 
Total CPU  time to Placer completion: 2 secs 
Writing design to file parout.ncd



Starting Router


Phase  1  : 1010 unrouted;      REAL time: 5 secs 

Phase  2  : 844 unrouted;      REAL time: 5 secs 

Phase  3  : 205 unrouted;      REAL time: 5 secs 

Phase  4  : 214 unrouted; (Par is working to improve performance)     REAL time: 5 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 5 secs 

Updating file: parout.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 5 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 5 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 5 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 5 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 5 secs 

Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 5 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  gen_1hz/clk_s_BUFG |  BUFGMUX_X2Y1| No   |   15 |  0.024     |  0.138      |
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP | BUFGMUX_X2Y11| No   |   38 |  0.070     |  0.175      |
+---------------------+--------------+------+------+------------+-------------+
|text_display_0/clk_g |              |      |      |            |             |
|     en_0/clk_s_BUFG | BUFGMUX_X1Y10| No   |   13 |  0.009     |  0.145      |
+---------------------+--------------+------+------+------------+-------------+
|text_display_0/vga_0 |              |      |      |            |             |
|/HS_counter/output_s |              |      |      |            |             |
|            ync_BUFG |  BUFGMUX_X1Y0| No   |   13 |  0.021     |  0.148      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net gen | SETUP       |         N/A|     3.435ns|     N/A|           0
  _1hz/clk_s_BUFG                           | HOLD        |     1.233ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net clk | SETUP       |         N/A|     6.960ns|     N/A|           0
  _BUFGP                                    | HOLD        |     0.618ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net tex | SETUP       |         N/A|     4.467ns|     N/A|           0
  t_display_0/clk_gen_0/clk_s_BUFG          | HOLD        |     1.135ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net tex | SETUP       |         N/A|     4.231ns|     N/A|           0
  t_display_0/vga_0/HS_counter/output_sync_ | HOLD        |     1.041ns|            |       0|           0
  BUFG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 6 secs 
Total CPU time to PAR completion: 5 secs 

Peak Memory Usage:  579 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file parout.ncd



PAR done!
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc3s500e, package fg320, speed -5
Opened constraints file output.pcf.

Sat Jun 18 13:16:35 2016

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "out.bit".
Bitstream generation is complete.
Programming device. Do not touch your board. This may take a few minutes...
Programming succeeded.
