/*
 * Copyright (C) 2018 Unigroup Spreadtrum & RDA Technologies Co., Ltd.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 ********************************************************************
 * Auto generated c code from ASIC Documentation, PLEASE DONOT EDIT *
 ********************************************************************
 */

/*
 * SVN URL      : http://shsvn06/svn/CHIP/Interface/SharkL6/Autoreg/PMU/SharkL6 PMU APB Control Register.xlsx;SHARKL6 PMU APB reg
 *     Revision : 236137
 *     Author   : {author}
 *     Date     : {date}
 */

#ifndef __PMU_APB_H____
#define __PMU_APB_H____

/* Some defs, in case these are not defined elsewhere */
#ifndef SCI_IOMAP
#define SCI_IOMAP(_b_) ( (_b_) )
#endif

#ifndef SCI_ADDR
#define SCI_ADDR(_b_, _o_) ( (_b_) + (_o_) )
#endif

#ifndef CTL_PMU_APB_BASE
#define CTL_PMU_APB_BASE                SCI_IOMAP(0x64020000)
#endif

/* registers definitions for CTL_PMU_APB, 0x64020000 */
#define REG_PMU_APB_AON_MEM_CTRL                            SCI_ADDR(CTL_PMU_APB_BASE, 0x0000)
#define REG_PMU_APB_MEM_AUTO_SD_CFG0                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0004)
#define REG_PMU_APB_MEM_AUTO_SD_CFG1                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0008)
#define REG_PMU_APB_MEM_AUTO_SLP_CFG0                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0010)
#define REG_PMU_APB_MEM_AUTO_SLP_CFG1                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0014)
#define REG_PMU_APB_MEM_SD_CFG0                             SCI_ADDR(CTL_PMU_APB_BASE, 0x001C)
#define REG_PMU_APB_MEM_SD_CFG1                             SCI_ADDR(CTL_PMU_APB_BASE, 0x0020)
#define REG_PMU_APB_MEM_SLP_CFG0                            SCI_ADDR(CTL_PMU_APB_BASE, 0x0028)
#define REG_PMU_APB_MEM_SLP_CFG1                            SCI_ADDR(CTL_PMU_APB_BASE, 0x002C)
#define REG_PMU_APB_RAM_PD_EN_CTRL                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0034)
#define REG_PMU_APB_RAM_SLP_EN_CTRL                         SCI_ADDR(CTL_PMU_APB_BASE, 0x003C)
#define REG_PMU_APB_RAM_FORCE_PD_CFG_0                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0044)
#define REG_PMU_APB_RAM_FORCE_SLP_CFG                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0054)
#define REG_PMU_APB_RAM_FORCE_ON_CFG                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0060)
#define REG_PMU_APB_SRAM_DLY_CTRL_CFG                       SCI_ADDR(CTL_PMU_APB_BASE, 0x006C)
#define REG_PMU_APB_APCPU_CORE_WAKEUP_EN                    SCI_ADDR(CTL_PMU_APB_BASE, 0x008C)
#define REG_PMU_APB_APCPU_SOFT_INT_GEN                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0090)
#define REG_PMU_APB_APCPU_CORE_FORCE_STOP                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0094)
#define REG_PMU_APB_APCPU_CSYSPWRUP_WAKEUP_EN_CFG           SCI_ADDR(CTL_PMU_APB_BASE, 0x0098)
#define REG_PMU_APB_ANALOG_PHY_PWRDOWN_CFG                  SCI_ADDR(CTL_PMU_APB_BASE, 0x009C)
#define REG_PMU_APB_ANALOG_PHY_PWRON_CFG                    SCI_ADDR(CTL_PMU_APB_BASE, 0x00A0)
#define REG_PMU_APB_ANALOG_PHY_PWR_DLY_CFG                  SCI_ADDR(CTL_PMU_APB_BASE, 0x00A4)
#define REG_PMU_APB_BISR_FORCE_SEL_0                        SCI_ADDR(CTL_PMU_APB_BASE, 0x00F8)
#define REG_PMU_APB_BISR_FORCE_SEL_1                        SCI_ADDR(CTL_PMU_APB_BASE, 0x00FC)
#define REG_PMU_APB_BISR_FORCE_SEL_2                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0100)
#define REG_PMU_APB_BISR_BYP_CFG_0                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0108)
#define REG_PMU_APB_BISR_BYP_CFG_1                          SCI_ADDR(CTL_PMU_APB_BASE, 0x010C)
#define REG_PMU_APB_BISR_BYP_CFG_2                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0110)
#define REG_PMU_APB_BISR_EN_CFG_0                           SCI_ADDR(CTL_PMU_APB_BASE, 0x0118)
#define REG_PMU_APB_BISR_EN_CFG_1                           SCI_ADDR(CTL_PMU_APB_BASE, 0x011C)
#define REG_PMU_APB_BISR_EN_CFG_2                           SCI_ADDR(CTL_PMU_APB_BASE, 0x0120)
#define REG_PMU_APB_BISR_DONE_STATUS_0                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0128)
#define REG_PMU_APB_BISR_DONE_STATUS_1                      SCI_ADDR(CTL_PMU_APB_BASE, 0x012C)
#define REG_PMU_APB_BISR_DONE_STATUS_2                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0130)
#define REG_PMU_APB_BISR_BUSY_STATUS_0                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0138)
#define REG_PMU_APB_BISR_BUSY_STATUS_1                      SCI_ADDR(CTL_PMU_APB_BASE, 0x013C)
#define REG_PMU_APB_BISR_BUSY_STATUS_2                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0140)
#define REG_PMU_APB_DVFS_BLOCK_SHUTDOWN_CFG                 SCI_ADDR(CTL_PMU_APB_BASE, 0x014C)
#define REG_PMU_APB_DCDC_CPU0_PWR_DLY_CFG                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0150)
#define REG_PMU_APB_DCDC_CPU1_PWR_DLY_CFG                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0154)
#define REG_PMU_APB_PD_DCDC_CPU1_DCDC_CFG                   SCI_ADDR(CTL_PMU_APB_BASE, 0x017C)
#define REG_PMU_APB_APCPU_CORE0_DSLP_ENA                    SCI_ADDR(CTL_PMU_APB_BASE, 0x01B8)
#define REG_PMU_APB_APCPU_CORE1_DSLP_ENA                    SCI_ADDR(CTL_PMU_APB_BASE, 0x01BC)
#define REG_PMU_APB_APCPU_CORE2_DSLP_ENA                    SCI_ADDR(CTL_PMU_APB_BASE, 0x01C0)
#define REG_PMU_APB_APCPU_CORE3_DSLP_ENA                    SCI_ADDR(CTL_PMU_APB_BASE, 0x01C4)
#define REG_PMU_APB_APCPU_CORE4_DSLP_ENA                    SCI_ADDR(CTL_PMU_APB_BASE, 0x01C8)
#define REG_PMU_APB_APCPU_CORE5_DSLP_ENA                    SCI_ADDR(CTL_PMU_APB_BASE, 0x01CC)
#define REG_PMU_APB_APCPU_CORE6_DSLP_ENA                    SCI_ADDR(CTL_PMU_APB_BASE, 0x01D0)
#define REG_PMU_APB_APCPU_CORE7_DSLP_ENA                    SCI_ADDR(CTL_PMU_APB_BASE, 0x01D4)
#define REG_PMU_APB_AUDCP_AUDDSP_DSLP_ENA                   SCI_ADDR(CTL_PMU_APB_BASE, 0x01F8)
#define REG_PMU_APB_WTLCP_LDSP_DSLP_ENA                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0204)
#define REG_PMU_APB_WTLCP_TGDSP_DSLP_ENA                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0208)
#define REG_PMU_APB_APCPU_CORE0_INT_DISABLE                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0218)
#define REG_PMU_APB_APCPU_CORE1_INT_DISABLE                 SCI_ADDR(CTL_PMU_APB_BASE, 0x021C)
#define REG_PMU_APB_APCPU_CORE2_INT_DISABLE                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0220)
#define REG_PMU_APB_APCPU_CORE3_INT_DISABLE                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0224)
#define REG_PMU_APB_APCPU_CORE4_INT_DISABLE                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0228)
#define REG_PMU_APB_APCPU_CORE5_INT_DISABLE                 SCI_ADDR(CTL_PMU_APB_BASE, 0x022C)
#define REG_PMU_APB_APCPU_CORE6_INT_DISABLE                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0230)
#define REG_PMU_APB_APCPU_CORE7_INT_DISABLE                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0234)
#define REG_PMU_APB_AUDCP_AUDDSP_CORE_INT_DISABLE           SCI_ADDR(CTL_PMU_APB_BASE, 0x0258)
#define REG_PMU_APB_WTLCP_LDSP_CORE_INT_DISABLE             SCI_ADDR(CTL_PMU_APB_BASE, 0x0264)
#define REG_PMU_APB_WTLCP_TGDSP_CORE_INT_DISABLE            SCI_ADDR(CTL_PMU_APB_BASE, 0x0268)
#define REG_PMU_APB_GIC_CFG                                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0278)
#define REG_PMU_APB_PD_AP_CFG_0                             SCI_ADDR(CTL_PMU_APB_BASE, 0x027C)
#define REG_PMU_APB_PD_APCPU_TOP_CFG_0                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0280)
#define REG_PMU_APB_PD_APCPU_CORE0_CFG_0                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0284)
#define REG_PMU_APB_PD_APCPU_CORE1_CFG_0                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0288)
#define REG_PMU_APB_PD_APCPU_CORE2_CFG_0                    SCI_ADDR(CTL_PMU_APB_BASE, 0x028C)
#define REG_PMU_APB_PD_APCPU_CORE3_CFG_0                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0290)
#define REG_PMU_APB_PD_APCPU_CORE4_CFG_0                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0294)
#define REG_PMU_APB_PD_APCPU_CORE5_CFG_0                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0298)
#define REG_PMU_APB_PD_APCPU_CORE6_CFG_0                    SCI_ADDR(CTL_PMU_APB_BASE, 0x029C)
#define REG_PMU_APB_PD_APCPU_CORE7_CFG_0                    SCI_ADDR(CTL_PMU_APB_BASE, 0x02A0)
#define REG_PMU_APB_PD_GPU_TOP_CFG_0                        SCI_ADDR(CTL_PMU_APB_BASE, 0x02C4)
#define REG_PMU_APB_PD_GPU_C0_CFG_0                         SCI_ADDR(CTL_PMU_APB_BASE, 0x02C8)
#define REG_PMU_APB_PD_MM_CFG_0                             SCI_ADDR(CTL_PMU_APB_BASE, 0x02E8)
#define REG_PMU_APB_PD_AP_VSP_CFG_0                         SCI_ADDR(CTL_PMU_APB_BASE, 0x0314)
#define REG_PMU_APB_PD_PUBCP_CFG_0                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0330)
#define REG_PMU_APB_PD_WTLCP_CFG_0                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0344)
#define REG_PMU_APB_PD_WTLCP_LDSP_CFG_0                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0348)
#define REG_PMU_APB_PD_WTLCP_TGDSP_CFG_0                    SCI_ADDR(CTL_PMU_APB_BASE, 0x034C)
#define REG_PMU_APB_PD_WTLCP_TD_PROC_CFG_0                  SCI_ADDR(CTL_PMU_APB_BASE, 0x0354)
#define REG_PMU_APB_PD_WTLCP_LTE_PROC_CFG_0                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0358)
#define REG_PMU_APB_PD_WTLCP_LTE_CE_CFG_0                   SCI_ADDR(CTL_PMU_APB_BASE, 0x035C)
#define REG_PMU_APB_PD_WTLCP_LTE_DPFEC_CFG_0                SCI_ADDR(CTL_PMU_APB_BASE, 0x0360)
#define REG_PMU_APB_PD_WTLCP_HU3GE_A_CFG_0                  SCI_ADDR(CTL_PMU_APB_BASE, 0x0364)
#define REG_PMU_APB_PD_WTLCP_HU3GE_B_CFG_0                  SCI_ADDR(CTL_PMU_APB_BASE, 0x0368)
#define REG_PMU_APB_PD_WCN_CFG_0                            SCI_ADDR(CTL_PMU_APB_BASE, 0x03A8)
#define REG_PMU_APB_PD_WIFI_WRAP_CFG_0                      SCI_ADDR(CTL_PMU_APB_BASE, 0x03AC)
#define REG_PMU_APB_PD_WIFI_MAC_CFG_0                       SCI_ADDR(CTL_PMU_APB_BASE, 0x03B0)
#define REG_PMU_APB_PD_WIFI_PHY_CFG_0                       SCI_ADDR(CTL_PMU_APB_BASE, 0x03B4)
#define REG_PMU_APB_PD_BTWF_SS_CFG_0                        SCI_ADDR(CTL_PMU_APB_BASE, 0x03B8)
#define REG_PMU_APB_PD_GNSS_SS_CFG_0                        SCI_ADDR(CTL_PMU_APB_BASE, 0x03BC)
#define REG_PMU_APB_PD_GNSS_IP_CFG_0                        SCI_ADDR(CTL_PMU_APB_BASE, 0x03C0)
#define REG_PMU_APB_PD_BT_CFG_0                             SCI_ADDR(CTL_PMU_APB_BASE, 0x03C4)
#define REG_PMU_APB_PD_AUDCP_CFG_0                          SCI_ADDR(CTL_PMU_APB_BASE, 0x03D0)
#define REG_PMU_APB_PD_AUDCP_AUDDSP_CFG_0                   SCI_ADDR(CTL_PMU_APB_BASE, 0x03D4)
#define REG_PMU_APB_PD_PUB_CFG_0                            SCI_ADDR(CTL_PMU_APB_BASE, 0x03F8)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_0                       SCI_ADDR(CTL_PMU_APB_BASE, 0x047C)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_1                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0480)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_2                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0484)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_4                       SCI_ADDR(CTL_PMU_APB_BASE, 0x048C)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_6                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0494)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_9                       SCI_ADDR(CTL_PMU_APB_BASE, 0x04A0)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_11                      SCI_ADDR(CTL_PMU_APB_BASE, 0x04A8)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_12                      SCI_ADDR(CTL_PMU_APB_BASE, 0x04AC)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_13                      SCI_ADDR(CTL_PMU_APB_BASE, 0x04B0)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_14                      SCI_ADDR(CTL_PMU_APB_BASE, 0x04B4)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_18                      SCI_ADDR(CTL_PMU_APB_BASE, 0x04C4)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_19                      SCI_ADDR(CTL_PMU_APB_BASE, 0x04C8)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_20                      SCI_ADDR(CTL_PMU_APB_BASE, 0x04CC)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_21                      SCI_ADDR(CTL_PMU_APB_BASE, 0x04D0)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_23                      SCI_ADDR(CTL_PMU_APB_BASE, 0x04D8)
#define REG_PMU_APB_PWR_DBG_PARAMETER                       SCI_ADDR(CTL_PMU_APB_BASE, 0x04EC)
#define REG_PMU_APB_PWR_STATUS_DBG_0                        SCI_ADDR(CTL_PMU_APB_BASE, 0x04F0)
#define REG_PMU_APB_PWR_STATUS_DBG_1                        SCI_ADDR(CTL_PMU_APB_BASE, 0x04F4)
#define REG_PMU_APB_PWR_STATUS_DBG_2                        SCI_ADDR(CTL_PMU_APB_BASE, 0x04F8)
#define REG_PMU_APB_PWR_STATUS_DBG_4                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0500)
#define REG_PMU_APB_PWR_STATUS_DBG_6                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0508)
#define REG_PMU_APB_PWR_STATUS_DBG_9                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0514)
#define REG_PMU_APB_PWR_STATUS_DBG_11                       SCI_ADDR(CTL_PMU_APB_BASE, 0x051C)
#define REG_PMU_APB_PWR_STATUS_DBG_12                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0520)
#define REG_PMU_APB_PWR_STATUS_DBG_13                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0524)
#define REG_PMU_APB_PWR_STATUS_DBG_14                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0528)
#define REG_PMU_APB_PWR_STATUS_DBG_18                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0538)
#define REG_PMU_APB_PWR_STATUS_DBG_19                       SCI_ADDR(CTL_PMU_APB_BASE, 0x053C)
#define REG_PMU_APB_PWR_STATUS_DBG_20                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0540)
#define REG_PMU_APB_PWR_STATUS_DBG_21                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0544)
#define REG_PMU_APB_PWR_STATUS_DBG_23                       SCI_ADDR(CTL_PMU_APB_BASE, 0x054C)
#define REG_PMU_APB_APCPU_C0_SIMD_RET_MODE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05A0)
#define REG_PMU_APB_APCPU_C1_SIMD_RET_MODE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05A4)
#define REG_PMU_APB_APCPU_C2_SIMD_RET_MODE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05A8)
#define REG_PMU_APB_APCPU_C3_SIMD_RET_MODE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05AC)
#define REG_PMU_APB_APCPU_C4_SIMD_RET_MODE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05B0)
#define REG_PMU_APB_APCPU_C5_SIMD_RET_MODE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05B4)
#define REG_PMU_APB_APCPU_C6_SIMD_RET_MODE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05B8)
#define REG_PMU_APB_APCPU_C7_SIMD_RET_MODE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05BC)
#define REG_PMU_APB_APCPU_CORE0_SW_PACTIVE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05E0)
#define REG_PMU_APB_APCPU_CORE1_SW_PACTIVE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05E4)
#define REG_PMU_APB_APCPU_CORE2_SW_PACTIVE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05E8)
#define REG_PMU_APB_APCPU_CORE3_SW_PACTIVE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05EC)
#define REG_PMU_APB_APCPU_CORE4_SW_PACTIVE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05F0)
#define REG_PMU_APB_APCPU_CORE5_SW_PACTIVE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05F4)
#define REG_PMU_APB_APCPU_CORE6_SW_PACTIVE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05F8)
#define REG_PMU_APB_APCPU_CORE7_SW_PACTIVE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05FC)
#define REG_PMU_APB_APCPU_CLUSTER_SW_PACTIVE                SCI_ADDR(CTL_PMU_APB_BASE, 0x0620)
#define REG_PMU_APB_APCPU_CORE0_SW_PCHANNEL_HANDSHAKE       SCI_ADDR(CTL_PMU_APB_BASE, 0x0624)
#define REG_PMU_APB_APCPU_CORE1_SW_PCHANNEL_HANDSHAKE       SCI_ADDR(CTL_PMU_APB_BASE, 0x0628)
#define REG_PMU_APB_APCPU_CORE2_SW_PCHANNEL_HANDSHAKE       SCI_ADDR(CTL_PMU_APB_BASE, 0x062C)
#define REG_PMU_APB_APCPU_CORE3_SW_PCHANNEL_HANDSHAKE       SCI_ADDR(CTL_PMU_APB_BASE, 0x0630)
#define REG_PMU_APB_APCPU_CORE4_SW_PCHANNEL_HANDSHAKE       SCI_ADDR(CTL_PMU_APB_BASE, 0x0634)
#define REG_PMU_APB_APCPU_CORE5_SW_PCHANNEL_HANDSHAKE       SCI_ADDR(CTL_PMU_APB_BASE, 0x0638)
#define REG_PMU_APB_APCPU_CORE6_SW_PCHANNEL_HANDSHAKE       SCI_ADDR(CTL_PMU_APB_BASE, 0x063C)
#define REG_PMU_APB_APCPU_CORE7_SW_PCHANNEL_HANDSHAKE       SCI_ADDR(CTL_PMU_APB_BASE, 0x0640)
#define REG_PMU_APB_APCPU_CLUSTER_SW_PCHANNEL_HANDSHAKE     SCI_ADDR(CTL_PMU_APB_BASE, 0x0664)
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_INF         SCI_ADDR(CTL_PMU_APB_BASE, 0x0668)
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_INF         SCI_ADDR(CTL_PMU_APB_BASE, 0x066C)
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_INF         SCI_ADDR(CTL_PMU_APB_BASE, 0x0670)
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3_INF         SCI_ADDR(CTL_PMU_APB_BASE, 0x0674)
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4_INF         SCI_ADDR(CTL_PMU_APB_BASE, 0x0678)
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5_INF         SCI_ADDR(CTL_PMU_APB_BASE, 0x067C)
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6_INF         SCI_ADDR(CTL_PMU_APB_BASE, 0x0680)
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7_INF         SCI_ADDR(CTL_PMU_APB_BASE, 0x0684)
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_INF       SCI_ADDR(CTL_PMU_APB_BASE, 0x06A8)
#define REG_PMU_APB_APCPU_MODE_ST_CFG0                      SCI_ADDR(CTL_PMU_APB_BASE, 0x06AC)
#define REG_PMU_APB_APCPU_MODE_ST_CFG1                      SCI_ADDR(CTL_PMU_APB_BASE, 0x06B0)
#define REG_PMU_APB_APCPU_MODE_ST_CFG2                      SCI_ADDR(CTL_PMU_APB_BASE, 0x06B4)
#define REG_PMU_APB_APCPU_MODE_ST_CFG3                      SCI_ADDR(CTL_PMU_APB_BASE, 0x06B8)
#define REG_PMU_APB_APCPU_CORINTH_SCU_CLK_GATE_CFG          SCI_ADDR(CTL_PMU_APB_BASE, 0x06BC)
#define REG_PMU_APB_APCPU_DENY_TIME_THRESHOLD_CFG           SCI_ADDR(CTL_PMU_APB_BASE, 0x06C0)
#define REG_PMU_APB_APCPU_MODE_ST_CGM_EN_CFG                SCI_ADDR(CTL_PMU_APB_BASE, 0x06C4)
#define REG_PMU_APB_APCPU_MODE_ST_FRC_ON_CFG                SCI_ADDR(CTL_PMU_APB_BASE, 0x06C8)
#define REG_PMU_APB_APCPU_SOFT_RST_TYPE_CFG                 SCI_ADDR(CTL_PMU_APB_BASE, 0x06CC)
#define REG_PMU_APB_DEBUG_RECOV_TYPE_CFG                    SCI_ADDR(CTL_PMU_APB_BASE, 0x06D0)
#define REG_PMU_APB_OFF_EMU_CLR_IN_DISABLE_CFG              SCI_ADDR(CTL_PMU_APB_BASE, 0x06D4)
#define REG_PMU_APB_OFF_EMU_TO_OFF_CFG                      SCI_ADDR(CTL_PMU_APB_BASE, 0x06D8)
#define REG_PMU_APB_WDG_TRIG_DBG_RECOV_CFG                  SCI_ADDR(CTL_PMU_APB_BASE, 0x06DC)
#define REG_PMU_APB_APCPU_CORE_ON_DISABLE_GEN               SCI_ADDR(CTL_PMU_APB_BASE, 0x06E0)
#define REG_PMU_APB_SOFTWARE_APCPU_PACTIVE_ENABLE           SCI_ADDR(CTL_PMU_APB_BASE, 0x06E4)
#define REG_PMU_APB_SOFTWARE_APCPU_PCHANNEL_HANDSHAKE_ENABLE SCI_ADDR(CTL_PMU_APB_BASE, 0x06E8)
#define REG_PMU_APB_INT_REQ_APCPU_MODE_ST_ENABLE            SCI_ADDR(CTL_PMU_APB_BASE, 0x06EC)
#define REG_PMU_APB_INT_REQ_APCPU_MODE_ST_CLR               SCI_ADDR(CTL_PMU_APB_BASE, 0x06F0)
#define REG_PMU_APB_INT_REQ_APCPU_MODE_ST_RECORD            SCI_ADDR(CTL_PMU_APB_BASE, 0x06F4)
#define REG_PMU_APB_APCPU_WFI_MARK                          SCI_ADDR(CTL_PMU_APB_BASE, 0x06F8)
#define REG_PMU_APB_DEBUG_STATE_MARK                        SCI_ADDR(CTL_PMU_APB_BASE, 0x06FC)
#define REG_PMU_APB_APCPU_MODE_STATE_0                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0700)
#define REG_PMU_APB_APCPU_MODE_STATE_1                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0704)
#define REG_PMU_APB_APCPU_MODE_STATE_4                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0710)
#define REG_PMU_APB_APCPU_PCHANNEL_STATE_0                  SCI_ADDR(CTL_PMU_APB_BASE, 0x0714)
#define REG_PMU_APB_APCPU_PCHANNEL_STATE_2                  SCI_ADDR(CTL_PMU_APB_BASE, 0x071C)
#define REG_PMU_APB_SLEEP_XTLON_CTRL                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0744)
#define REG_PMU_APB_PWR_CNT_WAIT_CFG_0                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0748)
#define REG_PMU_APB_PWR_CNT_WAIT_CFG_1                      SCI_ADDR(CTL_PMU_APB_BASE, 0x074C)
#define REG_PMU_APB_PWR_CNT_WAIT_CFG_2                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0750)
#define REG_PMU_APB_SP_CLK_GATE_BYP_CFG                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0760)
#define REG_PMU_APB_AP_DSLP_ENA                             SCI_ADDR(CTL_PMU_APB_BASE, 0x0770)
#define REG_PMU_APB_PUBCP_DSLP_ENA                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0774)
#define REG_PMU_APB_WTLCP_DSLP_ENA                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0778)
#define REG_PMU_APB_AUDCP_DSLP_ENA                          SCI_ADDR(CTL_PMU_APB_BASE, 0x077C)
#define REG_PMU_APB_WCN_DSLP_ENA                            SCI_ADDR(CTL_PMU_APB_BASE, 0x078C)
#define REG_PMU_APB_SP_DSLP_ENA                             SCI_ADDR(CTL_PMU_APB_BASE, 0x0790)
#define REG_PMU_APB_APCPU_TOP_DSLP_ENA                      SCI_ADDR(CTL_PMU_APB_BASE, 0x07BC)
#define REG_PMU_APB_PUBCP_CORE_INT_DISABLE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x07F0)
#define REG_PMU_APB_LIGHT_SLEEP_ENABLE                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0808)
#define REG_PMU_APB_PUB_DEEP_SLEEP_ENA                      SCI_ADDR(CTL_PMU_APB_BASE, 0x080C)
#define REG_PMU_APB_LIGHT_SLEEP_WAKEUP_EN                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0810)
#define REG_PMU_APB_PUB_DEEP_SLEEP_WAKEUP_EN                SCI_ADDR(CTL_PMU_APB_BASE, 0x0814)
#define REG_PMU_APB_FORCE_DEEP_SLEEP_CFG_0                  SCI_ADDR(CTL_PMU_APB_BASE, 0x0818)
#define REG_PMU_APB_FORCE_DEEP_SLEEP_CFG_1                  SCI_ADDR(CTL_PMU_APB_BASE, 0x081C)
#define REG_PMU_APB_FORCE_PUB_DEEP_SLEEP_CFG                SCI_ADDR(CTL_PMU_APB_BASE, 0x0820)
#define REG_PMU_APB_FORCE_SYSTEM_SLEEP_CFG_0                SCI_ADDR(CTL_PMU_APB_BASE, 0x0824)
#define REG_PMU_APB_FORCE_SYSTEM_SLEEP_CFG_1                SCI_ADDR(CTL_PMU_APB_BASE, 0x0828)
#define REG_PMU_APB_ALL_FORCE_SYSTEM_SLEEP_CFG              SCI_ADDR(CTL_PMU_APB_BASE, 0x082C)
#define REG_PMU_APB_FORCE_LIGHT_SLEEP_CFG_0                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0830)
#define REG_PMU_APB_FORCE_LIGHT_SLEEP_CFG_1                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0834)
#define REG_PMU_APB_REG_SYS_DDR_PWR_HS_ACK_0                SCI_ADDR(CTL_PMU_APB_BASE, 0x0838)
#define REG_PMU_APB_DEEP_SLEEP_MON_0                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0850)
#define REG_PMU_APB_DEEP_SLEEP_MON_1                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0854)
#define REG_PMU_APB_LIGHT_SLEEP_MON_0                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0858)
#define REG_PMU_APB_LIGHT_SLEEP_MON_1                       SCI_ADDR(CTL_PMU_APB_BASE, 0x085C)
#define REG_PMU_APB_SLEEP_STATUS_0                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0860)
#define REG_PMU_APB_SLEEP_STATUS_1                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0864)
#define REG_PMU_APB_DDR_SLEEP_WAIT_CNT                      SCI_ADDR(CTL_PMU_APB_BASE, 0x08AC)
#define REG_PMU_APB_PUB_SLEEP_BYPASS_CFG                    SCI_ADDR(CTL_PMU_APB_BASE, 0x08B0)
#define REG_PMU_APB_DDR_OP_MODE_CFG                         SCI_ADDR(CTL_PMU_APB_BASE, 0x08B4)
#define REG_PMU_APB_DDR_PHY_RET_CFG                         SCI_ADDR(CTL_PMU_APB_BASE, 0x08B8)
#define REG_PMU_APB_PUB_ACC_RDY                             SCI_ADDR(CTL_PMU_APB_BASE, 0x08BC)
#define REG_PMU_APB_DDR_SLEEP_CTRL                          SCI_ADDR(CTL_PMU_APB_BASE, 0x08C0)
#define REG_PMU_APB_DDR_SLP_STATUS                          SCI_ADDR(CTL_PMU_APB_BASE, 0x08C4)
#define REG_PMU_APB_PUB_VOL_DOWN_CFG                        SCI_ADDR(CTL_PMU_APB_BASE, 0x08C8)
#define REG_PMU_APB_SMART_LIGHT_SLEEP_ENABLE                SCI_ADDR(CTL_PMU_APB_BASE, 0x08CC)
#define REG_PMU_APB_PUB_AUTO_LIGHT_SLEEP_ENABLE             SCI_ADDR(CTL_PMU_APB_BASE, 0x08D0)
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_0                   SCI_ADDR(CTL_PMU_APB_BASE, 0x08D4)
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_2                   SCI_ADDR(CTL_PMU_APB_BASE, 0x08DC)
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_3                   SCI_ADDR(CTL_PMU_APB_BASE, 0x08E0)
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_5                   SCI_ADDR(CTL_PMU_APB_BASE, 0x08E8)
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_7                   SCI_ADDR(CTL_PMU_APB_BASE, 0x08F0)
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_8                   SCI_ADDR(CTL_PMU_APB_BASE, 0x08F4)
#define REG_PMU_APB_PUB_DFS_FRQ_SEL                         SCI_ADDR(CTL_PMU_APB_BASE, 0x0904)
#define REG_PMU_APB_PUB_DEEP_SLEEP_SEL                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0908)
#define REG_PMU_APB_SP_ACCESS_DDR_CFG                       SCI_ADDR(CTL_PMU_APB_BASE, 0x090C)
#define REG_PMU_APB_FIREWALL_WAKEUP_PUB                     SCI_ADDR(CTL_PMU_APB_BASE, 0x092C)
#define REG_PMU_APB_XTL0_REL_CFG                            SCI_ADDR(CTL_PMU_APB_BASE, 0x09C4)
#define REG_PMU_APB_XTL1_REL_CFG                            SCI_ADDR(CTL_PMU_APB_BASE, 0x09C8)
#define REG_PMU_APB_XTL2_REL_CFG                            SCI_ADDR(CTL_PMU_APB_BASE, 0x09CC)
#define REG_PMU_APB_XTL3_REL_CFG                            SCI_ADDR(CTL_PMU_APB_BASE, 0x09D0)
#define REG_PMU_APB_XTLBUF0_REL_CFG                         SCI_ADDR(CTL_PMU_APB_BASE, 0x09D4)
#define REG_PMU_APB_XTLBUF1_REL_CFG                         SCI_ADDR(CTL_PMU_APB_BASE, 0x09D8)
#define REG_PMU_APB_XTLBUF2_REL_CFG                         SCI_ADDR(CTL_PMU_APB_BASE, 0x09DC)
#define REG_PMU_APB_XTLBUF3_REL_CFG                         SCI_ADDR(CTL_PMU_APB_BASE, 0x09E0)
#define REG_PMU_APB_RCO_REL_CFG                             SCI_ADDR(CTL_PMU_APB_BASE, 0x09E4)
#define REG_PMU_APB_MPLL0_REL_CFG                           SCI_ADDR(CTL_PMU_APB_BASE, 0x09F4)
#define REG_PMU_APB_MPLL1_REL_CFG                           SCI_ADDR(CTL_PMU_APB_BASE, 0x09F8)
#define REG_PMU_APB_MPLL2_REL_CFG                           SCI_ADDR(CTL_PMU_APB_BASE, 0x09FC)
#define REG_PMU_APB_RPLL_REL_CFG                            SCI_ADDR(CTL_PMU_APB_BASE, 0x0A0C)
#define REG_PMU_APB_DPLL0_REL_CFG                           SCI_ADDR(CTL_PMU_APB_BASE, 0x0A14)
#define REG_PMU_APB_GPLL_REL_CFG                            SCI_ADDR(CTL_PMU_APB_BASE, 0x0A20)
#define REG_PMU_APB_ISPPLL_REL_CFG                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0A28)
#define REG_PMU_APB_TWPLL_REL_CFG                           SCI_ADDR(CTL_PMU_APB_BASE, 0x0A40)
#define REG_PMU_APB_LTEPLL_REL_CFG                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0A44)
#define REG_PMU_APB_XTL_WAIT_CNT                            SCI_ADDR(CTL_PMU_APB_BASE, 0x0A84)
#define REG_PMU_APB_XTLBUF_WAIT_CNT                         SCI_ADDR(CTL_PMU_APB_BASE, 0x0A88)
#define REG_PMU_APB_RCO_WAIT_CNT                            SCI_ADDR(CTL_PMU_APB_BASE, 0x0A8C)
#define REG_PMU_APB_PLL_WAIT_CNT_0                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0A90)
#define REG_PMU_APB_PLL_WAIT_CNT_1                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0A94)
#define REG_PMU_APB_PLL_WAIT_CNT_2                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0A98)
#define REG_PMU_APB_PLL_WAIT_CNT_3                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0A9C)
#define REG_PMU_APB_PLL_WAIT_CNT_4                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0AA0)
#define REG_PMU_APB_PLL_WAIT_CNT_5                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0AA4)
#define REG_PMU_APB_MPLL0_RST_CTRL_CFG                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0AB4)
#define REG_PMU_APB_MPLL1_RST_CTRL_CFG                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0AB8)
#define REG_PMU_APB_MPLL2_RST_CTRL_CFG                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0ABC)
#define REG_PMU_APB_RPLL_RST_CTRL_CFG                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0ACC)
#define REG_PMU_APB_DPLL0_RST_CTRL_CFG                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0AD4)
#define REG_PMU_APB_GPLL_RST_CTRL_CFG                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0AE0)
#define REG_PMU_APB_ISPPLL_RST_CTRL_CFG                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0AE8)
#define REG_PMU_APB_TWPLL_RST_CTRL_CFG                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0B00)
#define REG_PMU_APB_LTEPLL_RST_CTRL_CFG                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0B04)
#define REG_PMU_APB_PLL_CTRL_STATE_0                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0B44)
#define REG_PMU_APB_PLL_CTRL_STATE_1                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0B48)
#define REG_PMU_APB_PLL_CTRL_STATE_2                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0B4C)
#define REG_PMU_APB_APCPU_DSLP_ENA_SRST_MASK_CFG            SCI_ADDR(CTL_PMU_APB_BASE, 0x0B7C)
#define REG_PMU_APB_APCPU_GIC_RST_EN                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0B80)
#define REG_PMU_APB_APCPU_MODE_ST_SOFT_RST                  SCI_ADDR(CTL_PMU_APB_BASE, 0x0B84)
#define REG_PMU_APB_DM_SOFT_RST                             SCI_ADDR(CTL_PMU_APB_BASE, 0x0B88)
#define REG_PMU_APB_ADM_SOFT_RST                            SCI_ADDR(CTL_PMU_APB_BASE, 0x0B8C)
#define REG_PMU_APB_REG_SYS_SRST_FRC_LP_ACK_0               SCI_ADDR(CTL_PMU_APB_BASE, 0x0B90)
#define REG_PMU_APB_SYS_SOFT_RST_0                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0B98)
#define REG_PMU_APB_SYS_SOFT_RST_1                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0B9C)
#define REG_PMU_APB_SYS_SOFT_RST_BUSY_0                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0BA0)
#define REG_PMU_APB_SOFT_RST_SEL_0                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0BA8)
#define REG_PMU_APB_PD_AP_SHUTDOWN_MARK_STATUS              SCI_ADDR(CTL_PMU_APB_BASE, 0x0BB0)
#define REG_PMU_APB_PD_APCPU_TOP_SHUTDOWN_MARK_STATUS       SCI_ADDR(CTL_PMU_APB_BASE, 0x0BB4)
#define REG_PMU_APB_PD_APCPU_CORE0_SHUTDOWN_MARK_STATUS     SCI_ADDR(CTL_PMU_APB_BASE, 0x0BB8)
#define REG_PMU_APB_PD_APCPU_CORE1_SHUTDOWN_MARK_STATUS     SCI_ADDR(CTL_PMU_APB_BASE, 0x0BBC)
#define REG_PMU_APB_PD_APCPU_CORE2_SHUTDOWN_MARK_STATUS     SCI_ADDR(CTL_PMU_APB_BASE, 0x0BC0)
#define REG_PMU_APB_PD_APCPU_CORE3_SHUTDOWN_MARK_STATUS     SCI_ADDR(CTL_PMU_APB_BASE, 0x0BC4)
#define REG_PMU_APB_PD_APCPU_CORE4_SHUTDOWN_MARK_STATUS     SCI_ADDR(CTL_PMU_APB_BASE, 0x0BC8)
#define REG_PMU_APB_PD_APCPU_CORE5_SHUTDOWN_MARK_STATUS     SCI_ADDR(CTL_PMU_APB_BASE, 0x0BCC)
#define REG_PMU_APB_PD_APCPU_CORE6_SHUTDOWN_MARK_STATUS     SCI_ADDR(CTL_PMU_APB_BASE, 0x0BD0)
#define REG_PMU_APB_PD_APCPU_CORE7_SHUTDOWN_MARK_STATUS     SCI_ADDR(CTL_PMU_APB_BASE, 0x0BD4)
#define REG_PMU_APB_PD_GPU_TOP_SHUTDOWN_MARK_STATUS         SCI_ADDR(CTL_PMU_APB_BASE, 0x0BF8)
#define REG_PMU_APB_PD_MM_SHUTDOWN_MARK_STATUS              SCI_ADDR(CTL_PMU_APB_BASE, 0x0C1C)
#define REG_PMU_APB_PD_AP_VSP_SHUTDOWN_MARK_STATUS          SCI_ADDR(CTL_PMU_APB_BASE, 0x0C48)
#define REG_PMU_APB_PD_PUBCP_SHUTDOWN_MARK_STATUS           SCI_ADDR(CTL_PMU_APB_BASE, 0x0C64)
#define REG_PMU_APB_PD_WTLCP_SHUTDOWN_MARK_STATUS           SCI_ADDR(CTL_PMU_APB_BASE, 0x0C78)
#define REG_PMU_APB_PD_WTLCP_LDSP_SHUTDOWN_MARK_STATUS      SCI_ADDR(CTL_PMU_APB_BASE, 0x0C7C)
#define REG_PMU_APB_PD_WTLCP_TGDSP_SHUTDOWN_MARK_STATUS     SCI_ADDR(CTL_PMU_APB_BASE, 0x0C80)
#define REG_PMU_APB_PD_WTLCP_TD_PROC_SHUTDOWN_MARK_STATUS   SCI_ADDR(CTL_PMU_APB_BASE, 0x0C88)
#define REG_PMU_APB_PD_WTLCP_LTE_PROC_SHUTDOWN_MARK_STATUS  SCI_ADDR(CTL_PMU_APB_BASE, 0x0C8C)
#define REG_PMU_APB_PD_WTLCP_LTE_CE_SHUTDOWN_MARK_STATUS    SCI_ADDR(CTL_PMU_APB_BASE, 0x0C90)
#define REG_PMU_APB_PD_WTLCP_LTE_DPFEC_SHUTDOWN_MARK_STATUS SCI_ADDR(CTL_PMU_APB_BASE, 0x0C94)
#define REG_PMU_APB_PD_WTLCP_HU3GE_A_SHUTDOWN_MARK_STATUS   SCI_ADDR(CTL_PMU_APB_BASE, 0x0C98)
#define REG_PMU_APB_PD_WTLCP_HU3GE_B_SHUTDOWN_MARK_STATUS   SCI_ADDR(CTL_PMU_APB_BASE, 0x0C9C)
#define REG_PMU_APB_PD_WCN_SHUTDOWN_MARK_STATUS             SCI_ADDR(CTL_PMU_APB_BASE, 0x0CDC)
#define REG_PMU_APB_PD_AUDCP_SHUTDOWN_MARK_STATUS           SCI_ADDR(CTL_PMU_APB_BASE, 0x0D04)
#define REG_PMU_APB_PD_AUDCP_AUDDSP_SHUTDOWN_MARK_STATUS    SCI_ADDR(CTL_PMU_APB_BASE, 0x0D08)
#define REG_PMU_APB_PD_PUB_SHUTDOWN_MARK_STATUS             SCI_ADDR(CTL_PMU_APB_BASE, 0x0D2C)
#define REG_PMU_APB_ALL_PLL_PD_RCO_BYP                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0D98)
#define REG_PMU_APB_PAD_OUT_CHIP_SLEEP_CFG                  SCI_ADDR(CTL_PMU_APB_BASE, 0x0D9C)
#define REG_PMU_APB_PAD_OUT_XTL_EN0_CFG                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0DA0)
#define REG_PMU_APB_PAD_OUT_XTL_EN1_CFG                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0DA4)
#define REG_PMU_APB_PAD_OUT_XTL_EN2_CFG                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0DA8)
#define REG_PMU_APB_PAD_OUT_XTL_EN3_CFG                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0DAC)
#define REG_PMU_APB_PAD_OUT_DCDC_ARM0_EN_CFG                SCI_ADDR(CTL_PMU_APB_BASE, 0x0DB4)
#define REG_PMU_APB_PAD_OUT_DCDC_ARM1_EN_CFG                SCI_ADDR(CTL_PMU_APB_BASE, 0x0DB8)
#define REG_PMU_APB_PAD_OUT_DCXO_LC_DEEP_SLEEP_CFG          SCI_ADDR(CTL_PMU_APB_BASE, 0x0DC8)
#define REG_PMU_APB_AP_DEEP_SLEEP_CNT                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0DFC)
#define REG_PMU_APB_PUBCP_DEEP_SLEEP_CNT                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0E00)
#define REG_PMU_APB_WTLCP_DEEP_SLEEP_CNT                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0E04)
#define REG_PMU_APB_AUDCP_DEEP_SLEEP_CNT                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0E08)
#define REG_PMU_APB_WCN_DEEP_SLEEP_CNT                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0E18)
#define REG_PMU_APB_SP_DEEP_SLEEP_CNT                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0E1C)
#define REG_PMU_APB_APCPU_TOP_DEEP_STOP_FINAL_CNT           SCI_ADDR(CTL_PMU_APB_BASE, 0x0E48)
#define REG_PMU_APB_PUB_DEEP_SLEEP_CNT                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0E60)
#define REG_PMU_APB_DEEP_SLEEP_CNT_CLR                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0E64)
#define REG_PMU_APB_AP_LIGHT_SLEEP_CNT                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0E68)
#define REG_PMU_APB_PUBCP_LIGHT_SLEEP_CNT                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0E6C)
#define REG_PMU_APB_WTLCP_LIGHT_SLEEP_CNT                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0E70)
#define REG_PMU_APB_AUDCP_LIGHT_SLEEP_CNT                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0E74)
#define REG_PMU_APB_WCN_LIGHT_SLEEP_CNT                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0E84)
#define REG_PMU_APB_AON_LIGHT_SLEEP_CNT                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0E88)
#define REG_PMU_APB_APCPU_TOP_LIGHT_STOP_FINAL_CNT          SCI_ADDR(CTL_PMU_APB_BASE, 0x0EB4)
#define REG_PMU_APB_PUB_LIGHT_SLEEP_CNT                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0ECC)
#define REG_PMU_APB_LIGHT_SLEEP_CNT_CLR                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0ED0)
#define REG_PMU_APB_AP_SYS_STOP_CNT                         SCI_ADDR(CTL_PMU_APB_BASE, 0x0ED4)
#define REG_PMU_APB_PUBCP_SYS_STOP_CNT                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0ED8)
#define REG_PMU_APB_WTLCP_SYS_STOP_CNT                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0EDC)
#define REG_PMU_APB_AUDCP_SYS_STOP_CNT                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0EE0)
#define REG_PMU_APB_WCN_SYS_STOP_CNT                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0EF0)
#define REG_PMU_APB_APCPU_TOP_SYS_STOP_CNT                  SCI_ADDR(CTL_PMU_APB_BASE, 0x0F20)
#define REG_PMU_APB_SYS_STOP_CNT_CLR                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0F38)
#define REG_PMU_APB_PAD_OUT_CHIP_SLEEP_EDG_CNT              SCI_ADDR(CTL_PMU_APB_BASE, 0x0F3C)
#define REG_PMU_APB_PAD_OUT_CHIP_SLEEP_DUR_CNT              SCI_ADDR(CTL_PMU_APB_BASE, 0x0F50)
#define REG_PMU_APB_FUNCTION_CNT_CLR                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0F60)
#define REG_PMU_APB_PWR_ST_CLK_DIV_CFG                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0F64)
#define REG_PMU_APB_SLP_CTRL_CLK_DIV_CFG                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0F68)
#define REG_PMU_APB_MPLL_WAIT_CLK_DIV_CFG                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0F6C)
#define REG_PMU_APB_DOMAIN_PWR_DOWN_INT_CLR                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0F78)
#define REG_PMU_APB_DOMAIN_PWR_UP_INT_CLR                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0F7C)
#define REG_PMU_APB_CGM_PMU_SEL                             SCI_ADDR(CTL_PMU_APB_BASE, 0x0F80)
#define REG_PMU_APB_EFUSE_SEL_BUF                           SCI_ADDR(CTL_PMU_APB_BASE, 0x0F84)
#define REG_PMU_APB_EIC_SEL                                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0F88)
#define REG_PMU_APB_DUMMY_REG_0                             SCI_ADDR(CTL_PMU_APB_BASE, 0x0FAC)
#define REG_PMU_APB_DUMMY_REG_1                             SCI_ADDR(CTL_PMU_APB_BASE, 0x0FB0)
#define REG_PMU_APB_AON_DBG_SIG_SEL                         SCI_ADDR(CTL_PMU_APB_BASE, 0x0FB4)
#define REG_PMU_APB_AON_DBG_SUBSYS_BUS                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0FB8)
#define REG_PMU_APB_CPU_AXI_LP_CTRL_DISABLE                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0FBC)
#define REG_PMU_APB_CSI_WRAP_CTRL                           SCI_ADDR(CTL_PMU_APB_BASE, 0x0FC0)
#define REG_PMU_APB_DCDC_ARM0_PD_EN                         SCI_ADDR(CTL_PMU_APB_BASE, 0x0FC4)
#define REG_PMU_APB_EIC_CTRL_REG                            SCI_ADDR(CTL_PMU_APB_BASE, 0x0FC8)
#define REG_PMU_APB_GPIO_GATING_DISABLE                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0FCC)
#define REG_PMU_APB_OTHER_SYS_BLK_SRST                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0FD0)
#define REG_PMU_APB_Z_PD_DCDC_CPU1_ISO_ON_DLY               SCI_ADDR(CTL_PMU_APB_BASE, 0x0FD4)
#define REG_PMU_APB_PUBCP_WTLCP_ASYNCBRIDGE                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0FD8)
#define REG_PMU_APB_PWD_CTRL                                SCI_ADDR(CTL_PMU_APB_BASE, 0x0FDC)
#define REG_PMU_APB_WCN_DBGPWR_CTRL                         SCI_ADDR(CTL_PMU_APB_BASE, 0x0FE0)
#define REG_PMU_APB_WCN_XTL_CTRL                            SCI_ADDR(CTL_PMU_APB_BASE, 0x0FE4)

/* bits definitions for REG_PMU_APB_AON_MEM_CTRL, [0x64020000] */
#define BIT_PMU_APB_WCN_ACCESS_AON_MEM_EN                   ( BIT(2) )
#define BIT_PMU_APB_SP_SYS_MEM_ALL_SEL                      ( BIT(1) )
#define BIT_PMU_APB_AON_MEM_ALL_SYS_SEL                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_MEM_AUTO_SD_CFG0, [0x64020004] */
#define BIT_PMU_APB_MEM_AUTO_SD_EN0(x)                      ( (x) )

/* bits definitions for REG_PMU_APB_MEM_AUTO_SD_CFG1, [0x64020008] */
#define BIT_PMU_APB_MEM_AUTO_SD_EN1(x)                      ( (x) )

/* bits definitions for REG_PMU_APB_MEM_AUTO_SLP_CFG0, [0x64020010] */
#define BIT_PMU_APB_MEM_AUTO_SLP_EN0(x)                     ( (x) )

/* bits definitions for REG_PMU_APB_MEM_AUTO_SLP_CFG1, [0x64020014] */
#define BIT_PMU_APB_MEM_AUTO_SLP_EN1(x)                     ( (x) )

/* bits definitions for REG_PMU_APB_MEM_SD_CFG0, [0x6402001C] */
#define BIT_PMU_APB_MEM_SD_CFG0(x)                          ( (x) )

/* bits definitions for REG_PMU_APB_MEM_SD_CFG1, [0x64020020] */
#define BIT_PMU_APB_MEM_SD_CFG1(x)                          ( (x) )

/* bits definitions for REG_PMU_APB_MEM_SLP_CFG0, [0x64020028] */
#define BIT_PMU_APB_MEM_SLP_CFG0(x)                         ( (x) )

/* bits definitions for REG_PMU_APB_MEM_SLP_CFG1, [0x6402002C] */
#define BIT_PMU_APB_MEM_SLP_CFG1(x)                         ( (x) )

/* bits definitions for REG_PMU_APB_RAM_PD_EN_CTRL, [0x64020034] */
#define BIT_PMU_APB_APCPU_TOP_RAM_PD_EN                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_RAM_SLP_EN_CTRL, [0x6402003C] */
#define BIT_PMU_APB_APCPU_CORE7_RAM_DSLP_EN                 ( BIT(12) )
#define BIT_PMU_APB_APCPU_CORE6_RAM_DSLP_EN                 ( BIT(11) )
#define BIT_PMU_APB_APCPU_CORE5_RAM_DSLP_EN                 ( BIT(10) )
#define BIT_PMU_APB_APCPU_CORE4_RAM_DSLP_EN                 ( BIT(9) )
#define BIT_PMU_APB_APCPU_CORE3_RAM_DSLP_EN                 ( BIT(8) )
#define BIT_PMU_APB_APCPU_CORE2_RAM_DSLP_EN                 ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE1_RAM_DSLP_EN                 ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE0_RAM_DSLP_EN                 ( BIT(5) )
#define BIT_PMU_APB_APCPU_SNOOP_FILTER_RAM_DSLP_EN          ( BIT(4) )
#define BIT_PMU_APB_APCPU_L3CACHE_TAG_P3_RAM_DSLP_EN        ( BIT(3) )
#define BIT_PMU_APB_APCPU_L3CACHE_TAG_P2_RAM_DSLP_EN        ( BIT(2) )
#define BIT_PMU_APB_APCPU_L3CACHE_TAG_P1_RAM_DSLP_EN        ( BIT(1) )
#define BIT_PMU_APB_APCPU_L3CACHE_TAG_P0_RAM_DSLP_EN        ( BIT(0) )

/* bits definitions for REG_PMU_APB_RAM_FORCE_PD_CFG_0, [0x64020044] */
#define BIT_PMU_APB_RAM_PD_PUB_FRC                          ( BIT(31) )
#define BIT_PMU_APB_RAM_PD_WCN_FRC                          ( BIT(30) )
#define BIT_PMU_APB_RAM_PD_PUBCP_FRC                        ( BIT(29) )
#define BIT_PMU_APB_RAM_PD_WTLCP_LTE_PROC_FRC               ( BIT(28) )
#define BIT_PMU_APB_RAM_PD_WTLCP_TD_PROC_FRC                ( BIT(27) )
#define BIT_PMU_APB_RAM_PD_WTLCP_HU3GE_B_FRC                ( BIT(26) )
#define BIT_PMU_APB_RAM_PD_WTLCP_HU3GE_A_FRC                ( BIT(25) )
#define BIT_PMU_APB_RAM_PD_WTLCP_TGDSP_FRC                  ( BIT(24) )
#define BIT_PMU_APB_RAM_PD_WTLCP_LDSP_FRC                   ( BIT(23) )
#define BIT_PMU_APB_RAM_PD_WTLCP_FRC                        ( BIT(22) )
#define BIT_PMU_APB_RAM_PD_WTLCP_LTE_DPFEC_FRC              ( BIT(21) )
#define BIT_PMU_APB_RAM_PD_WTLCP_LTE_CE_FRC                 ( BIT(20) )
#define BIT_PMU_APB_RAM_PD_AUDCP_AUDDSP_FRC                 ( BIT(19) )
#define BIT_PMU_APB_RAM_PD_AUDCP_FRC                        ( BIT(18) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE7_FRC                  ( BIT(17) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE6_FRC                  ( BIT(16) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE5_FRC                  ( BIT(15) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE4_FRC                  ( BIT(14) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE3_FRC                  ( BIT(13) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE2_FRC                  ( BIT(12) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE1_FRC                  ( BIT(11) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE0_FRC                  ( BIT(10) )
#define BIT_PMU_APB_RAM_PD_APCPU_SNOOP_FILTER_FRC           ( BIT(9) )
#define BIT_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P3_FRC         ( BIT(8) )
#define BIT_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P2_FRC         ( BIT(7) )
#define BIT_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P1_FRC         ( BIT(6) )
#define BIT_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P0_FRC         ( BIT(5) )
#define BIT_PMU_APB_RAM_PD_APCPU_TOP_FRC                    ( BIT(4) )
#define BIT_PMU_APB_RAM_PD_GPU_TOP_FRC                      ( BIT(3) )
#define BIT_PMU_APB_RAM_PD_MM_FRC                           ( BIT(2) )
#define BIT_PMU_APB_RAM_PD_AP_VSP_FRC                       ( BIT(1) )
#define BIT_PMU_APB_RAM_PD_AP_FRC                           ( BIT(0) )

/* bits definitions for REG_PMU_APB_RAM_FORCE_SLP_CFG, [0x64020054] */
#define BIT_PMU_APB_RAM_RET_APCPU_CORE7_FRC                 ( BIT(13) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE6_FRC                 ( BIT(12) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE5_FRC                 ( BIT(11) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE4_FRC                 ( BIT(10) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE3_FRC                 ( BIT(9) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE2_FRC                 ( BIT(8) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE1_FRC                 ( BIT(7) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE0_FRC                 ( BIT(6) )
#define BIT_PMU_APB_RAM_RET_APCPU_SNOOP_FILTER_FRC          ( BIT(5) )
#define BIT_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P3_FRC        ( BIT(4) )
#define BIT_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P2_FRC        ( BIT(3) )
#define BIT_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P1_FRC        ( BIT(2) )
#define BIT_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P0_FRC        ( BIT(1) )
#define BIT_PMU_APB_RAM_RET_APCPU_TOP_FRC                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_RAM_FORCE_ON_CFG, [0x64020060] */
#define BIT_PMU_APB_APCPU_CORE7_RAM_FRC_ON                  ( BIT(12) )
#define BIT_PMU_APB_APCPU_CORE6_RAM_FRC_ON                  ( BIT(11) )
#define BIT_PMU_APB_APCPU_CORE5_RAM_FRC_ON                  ( BIT(10) )
#define BIT_PMU_APB_APCPU_CORE4_RAM_FRC_ON                  ( BIT(9) )
#define BIT_PMU_APB_APCPU_CORE3_RAM_FRC_ON                  ( BIT(8) )
#define BIT_PMU_APB_APCPU_CORE2_RAM_FRC_ON                  ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE1_RAM_FRC_ON                  ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE0_RAM_FRC_ON                  ( BIT(5) )
#define BIT_PMU_APB_APCPU_SNOOP_FILTER_RAM_FRC_ON           ( BIT(4) )
#define BIT_PMU_APB_APCPU_L3CACHE_TAG_P3_RAM_FRC_ON         ( BIT(3) )
#define BIT_PMU_APB_APCPU_L3CACHE_TAG_P2_RAM_FRC_ON         ( BIT(2) )
#define BIT_PMU_APB_APCPU_L3CACHE_TAG_P1_RAM_FRC_ON         ( BIT(1) )
#define BIT_PMU_APB_APCPU_L3CACHE_TAG_P0_RAM_FRC_ON         ( BIT(0) )

/* bits definitions for REG_PMU_APB_SRAM_DLY_CTRL_CFG, [0x6402006C] */
#define BIT_PMU_APB_SP_SRAM_XTLBUF0_SYS_SEL                 ( BIT(3) )
#define BIT_PMU_APB_SP_SRAM_RCO_SYS_SEL                     ( BIT(2) )
#define BIT_PMU_APB_AON_SRAM_XTLBUF0_SYS_SEL                ( BIT(1) )
#define BIT_PMU_APB_AON_SRAM_RCO_SYS_SEL                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE_WAKEUP_EN, [0x6402008C] */
#define BIT_PMU_APB_APCPU_CORE7_WAKEUP_EN                   ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_WAKEUP_EN                   ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_WAKEUP_EN                   ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_WAKEUP_EN                   ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_WAKEUP_EN                   ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_WAKEUP_EN                   ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_WAKEUP_EN                   ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_WAKEUP_EN                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_SOFT_INT_GEN, [0x64020090] */
#define BIT_PMU_APB_APCPU_CORE7_SOFT_INT                    ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_SOFT_INT                    ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_SOFT_INT                    ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_SOFT_INT                    ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_SOFT_INT                    ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_SOFT_INT                    ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_SOFT_INT                    ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_SOFT_INT                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE_FORCE_STOP, [0x64020094] */
#define BIT_PMU_APB_APCPU_TOP_FORCE_DEEP_STOP               ( BIT(16) )
#define BIT_PMU_APB_APCPU_CORE7_FORCE_STOP                  ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_FORCE_STOP                  ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_FORCE_STOP                  ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_FORCE_STOP                  ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_FORCE_STOP                  ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_FORCE_STOP                  ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_FORCE_STOP                  ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_FORCE_STOP                  ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CSYSPWRUP_WAKEUP_EN_CFG, [0x64020098] */
#define BIT_PMU_APB_APCPU_CSYSPWRUP_WAKEUP_EN(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_ANALOG_PHY_PWRDOWN_CFG, [0x6402009C] */
#define BIT_PMU_APB_WCN_ADDA_PWR_PD_REG                     ( BIT(11) )
#define BIT_PMU_APB_DSI_PWR_PD_REG                          ( BIT(5) )
#define BIT_PMU_APB_CSI_2LANE_PWR_PD_REG                    ( BIT(3) )
#define BIT_PMU_APB_CSI_4LANE_PWR_PD_REG                    ( BIT(2) )
#define BIT_PMU_APB_CSI_2P2LANE_PWR_PD_REG                  ( BIT(1) )
#define BIT_PMU_APB_MPHY_PWR_PD_REG                         ( BIT(0) )

/* bits definitions for REG_PMU_APB_ANALOG_PHY_PWRON_CFG, [0x640200A0] */
#define BIT_PMU_APB_WCN_ADDA_PWR_ON_REG                     ( BIT(11) )
#define BIT_PMU_APB_DSI_PWR_ON_REG                          ( BIT(5) )
#define BIT_PMU_APB_CSI_2LANE_PWR_ON_REG                    ( BIT(3) )
#define BIT_PMU_APB_CSI_4LANE_PWR_ON_REG                    ( BIT(2) )
#define BIT_PMU_APB_CSI_2P2LANE_PWR_ON_REG                  ( BIT(1) )
#define BIT_PMU_APB_MPHY_PWR_ON_REG                         ( BIT(0) )

/* bits definitions for REG_PMU_APB_ANALOG_PHY_PWR_DLY_CFG, [0x640200A4] */
#define BIT_PMU_APB_PHY_PWR_DLY(x)                          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_BISR_FORCE_SEL_0, [0x640200F8] */
#define BIT_PMU_APB_PD_MM_BISR_FORCE_SEL                    ( BIT(28) )
#define BIT_PMU_APB_PD_GPU_C0_BISR_FORCE_SEL                ( BIT(20) )
#define BIT_PMU_APB_PD_GPU_TOP_BISR_FORCE_SEL               ( BIT(19) )
#define BIT_PMU_APB_PD_APCPU_CORE7_BISR_FORCE_SEL           ( BIT(10) )
#define BIT_PMU_APB_PD_APCPU_CORE6_BISR_FORCE_SEL           ( BIT(9) )
#define BIT_PMU_APB_PD_APCPU_CORE5_BISR_FORCE_SEL           ( BIT(8) )
#define BIT_PMU_APB_PD_APCPU_CORE4_BISR_FORCE_SEL           ( BIT(7) )
#define BIT_PMU_APB_PD_APCPU_CORE3_BISR_FORCE_SEL           ( BIT(6) )
#define BIT_PMU_APB_PD_APCPU_CORE2_BISR_FORCE_SEL           ( BIT(5) )
#define BIT_PMU_APB_PD_APCPU_CORE1_BISR_FORCE_SEL           ( BIT(4) )
#define BIT_PMU_APB_PD_APCPU_CORE0_BISR_FORCE_SEL           ( BIT(3) )
#define BIT_PMU_APB_PD_APCPU_TOP_BISR_FORCE_SEL             ( BIT(2) )
#define BIT_PMU_APB_PD_AP_BISR_FORCE_SEL                    ( BIT(1) )
#define BIT_PMU_APB_PD_AON_MEM_BISR_FORCE_SEL               ( BIT(0) )

/* bits definitions for REG_PMU_APB_BISR_FORCE_SEL_1, [0x640200FC] */
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_BISR_FORCE_SEL         ( BIT(28) )
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_BISR_FORCE_SEL         ( BIT(27) )
#define BIT_PMU_APB_PD_WTLCP_LTE_DPFEC_BISR_FORCE_SEL       ( BIT(26) )
#define BIT_PMU_APB_PD_WTLCP_LTE_CE_BISR_FORCE_SEL          ( BIT(25) )
#define BIT_PMU_APB_PD_WTLCP_LTE_PROC_BISR_FORCE_SEL        ( BIT(24) )
#define BIT_PMU_APB_PD_WTLCP_TD_PROC_BISR_FORCE_SEL         ( BIT(23) )
#define BIT_PMU_APB_PD_WTLCP_TGDSP_BISR_FORCE_SEL           ( BIT(21) )
#define BIT_PMU_APB_PD_WTLCP_LDSP_BISR_FORCE_SEL            ( BIT(20) )
#define BIT_PMU_APB_PD_WTLCP_BISR_FORCE_SEL                 ( BIT(19) )
#define BIT_PMU_APB_PD_PUBCP_BISR_FORCE_SEL                 ( BIT(14) )
#define BIT_PMU_APB_PD_AP_VSP_BISR_FORCE_SEL                ( BIT(7) )

/* bits definitions for REG_PMU_APB_BISR_FORCE_SEL_2, [0x64020100] */
#define BIT_PMU_APB_PD_AUDCP_AUDDSP_BISR_FORCE_SEL          ( BIT(23) )
#define BIT_PMU_APB_PD_AUDCP_BISR_FORCE_SEL                 ( BIT(22) )
#define BIT_PMU_APB_PD_GNSS_IP_BISR_FORCE_SEL               ( BIT(18) )
#define BIT_PMU_APB_PD_GNSS_SS_BISR_FORCE_SEL               ( BIT(17) )
#define BIT_PMU_APB_PD_BTWF_SS_BISR_FORCE_SEL               ( BIT(16) )
#define BIT_PMU_APB_PD_WIFI_MAC_BISR_FORCE_SEL              ( BIT(14) )
#define BIT_PMU_APB_PD_WIFI_WRAP_BISR_FORCE_SEL             ( BIT(13) )

/* bits definitions for REG_PMU_APB_BISR_BYP_CFG_0, [0x64020108] */
#define BIT_PMU_APB_PD_MM_BISR_FORCE_BYP                    ( BIT(28) )
#define BIT_PMU_APB_PD_GPU_C0_BISR_FORCE_BYP                ( BIT(20) )
#define BIT_PMU_APB_PD_GPU_TOP_BISR_FORCE_BYP               ( BIT(19) )
#define BIT_PMU_APB_PD_APCPU_CORE7_BISR_FORCE_BYP           ( BIT(10) )
#define BIT_PMU_APB_PD_APCPU_CORE6_BISR_FORCE_BYP           ( BIT(9) )
#define BIT_PMU_APB_PD_APCPU_CORE5_BISR_FORCE_BYP           ( BIT(8) )
#define BIT_PMU_APB_PD_APCPU_CORE4_BISR_FORCE_BYP           ( BIT(7) )
#define BIT_PMU_APB_PD_APCPU_CORE3_BISR_FORCE_BYP           ( BIT(6) )
#define BIT_PMU_APB_PD_APCPU_CORE2_BISR_FORCE_BYP           ( BIT(5) )
#define BIT_PMU_APB_PD_APCPU_CORE1_BISR_FORCE_BYP           ( BIT(4) )
#define BIT_PMU_APB_PD_APCPU_CORE0_BISR_FORCE_BYP           ( BIT(3) )
#define BIT_PMU_APB_PD_APCPU_TOP_BISR_FORCE_BYP             ( BIT(2) )
#define BIT_PMU_APB_PD_AP_BISR_FORCE_BYP                    ( BIT(1) )
#define BIT_PMU_APB_PD_AON_MEM_BISR_FORCE_BYP               ( BIT(0) )

/* bits definitions for REG_PMU_APB_BISR_BYP_CFG_1, [0x6402010C] */
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_BISR_FORCE_BYP         ( BIT(28) )
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_BISR_FORCE_BYP         ( BIT(27) )
#define BIT_PMU_APB_PD_WTLCP_LTE_DPFEC_BISR_FORCE_BYP       ( BIT(26) )
#define BIT_PMU_APB_PD_WTLCP_LTE_CE_BISR_FORCE_BYP          ( BIT(25) )
#define BIT_PMU_APB_PD_WTLCP_LTE_PROC_BISR_FORCE_BYP        ( BIT(24) )
#define BIT_PMU_APB_PD_WTLCP_TD_PROC_BISR_FORCE_BYP         ( BIT(23) )
#define BIT_PMU_APB_PD_WTLCP_TGDSP_BISR_FORCE_BYP           ( BIT(21) )
#define BIT_PMU_APB_PD_WTLCP_LDSP_BISR_FORCE_BYP            ( BIT(20) )
#define BIT_PMU_APB_PD_WTLCP_BISR_FORCE_BYP                 ( BIT(19) )
#define BIT_PMU_APB_PD_PUBCP_BISR_FORCE_BYP                 ( BIT(14) )
#define BIT_PMU_APB_PD_AP_VSP_BISR_FORCE_BYP                ( BIT(7) )

/* bits definitions for REG_PMU_APB_BISR_BYP_CFG_2, [0x64020110] */
#define BIT_PMU_APB_PD_AUDCP_AUDDSP_BISR_FORCE_BYP          ( BIT(23) )
#define BIT_PMU_APB_PD_AUDCP_BISR_FORCE_BYP                 ( BIT(22) )
#define BIT_PMU_APB_PD_GNSS_IP_BISR_FORCE_BYP               ( BIT(18) )
#define BIT_PMU_APB_PD_GNSS_SS_BISR_FORCE_BYP               ( BIT(17) )
#define BIT_PMU_APB_PD_BTWF_SS_BISR_FORCE_BYP               ( BIT(16) )
#define BIT_PMU_APB_PD_WIFI_MAC_BISR_FORCE_BYP              ( BIT(14) )
#define BIT_PMU_APB_PD_WIFI_WRAP_BISR_FORCE_BYP             ( BIT(13) )

/* bits definitions for REG_PMU_APB_BISR_EN_CFG_0, [0x64020118] */
#define BIT_PMU_APB_PD_MM_BISR_FORCE_EN                     ( BIT(28) )
#define BIT_PMU_APB_PD_GPU_C0_BISR_FORCE_EN                 ( BIT(20) )
#define BIT_PMU_APB_PD_GPU_TOP_BISR_FORCE_EN                ( BIT(19) )
#define BIT_PMU_APB_PD_APCPU_CORE7_BISR_FORCE_EN            ( BIT(10) )
#define BIT_PMU_APB_PD_APCPU_CORE6_BISR_FORCE_EN            ( BIT(9) )
#define BIT_PMU_APB_PD_APCPU_CORE5_BISR_FORCE_EN            ( BIT(8) )
#define BIT_PMU_APB_PD_APCPU_CORE4_BISR_FORCE_EN            ( BIT(7) )
#define BIT_PMU_APB_PD_APCPU_CORE3_BISR_FORCE_EN            ( BIT(6) )
#define BIT_PMU_APB_PD_APCPU_CORE2_BISR_FORCE_EN            ( BIT(5) )
#define BIT_PMU_APB_PD_APCPU_CORE1_BISR_FORCE_EN            ( BIT(4) )
#define BIT_PMU_APB_PD_APCPU_CORE0_BISR_FORCE_EN            ( BIT(3) )
#define BIT_PMU_APB_PD_APCPU_TOP_BISR_FORCE_EN              ( BIT(2) )
#define BIT_PMU_APB_PD_AP_BISR_FORCE_EN                     ( BIT(1) )
#define BIT_PMU_APB_PD_AON_MEM_BISR_FORCE_EN                ( BIT(0) )

/* bits definitions for REG_PMU_APB_BISR_EN_CFG_1, [0x6402011C] */
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_BISR_FORCE_EN          ( BIT(28) )
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_BISR_FORCE_EN          ( BIT(27) )
#define BIT_PMU_APB_PD_WTLCP_LTE_DPFEC_BISR_FORCE_EN        ( BIT(26) )
#define BIT_PMU_APB_PD_WTLCP_LTE_CE_BISR_FORCE_EN           ( BIT(25) )
#define BIT_PMU_APB_PD_WTLCP_LTE_PROC_BISR_FORCE_EN         ( BIT(24) )
#define BIT_PMU_APB_PD_WTLCP_TD_PROC_BISR_FORCE_EN          ( BIT(23) )
#define BIT_PMU_APB_PD_WTLCP_TGDSP_BISR_FORCE_EN            ( BIT(21) )
#define BIT_PMU_APB_PD_WTLCP_LDSP_BISR_FORCE_EN             ( BIT(20) )
#define BIT_PMU_APB_PD_WTLCP_BISR_FORCE_EN                  ( BIT(19) )
#define BIT_PMU_APB_PD_PUBCP_BISR_FORCE_EN                  ( BIT(14) )
#define BIT_PMU_APB_PD_AP_VSP_BISR_FORCE_EN                 ( BIT(7) )

/* bits definitions for REG_PMU_APB_BISR_EN_CFG_2, [0x64020120] */
#define BIT_PMU_APB_PD_AUDCP_AUDDSP_BISR_FORCE_EN           ( BIT(23) )
#define BIT_PMU_APB_PD_AUDCP_BISR_FORCE_EN                  ( BIT(22) )
#define BIT_PMU_APB_PD_GNSS_IP_BISR_FORCE_EN                ( BIT(18) )
#define BIT_PMU_APB_PD_GNSS_SS_BISR_FORCE_EN                ( BIT(17) )
#define BIT_PMU_APB_PD_BTWF_SS_BISR_FORCE_EN                ( BIT(16) )
#define BIT_PMU_APB_PD_WIFI_MAC_BISR_FORCE_EN               ( BIT(14) )
#define BIT_PMU_APB_PD_WIFI_WRAP_BISR_FORCE_EN              ( BIT(13) )

/* bits definitions for REG_PMU_APB_BISR_DONE_STATUS_0, [0x64020128] */
#define BIT_PMU_APB_PD_MM_BISR_DONE                         ( BIT(28) )
#define BIT_PMU_APB_PD_GPU_C0_BISR_DONE                     ( BIT(20) )
#define BIT_PMU_APB_PD_GPU_TOP_BISR_DONE                    ( BIT(19) )
#define BIT_PMU_APB_PD_APCPU_CORE7_BISR_DONE                ( BIT(10) )
#define BIT_PMU_APB_PD_APCPU_CORE6_BISR_DONE                ( BIT(9) )
#define BIT_PMU_APB_PD_APCPU_CORE5_BISR_DONE                ( BIT(8) )
#define BIT_PMU_APB_PD_APCPU_CORE4_BISR_DONE                ( BIT(7) )
#define BIT_PMU_APB_PD_APCPU_CORE3_BISR_DONE                ( BIT(6) )
#define BIT_PMU_APB_PD_APCPU_CORE2_BISR_DONE                ( BIT(5) )
#define BIT_PMU_APB_PD_APCPU_CORE1_BISR_DONE                ( BIT(4) )
#define BIT_PMU_APB_PD_APCPU_CORE0_BISR_DONE                ( BIT(3) )
#define BIT_PMU_APB_PD_APCPU_TOP_BISR_DONE                  ( BIT(2) )
#define BIT_PMU_APB_PD_AP_BISR_DONE                         ( BIT(1) )
#define BIT_PMU_APB_PD_AON_MEM_BISR_DONE                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_BISR_DONE_STATUS_1, [0x6402012C] */
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_BISR_DONE              ( BIT(28) )
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_BISR_DONE              ( BIT(27) )
#define BIT_PMU_APB_PD_WTLCP_LTE_DPFEC_BISR_DONE            ( BIT(26) )
#define BIT_PMU_APB_PD_WTLCP_LTE_CE_BISR_DONE               ( BIT(25) )
#define BIT_PMU_APB_PD_WTLCP_LTE_PROC_BISR_DONE             ( BIT(24) )
#define BIT_PMU_APB_PD_WTLCP_TD_PROC_BISR_DONE              ( BIT(23) )
#define BIT_PMU_APB_PD_WTLCP_TGDSP_BISR_DONE                ( BIT(21) )
#define BIT_PMU_APB_PD_WTLCP_LDSP_BISR_DONE                 ( BIT(20) )
#define BIT_PMU_APB_PD_WTLCP_BISR_DONE                      ( BIT(19) )
#define BIT_PMU_APB_PD_PUBCP_BISR_DONE                      ( BIT(14) )
#define BIT_PMU_APB_PD_AP_VSP_BISR_DONE                     ( BIT(7) )

/* bits definitions for REG_PMU_APB_BISR_DONE_STATUS_2, [0x64020130] */
#define BIT_PMU_APB_PD_AUDCP_AUDDSP_BISR_DONE               ( BIT(23) )
#define BIT_PMU_APB_PD_AUDCP_BISR_DONE                      ( BIT(22) )
#define BIT_PMU_APB_PD_GNSS_IP_BISR_DONE                    ( BIT(18) )
#define BIT_PMU_APB_PD_GNSS_SS_BISR_DONE                    ( BIT(17) )
#define BIT_PMU_APB_PD_BTWF_SS_BISR_DONE                    ( BIT(16) )
#define BIT_PMU_APB_PD_WIFI_MAC_BISR_DONE                   ( BIT(14) )
#define BIT_PMU_APB_PD_WIFI_WRAP_BISR_DONE                  ( BIT(13) )

/* bits definitions for REG_PMU_APB_BISR_BUSY_STATUS_0, [0x64020138] */
#define BIT_PMU_APB_PD_MM_BISR_BUSY                         ( BIT(28) )
#define BIT_PMU_APB_PD_GPU_C0_BISR_BUSY                     ( BIT(20) )
#define BIT_PMU_APB_PD_GPU_TOP_BISR_BUSY                    ( BIT(19) )
#define BIT_PMU_APB_PD_APCPU_CORE7_BISR_BUSY                ( BIT(10) )
#define BIT_PMU_APB_PD_APCPU_CORE6_BISR_BUSY                ( BIT(9) )
#define BIT_PMU_APB_PD_APCPU_CORE5_BISR_BUSY                ( BIT(8) )
#define BIT_PMU_APB_PD_APCPU_CORE4_BISR_BUSY                ( BIT(7) )
#define BIT_PMU_APB_PD_APCPU_CORE3_BISR_BUSY                ( BIT(6) )
#define BIT_PMU_APB_PD_APCPU_CORE2_BISR_BUSY                ( BIT(5) )
#define BIT_PMU_APB_PD_APCPU_CORE1_BISR_BUSY                ( BIT(4) )
#define BIT_PMU_APB_PD_APCPU_CORE0_BISR_BUSY                ( BIT(3) )
#define BIT_PMU_APB_PD_APCPU_TOP_BISR_BUSY                  ( BIT(2) )
#define BIT_PMU_APB_PD_AP_BISR_BUSY                         ( BIT(1) )
#define BIT_PMU_APB_PD_AON_MEM_BISR_BUSY                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_BISR_BUSY_STATUS_1, [0x6402013C] */
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_BISR_BUSY              ( BIT(28) )
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_BISR_BUSY              ( BIT(27) )
#define BIT_PMU_APB_PD_WTLCP_LTE_DPFEC_BISR_BUSY            ( BIT(26) )
#define BIT_PMU_APB_PD_WTLCP_LTE_CE_BISR_BUSY               ( BIT(25) )
#define BIT_PMU_APB_PD_WTLCP_LTE_PROC_BISR_BUSY             ( BIT(24) )
#define BIT_PMU_APB_PD_WTLCP_TD_PROC_BISR_BUSY              ( BIT(23) )
#define BIT_PMU_APB_PD_WTLCP_TGDSP_BISR_BUSY                ( BIT(21) )
#define BIT_PMU_APB_PD_WTLCP_LDSP_BISR_BUSY                 ( BIT(20) )
#define BIT_PMU_APB_PD_WTLCP_BISR_BUSY                      ( BIT(19) )
#define BIT_PMU_APB_PD_PUBCP_BISR_BUSY                      ( BIT(14) )
#define BIT_PMU_APB_PD_AP_VSP_BISR_BUSY                     ( BIT(7) )

/* bits definitions for REG_PMU_APB_BISR_BUSY_STATUS_2, [0x64020140] */
#define BIT_PMU_APB_PD_AUDCP_AUDDSP_BISR_BUSY               ( BIT(23) )
#define BIT_PMU_APB_PD_AUDCP_BISR_BUSY                      ( BIT(22) )
#define BIT_PMU_APB_PD_GNSS_IP_BISR_BUSY                    ( BIT(18) )
#define BIT_PMU_APB_PD_GNSS_SS_BISR_BUSY                    ( BIT(17) )
#define BIT_PMU_APB_PD_BTWF_SS_BISR_BUSY                    ( BIT(16) )
#define BIT_PMU_APB_PD_WIFI_MAC_BISR_BUSY                   ( BIT(14) )
#define BIT_PMU_APB_PD_WIFI_WRAP_BISR_BUSY                  ( BIT(13) )

/* bits definitions for REG_PMU_APB_DVFS_BLOCK_SHUTDOWN_CFG, [0x6402014C] */
#define BIT_PMU_APB_DCDC_CPU1_DVFS_BLOCK_SHUTDOWN_EN        ( BIT(1) )
#define BIT_PMU_APB_DCDC_CPU0_DVFS_BLOCK_SHUTDOWN_EN        ( BIT(0) )

/* bits definitions for REG_PMU_APB_DCDC_CPU0_PWR_DLY_CFG, [0x64020150] */
#define BIT_PMU_APB_PD_DCDC_CPU0_PWR_ON_DLY(x)              ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_DCDC_CPU0_PWR_OFF_DLY(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_DCDC_CPU1_PWR_DLY_CFG, [0x64020154] */
#define BIT_PMU_APB_PD_DCDC_CPU1_PWR_SEQ_DLY(x)             ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PD_DCDC_CPU1_SHUTDOWN_WINDOW(x)         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_DCDC_CPU1_PWR_ON_DLY(x)              ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_DCDC_CPU1_PWR_OFF_DLY(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_DCDC_CPU1_DCDC_CFG, [0x6402017C] */
#define BIT_PMU_APB_DCDC_CPU1_FRC_ON(x)                     ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PMU_APB_APCPU_CORE0_DSLP_ENA, [0x640201B8] */
#define BIT_PMU_APB_APCPU_CORE0_DSLP_ENA                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE1_DSLP_ENA, [0x640201BC] */
#define BIT_PMU_APB_APCPU_CORE1_DSLP_ENA                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE2_DSLP_ENA, [0x640201C0] */
#define BIT_PMU_APB_APCPU_CORE2_DSLP_ENA                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE3_DSLP_ENA, [0x640201C4] */
#define BIT_PMU_APB_APCPU_CORE3_DSLP_ENA                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE4_DSLP_ENA, [0x640201C8] */
#define BIT_PMU_APB_APCPU_CORE4_DSLP_ENA                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE5_DSLP_ENA, [0x640201CC] */
#define BIT_PMU_APB_APCPU_CORE5_DSLP_ENA                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE6_DSLP_ENA, [0x640201D0] */
#define BIT_PMU_APB_APCPU_CORE6_DSLP_ENA                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE7_DSLP_ENA, [0x640201D4] */
#define BIT_PMU_APB_APCPU_CORE7_DSLP_ENA                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_AUDCP_AUDDSP_DSLP_ENA, [0x640201F8] */
#define BIT_PMU_APB_AUDCP_AUDDSP_DSLP_ENA                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_WTLCP_LDSP_DSLP_ENA, [0x64020204] */
#define BIT_PMU_APB_WTLCP_LDSP_DSLP_ENA                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_WTLCP_TGDSP_DSLP_ENA, [0x64020208] */
#define BIT_PMU_APB_WTLCP_TGDSP_DSLP_ENA                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE0_INT_DISABLE, [0x64020218] */
#define BIT_PMU_APB_APCPU_CORE0_INT_DISABLE                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE1_INT_DISABLE, [0x6402021C] */
#define BIT_PMU_APB_APCPU_CORE1_INT_DISABLE                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE2_INT_DISABLE, [0x64020220] */
#define BIT_PMU_APB_APCPU_CORE2_INT_DISABLE                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE3_INT_DISABLE, [0x64020224] */
#define BIT_PMU_APB_APCPU_CORE3_INT_DISABLE                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE4_INT_DISABLE, [0x64020228] */
#define BIT_PMU_APB_APCPU_CORE4_INT_DISABLE                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE5_INT_DISABLE, [0x6402022C] */
#define BIT_PMU_APB_APCPU_CORE5_INT_DISABLE                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE6_INT_DISABLE, [0x64020230] */
#define BIT_PMU_APB_APCPU_CORE6_INT_DISABLE                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE7_INT_DISABLE, [0x64020234] */
#define BIT_PMU_APB_APCPU_CORE7_INT_DISABLE                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_AUDCP_AUDDSP_CORE_INT_DISABLE, [0x64020258] */
#define BIT_PMU_APB_AUDCP_AUDDSP_CORE_INT_DISABLE           ( BIT(0) )

/* bits definitions for REG_PMU_APB_WTLCP_LDSP_CORE_INT_DISABLE, [0x64020264] */
#define BIT_PMU_APB_WTLCP_LDSP_CORE_INT_DISABLE             ( BIT(0) )

/* bits definitions for REG_PMU_APB_WTLCP_TGDSP_CORE_INT_DISABLE, [0x64020268] */
#define BIT_PMU_APB_WTLCP_TGDSP_CORE_INT_DISABLE            ( BIT(0) )

/* bits definitions for REG_PMU_APB_GIC_CFG, [0x64020278] */
#define BIT_PMU_APB_GICDISABLE                              ( BIT(0) )

/* bits definitions for REG_PMU_APB_PD_AP_CFG_0, [0x6402027C] */
#define BIT_PMU_APB_PD_AP_DBG_SHUTDOWN_EN                   ( BIT(28) )
#define BIT_PMU_APB_PD_AP_FORCE_SHUTDOWN                    ( BIT(25) )
#define BIT_PMU_APB_PD_AP_AUTO_SHUTDOWN_EN                  ( BIT(24) )
#define BIT_PMU_APB_PD_AP_PWR_ON_DLY(x)                     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_AP_PWR_ON_SEQ_DLY(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_AP_ISO_ON_DLY(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_TOP_CFG_0, [0x64020280] */
#define BIT_PMU_APB_PD_APCPU_TOP_DBG_SHUTDOWN_EN            ( BIT(28) )
#define BIT_PMU_APB_PD_APCPU_TOP_PD_SEL                     ( BIT(27) )
#define BIT_PMU_APB_PD_APCPU_TOP_FORCE_SHUTDOWN             ( BIT(25) )
#define BIT_PMU_APB_PD_APCPU_TOP_AUTO_SHUTDOWN_EN           ( BIT(24) )
#define BIT_PMU_APB_PD_APCPU_TOP_PWR_ON_SEQ_DLY(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_TOP_ISO_ON_DLY(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE0_CFG_0, [0x64020284] */
#define BIT_PMU_APB_PD_APCPU_CORE0_DBG_SHUTDOWN_EN          ( BIT(28) )
#define BIT_PMU_APB_PD_APCPU_CORE0_PD_SEL                   ( BIT(27) )
#define BIT_PMU_APB_PD_APCPU_CORE0_FORCE_SHUTDOWN           ( BIT(25) )
#define BIT_PMU_APB_PD_APCPU_CORE0_AUTO_SHUTDOWN_EN         ( BIT(24) )
#define BIT_PMU_APB_PD_APCPU_CORE0_PWR_ON_DLY(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_APCPU_CORE0_PWR_ON_SEQ_DLY(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_CORE0_ISO_ON_DLY(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE1_CFG_0, [0x64020288] */
#define BIT_PMU_APB_PD_APCPU_CORE1_DBG_SHUTDOWN_EN          ( BIT(28) )
#define BIT_PMU_APB_PD_APCPU_CORE1_PD_SEL                   ( BIT(27) )
#define BIT_PMU_APB_PD_APCPU_CORE1_FORCE_SHUTDOWN           ( BIT(25) )
#define BIT_PMU_APB_PD_APCPU_CORE1_AUTO_SHUTDOWN_EN         ( BIT(24) )
#define BIT_PMU_APB_PD_APCPU_CORE1_PWR_ON_DLY(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_APCPU_CORE1_PWR_ON_SEQ_DLY(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_CORE1_ISO_ON_DLY(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE2_CFG_0, [0x6402028C] */
#define BIT_PMU_APB_PD_APCPU_CORE2_DBG_SHUTDOWN_EN          ( BIT(28) )
#define BIT_PMU_APB_PD_APCPU_CORE2_PD_SEL                   ( BIT(27) )
#define BIT_PMU_APB_PD_APCPU_CORE2_FORCE_SHUTDOWN           ( BIT(25) )
#define BIT_PMU_APB_PD_APCPU_CORE2_AUTO_SHUTDOWN_EN         ( BIT(24) )
#define BIT_PMU_APB_PD_APCPU_CORE2_PWR_ON_DLY(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_APCPU_CORE2_PWR_ON_SEQ_DLY(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_CORE2_ISO_ON_DLY(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE3_CFG_0, [0x64020290] */
#define BIT_PMU_APB_PD_APCPU_CORE3_DBG_SHUTDOWN_EN          ( BIT(28) )
#define BIT_PMU_APB_PD_APCPU_CORE3_PD_SEL                   ( BIT(27) )
#define BIT_PMU_APB_PD_APCPU_CORE3_FORCE_SHUTDOWN           ( BIT(25) )
#define BIT_PMU_APB_PD_APCPU_CORE3_AUTO_SHUTDOWN_EN         ( BIT(24) )
#define BIT_PMU_APB_PD_APCPU_CORE3_PWR_ON_DLY(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_APCPU_CORE3_PWR_ON_SEQ_DLY(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_CORE3_ISO_ON_DLY(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE4_CFG_0, [0x64020294] */
#define BIT_PMU_APB_PD_APCPU_CORE4_DBG_SHUTDOWN_EN          ( BIT(28) )
#define BIT_PMU_APB_PD_APCPU_CORE4_PD_SEL                   ( BIT(27) )
#define BIT_PMU_APB_PD_APCPU_CORE4_FORCE_SHUTDOWN           ( BIT(25) )
#define BIT_PMU_APB_PD_APCPU_CORE4_AUTO_SHUTDOWN_EN         ( BIT(24) )
#define BIT_PMU_APB_PD_APCPU_CORE4_PWR_ON_DLY(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_APCPU_CORE4_PWR_ON_SEQ_DLY(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_CORE4_ISO_ON_DLY(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE5_CFG_0, [0x64020298] */
#define BIT_PMU_APB_PD_APCPU_CORE5_DBG_SHUTDOWN_EN          ( BIT(28) )
#define BIT_PMU_APB_PD_APCPU_CORE5_PD_SEL                   ( BIT(27) )
#define BIT_PMU_APB_PD_APCPU_CORE5_FORCE_SHUTDOWN           ( BIT(25) )
#define BIT_PMU_APB_PD_APCPU_CORE5_AUTO_SHUTDOWN_EN         ( BIT(24) )
#define BIT_PMU_APB_PD_APCPU_CORE5_PWR_ON_DLY(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_APCPU_CORE5_PWR_ON_SEQ_DLY(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_CORE5_ISO_ON_DLY(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE6_CFG_0, [0x6402029C] */
#define BIT_PMU_APB_PD_APCPU_CORE6_DBG_SHUTDOWN_EN          ( BIT(28) )
#define BIT_PMU_APB_PD_APCPU_CORE6_PD_SEL                   ( BIT(27) )
#define BIT_PMU_APB_PD_APCPU_CORE6_FORCE_SHUTDOWN           ( BIT(25) )
#define BIT_PMU_APB_PD_APCPU_CORE6_AUTO_SHUTDOWN_EN         ( BIT(24) )
#define BIT_PMU_APB_PD_APCPU_CORE6_PWR_ON_DLY(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_APCPU_CORE6_PWR_ON_SEQ_DLY(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_CORE6_ISO_ON_DLY(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE7_CFG_0, [0x640202A0] */
#define BIT_PMU_APB_PD_APCPU_CORE7_DBG_SHUTDOWN_EN          ( BIT(28) )
#define BIT_PMU_APB_PD_APCPU_CORE7_PD_SEL                   ( BIT(27) )
#define BIT_PMU_APB_PD_APCPU_CORE7_FORCE_SHUTDOWN           ( BIT(25) )
#define BIT_PMU_APB_PD_APCPU_CORE7_AUTO_SHUTDOWN_EN         ( BIT(24) )
#define BIT_PMU_APB_PD_APCPU_CORE7_PWR_ON_DLY(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_APCPU_CORE7_PWR_ON_SEQ_DLY(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_CORE7_ISO_ON_DLY(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_GPU_TOP_CFG_0, [0x640202C4] */
#define BIT_PMU_APB_PD_GPU_TOP_FORCE_SHUTDOWN               ( BIT(25) )
#define BIT_PMU_APB_PD_GPU_TOP_AUTO_SHUTDOWN_EN             ( BIT(24) )
#define BIT_PMU_APB_PD_GPU_TOP_PWR_ON_DLY(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_GPU_TOP_PWR_ON_SEQ_DLY(x)            ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_GPU_TOP_ISO_ON_DLY(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_GPU_C0_CFG_0, [0x640202C8] */
#define BIT_PMU_APB_PD_GPU_C0_PWR_CTRL_SEL                  ( BIT(26) )
#define BIT_PMU_APB_PD_GPU_C0_MEM_PD_REG                    ( BIT(3) )
#define BIT_PMU_APB_PD_GPU_C0_ISO_REG                       ( BIT(2) )
#define BIT_PMU_APB_PD_GPU_C0_PDCA_D_B_REG                  ( BIT(1) )
#define BIT_PMU_APB_PD_GPU_C0_PDCA_M_B_REG                  ( BIT(0) )

/* bits definitions for REG_PMU_APB_PD_MM_CFG_0, [0x640202E8] */
#define BIT_PMU_APB_PD_MM_FORCE_SHUTDOWN                    ( BIT(25) )
#define BIT_PMU_APB_PD_MM_AUTO_SHUTDOWN_EN                  ( BIT(24) )
#define BIT_PMU_APB_PD_MM_PWR_ON_DLY(x)                     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_MM_PWR_ON_SEQ_DLY(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_MM_ISO_ON_DLY(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_AP_VSP_CFG_0, [0x64020314] */
#define BIT_PMU_APB_PD_AP_VSP_FORCE_SHUTDOWN                ( BIT(25) )
#define BIT_PMU_APB_PD_AP_VSP_AUTO_SHUTDOWN_EN              ( BIT(24) )
#define BIT_PMU_APB_PD_AP_VSP_PWR_ON_DLY(x)                 ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_AP_VSP_PWR_ON_SEQ_DLY(x)             ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_AP_VSP_ISO_ON_DLY(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_PUBCP_CFG_0, [0x64020330] */
#define BIT_PMU_APB_PD_PUBCP_DBG_SHUTDOWN_EN                ( BIT(28) )
#define BIT_PMU_APB_PD_PUBCP_FORCE_SHUTDOWN                 ( BIT(25) )
#define BIT_PMU_APB_PD_PUBCP_AUTO_SHUTDOWN_EN               ( BIT(24) )
#define BIT_PMU_APB_PD_PUBCP_PWR_ON_DLY(x)                  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_PUBCP_PWR_ON_SEQ_DLY(x)              ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_PUBCP_ISO_ON_DLY(x)                  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_WTLCP_CFG_0, [0x64020344] */
#define BIT_PMU_APB_PD_WTLCP_FORCE_SHUTDOWN                 ( BIT(25) )
#define BIT_PMU_APB_PD_WTLCP_AUTO_SHUTDOWN_EN               ( BIT(24) )
#define BIT_PMU_APB_PD_WTLCP_PWR_ON_DLY(x)                  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_WTLCP_PWR_ON_SEQ_DLY(x)              ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_WTLCP_ISO_ON_DLY(x)                  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_WTLCP_LDSP_CFG_0, [0x64020348] */
#define BIT_PMU_APB_PD_WTLCP_LDSP_DBG_SHUTDOWN_EN           ( BIT(28) )
#define BIT_PMU_APB_PD_WTLCP_LDSP_PD_SEL                    ( BIT(27) )
#define BIT_PMU_APB_PD_WTLCP_LDSP_FORCE_SHUTDOWN            ( BIT(25) )
#define BIT_PMU_APB_PD_WTLCP_LDSP_AUTO_SHUTDOWN_EN          ( BIT(24) )
#define BIT_PMU_APB_PD_WTLCP_LDSP_PWR_ON_DLY(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_WTLCP_LDSP_PWR_ON_SEQ_DLY(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_WTLCP_LDSP_ISO_ON_DLY(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_WTLCP_TGDSP_CFG_0, [0x6402034C] */
#define BIT_PMU_APB_PD_WTLCP_TGDSP_DBG_SHUTDOWN_EN          ( BIT(28) )
#define BIT_PMU_APB_PD_WTLCP_TGDSP_PD_SEL                   ( BIT(27) )
#define BIT_PMU_APB_PD_WTLCP_TGDSP_FORCE_SHUTDOWN           ( BIT(25) )
#define BIT_PMU_APB_PD_WTLCP_TGDSP_AUTO_SHUTDOWN_EN         ( BIT(24) )
#define BIT_PMU_APB_PD_WTLCP_TGDSP_PWR_ON_DLY(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_WTLCP_TGDSP_PWR_ON_SEQ_DLY(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_WTLCP_TGDSP_ISO_ON_DLY(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_WTLCP_TD_PROC_CFG_0, [0x64020354] */
#define BIT_PMU_APB_PD_WTLCP_TD_PROC_FORCE_SHUTDOWN         ( BIT(25) )
#define BIT_PMU_APB_PD_WTLCP_TD_PROC_AUTO_SHUTDOWN_EN       ( BIT(24) )
#define BIT_PMU_APB_PD_WTLCP_TD_PROC_PWR_ON_DLY(x)          ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_WTLCP_TD_PROC_PWR_ON_SEQ_DLY(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_WTLCP_TD_PROC_ISO_ON_DLY(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_WTLCP_LTE_PROC_CFG_0, [0x64020358] */
#define BIT_PMU_APB_PD_WTLCP_LTE_PROC_FORCE_SHUTDOWN        ( BIT(25) )
#define BIT_PMU_APB_PD_WTLCP_LTE_PROC_AUTO_SHUTDOWN_EN      ( BIT(24) )
#define BIT_PMU_APB_PD_WTLCP_LTE_PROC_PWR_ON_DLY(x)         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_WTLCP_LTE_PROC_PWR_ON_SEQ_DLY(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_WTLCP_LTE_PROC_ISO_ON_DLY(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_WTLCP_LTE_CE_CFG_0, [0x6402035C] */
#define BIT_PMU_APB_PD_WTLCP_LTE_CE_FORCE_SHUTDOWN          ( BIT(25) )
#define BIT_PMU_APB_PD_WTLCP_LTE_CE_AUTO_SHUTDOWN_EN        ( BIT(24) )
#define BIT_PMU_APB_PD_WTLCP_LTE_CE_PWR_ON_DLY(x)           ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_WTLCP_LTE_CE_PWR_ON_SEQ_DLY(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_WTLCP_LTE_CE_ISO_ON_DLY(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_WTLCP_LTE_DPFEC_CFG_0, [0x64020360] */
#define BIT_PMU_APB_PD_WTLCP_LTE_DPFEC_FORCE_SHUTDOWN       ( BIT(25) )
#define BIT_PMU_APB_PD_WTLCP_LTE_DPFEC_AUTO_SHUTDOWN_EN     ( BIT(24) )
#define BIT_PMU_APB_PD_WTLCP_LTE_DPFEC_PWR_ON_DLY(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_WTLCP_LTE_DPFEC_PWR_ON_SEQ_DLY(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_WTLCP_LTE_DPFEC_ISO_ON_DLY(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_WTLCP_HU3GE_A_CFG_0, [0x64020364] */
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_FORCE_SHUTDOWN         ( BIT(25) )
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_AUTO_SHUTDOWN_EN       ( BIT(24) )
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_PWR_ON_DLY(x)          ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_PWR_ON_SEQ_DLY(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_ISO_ON_DLY(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_WTLCP_HU3GE_B_CFG_0, [0x64020368] */
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_FORCE_SHUTDOWN         ( BIT(25) )
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_AUTO_SHUTDOWN_EN       ( BIT(24) )
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_PWR_ON_DLY(x)          ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_PWR_ON_SEQ_DLY(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_ISO_ON_DLY(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_WCN_CFG_0, [0x640203A8] */
#define BIT_PMU_APB_PD_WCN_FORCE_SHUTDOWN                   ( BIT(25) )
#define BIT_PMU_APB_PD_WCN_AUTO_SHUTDOWN_EN                 ( BIT(24) )
#define BIT_PMU_APB_PD_WCN_PWR_ON_DLY(x)                    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_WCN_PWR_ON_SEQ_DLY(x)                ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_WCN_ISO_ON_DLY(x)                    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_WIFI_WRAP_CFG_0, [0x640203AC] */
#define BIT_PMU_APB_PD_WIFI_WRAP_PWR_CTRL_SEL               ( BIT(26) )
#define BIT_PMU_APB_PD_WIFI_WRAP_MEM_PD_REG                 ( BIT(3) )
#define BIT_PMU_APB_PD_WIFI_WRAP_ISO_REG                    ( BIT(2) )
#define BIT_PMU_APB_PD_WIFI_WRAP_PDCA_D_B_REG               ( BIT(1) )
#define BIT_PMU_APB_PD_WIFI_WRAP_PDCA_M_B_REG               ( BIT(0) )

/* bits definitions for REG_PMU_APB_PD_WIFI_MAC_CFG_0, [0x640203B0] */
#define BIT_PMU_APB_PD_WIFI_MAC_PWR_CTRL_SEL                ( BIT(26) )
#define BIT_PMU_APB_PD_WIFI_MAC_MEM_PD_REG                  ( BIT(3) )
#define BIT_PMU_APB_PD_WIFI_MAC_ISO_REG                     ( BIT(2) )
#define BIT_PMU_APB_PD_WIFI_MAC_PDCA_D_B_REG                ( BIT(1) )
#define BIT_PMU_APB_PD_WIFI_MAC_PDCA_M_B_REG                ( BIT(0) )

/* bits definitions for REG_PMU_APB_PD_WIFI_PHY_CFG_0, [0x640203B4] */
#define BIT_PMU_APB_PD_WIFI_PHY_PWR_CTRL_SEL                ( BIT(26) )
#define BIT_PMU_APB_PD_WIFI_PHY_MEM_PD_REG                  ( BIT(3) )
#define BIT_PMU_APB_PD_WIFI_PHY_ISO_REG                     ( BIT(2) )
#define BIT_PMU_APB_PD_WIFI_PHY_PDCA_D_B_REG                ( BIT(1) )
#define BIT_PMU_APB_PD_WIFI_PHY_PDCA_M_B_REG                ( BIT(0) )

/* bits definitions for REG_PMU_APB_PD_BTWF_SS_CFG_0, [0x640203B8] */
#define BIT_PMU_APB_PD_BTWF_SS_PWR_CTRL_SEL                 ( BIT(26) )
#define BIT_PMU_APB_PD_BTWF_SS_MEM_PD_REG                   ( BIT(3) )
#define BIT_PMU_APB_PD_BTWF_SS_ISO_REG                      ( BIT(2) )
#define BIT_PMU_APB_PD_BTWF_SS_PDCA_D_B_REG                 ( BIT(1) )
#define BIT_PMU_APB_PD_BTWF_SS_PDCA_M_B_REG                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_PD_GNSS_SS_CFG_0, [0x640203BC] */
#define BIT_PMU_APB_PD_GNSS_SS_PWR_CTRL_SEL                 ( BIT(26) )
#define BIT_PMU_APB_PD_GNSS_SS_MEM_PD_REG                   ( BIT(3) )
#define BIT_PMU_APB_PD_GNSS_SS_ISO_REG                      ( BIT(2) )
#define BIT_PMU_APB_PD_GNSS_SS_PDCA_D_B_REG                 ( BIT(1) )
#define BIT_PMU_APB_PD_GNSS_SS_PDCA_M_B_REG                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_PD_GNSS_IP_CFG_0, [0x640203C0] */
#define BIT_PMU_APB_PD_GNSS_IP_PWR_CTRL_SEL                 ( BIT(26) )
#define BIT_PMU_APB_PD_GNSS_IP_MEM_PD_REG                   ( BIT(3) )
#define BIT_PMU_APB_PD_GNSS_IP_ISO_REG                      ( BIT(2) )
#define BIT_PMU_APB_PD_GNSS_IP_PDCA_D_B_REG                 ( BIT(1) )
#define BIT_PMU_APB_PD_GNSS_IP_PDCA_M_B_REG                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_PD_BT_CFG_0, [0x640203C4] */
#define BIT_PMU_APB_PD_BT_PWR_CTRL_SEL                      ( BIT(26) )
#define BIT_PMU_APB_PD_BT_MEM_PD_REG                        ( BIT(3) )
#define BIT_PMU_APB_PD_BT_ISO_REG                           ( BIT(2) )
#define BIT_PMU_APB_PD_BT_PDCA_D_B_REG                      ( BIT(1) )
#define BIT_PMU_APB_PD_BT_PDCA_M_B_REG                      ( BIT(0) )

/* bits definitions for REG_PMU_APB_PD_AUDCP_CFG_0, [0x640203D0] */
#define BIT_PMU_APB_PD_AUDCP_FORCE_SHUTDOWN                 ( BIT(25) )
#define BIT_PMU_APB_PD_AUDCP_AUTO_SHUTDOWN_EN               ( BIT(24) )
#define BIT_PMU_APB_PD_AUDCP_PWR_ON_DLY(x)                  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_AUDCP_PWR_ON_SEQ_DLY(x)              ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_AUDCP_ISO_ON_DLY(x)                  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_AUDCP_AUDDSP_CFG_0, [0x640203D4] */
#define BIT_PMU_APB_PD_AUDCP_AUDDSP_DBG_SHUTDOWN_EN         ( BIT(28) )
#define BIT_PMU_APB_PD_AUDCP_AUDDSP_PD_SEL                  ( BIT(27) )
#define BIT_PMU_APB_PD_AUDCP_AUDDSP_FORCE_SHUTDOWN          ( BIT(25) )
#define BIT_PMU_APB_PD_AUDCP_AUDDSP_AUTO_SHUTDOWN_EN        ( BIT(24) )
#define BIT_PMU_APB_PD_AUDCP_AUDDSP_PWR_ON_DLY(x)           ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_AUDCP_AUDDSP_PWR_ON_SEQ_DLY(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_AUDCP_AUDDSP_ISO_ON_DLY(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_PUB_CFG_0, [0x640203F8] */
#define BIT_PMU_APB_PD_PUB_FORCE_SHUTDOWN                   ( BIT(25) )
#define BIT_PMU_APB_PD_PUB_AUTO_SHUTDOWN_EN                 ( BIT(24) )
#define BIT_PMU_APB_PD_PUB_PWR_ON_DLY(x)                    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_PUB_PWR_ON_SEQ_DLY(x)                ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_PUB_ISO_ON_DLY(x)                    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_0, [0x6402047C] */
#define BIT_PMU_APB_PD_APCPU_CORE1_RAM_PWR_DLY(x)           ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PD_APCPU_CORE0_RAM_PWR_DLY(x)           ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_APCPU_TOP_RAM_PWR_DLY(x)             ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_AP_RAM_PWR_DLY(x)                    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_1, [0x64020480] */
#define BIT_PMU_APB_PD_APCPU_CORE5_RAM_PWR_DLY(x)           ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PD_APCPU_CORE4_RAM_PWR_DLY(x)           ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_APCPU_CORE3_RAM_PWR_DLY(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_CORE2_RAM_PWR_DLY(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_2, [0x64020484] */
#define BIT_PMU_APB_PD_APCPU_CORE7_RAM_PWR_DLY(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_CORE6_RAM_PWR_DLY(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_4, [0x6402048C] */
#define BIT_PMU_APB_PD_GPU_C0_RAM_PWR_DLY(x)                ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PD_GPU_TOP_RAM_PWR_DLY(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_6, [0x64020494] */
#define BIT_PMU_APB_PD_MM_RAM_PWR_DLY(x)                    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_9, [0x640204A0] */
#define BIT_PMU_APB_PD_AP_VSP_RAM_PWR_DLY(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_11, [0x640204A8] */
#define BIT_PMU_APB_PD_PUBCP_RAM_PWR_DLY(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_12, [0x640204AC] */
#define BIT_PMU_APB_PD_WTLCP_LDSP_RAM_PWR_DLY(x)            ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PD_WTLCP_RAM_PWR_DLY(x)                 ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_13, [0x640204B0] */
#define BIT_PMU_APB_PD_WTLCP_LTE_PROC_RAM_PWR_DLY(x)        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PD_WTLCP_TD_PROC_RAM_PWR_DLY(x)         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_WTLCP_TGDSP_RAM_PWR_DLY(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_14, [0x640204B4] */
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_RAM_PWR_DLY(x)         ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_RAM_PWR_DLY(x)         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_WTLCP_LTE_DPFEC_RAM_PWR_DLY(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_WTLCP_LTE_CE_RAM_PWR_DLY(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_18, [0x640204C4] */
#define BIT_PMU_APB_PD_WCN_RAM_PWR_DLY(x)                   ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_19, [0x640204C8] */
#define BIT_PMU_APB_PD_BTWF_SS_RAM_PWR_DLY(x)               ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PD_WIFI_PHY_RAM_PWR_DLY(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_WIFI_MAC_RAM_PWR_DLY(x)              ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_WIFI_WRAP_RAM_PWR_DLY(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_20, [0x640204CC] */
#define BIT_PMU_APB_PD_BT_RAM_PWR_DLY(x)                    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_GNSS_IP_RAM_PWR_DLY(x)               ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_GNSS_SS_RAM_PWR_DLY(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_21, [0x640204D0] */
#define BIT_PMU_APB_PD_AUDCP_AUDDSP_RAM_PWR_DLY(x)          ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_AUDCP_RAM_PWR_DLY(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_23, [0x640204D8] */
#define BIT_PMU_APB_PD_PUB_RAM_PWR_DLY(x)                   ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )

/* bits definitions for REG_PMU_APB_PWR_DBG_PARAMETER, [0x640204EC] */
#define BIT_PMU_APB_ISO_OFF_DLY(x)                          ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_CGM_ON_DLY(x)                           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_RST_ASSERT_DLY(x)                       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_0, [0x640204F0] */
#define BIT_PMU_APB_PD_APCPU_CORE1_STATE(x)                 ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_PMU_APB_PD_APCPU_CORE0_STATE(x)                 ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )
#define BIT_PMU_APB_PD_APCPU_TOP_STATE(x)                   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_PD_AP_STATE(x)                          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_1, [0x640204F4] */
#define BIT_PMU_APB_PD_APCPU_CORE5_STATE(x)                 ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_PMU_APB_PD_APCPU_CORE4_STATE(x)                 ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )
#define BIT_PMU_APB_PD_APCPU_CORE3_STATE(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_PD_APCPU_CORE2_STATE(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_2, [0x640204F8] */
#define BIT_PMU_APB_PD_APCPU_CORE7_STATE(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_PD_APCPU_CORE6_STATE(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_4, [0x64020500] */
#define BIT_PMU_APB_PD_GPU_C0_STATE(x)                      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_PMU_APB_PD_GPU_TOP_STATE(x)                     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_6, [0x64020508] */
#define BIT_PMU_APB_PD_MM_STATE(x)                          ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_9, [0x64020514] */
#define BIT_PMU_APB_PD_AP_VSP_STATE(x)                      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_11, [0x6402051C] */
#define BIT_PMU_APB_PD_PUBCP_STATE(x)                       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_12, [0x64020520] */
#define BIT_PMU_APB_PD_WTLCP_LDSP_STATE(x)                  ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_PMU_APB_PD_WTLCP_STATE(x)                       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_13, [0x64020524] */
#define BIT_PMU_APB_PD_WTLCP_LTE_PROC_STATE(x)              ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_PMU_APB_PD_WTLCP_TD_PROC_STATE(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )
#define BIT_PMU_APB_PD_WTLCP_TGDSP_STATE(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_14, [0x64020528] */
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_STATE(x)               ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_STATE(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )
#define BIT_PMU_APB_PD_WTLCP_LTE_DPFEC_STATE(x)             ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_PD_WTLCP_LTE_CE_STATE(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_18, [0x64020538] */
#define BIT_PMU_APB_PD_WCN_STATE(x)                         ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_19, [0x6402053C] */
#define BIT_PMU_APB_PD_BTWF_SS_STATE(x)                     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_PMU_APB_PD_WIFI_PHY_STATE(x)                    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )
#define BIT_PMU_APB_PD_WIFI_MAC_STATE(x)                    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_PD_WIFI_WRAP_STATE(x)                   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_20, [0x64020540] */
#define BIT_PMU_APB_PD_BT_STATE(x)                          ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )
#define BIT_PMU_APB_PD_GNSS_IP_STATE(x)                     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_PD_GNSS_SS_STATE(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_21, [0x64020544] */
#define BIT_PMU_APB_PD_AUDCP_AUDDSP_STATE(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )
#define BIT_PMU_APB_PD_AUDCP_STATE(x)                       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_23, [0x6402054C] */
#define BIT_PMU_APB_PD_PUB_STATE(x)                         ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )

/* bits definitions for REG_PMU_APB_APCPU_C0_SIMD_RET_MODE, [0x640205A0] */
#define BIT_PMU_APB_APCPU_CORE0_SIMD_RET_MODE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PMU_APB_APCPU_C1_SIMD_RET_MODE, [0x640205A4] */
#define BIT_PMU_APB_APCPU_CORE1_SIMD_RET_MODE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PMU_APB_APCPU_C2_SIMD_RET_MODE, [0x640205A8] */
#define BIT_PMU_APB_APCPU_CORE2_SIMD_RET_MODE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PMU_APB_APCPU_C3_SIMD_RET_MODE, [0x640205AC] */
#define BIT_PMU_APB_APCPU_CORE3_SIMD_RET_MODE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PMU_APB_APCPU_C4_SIMD_RET_MODE, [0x640205B0] */
#define BIT_PMU_APB_APCPU_CORE4_SIMD_RET_MODE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PMU_APB_APCPU_C5_SIMD_RET_MODE, [0x640205B4] */
#define BIT_PMU_APB_APCPU_CORE5_SIMD_RET_MODE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PMU_APB_APCPU_C6_SIMD_RET_MODE, [0x640205B8] */
#define BIT_PMU_APB_APCPU_CORE6_SIMD_RET_MODE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PMU_APB_APCPU_C7_SIMD_RET_MODE, [0x640205BC] */
#define BIT_PMU_APB_APCPU_CORE7_SIMD_RET_MODE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PMU_APB_APCPU_CORE0_SW_PACTIVE, [0x640205E0] */
#define BIT_PMU_APB_PACTIVE_CORE0_SW(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_APCPU_CORE1_SW_PACTIVE, [0x640205E4] */
#define BIT_PMU_APB_PACTIVE_CORE1_SW(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_APCPU_CORE2_SW_PACTIVE, [0x640205E8] */
#define BIT_PMU_APB_PACTIVE_CORE2_SW(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_APCPU_CORE3_SW_PACTIVE, [0x640205EC] */
#define BIT_PMU_APB_PACTIVE_CORE3_SW(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_APCPU_CORE4_SW_PACTIVE, [0x640205F0] */
#define BIT_PMU_APB_PACTIVE_CORE4_SW(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_APCPU_CORE5_SW_PACTIVE, [0x640205F4] */
#define BIT_PMU_APB_PACTIVE_CORE5_SW(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_APCPU_CORE6_SW_PACTIVE, [0x640205F8] */
#define BIT_PMU_APB_PACTIVE_CORE6_SW(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_APCPU_CORE7_SW_PACTIVE, [0x640205FC] */
#define BIT_PMU_APB_PACTIVE_CORE7_SW(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_APCPU_CLUSTER_SW_PACTIVE, [0x64020620] */
#define BIT_PMU_APB_PACTIVE_CLUSTER_SW(x)                   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_PMU_APB_APCPU_CORE0_SW_PCHANNEL_HANDSHAKE, [0x64020624] */
#define BIT_PMU_APB_APCPU_CORE0_PACTIVE(x)                  ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE0_PDENY                       ( BIT(11) )
#define BIT_PMU_APB_APCPU_CORE0_PACCEPT                     ( BIT(10) )
#define BIT_PMU_APB_MODE_ST_CORE0_CGM_EN_SW                 ( BIT(9) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE0_SW                  ( BIT(8) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE0_SW                   ( BIT(7) )
#define BIT_PMU_APB_RST_APCPU_CORE0_WARM_SW_N               ( BIT(6) )
#define BIT_PMU_APB_RST_APCPU_CORE0_COLD_SW_N               ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE0_PSTATE_SW(x)                ( (x) << 1  & (BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
#define BIT_PMU_APB_APCPU_CORE0_PREQ_SW                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE1_SW_PCHANNEL_HANDSHAKE, [0x64020628] */
#define BIT_PMU_APB_APCPU_CORE1_PACTIVE(x)                  ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE1_PDENY                       ( BIT(11) )
#define BIT_PMU_APB_APCPU_CORE1_PACCEPT                     ( BIT(10) )
#define BIT_PMU_APB_MODE_ST_CORE1_CGM_EN_SW                 ( BIT(9) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE1_SW                  ( BIT(8) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE1_SW                   ( BIT(7) )
#define BIT_PMU_APB_RST_APCPU_CORE1_WARM_SW_N               ( BIT(6) )
#define BIT_PMU_APB_RST_APCPU_CORE1_COLD_SW_N               ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE1_PSTATE_SW(x)                ( (x) << 1  & (BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
#define BIT_PMU_APB_APCPU_CORE1_PREQ_SW                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE2_SW_PCHANNEL_HANDSHAKE, [0x6402062C] */
#define BIT_PMU_APB_APCPU_CORE2_PACTIVE(x)                  ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE2_PDENY                       ( BIT(11) )
#define BIT_PMU_APB_APCPU_CORE2_PACCEPT                     ( BIT(10) )
#define BIT_PMU_APB_MODE_ST_CORE2_CGM_EN_SW                 ( BIT(9) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE2_SW                  ( BIT(8) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE2_SW                   ( BIT(7) )
#define BIT_PMU_APB_RST_APCPU_CORE2_WARM_SW_N               ( BIT(6) )
#define BIT_PMU_APB_RST_APCPU_CORE2_COLD_SW_N               ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE2_PSTATE_SW(x)                ( (x) << 1  & (BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
#define BIT_PMU_APB_APCPU_CORE2_PREQ_SW                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE3_SW_PCHANNEL_HANDSHAKE, [0x64020630] */
#define BIT_PMU_APB_APCPU_CORE3_PACTIVE(x)                  ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE3_PDENY                       ( BIT(11) )
#define BIT_PMU_APB_APCPU_CORE3_PACCEPT                     ( BIT(10) )
#define BIT_PMU_APB_MODE_ST_CORE3_CGM_EN_SW                 ( BIT(9) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE3_SW                  ( BIT(8) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE3_SW                   ( BIT(7) )
#define BIT_PMU_APB_RST_APCPU_CORE3_WARM_SW_N               ( BIT(6) )
#define BIT_PMU_APB_RST_APCPU_CORE3_COLD_SW_N               ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE3_PSTATE_SW(x)                ( (x) << 1  & (BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
#define BIT_PMU_APB_APCPU_CORE3_PREQ_SW                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE4_SW_PCHANNEL_HANDSHAKE, [0x64020634] */
#define BIT_PMU_APB_APCPU_CORE4_PACTIVE(x)                  ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE4_PDENY                       ( BIT(11) )
#define BIT_PMU_APB_APCPU_CORE4_PACCEPT                     ( BIT(10) )
#define BIT_PMU_APB_MODE_ST_CORE4_CGM_EN_SW                 ( BIT(9) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE4_SW                  ( BIT(8) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE4_SW                   ( BIT(7) )
#define BIT_PMU_APB_RST_APCPU_CORE4_WARM_SW_N               ( BIT(6) )
#define BIT_PMU_APB_RST_APCPU_CORE4_COLD_SW_N               ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_PSTATE_SW(x)                ( (x) << 1  & (BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
#define BIT_PMU_APB_APCPU_CORE4_PREQ_SW                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE5_SW_PCHANNEL_HANDSHAKE, [0x64020638] */
#define BIT_PMU_APB_APCPU_CORE5_PACTIVE(x)                  ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE5_PDENY                       ( BIT(11) )
#define BIT_PMU_APB_APCPU_CORE5_PACCEPT                     ( BIT(10) )
#define BIT_PMU_APB_MODE_ST_CORE5_CGM_EN_SW                 ( BIT(9) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE5_SW                  ( BIT(8) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE5_SW                   ( BIT(7) )
#define BIT_PMU_APB_RST_APCPU_CORE5_WARM_SW_N               ( BIT(6) )
#define BIT_PMU_APB_RST_APCPU_CORE5_COLD_SW_N               ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE5_PSTATE_SW(x)                ( (x) << 1  & (BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
#define BIT_PMU_APB_APCPU_CORE5_PREQ_SW                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE6_SW_PCHANNEL_HANDSHAKE, [0x6402063C] */
#define BIT_PMU_APB_APCPU_CORE6_PACTIVE(x)                  ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE6_PDENY                       ( BIT(11) )
#define BIT_PMU_APB_APCPU_CORE6_PACCEPT                     ( BIT(10) )
#define BIT_PMU_APB_MODE_ST_CORE6_CGM_EN_SW                 ( BIT(9) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE6_SW                  ( BIT(8) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE6_SW                   ( BIT(7) )
#define BIT_PMU_APB_RST_APCPU_CORE6_WARM_SW_N               ( BIT(6) )
#define BIT_PMU_APB_RST_APCPU_CORE6_COLD_SW_N               ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE6_PSTATE_SW(x)                ( (x) << 1  & (BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
#define BIT_PMU_APB_APCPU_CORE6_PREQ_SW                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE7_SW_PCHANNEL_HANDSHAKE, [0x64020640] */
#define BIT_PMU_APB_APCPU_CORE7_PACTIVE(x)                  ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE7_PDENY                       ( BIT(11) )
#define BIT_PMU_APB_APCPU_CORE7_PACCEPT                     ( BIT(10) )
#define BIT_PMU_APB_MODE_ST_CORE7_CGM_EN_SW                 ( BIT(9) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE7_SW                  ( BIT(8) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE7_SW                   ( BIT(7) )
#define BIT_PMU_APB_RST_APCPU_CORE7_WARM_SW_N               ( BIT(6) )
#define BIT_PMU_APB_RST_APCPU_CORE7_COLD_SW_N               ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE7_PSTATE_SW(x)                ( (x) << 1  & (BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
#define BIT_PMU_APB_APCPU_CORE7_PREQ_SW                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CLUSTER_SW_PCHANNEL_HANDSHAKE, [0x64020664] */
#define BIT_PMU_APB_RAM_RET_APCPU_SNOOP_FILTER_SW           ( BIT(28) )
#define BIT_PMU_APB_RAM_PD_APCPU_SNOOP_FILTER_SW            ( BIT(27) )
#define BIT_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P3_SW         ( BIT(26) )
#define BIT_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P3_SW          ( BIT(25) )
#define BIT_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P2_SW         ( BIT(24) )
#define BIT_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P2_SW          ( BIT(23) )
#define BIT_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P1_SW         ( BIT(22) )
#define BIT_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P1_SW          ( BIT(21) )
#define BIT_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P0_SW         ( BIT(20) )
#define BIT_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P0_SW          ( BIT(19) )
#define BIT_PMU_APB_APCPU_CLUSTER_PACTIVE(x)                ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)) )
#define BIT_PMU_APB_APCPU_CLUSTER_PDENY                     ( BIT(11) )
#define BIT_PMU_APB_APCPU_CLUSTER_PACCEPT                   ( BIT(10) )
#define BIT_PMU_APB_RST_APCPU_CLUSTER_WARM_SW_N             ( BIT(9) )
#define BIT_PMU_APB_RST_APCPU_CLUSTER_COLD_SW_N             ( BIT(8) )
#define BIT_PMU_APB_APCPU_CLUSTER_PSTATE_SW(x)              ( (x) << 1  & (BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PMU_APB_APCPU_CLUSTER_PREQ_SW                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_INF, [0x64020668] */
#define BIT_PMU_APB_APCPU_CORE0_DENY_TAR_STATE(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_APCPU_CORE0_DENY_PRE_STATE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_INF, [0x6402066C] */
#define BIT_PMU_APB_APCPU_CORE1_DENY_TAR_STATE(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_APCPU_CORE1_DENY_PRE_STATE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_INF, [0x64020670] */
#define BIT_PMU_APB_APCPU_CORE2_DENY_TAR_STATE(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_APCPU_CORE2_DENY_PRE_STATE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3_INF, [0x64020674] */
#define BIT_PMU_APB_APCPU_CORE3_DENY_TAR_STATE(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_APCPU_CORE3_DENY_PRE_STATE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4_INF, [0x64020678] */
#define BIT_PMU_APB_APCPU_CORE4_DENY_TAR_STATE(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_APCPU_CORE4_DENY_PRE_STATE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5_INF, [0x6402067C] */
#define BIT_PMU_APB_APCPU_CORE5_DENY_TAR_STATE(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_APCPU_CORE5_DENY_PRE_STATE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6_INF, [0x64020680] */
#define BIT_PMU_APB_APCPU_CORE6_DENY_TAR_STATE(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_APCPU_CORE6_DENY_PRE_STATE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7_INF, [0x64020684] */
#define BIT_PMU_APB_APCPU_CORE7_DENY_TAR_STATE(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_APCPU_CORE7_DENY_PRE_STATE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_INF, [0x640206A8] */
#define BIT_PMU_APB_APCPU_CLUSTER_DENY_TAR_STATE(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )
#define BIT_PMU_APB_APCPU_CLUSTER_DENY_PRE_STATE(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PMU_APB_APCPU_MODE_ST_CFG0, [0x640206AC] */
#define BIT_PMU_APB_APCPU_CORINTH_RAM_PWR_DLY(x)            ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_APCPU_CORE_RAM_PWR_DLY(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_APCPU_CORE_INITIAL_DLY(x)               ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORINTH_INITIAL_DLY(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_APCPU_MODE_ST_CFG1, [0x640206B0] */
#define BIT_PMU_APB_APCPU_CORE_RST_DEASSERT_DLY(x)          ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_APCPU_CORE_RST_ASSERT_DLY(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_APCPU_CORINTH_RST_DEASSERT_DLY(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORINTH_RST_ASSERT_DLY(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_APCPU_MODE_ST_CFG2, [0x640206B4] */
#define BIT_PMU_APB_APCPU_CORE_CGM_OFF_DLY(x)               ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE_CGM_ON_DLY(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_APCPU_MODE_ST_CFG3, [0x640206B8] */
#define BIT_PMU_APB_APCPU_CLUSTER_INITIAL_STATE             ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORINTH_SCU_CLK_GATE_CFG, [0x640206BC] */
#define BIT_PMU_APB_APCPU_CORINTH_FUNC_RET_GATE_CLK_EN      ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_DENY_TIME_THRESHOLD_CFG, [0x640206C0] */
#define BIT_PMU_APB_APCPU_CLUSTER_DENY_TIME_THRESHOLD(x)    ( (x) << 6  & (BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PMU_APB_APCPU_CORE_DENY_TIME_THRESHOLD(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PMU_APB_APCPU_MODE_ST_CGM_EN_CFG, [0x640206C4] */
#define BIT_PMU_APB_APCPU_CORE7_MODE_ST_CGM_EN_DISABLE      ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_MODE_ST_CGM_EN_DISABLE      ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_MODE_ST_CGM_EN_DISABLE      ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_MODE_ST_CGM_EN_DISABLE      ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_MODE_ST_CGM_EN_DISABLE      ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_MODE_ST_CGM_EN_DISABLE      ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_MODE_ST_CGM_EN_DISABLE      ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_MODE_ST_CGM_EN_DISABLE      ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_MODE_ST_FRC_ON_CFG, [0x640206C8] */
#define BIT_PMU_APB_PD_APCPU_CORE7_FRC_ON_EN                ( BIT(7) )
#define BIT_PMU_APB_PD_APCPU_CORE6_FRC_ON_EN                ( BIT(6) )
#define BIT_PMU_APB_PD_APCPU_CORE5_FRC_ON_EN                ( BIT(5) )
#define BIT_PMU_APB_PD_APCPU_CORE4_FRC_ON_EN                ( BIT(4) )
#define BIT_PMU_APB_PD_APCPU_CORE3_FRC_ON_EN                ( BIT(3) )
#define BIT_PMU_APB_PD_APCPU_CORE2_FRC_ON_EN                ( BIT(2) )
#define BIT_PMU_APB_PD_APCPU_CORE1_FRC_ON_EN                ( BIT(1) )
#define BIT_PMU_APB_PD_APCPU_CORE0_FRC_ON_EN                ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_SOFT_RST_TYPE_CFG, [0x640206CC] */
#define BIT_PMU_APB_APCPU_CORE_SOFT_RST_BYPASS              ( BIT(5) )
#define BIT_PMU_APB_APCPU_CLUSTER_SOFT_RST_BYPASS           ( BIT(4) )
#define BIT_PMU_APB_APCPU_SRST_RST_BYPASS                   ( BIT(3) )
#define BIT_PMU_APB_CLUSTER_DBGRSTREQ_EN                    ( BIT(2) )
#define BIT_PMU_APB_APCPU_SOFT_RST_TYPE_SEL                 ( BIT(1) )
#define BIT_PMU_APB_DBGRSTREQ_RST_TYPE_SEL                  ( BIT(0) )

/* bits definitions for REG_PMU_APB_DEBUG_RECOV_TYPE_CFG, [0x640206D0] */
#define BIT_PMU_APB_DBG_RECOV_WAIT_BUS_IDLE_EN              ( BIT(7) )
#define BIT_PMU_APB_DBGRSTREQ_TRIG_DBG_RECOV_EN             ( BIT(6) )
#define BIT_PMU_APB_APCPU_TOP_SOFT_RST_TRIG_DBG_RECOV_EN    ( BIT(5) )
#define BIT_PMU_APB_APCPU_CLUSTER_SOFT_RST_TRIG_DBG_RECOV_EN ( BIT(4) )
#define BIT_PMU_APB_DEBUG_RECOV_FORCE_TRIG                  ( BIT(2) )
#define BIT_PMU_APB_DEBUG_RECOV_AUTO_TRIG_EN                ( BIT(1) )
#define BIT_PMU_APB_DBG_RECOV_RST_TYPE_SEL                  ( BIT(0) )

/* bits definitions for REG_PMU_APB_OFF_EMU_CLR_IN_DISABLE_CFG, [0x640206D4] */
#define BIT_PMU_APB_APCPU_CORE7_OFF_EMU_CLR_INT_DISABLE_EN  ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_OFF_EMU_CLR_INT_DISABLE_EN  ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_OFF_EMU_CLR_INT_DISABLE_EN  ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_OFF_EMU_CLR_INT_DISABLE_EN  ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_OFF_EMU_CLR_INT_DISABLE_EN  ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_OFF_EMU_CLR_INT_DISABLE_EN  ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_OFF_EMU_CLR_INT_DISABLE_EN  ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_OFF_EMU_CLR_INT_DISABLE_EN  ( BIT(0) )

/* bits definitions for REG_PMU_APB_OFF_EMU_TO_OFF_CFG, [0x640206D8] */
#define BIT_PMU_APB_APCPU_CORE7_OFF_EMU_TO_OFF              ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_OFF_EMU_TO_OFF              ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_OFF_EMU_TO_OFF              ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_OFF_EMU_TO_OFF              ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_OFF_EMU_TO_OFF              ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_OFF_EMU_TO_OFF              ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_OFF_EMU_TO_OFF              ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_OFF_EMU_TO_OFF              ( BIT(0) )

/* bits definitions for REG_PMU_APB_WDG_TRIG_DBG_RECOV_CFG, [0x640206DC] */
#define BIT_PMU_APB_WDG_RST_TRIG_DBG_RECOV_EN               ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE_ON_DISABLE_GEN, [0x640206E0] */
#define BIT_PMU_APB_CORE7_ON_DISABLE                        ( BIT(7) )
#define BIT_PMU_APB_CORE6_ON_DISABLE                        ( BIT(6) )
#define BIT_PMU_APB_CORE5_ON_DISABLE                        ( BIT(5) )
#define BIT_PMU_APB_CORE4_ON_DISABLE                        ( BIT(4) )
#define BIT_PMU_APB_CORE3_ON_DISABLE                        ( BIT(3) )
#define BIT_PMU_APB_CORE2_ON_DISABLE                        ( BIT(2) )
#define BIT_PMU_APB_CORE1_ON_DISABLE                        ( BIT(1) )
#define BIT_PMU_APB_CORE0_ON_DISABLE                        ( BIT(0) )

/* bits definitions for REG_PMU_APB_SOFTWARE_APCPU_PACTIVE_ENABLE, [0x640206E4] */
#define BIT_PMU_APB_APCPU_CLUSTER_SW_PACTIVE_EN             ( BIT(8) )
#define BIT_PMU_APB_APCPU_CORE7_SW_PACTIVE_EN               ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_SW_PACTIVE_EN               ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_SW_PACTIVE_EN               ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_SW_PACTIVE_EN               ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_SW_PACTIVE_EN               ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_SW_PACTIVE_EN               ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_SW_PACTIVE_EN               ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_SW_PACTIVE_EN               ( BIT(0) )

/* bits definitions for REG_PMU_APB_SOFTWARE_APCPU_PCHANNEL_HANDSHAKE_ENABLE, [0x640206E8] */
#define BIT_PMU_APB_APCPU_CLUSTER_SW_PCHANNEL_EN            ( BIT(8) )
#define BIT_PMU_APB_APCPU_CORE7_SW_PCHANNEL_EN              ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_SW_PCHANNEL_EN              ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_SW_PCHANNEL_EN              ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_SW_PCHANNEL_EN              ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_SW_PCHANNEL_EN              ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_SW_PCHANNEL_EN              ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_SW_PCHANNEL_EN              ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_SW_PCHANNEL_EN              ( BIT(0) )

/* bits definitions for REG_PMU_APB_INT_REQ_APCPU_MODE_ST_ENABLE, [0x640206EC] */
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_EN        ( BIT(8) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7_EN          ( BIT(7) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6_EN          ( BIT(6) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5_EN          ( BIT(5) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4_EN          ( BIT(4) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3_EN          ( BIT(3) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_EN          ( BIT(2) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_EN          ( BIT(1) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_EN          ( BIT(0) )

/* bits definitions for REG_PMU_APB_INT_REQ_APCPU_MODE_ST_CLR, [0x640206F0] */
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_CLR       ( BIT(8) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7_CLR         ( BIT(7) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6_CLR         ( BIT(6) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5_CLR         ( BIT(5) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4_CLR         ( BIT(4) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3_CLR         ( BIT(3) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_CLR         ( BIT(2) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_CLR         ( BIT(1) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_CLR         ( BIT(0) )

/* bits definitions for REG_PMU_APB_INT_REQ_APCPU_MODE_ST_RECORD, [0x640206F4] */
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER           ( BIT(8) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7             ( BIT(7) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6             ( BIT(6) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5             ( BIT(5) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4             ( BIT(4) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3             ( BIT(3) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2             ( BIT(2) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1             ( BIT(1) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0             ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_WFI_MARK, [0x640206F8] */
#define BIT_PMU_APB_CORE_WFI_MARK_CLR(x)                    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_CORE_WFI_MARK(x)                        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_DEBUG_STATE_MARK, [0x640206FC] */
#define BIT_PMU_APB_APCPU_CORE_DEBUG_RECOV_STATE_CLR(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_APCPU_CORE7_WAKEUP_FROM_DEBUG_RECOV     ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_WAKEUP_FROM_DEBUG_RECOV     ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_WAKEUP_FROM_DEBUG_RECOV     ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_WAKEUP_FROM_DEBUG_RECOV     ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_WAKEUP_FROM_DEBUG_RECOV     ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_WAKEUP_FROM_DEBUG_RECOV     ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_WAKEUP_FROM_DEBUG_RECOV     ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_WAKEUP_FROM_DEBUG_RECOV     ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_MODE_STATE_0, [0x64020700] */
#define BIT_PMU_APB_APCPU_CORE3_POWER_MODE_STATE(x)         ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_APCPU_CORE2_POWER_MODE_STATE(x)         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_APCPU_CORE1_POWER_MODE_STATE(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE0_POWER_MODE_STATE(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_APCPU_MODE_STATE_1, [0x64020704] */
#define BIT_PMU_APB_APCPU_CORE7_POWER_MODE_STATE(x)         ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_APCPU_CORE6_POWER_MODE_STATE(x)         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_APCPU_CORE5_POWER_MODE_STATE(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE4_POWER_MODE_STATE(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_APCPU_MODE_STATE_4, [0x64020710] */
#define BIT_PMU_APB_APCPU_CORINTH_POWER_MODE_STATE(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_APCPU_PCHANNEL_STATE_0, [0x64020714] */
#define BIT_PMU_APB_APCPU_CORE7_PCHANNEL_STATE(x)           ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_APCPU_CORE6_PCHANNEL_STATE(x)           ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PMU_APB_APCPU_CORE5_PCHANNEL_STATE(x)           ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_APCPU_CORE4_PCHANNEL_STATE(x)           ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PMU_APB_APCPU_CORE3_PCHANNEL_STATE(x)           ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE2_PCHANNEL_STATE(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PMU_APB_APCPU_CORE1_PCHANNEL_STATE(x)           ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PMU_APB_APCPU_CORE0_PCHANNEL_STATE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_APCPU_PCHANNEL_STATE_2, [0x6402071C] */
#define BIT_PMU_APB_APCPU_CORINTH_PCHANNEL_STATE(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_SLEEP_XTLON_CTRL, [0x64020744] */
#define BIT_PMU_APB_SP_SLEEP_XTL_ON                         ( BIT(8) )
#define BIT_PMU_APB_WCN_SLEEP_XTL_ON                        ( BIT(7) )
#define BIT_PMU_APB_AUDCP_SLEEP_XTL_ON                      ( BIT(3) )
#define BIT_PMU_APB_WTLCP_SLEEP_XTL_ON                      ( BIT(2) )
#define BIT_PMU_APB_PUBCP_SLEEP_XTL_ON                      ( BIT(1) )
#define BIT_PMU_APB_AP_SLEEP_XTL_ON                         ( BIT(0) )

/* bits definitions for REG_PMU_APB_PWR_CNT_WAIT_CFG_0, [0x64020748] */
#define BIT_PMU_APB_AUDCP_PWR_WAIT_CNT(x)                   ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_WTLCP_PWR_WAIT_CNT(x)                   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PUBCP_PWR_WAIT_CNT(x)                   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_AP_PWR_WAIT_CNT(x)                      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PWR_CNT_WAIT_CFG_1, [0x6402074C] */
#define BIT_PMU_APB_WCN_PWR_WAIT_CNT(x)                     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )

/* bits definitions for REG_PMU_APB_PWR_CNT_WAIT_CFG_2, [0x64020750] */
#define BIT_PMU_APB_SP_PWR_WAIT_CNT(x)                      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_SP_CLK_GATE_BYP_CFG, [0x64020760] */
#define BIT_PMU_APB_SP_PWR_PD_SP_MEM_BYP                    ( BIT(1) )
#define BIT_PMU_APB_SP_PWR_PD_AON_MEM_BYP                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_AP_DSLP_ENA, [0x64020770] */
#define BIT_PMU_APB_AP_DSLP_ENA                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_PUBCP_DSLP_ENA, [0x64020774] */
#define BIT_PMU_APB_PUBCP_DSLP_ENA                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_WTLCP_DSLP_ENA, [0x64020778] */
#define BIT_PMU_APB_WTLCP_DSLP_ENA                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_AUDCP_DSLP_ENA, [0x6402077C] */
#define BIT_PMU_APB_AUDCP_DSLP_ENA                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_WCN_DSLP_ENA, [0x6402078C] */
#define BIT_PMU_APB_WCN_DSLP_ENA                            ( BIT(0) )

/* bits definitions for REG_PMU_APB_SP_DSLP_ENA, [0x64020790] */
#define BIT_PMU_APB_SP_DSLP_ENA                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_TOP_DSLP_ENA, [0x640207BC] */
#define BIT_PMU_APB_APCPU_TOP_DSLP_ENA                      ( BIT(0) )

/* bits definitions for REG_PMU_APB_PUBCP_CORE_INT_DISABLE, [0x640207F0] */
#define BIT_PMU_APB_PUBCP_CORE_INT_DISABLE                  ( BIT(0) )

/* bits definitions for REG_PMU_APB_LIGHT_SLEEP_ENABLE, [0x64020808] */
#define BIT_PMU_APB_AON_LSLP_ENA                            ( BIT(8) )
#define BIT_PMU_APB_WCN_LSLP_ENA                            ( BIT(7) )
#define BIT_PMU_APB_AUDCP_LSLP_ENA                          ( BIT(3) )
#define BIT_PMU_APB_WTLCP_LSLP_ENA                          ( BIT(2) )
#define BIT_PMU_APB_PUBCP_LSLP_ENA                          ( BIT(1) )
#define BIT_PMU_APB_AP_LSLP_ENA                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_ENA, [0x6402080C] */
#define BIT_PMU_APB_WCN_PUB_DSLP_ENA                        ( BIT(1) )
#define BIT_PMU_APB_AUDCP_PUB_DSLP_ENA                      ( BIT(0) )

/* bits definitions for REG_PMU_APB_LIGHT_SLEEP_WAKEUP_EN, [0x64020810] */
#define BIT_PMU_APB_AON_LSLP_WAKEUP_EN                      ( BIT(8) )
#define BIT_PMU_APB_WCN_LSLP_WAKEUP_EN                      ( BIT(7) )
#define BIT_PMU_APB_AUDCP_LSLP_WAKEUP_EN                    ( BIT(3) )
#define BIT_PMU_APB_WTLCP_LSLP_WAKEUP_EN                    ( BIT(2) )
#define BIT_PMU_APB_PUBCP_LSLP_WAKEUP_EN                    ( BIT(1) )
#define BIT_PMU_APB_AP_LSLP_WAKEUP_EN                       ( BIT(0) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_WAKEUP_EN, [0x64020814] */
#define BIT_PMU_APB_WCN_PUB_DSLP_WAKEUP_EN                  ( BIT(1) )
#define BIT_PMU_APB_AUDCP_PUB_DSLP_WAKEUP_EN                ( BIT(0) )

/* bits definitions for REG_PMU_APB_FORCE_DEEP_SLEEP_CFG_0, [0x64020818] */
#define BIT_PMU_APB_SP_FORCE_DEEP_SLEEP_REG                 ( BIT(8) )
#define BIT_PMU_APB_WCN_FORCE_DEEP_SLEEP_REG                ( BIT(7) )
#define BIT_PMU_APB_AUDCP_FORCE_DEEP_SLEEP_REG              ( BIT(3) )
#define BIT_PMU_APB_WTLCP_FORCE_DEEP_SLEEP_REG              ( BIT(2) )
#define BIT_PMU_APB_PUBCP_FORCE_DEEP_SLEEP_REG              ( BIT(1) )
#define BIT_PMU_APB_AP_FORCE_DEEP_SLEEP_REG                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_FORCE_DEEP_SLEEP_CFG_1, [0x6402081C] */
#define BIT_PMU_APB_PUB_FORCE_DEEP_SLEEP_REG                ( BIT(0) )

/* bits definitions for REG_PMU_APB_FORCE_PUB_DEEP_SLEEP_CFG, [0x64020820] */
#define BIT_PMU_APB_WCN_FORCE_PUB_DEEP_SLEEP                ( BIT(1) )
#define BIT_PMU_APB_AUDCP_FORCE_PUB_DEEP_SLEEP              ( BIT(0) )

/* bits definitions for REG_PMU_APB_FORCE_SYSTEM_SLEEP_CFG_0, [0x64020824] */
#define BIT_PMU_APB_APCPU_TOP_FORCE_SYSTEM_SLEEP            ( BIT(19) )
#define BIT_PMU_APB_SP_FORCE_SYSTEM_SLEEP                   ( BIT(8) )
#define BIT_PMU_APB_WCN_FORCE_SYSTEM_SLEEP                  ( BIT(7) )
#define BIT_PMU_APB_AUDCP_FORCE_SYSTEM_SLEEP                ( BIT(3) )
#define BIT_PMU_APB_WTLCP_FORCE_SYSTEM_SLEEP                ( BIT(2) )
#define BIT_PMU_APB_PUBCP_FORCE_SYSTEM_SLEEP                ( BIT(1) )
#define BIT_PMU_APB_AP_FORCE_SYSTEM_SLEEP                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_FORCE_SYSTEM_SLEEP_CFG_1, [0x64020828] */
#define BIT_PMU_APB_PUB_FORCE_SYSTEM_SLEEP                  ( BIT(0) )

/* bits definitions for REG_PMU_APB_ALL_FORCE_SYSTEM_SLEEP_CFG, [0x6402082C] */
#define BIT_PMU_APB_AP_ALL_FORCE_SYSTEM_SLEEP               ( BIT(0) )

/* bits definitions for REG_PMU_APB_FORCE_LIGHT_SLEEP_CFG_0, [0x64020830] */
#define BIT_PMU_APB_AON_FORCE_LIGHT_SLEEP                   ( BIT(8) )
#define BIT_PMU_APB_WCN_FORCE_LIGHT_SLEEP                   ( BIT(7) )
#define BIT_PMU_APB_AUDCP_FORCE_LIGHT_SLEEP                 ( BIT(3) )
#define BIT_PMU_APB_WTLCP_FORCE_LIGHT_SLEEP                 ( BIT(2) )
#define BIT_PMU_APB_PUBCP_FORCE_LIGHT_SLEEP                 ( BIT(1) )
#define BIT_PMU_APB_AP_FORCE_LIGHT_SLEEP                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_FORCE_LIGHT_SLEEP_CFG_1, [0x64020834] */
#define BIT_PMU_APB_PUB_FORCE_LIGHT_SLEEP                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_REG_SYS_DDR_PWR_HS_ACK_0, [0x64020838] */
#define BIT_PMU_APB_REG_AON_TOP_AB_DDR_PWR_HS_ACK           ( BIT(8) )
#define BIT_PMU_APB_REG_WCN_DDR_PWR_HS_ACK                  ( BIT(7) )
#define BIT_PMU_APB_REG_PUBCP_DDR_PWR_HS_ACK                ( BIT(6) )
#define BIT_PMU_APB_REG_WTLCP_DDR_PWR_HS_ACK                ( BIT(5) )
#define BIT_PMU_APB_REG_AUDCP_DDR_PWR_HS_ACK                ( BIT(4) )
#define BIT_PMU_APB_REG_APCPU_TOP_DDR_PWR_HS_ACK            ( BIT(3) )
#define BIT_PMU_APB_REG_GPU_TOP_DDR_PWR_HS_ACK              ( BIT(2) )
#define BIT_PMU_APB_REG_MM_DDR_PWR_HS_ACK                   ( BIT(1) )
#define BIT_PMU_APB_REG_AP_DDR_PWR_HS_ACK                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_DEEP_SLEEP_MON_0, [0x64020850] */
#define BIT_PMU_APB_SP_DEEP_SLEEP                           ( BIT(8) )
#define BIT_PMU_APB_WCN_DEEP_SLEEP                          ( BIT(7) )
#define BIT_PMU_APB_AUDCP_DEEP_SLEEP                        ( BIT(3) )
#define BIT_PMU_APB_WTLCP_DEEP_SLEEP                        ( BIT(2) )
#define BIT_PMU_APB_PUBCP_DEEP_SLEEP                        ( BIT(1) )
#define BIT_PMU_APB_AP_DEEP_SLEEP                           ( BIT(0) )

/* bits definitions for REG_PMU_APB_DEEP_SLEEP_MON_1, [0x64020854] */
#define BIT_PMU_APB_PUB_DEEP_SLEEP                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_LIGHT_SLEEP_MON_0, [0x64020858] */
#define BIT_PMU_APB_AON_LIGHT_SLEEP                         ( BIT(8) )
#define BIT_PMU_APB_WCN_LIGHT_SLEEP                         ( BIT(7) )
#define BIT_PMU_APB_AUDCP_LIGHT_SLEEP                       ( BIT(3) )
#define BIT_PMU_APB_WTLCP_LIGHT_SLEEP                       ( BIT(2) )
#define BIT_PMU_APB_PUBCP_LIGHT_SLEEP                       ( BIT(1) )
#define BIT_PMU_APB_AP_LIGHT_SLEEP                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_LIGHT_SLEEP_MON_1, [0x6402085C] */
#define BIT_PMU_APB_PUB_LIGHT_SLEEP                         ( BIT(0) )

/* bits definitions for REG_PMU_APB_SLEEP_STATUS_0, [0x64020860] */
#define BIT_PMU_APB_WCN_SLP_STATUS(x)                       ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_AUDCP_SLP_STATUS(x)                     ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_WTLCP_SLP_STATUS(x)                     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PMU_APB_PUBCP_SLP_STATUS(x)                     ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PMU_APB_AP_SLP_STATUS(x)                        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_SLEEP_STATUS_1, [0x64020864] */
#define BIT_PMU_APB_SP_SLP_STATUS(x)                        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_DDR_SLEEP_WAIT_CNT, [0x640208AC] */
#define BIT_PMU_APB_PUB_DEEP_SLEEP_WAIT_CNT(x)              ( (x) << 16 & (0xFFFF0000) )
#define BIT_PMU_APB_PUB_SLEEP_WAIT_CNT(x)                   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_PMU_APB_PUB_SLEEP_BYPASS_CFG, [0x640208B0] */
#define BIT_PMU_APB_PUB_PD_VOL_DOWN_ENA                     ( BIT(4) )
#define BIT_PMU_APB_PUB_VOL_ADJ_ENA                         ( BIT(3) )
#define BIT_PMU_APB_PUB_SELF_REFRESH_FLAG_BYPASS            ( BIT(2) )
#define BIT_PMU_APB_PUB_PWR_PD_ACK_BYPASS                   ( BIT(1) )
#define BIT_PMU_APB_PUB_DEEP_SLEEP_LOCK_ACK_BYPASS          ( BIT(0) )

/* bits definitions for REG_PMU_APB_DDR_OP_MODE_CFG, [0x640208B4] */
#define BIT_PMU_APB_DDR_PHY_ISO_RST_EN                      ( BIT(1) )
#define BIT_PMU_APB_DDR_PHY_AUTO_RET_EN                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_DDR_PHY_RET_CFG, [0x640208B8] */
#define BIT_PMU_APB_DDR_UMCTL_SOFT_RST                      ( BIT(1) )
#define BIT_PMU_APB_DDR_PHY_CKE_RET_EN                      ( BIT(0) )

/* bits definitions for REG_PMU_APB_PUB_ACC_RDY, [0x640208BC] */
#define BIT_PMU_APB_PUB_ACC_RDY                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_DDR_SLEEP_CTRL, [0x640208C0] */
#define BIT_PMU_APB_PUB_AUTO_DEEP_SLEEP_ENABLE              ( BIT(3) )
#define BIT_PMU_APB_DDR_SLEEP_DISABLE_ACK                   ( BIT(2) )
#define BIT_PMU_APB_DDR_SLEEP_DISABLE_ACK_BYP               ( BIT(1) )
#define BIT_PMU_APB_DDR_SLEEP_DISABLE                       ( BIT(0) )

/* bits definitions for REG_PMU_APB_DDR_SLP_STATUS, [0x640208C4] */
#define BIT_PMU_APB_DDR_SLP_STATUS(x)                       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PUB_VOL_DOWN_CFG, [0x640208C8] */
#define BIT_PMU_APB_PUB_VOL_UP_CNT(x)                       ( (x) << 16 & (0xFFFF0000) )
#define BIT_PMU_APB_PUB_VOL_DOWN_CNT(x)                     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_PMU_APB_SMART_LIGHT_SLEEP_ENABLE, [0x640208CC] */
#define BIT_PMU_APB_PUB_SMART_LSLP_ENA                      ( BIT(28) )
#define BIT_PMU_APB_GPU_TOP_SMART_LSLP_ENA                  ( BIT(23) )
#define BIT_PMU_APB_MM_SMART_LSLP_ENA                       ( BIT(21) )
#define BIT_PMU_APB_APCPU_TOP_SMART_LSLP_ENA                ( BIT(19) )
#define BIT_PMU_APB_AON_SMART_LSLP_ENA                      ( BIT(8) )
#define BIT_PMU_APB_WCN_SMART_LSLP_ENA                      ( BIT(7) )
#define BIT_PMU_APB_AUDCP_SMART_LSLP_ENA                    ( BIT(3) )
#define BIT_PMU_APB_WTLCP_SMART_LSLP_ENA                    ( BIT(2) )
#define BIT_PMU_APB_PUBCP_SMART_LSLP_ENA                    ( BIT(1) )
#define BIT_PMU_APB_AP_SMART_LSLP_ENA                       ( BIT(0) )

/* bits definitions for REG_PMU_APB_PUB_AUTO_LIGHT_SLEEP_ENABLE, [0x640208D0] */
#define BIT_PMU_APB_PUB_AUTO_LIGHT_SLEEP_ENABLE(x)          ( (x) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_POLL_0, [0x640208D4] */
#define BIT_PMU_APB_MM_PUB_DEEP_SLEEP_POLL(x)               ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_GPU_TOP_PUB_DEEP_SLEEP_POLL(x)          ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_APCPU_TOP_PUB_DEEP_SLEEP_POLL(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_AP_PUB_DEEP_SLEEP_POLL(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_POLL_2, [0x640208DC] */
#define BIT_PMU_APB_PUBCP_PUB_DEEP_SLEEP_POLL(x)            ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_POLL_3, [0x640208E0] */
#define BIT_PMU_APB_WTLCP_PUB_DEEP_SLEEP_POLL(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_POLL_5, [0x640208E8] */
#define BIT_PMU_APB_AUDCP_PUB_DEEP_SLEEP_POLL(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_WCN_PUB_DEEP_SLEEP_POLL(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_POLL_7, [0x640208F0] */
#define BIT_PMU_APB_AON_PUB_DEEP_SLEEP_POLL(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_POLL_8, [0x640208F4] */
#define BIT_PMU_APB_SP_PUB_DEEP_SLEEP_POLL(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PUB_DFS_FRQ_SEL, [0x64020904] */
#define BIT_PMU_APB_PUB_DFS_FSP_OP_DATA                     ( BIT(8) )
#define BIT_PMU_APB_PUB_DFS_FSP_OP                          ( BIT(7) )
#define BIT_PMU_APB_PUB_DFS_FRQ_SET_DATA(x)                 ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)) )
#define BIT_PMU_APB_PUB_DFS_FRQ_SEL_SET                     ( BIT(3) )
#define BIT_PMU_APB_PUB_DFS_FRQ_SEL_LOCK(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_SEL, [0x64020908] */
#define BIT_PMU_APB_PUB_DEEP_SLEEP_SEL                      ( BIT(0) )

/* bits definitions for REG_PMU_APB_SP_ACCESS_DDR_CFG, [0x6402090C] */
#define BIT_PMU_APB_WCN_ACCESS_DDR_EIC_EN                   ( BIT(2) )
#define BIT_PMU_APB_SP_ACCESS_DDR_EIC_EN                    ( BIT(1) )
#define BIT_PMU_APB_SP_ACCESS_DDR_EN                        ( BIT(0) )

/* bits definitions for REG_PMU_APB_FIREWALL_WAKEUP_PUB, [0x6402092C] */
#define BIT_PMU_APB_FW_WAKEUP_DDR_EN                        ( BIT(0) )

/* bits definitions for REG_PMU_APB_XTL0_REL_CFG, [0x640209C4] */
#define BIT_PMU_APB_XTL0_TOP_DVFS_SEL                       ( BIT(25) )
#define BIT_PMU_APB_XTL0_PUB_SEL                            ( BIT(21) )
#define BIT_PMU_APB_XTL0_SP_SEL                             ( BIT(10) )
#define BIT_PMU_APB_XTL0_WCN_SEL                            ( BIT(9) )
#define BIT_PMU_APB_XTL0_AUDCP_SEL                          ( BIT(5) )
#define BIT_PMU_APB_XTL0_WTLCP_SEL                          ( BIT(4) )
#define BIT_PMU_APB_XTL0_PUBCP_SEL                          ( BIT(3) )
#define BIT_PMU_APB_XTL0_AP_SEL                             ( BIT(2) )
#define BIT_PMU_APB_XTL0_FRC_OFF                            ( BIT(1) )
#define BIT_PMU_APB_XTL0_FRC_ON                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_XTL1_REL_CFG, [0x640209C8] */
#define BIT_PMU_APB_XTL1_TOP_DVFS_SEL                       ( BIT(25) )
#define BIT_PMU_APB_XTL1_PUB_SEL                            ( BIT(21) )
#define BIT_PMU_APB_XTL1_SP_SEL                             ( BIT(10) )
#define BIT_PMU_APB_XTL1_WCN_SEL                            ( BIT(9) )
#define BIT_PMU_APB_XTL1_AUDCP_SEL                          ( BIT(5) )
#define BIT_PMU_APB_XTL1_WTLCP_SEL                          ( BIT(4) )
#define BIT_PMU_APB_XTL1_PUBCP_SEL                          ( BIT(3) )
#define BIT_PMU_APB_XTL1_AP_SEL                             ( BIT(2) )
#define BIT_PMU_APB_XTL1_FRC_OFF                            ( BIT(1) )
#define BIT_PMU_APB_XTL1_FRC_ON                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_XTL2_REL_CFG, [0x640209CC] */
#define BIT_PMU_APB_XTL2_TOP_DVFS_SEL                       ( BIT(25) )
#define BIT_PMU_APB_XTL2_PUB_SEL                            ( BIT(21) )
#define BIT_PMU_APB_XTL2_SP_SEL                             ( BIT(10) )
#define BIT_PMU_APB_XTL2_WCN_SEL                            ( BIT(9) )
#define BIT_PMU_APB_XTL2_AUDCP_SEL                          ( BIT(5) )
#define BIT_PMU_APB_XTL2_WTLCP_SEL                          ( BIT(4) )
#define BIT_PMU_APB_XTL2_PUBCP_SEL                          ( BIT(3) )
#define BIT_PMU_APB_XTL2_AP_SEL                             ( BIT(2) )
#define BIT_PMU_APB_XTL2_FRC_OFF                            ( BIT(1) )
#define BIT_PMU_APB_XTL2_FRC_ON                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_XTL3_REL_CFG, [0x640209D0] */
#define BIT_PMU_APB_XTL3_TOP_DVFS_SEL                       ( BIT(25) )
#define BIT_PMU_APB_XTL3_PUB_SEL                            ( BIT(21) )
#define BIT_PMU_APB_XTL3_SP_SEL                             ( BIT(10) )
#define BIT_PMU_APB_XTL3_WCN_SEL                            ( BIT(9) )
#define BIT_PMU_APB_XTL3_AUDCP_SEL                          ( BIT(5) )
#define BIT_PMU_APB_XTL3_WTLCP_SEL                          ( BIT(4) )
#define BIT_PMU_APB_XTL3_PUBCP_SEL                          ( BIT(3) )
#define BIT_PMU_APB_XTL3_AP_SEL                             ( BIT(2) )
#define BIT_PMU_APB_XTL3_FRC_OFF                            ( BIT(1) )
#define BIT_PMU_APB_XTL3_FRC_ON                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_XTLBUF0_REL_CFG, [0x640209D4] */
#define BIT_PMU_APB_XTLBUF0_TOP_DVFS_SEL                    ( BIT(25) )
#define BIT_PMU_APB_XTLBUF0_PUB_SEL                         ( BIT(21) )
#define BIT_PMU_APB_XTLBUF0_SP_SEL                          ( BIT(10) )
#define BIT_PMU_APB_XTLBUF0_WCN_SEL                         ( BIT(9) )
#define BIT_PMU_APB_XTLBUF0_AUDCP_SEL                       ( BIT(5) )
#define BIT_PMU_APB_XTLBUF0_WTLCP_SEL                       ( BIT(4) )
#define BIT_PMU_APB_XTLBUF0_PUBCP_SEL                       ( BIT(3) )
#define BIT_PMU_APB_XTLBUF0_AP_SEL                          ( BIT(2) )
#define BIT_PMU_APB_XTLBUF0_FRC_OFF                         ( BIT(1) )
#define BIT_PMU_APB_XTLBUF0_FRC_ON                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_XTLBUF1_REL_CFG, [0x640209D8] */
#define BIT_PMU_APB_XTLBUF1_TOP_DVFS_SEL                    ( BIT(25) )
#define BIT_PMU_APB_XTLBUF1_PUB_SEL                         ( BIT(21) )
#define BIT_PMU_APB_XTLBUF1_SP_SEL                          ( BIT(10) )
#define BIT_PMU_APB_XTLBUF1_WCN_SEL                         ( BIT(9) )
#define BIT_PMU_APB_XTLBUF1_AUDCP_SEL                       ( BIT(5) )
#define BIT_PMU_APB_XTLBUF1_WTLCP_SEL                       ( BIT(4) )
#define BIT_PMU_APB_XTLBUF1_PUBCP_SEL                       ( BIT(3) )
#define BIT_PMU_APB_XTLBUF1_AP_SEL                          ( BIT(2) )
#define BIT_PMU_APB_XTLBUF1_FRC_OFF                         ( BIT(1) )
#define BIT_PMU_APB_XTLBUF1_FRC_ON                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_XTLBUF2_REL_CFG, [0x640209DC] */
#define BIT_PMU_APB_XTLBUF2_TOP_DVFS_SEL                    ( BIT(25) )
#define BIT_PMU_APB_XTLBUF2_PUB_SEL                         ( BIT(21) )
#define BIT_PMU_APB_XTLBUF2_SP_SEL                          ( BIT(10) )
#define BIT_PMU_APB_XTLBUF2_WCN_SEL                         ( BIT(9) )
#define BIT_PMU_APB_XTLBUF2_AUDCP_SEL                       ( BIT(5) )
#define BIT_PMU_APB_XTLBUF2_WTLCP_SEL                       ( BIT(4) )
#define BIT_PMU_APB_XTLBUF2_PUBCP_SEL                       ( BIT(3) )
#define BIT_PMU_APB_XTLBUF2_AP_SEL                          ( BIT(2) )
#define BIT_PMU_APB_XTLBUF2_FRC_OFF                         ( BIT(1) )
#define BIT_PMU_APB_XTLBUF2_FRC_ON                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_XTLBUF3_REL_CFG, [0x640209E0] */
#define BIT_PMU_APB_XTLBUF3_TOP_DVFS_SEL                    ( BIT(25) )
#define BIT_PMU_APB_XTLBUF3_PUB_SEL                         ( BIT(21) )
#define BIT_PMU_APB_XTLBUF3_SP_SEL                          ( BIT(10) )
#define BIT_PMU_APB_XTLBUF3_WCN_SEL                         ( BIT(9) )
#define BIT_PMU_APB_XTLBUF3_AUDCP_SEL                       ( BIT(5) )
#define BIT_PMU_APB_XTLBUF3_WTLCP_SEL                       ( BIT(4) )
#define BIT_PMU_APB_XTLBUF3_PUBCP_SEL                       ( BIT(3) )
#define BIT_PMU_APB_XTLBUF3_AP_SEL                          ( BIT(2) )
#define BIT_PMU_APB_XTLBUF3_FRC_OFF                         ( BIT(1) )
#define BIT_PMU_APB_XTLBUF3_FRC_ON                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_RCO_REL_CFG, [0x640209E4] */
#define BIT_PMU_APB_RCO_CSYSPWRUPREQ_SEL                    ( BIT(26) )
#define BIT_PMU_APB_RCO_TOP_DVFS_SEL                        ( BIT(25) )
#define BIT_PMU_APB_RCO_PUB_SEL                             ( BIT(21) )
#define BIT_PMU_APB_RCO_SP_SEL                              ( BIT(10) )
#define BIT_PMU_APB_RCO_WCN_SEL                             ( BIT(9) )
#define BIT_PMU_APB_RCO_AUDCP_SEL                           ( BIT(5) )
#define BIT_PMU_APB_RCO_WTLCP_SEL                           ( BIT(4) )
#define BIT_PMU_APB_RCO_PUBCP_SEL                           ( BIT(3) )
#define BIT_PMU_APB_RCO_AP_SEL                              ( BIT(2) )
#define BIT_PMU_APB_RCO_FRC_OFF                             ( BIT(1) )
#define BIT_PMU_APB_RCO_FRC_ON                              ( BIT(0) )

/* bits definitions for REG_PMU_APB_MPLL0_REL_CFG, [0x640209F4] */
#define BIT_PMU_APB_MPLL0_REF_SEL                           ( BIT(27) )
#define BIT_PMU_APB_MPLL0_TOP_DVFS_SEL                      ( BIT(25) )
#define BIT_PMU_APB_MPLL0_PUB_SEL                           ( BIT(21) )
#define BIT_PMU_APB_MPLL0_SP_SEL                            ( BIT(10) )
#define BIT_PMU_APB_MPLL0_WCN_SEL                           ( BIT(9) )
#define BIT_PMU_APB_MPLL0_AUDCP_SEL                         ( BIT(5) )
#define BIT_PMU_APB_MPLL0_WTLCP_SEL                         ( BIT(4) )
#define BIT_PMU_APB_MPLL0_PUBCP_SEL                         ( BIT(3) )
#define BIT_PMU_APB_MPLL0_AP_SEL                            ( BIT(2) )
#define BIT_PMU_APB_MPLL0_FRC_OFF                           ( BIT(1) )
#define BIT_PMU_APB_MPLL0_FRC_ON                            ( BIT(0) )

/* bits definitions for REG_PMU_APB_MPLL1_REL_CFG, [0x640209F8] */
#define BIT_PMU_APB_MPLL1_REF_SEL                           ( BIT(27) )
#define BIT_PMU_APB_MPLL1_TOP_DVFS_SEL                      ( BIT(25) )
#define BIT_PMU_APB_MPLL1_PUB_SEL                           ( BIT(21) )
#define BIT_PMU_APB_MPLL1_SP_SEL                            ( BIT(10) )
#define BIT_PMU_APB_MPLL1_WCN_SEL                           ( BIT(9) )
#define BIT_PMU_APB_MPLL1_AUDCP_SEL                         ( BIT(5) )
#define BIT_PMU_APB_MPLL1_WTLCP_SEL                         ( BIT(4) )
#define BIT_PMU_APB_MPLL1_PUBCP_SEL                         ( BIT(3) )
#define BIT_PMU_APB_MPLL1_AP_SEL                            ( BIT(2) )
#define BIT_PMU_APB_MPLL1_FRC_OFF                           ( BIT(1) )
#define BIT_PMU_APB_MPLL1_FRC_ON                            ( BIT(0) )

/* bits definitions for REG_PMU_APB_MPLL2_REL_CFG, [0x640209FC] */
#define BIT_PMU_APB_MPLL2_REF_SEL                           ( BIT(27) )
#define BIT_PMU_APB_MPLL2_TOP_DVFS_SEL                      ( BIT(25) )
#define BIT_PMU_APB_MPLL2_PUB_SEL                           ( BIT(21) )
#define BIT_PMU_APB_MPLL2_SP_SEL                            ( BIT(10) )
#define BIT_PMU_APB_MPLL2_WCN_SEL                           ( BIT(9) )
#define BIT_PMU_APB_MPLL2_AUDCP_SEL                         ( BIT(5) )
#define BIT_PMU_APB_MPLL2_WTLCP_SEL                         ( BIT(4) )
#define BIT_PMU_APB_MPLL2_PUBCP_SEL                         ( BIT(3) )
#define BIT_PMU_APB_MPLL2_AP_SEL                            ( BIT(2) )
#define BIT_PMU_APB_MPLL2_FRC_OFF                           ( BIT(1) )
#define BIT_PMU_APB_MPLL2_FRC_ON                            ( BIT(0) )

/* bits definitions for REG_PMU_APB_RPLL_REL_CFG, [0x64020A0C] */
#define BIT_PMU_APB_RPLL_REF_SEL(x)                         ( (x) << 27 & (BIT(27)|BIT(28)) )
#define BIT_PMU_APB_RPLL_TOP_DVFS_SEL                       ( BIT(25) )
#define BIT_PMU_APB_RPLL_PUB_SEL                            ( BIT(21) )
#define BIT_PMU_APB_RPLL_SP_SEL                             ( BIT(10) )
#define BIT_PMU_APB_RPLL_WCN_SEL                            ( BIT(9) )
#define BIT_PMU_APB_RPLL_AUDCP_SEL                          ( BIT(5) )
#define BIT_PMU_APB_RPLL_WTLCP_SEL                          ( BIT(4) )
#define BIT_PMU_APB_RPLL_PUBCP_SEL                          ( BIT(3) )
#define BIT_PMU_APB_RPLL_AP_SEL                             ( BIT(2) )
#define BIT_PMU_APB_RPLL_FRC_OFF                            ( BIT(1) )
#define BIT_PMU_APB_RPLL_FRC_ON                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_DPLL0_REL_CFG, [0x64020A14] */
#define BIT_PMU_APB_DPLL0_REF_SEL                           ( BIT(27) )
#define BIT_PMU_APB_DPLL0_TOP_DVFS_SEL                      ( BIT(25) )
#define BIT_PMU_APB_DPLL0_PUB_SEL                           ( BIT(21) )
#define BIT_PMU_APB_DPLL0_SP_SEL                            ( BIT(10) )
#define BIT_PMU_APB_DPLL0_WCN_SEL                           ( BIT(9) )
#define BIT_PMU_APB_DPLL0_AUDCP_SEL                         ( BIT(5) )
#define BIT_PMU_APB_DPLL0_WTLCP_SEL                         ( BIT(4) )
#define BIT_PMU_APB_DPLL0_PUBCP_SEL                         ( BIT(3) )
#define BIT_PMU_APB_DPLL0_AP_SEL                            ( BIT(2) )
#define BIT_PMU_APB_DPLL0_FRC_OFF                           ( BIT(1) )
#define BIT_PMU_APB_DPLL0_FRC_ON                            ( BIT(0) )

/* bits definitions for REG_PMU_APB_GPLL_REL_CFG, [0x64020A20] */
#define BIT_PMU_APB_GPLL_REF_SEL                            ( BIT(27) )
#define BIT_PMU_APB_GPLL_TOP_DVFS_SEL                       ( BIT(25) )
#define BIT_PMU_APB_GPLL_PUB_SEL                            ( BIT(21) )
#define BIT_PMU_APB_GPLL_SP_SEL                             ( BIT(10) )
#define BIT_PMU_APB_GPLL_WCN_SEL                            ( BIT(9) )
#define BIT_PMU_APB_GPLL_AUDCP_SEL                          ( BIT(5) )
#define BIT_PMU_APB_GPLL_WTLCP_SEL                          ( BIT(4) )
#define BIT_PMU_APB_GPLL_PUBCP_SEL                          ( BIT(3) )
#define BIT_PMU_APB_GPLL_AP_SEL                             ( BIT(2) )
#define BIT_PMU_APB_GPLL_FRC_OFF                            ( BIT(1) )
#define BIT_PMU_APB_GPLL_FRC_ON                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_ISPPLL_REL_CFG, [0x64020A28] */
#define BIT_PMU_APB_ISPPLL_REF_SEL                          ( BIT(27) )
#define BIT_PMU_APB_ISPPLL_TOP_DVFS_SEL                     ( BIT(25) )
#define BIT_PMU_APB_ISPPLL_PUB_SEL                          ( BIT(21) )
#define BIT_PMU_APB_ISPPLL_SP_SEL                           ( BIT(10) )
#define BIT_PMU_APB_ISPPLL_WCN_SEL                          ( BIT(9) )
#define BIT_PMU_APB_ISPPLL_AUDCP_SEL                        ( BIT(5) )
#define BIT_PMU_APB_ISPPLL_WTLCP_SEL                        ( BIT(4) )
#define BIT_PMU_APB_ISPPLL_PUBCP_SEL                        ( BIT(3) )
#define BIT_PMU_APB_ISPPLL_AP_SEL                           ( BIT(2) )
#define BIT_PMU_APB_ISPPLL_FRC_OFF                          ( BIT(1) )
#define BIT_PMU_APB_ISPPLL_FRC_ON                           ( BIT(0) )

/* bits definitions for REG_PMU_APB_TWPLL_REL_CFG, [0x64020A40] */
#define BIT_PMU_APB_TWPLL_REF_SEL(x)                        ( (x) << 27 & (BIT(27)|BIT(28)) )
#define BIT_PMU_APB_TWPLL_TOP_DVFS_SEL                      ( BIT(25) )
#define BIT_PMU_APB_TWPLL_PUB_SEL                           ( BIT(21) )
#define BIT_PMU_APB_TWPLL_SP_SEL                            ( BIT(10) )
#define BIT_PMU_APB_TWPLL_WCN_SEL                           ( BIT(9) )
#define BIT_PMU_APB_TWPLL_AUDCP_SEL                         ( BIT(5) )
#define BIT_PMU_APB_TWPLL_WTLCP_SEL                         ( BIT(4) )
#define BIT_PMU_APB_TWPLL_PUBCP_SEL                         ( BIT(3) )
#define BIT_PMU_APB_TWPLL_AP_SEL                            ( BIT(2) )
#define BIT_PMU_APB_TWPLL_FRC_OFF                           ( BIT(1) )
#define BIT_PMU_APB_TWPLL_FRC_ON                            ( BIT(0) )

/* bits definitions for REG_PMU_APB_LTEPLL_REL_CFG, [0x64020A44] */
#define BIT_PMU_APB_LTEPLL_REF_SEL(x)                       ( (x) << 27 & (BIT(27)|BIT(28)) )
#define BIT_PMU_APB_LTEPLL_TOP_DVFS_SEL                     ( BIT(25) )
#define BIT_PMU_APB_LTEPLL_PUB_SEL                          ( BIT(21) )
#define BIT_PMU_APB_LTEPLL_SP_SEL                           ( BIT(10) )
#define BIT_PMU_APB_LTEPLL_WCN_SEL                          ( BIT(9) )
#define BIT_PMU_APB_LTEPLL_AUDCP_SEL                        ( BIT(5) )
#define BIT_PMU_APB_LTEPLL_WTLCP_SEL                        ( BIT(4) )
#define BIT_PMU_APB_LTEPLL_PUBCP_SEL                        ( BIT(3) )
#define BIT_PMU_APB_LTEPLL_AP_SEL                           ( BIT(2) )
#define BIT_PMU_APB_LTEPLL_FRC_OFF                          ( BIT(1) )
#define BIT_PMU_APB_LTEPLL_FRC_ON                           ( BIT(0) )

/* bits definitions for REG_PMU_APB_XTL_WAIT_CNT, [0x64020A84] */
#define BIT_PMU_APB_XTL3_WAIT_CNT(x)                        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_XTL2_WAIT_CNT(x)                        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_XTL1_WAIT_CNT(x)                        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_XTL0_WAIT_CNT(x)                        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_XTLBUF_WAIT_CNT, [0x64020A88] */
#define BIT_PMU_APB_XTLBUF3_WAIT_CNT(x)                     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_XTLBUF2_WAIT_CNT(x)                     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_XTLBUF1_WAIT_CNT(x)                     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_XTLBUF0_WAIT_CNT(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RCO_WAIT_CNT, [0x64020A8C] */
#define BIT_PMU_APB_RCO_WAIT_CNT(x)                         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PLL_WAIT_CNT_0, [0x64020A90] */
#define BIT_PMU_APB_MPLL2_WAIT_CNT(x)                       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_MPLL1_WAIT_CNT(x)                       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_MPLL0_WAIT_CNT(x)                       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PLL_WAIT_CNT_1, [0x64020A94] */
#define BIT_PMU_APB_RPLL_WAIT_CNT(x)                        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )

/* bits definitions for REG_PMU_APB_PLL_WAIT_CNT_2, [0x64020A98] */
#define BIT_PMU_APB_GPLL_WAIT_CNT(x)                        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_DPLL0_WAIT_CNT(x)                       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PLL_WAIT_CNT_3, [0x64020A9C] */
#define BIT_PMU_APB_ISPPLL_WAIT_CNT(x)                      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for REG_PMU_APB_PLL_WAIT_CNT_4, [0x64020AA0] */
#define BIT_PMU_APB_TWPLL_WAIT_CNT(x)                       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )

/* bits definitions for REG_PMU_APB_PLL_WAIT_CNT_5, [0x64020AA4] */
#define BIT_PMU_APB_LTEPLL_WAIT_CNT(x)                      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_MPLL0_RST_CTRL_CFG, [0x64020AB4] */
#define BIT_PMU_APB_MPLL0_RST_CTRL_BYPASS                   ( BIT(24) )
#define BIT_PMU_APB_MPLL0_DELAY_PWR_ON(x)                   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_MPLL0_DELAY_EN_OFF(x)                   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_MPLL0_DELAY_RST_ASSERT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_MPLL1_RST_CTRL_CFG, [0x64020AB8] */
#define BIT_PMU_APB_MPLL1_RST_CTRL_BYPASS                   ( BIT(24) )
#define BIT_PMU_APB_MPLL1_DELAY_PWR_ON(x)                   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_MPLL1_DELAY_EN_OFF(x)                   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_MPLL1_DELAY_RST_ASSERT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_MPLL2_RST_CTRL_CFG, [0x64020ABC] */
#define BIT_PMU_APB_MPLL2_RST_CTRL_BYPASS                   ( BIT(24) )
#define BIT_PMU_APB_MPLL2_DELAY_PWR_ON(x)                   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_MPLL2_DELAY_EN_OFF(x)                   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_MPLL2_DELAY_RST_ASSERT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RPLL_RST_CTRL_CFG, [0x64020ACC] */
#define BIT_PMU_APB_RPLL_RST_CTRL_BYPASS                    ( BIT(24) )
#define BIT_PMU_APB_RPLL_DELAY_PWR_ON(x)                    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_RPLL_DELAY_EN_OFF(x)                    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_RPLL_DELAY_RST_ASSERT(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_DPLL0_RST_CTRL_CFG, [0x64020AD4] */
#define BIT_PMU_APB_DPLL0_RST_CTRL_BYPASS                   ( BIT(24) )
#define BIT_PMU_APB_DPLL0_DELAY_PWR_ON(x)                   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_DPLL0_DELAY_EN_OFF(x)                   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_DPLL0_DELAY_RST_ASSERT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_GPLL_RST_CTRL_CFG, [0x64020AE0] */
#define BIT_PMU_APB_GPLL_RST_CTRL_BYPASS                    ( BIT(24) )
#define BIT_PMU_APB_GPLL_DELAY_PWR_ON(x)                    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_GPLL_DELAY_EN_OFF(x)                    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_GPLL_DELAY_RST_ASSERT(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_ISPPLL_RST_CTRL_CFG, [0x64020AE8] */
#define BIT_PMU_APB_ISPPLL_RST_CTRL_BYPASS                  ( BIT(24) )
#define BIT_PMU_APB_ISPPLL_DELAY_PWR_ON(x)                  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_ISPPLL_DELAY_EN_OFF(x)                  ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_ISPPLL_DELAY_RST_ASSERT(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_TWPLL_RST_CTRL_CFG, [0x64020B00] */
#define BIT_PMU_APB_TWPLL_RST_CTRL_BYPASS                   ( BIT(24) )
#define BIT_PMU_APB_TWPLL_DELAY_PWR_ON(x)                   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_TWPLL_DELAY_EN_OFF(x)                   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_TWPLL_DELAY_RST_ASSERT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_LTEPLL_RST_CTRL_CFG, [0x64020B04] */
#define BIT_PMU_APB_LTEPLL_RST_CTRL_BYPASS                  ( BIT(24) )
#define BIT_PMU_APB_LTEPLL_DELAY_PWR_ON(x)                  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_LTEPLL_DELAY_EN_OFF(x)                  ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_LTEPLL_DELAY_RST_ASSERT(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PLL_CTRL_STATE_0, [0x64020B44] */
#define BIT_PMU_APB_ST_RPLL_STATE(x)                        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PMU_APB_ST_MPLL2_STATE(x)                       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PMU_APB_ST_MPLL1_STATE(x)                       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PMU_APB_ST_MPLL0_STATE(x)                       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PLL_CTRL_STATE_1, [0x64020B48] */
#define BIT_PMU_APB_ST_ISPPLL_STATE(x)                      ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_ST_GPLL_STATE(x)                        ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_ST_DPLL0_STATE(x)                       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PLL_CTRL_STATE_2, [0x64020B4C] */
#define BIT_PMU_APB_ST_LTEPLL_STATE(x)                      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PMU_APB_ST_TWPLL_STATE(x)                       ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for REG_PMU_APB_APCPU_DSLP_ENA_SRST_MASK_CFG, [0x64020B7C] */
#define BIT_PMU_APB_APCPU_TOP_DSLP_ENA_SOFT_RST_MASK        ( BIT(16) )
#define BIT_PMU_APB_APCPU_CORE7_DSLP_ENA_SOFT_RST_MASK      ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_DSLP_ENA_SOFT_RST_MASK      ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_DSLP_ENA_SOFT_RST_MASK      ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_DSLP_ENA_SOFT_RST_MASK      ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_DSLP_ENA_SOFT_RST_MASK      ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_DSLP_ENA_SOFT_RST_MASK      ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_DSLP_ENA_SOFT_RST_MASK      ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_DSLP_ENA_SOFT_RST_MASK      ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_GIC_RST_EN, [0x64020B80] */
#define BIT_PMU_APB_APCPU_TOP_GIC_RST_EN                    ( BIT(16) )
#define BIT_PMU_APB_APCPU_CORE7_GIC_RST_EN                  ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_GIC_RST_EN                  ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_GIC_RST_EN                  ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_GIC_RST_EN                  ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_GIC_RST_EN                  ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_GIC_RST_EN                  ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_GIC_RST_EN                  ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_GIC_RST_EN                  ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_MODE_ST_SOFT_RST, [0x64020B84] */
#define BIT_PMU_APB_APCPU_TOP_CLUSTER_MODE_ST_SOFT_RST      ( BIT(16) )
#define BIT_PMU_APB_APCPU_CORE7_MODE_ST_SOFT_RST            ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_MODE_ST_SOFT_RST            ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_MODE_ST_SOFT_RST            ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_MODE_ST_SOFT_RST            ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_MODE_ST_SOFT_RST            ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_MODE_ST_SOFT_RST            ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_MODE_ST_SOFT_RST            ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_MODE_ST_SOFT_RST            ( BIT(0) )

/* bits definitions for REG_PMU_APB_DM_SOFT_RST, [0x64020B88] */
#define BIT_PMU_APB_WTLCP_TGDSP_SOFT_RST                    ( BIT(4) )
#define BIT_PMU_APB_WTLCP_LDSP_SOFT_RST                     ( BIT(3) )
#define BIT_PMU_APB_AUDCP_AUDDSP_SOFT_RST                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_ADM_SOFT_RST, [0x64020B8C] */
#define BIT_PMU_APB_WTLCP_AON_SOFT_RST                      ( BIT(0) )

/* bits definitions for REG_PMU_APB_REG_SYS_SRST_FRC_LP_ACK_0, [0x64020B90] */
#define BIT_PMU_APB_REG_AUDCP_SRST_FRC_LP_ACK               ( BIT(22) )
#define BIT_PMU_APB_REG_WCN_SRST_FRC_LP_ACK                 ( BIT(20) )
#define BIT_PMU_APB_REG_WTLCP_SRST_FRC_LP_ACK               ( BIT(14) )
#define BIT_PMU_APB_REG_PUBCP_SRST_FRC_LP_ACK               ( BIT(11) )
#define BIT_PMU_APB_REG_MM_SRST_FRC_LP_ACK                  ( BIT(3) )
#define BIT_PMU_APB_REG_GPU_TOP_SRST_FRC_LP_ACK             ( BIT(2) )
#define BIT_PMU_APB_REG_APCPU_TOP_SRST_FRC_LP_ACK           ( BIT(1) )
#define BIT_PMU_APB_REG_AP_SRST_FRC_LP_ACK                  ( BIT(0) )

/* bits definitions for REG_PMU_APB_SYS_SOFT_RST_0, [0x64020B98] */
#define BIT_PMU_APB_AON_SOFT_RST                            ( BIT(30) )
#define BIT_PMU_APB_AUDCP_SOFT_RST                          ( BIT(22) )
#define BIT_PMU_APB_WCN_SOFT_RST                            ( BIT(20) )
#define BIT_PMU_APB_WTLCP_SOFT_RST                          ( BIT(14) )
#define BIT_PMU_APB_PUBCP_SOFT_RST                          ( BIT(11) )
#define BIT_PMU_APB_MM_SOFT_RST                             ( BIT(3) )
#define BIT_PMU_APB_GPU_TOP_SOFT_RST                        ( BIT(2) )
#define BIT_PMU_APB_APCPU_TOP_SOFT_RST                      ( BIT(1) )
#define BIT_PMU_APB_AP_SOFT_RST                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_SYS_SOFT_RST_1, [0x64020B9C] */
#define BIT_PMU_APB_PUB_SOFT_RST                            ( BIT(4) )
#define BIT_PMU_APB_SP_SOFT_RST                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_SYS_SOFT_RST_BUSY_0, [0x64020BA0] */
#define BIT_PMU_APB_AUDCP_SRST_BUSY                         ( BIT(22) )
#define BIT_PMU_APB_WCN_SRST_BUSY                           ( BIT(20) )
#define BIT_PMU_APB_WTLCP_SRST_BUSY                         ( BIT(14) )
#define BIT_PMU_APB_PUBCP_SRST_BUSY                         ( BIT(11) )
#define BIT_PMU_APB_MM_SRST_BUSY                            ( BIT(3) )
#define BIT_PMU_APB_GPU_TOP_SRST_BUSY                       ( BIT(2) )
#define BIT_PMU_APB_APCPU_TOP_SRST_BUSY                     ( BIT(1) )
#define BIT_PMU_APB_AP_SRST_BUSY                            ( BIT(0) )

/* bits definitions for REG_PMU_APB_SOFT_RST_SEL_0, [0x64020BA8] */
#define BIT_PMU_APB_SOFT_RST_SEL(x)                         ( (x) )

/* bits definitions for REG_PMU_APB_PD_AP_SHUTDOWN_MARK_STATUS, [0x64020BB0] */
#define BIT_PMU_APB_PD_AP_SHUTDOWN_MARK(x)                  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_TOP_SHUTDOWN_MARK_STATUS, [0x64020BB4] */
#define BIT_PMU_APB_PD_APCPU_TOP_SHUTDOWN_MARK(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE0_SHUTDOWN_MARK_STATUS, [0x64020BB8] */
#define BIT_PMU_APB_PD_APCPU_CORE0_SHUTDOWN_MARK(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE1_SHUTDOWN_MARK_STATUS, [0x64020BBC] */
#define BIT_PMU_APB_PD_APCPU_CORE1_SHUTDOWN_MARK(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE2_SHUTDOWN_MARK_STATUS, [0x64020BC0] */
#define BIT_PMU_APB_PD_APCPU_CORE2_SHUTDOWN_MARK(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE3_SHUTDOWN_MARK_STATUS, [0x64020BC4] */
#define BIT_PMU_APB_PD_APCPU_CORE3_SHUTDOWN_MARK(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE4_SHUTDOWN_MARK_STATUS, [0x64020BC8] */
#define BIT_PMU_APB_PD_APCPU_CORE4_SHUTDOWN_MARK(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE5_SHUTDOWN_MARK_STATUS, [0x64020BCC] */
#define BIT_PMU_APB_PD_APCPU_CORE5_SHUTDOWN_MARK(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE6_SHUTDOWN_MARK_STATUS, [0x64020BD0] */
#define BIT_PMU_APB_PD_APCPU_CORE6_SHUTDOWN_MARK(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE7_SHUTDOWN_MARK_STATUS, [0x64020BD4] */
#define BIT_PMU_APB_PD_APCPU_CORE7_SHUTDOWN_MARK(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_GPU_TOP_SHUTDOWN_MARK_STATUS, [0x64020BF8] */
#define BIT_PMU_APB_PD_GPU_TOP_SHUTDOWN_MARK(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_MM_SHUTDOWN_MARK_STATUS, [0x64020C1C] */
#define BIT_PMU_APB_PD_MM_SHUTDOWN_MARK(x)                  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_AP_VSP_SHUTDOWN_MARK_STATUS, [0x64020C48] */
#define BIT_PMU_APB_PD_AP_VSP_SHUTDOWN_MARK(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_PUBCP_SHUTDOWN_MARK_STATUS, [0x64020C64] */
#define BIT_PMU_APB_PD_PUBCP_SHUTDOWN_MARK(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_WTLCP_SHUTDOWN_MARK_STATUS, [0x64020C78] */
#define BIT_PMU_APB_PD_WTLCP_SHUTDOWN_MARK(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_WTLCP_LDSP_SHUTDOWN_MARK_STATUS, [0x64020C7C] */
#define BIT_PMU_APB_PD_WTLCP_LDSP_SHUTDOWN_MARK(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_WTLCP_TGDSP_SHUTDOWN_MARK_STATUS, [0x64020C80] */
#define BIT_PMU_APB_PD_WTLCP_TGDSP_SHUTDOWN_MARK(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_WTLCP_TD_PROC_SHUTDOWN_MARK_STATUS, [0x64020C88] */
#define BIT_PMU_APB_PD_WTLCP_TD_PROC_SHUTDOWN_MARK(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_WTLCP_LTE_PROC_SHUTDOWN_MARK_STATUS, [0x64020C8C] */
#define BIT_PMU_APB_PD_WTLCP_LTE_PROC_SHUTDOWN_MARK(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_WTLCP_LTE_CE_SHUTDOWN_MARK_STATUS, [0x64020C90] */
#define BIT_PMU_APB_PD_WTLCP_LTE_CE_SHUTDOWN_MARK(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_WTLCP_LTE_DPFEC_SHUTDOWN_MARK_STATUS, [0x64020C94] */
#define BIT_PMU_APB_PD_WTLCP_LTE_DPFEC_SHUTDOWN_MARK(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_WTLCP_HU3GE_A_SHUTDOWN_MARK_STATUS, [0x64020C98] */
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_SHUTDOWN_MARK(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_WTLCP_HU3GE_B_SHUTDOWN_MARK_STATUS, [0x64020C9C] */
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_SHUTDOWN_MARK(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_WCN_SHUTDOWN_MARK_STATUS, [0x64020CDC] */
#define BIT_PMU_APB_PD_WCN_SHUTDOWN_MARK(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_AUDCP_SHUTDOWN_MARK_STATUS, [0x64020D04] */
#define BIT_PMU_APB_PD_AUDCP_SHUTDOWN_MARK(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_AUDCP_AUDDSP_SHUTDOWN_MARK_STATUS, [0x64020D08] */
#define BIT_PMU_APB_PD_AUDCP_AUDDSP_SHUTDOWN_MARK(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_PUB_SHUTDOWN_MARK_STATUS, [0x64020D2C] */
#define BIT_PMU_APB_PD_PUB_SHUTDOWN_MARK(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_ALL_PLL_PD_RCO_BYP, [0x64020D98] */
#define BIT_PMU_APB_ALL_PLL_PD_RCO_BYP                      ( BIT(0) )

/* bits definitions for REG_PMU_APB_PAD_OUT_CHIP_SLEEP_CFG, [0x64020D9C] */
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_POL_SEL              ( BIT(31) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_TOP_DVFS_DEEP_SLEEP_MASK ( BIT(30) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_DCDC_CPU1_PD_MASK    ( BIT(26) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_DCDC_CPU0_PD_MASK    ( BIT(25) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_PLL_PD_MASK          ( BIT(24) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_PUB_DEEP_SLEEP_MASK  ( BIT(20) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_SP_DEEP_SLEEP_MASK   ( BIT(8) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_WCN_DEEP_SLEEP_MASK  ( BIT(7) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_AUDCP_DEEP_SLEEP_MASK ( BIT(3) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_WTLCP_DEEP_SLEEP_MASK ( BIT(2) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_PUBCP_DEEP_SLEEP_MASK ( BIT(1) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_AP_DEEP_SLEEP_MASK   ( BIT(0) )

/* bits definitions for REG_PMU_APB_PAD_OUT_XTL_EN0_CFG, [0x64020DA0] */
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_POL_SEL                 ( BIT(31) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_TOP_DVFS_DEEP_SLEEP_MASK ( BIT(30) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_DCDC_CPU1_PD_MASK       ( BIT(26) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_DCDC_CPU0_PD_MASK       ( BIT(25) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_PLL_PD_MASK             ( BIT(24) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_PUB_DEEP_SLEEP_MASK     ( BIT(20) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_SP_DEEP_SLEEP_MASK      ( BIT(8) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_WCN_DEEP_SLEEP_MASK     ( BIT(7) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_AUDCP_DEEP_SLEEP_MASK   ( BIT(3) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_WTLCP_DEEP_SLEEP_MASK   ( BIT(2) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_PUBCP_DEEP_SLEEP_MASK   ( BIT(1) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_AP_DEEP_SLEEP_MASK      ( BIT(0) )

/* bits definitions for REG_PMU_APB_PAD_OUT_XTL_EN1_CFG, [0x64020DA4] */
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_POL_SEL                 ( BIT(31) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_TOP_DVFS_DEEP_SLEEP_MASK ( BIT(30) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_DCDC_CPU1_PD_MASK       ( BIT(26) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_DCDC_CPU0_PD_MASK       ( BIT(25) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_PLL_PD_MASK             ( BIT(24) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_PUB_DEEP_SLEEP_MASK     ( BIT(20) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_SP_DEEP_SLEEP_MASK      ( BIT(8) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_WCN_DEEP_SLEEP_MASK     ( BIT(7) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_AUDCP_DEEP_SLEEP_MASK   ( BIT(3) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_WTLCP_DEEP_SLEEP_MASK   ( BIT(2) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_PUBCP_DEEP_SLEEP_MASK   ( BIT(1) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_AP_DEEP_SLEEP_MASK      ( BIT(0) )

/* bits definitions for REG_PMU_APB_PAD_OUT_XTL_EN2_CFG, [0x64020DA8] */
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_POL_SEL                 ( BIT(31) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_TOP_DVFS_DEEP_SLEEP_MASK ( BIT(30) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_DCDC_CPU1_PD_MASK       ( BIT(26) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_DCDC_CPU0_PD_MASK       ( BIT(25) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_PLL_PD_MASK             ( BIT(24) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_PUB_DEEP_SLEEP_MASK     ( BIT(20) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_SP_DEEP_SLEEP_MASK      ( BIT(8) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_WCN_DEEP_SLEEP_MASK     ( BIT(7) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_AUDCP_DEEP_SLEEP_MASK   ( BIT(3) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_WTLCP_DEEP_SLEEP_MASK   ( BIT(2) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_PUBCP_DEEP_SLEEP_MASK   ( BIT(1) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_AP_DEEP_SLEEP_MASK      ( BIT(0) )

/* bits definitions for REG_PMU_APB_PAD_OUT_XTL_EN3_CFG, [0x64020DAC] */
#define BIT_PMU_APB_PAD_OUT_XTL_EN3_POL_SEL                 ( BIT(31) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN3_TOP_DVFS_DEEP_SLEEP_MASK ( BIT(30) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN3_DCDC_CPU1_PD_MASK       ( BIT(26) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN3_DCDC_CPU0_PD_MASK       ( BIT(25) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN3_PLL_PD_MASK             ( BIT(24) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN3_PUB_DEEP_SLEEP_MASK     ( BIT(20) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN3_SP_DEEP_SLEEP_MASK      ( BIT(8) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN3_WCN_DEEP_SLEEP_MASK     ( BIT(7) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN3_AUDCP_DEEP_SLEEP_MASK   ( BIT(3) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN3_WTLCP_DEEP_SLEEP_MASK   ( BIT(2) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN3_PUBCP_DEEP_SLEEP_MASK   ( BIT(1) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN3_AP_DEEP_SLEEP_MASK      ( BIT(0) )

/* bits definitions for REG_PMU_APB_PAD_OUT_DCDC_ARM0_EN_CFG, [0x64020DB4] */
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM0_EN_POL_SEL            ( BIT(31) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM0_EN_TOP_DVFS_DEEP_SLEEP_MASK ( BIT(30) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM0_EN_DCDC_CPU1_PD_MASK  ( BIT(26) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM0_EN_DCDC_CPU0_PD_MASK  ( BIT(25) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM0_EN_PLL_PD_MASK        ( BIT(24) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM0_EN_PUB_DEEP_SLEEP_MASK ( BIT(20) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM0_EN_SP_DEEP_SLEEP_MASK ( BIT(8) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM0_EN_WCN_DEEP_SLEEP_MASK ( BIT(7) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM0_EN_AUDCP_DEEP_SLEEP_MASK ( BIT(3) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM0_EN_WTLCP_DEEP_SLEEP_MASK ( BIT(2) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM0_EN_PUBCP_DEEP_SLEEP_MASK ( BIT(1) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM0_EN_AP_DEEP_SLEEP_MASK ( BIT(0) )

/* bits definitions for REG_PMU_APB_PAD_OUT_DCDC_ARM1_EN_CFG, [0x64020DB8] */
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM1_EN_POL_SEL            ( BIT(31) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM1_EN_TOP_DVFS_DEEP_SLEEP_MASK ( BIT(30) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM1_EN_DCDC_CPU1_PD_MASK  ( BIT(26) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM1_EN_DCDC_CPU0_PD_MASK  ( BIT(25) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM1_EN_PLL_PD_MASK        ( BIT(24) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM1_EN_PUB_DEEP_SLEEP_MASK ( BIT(20) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM1_EN_SP_DEEP_SLEEP_MASK ( BIT(8) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM1_EN_WCN_DEEP_SLEEP_MASK ( BIT(7) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM1_EN_AUDCP_DEEP_SLEEP_MASK ( BIT(3) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM1_EN_WTLCP_DEEP_SLEEP_MASK ( BIT(2) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM1_EN_PUBCP_DEEP_SLEEP_MASK ( BIT(1) )
#define BIT_PMU_APB_PAD_OUT_DCDC_ARM1_EN_AP_DEEP_SLEEP_MASK ( BIT(0) )

/* bits definitions for REG_PMU_APB_PAD_OUT_DCXO_LC_DEEP_SLEEP_CFG, [0x64020DC8] */
#define BIT_PMU_APB_PAD_OUT_DCXO_LC_DEEP_SLEEP_POL_SEL      ( BIT(31) )
#define BIT_PMU_APB_PAD_OUT_DCXO_LC_DEEP_SLEEP_TOP_DVFS_DEEP_SLEEP_MASK ( BIT(30) )
#define BIT_PMU_APB_PAD_OUT_DCXO_LC_DEEP_SLEEP_DCDC_CPU1_PD_MASK ( BIT(26) )
#define BIT_PMU_APB_PAD_OUT_DCXO_LC_DEEP_SLEEP_DCDC_CPU0_PD_MASK ( BIT(25) )
#define BIT_PMU_APB_PAD_OUT_DCXO_LC_DEEP_SLEEP_PLL_PD_MASK  ( BIT(24) )
#define BIT_PMU_APB_PAD_OUT_DCXO_LC_DEEP_SLEEP_PUB_DEEP_SLEEP_MASK ( BIT(20) )
#define BIT_PMU_APB_PAD_OUT_DCXO_LC_DEEP_SLEEP_SP_DEEP_SLEEP_MASK ( BIT(8) )
#define BIT_PMU_APB_PAD_OUT_DCXO_LC_DEEP_SLEEP_WCN_DEEP_SLEEP_MASK ( BIT(7) )
#define BIT_PMU_APB_PAD_OUT_DCXO_LC_DEEP_SLEEP_AUDCP_DEEP_SLEEP_MASK ( BIT(3) )
#define BIT_PMU_APB_PAD_OUT_DCXO_LC_DEEP_SLEEP_WTLCP_DEEP_SLEEP_MASK ( BIT(2) )
#define BIT_PMU_APB_PAD_OUT_DCXO_LC_DEEP_SLEEP_PUBCP_DEEP_SLEEP_MASK ( BIT(1) )
#define BIT_PMU_APB_PAD_OUT_DCXO_LC_DEEP_SLEEP_AP_DEEP_SLEEP_MASK ( BIT(0) )

/* bits definitions for REG_PMU_APB_AP_DEEP_SLEEP_CNT, [0x64020DFC] */
#define BIT_PMU_APB_AP_DEEP_SLEEP_EDG_CNT(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PUBCP_DEEP_SLEEP_CNT, [0x64020E00] */
#define BIT_PMU_APB_PUBCP_DEEP_SLEEP_EDG_CNT(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_WTLCP_DEEP_SLEEP_CNT, [0x64020E04] */
#define BIT_PMU_APB_WTLCP_DEEP_SLEEP_EDG_CNT(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_AUDCP_DEEP_SLEEP_CNT, [0x64020E08] */
#define BIT_PMU_APB_AUDCP_DEEP_SLEEP_EDG_CNT(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_WCN_DEEP_SLEEP_CNT, [0x64020E18] */
#define BIT_PMU_APB_WCN_DEEP_SLEEP_EDG_CNT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_SP_DEEP_SLEEP_CNT, [0x64020E1C] */
#define BIT_PMU_APB_SP_DEEP_SLEEP_EDG_CNT(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_APCPU_TOP_DEEP_STOP_FINAL_CNT, [0x64020E48] */
#define BIT_PMU_APB_APCPU_TOP_DEEP_STOP_FINAL_EDG_CNT(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_CNT, [0x64020E60] */
#define BIT_PMU_APB_PUB_DEEP_SLEEP_EDG_CNT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_DEEP_SLEEP_CNT_CLR, [0x64020E64] */
#define BIT_PMU_APB_PUB_DEEP_SLEEP_EDG_CNT_CLR              ( BIT(25) )
#define BIT_PMU_APB_APCPU_TOP_DEEP_STOP_FINAL_EDG_CNT_CLR   ( BIT(19) )
#define BIT_PMU_APB_SP_DEEP_SLEEP_EDG_CNT_CLR               ( BIT(8) )
#define BIT_PMU_APB_WCN_DEEP_SLEEP_EDG_CNT_CLR              ( BIT(7) )
#define BIT_PMU_APB_AUDCP_DEEP_SLEEP_EDG_CNT_CLR            ( BIT(3) )
#define BIT_PMU_APB_WTLCP_DEEP_SLEEP_EDG_CNT_CLR            ( BIT(2) )
#define BIT_PMU_APB_PUBCP_DEEP_SLEEP_EDG_CNT_CLR            ( BIT(1) )
#define BIT_PMU_APB_AP_DEEP_SLEEP_EDG_CNT_CLR               ( BIT(0) )

/* bits definitions for REG_PMU_APB_AP_LIGHT_SLEEP_CNT, [0x64020E68] */
#define BIT_PMU_APB_AP_LIGHT_SLEEP_EDG_CNT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PUBCP_LIGHT_SLEEP_CNT, [0x64020E6C] */
#define BIT_PMU_APB_PUBCP_LIGHT_SLEEP_EDG_CNT(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_WTLCP_LIGHT_SLEEP_CNT, [0x64020E70] */
#define BIT_PMU_APB_WTLCP_LIGHT_SLEEP_EDG_CNT(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_AUDCP_LIGHT_SLEEP_CNT, [0x64020E74] */
#define BIT_PMU_APB_AUDCP_LIGHT_SLEEP_EDG_CNT(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_WCN_LIGHT_SLEEP_CNT, [0x64020E84] */
#define BIT_PMU_APB_WCN_LIGHT_SLEEP_EDG_CNT(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_AON_LIGHT_SLEEP_CNT, [0x64020E88] */
#define BIT_PMU_APB_AON_LIGHT_SLEEP_EDG_CNT(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_APCPU_TOP_LIGHT_STOP_FINAL_CNT, [0x64020EB4] */
#define BIT_PMU_APB_APCPU_TOP_LIGHT_STOP_FINAL_EDG_CNT(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PUB_LIGHT_SLEEP_CNT, [0x64020ECC] */
#define BIT_PMU_APB_PUB_LIGHT_SLEEP_EDG_CNT(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_LIGHT_SLEEP_CNT_CLR, [0x64020ED0] */
#define BIT_PMU_APB_PUB_LIGHT_SLEEP_EDG_CNT_CLR             ( BIT(25) )
#define BIT_PMU_APB_APCPU_TOP_LIGHT_STOP_FINAL_EDG_CNT_CLR  ( BIT(19) )
#define BIT_PMU_APB_AON_LIGHT_SLEEP_EDG_CNT_CLR             ( BIT(8) )
#define BIT_PMU_APB_WCN_LIGHT_SLEEP_EDG_CNT_CLR             ( BIT(7) )
#define BIT_PMU_APB_AUDCP_LIGHT_SLEEP_EDG_CNT_CLR           ( BIT(3) )
#define BIT_PMU_APB_WTLCP_LIGHT_SLEEP_EDG_CNT_CLR           ( BIT(2) )
#define BIT_PMU_APB_PUBCP_LIGHT_SLEEP_EDG_CNT_CLR           ( BIT(1) )
#define BIT_PMU_APB_AP_LIGHT_SLEEP_EDG_CNT_CLR              ( BIT(0) )

/* bits definitions for REG_PMU_APB_AP_SYS_STOP_CNT, [0x64020ED4] */
#define BIT_PMU_APB_AP_SYS_STOP_EDG_CNT(x)                  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PUBCP_SYS_STOP_CNT, [0x64020ED8] */
#define BIT_PMU_APB_PUBCP_SYS_STOP_EDG_CNT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_WTLCP_SYS_STOP_CNT, [0x64020EDC] */
#define BIT_PMU_APB_WTLCP_SYS_STOP_EDG_CNT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_AUDCP_SYS_STOP_CNT, [0x64020EE0] */
#define BIT_PMU_APB_AUDCP_SYS_STOP_EDG_CNT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_WCN_SYS_STOP_CNT, [0x64020EF0] */
#define BIT_PMU_APB_WCN_SYS_STOP_EDG_CNT(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_APCPU_TOP_SYS_STOP_CNT, [0x64020F20] */
#define BIT_PMU_APB_APCPU_TOP_SYS_STOP_EDG_CNT(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_SYS_STOP_CNT_CLR, [0x64020F38] */
#define BIT_PMU_APB_APCPU_TOP_SYS_STOP_EDG_CNT_CLR          ( BIT(19) )
#define BIT_PMU_APB_WCN_SYS_STOP_EDG_CNT_CLR                ( BIT(7) )
#define BIT_PMU_APB_AUDCP_SYS_STOP_EDG_CNT_CLR              ( BIT(3) )
#define BIT_PMU_APB_WTLCP_SYS_STOP_EDG_CNT_CLR              ( BIT(2) )
#define BIT_PMU_APB_PUBCP_SYS_STOP_EDG_CNT_CLR              ( BIT(1) )
#define BIT_PMU_APB_AP_SYS_STOP_EDG_CNT_CLR                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_PAD_OUT_CHIP_SLEEP_EDG_CNT, [0x64020F3C] */
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_EDG_CNT(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PAD_OUT_CHIP_SLEEP_DUR_CNT, [0x64020F50] */
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_DUR_CNT(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_FUNCTION_CNT_CLR, [0x64020F60] */
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_DUR_CNT_CLR          ( BIT(1) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_EDG_CNT_CLR          ( BIT(0) )

/* bits definitions for REG_PMU_APB_PWR_ST_CLK_DIV_CFG, [0x64020F64] */
#define BIT_PMU_APB_PWR_ST_CLK_DIV_CFG(x)                   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_PMU_APB_SLP_CTRL_CLK_DIV_CFG, [0x64020F68] */
#define BIT_PMU_APB_SLP_CTRL_CLK_DIV_CFG(x)                 ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_PMU_APB_MPLL_WAIT_CLK_DIV_CFG, [0x64020F6C] */
#define BIT_PMU_APB_MPLL_WAIT_CLK_DIV_CFG(x)                ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_PMU_APB_DOMAIN_PWR_DOWN_INT_CLR, [0x64020F78] */
#define BIT_PMU_APB_INT_REQ_PUB_PWR_DOWN_CLR                ( BIT(28) )
#define BIT_PMU_APB_INT_REQ_GPU_TOP_PWR_DOWN_CLR            ( BIT(23) )
#define BIT_PMU_APB_INT_REQ_MM_PWR_DOWN_CLR                 ( BIT(21) )
#define BIT_PMU_APB_INT_REQ_APCPU_TOP_PWR_DOWN_CLR          ( BIT(19) )
#define BIT_PMU_APB_INT_REQ_WCN_PWR_DOWN_CLR                ( BIT(7) )
#define BIT_PMU_APB_INT_REQ_AUDCP_PWR_DOWN_CLR              ( BIT(3) )
#define BIT_PMU_APB_INT_REQ_WTLCP_PWR_DOWN_CLR              ( BIT(2) )
#define BIT_PMU_APB_INT_REQ_PUBCP_PWR_DOWN_CLR              ( BIT(1) )
#define BIT_PMU_APB_INT_REQ_AP_PWR_DOWN_CLR                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_DOMAIN_PWR_UP_INT_CLR, [0x64020F7C] */
#define BIT_PMU_APB_INT_REQ_PUB_PWR_UP_CLR                  ( BIT(28) )
#define BIT_PMU_APB_INT_REQ_GPU_TOP_PWR_UP_CLR              ( BIT(23) )
#define BIT_PMU_APB_INT_REQ_MM_PWR_UP_CLR                   ( BIT(21) )
#define BIT_PMU_APB_INT_REQ_APCPU_TOP_PWR_UP_CLR            ( BIT(19) )
#define BIT_PMU_APB_INT_REQ_WCN_PWR_UP_CLR                  ( BIT(7) )
#define BIT_PMU_APB_INT_REQ_AUDCP_PWR_UP_CLR                ( BIT(3) )
#define BIT_PMU_APB_INT_REQ_WTLCP_PWR_UP_CLR                ( BIT(2) )
#define BIT_PMU_APB_INT_REQ_PUBCP_PWR_UP_CLR                ( BIT(1) )
#define BIT_PMU_APB_INT_REQ_AP_PWR_UP_CLR                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_CGM_PMU_SEL, [0x64020F80] */
#define BIT_PMU_APB_PMU_AUTO_SEL_RCO_EN                     ( BIT(2) )
#define BIT_PMU_APB_CGM_PMU_SEL_REG(x)                      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PMU_APB_EFUSE_SEL_BUF, [0x64020F84] */
#define BIT_PMU_APB_EFUSE_SEL_BUF                           ( BIT(0) )

/* bits definitions for REG_PMU_APB_EIC_SEL, [0x64020F88] */
#define BIT_PMU_APB_EIC_LIGHT_SLP_SYS_SEL(x)                ( (x) << 2  & (BIT(2)|BIT(3)) )
#define BIT_PMU_APB_EIC_LIGHT_SLEEP_SEL                     ( BIT(1) )
#define BIT_PMU_APB_EIC_DEEP_SLEEP_SEL                      ( BIT(0) )

/* bits definitions for REG_PMU_APB_DUMMY_REG_0, [0x64020FAC] */
#define BIT_PMU_APB_DUMMY_REG_0(x)                          ( (x) )

/* bits definitions for REG_PMU_APB_DUMMY_REG_1, [0x64020FB0] */
#define BIT_PMU_APB_DUMMY_REG_1(x)                          ( (x) )

/* bits definitions for REG_PMU_APB_AON_DBG_SIG_SEL, [0x64020FB4] */
#define BIT_PMU_APB_AON_DBG_SIG_SEL(x)                      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_PMU_APB_AON_DBG_SUBSYS_BUS, [0x64020FB8] */
#define BIT_PMU_APB_AON_DBG_SUBSYS_BUS(x)                   ( (x) )

/* bits definitions for REG_PMU_APB_CPU_AXI_LP_CTRL_DISABLE, [0x64020FBC] */
#define BIT_PMU_APB_AXI_LP_CTRL_DISABLE                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_CSI_WRAP_CTRL, [0x64020FC0] */
#define BIT_PMU_APB_CSI_WRAP_ISO_EN_SEL                     ( BIT(3) )
#define BIT_PMU_APB_CSI_WRAP_SOFT_RST                       ( BIT(2) )
#define BIT_PMU_APB_CSI_WRAP_ISO_FRC_ON                     ( BIT(1) )
#define BIT_PMU_APB_CSI_WRAP_ISO_FRC_OFF                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_DCDC_ARM0_PD_EN, [0x64020FC4] */
#define BIT_PMU_APB_DCDC_ARM0_PD_EN                         ( BIT(0) )

/* bits definitions for REG_PMU_APB_EIC_CTRL_REG, [0x64020FC8] */
#define BIT_PMU_APB_EIC_SYS_SEL(x)                          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PMU_APB_GPIO_GATING_DISABLE, [0x64020FCC] */
#define BIT_PMU_APB_GPLL_GPIO_FORCE_GATING_DISABLE          ( BIT(3) )
#define BIT_PMU_APB_MPLL0_GPIO_FORCE_GATING_DISABLE         ( BIT(2) )
#define BIT_PMU_APB_MPLL1_GPIO_FORCE_GATING_DISABLE         ( BIT(1) )
#define BIT_PMU_APB_MPLL2_GPIO_FORCE_GATING_DISABLE         ( BIT(0) )

/* bits definitions for REG_PMU_APB_OTHER_SYS_BLK_SRST, [0x64020FD0] */
#define BIT_PMU_APB_WCDMA_AON_SOFT_RST                      ( BIT(2) )
#define BIT_PMU_APB_AP_VSP_SOFT_RST                         ( BIT(1) )
#define BIT_PMU_APB_WTLCP_DSP_SYS_SRST                      ( BIT(0) )

/* bits definitions for REG_PMU_APB_Z_PD_DCDC_CPU1_ISO_ON_DLY, [0x64020FD4] */
#define BIT_PMU_APB_PD_DCDC_CPU1_ISO_ON_DLY(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PUBCP_WTLCP_ASYNCBRIDGE, [0x64020FD8] */
#define BIT_PMU_APB_PUBCP_FRC_STOP_REQ_FOR_WTL              ( BIT(2) )
#define BIT_PMU_APB_REG_PUBCP_WTLCP_ASYNC_BRIDGE_W_FORCE_REQ ( BIT(1) )
#define BIT_PMU_APB_REG_PUBCP_WTLCP_PWR_HS_ACK              ( BIT(0) )

/* bits definitions for REG_PMU_APB_PWD_CTRL, [0x64020FDC] */
#define BIT_PMU_APB_ALL_OFF_DVFS                            ( BIT(0) )

/* bits definitions for REG_PMU_APB_WCN_DBGPWR_CTRL, [0x64020FE0] */
#define BIT_PMU_APB_PD_WCN_DBG_SHUTDOWN_EN                  ( BIT(0) )

/* bits definitions for REG_PMU_APB_WCN_XTL_CTRL, [0x64020FE4] */
#define BIT_PMU_APB_WCN_ACCESS_DDR_EN                       ( BIT(3) )
#define BIT_PMU_APB_WCN_REF_26M_SEL(x)                      ( (x) << 1  & (BIT(1)|BIT(2)) )
#define BIT_PMU_APB_WCN_BB_CK26M_SEL                        ( BIT(0) )


#endif /* __PMU_APB_H____ */

