

================================================================
== Vitis HLS Report for 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
================================================================
* Date:           Tue Aug 29 22:28:11 2023

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH  |       10|       10|         3|          1|          1|     9|       yes|
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      73|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      29|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      29|     136|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln73_1_fu_128_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln73_fu_145_p2         |         +|   0|  0|   9|           2|           1|
    |add_ln76_fu_206_p2         |         +|   0|  0|   9|           2|           1|
    |add_ln78_fu_195_p2         |         +|   0|  0|   7|           4|           4|
    |sub_ln78_fu_185_p2         |         -|   0|  0|   7|           4|           4|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln73_fu_122_p2        |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln76_fu_151_p2        |      icmp|   0|  0|   9|           2|           2|
    |select_ln73_1_fu_165_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln73_fu_157_p3      |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  73|          26|          23|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten492_load  |   9|          2|    4|          8|
    |indvar_flatten492_fu_66                  |   9|          2|    4|          8|
    |kh_fu_62                                 |   9|          2|    2|          4|
    |kw_fu_58                                 |   9|          2|    2|          4|
    |wt_blk_n_R                               |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  63|         14|   15|         30|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten492_fu_66           |   4|   0|    4|          0|
    |kh_fu_62                          |   2|   0|    2|          0|
    |kw_fu_58                          |   2|   0|    2|          0|
    |wt_addr_read_reg_252              |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  29|   0|   29|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|m_axi_wt_AWVALID      |  out|    1|       m_axi|                                                        wt|       pointer|
|m_axi_wt_AWREADY      |   in|    1|       m_axi|                                                        wt|       pointer|
|m_axi_wt_AWADDR       |  out|   64|       m_axi|                                                        wt|       pointer|
|m_axi_wt_AWID         |  out|    1|       m_axi|                                                        wt|       pointer|
|m_axi_wt_AWLEN        |  out|   32|       m_axi|                                                        wt|       pointer|
|m_axi_wt_AWSIZE       |  out|    3|       m_axi|                                                        wt|       pointer|
|m_axi_wt_AWBURST      |  out|    2|       m_axi|                                                        wt|       pointer|
|m_axi_wt_AWLOCK       |  out|    2|       m_axi|                                                        wt|       pointer|
|m_axi_wt_AWCACHE      |  out|    4|       m_axi|                                                        wt|       pointer|
|m_axi_wt_AWPROT       |  out|    3|       m_axi|                                                        wt|       pointer|
|m_axi_wt_AWQOS        |  out|    4|       m_axi|                                                        wt|       pointer|
|m_axi_wt_AWREGION     |  out|    4|       m_axi|                                                        wt|       pointer|
|m_axi_wt_AWUSER       |  out|    1|       m_axi|                                                        wt|       pointer|
|m_axi_wt_WVALID       |  out|    1|       m_axi|                                                        wt|       pointer|
|m_axi_wt_WREADY       |   in|    1|       m_axi|                                                        wt|       pointer|
|m_axi_wt_WDATA        |  out|   16|       m_axi|                                                        wt|       pointer|
|m_axi_wt_WSTRB        |  out|    2|       m_axi|                                                        wt|       pointer|
|m_axi_wt_WLAST        |  out|    1|       m_axi|                                                        wt|       pointer|
|m_axi_wt_WID          |  out|    1|       m_axi|                                                        wt|       pointer|
|m_axi_wt_WUSER        |  out|    1|       m_axi|                                                        wt|       pointer|
|m_axi_wt_ARVALID      |  out|    1|       m_axi|                                                        wt|       pointer|
|m_axi_wt_ARREADY      |   in|    1|       m_axi|                                                        wt|       pointer|
|m_axi_wt_ARADDR       |  out|   64|       m_axi|                                                        wt|       pointer|
|m_axi_wt_ARID         |  out|    1|       m_axi|                                                        wt|       pointer|
|m_axi_wt_ARLEN        |  out|   32|       m_axi|                                                        wt|       pointer|
|m_axi_wt_ARSIZE       |  out|    3|       m_axi|                                                        wt|       pointer|
|m_axi_wt_ARBURST      |  out|    2|       m_axi|                                                        wt|       pointer|
|m_axi_wt_ARLOCK       |  out|    2|       m_axi|                                                        wt|       pointer|
|m_axi_wt_ARCACHE      |  out|    4|       m_axi|                                                        wt|       pointer|
|m_axi_wt_ARPROT       |  out|    3|       m_axi|                                                        wt|       pointer|
|m_axi_wt_ARQOS        |  out|    4|       m_axi|                                                        wt|       pointer|
|m_axi_wt_ARREGION     |  out|    4|       m_axi|                                                        wt|       pointer|
|m_axi_wt_ARUSER       |  out|    1|       m_axi|                                                        wt|       pointer|
|m_axi_wt_RVALID       |   in|    1|       m_axi|                                                        wt|       pointer|
|m_axi_wt_RREADY       |  out|    1|       m_axi|                                                        wt|       pointer|
|m_axi_wt_RDATA        |   in|   16|       m_axi|                                                        wt|       pointer|
|m_axi_wt_RLAST        |   in|    1|       m_axi|                                                        wt|       pointer|
|m_axi_wt_RID          |   in|    1|       m_axi|                                                        wt|       pointer|
|m_axi_wt_RFIFONUM     |   in|   10|       m_axi|                                                        wt|       pointer|
|m_axi_wt_RUSER        |   in|    1|       m_axi|                                                        wt|       pointer|
|m_axi_wt_RRESP        |   in|    2|       m_axi|                                                        wt|       pointer|
|m_axi_wt_BVALID       |   in|    1|       m_axi|                                                        wt|       pointer|
|m_axi_wt_BREADY       |  out|    1|       m_axi|                                                        wt|       pointer|
|m_axi_wt_BRESP        |   in|    2|       m_axi|                                                        wt|       pointer|
|m_axi_wt_BID          |   in|    1|       m_axi|                                                        wt|       pointer|
|m_axi_wt_BUSER        |   in|    1|       m_axi|                                                        wt|       pointer|
|sext_ln75             |   in|   63|     ap_none|                                                 sext_ln75|        scalar|
|conv_wt_buf_address0  |  out|    4|   ap_memory|                                               conv_wt_buf|         array|
|conv_wt_buf_ce0       |  out|    1|   ap_memory|                                               conv_wt_buf|         array|
|conv_wt_buf_we0       |  out|    1|   ap_memory|                                               conv_wt_buf|         array|
|conv_wt_buf_d0        |  out|   16|   ap_memory|                                               conv_wt_buf|         array|
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kw = alloca i32 1"   --->   Operation 6 'alloca' 'kw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kh = alloca i32 1"   --->   Operation 7 'alloca' 'kh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten492 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln75_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln75"   --->   Operation 9 'read' 'sext_ln75_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln75_cast = sext i63 %sext_ln75_read"   --->   Operation 10 'sext' 'sext_ln75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_20, i32 0, i32 0, void @empty_16, i32 0, i32 1, void @empty_24, void @empty_23, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten492"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %kh"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %kw"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i13"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten492_load = load i4 %indvar_flatten492" [vhls_src/layer2_utils.cpp:73->vhls_src/layer2_layer2.cpp:97]   --->   Operation 16 'load' 'indvar_flatten492_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln75_cast" [vhls_src/layer2_layer2.cpp:75]   --->   Operation 17 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%icmp_ln73 = icmp_eq  i4 %indvar_flatten492_load, i4 9" [vhls_src/layer2_utils.cpp:73->vhls_src/layer2_layer2.cpp:97]   --->   Operation 19 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%add_ln73_1 = add i4 %indvar_flatten492_load, i4 1" [vhls_src/layer2_utils.cpp:73->vhls_src/layer2_layer2.cpp:97]   --->   Operation 20 'add' 'add_ln73_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.inc15.i, void %_ZN7layer_217load_weight_sliceEPA3_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA128_A3_S4_ii.exit.exitStub" [vhls_src/layer2_utils.cpp:73->vhls_src/layer2_layer2.cpp:97]   --->   Operation 21 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln76 = store i4 %add_ln73_1, i4 %indvar_flatten492" [vhls_src/layer2_utils.cpp:76->vhls_src/layer2_layer2.cpp:97]   --->   Operation 22 'store' 'store_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 23 [1/1] (7.30ns)   --->   "%wt_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %wt_addr" [vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97]   --->   Operation 23 'read' 'wt_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%kw_load = load i2 %kw" [vhls_src/layer2_utils.cpp:76->vhls_src/layer2_layer2.cpp:97]   --->   Operation 24 'load' 'kw_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%kh_load = load i2 %kh" [vhls_src/layer2_utils.cpp:73->vhls_src/layer2_layer2.cpp:97]   --->   Operation 25 'load' 'kh_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.54ns)   --->   "%add_ln73 = add i2 %kh_load, i2 1" [vhls_src/layer2_utils.cpp:73->vhls_src/layer2_layer2.cpp:97]   --->   Operation 26 'add' 'add_ln73' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.54ns)   --->   "%icmp_ln76 = icmp_eq  i2 %kw_load, i2 3" [vhls_src/layer2_utils.cpp:76->vhls_src/layer2_layer2.cpp:97]   --->   Operation 29 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.17ns)   --->   "%select_ln73 = select i1 %icmp_ln76, i2 0, i2 %kw_load" [vhls_src/layer2_utils.cpp:73->vhls_src/layer2_layer2.cpp:97]   --->   Operation 30 'select' 'select_ln73' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.17ns)   --->   "%select_ln73_1 = select i1 %icmp_ln76, i2 %add_ln73, i2 %kh_load" [vhls_src/layer2_utils.cpp:73->vhls_src/layer2_layer2.cpp:97]   --->   Operation 31 'select' 'select_ln73_1' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i2 %select_ln73_1" [vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97]   --->   Operation 32 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln73_1, i2 0" [vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln78 = sub i4 %tmp_s, i4 %zext_ln78" [vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97]   --->   Operation 34 'sub' 'sub_ln78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i2 %select_ln73" [vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97]   --->   Operation 36 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%add_ln78 = add i4 %sub_ln78, i4 %zext_ln78_1" [vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97]   --->   Operation 37 'add' 'add_ln78' <Predicate = true> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i4 %add_ln78" [vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97]   --->   Operation 38 'zext' 'zext_ln78_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%conv_wt_buf_addr = getelementptr i16 %conv_wt_buf, i64 0, i64 %zext_ln78_2" [vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97]   --->   Operation 39 'getelementptr' 'conv_wt_buf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [vhls_src/layer2_utils.cpp:76->vhls_src/layer2_layer2.cpp:97]   --->   Operation 40 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.67ns)   --->   "%store_ln78 = store i16 %wt_addr_read, i4 %conv_wt_buf_addr" [vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97]   --->   Operation 41 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 42 [1/1] (0.54ns)   --->   "%add_ln76 = add i2 %select_ln73, i2 1" [vhls_src/layer2_utils.cpp:76->vhls_src/layer2_layer2.cpp:97]   --->   Operation 42 'add' 'add_ln76' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln76 = store i2 %select_ln73_1, i2 %kh" [vhls_src/layer2_utils.cpp:76->vhls_src/layer2_layer2.cpp:97]   --->   Operation 43 'store' 'store_ln76' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln76 = store i2 %add_ln76, i2 %kw" [vhls_src/layer2_utils.cpp:76->vhls_src/layer2_layer2.cpp:97]   --->   Operation 44 'store' 'store_ln76' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc.i13" [vhls_src/layer2_utils.cpp:76->vhls_src/layer2_layer2.cpp:97]   --->   Operation 45 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln75]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_wt_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kw                     (alloca           ) [ 0111]
kh                     (alloca           ) [ 0111]
indvar_flatten492      (alloca           ) [ 0100]
sext_ln75_read         (read             ) [ 0000]
sext_ln75_cast         (sext             ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
indvar_flatten492_load (load             ) [ 0000]
wt_addr                (getelementptr    ) [ 0110]
specpipeline_ln0       (specpipeline     ) [ 0000]
icmp_ln73              (icmp             ) [ 0110]
add_ln73_1             (add              ) [ 0000]
br_ln73                (br               ) [ 0000]
store_ln76             (store            ) [ 0000]
wt_addr_read           (read             ) [ 0101]
kw_load                (load             ) [ 0000]
kh_load                (load             ) [ 0000]
add_ln73               (add              ) [ 0000]
specloopname_ln0       (specloopname     ) [ 0000]
speclooptripcount_ln0  (speclooptripcount) [ 0000]
icmp_ln76              (icmp             ) [ 0000]
select_ln73            (select           ) [ 0000]
select_ln73_1          (select           ) [ 0000]
zext_ln78              (zext             ) [ 0000]
tmp_s                  (bitconcatenate   ) [ 0000]
sub_ln78               (sub              ) [ 0000]
specpipeline_ln0       (specpipeline     ) [ 0000]
zext_ln78_1            (zext             ) [ 0000]
add_ln78               (add              ) [ 0000]
zext_ln78_2            (zext             ) [ 0000]
conv_wt_buf_addr       (getelementptr    ) [ 0000]
specloopname_ln76      (specloopname     ) [ 0000]
store_ln78             (store            ) [ 0000]
add_ln76               (add              ) [ 0000]
store_ln76             (store            ) [ 0000]
store_ln76             (store            ) [ 0000]
br_ln76                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln75">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_wt_buf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_wt_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="kw_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kw/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="kh_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kh/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten492_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten492/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln75_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="63" slack="0"/>
<pin id="72" dir="0" index="1" bw="63" slack="0"/>
<pin id="73" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln75_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="wt_addr_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="1"/>
<pin id="79" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_addr_read/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="conv_wt_buf_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="4" slack="0"/>
<pin id="85" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_wt_buf_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln78_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="1"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sext_ln75_cast_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="63" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_cast/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="2" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="2" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="indvar_flatten492_load_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten492_load/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="wt_addr_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln73_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln73_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln76_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="kw_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="2"/>
<pin id="141" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kw_load/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="kh_load_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="2"/>
<pin id="144" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kh_load/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln73_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln76_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="0" index="1" bw="2" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="select_ln73_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="2" slack="0"/>
<pin id="160" dir="0" index="2" bw="2" slack="0"/>
<pin id="161" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="select_ln73_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="2" slack="0"/>
<pin id="168" dir="0" index="2" bw="2" slack="0"/>
<pin id="169" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73_1/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln78_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="0"/>
<pin id="175" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_s_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="2" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sub_ln78_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="2" slack="0"/>
<pin id="188" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln78/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln78_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="0"/>
<pin id="193" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_1/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln78_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="2" slack="0"/>
<pin id="198" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln78_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_2/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln76_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln76_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="0" index="1" bw="2" slack="2"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln76_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="0"/>
<pin id="219" dir="0" index="1" bw="2" slack="2"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/3 "/>
</bind>
</comp>

<comp id="222" class="1005" name="kw_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="kw "/>
</bind>
</comp>

<comp id="229" class="1005" name="kh_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="0"/>
<pin id="231" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="kh "/>
</bind>
</comp>

<comp id="236" class="1005" name="indvar_flatten492_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten492 "/>
</bind>
</comp>

<comp id="243" class="1005" name="wt_addr_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="1"/>
<pin id="245" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr "/>
</bind>
</comp>

<comp id="248" class="1005" name="icmp_ln73_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="252" class="1005" name="wt_addr_read_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="1"/>
<pin id="254" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="38" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="54" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="70" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="94" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="113" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="113" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="139" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="50" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="151" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="139" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="170"><net_src comp="151" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="145" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="142" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="165" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="173" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="157" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="185" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="191" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="210"><net_src comp="157" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="165" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="206" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="58" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="232"><net_src comp="62" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="239"><net_src comp="66" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="246"><net_src comp="116" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="251"><net_src comp="122" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="76" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="88" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wt | {}
	Port: conv_wt_buf | {3 }
 - Input state : 
	Port: layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH : wt | {2 }
	Port: layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH : sext_ln75 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten492_load : 1
		wt_addr : 1
		icmp_ln73 : 2
		add_ln73_1 : 2
		br_ln73 : 3
		store_ln76 : 3
	State 2
	State 3
		add_ln73 : 1
		icmp_ln76 : 1
		select_ln73 : 2
		select_ln73_1 : 2
		zext_ln78 : 3
		tmp_s : 3
		sub_ln78 : 4
		zext_ln78_1 : 3
		add_ln78 : 5
		zext_ln78_2 : 6
		conv_wt_buf_addr : 7
		store_ln78 : 8
		add_ln76 : 3
		store_ln76 : 3
		store_ln76 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     add_ln73_1_fu_128     |    0    |    12   |
|    add   |      add_ln73_fu_145      |    0    |    9    |
|          |      add_ln78_fu_195      |    0    |    7    |
|          |      add_ln76_fu_206      |    0    |    9    |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln73_fu_122     |    0    |    12   |
|          |      icmp_ln76_fu_151     |    0    |    9    |
|----------|---------------------------|---------|---------|
|    sub   |      sub_ln78_fu_185      |    0    |    7    |
|----------|---------------------------|---------|---------|
|  select  |     select_ln73_fu_157    |    0    |    2    |
|          |    select_ln73_1_fu_165   |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | sext_ln75_read_read_fu_70 |    0    |    0    |
|          |  wt_addr_read_read_fu_76  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln75_cast_fu_94   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      zext_ln78_fu_173     |    0    |    0    |
|   zext   |     zext_ln78_1_fu_191    |    0    |    0    |
|          |     zext_ln78_2_fu_201    |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_177       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    69   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    icmp_ln73_reg_248    |    1   |
|indvar_flatten492_reg_236|    4   |
|        kh_reg_229       |    2   |
|        kw_reg_222       |    2   |
|   wt_addr_read_reg_252  |   16   |
|     wt_addr_reg_243     |   16   |
+-------------------------+--------+
|          Total          |   41   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   69   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   41   |    -   |
+-----------+--------+--------+
|   Total   |   41   |   69   |
+-----------+--------+--------+
