#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov  8 04:35:57 2024
# Process ID: 5524
# Current directory: D:/KNU_design_contest_2024/KNU_CNN_verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5916 D:\KNU_design_contest_2024\KNU_CNN_verilog\KNU_CNN_verilog.xpr
# Log file: D:/KNU_design_contest_2024/KNU_CNN_verilog/vivado.log
# Journal file: D:/KNU_design_contest_2024/KNU_CNN_verilog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_1000' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_1000_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/FC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/FC_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/Max_Pooling_ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/PE_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/ROM_Bias.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/ROM_Weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/buffer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/conv2d_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/fc_bias_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_bias_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/fc_weight_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_weight_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/global_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/max_finder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/shiftBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/sim_1/tb_top_1000.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_1000
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xelab -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_1000_behav xil_defaultlib.tb_top_1000 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_1000_behav xil_defaultlib.tb_top_1000 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/sim_1/tb_top_1000.v:149]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer
Compiling module xil_defaultlib.FC_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.fc_weight_ROM(WEIGHT_FILE="./dat...
Compiling module xil_defaultlib.fc_bias_ROM(BIAS_FILE="./data/fc...
Compiling module xil_defaultlib.ROM_Weight(WEIGHT_FILE_conv1_1="...
Compiling module xil_defaultlib.ROM_Bias(WEIGHT_FILE_bias_1="./d...
Compiling module xil_defaultlib.tb_top_1000
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_1000_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_1000_behav -key {Behavioral:sim_1:Functional:tb_top_1000} -tclbatch {tb_top_1000.tcl} -view {D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_behav.wcfg} -view {D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_1000_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/clk was not found in the design.
WARNING: Simulation object /tb_top/rstn was not found in the design.
WARNING: Simulation object /tb_top/start_i was not found in the design.
WARNING: Simulation object /tb_top/pixels was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_1 was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_2 was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_3 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_11 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_12 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_13 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_21 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_22 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_23 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_31 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_32 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_33 was not found in the design.
WARNING: Simulation object /tb_top/image_6rows was not found in the design.
WARNING: Simulation object /tb_top/zero_bias was not found in the design.
WARNING: Simulation object /tb_top/cycle was not found in the design.
WARNING: Simulation object /tb_top/image_idx was not found in the design.
WARNING: Simulation object /tb_top/weight_sel was not found in the design.
WARNING: Simulation object /tb_top/bias_sel was not found in the design.
WARNING: Simulation object /tb_top/image_rom_en was not found in the design.
WARNING: Simulation object /tb_top/weight_input_packed was not found in the design.
WARNING: Simulation object /tb_top/weight_enable was not found in the design.
WARNING: Simulation object /tb_top/weight_indexing was not found in the design.
WARNING: Simulation object /tb_top/fc_bias was not found in the design.
WARNING: Simulation object /tb_top/bias_in was not found in the design.
WARNING: Simulation object /tb_top/conv1_bias was not found in the design.
WARNING: Simulation object /tb_top/conv2_bias was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in1 was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in2 was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in3 was not found in the design.
WARNING: Simulation object /tb_top/done was not found in the design.
WARNING: Simulation object /tb_top/ready was not found in the design.
WARNING: Simulation object /tb_top/result was not found in the design.
WARNING: Simulation object /tb_top/i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter1_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter2_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter3_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/bias_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer1/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer2/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer3/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/flatten_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/weight_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/data_out was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/bias_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/matmul_inst/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/result_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/valid_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/inputs_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/result_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/input_wires was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/max_index was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/i was not found in the design.
open_wave_config D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_1000_behav.wcfg
source tb_top_1000.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.086 ; gain = 55.289
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_1000_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1294.086 ; gain = 294.004
update_compile_order -fileset sources_1
run all
Image 0: Success, Prediction = 0, True Label = 0
Image 1: Fail, Prediction = 0, True Label = 1
Image 2: Fail, Prediction = 0, True Label = 2
Image 3: Fail, Prediction = 0, True Label = 3
Image 4: Fail, Prediction = 0, True Label = 4
Image 5: Fail, Prediction = 0, True Label = 5
Image 6: Fail, Prediction = 0, True Label = 6
Image 7: Fail, Prediction = 0, True Label = 7
Image 8: Fail, Prediction = 0, True Label = 8
Image 9: Fail, Prediction = 0, True Label = 9
Image 10: Success, Prediction = 0, True Label = 0
Image 11: Fail, Prediction = 0, True Label = 1
Image 12: Fail, Prediction = 0, True Label = 2
Image 13: Fail, Prediction = 0, True Label = 3
Image 14: Fail, Prediction = 0, True Label = 4
Image 15: Fail, Prediction = 0, True Label = 5
Image 16: Fail, Prediction = 0, True Label = 6
Image 17: Fail, Prediction = 0, True Label = 7
Image 18: Fail, Prediction = 0, True Label = 8
Image 19: Fail, Prediction = 0, True Label = 9
Image 20: Success, Prediction = 0, True Label = 0
Image 21: Fail, Prediction = 0, True Label = 1
Image 22: Fail, Prediction = 0, True Label = 2
Image 23: Fail, Prediction = 0, True Label = 3
Image 24: Fail, Prediction = 0, True Label = 4
Image 25: Fail, Prediction = 0, True Label = 5
Image 26: Fail, Prediction = 0, True Label = 6
Image 27: Fail, Prediction = 0, True Label = 7
Image 28: Fail, Prediction = 0, True Label = 8
Image 29: Fail, Prediction = 0, True Label = 9
Image 30: Success, Prediction = 0, True Label = 0
Image 31: Fail, Prediction = 0, True Label = 1
Image 32: Fail, Prediction = 0, True Label = 2
Image 33: Fail, Prediction = 0, True Label = 3
Image 34: Fail, Prediction = 0, True Label = 4
Image 35: Fail, Prediction = 0, True Label = 5
Image 36: Fail, Prediction = 0, True Label = 6
Image 37: Fail, Prediction = 0, True Label = 7
Image 38: Fail, Prediction = 0, True Label = 8
Image 39: Fail, Prediction = 0, True Label = 9
Image 40: Success, Prediction = 0, True Label = 0
Image 41: Fail, Prediction = 0, True Label = 1
Image 42: Fail, Prediction = 0, True Label = 2
Image 43: Fail, Prediction = 0, True Label = 3
Image 44: Fail, Prediction = 0, True Label = 4
Image 45: Fail, Prediction = 0, True Label = 5
Image 46: Fail, Prediction = 0, True Label = 6
Image 47: Fail, Prediction = 0, True Label = 7
Image 48: Fail, Prediction = 0, True Label = 8
Image 49: Fail, Prediction = 0, True Label = 9
Image 50: Success, Prediction = 0, True Label = 0
Image 51: Fail, Prediction = 0, True Label = 1
Image 52: Fail, Prediction = 0, True Label = 2
Image 53: Fail, Prediction = 0, True Label = 3
Image 54: Fail, Prediction = 0, True Label = 4
Image 55: Fail, Prediction = 0, True Label = 5
Image 56: Fail, Prediction = 0, True Label = 6
Image 57: Fail, Prediction = 0, True Label = 7
Image 58: Fail, Prediction = 0, True Label = 8
Image 59: Fail, Prediction = 0, True Label = 9
Image 60: Success, Prediction = 0, True Label = 0
Image 61: Fail, Prediction = 0, True Label = 1
Image 62: Fail, Prediction = 0, True Label = 2
Image 63: Fail, Prediction = 0, True Label = 3
Image 64: Fail, Prediction = 0, True Label = 4
Image 65: Fail, Prediction = 0, True Label = 5
Image 66: Fail, Prediction = 0, True Label = 6
Image 67: Fail, Prediction = 0, True Label = 7
Image 68: Fail, Prediction = 0, True Label = 8
Image 69: Fail, Prediction = 0, True Label = 9
Image 70: Success, Prediction = 0, True Label = 0
Image 71: Fail, Prediction = 0, True Label = 1
Image 72: Fail, Prediction = 0, True Label = 2
Image 73: Fail, Prediction = 0, True Label = 3
Image 74: Fail, Prediction = 0, True Label = 4
Image 75: Fail, Prediction = 0, True Label = 5
Image 76: Fail, Prediction = 0, True Label = 6
Image 77: Fail, Prediction = 0, True Label = 7
Image 78: Fail, Prediction = 0, True Label = 8
Image 79: Fail, Prediction = 0, True Label = 9
Image 80: Success, Prediction = 0, True Label = 0
Image 81: Fail, Prediction = 0, True Label = 1
Image 82: Fail, Prediction = 0, True Label = 2
Image 83: Fail, Prediction = 0, True Label = 3
Image 84: Fail, Prediction = 0, True Label = 4
Image 85: Fail, Prediction = 0, True Label = 5
Image 86: Fail, Prediction = 0, True Label = 6
Image 87: Fail, Prediction = 0, True Label = 7
Image 88: Fail, Prediction = 0, True Label = 8
Image 89: Fail, Prediction = 0, True Label = 9
Image 90: Success, Prediction = 0, True Label = 0
Image 91: Fail, Prediction = 0, True Label = 1
Image 92: Fail, Prediction = 0, True Label = 2
Image 93: Fail, Prediction = 0, True Label = 3
Image 94: Fail, Prediction = 0, True Label = 4
Image 95: Fail, Prediction = 0, True Label = 5
Image 96: Fail, Prediction = 0, True Label = 6
Image 97: Fail, Prediction = 0, True Label = 7
Image 98: Fail, Prediction = 0, True Label = 8
Image 99: Fail, Prediction = 0, True Label = 9
Image 100: Success, Prediction = 0, True Label = 0
Image 101: Fail, Prediction = 0, True Label = 1
Image 102: Fail, Prediction = 0, True Label = 2
Image 103: Fail, Prediction = 0, True Label = 3
Image 104: Fail, Prediction = 0, True Label = 4
Image 105: Fail, Prediction = 0, True Label = 5
Image 106: Fail, Prediction = 0, True Label = 6
Image 107: Fail, Prediction = 0, True Label = 7
Image 108: Fail, Prediction = 0, True Label = 8
Image 109: Fail, Prediction = 0, True Label = 9
Image 110: Success, Prediction = 0, True Label = 0
Image 111: Fail, Prediction = 0, True Label = 1
Image 112: Fail, Prediction = 0, True Label = 2
Image 113: Fail, Prediction = 0, True Label = 3
Image 114: Fail, Prediction = 0, True Label = 4
Image 115: Fail, Prediction = 0, True Label = 5
Image 116: Fail, Prediction = 0, True Label = 6
Image 117: Fail, Prediction = 0, True Label = 7
Image 118: Fail, Prediction = 0, True Label = 8
Image 119: Fail, Prediction = 0, True Label = 9
Image 120: Success, Prediction = 0, True Label = 0
Image 121: Fail, Prediction = 0, True Label = 1
Image 122: Fail, Prediction = 0, True Label = 2
Image 123: Fail, Prediction = 0, True Label = 3
Image 124: Fail, Prediction = 0, True Label = 4
Image 125: Fail, Prediction = 0, True Label = 5
Image 126: Fail, Prediction = 0, True Label = 6
Image 127: Fail, Prediction = 0, True Label = 7
Image 128: Fail, Prediction = 0, True Label = 8
Image 129: Fail, Prediction = 0, True Label = 9
Image 130: Success, Prediction = 0, True Label = 0
Image 131: Fail, Prediction = 0, True Label = 1
Image 132: Fail, Prediction = 0, True Label = 2
Image 133: Fail, Prediction = 0, True Label = 3
Image 134: Fail, Prediction = 0, True Label = 4
Image 135: Fail, Prediction = 0, True Label = 5
Image 136: Fail, Prediction = 0, True Label = 6
Image 137: Fail, Prediction = 0, True Label = 7
Image 138: Fail, Prediction = 0, True Label = 8
Image 139: Fail, Prediction = 0, True Label = 9
Image 140: Success, Prediction = 0, True Label = 0
Image 141: Fail, Prediction = 0, True Label = 1
Image 142: Fail, Prediction = 0, True Label = 2
Image 143: Fail, Prediction = 0, True Label = 3
Image 144: Fail, Prediction = 0, True Label = 4
Image 145: Fail, Prediction = 0, True Label = 5
Image 146: Fail, Prediction = 0, True Label = 6
Image 147: Fail, Prediction = 0, True Label = 7
Image 148: Fail, Prediction = 0, True Label = 8
Image 149: Fail, Prediction = 0, True Label = 9
Image 150: Success, Prediction = 0, True Label = 0
Image 151: Fail, Prediction = 0, True Label = 1
Image 152: Fail, Prediction = 0, True Label = 2
Image 153: Fail, Prediction = 0, True Label = 3
Image 154: Fail, Prediction = 0, True Label = 4
Image 155: Fail, Prediction = 0, True Label = 5
Image 156: Fail, Prediction = 0, True Label = 6
Image 157: Fail, Prediction = 0, True Label = 7
Image 158: Fail, Prediction = 0, True Label = 8
Image 159: Fail, Prediction = 0, True Label = 9
Image 160: Success, Prediction = 0, True Label = 0
Image 161: Fail, Prediction = 0, True Label = 1
Image 162: Fail, Prediction = 0, True Label = 2
Image 163: Fail, Prediction = 0, True Label = 3
Image 164: Fail, Prediction = 0, True Label = 4
Image 165: Fail, Prediction = 0, True Label = 5
Image 166: Fail, Prediction = 0, True Label = 6
Image 167: Fail, Prediction = 0, True Label = 7
Image 168: Fail, Prediction = 0, True Label = 8
Image 169: Fail, Prediction = 0, True Label = 9
Image 170: Success, Prediction = 0, True Label = 0
Image 171: Fail, Prediction = 0, True Label = 1
Image 172: Fail, Prediction = 0, True Label = 2
Image 173: Fail, Prediction = 0, True Label = 3
Image 174: Fail, Prediction = 0, True Label = 4
Image 175: Fail, Prediction = 0, True Label = 5
Image 176: Fail, Prediction = 0, True Label = 6
Image 177: Fail, Prediction = 0, True Label = 7
Image 178: Fail, Prediction = 0, True Label = 8
Image 179: Fail, Prediction = 0, True Label = 9
Image 180: Success, Prediction = 0, True Label = 0
Image 181: Fail, Prediction = 0, True Label = 1
Image 182: Fail, Prediction = 0, True Label = 2
Image 183: Fail, Prediction = 0, True Label = 3
Image 184: Fail, Prediction = 0, True Label = 4
Image 185: Fail, Prediction = 0, True Label = 5
Image 186: Fail, Prediction = 0, True Label = 6
Image 187: Fail, Prediction = 0, True Label = 7
Image 188: Fail, Prediction = 0, True Label = 8
Image 189: Fail, Prediction = 0, True Label = 9
Image 190: Success, Prediction = 0, True Label = 0
Image 191: Fail, Prediction = 0, True Label = 1
Image 192: Fail, Prediction = 0, True Label = 2
Image 193: Fail, Prediction = 0, True Label = 3
Image 194: Fail, Prediction = 0, True Label = 4
Image 195: Fail, Prediction = 0, True Label = 5
Image 196: Fail, Prediction = 0, True Label = 6
Image 197: Fail, Prediction = 0, True Label = 7
Image 198: Fail, Prediction = 0, True Label = 8
Image 199: Fail, Prediction = 0, True Label = 9
Image 200: Success, Prediction = 0, True Label = 0
Image 201: Fail, Prediction = 0, True Label = 1
Image 202: Fail, Prediction = 0, True Label = 2
Image 203: Fail, Prediction = 0, True Label = 3
Image 204: Fail, Prediction = 0, True Label = 4
Image 205: Fail, Prediction = 0, True Label = 5
Image 206: Fail, Prediction = 0, True Label = 6
Image 207: Fail, Prediction = 0, True Label = 7
Image 208: Fail, Prediction = 0, True Label = 8
Image 209: Fail, Prediction = 0, True Label = 9
Image 210: Success, Prediction = 0, True Label = 0
Image 211: Fail, Prediction = 0, True Label = 1
Image 212: Fail, Prediction = 0, True Label = 2
Image 213: Fail, Prediction = 0, True Label = 3
Image 214: Fail, Prediction = 0, True Label = 4
Image 215: Fail, Prediction = 0, True Label = 5
Image 216: Fail, Prediction = 0, True Label = 6
Image 217: Fail, Prediction = 0, True Label = 7
Image 218: Fail, Prediction = 0, True Label = 8
Image 219: Fail, Prediction = 0, True Label = 9
Image 220: Success, Prediction = 0, True Label = 0
Image 221: Fail, Prediction = 0, True Label = 1
Image 222: Fail, Prediction = 0, True Label = 2
Image 223: Fail, Prediction = 0, True Label = 3
Image 224: Fail, Prediction = 0, True Label = 4
Image 225: Fail, Prediction = 0, True Label = 5
Image 226: Fail, Prediction = 0, True Label = 6
Image 227: Fail, Prediction = 0, True Label = 7
Image 228: Fail, Prediction = 0, True Label = 8
Image 229: Fail, Prediction = 0, True Label = 9
Image 230: Success, Prediction = 0, True Label = 0
Image 231: Fail, Prediction = 0, True Label = 1
Image 232: Fail, Prediction = 0, True Label = 2
Image 233: Fail, Prediction = 0, True Label = 3
Image 234: Fail, Prediction = 0, True Label = 4
Image 235: Fail, Prediction = 0, True Label = 5
Image 236: Fail, Prediction = 0, True Label = 6
Image 237: Fail, Prediction = 0, True Label = 7
Image 238: Fail, Prediction = 0, True Label = 8
Image 239: Fail, Prediction = 0, True Label = 9
Image 240: Success, Prediction = 0, True Label = 0
Image 241: Fail, Prediction = 0, True Label = 1
Image 242: Fail, Prediction = 0, True Label = 2
Image 243: Fail, Prediction = 0, True Label = 3
Image 244: Fail, Prediction = 0, True Label = 4
Image 245: Fail, Prediction = 0, True Label = 5
Image 246: Fail, Prediction = 0, True Label = 6
Image 247: Fail, Prediction = 0, True Label = 7
Image 248: Fail, Prediction = 0, True Label = 8
Image 249: Fail, Prediction = 0, True Label = 9
Image 250: Success, Prediction = 0, True Label = 0
Image 251: Fail, Prediction = 0, True Label = 1
Image 252: Fail, Prediction = 0, True Label = 2
Image 253: Fail, Prediction = 0, True Label = 3
Image 254: Fail, Prediction = 0, True Label = 4
Image 255: Fail, Prediction = 0, True Label = 5
Image 256: Fail, Prediction = 0, True Label = 6
Image 257: Fail, Prediction = 0, True Label = 7
Image 258: Fail, Prediction = 0, True Label = 8
Image 259: Fail, Prediction = 0, True Label = 9
Image 260: Success, Prediction = 0, True Label = 0
Image 261: Fail, Prediction = 0, True Label = 1
Image 262: Fail, Prediction = 0, True Label = 2
Image 263: Fail, Prediction = 0, True Label = 3
Image 264: Fail, Prediction = 0, True Label = 4
Image 265: Fail, Prediction = 0, True Label = 5
Image 266: Fail, Prediction = 0, True Label = 6
Image 267: Fail, Prediction = 0, True Label = 7
Image 268: Fail, Prediction = 0, True Label = 8
Image 269: Fail, Prediction = 0, True Label = 9
Image 270: Success, Prediction = 0, True Label = 0
Image 271: Fail, Prediction = 0, True Label = 1
Image 272: Fail, Prediction = 0, True Label = 2
Image 273: Fail, Prediction = 0, True Label = 3
Image 274: Fail, Prediction = 0, True Label = 4
Image 275: Fail, Prediction = 0, True Label = 5
Image 276: Fail, Prediction = 0, True Label = 6
Image 277: Fail, Prediction = 0, True Label = 7
Image 278: Fail, Prediction = 0, True Label = 8
Image 279: Fail, Prediction = 0, True Label = 9
Image 280: Success, Prediction = 0, True Label = 0
Image 281: Fail, Prediction = 0, True Label = 1
Image 282: Fail, Prediction = 0, True Label = 2
Image 283: Fail, Prediction = 0, True Label = 3
Image 284: Fail, Prediction = 0, True Label = 4
Image 285: Fail, Prediction = 0, True Label = 5
Image 286: Fail, Prediction = 0, True Label = 6
Image 287: Fail, Prediction = 0, True Label = 7
Image 288: Fail, Prediction = 0, True Label = 8
Image 289: Fail, Prediction = 0, True Label = 9
Image 290: Success, Prediction = 0, True Label = 0
Image 291: Fail, Prediction = 0, True Label = 1
Image 292: Fail, Prediction = 0, True Label = 2
Image 293: Fail, Prediction = 0, True Label = 3
Image 294: Fail, Prediction = 0, True Label = 4
Image 295: Fail, Prediction = 0, True Label = 5
Image 296: Fail, Prediction = 0, True Label = 6
Image 297: Fail, Prediction = 0, True Label = 7
Image 298: Fail, Prediction = 0, True Label = 8
Image 299: Fail, Prediction = 0, True Label = 9
Image 300: Success, Prediction = 0, True Label = 0
Image 301: Fail, Prediction = 0, True Label = 1
Image 302: Fail, Prediction = 0, True Label = 2
Image 303: Fail, Prediction = 0, True Label = 3
Image 304: Fail, Prediction = 0, True Label = 4
Image 305: Fail, Prediction = 0, True Label = 5
Image 306: Fail, Prediction = 0, True Label = 6
Image 307: Fail, Prediction = 0, True Label = 7
Image 308: Fail, Prediction = 0, True Label = 8
Image 309: Fail, Prediction = 0, True Label = 9
Image 310: Success, Prediction = 0, True Label = 0
Image 311: Fail, Prediction = 0, True Label = 1
Image 312: Fail, Prediction = 0, True Label = 2
Image 313: Fail, Prediction = 0, True Label = 3
Image 314: Fail, Prediction = 0, True Label = 4
Image 315: Fail, Prediction = 0, True Label = 5
Image 316: Fail, Prediction = 0, True Label = 6
Image 317: Fail, Prediction = 0, True Label = 7
Image 318: Fail, Prediction = 0, True Label = 8
Image 319: Fail, Prediction = 0, True Label = 9
Image 320: Success, Prediction = 0, True Label = 0
Image 321: Fail, Prediction = 0, True Label = 1
Image 322: Fail, Prediction = 0, True Label = 2
Image 323: Fail, Prediction = 0, True Label = 3
Image 324: Fail, Prediction = 0, True Label = 4
Image 325: Fail, Prediction = 0, True Label = 5
Image 326: Fail, Prediction = 0, True Label = 6
Image 327: Fail, Prediction = 0, True Label = 7
Image 328: Fail, Prediction = 0, True Label = 8
Image 329: Fail, Prediction = 0, True Label = 9
Image 330: Success, Prediction = 0, True Label = 0
Image 331: Fail, Prediction = 0, True Label = 1
Image 332: Fail, Prediction = 0, True Label = 2
Image 333: Fail, Prediction = 0, True Label = 3
Image 334: Fail, Prediction = 0, True Label = 4
Image 335: Fail, Prediction = 0, True Label = 5
Image 336: Fail, Prediction = 0, True Label = 6
Image 337: Fail, Prediction = 0, True Label = 7
Image 338: Fail, Prediction = 0, True Label = 8
Image 339: Fail, Prediction = 0, True Label = 9
Image 340: Success, Prediction = 0, True Label = 0
Image 341: Fail, Prediction = 0, True Label = 1
Image 342: Fail, Prediction = 0, True Label = 2
Image 343: Fail, Prediction = 0, True Label = 3
Image 344: Fail, Prediction = 0, True Label = 4
Image 345: Fail, Prediction = 0, True Label = 5
Image 346: Fail, Prediction = 0, True Label = 6
Image 347: Fail, Prediction = 0, True Label = 7
Image 348: Fail, Prediction = 0, True Label = 8
Image 349: Fail, Prediction = 0, True Label = 9
Image 350: Success, Prediction = 0, True Label = 0
Image 351: Fail, Prediction = 0, True Label = 1
Image 352: Fail, Prediction = 0, True Label = 2
Image 353: Fail, Prediction = 0, True Label = 3
Image 354: Fail, Prediction = 0, True Label = 4
Image 355: Fail, Prediction = 0, True Label = 5
Image 356: Fail, Prediction = 0, True Label = 6
Image 357: Fail, Prediction = 0, True Label = 7
Image 358: Fail, Prediction = 0, True Label = 8
Image 359: Fail, Prediction = 0, True Label = 9
Image 360: Success, Prediction = 0, True Label = 0
Image 361: Fail, Prediction = 0, True Label = 1
Image 362: Fail, Prediction = 0, True Label = 2
Image 363: Fail, Prediction = 0, True Label = 3
Image 364: Fail, Prediction = 0, True Label = 4
Image 365: Fail, Prediction = 0, True Label = 5
Image 366: Fail, Prediction = 0, True Label = 6
Image 367: Fail, Prediction = 0, True Label = 7
Image 368: Fail, Prediction = 0, True Label = 8
Image 369: Fail, Prediction = 0, True Label = 9
Image 370: Success, Prediction = 0, True Label = 0
Image 371: Fail, Prediction = 0, True Label = 1
Image 372: Fail, Prediction = 0, True Label = 2
Image 373: Fail, Prediction = 0, True Label = 3
Image 374: Fail, Prediction = 0, True Label = 4
Image 375: Fail, Prediction = 0, True Label = 5
Image 376: Fail, Prediction = 0, True Label = 6
Image 377: Fail, Prediction = 0, True Label = 7
Image 378: Fail, Prediction = 0, True Label = 8
Image 379: Fail, Prediction = 0, True Label = 9
Image 380: Success, Prediction = 0, True Label = 0
Image 381: Fail, Prediction = 0, True Label = 1
Image 382: Fail, Prediction = 0, True Label = 2
Image 383: Fail, Prediction = 0, True Label = 3
Image 384: Fail, Prediction = 0, True Label = 4
Image 385: Fail, Prediction = 0, True Label = 5
Image 386: Fail, Prediction = 0, True Label = 6
Image 387: Fail, Prediction = 0, True Label = 7
Image 388: Fail, Prediction = 0, True Label = 8
Image 389: Fail, Prediction = 0, True Label = 9
Image 390: Success, Prediction = 0, True Label = 0
Image 391: Fail, Prediction = 0, True Label = 1
Image 392: Fail, Prediction = 0, True Label = 2
Image 393: Fail, Prediction = 0, True Label = 3
Image 394: Fail, Prediction = 0, True Label = 4
Image 395: Fail, Prediction = 0, True Label = 5
Image 396: Fail, Prediction = 0, True Label = 6
Image 397: Fail, Prediction = 0, True Label = 7
Image 398: Fail, Prediction = 0, True Label = 8
Image 399: Fail, Prediction = 0, True Label = 9
Image 400: Success, Prediction = 0, True Label = 0
Image 401: Fail, Prediction = 0, True Label = 1
Image 402: Fail, Prediction = 0, True Label = 2
Image 403: Fail, Prediction = 0, True Label = 3
Image 404: Fail, Prediction = 0, True Label = 4
Image 405: Fail, Prediction = 0, True Label = 5
Image 406: Fail, Prediction = 0, True Label = 6
Image 407: Fail, Prediction = 0, True Label = 7
Image 408: Fail, Prediction = 0, True Label = 8
Image 409: Fail, Prediction = 0, True Label = 9
Image 410: Success, Prediction = 0, True Label = 0
Image 411: Fail, Prediction = 0, True Label = 1
Image 412: Fail, Prediction = 0, True Label = 2
Image 413: Fail, Prediction = 0, True Label = 3
Image 414: Fail, Prediction = 0, True Label = 4
Image 415: Fail, Prediction = 0, True Label = 5
Image 416: Fail, Prediction = 0, True Label = 6
Image 417: Fail, Prediction = 0, True Label = 7
Image 418: Fail, Prediction = 0, True Label = 8
Image 419: Fail, Prediction = 0, True Label = 9
Image 420: Success, Prediction = 0, True Label = 0
Image 421: Fail, Prediction = 0, True Label = 1
Image 422: Fail, Prediction = 0, True Label = 2
Image 423: Fail, Prediction = 0, True Label = 3
Image 424: Fail, Prediction = 0, True Label = 4
Image 425: Fail, Prediction = 0, True Label = 5
Image 426: Fail, Prediction = 0, True Label = 6
Image 427: Fail, Prediction = 0, True Label = 7
Image 428: Fail, Prediction = 0, True Label = 8
Image 429: Fail, Prediction = 0, True Label = 9
Image 430: Success, Prediction = 0, True Label = 0
Image 431: Fail, Prediction = 0, True Label = 1
Image 432: Fail, Prediction = 0, True Label = 2
Image 433: Fail, Prediction = 0, True Label = 3
Image 434: Fail, Prediction = 0, True Label = 4
Image 435: Fail, Prediction = 0, True Label = 5
Image 436: Fail, Prediction = 0, True Label = 6
Image 437: Fail, Prediction = 0, True Label = 7
Image 438: Fail, Prediction = 0, True Label = 8
Image 439: Fail, Prediction = 0, True Label = 9
Image 440: Success, Prediction = 0, True Label = 0
Image 441: Fail, Prediction = 0, True Label = 1
Image 442: Fail, Prediction = 0, True Label = 2
Image 443: Fail, Prediction = 0, True Label = 3
Image 444: Fail, Prediction = 0, True Label = 4
Image 445: Fail, Prediction = 0, True Label = 5
Image 446: Fail, Prediction = 0, True Label = 6
Image 447: Fail, Prediction = 0, True Label = 7
Image 448: Fail, Prediction = 0, True Label = 8
Image 449: Fail, Prediction = 0, True Label = 9
Image 450: Success, Prediction = 0, True Label = 0
Image 451: Fail, Prediction = 0, True Label = 1
Image 452: Fail, Prediction = 0, True Label = 2
Image 453: Fail, Prediction = 0, True Label = 3
Image 454: Fail, Prediction = 0, True Label = 4
Image 455: Fail, Prediction = 0, True Label = 5
Image 456: Fail, Prediction = 0, True Label = 6
Image 457: Fail, Prediction = 0, True Label = 7
Image 458: Fail, Prediction = 0, True Label = 8
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1334.895 ; gain = 36.727
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_1000' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_1000_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xelab -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_1000_behav xil_defaultlib.tb_top_1000 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_1000_behav xil_defaultlib.tb_top_1000 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/sim_1/tb_top_1000.v:149]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_1000_behav -key {Behavioral:sim_1:Functional:tb_top_1000} -tclbatch {tb_top_1000.tcl} -view {D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_behav.wcfg} -view {D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_1000_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/clk was not found in the design.
WARNING: Simulation object /tb_top/rstn was not found in the design.
WARNING: Simulation object /tb_top/start_i was not found in the design.
WARNING: Simulation object /tb_top/pixels was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_1 was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_2 was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_3 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_11 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_12 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_13 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_21 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_22 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_23 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_31 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_32 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_33 was not found in the design.
WARNING: Simulation object /tb_top/image_6rows was not found in the design.
WARNING: Simulation object /tb_top/zero_bias was not found in the design.
WARNING: Simulation object /tb_top/cycle was not found in the design.
WARNING: Simulation object /tb_top/image_idx was not found in the design.
WARNING: Simulation object /tb_top/weight_sel was not found in the design.
WARNING: Simulation object /tb_top/bias_sel was not found in the design.
WARNING: Simulation object /tb_top/image_rom_en was not found in the design.
WARNING: Simulation object /tb_top/weight_input_packed was not found in the design.
WARNING: Simulation object /tb_top/weight_enable was not found in the design.
WARNING: Simulation object /tb_top/weight_indexing was not found in the design.
WARNING: Simulation object /tb_top/fc_bias was not found in the design.
WARNING: Simulation object /tb_top/bias_in was not found in the design.
WARNING: Simulation object /tb_top/conv1_bias was not found in the design.
WARNING: Simulation object /tb_top/conv2_bias was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in1 was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in2 was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in3 was not found in the design.
WARNING: Simulation object /tb_top/done was not found in the design.
WARNING: Simulation object /tb_top/ready was not found in the design.
WARNING: Simulation object /tb_top/result was not found in the design.
WARNING: Simulation object /tb_top/i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter1_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter2_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter3_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/bias_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer1/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer2/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer3/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/flatten_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/weight_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/data_out was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/bias_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/matmul_inst/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/result_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/valid_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/inputs_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/result_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/input_wires was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/max_index was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/i was not found in the design.
open_wave_config D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_1000_behav.wcfg
source tb_top_1000.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1458.898 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_1000_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1458.898 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_1000' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_1000_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/FC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/FC_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/Max_Pooling_ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/PE_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/ROM_Bias.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/ROM_Weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/buffer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/conv2d_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/fc_bias_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_bias_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/fc_weight_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_weight_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/global_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/max_finder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/shiftBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/sim_1/tb_top_1000.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_1000
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1869.527 ; gain = 410.629
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xelab -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_1000_behav xil_defaultlib.tb_top_1000 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_1000_behav xil_defaultlib.tb_top_1000 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/sim_1/tb_top_1000.v:149]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer
Compiling module xil_defaultlib.FC_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.fc_weight_ROM(WEIGHT_FILE="./dat...
Compiling module xil_defaultlib.fc_bias_ROM(BIAS_FILE="./data/fc...
Compiling module xil_defaultlib.ROM_Weight(WEIGHT_FILE_conv1_1="...
Compiling module xil_defaultlib.ROM_Bias(WEIGHT_FILE_bias_1="./d...
Compiling module xil_defaultlib.tb_top_1000
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_1000_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1888.543 ; gain = 429.645
run all
Image 0: Success, Prediction = 0, True Label = 0
Image 1: Success, Prediction = 1, True Label = 1
Image 2: Success, Prediction = 2, True Label = 2
Image 3: Success, Prediction = 3, True Label = 3
Image 4: Success, Prediction = 4, True Label = 4
Image 5: Fail, Prediction = 8, True Label = 5
Image 6: Success, Prediction = 6, True Label = 6
Image 7: Success, Prediction = 7, True Label = 7
Image 8: Success, Prediction = 8, True Label = 8
Image 9: Success, Prediction = 9, True Label = 9
Image 10: Success, Prediction = 0, True Label = 0
Image 11: Success, Prediction = 1, True Label = 1
Image 12: Success, Prediction = 2, True Label = 2
Image 13: Success, Prediction = 3, True Label = 3
Image 14: Success, Prediction = 4, True Label = 4
Image 15: Success, Prediction = 5, True Label = 5
Image 16: Success, Prediction = 6, True Label = 6
Image 17: Success, Prediction = 7, True Label = 7
Image 18: Success, Prediction = 8, True Label = 8
Image 19: Success, Prediction = 9, True Label = 9
Image 20: Success, Prediction = 0, True Label = 0
Image 21: Success, Prediction = 1, True Label = 1
Image 22: Success, Prediction = 2, True Label = 2
Image 23: Success, Prediction = 3, True Label = 3
Image 24: Success, Prediction = 4, True Label = 4
Image 25: Success, Prediction = 5, True Label = 5
Image 26: Success, Prediction = 6, True Label = 6
Image 27: Success, Prediction = 7, True Label = 7
Image 28: Success, Prediction = 8, True Label = 8
Image 29: Success, Prediction = 9, True Label = 9
Image 30: Success, Prediction = 0, True Label = 0
Image 31: Success, Prediction = 1, True Label = 1
Image 32: Success, Prediction = 2, True Label = 2
Image 33: Success, Prediction = 3, True Label = 3
Image 34: Success, Prediction = 4, True Label = 4
Image 35: Success, Prediction = 5, True Label = 5
Image 36: Success, Prediction = 6, True Label = 6
Image 37: Success, Prediction = 7, True Label = 7
Image 38: Success, Prediction = 8, True Label = 8
Image 39: Success, Prediction = 9, True Label = 9
Image 40: Success, Prediction = 0, True Label = 0
Image 41: Success, Prediction = 1, True Label = 1
Image 42: Success, Prediction = 2, True Label = 2
Image 43: Success, Prediction = 3, True Label = 3
Image 44: Success, Prediction = 4, True Label = 4
Image 45: Success, Prediction = 5, True Label = 5
Image 46: Success, Prediction = 6, True Label = 6
Image 47: Success, Prediction = 7, True Label = 7
Image 48: Success, Prediction = 8, True Label = 8
Image 49: Success, Prediction = 9, True Label = 9
Image 50: Success, Prediction = 0, True Label = 0
Image 51: Success, Prediction = 1, True Label = 1
Image 52: Success, Prediction = 2, True Label = 2
Image 53: Success, Prediction = 3, True Label = 3
Image 54: Success, Prediction = 4, True Label = 4
Image 55: Success, Prediction = 5, True Label = 5
Image 56: Success, Prediction = 6, True Label = 6
Image 57: Success, Prediction = 7, True Label = 7
Image 58: Success, Prediction = 8, True Label = 8
Image 59: Success, Prediction = 9, True Label = 9
Image 60: Success, Prediction = 0, True Label = 0
Image 61: Success, Prediction = 1, True Label = 1
Image 62: Fail, Prediction = 1, True Label = 2
Image 63: Success, Prediction = 3, True Label = 3
Image 64: Success, Prediction = 4, True Label = 4
Image 65: Success, Prediction = 5, True Label = 5
Image 66: Success, Prediction = 6, True Label = 6
Image 67: Success, Prediction = 7, True Label = 7
Image 68: Success, Prediction = 8, True Label = 8
Image 69: Success, Prediction = 9, True Label = 9
Image 70: Success, Prediction = 0, True Label = 0
Image 71: Success, Prediction = 1, True Label = 1
Image 72: Success, Prediction = 2, True Label = 2
Image 73: Success, Prediction = 3, True Label = 3
Image 74: Success, Prediction = 4, True Label = 4
Image 75: Success, Prediction = 5, True Label = 5
Image 76: Success, Prediction = 6, True Label = 6
Image 77: Success, Prediction = 7, True Label = 7
Image 78: Success, Prediction = 8, True Label = 8
Image 79: Success, Prediction = 9, True Label = 9
Image 80: Success, Prediction = 0, True Label = 0
Image 81: Success, Prediction = 1, True Label = 1
Image 82: Success, Prediction = 2, True Label = 2
Image 83: Success, Prediction = 3, True Label = 3
Image 84: Success, Prediction = 4, True Label = 4
Image 85: Success, Prediction = 5, True Label = 5
Image 86: Success, Prediction = 6, True Label = 6
Image 87: Success, Prediction = 7, True Label = 7
Image 88: Success, Prediction = 8, True Label = 8
Image 89: Success, Prediction = 9, True Label = 9
Image 90: Success, Prediction = 0, True Label = 0
Image 91: Success, Prediction = 1, True Label = 1
Image 92: Success, Prediction = 2, True Label = 2
Image 93: Success, Prediction = 3, True Label = 3
Image 94: Success, Prediction = 4, True Label = 4
Image 95: Success, Prediction = 5, True Label = 5
Image 96: Success, Prediction = 6, True Label = 6
Image 97: Success, Prediction = 7, True Label = 7
Image 98: Success, Prediction = 8, True Label = 8
Image 99: Success, Prediction = 9, True Label = 9
Image 100: Success, Prediction = 0, True Label = 0
Image 101: Success, Prediction = 1, True Label = 1
Image 102: Success, Prediction = 2, True Label = 2
Image 103: Success, Prediction = 3, True Label = 3
Image 104: Success, Prediction = 4, True Label = 4
Image 105: Fail, Prediction = 8, True Label = 5
Image 106: Success, Prediction = 6, True Label = 6
Image 107: Success, Prediction = 7, True Label = 7
Image 108: Success, Prediction = 8, True Label = 8
Image 109: Success, Prediction = 9, True Label = 9
Image 110: Success, Prediction = 0, True Label = 0
Image 111: Success, Prediction = 1, True Label = 1
Image 112: Success, Prediction = 2, True Label = 2
Image 113: Success, Prediction = 3, True Label = 3
Image 114: Success, Prediction = 4, True Label = 4
Image 115: Success, Prediction = 5, True Label = 5
Image 116: Success, Prediction = 6, True Label = 6
Image 117: Success, Prediction = 7, True Label = 7
Image 118: Success, Prediction = 8, True Label = 8
Image 119: Success, Prediction = 9, True Label = 9
Image 120: Success, Prediction = 0, True Label = 0
Image 121: Success, Prediction = 1, True Label = 1
Image 122: Success, Prediction = 2, True Label = 2
Image 123: Success, Prediction = 3, True Label = 3
Image 124: Success, Prediction = 4, True Label = 4
Image 125: Success, Prediction = 5, True Label = 5
Image 126: Success, Prediction = 6, True Label = 6
Image 127: Success, Prediction = 7, True Label = 7
Image 128: Success, Prediction = 8, True Label = 8
Image 129: Success, Prediction = 9, True Label = 9
Image 130: Success, Prediction = 0, True Label = 0
Image 131: Success, Prediction = 1, True Label = 1
Image 132: Success, Prediction = 2, True Label = 2
Image 133: Success, Prediction = 3, True Label = 3
Image 134: Success, Prediction = 4, True Label = 4
Image 135: Success, Prediction = 5, True Label = 5
Image 136: Success, Prediction = 6, True Label = 6
Image 137: Success, Prediction = 7, True Label = 7
Image 138: Success, Prediction = 8, True Label = 8
Image 139: Success, Prediction = 9, True Label = 9
Image 140: Success, Prediction = 0, True Label = 0
Image 141: Success, Prediction = 1, True Label = 1
Image 142: Success, Prediction = 2, True Label = 2
Image 143: Success, Prediction = 3, True Label = 3
Image 144: Success, Prediction = 4, True Label = 4
Image 145: Success, Prediction = 5, True Label = 5
Image 146: Success, Prediction = 6, True Label = 6
Image 147: Success, Prediction = 7, True Label = 7
Image 148: Success, Prediction = 8, True Label = 8
Image 149: Success, Prediction = 9, True Label = 9
Image 150: Success, Prediction = 0, True Label = 0
Image 151: Success, Prediction = 1, True Label = 1
Image 152: Success, Prediction = 2, True Label = 2
Image 153: Success, Prediction = 3, True Label = 3
Image 154: Success, Prediction = 4, True Label = 4
Image 155: Success, Prediction = 5, True Label = 5
Image 156: Success, Prediction = 6, True Label = 6
Image 157: Success, Prediction = 7, True Label = 7
Image 158: Success, Prediction = 8, True Label = 8
Image 159: Success, Prediction = 9, True Label = 9
Image 160: Success, Prediction = 0, True Label = 0
Image 161: Success, Prediction = 1, True Label = 1
Image 162: Fail, Prediction = 1, True Label = 2
Image 163: Success, Prediction = 3, True Label = 3
Image 164: Success, Prediction = 4, True Label = 4
Image 165: Success, Prediction = 5, True Label = 5
Image 166: Success, Prediction = 6, True Label = 6
Image 167: Success, Prediction = 7, True Label = 7
Image 168: Success, Prediction = 8, True Label = 8
Image 169: Success, Prediction = 9, True Label = 9
Image 170: Success, Prediction = 0, True Label = 0
Image 171: Success, Prediction = 1, True Label = 1
Image 172: Success, Prediction = 2, True Label = 2
Image 173: Success, Prediction = 3, True Label = 3
Image 174: Success, Prediction = 4, True Label = 4
Image 175: Success, Prediction = 5, True Label = 5
Image 176: Success, Prediction = 6, True Label = 6
Image 177: Success, Prediction = 7, True Label = 7
Image 178: Success, Prediction = 8, True Label = 8
Image 179: Success, Prediction = 9, True Label = 9
Image 180: Success, Prediction = 0, True Label = 0
Image 181: Success, Prediction = 1, True Label = 1
Image 182: Success, Prediction = 2, True Label = 2
Image 183: Success, Prediction = 3, True Label = 3
Image 184: Success, Prediction = 4, True Label = 4
Image 185: Success, Prediction = 5, True Label = 5
Image 186: Success, Prediction = 6, True Label = 6
Image 187: Success, Prediction = 7, True Label = 7
Image 188: Success, Prediction = 8, True Label = 8
Image 189: Success, Prediction = 9, True Label = 9
Image 190: Success, Prediction = 0, True Label = 0
Image 191: Success, Prediction = 1, True Label = 1
Image 192: Success, Prediction = 2, True Label = 2
Image 193: Success, Prediction = 3, True Label = 3
Image 194: Success, Prediction = 4, True Label = 4
Image 195: Success, Prediction = 5, True Label = 5
Image 196: Success, Prediction = 6, True Label = 6
Image 197: Success, Prediction = 7, True Label = 7
Image 198: Success, Prediction = 8, True Label = 8
Image 199: Success, Prediction = 9, True Label = 9
Image 200: Success, Prediction = 0, True Label = 0
Image 201: Success, Prediction = 1, True Label = 1
Image 202: Success, Prediction = 2, True Label = 2
Image 203: Success, Prediction = 3, True Label = 3
Image 204: Success, Prediction = 4, True Label = 4
Image 205: Fail, Prediction = 8, True Label = 5
Image 206: Success, Prediction = 6, True Label = 6
Image 207: Success, Prediction = 7, True Label = 7
Image 208: Success, Prediction = 8, True Label = 8
Image 209: Success, Prediction = 9, True Label = 9
Image 210: Success, Prediction = 0, True Label = 0
Image 211: Success, Prediction = 1, True Label = 1
Image 212: Success, Prediction = 2, True Label = 2
Image 213: Success, Prediction = 3, True Label = 3
Image 214: Success, Prediction = 4, True Label = 4
Image 215: Success, Prediction = 5, True Label = 5
Image 216: Success, Prediction = 6, True Label = 6
Image 217: Success, Prediction = 7, True Label = 7
Image 218: Success, Prediction = 8, True Label = 8
Image 219: Success, Prediction = 9, True Label = 9
Image 220: Success, Prediction = 0, True Label = 0
Image 221: Success, Prediction = 1, True Label = 1
Image 222: Success, Prediction = 2, True Label = 2
Image 223: Success, Prediction = 3, True Label = 3
Image 224: Success, Prediction = 4, True Label = 4
Image 225: Success, Prediction = 5, True Label = 5
Image 226: Success, Prediction = 6, True Label = 6
Image 227: Success, Prediction = 7, True Label = 7
Image 228: Success, Prediction = 8, True Label = 8
Image 229: Success, Prediction = 9, True Label = 9
Image 230: Success, Prediction = 0, True Label = 0
Image 231: Success, Prediction = 1, True Label = 1
Image 232: Success, Prediction = 2, True Label = 2
Image 233: Success, Prediction = 3, True Label = 3
Image 234: Success, Prediction = 4, True Label = 4
Image 235: Success, Prediction = 5, True Label = 5
Image 236: Success, Prediction = 6, True Label = 6
Image 237: Success, Prediction = 7, True Label = 7
Image 238: Success, Prediction = 8, True Label = 8
Image 239: Success, Prediction = 9, True Label = 9
Image 240: Success, Prediction = 0, True Label = 0
Image 241: Success, Prediction = 1, True Label = 1
Image 242: Success, Prediction = 2, True Label = 2
Image 243: Success, Prediction = 3, True Label = 3
Image 244: Success, Prediction = 4, True Label = 4
Image 245: Success, Prediction = 5, True Label = 5
Image 246: Success, Prediction = 6, True Label = 6
Image 247: Success, Prediction = 7, True Label = 7
Image 248: Success, Prediction = 8, True Label = 8
Image 249: Success, Prediction = 9, True Label = 9
Image 250: Success, Prediction = 0, True Label = 0
Image 251: Success, Prediction = 1, True Label = 1
Image 252: Success, Prediction = 2, True Label = 2
Image 253: Success, Prediction = 3, True Label = 3
Image 254: Success, Prediction = 4, True Label = 4
Image 255: Success, Prediction = 5, True Label = 5
Image 256: Success, Prediction = 6, True Label = 6
Image 257: Success, Prediction = 7, True Label = 7
Image 258: Success, Prediction = 8, True Label = 8
Image 259: Success, Prediction = 9, True Label = 9
Image 260: Success, Prediction = 0, True Label = 0
Image 261: Success, Prediction = 1, True Label = 1
Image 262: Fail, Prediction = 1, True Label = 2
Image 263: Success, Prediction = 3, True Label = 3
Image 264: Success, Prediction = 4, True Label = 4
Image 265: Success, Prediction = 5, True Label = 5
Image 266: Success, Prediction = 6, True Label = 6
Image 267: Success, Prediction = 7, True Label = 7
Image 268: Success, Prediction = 8, True Label = 8
Image 269: Success, Prediction = 9, True Label = 9
Image 270: Success, Prediction = 0, True Label = 0
Image 271: Success, Prediction = 1, True Label = 1
Image 272: Success, Prediction = 2, True Label = 2
Image 273: Success, Prediction = 3, True Label = 3
Image 274: Success, Prediction = 4, True Label = 4
Image 275: Success, Prediction = 5, True Label = 5
Image 276: Success, Prediction = 6, True Label = 6
Image 277: Success, Prediction = 7, True Label = 7
Image 278: Success, Prediction = 8, True Label = 8
Image 279: Success, Prediction = 9, True Label = 9
Image 280: Success, Prediction = 0, True Label = 0
Image 281: Success, Prediction = 1, True Label = 1
Image 282: Success, Prediction = 2, True Label = 2
Image 283: Success, Prediction = 3, True Label = 3
Image 284: Success, Prediction = 4, True Label = 4
Image 285: Success, Prediction = 5, True Label = 5
Image 286: Success, Prediction = 6, True Label = 6
Image 287: Success, Prediction = 7, True Label = 7
Image 288: Success, Prediction = 8, True Label = 8
Image 289: Success, Prediction = 9, True Label = 9
Image 290: Success, Prediction = 0, True Label = 0
Image 291: Success, Prediction = 1, True Label = 1
Image 292: Success, Prediction = 2, True Label = 2
Image 293: Success, Prediction = 3, True Label = 3
Image 294: Success, Prediction = 4, True Label = 4
Image 295: Success, Prediction = 5, True Label = 5
Image 296: Success, Prediction = 6, True Label = 6
Image 297: Success, Prediction = 7, True Label = 7
Image 298: Success, Prediction = 8, True Label = 8
Image 299: Success, Prediction = 9, True Label = 9
Image 300: Success, Prediction = 0, True Label = 0
Image 301: Success, Prediction = 1, True Label = 1
Image 302: Success, Prediction = 2, True Label = 2
Image 303: Success, Prediction = 3, True Label = 3
Image 304: Success, Prediction = 4, True Label = 4
Image 305: Fail, Prediction = 8, True Label = 5
Image 306: Success, Prediction = 6, True Label = 6
Image 307: Success, Prediction = 7, True Label = 7
Image 308: Success, Prediction = 8, True Label = 8
Image 309: Success, Prediction = 9, True Label = 9
Image 310: Success, Prediction = 0, True Label = 0
Image 311: Success, Prediction = 1, True Label = 1
Image 312: Success, Prediction = 2, True Label = 2
Image 313: Success, Prediction = 3, True Label = 3
Image 314: Success, Prediction = 4, True Label = 4
Image 315: Success, Prediction = 5, True Label = 5
Image 316: Success, Prediction = 6, True Label = 6
Image 317: Success, Prediction = 7, True Label = 7
Image 318: Success, Prediction = 8, True Label = 8
Image 319: Success, Prediction = 9, True Label = 9
Image 320: Success, Prediction = 0, True Label = 0
Image 321: Success, Prediction = 1, True Label = 1
Image 322: Success, Prediction = 2, True Label = 2
Image 323: Success, Prediction = 3, True Label = 3
Image 324: Success, Prediction = 4, True Label = 4
Image 325: Success, Prediction = 5, True Label = 5
Image 326: Success, Prediction = 6, True Label = 6
Image 327: Success, Prediction = 7, True Label = 7
Image 328: Success, Prediction = 8, True Label = 8
Image 329: Success, Prediction = 9, True Label = 9
Image 330: Success, Prediction = 0, True Label = 0
Image 331: Success, Prediction = 1, True Label = 1
Image 332: Success, Prediction = 2, True Label = 2
Image 333: Success, Prediction = 3, True Label = 3
Image 334: Success, Prediction = 4, True Label = 4
Image 335: Success, Prediction = 5, True Label = 5
Image 336: Success, Prediction = 6, True Label = 6
Image 337: Success, Prediction = 7, True Label = 7
Image 338: Success, Prediction = 8, True Label = 8
Image 339: Success, Prediction = 9, True Label = 9
Image 340: Success, Prediction = 0, True Label = 0
Image 341: Success, Prediction = 1, True Label = 1
Image 342: Success, Prediction = 2, True Label = 2
Image 343: Success, Prediction = 3, True Label = 3
Image 344: Success, Prediction = 4, True Label = 4
Image 345: Success, Prediction = 5, True Label = 5
Image 346: Success, Prediction = 6, True Label = 6
Image 347: Success, Prediction = 7, True Label = 7
Image 348: Success, Prediction = 8, True Label = 8
Image 349: Success, Prediction = 9, True Label = 9
Image 350: Success, Prediction = 0, True Label = 0
Image 351: Success, Prediction = 1, True Label = 1
Image 352: Success, Prediction = 2, True Label = 2
Image 353: Success, Prediction = 3, True Label = 3
Image 354: Success, Prediction = 4, True Label = 4
Image 355: Success, Prediction = 5, True Label = 5
Image 356: Success, Prediction = 6, True Label = 6
Image 357: Success, Prediction = 7, True Label = 7
Image 358: Success, Prediction = 8, True Label = 8
Image 359: Success, Prediction = 9, True Label = 9
Image 360: Success, Prediction = 0, True Label = 0
Image 361: Success, Prediction = 1, True Label = 1
Image 362: Fail, Prediction = 1, True Label = 2
Image 363: Success, Prediction = 3, True Label = 3
Image 364: Success, Prediction = 4, True Label = 4
Image 365: Success, Prediction = 5, True Label = 5
Image 366: Success, Prediction = 6, True Label = 6
Image 367: Success, Prediction = 7, True Label = 7
Image 368: Success, Prediction = 8, True Label = 8
Image 369: Success, Prediction = 9, True Label = 9
Image 370: Success, Prediction = 0, True Label = 0
Image 371: Success, Prediction = 1, True Label = 1
Image 372: Success, Prediction = 2, True Label = 2
Image 373: Success, Prediction = 3, True Label = 3
Image 374: Success, Prediction = 4, True Label = 4
Image 375: Success, Prediction = 5, True Label = 5
Image 376: Success, Prediction = 6, True Label = 6
Image 377: Success, Prediction = 7, True Label = 7
Image 378: Success, Prediction = 8, True Label = 8
Image 379: Success, Prediction = 9, True Label = 9
Image 380: Success, Prediction = 0, True Label = 0
Image 381: Success, Prediction = 1, True Label = 1
Image 382: Success, Prediction = 2, True Label = 2
Image 383: Success, Prediction = 3, True Label = 3
Image 384: Success, Prediction = 4, True Label = 4
Image 385: Success, Prediction = 5, True Label = 5
Image 386: Success, Prediction = 6, True Label = 6
Image 387: Success, Prediction = 7, True Label = 7
Image 388: Success, Prediction = 8, True Label = 8
Image 389: Success, Prediction = 9, True Label = 9
Image 390: Success, Prediction = 0, True Label = 0
Image 391: Success, Prediction = 1, True Label = 1
Image 392: Success, Prediction = 2, True Label = 2
Image 393: Success, Prediction = 3, True Label = 3
Image 394: Success, Prediction = 4, True Label = 4
Image 395: Success, Prediction = 5, True Label = 5
Image 396: Success, Prediction = 6, True Label = 6
Image 397: Success, Prediction = 7, True Label = 7
Image 398: Success, Prediction = 8, True Label = 8
Image 399: Success, Prediction = 9, True Label = 9
Image 400: Success, Prediction = 0, True Label = 0
Image 401: Success, Prediction = 1, True Label = 1
Image 402: Success, Prediction = 2, True Label = 2
Image 403: Success, Prediction = 3, True Label = 3
Image 404: Success, Prediction = 4, True Label = 4
Image 405: Fail, Prediction = 8, True Label = 5
Image 406: Success, Prediction = 6, True Label = 6
Image 407: Success, Prediction = 7, True Label = 7
Image 408: Success, Prediction = 8, True Label = 8
Image 409: Success, Prediction = 9, True Label = 9
Image 410: Success, Prediction = 0, True Label = 0
Image 411: Success, Prediction = 1, True Label = 1
Image 412: Success, Prediction = 2, True Label = 2
Image 413: Success, Prediction = 3, True Label = 3
Image 414: Success, Prediction = 4, True Label = 4
Image 415: Success, Prediction = 5, True Label = 5
Image 416: Success, Prediction = 6, True Label = 6
Image 417: Success, Prediction = 7, True Label = 7
Image 418: Success, Prediction = 8, True Label = 8
Image 419: Success, Prediction = 9, True Label = 9
Image 420: Success, Prediction = 0, True Label = 0
Image 421: Success, Prediction = 1, True Label = 1
Image 422: Success, Prediction = 2, True Label = 2
Image 423: Success, Prediction = 3, True Label = 3
Image 424: Success, Prediction = 4, True Label = 4
Image 425: Success, Prediction = 5, True Label = 5
Image 426: Success, Prediction = 6, True Label = 6
Image 427: Success, Prediction = 7, True Label = 7
Image 428: Success, Prediction = 8, True Label = 8
Image 429: Success, Prediction = 9, True Label = 9
Image 430: Success, Prediction = 0, True Label = 0
Image 431: Success, Prediction = 1, True Label = 1
Image 432: Success, Prediction = 2, True Label = 2
Image 433: Success, Prediction = 3, True Label = 3
Image 434: Success, Prediction = 4, True Label = 4
Image 435: Success, Prediction = 5, True Label = 5
Image 436: Success, Prediction = 6, True Label = 6
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1888.543 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_netlist [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_netlist' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_netlist_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/1_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module netlist
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/ROM_Bias.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/ROM_Weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/asap7_library/asap7sc7p5t_AO_RVT_TT_201020.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A2O1A1Ixp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module A2O1A1O1Ixp25_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO211x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO21x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO21x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO221x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO221x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO222x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO22x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO22x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO31x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO322x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO32x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO32x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO331x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO331x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO332x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO332x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO333x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO333x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO33x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI211x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI211xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI21x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI21xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI21xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI221x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI221xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI222xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI22x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI22xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI22xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI311xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI31xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI31xp67_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI321xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI322xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI32xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI331xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI332xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI333xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI33xp33_ASAP7_75t_R
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/asap7_library/asap7sc7p5t_INVBUF_RVT_TT_201020.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUFx10_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx12_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx12f_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx16f_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx24_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx3_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx4_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx4f_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx6f_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx8_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module CKINVDCx10_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module CKINVDCx11_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module CKINVDCx12_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module CKINVDCx14_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module CKINVDCx16_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module CKINVDCx20_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module CKINVDCx5p33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module CKINVDCx6p67_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module CKINVDCx8_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module CKINVDCx9p33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module HB1xp67_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module HB2xp67_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module HB3xp67_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module HB4xp67_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVx11_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVx13_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVx2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVx3_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVx4_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVx5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVx6_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVx8_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVxp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVxp67_ASAP7_75t_R
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/asap7_library/asap7sc7p5t_OA_RVT_TT_201020.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module O2A1O1Ixp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module O2A1O1Ixp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA211x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA21x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA221x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA222x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA22x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA31x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA331x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA331x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA332x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA332x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA333x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA333x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA33x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI211xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI21x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI21xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI21xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI221xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI222xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI22x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI22xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI22xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI311xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI31xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI31xp67_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI321xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI322xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI32xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI331xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI332xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI333xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI33xp33_ASAP7_75t_R
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/asap7_library/asap7sc7p5t_SEQ_RVT_TT_220101.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFASRHQNx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DFFHQNx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DFFHQNx2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DFFHQNx3_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DFFHQx4_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DFFLQNx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DFFLQNx2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DFFLQNx3_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DFFLQx4_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DHLx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DHLx2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DHLx3_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DLLx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DLLx2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DLLx3_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module ICGx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module ICGx2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module ICGx2p67DC_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module ICGx3_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module ICGx4DC_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module ICGx4_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module ICGx5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module ICGx5p33DC_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module ICGx6p67DC_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module ICGx8DC_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module SDFHx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module SDFHx2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module SDFHx3_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module SDFHx4_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module SDFLx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module SDFLx2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module SDFLx3_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module SDFLx4_ASAP7_75t_R
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/asap7_library/asap7sc7p5t_SIMPLE_RVT_TT_201020.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AND2x4_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AND2x6_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AND3x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AND3x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AND3x4_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AND4x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AND4x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AND5x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AND5x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module FAx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module HAxp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module MAJIxp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module MAJx2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module MAJx3_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND2x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND2x1p5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND2x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND2xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND2xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND2xp67_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND3x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND3x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND3xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND4xp25_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND4xp75_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND5xp2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR2x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR2x1p5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR2x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR2xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR2xp67_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR3x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR3x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR3xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR4xp25_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR4xp75_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR5xp2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OR2x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OR2x4_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OR2x6_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OR3x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OR3x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OR3x4_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OR4x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OR4x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OR5x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OR5x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module TIEHIx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module TIELOx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module XNOR2x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module XNOR2x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module XNOR2xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module XOR2x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module XOR2x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module XOR2xp5_ASAP7_75t_R
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/asap7_library/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFHQNx1_ASAP7_75t_R
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DFFHQNx1_ASAP7_75t_R' [D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/asap7_library/dff.v:7]
INFO: [VRFC 10-311] analyzing module DFFHQNx2_ASAP7_75t_R
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DFFHQNx2_ASAP7_75t_R' [D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/asap7_library/dff.v:16]
INFO: [VRFC 10-311] analyzing module DFFHQNx3_ASAP7_75t_R
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DFFHQNx3_ASAP7_75t_R' [D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/asap7_library/dff.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/fc_bias_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_bias_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/fc_weight_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_weight_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/sim_1/tb_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_netlist
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2505.496 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xelab -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_netlist_behav xil_defaultlib.tb_netlist xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_netlist_behav xil_defaultlib.tb_netlist xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/sim_1/tb_netlist.v:149]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/1_synth.v" Line 3. Module netlist doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/ROM_Weight.v" Line 1. Module ROM_Weight(WEIGHT_FILE_conv1_1="./data/conv1_weight_1.txt",WEIGHT_FILE_conv1_2="./data/conv1_weight_2.txt",WEIGHT_FILE_conv1_3="./data/conv1_weight_3.txt",WEIGHT_FILE_conv2_11="./data/conv2_weight_11.txt",WEIGHT_FILE_conv2_12="./data/conv2_weight_12.txt",WEIGHT_FILE_conv2_13="./data/conv2_weight_13.txt",WEIGHT_FILE_conv2_21="./data/conv2_weight_21.txt",WEIGHT_FILE_conv2_22="./data/conv2_weight_22.txt",WEIGHT_FILE_conv2_23="./data/conv2_weight_23.txt",WEIGHT_FILE_conv2_31="./data/conv2_weight_31.txt",WEIGHT_FILE_conv2_32="./data/conv2_weight_32.txt",WEIGHT_FILE_conv2_33="./data/conv2_weight_33.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/ROM_Bias.v" Line 1. Module ROM_Bias(WEIGHT_FILE_bias_1="./data/conv1_bias.txt",WEIGHT_FILE_bias_2="./data/conv2_bias.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.INVx1_ASAP7_75t_R
Compiling module xil_defaultlib.NAND2x1_ASAP7_75t_R
Compiling module xil_defaultlib.OA211x2_ASAP7_75t_R
Compiling module xil_defaultlib.OR3x1_ASAP7_75t_R
Compiling module xil_defaultlib.OA21x2_ASAP7_75t_R
Compiling module xil_defaultlib.AND2x2_ASAP7_75t_R
Compiling module xil_defaultlib.AO21x1_ASAP7_75t_R
Compiling module xil_defaultlib.BUFx2_ASAP7_75t_R
Compiling module xil_defaultlib.OR2x2_ASAP7_75t_R
Compiling module xil_defaultlib.OAI21x1_ASAP7_75t_R
Compiling module xil_defaultlib.NOR2x1_ASAP7_75t_R
Compiling module xil_defaultlib.AND3x1_ASAP7_75t_R
Compiling module xil_defaultlib.BUFx5_ASAP7_75t_R
Compiling module xil_defaultlib.XOR2x2_ASAP7_75t_R
Compiling module xil_defaultlib.BUFx6f_ASAP7_75t_R
Compiling module xil_defaultlib.AOI21x1_ASAP7_75t_R
Compiling module xil_defaultlib.XNOR2x2_ASAP7_75t_R
Compiling module xil_defaultlib.BUFx4_ASAP7_75t_R
Compiling module xil_defaultlib.OAI22x1_ASAP7_75t_R
Compiling module xil_defaultlib.OA22x2_ASAP7_75t_R
Compiling module xil_defaultlib.AND4x1_ASAP7_75t_R
Compiling module xil_defaultlib.AND5x1_ASAP7_75t_R
Compiling module xil_defaultlib.AO22x1_ASAP7_75t_R
Compiling module xil_defaultlib.OR4x1_ASAP7_75t_R
Compiling module xil_defaultlib.AOI211x1_ASAP7_75t_R
Compiling module xil_defaultlib.OR5x1_ASAP7_75t_R
Compiling module xil_defaultlib.AO32x1_ASAP7_75t_R
Compiling module xil_defaultlib.AO221x1_ASAP7_75t_R
Compiling module xil_defaultlib.MAJx2_ASAP7_75t_R
Compiling module xil_defaultlib.AO22x2_ASAP7_75t_R
Compiling module xil_defaultlib.NOR3x1_ASAP7_75t_R
Compiling module xil_defaultlib.OR3x2_ASAP7_75t_R
Compiling module xil_defaultlib.AOI22x1_ASAP7_75t_R
Compiling module xil_defaultlib.AO31x2_ASAP7_75t_R
Compiling module xil_defaultlib.OA31x2_ASAP7_75t_R
Compiling module xil_defaultlib.AO211x2_ASAP7_75t_R
Compiling module xil_defaultlib.OA33x2_ASAP7_75t_R
Compiling module xil_defaultlib.BUFx3_ASAP7_75t_R
Compiling module xil_defaultlib.NAND3x1_ASAP7_75t_R
Compiling module xil_defaultlib.AO33x2_ASAP7_75t_R
Compiling module xil_defaultlib.AO21x2_ASAP7_75t_R
Compiling module xil_defaultlib.AOI221x1_ASAP7_75t_R
Compiling module xil_defaultlib.FAx1_ASAP7_75t_R
Compiling module xil_defaultlib.HAxp5_ASAP7_75t_R
Compiling module xil_defaultlib.TIELOx1_ASAP7_75t_R
Compiling module xil_defaultlib.DFFHQNx1_ASAP7_75t_R
Compiling module xil_defaultlib.DLLx1_ASAP7_75t_R
Compiling module xil_defaultlib.netlist
Compiling module xil_defaultlib.fc_weight_ROM(WEIGHT_FILE="./dat...
Compiling module xil_defaultlib.fc_bias_ROM(BIAS_FILE="./data/fc...
Compiling module xil_defaultlib.ROM_Weight(WEIGHT_FILE_conv1_1="...
Compiling module xil_defaultlib.ROM_Bias(WEIGHT_FILE_bias_1="./d...
Compiling module xil_defaultlib.tb_netlist
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_netlist_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 2505.496 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_netlist_behav -key {Behavioral:sim_1:Functional:tb_netlist} -tclbatch {tb_netlist.tcl} -view {D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_behav.wcfg} -view {D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_1000_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/clk was not found in the design.
WARNING: Simulation object /tb_top/rstn was not found in the design.
WARNING: Simulation object /tb_top/start_i was not found in the design.
WARNING: Simulation object /tb_top/pixels was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_1 was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_2 was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_3 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_11 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_12 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_13 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_21 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_22 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_23 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_31 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_32 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_33 was not found in the design.
WARNING: Simulation object /tb_top/image_6rows was not found in the design.
WARNING: Simulation object /tb_top/zero_bias was not found in the design.
WARNING: Simulation object /tb_top/cycle was not found in the design.
WARNING: Simulation object /tb_top/image_idx was not found in the design.
WARNING: Simulation object /tb_top/weight_sel was not found in the design.
WARNING: Simulation object /tb_top/bias_sel was not found in the design.
WARNING: Simulation object /tb_top/image_rom_en was not found in the design.
WARNING: Simulation object /tb_top/weight_input_packed was not found in the design.
WARNING: Simulation object /tb_top/weight_enable was not found in the design.
WARNING: Simulation object /tb_top/weight_indexing was not found in the design.
WARNING: Simulation object /tb_top/fc_bias was not found in the design.
WARNING: Simulation object /tb_top/bias_in was not found in the design.
WARNING: Simulation object /tb_top/conv1_bias was not found in the design.
WARNING: Simulation object /tb_top/conv2_bias was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in1 was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in2 was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in3 was not found in the design.
WARNING: Simulation object /tb_top/done was not found in the design.
WARNING: Simulation object /tb_top/ready was not found in the design.
WARNING: Simulation object /tb_top/result was not found in the design.
WARNING: Simulation object /tb_top/i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter1_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter2_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter3_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/bias_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer1/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer2/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer3/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/flatten_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/weight_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/data_out was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/bias_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/matmul_inst/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/result_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/valid_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/inputs_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/result_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/input_wires was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/max_index was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/i was not found in the design.
open_wave_config D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_1000_behav.wcfg
WARNING: Simulation object /tb_top_1000/clk was not found in the design.
WARNING: Simulation object /tb_top_1000/rstn was not found in the design.
WARNING: Simulation object /tb_top_1000/start_i was not found in the design.
WARNING: Simulation object /tb_top_1000/true_labels was not found in the design.
WARNING: Simulation object /tb_top_1000/conv1_weight_1 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv1_weight_2 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv1_weight_3 was not found in the design.
WARNING: Simulation object /tb_top_1000/bias_1 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_11 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_12 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_13 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_21 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_22 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_23 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_31 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_32 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_33 was not found in the design.
WARNING: Simulation object /tb_top_1000/bias_2 was not found in the design.
WARNING: Simulation object /tb_top_1000/image_6rows was not found in the design.
WARNING: Simulation object /tb_top_1000/done_z was not found in the design.
WARNING: Simulation object /tb_top_1000/cycle was not found in the design.
WARNING: Simulation object /tb_top_1000/image_idx was not found in the design.
WARNING: Simulation object /tb_top_1000/weight_sel was not found in the design.
WARNING: Simulation object /tb_top_1000/bias_sel was not found in the design.
WARNING: Simulation object /tb_top_1000/image_rom_en was not found in the design.
WARNING: Simulation object /tb_top_1000/weight_input_packed was not found in the design.
WARNING: Simulation object /tb_top_1000/weight_enable was not found in the design.
WARNING: Simulation object /tb_top_1000/weight_indexing was not found in the design.
WARNING: Simulation object /tb_top_1000/fc_bias was not found in the design.
WARNING: Simulation object /tb_top_1000/zero_bias was not found in the design.
WARNING: Simulation object /tb_top_1000/bias_in was not found in the design.
WARNING: Simulation object /tb_top_1000/conv1_bias was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_bias was not found in the design.
WARNING: Simulation object /tb_top_1000/conv_weight_in1 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv_weight_in2 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv_weight_in3 was not found in the design.
WARNING: Simulation object /tb_top_1000/done was not found in the design.
WARNING: Simulation object /tb_top_1000/ready was not found in the design.
WARNING: Simulation object /tb_top_1000/result was not found in the design.
WARNING: Simulation object /tb_top_1000/img_offset was not found in the design.
WARNING: Simulation object /tb_top_1000/accuracy was not found in the design.
WARNING: Simulation object /tb_top_1000/img_count was not found in the design.
WARNING: Simulation object /tb_top_1000/i was not found in the design.
source tb_netlist.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_netlist_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3070.340 ; gain = 564.844
current_wave_config {tb_top_1000_behav.wcfg}
tb_top_1000_behav.wcfg
add_wave {{/tb_netlist}} 
WARNING: [Wavedata 42-489] Can't add object "/tb_netlist/pixels" to the wave window because it has 6272000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_netlist' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_netlist_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xelab -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_netlist_behav xil_defaultlib.tb_netlist xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_netlist_behav xil_defaultlib.tb_netlist xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/sim_1/tb_netlist.v:149]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3123.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3123.070 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3181.078 ; gain = 58.008
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 3181.078 ; gain = 110.738
save_wave_config {D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_1000_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_netlist' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_netlist_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xelab -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_netlist_behav xil_defaultlib.tb_netlist xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_netlist_behav xil_defaultlib.tb_netlist xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/sim_1/tb_netlist.v:149]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_netlist_behav -key {Behavioral:sim_1:Functional:tb_netlist} -tclbatch {tb_netlist.tcl} -view {D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_behav.wcfg} -view {D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_1000_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/clk was not found in the design.
WARNING: Simulation object /tb_top/rstn was not found in the design.
WARNING: Simulation object /tb_top/start_i was not found in the design.
WARNING: Simulation object /tb_top/pixels was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_1 was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_2 was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_3 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_11 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_12 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_13 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_21 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_22 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_23 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_31 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_32 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_33 was not found in the design.
WARNING: Simulation object /tb_top/image_6rows was not found in the design.
WARNING: Simulation object /tb_top/zero_bias was not found in the design.
WARNING: Simulation object /tb_top/cycle was not found in the design.
WARNING: Simulation object /tb_top/image_idx was not found in the design.
WARNING: Simulation object /tb_top/weight_sel was not found in the design.
WARNING: Simulation object /tb_top/bias_sel was not found in the design.
WARNING: Simulation object /tb_top/image_rom_en was not found in the design.
WARNING: Simulation object /tb_top/weight_input_packed was not found in the design.
WARNING: Simulation object /tb_top/weight_enable was not found in the design.
WARNING: Simulation object /tb_top/weight_indexing was not found in the design.
WARNING: Simulation object /tb_top/fc_bias was not found in the design.
WARNING: Simulation object /tb_top/bias_in was not found in the design.
WARNING: Simulation object /tb_top/conv1_bias was not found in the design.
WARNING: Simulation object /tb_top/conv2_bias was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in1 was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in2 was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in3 was not found in the design.
WARNING: Simulation object /tb_top/done was not found in the design.
WARNING: Simulation object /tb_top/ready was not found in the design.
WARNING: Simulation object /tb_top/result was not found in the design.
WARNING: Simulation object /tb_top/i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter1_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter2_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter3_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/bias_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer1/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer2/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer3/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/flatten_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/weight_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/data_out was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/bias_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/matmul_inst/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/result_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/valid_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/inputs_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/result_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/input_wires was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/max_index was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/i was not found in the design.
open_wave_config D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_1000_behav.wcfg
source tb_netlist.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3296.504 ; gain = 115.426
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_netlist_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 3296.504 ; gain = 115.426
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_top_1000 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_1000' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_1000_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/FC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/FC_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/Max_Pooling_ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/PE_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/ROM_Bias.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/ROM_Weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/buffer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/conv2d_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/fc_bias_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_bias_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/fc_weight_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_weight_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/global_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/max_finder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/shiftBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/sim_1/tb_top_1000.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_1000
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xelab -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_1000_behav xil_defaultlib.tb_top_1000 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_1000_behav xil_defaultlib.tb_top_1000 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/sim_1/tb_top_1000.v:149]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer
Compiling module xil_defaultlib.FC_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.fc_weight_ROM(WEIGHT_FILE="./dat...
Compiling module xil_defaultlib.fc_bias_ROM(BIAS_FILE="./data/fc...
Compiling module xil_defaultlib.ROM_Weight(WEIGHT_FILE_conv1_1="...
Compiling module xil_defaultlib.ROM_Bias(WEIGHT_FILE_bias_1="./d...
Compiling module xil_defaultlib.tb_top_1000
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_1000_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_1000_behav -key {Behavioral:sim_1:Functional:tb_top_1000} -tclbatch {tb_top_1000.tcl} -view {D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_behav.wcfg} -view {D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_1000_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/clk was not found in the design.
WARNING: Simulation object /tb_top/rstn was not found in the design.
WARNING: Simulation object /tb_top/start_i was not found in the design.
WARNING: Simulation object /tb_top/pixels was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_1 was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_2 was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_3 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_11 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_12 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_13 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_21 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_22 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_23 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_31 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_32 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_33 was not found in the design.
WARNING: Simulation object /tb_top/image_6rows was not found in the design.
WARNING: Simulation object /tb_top/zero_bias was not found in the design.
WARNING: Simulation object /tb_top/cycle was not found in the design.
WARNING: Simulation object /tb_top/image_idx was not found in the design.
WARNING: Simulation object /tb_top/weight_sel was not found in the design.
WARNING: Simulation object /tb_top/bias_sel was not found in the design.
WARNING: Simulation object /tb_top/image_rom_en was not found in the design.
WARNING: Simulation object /tb_top/weight_input_packed was not found in the design.
WARNING: Simulation object /tb_top/weight_enable was not found in the design.
WARNING: Simulation object /tb_top/weight_indexing was not found in the design.
WARNING: Simulation object /tb_top/fc_bias was not found in the design.
WARNING: Simulation object /tb_top/bias_in was not found in the design.
WARNING: Simulation object /tb_top/conv1_bias was not found in the design.
WARNING: Simulation object /tb_top/conv2_bias was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in1 was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in2 was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in3 was not found in the design.
WARNING: Simulation object /tb_top/done was not found in the design.
WARNING: Simulation object /tb_top/ready was not found in the design.
WARNING: Simulation object /tb_top/result was not found in the design.
WARNING: Simulation object /tb_top/i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter1_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter2_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter3_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/bias_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer1/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer2/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer3/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/flatten_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/weight_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/data_out was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/bias_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/matmul_inst/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/result_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/valid_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/inputs_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/result_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/input_wires was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/max_index was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/i was not found in the design.
open_wave_config D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_1000_behav.wcfg
WARNING: Simulation object /tb_netlist/clk was not found in the design.
WARNING: Simulation object /tb_netlist/rstn was not found in the design.
WARNING: Simulation object /tb_netlist/start_i was not found in the design.
WARNING: Simulation object /tb_netlist/true_labels was not found in the design.
WARNING: Simulation object /tb_netlist/conv1_weight_1 was not found in the design.
WARNING: Simulation object /tb_netlist/conv1_weight_2 was not found in the design.
WARNING: Simulation object /tb_netlist/conv1_weight_3 was not found in the design.
WARNING: Simulation object /tb_netlist/bias_1 was not found in the design.
WARNING: Simulation object /tb_netlist/conv2_weight_11 was not found in the design.
WARNING: Simulation object /tb_netlist/conv2_weight_12 was not found in the design.
WARNING: Simulation object /tb_netlist/conv2_weight_13 was not found in the design.
WARNING: Simulation object /tb_netlist/conv2_weight_21 was not found in the design.
WARNING: Simulation object /tb_netlist/conv2_weight_22 was not found in the design.
WARNING: Simulation object /tb_netlist/conv2_weight_23 was not found in the design.
WARNING: Simulation object /tb_netlist/conv2_weight_31 was not found in the design.
WARNING: Simulation object /tb_netlist/conv2_weight_32 was not found in the design.
WARNING: Simulation object /tb_netlist/conv2_weight_33 was not found in the design.
WARNING: Simulation object /tb_netlist/bias_2 was not found in the design.
WARNING: Simulation object /tb_netlist/image_6rows was not found in the design.
WARNING: Simulation object /tb_netlist/done_z was not found in the design.
WARNING: Simulation object /tb_netlist/cycle was not found in the design.
WARNING: Simulation object /tb_netlist/image_idx was not found in the design.
WARNING: Simulation object /tb_netlist/weight_sel was not found in the design.
WARNING: Simulation object /tb_netlist/bias_sel was not found in the design.
WARNING: Simulation object /tb_netlist/image_rom_en was not found in the design.
WARNING: Simulation object /tb_netlist/weight_input_packed was not found in the design.
WARNING: Simulation object /tb_netlist/weight_enable was not found in the design.
WARNING: Simulation object /tb_netlist/weight_indexing was not found in the design.
WARNING: Simulation object /tb_netlist/fc_bias was not found in the design.
WARNING: Simulation object /tb_netlist/zero_bias was not found in the design.
WARNING: Simulation object /tb_netlist/bias_in was not found in the design.
WARNING: Simulation object /tb_netlist/conv1_bias was not found in the design.
WARNING: Simulation object /tb_netlist/conv2_bias was not found in the design.
WARNING: Simulation object /tb_netlist/conv_weight_in1 was not found in the design.
WARNING: Simulation object /tb_netlist/conv_weight_in2 was not found in the design.
WARNING: Simulation object /tb_netlist/conv_weight_in3 was not found in the design.
WARNING: Simulation object /tb_netlist/done was not found in the design.
WARNING: Simulation object /tb_netlist/ready was not found in the design.
WARNING: Simulation object /tb_netlist/result was not found in the design.
WARNING: Simulation object /tb_netlist/img_offset was not found in the design.
WARNING: Simulation object /tb_netlist/accuracy was not found in the design.
WARNING: Simulation object /tb_netlist/img_count was not found in the design.
WARNING: Simulation object /tb_netlist/i was not found in the design.
source tb_top_1000.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_1000_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3403.945 ; gain = 7.547
current_wave_config {tb_top_1000_behav.wcfg}
tb_top_1000_behav.wcfg
add_wave {{/tb_top_1000}} 
WARNING: [Wavedata 42-489] Can't add object "/tb_top_1000/pixels" to the wave window because it has 6272000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_1000' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_1000_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xelab -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_1000_behav xil_defaultlib.tb_top_1000 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_1000_behav xil_defaultlib.tb_top_1000 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/sim_1/tb_top_1000.v:149]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3407.582 ; gain = 3.637
run all
Image 0: Success, Prediction = 0, True Label = 0
Image 1: Success, Prediction = 1, True Label = 1
Image 2: Success, Prediction = 2, True Label = 2
Image 3: Success, Prediction = 3, True Label = 3
Image 4: Success, Prediction = 4, True Label = 4
Image 5: Fail, Prediction = 8, True Label = 5
Image 6: Success, Prediction = 6, True Label = 6
Image 7: Success, Prediction = 7, True Label = 7
Image 8: Success, Prediction = 8, True Label = 8
Image 9: Success, Prediction = 9, True Label = 9
Image 10: Success, Prediction = 0, True Label = 0
Image 11: Success, Prediction = 1, True Label = 1
Image 12: Success, Prediction = 2, True Label = 2
Image 13: Success, Prediction = 3, True Label = 3
Image 14: Success, Prediction = 4, True Label = 4
Image 15: Success, Prediction = 5, True Label = 5
Image 16: Success, Prediction = 6, True Label = 6
Image 17: Success, Prediction = 7, True Label = 7
Image 18: Success, Prediction = 8, True Label = 8
Image 19: Success, Prediction = 9, True Label = 9
Image 20: Success, Prediction = 0, True Label = 0
Image 21: Success, Prediction = 1, True Label = 1
Image 22: Success, Prediction = 2, True Label = 2
Image 23: Success, Prediction = 3, True Label = 3
Image 24: Success, Prediction = 4, True Label = 4
Image 25: Success, Prediction = 5, True Label = 5
Image 26: Success, Prediction = 6, True Label = 6
Image 27: Success, Prediction = 7, True Label = 7
Image 28: Success, Prediction = 8, True Label = 8
Image 29: Success, Prediction = 9, True Label = 9
Image 30: Success, Prediction = 0, True Label = 0
Image 31: Success, Prediction = 1, True Label = 1
Image 32: Success, Prediction = 2, True Label = 2
Image 33: Success, Prediction = 3, True Label = 3
Image 34: Success, Prediction = 4, True Label = 4
Image 35: Success, Prediction = 5, True Label = 5
Image 36: Success, Prediction = 6, True Label = 6
Image 37: Success, Prediction = 7, True Label = 7
Image 38: Success, Prediction = 8, True Label = 8
Image 39: Success, Prediction = 9, True Label = 9
Image 40: Success, Prediction = 0, True Label = 0
Image 41: Success, Prediction = 1, True Label = 1
Image 42: Success, Prediction = 2, True Label = 2
Image 43: Success, Prediction = 3, True Label = 3
Image 44: Success, Prediction = 4, True Label = 4
Image 45: Success, Prediction = 5, True Label = 5
Image 46: Success, Prediction = 6, True Label = 6
Image 47: Success, Prediction = 7, True Label = 7
Image 48: Success, Prediction = 8, True Label = 8
Image 49: Success, Prediction = 9, True Label = 9
Image 50: Success, Prediction = 0, True Label = 0
Image 51: Success, Prediction = 1, True Label = 1
Image 52: Success, Prediction = 2, True Label = 2
Image 53: Success, Prediction = 3, True Label = 3
Image 54: Success, Prediction = 4, True Label = 4
Image 55: Success, Prediction = 5, True Label = 5
Image 56: Success, Prediction = 6, True Label = 6
Image 57: Success, Prediction = 7, True Label = 7
Image 58: Success, Prediction = 8, True Label = 8
Image 59: Success, Prediction = 9, True Label = 9
Image 60: Success, Prediction = 0, True Label = 0
Image 61: Success, Prediction = 1, True Label = 1
Image 62: Fail, Prediction = 1, True Label = 2
Image 63: Success, Prediction = 3, True Label = 3
Image 64: Success, Prediction = 4, True Label = 4
Image 65: Success, Prediction = 5, True Label = 5
Image 66: Success, Prediction = 6, True Label = 6
Image 67: Success, Prediction = 7, True Label = 7
Image 68: Success, Prediction = 8, True Label = 8
Image 69: Success, Prediction = 9, True Label = 9
Image 70: Success, Prediction = 0, True Label = 0
Image 71: Success, Prediction = 1, True Label = 1
Image 72: Success, Prediction = 2, True Label = 2
Image 73: Success, Prediction = 3, True Label = 3
Image 74: Success, Prediction = 4, True Label = 4
Image 75: Success, Prediction = 5, True Label = 5
Image 76: Success, Prediction = 6, True Label = 6
Image 77: Success, Prediction = 7, True Label = 7
Image 78: Success, Prediction = 8, True Label = 8
Image 79: Success, Prediction = 9, True Label = 9
Image 80: Success, Prediction = 0, True Label = 0
Image 81: Success, Prediction = 1, True Label = 1
Image 82: Success, Prediction = 2, True Label = 2
Image 83: Success, Prediction = 3, True Label = 3
Image 84: Success, Prediction = 4, True Label = 4
Image 85: Success, Prediction = 5, True Label = 5
Image 86: Success, Prediction = 6, True Label = 6
Image 87: Success, Prediction = 7, True Label = 7
Image 88: Success, Prediction = 8, True Label = 8
Image 89: Success, Prediction = 9, True Label = 9
Image 90: Success, Prediction = 0, True Label = 0
Image 91: Success, Prediction = 1, True Label = 1
Image 92: Success, Prediction = 2, True Label = 2
Image 93: Success, Prediction = 3, True Label = 3
Image 94: Success, Prediction = 4, True Label = 4
Image 95: Success, Prediction = 5, True Label = 5
Image 96: Success, Prediction = 6, True Label = 6
Image 97: Success, Prediction = 7, True Label = 7
Image 98: Success, Prediction = 8, True Label = 8
Image 99: Success, Prediction = 9, True Label = 9
Image 100: Success, Prediction = 0, True Label = 0
Image 101: Success, Prediction = 1, True Label = 1
Image 102: Success, Prediction = 2, True Label = 2
Image 103: Success, Prediction = 3, True Label = 3
Image 104: Success, Prediction = 4, True Label = 4
Image 105: Fail, Prediction = 8, True Label = 5
Image 106: Success, Prediction = 6, True Label = 6
Image 107: Success, Prediction = 7, True Label = 7
Image 108: Success, Prediction = 8, True Label = 8
Image 109: Success, Prediction = 9, True Label = 9
Image 110: Success, Prediction = 0, True Label = 0
Image 111: Success, Prediction = 1, True Label = 1
Image 112: Success, Prediction = 2, True Label = 2
Image 113: Success, Prediction = 3, True Label = 3
Image 114: Success, Prediction = 4, True Label = 4
Image 115: Success, Prediction = 5, True Label = 5
Image 116: Success, Prediction = 6, True Label = 6
Image 117: Success, Prediction = 7, True Label = 7
Image 118: Success, Prediction = 8, True Label = 8
Image 119: Success, Prediction = 9, True Label = 9
Image 120: Success, Prediction = 0, True Label = 0
Image 121: Success, Prediction = 1, True Label = 1
Image 122: Success, Prediction = 2, True Label = 2
Image 123: Success, Prediction = 3, True Label = 3
Image 124: Success, Prediction = 4, True Label = 4
Image 125: Success, Prediction = 5, True Label = 5
Image 126: Success, Prediction = 6, True Label = 6
Image 127: Success, Prediction = 7, True Label = 7
Image 128: Success, Prediction = 8, True Label = 8
Image 129: Success, Prediction = 9, True Label = 9
Image 130: Success, Prediction = 0, True Label = 0
Image 131: Success, Prediction = 1, True Label = 1
Image 132: Success, Prediction = 2, True Label = 2
Image 133: Success, Prediction = 3, True Label = 3
Image 134: Success, Prediction = 4, True Label = 4
Image 135: Success, Prediction = 5, True Label = 5
Image 136: Success, Prediction = 6, True Label = 6
Image 137: Success, Prediction = 7, True Label = 7
Image 138: Success, Prediction = 8, True Label = 8
Image 139: Success, Prediction = 9, True Label = 9
Image 140: Success, Prediction = 0, True Label = 0
Image 141: Success, Prediction = 1, True Label = 1
Image 142: Success, Prediction = 2, True Label = 2
Image 143: Success, Prediction = 3, True Label = 3
Image 144: Success, Prediction = 4, True Label = 4
Image 145: Success, Prediction = 5, True Label = 5
Image 146: Success, Prediction = 6, True Label = 6
Image 147: Success, Prediction = 7, True Label = 7
Image 148: Success, Prediction = 8, True Label = 8
Image 149: Success, Prediction = 9, True Label = 9
Image 150: Success, Prediction = 0, True Label = 0
Image 151: Success, Prediction = 1, True Label = 1
Image 152: Success, Prediction = 2, True Label = 2
Image 153: Success, Prediction = 3, True Label = 3
Image 154: Success, Prediction = 4, True Label = 4
Image 155: Success, Prediction = 5, True Label = 5
Image 156: Success, Prediction = 6, True Label = 6
Image 157: Success, Prediction = 7, True Label = 7
Image 158: Success, Prediction = 8, True Label = 8
Image 159: Success, Prediction = 9, True Label = 9
Image 160: Success, Prediction = 0, True Label = 0
Image 161: Success, Prediction = 1, True Label = 1
Image 162: Fail, Prediction = 1, True Label = 2
Image 163: Success, Prediction = 3, True Label = 3
Image 164: Success, Prediction = 4, True Label = 4
Image 165: Success, Prediction = 5, True Label = 5
Image 166: Success, Prediction = 6, True Label = 6
Image 167: Success, Prediction = 7, True Label = 7
Image 168: Success, Prediction = 8, True Label = 8
Image 169: Success, Prediction = 9, True Label = 9
Image 170: Success, Prediction = 0, True Label = 0
Image 171: Success, Prediction = 1, True Label = 1
Image 172: Success, Prediction = 2, True Label = 2
Image 173: Success, Prediction = 3, True Label = 3
Image 174: Success, Prediction = 4, True Label = 4
Image 175: Success, Prediction = 5, True Label = 5
Image 176: Success, Prediction = 6, True Label = 6
Image 177: Success, Prediction = 7, True Label = 7
Image 178: Success, Prediction = 8, True Label = 8
Image 179: Success, Prediction = 9, True Label = 9
Image 180: Success, Prediction = 0, True Label = 0
Image 181: Success, Prediction = 1, True Label = 1
Image 182: Success, Prediction = 2, True Label = 2
Image 183: Success, Prediction = 3, True Label = 3
Image 184: Success, Prediction = 4, True Label = 4
Image 185: Success, Prediction = 5, True Label = 5
Image 186: Success, Prediction = 6, True Label = 6
Image 187: Success, Prediction = 7, True Label = 7
Image 188: Success, Prediction = 8, True Label = 8
Image 189: Success, Prediction = 9, True Label = 9
Image 190: Success, Prediction = 0, True Label = 0
Image 191: Success, Prediction = 1, True Label = 1
Image 192: Success, Prediction = 2, True Label = 2
Image 193: Success, Prediction = 3, True Label = 3
Image 194: Success, Prediction = 4, True Label = 4
Image 195: Success, Prediction = 5, True Label = 5
Image 196: Success, Prediction = 6, True Label = 6
Image 197: Success, Prediction = 7, True Label = 7
Image 198: Success, Prediction = 8, True Label = 8
Image 199: Success, Prediction = 9, True Label = 9
Image 200: Success, Prediction = 0, True Label = 0
Image 201: Success, Prediction = 1, True Label = 1
Image 202: Success, Prediction = 2, True Label = 2
Image 203: Success, Prediction = 3, True Label = 3
Image 204: Success, Prediction = 4, True Label = 4
Image 205: Fail, Prediction = 8, True Label = 5
Image 206: Success, Prediction = 6, True Label = 6
Image 207: Success, Prediction = 7, True Label = 7
Image 208: Success, Prediction = 8, True Label = 8
Image 209: Success, Prediction = 9, True Label = 9
Image 210: Success, Prediction = 0, True Label = 0
Image 211: Success, Prediction = 1, True Label = 1
Image 212: Success, Prediction = 2, True Label = 2
Image 213: Success, Prediction = 3, True Label = 3
Image 214: Success, Prediction = 4, True Label = 4
Image 215: Success, Prediction = 5, True Label = 5
Image 216: Success, Prediction = 6, True Label = 6
Image 217: Success, Prediction = 7, True Label = 7
Image 218: Success, Prediction = 8, True Label = 8
Image 219: Success, Prediction = 9, True Label = 9
Image 220: Success, Prediction = 0, True Label = 0
Image 221: Success, Prediction = 1, True Label = 1
Image 222: Success, Prediction = 2, True Label = 2
Image 223: Success, Prediction = 3, True Label = 3
Image 224: Success, Prediction = 4, True Label = 4
Image 225: Success, Prediction = 5, True Label = 5
Image 226: Success, Prediction = 6, True Label = 6
Image 227: Success, Prediction = 7, True Label = 7
Image 228: Success, Prediction = 8, True Label = 8
Image 229: Success, Prediction = 9, True Label = 9
Image 230: Success, Prediction = 0, True Label = 0
Image 231: Success, Prediction = 1, True Label = 1
Image 232: Success, Prediction = 2, True Label = 2
Image 233: Success, Prediction = 3, True Label = 3
Image 234: Success, Prediction = 4, True Label = 4
Image 235: Success, Prediction = 5, True Label = 5
Image 236: Success, Prediction = 6, True Label = 6
Image 237: Success, Prediction = 7, True Label = 7
Image 238: Success, Prediction = 8, True Label = 8
Image 239: Success, Prediction = 9, True Label = 9
Image 240: Success, Prediction = 0, True Label = 0
Image 241: Success, Prediction = 1, True Label = 1
Image 242: Success, Prediction = 2, True Label = 2
Image 243: Success, Prediction = 3, True Label = 3
Image 244: Success, Prediction = 4, True Label = 4
Image 245: Success, Prediction = 5, True Label = 5
Image 246: Success, Prediction = 6, True Label = 6
Image 247: Success, Prediction = 7, True Label = 7
Image 248: Success, Prediction = 8, True Label = 8
Image 249: Success, Prediction = 9, True Label = 9
Image 250: Success, Prediction = 0, True Label = 0
Image 251: Success, Prediction = 1, True Label = 1
Image 252: Success, Prediction = 2, True Label = 2
Image 253: Success, Prediction = 3, True Label = 3
Image 254: Success, Prediction = 4, True Label = 4
Image 255: Success, Prediction = 5, True Label = 5
Image 256: Success, Prediction = 6, True Label = 6
Image 257: Success, Prediction = 7, True Label = 7
Image 258: Success, Prediction = 8, True Label = 8
Image 259: Success, Prediction = 9, True Label = 9
Image 260: Success, Prediction = 0, True Label = 0
Image 261: Success, Prediction = 1, True Label = 1
Image 262: Fail, Prediction = 1, True Label = 2
Image 263: Success, Prediction = 3, True Label = 3
Image 264: Success, Prediction = 4, True Label = 4
Image 265: Success, Prediction = 5, True Label = 5
Image 266: Success, Prediction = 6, True Label = 6
Image 267: Success, Prediction = 7, True Label = 7
Image 268: Success, Prediction = 8, True Label = 8
Image 269: Success, Prediction = 9, True Label = 9
Image 270: Success, Prediction = 0, True Label = 0
Image 271: Success, Prediction = 1, True Label = 1
Image 272: Success, Prediction = 2, True Label = 2
Image 273: Success, Prediction = 3, True Label = 3
Image 274: Success, Prediction = 4, True Label = 4
Image 275: Success, Prediction = 5, True Label = 5
Image 276: Success, Prediction = 6, True Label = 6
Image 277: Success, Prediction = 7, True Label = 7
Image 278: Success, Prediction = 8, True Label = 8
Image 279: Success, Prediction = 9, True Label = 9
Image 280: Success, Prediction = 0, True Label = 0
Image 281: Success, Prediction = 1, True Label = 1
Image 282: Success, Prediction = 2, True Label = 2
Image 283: Success, Prediction = 3, True Label = 3
Image 284: Success, Prediction = 4, True Label = 4
Image 285: Success, Prediction = 5, True Label = 5
Image 286: Success, Prediction = 6, True Label = 6
Image 287: Success, Prediction = 7, True Label = 7
Image 288: Success, Prediction = 8, True Label = 8
Image 289: Success, Prediction = 9, True Label = 9
Image 290: Success, Prediction = 0, True Label = 0
Image 291: Success, Prediction = 1, True Label = 1
Image 292: Success, Prediction = 2, True Label = 2
Image 293: Success, Prediction = 3, True Label = 3
Image 294: Success, Prediction = 4, True Label = 4
Image 295: Success, Prediction = 5, True Label = 5
Image 296: Success, Prediction = 6, True Label = 6
Image 297: Success, Prediction = 7, True Label = 7
Image 298: Success, Prediction = 8, True Label = 8
Image 299: Success, Prediction = 9, True Label = 9
Image 300: Success, Prediction = 0, True Label = 0
Image 301: Success, Prediction = 1, True Label = 1
Image 302: Success, Prediction = 2, True Label = 2
Image 303: Success, Prediction = 3, True Label = 3
Image 304: Success, Prediction = 4, True Label = 4
Image 305: Fail, Prediction = 8, True Label = 5
Image 306: Success, Prediction = 6, True Label = 6
Image 307: Success, Prediction = 7, True Label = 7
Image 308: Success, Prediction = 8, True Label = 8
Image 309: Success, Prediction = 9, True Label = 9
Image 310: Success, Prediction = 0, True Label = 0
Image 311: Success, Prediction = 1, True Label = 1
Image 312: Success, Prediction = 2, True Label = 2
Image 313: Success, Prediction = 3, True Label = 3
Image 314: Success, Prediction = 4, True Label = 4
Image 315: Success, Prediction = 5, True Label = 5
Image 316: Success, Prediction = 6, True Label = 6
Image 317: Success, Prediction = 7, True Label = 7
Image 318: Success, Prediction = 8, True Label = 8
Image 319: Success, Prediction = 9, True Label = 9
Image 320: Success, Prediction = 0, True Label = 0
Image 321: Success, Prediction = 1, True Label = 1
Image 322: Success, Prediction = 2, True Label = 2
Image 323: Success, Prediction = 3, True Label = 3
Image 324: Success, Prediction = 4, True Label = 4
Image 325: Success, Prediction = 5, True Label = 5
Image 326: Success, Prediction = 6, True Label = 6
Image 327: Success, Prediction = 7, True Label = 7
Image 328: Success, Prediction = 8, True Label = 8
Image 329: Success, Prediction = 9, True Label = 9
Image 330: Success, Prediction = 0, True Label = 0
Image 331: Success, Prediction = 1, True Label = 1
Image 332: Success, Prediction = 2, True Label = 2
Image 333: Success, Prediction = 3, True Label = 3
Image 334: Success, Prediction = 4, True Label = 4
Image 335: Success, Prediction = 5, True Label = 5
Image 336: Success, Prediction = 6, True Label = 6
Image 337: Success, Prediction = 7, True Label = 7
Image 338: Success, Prediction = 8, True Label = 8
Image 339: Success, Prediction = 9, True Label = 9
Image 340: Success, Prediction = 0, True Label = 0
Image 341: Success, Prediction = 1, True Label = 1
Image 342: Success, Prediction = 2, True Label = 2
Image 343: Success, Prediction = 3, True Label = 3
Image 344: Success, Prediction = 4, True Label = 4
Image 345: Success, Prediction = 5, True Label = 5
Image 346: Success, Prediction = 6, True Label = 6
Image 347: Success, Prediction = 7, True Label = 7
Image 348: Success, Prediction = 8, True Label = 8
Image 349: Success, Prediction = 9, True Label = 9
Image 350: Success, Prediction = 0, True Label = 0
Image 351: Success, Prediction = 1, True Label = 1
Image 352: Success, Prediction = 2, True Label = 2
Image 353: Success, Prediction = 3, True Label = 3
Image 354: Success, Prediction = 4, True Label = 4
Image 355: Success, Prediction = 5, True Label = 5
Image 356: Success, Prediction = 6, True Label = 6
Image 357: Success, Prediction = 7, True Label = 7
Image 358: Success, Prediction = 8, True Label = 8
Image 359: Success, Prediction = 9, True Label = 9
Image 360: Success, Prediction = 0, True Label = 0
Image 361: Success, Prediction = 1, True Label = 1
Image 362: Fail, Prediction = 1, True Label = 2
Image 363: Success, Prediction = 3, True Label = 3
Image 364: Success, Prediction = 4, True Label = 4
Image 365: Success, Prediction = 5, True Label = 5
Image 366: Success, Prediction = 6, True Label = 6
Image 367: Success, Prediction = 7, True Label = 7
Image 368: Success, Prediction = 8, True Label = 8
Image 369: Success, Prediction = 9, True Label = 9
Image 370: Success, Prediction = 0, True Label = 0
Image 371: Success, Prediction = 1, True Label = 1
Image 372: Success, Prediction = 2, True Label = 2
Image 373: Success, Prediction = 3, True Label = 3
Image 374: Success, Prediction = 4, True Label = 4
Image 375: Success, Prediction = 5, True Label = 5
Image 376: Success, Prediction = 6, True Label = 6
Image 377: Success, Prediction = 7, True Label = 7
Image 378: Success, Prediction = 8, True Label = 8
Image 379: Success, Prediction = 9, True Label = 9
Image 380: Success, Prediction = 0, True Label = 0
Image 381: Success, Prediction = 1, True Label = 1
Image 382: Success, Prediction = 2, True Label = 2
Image 383: Success, Prediction = 3, True Label = 3
Image 384: Success, Prediction = 4, True Label = 4
Image 385: Success, Prediction = 5, True Label = 5
Image 386: Success, Prediction = 6, True Label = 6
Image 387: Success, Prediction = 7, True Label = 7
Image 388: Success, Prediction = 8, True Label = 8
Image 389: Success, Prediction = 9, True Label = 9
Image 390: Success, Prediction = 0, True Label = 0
Image 391: Success, Prediction = 1, True Label = 1
Image 392: Success, Prediction = 2, True Label = 2
Image 393: Success, Prediction = 3, True Label = 3
Image 394: Success, Prediction = 4, True Label = 4
Image 395: Success, Prediction = 5, True Label = 5
Image 396: Success, Prediction = 6, True Label = 6
Image 397: Success, Prediction = 7, True Label = 7
Image 398: Success, Prediction = 8, True Label = 8
Image 399: Success, Prediction = 9, True Label = 9
Image 400: Success, Prediction = 0, True Label = 0
Image 401: Success, Prediction = 1, True Label = 1
Image 402: Success, Prediction = 2, True Label = 2
Image 403: Success, Prediction = 3, True Label = 3
Image 404: Success, Prediction = 4, True Label = 4
Image 405: Fail, Prediction = 8, True Label = 5
Image 406: Success, Prediction = 6, True Label = 6
Image 407: Success, Prediction = 7, True Label = 7
Image 408: Success, Prediction = 8, True Label = 8
Image 409: Success, Prediction = 9, True Label = 9
Image 410: Success, Prediction = 0, True Label = 0
Image 411: Success, Prediction = 1, True Label = 1
Image 412: Success, Prediction = 2, True Label = 2
Image 413: Success, Prediction = 3, True Label = 3
Image 414: Success, Prediction = 4, True Label = 4
Image 415: Success, Prediction = 5, True Label = 5
Image 416: Success, Prediction = 6, True Label = 6
Image 417: Success, Prediction = 7, True Label = 7
Image 418: Success, Prediction = 8, True Label = 8
Image 419: Success, Prediction = 9, True Label = 9
Image 420: Success, Prediction = 0, True Label = 0
Image 421: Success, Prediction = 1, True Label = 1
Image 422: Success, Prediction = 2, True Label = 2
Image 423: Success, Prediction = 3, True Label = 3
Image 424: Success, Prediction = 4, True Label = 4
Image 425: Success, Prediction = 5, True Label = 5
Image 426: Success, Prediction = 6, True Label = 6
Image 427: Success, Prediction = 7, True Label = 7
Image 428: Success, Prediction = 8, True Label = 8
Image 429: Success, Prediction = 9, True Label = 9
Image 430: Success, Prediction = 0, True Label = 0
Image 431: Success, Prediction = 1, True Label = 1
Image 432: Success, Prediction = 2, True Label = 2
Image 433: Success, Prediction = 3, True Label = 3
Image 434: Success, Prediction = 4, True Label = 4
Image 435: Success, Prediction = 5, True Label = 5
Image 436: Success, Prediction = 6, True Label = 6
Image 437: Success, Prediction = 7, True Label = 7
Image 438: Success, Prediction = 8, True Label = 8
Image 439: Success, Prediction = 9, True Label = 9
Image 440: Success, Prediction = 0, True Label = 0
Image 441: Success, Prediction = 1, True Label = 1
Image 442: Success, Prediction = 2, True Label = 2
Image 443: Success, Prediction = 3, True Label = 3
Image 444: Success, Prediction = 4, True Label = 4
Image 445: Success, Prediction = 5, True Label = 5
Image 446: Success, Prediction = 6, True Label = 6
Image 447: Success, Prediction = 7, True Label = 7
Image 448: Success, Prediction = 8, True Label = 8
Image 449: Success, Prediction = 9, True Label = 9
Image 450: Success, Prediction = 0, True Label = 0
Image 451: Success, Prediction = 1, True Label = 1
Image 452: Success, Prediction = 2, True Label = 2
Image 453: Success, Prediction = 3, True Label = 3
Image 454: Success, Prediction = 4, True Label = 4
Image 455: Success, Prediction = 5, True Label = 5
Image 456: Success, Prediction = 6, True Label = 6
Image 457: Success, Prediction = 7, True Label = 7
Image 458: Success, Prediction = 8, True Label = 8
Image 459: Success, Prediction = 9, True Label = 9
Image 460: Success, Prediction = 0, True Label = 0
Image 461: Success, Prediction = 1, True Label = 1
Image 462: Fail, Prediction = 1, True Label = 2
Image 463: Success, Prediction = 3, True Label = 3
Image 464: Success, Prediction = 4, True Label = 4
Image 465: Success, Prediction = 5, True Label = 5
Image 466: Success, Prediction = 6, True Label = 6
Image 467: Success, Prediction = 7, True Label = 7
Image 468: Success, Prediction = 8, True Label = 8
Image 469: Success, Prediction = 9, True Label = 9
Image 470: Success, Prediction = 0, True Label = 0
Image 471: Success, Prediction = 1, True Label = 1
Image 472: Success, Prediction = 2, True Label = 2
Image 473: Success, Prediction = 3, True Label = 3
Image 474: Success, Prediction = 4, True Label = 4
Image 475: Success, Prediction = 5, True Label = 5
Image 476: Success, Prediction = 6, True Label = 6
Image 477: Success, Prediction = 7, True Label = 7
Image 478: Success, Prediction = 8, True Label = 8
Image 479: Success, Prediction = 9, True Label = 9
Image 480: Success, Prediction = 0, True Label = 0
Image 481: Success, Prediction = 1, True Label = 1
Image 482: Success, Prediction = 2, True Label = 2
Image 483: Success, Prediction = 3, True Label = 3
Image 484: Success, Prediction = 4, True Label = 4
Image 485: Success, Prediction = 5, True Label = 5
Image 486: Success, Prediction = 6, True Label = 6
Image 487: Success, Prediction = 7, True Label = 7
Image 488: Success, Prediction = 8, True Label = 8
Image 489: Success, Prediction = 9, True Label = 9
Image 490: Success, Prediction = 0, True Label = 0
Image 491: Success, Prediction = 1, True Label = 1
Image 492: Success, Prediction = 2, True Label = 2
Image 493: Success, Prediction = 3, True Label = 3
Image 494: Success, Prediction = 4, True Label = 4
Image 495: Success, Prediction = 5, True Label = 5
Image 496: Success, Prediction = 6, True Label = 6
Image 497: Success, Prediction = 7, True Label = 7
Image 498: Success, Prediction = 8, True Label = 8
Image 499: Success, Prediction = 9, True Label = 9
Image 500: Success, Prediction = 0, True Label = 0
Image 501: Success, Prediction = 1, True Label = 1
Image 502: Success, Prediction = 2, True Label = 2
Image 503: Success, Prediction = 3, True Label = 3
Image 504: Success, Prediction = 4, True Label = 4
Image 505: Fail, Prediction = 8, True Label = 5
Image 506: Success, Prediction = 6, True Label = 6
Image 507: Success, Prediction = 7, True Label = 7
Image 508: Success, Prediction = 8, True Label = 8
Image 509: Success, Prediction = 9, True Label = 9
Image 510: Success, Prediction = 0, True Label = 0
Image 511: Success, Prediction = 1, True Label = 1
Image 512: Success, Prediction = 2, True Label = 2
Image 513: Success, Prediction = 3, True Label = 3
Image 514: Success, Prediction = 4, True Label = 4
Image 515: Success, Prediction = 5, True Label = 5
Image 516: Success, Prediction = 6, True Label = 6
Image 517: Success, Prediction = 7, True Label = 7
Image 518: Success, Prediction = 8, True Label = 8
Image 519: Success, Prediction = 9, True Label = 9
Image 520: Success, Prediction = 0, True Label = 0
Image 521: Success, Prediction = 1, True Label = 1
Image 522: Success, Prediction = 2, True Label = 2
Image 523: Success, Prediction = 3, True Label = 3
Image 524: Success, Prediction = 4, True Label = 4
Image 525: Success, Prediction = 5, True Label = 5
Image 526: Success, Prediction = 6, True Label = 6
Image 527: Success, Prediction = 7, True Label = 7
Image 528: Success, Prediction = 8, True Label = 8
Image 529: Success, Prediction = 9, True Label = 9
Image 530: Success, Prediction = 0, True Label = 0
Image 531: Success, Prediction = 1, True Label = 1
Image 532: Success, Prediction = 2, True Label = 2
Image 533: Success, Prediction = 3, True Label = 3
Image 534: Success, Prediction = 4, True Label = 4
Image 535: Success, Prediction = 5, True Label = 5
Image 536: Success, Prediction = 6, True Label = 6
Image 537: Success, Prediction = 7, True Label = 7
Image 538: Success, Prediction = 8, True Label = 8
Image 539: Success, Prediction = 9, True Label = 9
Image 540: Success, Prediction = 0, True Label = 0
Image 541: Success, Prediction = 1, True Label = 1
Image 542: Success, Prediction = 2, True Label = 2
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3411.004 ; gain = 3.422
save_wave_config {D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_1000_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_1000' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_1000_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xelab -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_1000_behav xil_defaultlib.tb_top_1000 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_1000_behav xil_defaultlib.tb_top_1000 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/sim_1/tb_top_1000.v:149]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_1000_behav -key {Behavioral:sim_1:Functional:tb_top_1000} -tclbatch {tb_top_1000.tcl} -view {D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_behav.wcfg} -view {D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_1000_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/clk was not found in the design.
WARNING: Simulation object /tb_top/rstn was not found in the design.
WARNING: Simulation object /tb_top/start_i was not found in the design.
WARNING: Simulation object /tb_top/pixels was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_1 was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_2 was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_3 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_11 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_12 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_13 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_21 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_22 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_23 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_31 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_32 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_33 was not found in the design.
WARNING: Simulation object /tb_top/image_6rows was not found in the design.
WARNING: Simulation object /tb_top/zero_bias was not found in the design.
WARNING: Simulation object /tb_top/cycle was not found in the design.
WARNING: Simulation object /tb_top/image_idx was not found in the design.
WARNING: Simulation object /tb_top/weight_sel was not found in the design.
WARNING: Simulation object /tb_top/bias_sel was not found in the design.
WARNING: Simulation object /tb_top/image_rom_en was not found in the design.
WARNING: Simulation object /tb_top/weight_input_packed was not found in the design.
WARNING: Simulation object /tb_top/weight_enable was not found in the design.
WARNING: Simulation object /tb_top/weight_indexing was not found in the design.
WARNING: Simulation object /tb_top/fc_bias was not found in the design.
WARNING: Simulation object /tb_top/bias_in was not found in the design.
WARNING: Simulation object /tb_top/conv1_bias was not found in the design.
WARNING: Simulation object /tb_top/conv2_bias was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in1 was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in2 was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in3 was not found in the design.
WARNING: Simulation object /tb_top/done was not found in the design.
WARNING: Simulation object /tb_top/ready was not found in the design.
WARNING: Simulation object /tb_top/result was not found in the design.
WARNING: Simulation object /tb_top/i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter1_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter2_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter3_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/bias_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer1/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer2/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer3/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/flatten_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/weight_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/data_out was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/bias_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/matmul_inst/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/result_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/valid_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/inputs_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/result_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/input_wires was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/max_index was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/i was not found in the design.
open_wave_config D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_1000_behav.wcfg
source tb_top_1000.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3417.555 ; gain = 5.137
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_1000_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3417.555 ; gain = 5.137
current_wave_config {tb_top_1000_behav.wcfg}
tb_top_1000_behav.wcfg
add_wave {{/tb_top_1000/TOP_inst/PE_inst/ACC_Ch1}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_1000' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_1000_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xelab -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_1000_behav xil_defaultlib.tb_top_1000 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_1000_behav xil_defaultlib.tb_top_1000 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/sim_1/tb_top_1000.v:149]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3432.332 ; gain = 14.777
run 10 us
Image 0: Success, Prediction = 0, True Label = 0
Image 1: Success, Prediction = 1, True Label = 1
Image 2: Success, Prediction = 2, True Label = 2
Image 3: Success, Prediction = 3, True Label = 3
Image 4: Success, Prediction = 4, True Label = 4
Image 5: Fail, Prediction = 8, True Label = 5
Image 6: Success, Prediction = 6, True Label = 6
Image 7: Success, Prediction = 7, True Label = 7
save_wave_config {D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_1000_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_netlist [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_netlist' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_netlist_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/1_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module netlist
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/ROM_Bias.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/ROM_Weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/asap7_library/asap7sc7p5t_AO_RVT_TT_201020.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A2O1A1Ixp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module A2O1A1O1Ixp25_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO211x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO21x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO21x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO221x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO221x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO222x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO22x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO22x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO31x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO322x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO32x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO32x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO331x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO331x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO332x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO332x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO333x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO333x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AO33x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI211x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI211xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI21x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI21xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI21xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI221x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI221xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI222xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI22x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI22xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI22xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI311xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI31xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI31xp67_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI321xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI322xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI32xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI331xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI332xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI333xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AOI33xp33_ASAP7_75t_R
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/asap7_library/asap7sc7p5t_INVBUF_RVT_TT_201020.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUFx10_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx12_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx12f_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx16f_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx24_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx3_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx4_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx4f_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx6f_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module BUFx8_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module CKINVDCx10_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module CKINVDCx11_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module CKINVDCx12_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module CKINVDCx14_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module CKINVDCx16_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module CKINVDCx20_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module CKINVDCx5p33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module CKINVDCx6p67_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module CKINVDCx8_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module CKINVDCx9p33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module HB1xp67_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module HB2xp67_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module HB3xp67_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module HB4xp67_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVx11_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVx13_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVx2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVx3_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVx4_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVx5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVx6_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVx8_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVxp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module INVxp67_ASAP7_75t_R
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/asap7_library/asap7sc7p5t_OA_RVT_TT_201020.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module O2A1O1Ixp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module O2A1O1Ixp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA211x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA21x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA221x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA222x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA22x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA31x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA331x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA331x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA332x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA332x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA333x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA333x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OA33x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI211xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI21x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI21xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI21xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI221xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI222xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI22x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI22xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI22xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI311xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI31xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI31xp67_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI321xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI322xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI32xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI331xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI332xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI333xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OAI33xp33_ASAP7_75t_R
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/asap7_library/asap7sc7p5t_SEQ_RVT_TT_220101.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFASRHQNx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DFFHQNx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DFFHQNx2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DFFHQNx3_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DFFHQx4_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DFFLQNx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DFFLQNx2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DFFLQNx3_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DFFLQx4_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DHLx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DHLx2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DHLx3_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DLLx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DLLx2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module DLLx3_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module ICGx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module ICGx2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module ICGx2p67DC_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module ICGx3_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module ICGx4DC_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module ICGx4_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module ICGx5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module ICGx5p33DC_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module ICGx6p67DC_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module ICGx8DC_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module SDFHx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module SDFHx2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module SDFHx3_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module SDFHx4_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module SDFLx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module SDFLx2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module SDFLx3_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module SDFLx4_ASAP7_75t_R
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/asap7_library/asap7sc7p5t_SIMPLE_RVT_TT_201020.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AND2x4_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AND2x6_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AND3x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AND3x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AND3x4_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AND4x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AND4x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AND5x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module AND5x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module FAx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module HAxp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module MAJIxp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module MAJx2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module MAJx3_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND2x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND2x1p5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND2x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND2xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND2xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND2xp67_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND3x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND3x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND3xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND4xp25_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND4xp75_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NAND5xp2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR2x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR2x1p5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR2x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR2xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR2xp67_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR3x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR3x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR3xp33_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR4xp25_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR4xp75_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module NOR5xp2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OR2x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OR2x4_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OR2x6_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OR3x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OR3x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OR3x4_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OR4x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OR4x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OR5x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module OR5x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module TIEHIx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module TIELOx1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module XNOR2x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module XNOR2x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module XNOR2xp5_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module XOR2x1_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module XOR2x2_ASAP7_75t_R
INFO: [VRFC 10-311] analyzing module XOR2xp5_ASAP7_75t_R
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/asap7_library/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFHQNx1_ASAP7_75t_R
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DFFHQNx1_ASAP7_75t_R' [D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/asap7_library/dff.v:7]
INFO: [VRFC 10-311] analyzing module DFFHQNx2_ASAP7_75t_R
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DFFHQNx2_ASAP7_75t_R' [D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/asap7_library/dff.v:16]
INFO: [VRFC 10-311] analyzing module DFFHQNx3_ASAP7_75t_R
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DFFHQNx3_ASAP7_75t_R' [D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/asap7_library/dff.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/fc_bias_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_bias_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/fc_weight_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_weight_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/sim_1/tb_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_netlist
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 4785.227 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xelab -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_netlist_behav xil_defaultlib.tb_netlist xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_netlist_behav xil_defaultlib.tb_netlist xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/sim_1/tb_netlist.v:149]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/1_synth.v" Line 3. Module netlist doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/ROM_Weight.v" Line 1. Module ROM_Weight(WEIGHT_FILE_conv1_1="./data/conv1_weight_1.txt",WEIGHT_FILE_conv1_2="./data/conv1_weight_2.txt",WEIGHT_FILE_conv1_3="./data/conv1_weight_3.txt",WEIGHT_FILE_conv2_11="./data/conv2_weight_11.txt",WEIGHT_FILE_conv2_12="./data/conv2_weight_12.txt",WEIGHT_FILE_conv2_13="./data/conv2_weight_13.txt",WEIGHT_FILE_conv2_21="./data/conv2_weight_21.txt",WEIGHT_FILE_conv2_22="./data/conv2_weight_22.txt",WEIGHT_FILE_conv2_23="./data/conv2_weight_23.txt",WEIGHT_FILE_conv2_31="./data/conv2_weight_31.txt",WEIGHT_FILE_conv2_32="./data/conv2_weight_32.txt",WEIGHT_FILE_conv2_33="./data/conv2_weight_33.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/ROM_Bias.v" Line 1. Module ROM_Bias(WEIGHT_FILE_bias_1="./data/conv1_bias.txt",WEIGHT_FILE_bias_2="./data/conv2_bias.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.INVx1_ASAP7_75t_R
Compiling module xil_defaultlib.NAND2x1_ASAP7_75t_R
Compiling module xil_defaultlib.OA211x2_ASAP7_75t_R
Compiling module xil_defaultlib.OR3x1_ASAP7_75t_R
Compiling module xil_defaultlib.OA21x2_ASAP7_75t_R
Compiling module xil_defaultlib.AND2x2_ASAP7_75t_R
Compiling module xil_defaultlib.AO21x1_ASAP7_75t_R
Compiling module xil_defaultlib.BUFx2_ASAP7_75t_R
Compiling module xil_defaultlib.OR2x2_ASAP7_75t_R
Compiling module xil_defaultlib.OAI21x1_ASAP7_75t_R
Compiling module xil_defaultlib.NOR2x1_ASAP7_75t_R
Compiling module xil_defaultlib.AND3x1_ASAP7_75t_R
Compiling module xil_defaultlib.BUFx5_ASAP7_75t_R
Compiling module xil_defaultlib.XOR2x2_ASAP7_75t_R
Compiling module xil_defaultlib.BUFx6f_ASAP7_75t_R
Compiling module xil_defaultlib.AOI21x1_ASAP7_75t_R
Compiling module xil_defaultlib.XNOR2x2_ASAP7_75t_R
Compiling module xil_defaultlib.BUFx4_ASAP7_75t_R
Compiling module xil_defaultlib.OAI22x1_ASAP7_75t_R
Compiling module xil_defaultlib.OA22x2_ASAP7_75t_R
Compiling module xil_defaultlib.AND4x1_ASAP7_75t_R
Compiling module xil_defaultlib.AND5x1_ASAP7_75t_R
Compiling module xil_defaultlib.AO22x1_ASAP7_75t_R
Compiling module xil_defaultlib.OR4x1_ASAP7_75t_R
Compiling module xil_defaultlib.AOI211x1_ASAP7_75t_R
Compiling module xil_defaultlib.OR5x1_ASAP7_75t_R
Compiling module xil_defaultlib.AO32x1_ASAP7_75t_R
Compiling module xil_defaultlib.AO221x1_ASAP7_75t_R
Compiling module xil_defaultlib.MAJx2_ASAP7_75t_R
Compiling module xil_defaultlib.AO22x2_ASAP7_75t_R
Compiling module xil_defaultlib.NOR3x1_ASAP7_75t_R
Compiling module xil_defaultlib.OR3x2_ASAP7_75t_R
Compiling module xil_defaultlib.AOI22x1_ASAP7_75t_R
Compiling module xil_defaultlib.AO31x2_ASAP7_75t_R
Compiling module xil_defaultlib.OA31x2_ASAP7_75t_R
Compiling module xil_defaultlib.AO211x2_ASAP7_75t_R
Compiling module xil_defaultlib.OA33x2_ASAP7_75t_R
Compiling module xil_defaultlib.BUFx3_ASAP7_75t_R
Compiling module xil_defaultlib.NAND3x1_ASAP7_75t_R
Compiling module xil_defaultlib.AO33x2_ASAP7_75t_R
Compiling module xil_defaultlib.AO21x2_ASAP7_75t_R
Compiling module xil_defaultlib.AOI221x1_ASAP7_75t_R
Compiling module xil_defaultlib.FAx1_ASAP7_75t_R
Compiling module xil_defaultlib.HAxp5_ASAP7_75t_R
Compiling module xil_defaultlib.TIELOx1_ASAP7_75t_R
Compiling module xil_defaultlib.DFFHQNx1_ASAP7_75t_R
Compiling module xil_defaultlib.DLLx1_ASAP7_75t_R
Compiling module xil_defaultlib.netlist
Compiling module xil_defaultlib.fc_weight_ROM(WEIGHT_FILE="./dat...
Compiling module xil_defaultlib.fc_bias_ROM(BIAS_FILE="./data/fc...
Compiling module xil_defaultlib.ROM_Weight(WEIGHT_FILE_conv1_1="...
Compiling module xil_defaultlib.ROM_Bias(WEIGHT_FILE_bias_1="./d...
Compiling module xil_defaultlib.tb_netlist
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_netlist_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 4785.227 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_netlist_behav -key {Behavioral:sim_1:Functional:tb_netlist} -tclbatch {tb_netlist.tcl} -view {D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_behav.wcfg} -view {D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_1000_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/clk was not found in the design.
WARNING: Simulation object /tb_top/rstn was not found in the design.
WARNING: Simulation object /tb_top/start_i was not found in the design.
WARNING: Simulation object /tb_top/pixels was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_1 was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_2 was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_3 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_11 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_12 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_13 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_21 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_22 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_23 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_31 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_32 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_33 was not found in the design.
WARNING: Simulation object /tb_top/image_6rows was not found in the design.
WARNING: Simulation object /tb_top/zero_bias was not found in the design.
WARNING: Simulation object /tb_top/cycle was not found in the design.
WARNING: Simulation object /tb_top/image_idx was not found in the design.
WARNING: Simulation object /tb_top/weight_sel was not found in the design.
WARNING: Simulation object /tb_top/bias_sel was not found in the design.
WARNING: Simulation object /tb_top/image_rom_en was not found in the design.
WARNING: Simulation object /tb_top/weight_input_packed was not found in the design.
WARNING: Simulation object /tb_top/weight_enable was not found in the design.
WARNING: Simulation object /tb_top/weight_indexing was not found in the design.
WARNING: Simulation object /tb_top/fc_bias was not found in the design.
WARNING: Simulation object /tb_top/bias_in was not found in the design.
WARNING: Simulation object /tb_top/conv1_bias was not found in the design.
WARNING: Simulation object /tb_top/conv2_bias was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in1 was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in2 was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in3 was not found in the design.
WARNING: Simulation object /tb_top/done was not found in the design.
WARNING: Simulation object /tb_top/ready was not found in the design.
WARNING: Simulation object /tb_top/result was not found in the design.
WARNING: Simulation object /tb_top/i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter1_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter2_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter3_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/bias_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer1/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer2/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer3/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/flatten_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/weight_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/data_out was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/bias_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/matmul_inst/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/result_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/valid_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/inputs_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/result_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/input_wires was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/max_index was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/i was not found in the design.
open_wave_config D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_1000_behav.wcfg
WARNING: Simulation object /tb_top_1000/clk was not found in the design.
WARNING: Simulation object /tb_top_1000/rstn was not found in the design.
WARNING: Simulation object /tb_top_1000/start_i was not found in the design.
WARNING: Simulation object /tb_top_1000/true_labels was not found in the design.
WARNING: Simulation object /tb_top_1000/conv1_weight_1 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv1_weight_2 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv1_weight_3 was not found in the design.
WARNING: Simulation object /tb_top_1000/bias_1 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_11 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_12 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_13 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_21 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_22 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_23 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_31 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_32 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_33 was not found in the design.
WARNING: Simulation object /tb_top_1000/bias_2 was not found in the design.
WARNING: Simulation object /tb_top_1000/image_6rows was not found in the design.
WARNING: Simulation object /tb_top_1000/done_z was not found in the design.
WARNING: Simulation object /tb_top_1000/cycle was not found in the design.
WARNING: Simulation object /tb_top_1000/image_idx was not found in the design.
WARNING: Simulation object /tb_top_1000/weight_sel was not found in the design.
WARNING: Simulation object /tb_top_1000/bias_sel was not found in the design.
WARNING: Simulation object /tb_top_1000/image_rom_en was not found in the design.
WARNING: Simulation object /tb_top_1000/weight_input_packed was not found in the design.
WARNING: Simulation object /tb_top_1000/weight_enable was not found in the design.
WARNING: Simulation object /tb_top_1000/weight_indexing was not found in the design.
WARNING: Simulation object /tb_top_1000/fc_bias was not found in the design.
WARNING: Simulation object /tb_top_1000/zero_bias was not found in the design.
WARNING: Simulation object /tb_top_1000/bias_in was not found in the design.
WARNING: Simulation object /tb_top_1000/conv1_bias was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_bias was not found in the design.
WARNING: Simulation object /tb_top_1000/conv_weight_in1 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv_weight_in2 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv_weight_in3 was not found in the design.
WARNING: Simulation object /tb_top_1000/done was not found in the design.
WARNING: Simulation object /tb_top_1000/ready was not found in the design.
WARNING: Simulation object /tb_top_1000/result was not found in the design.
WARNING: Simulation object /tb_top_1000/img_offset was not found in the design.
WARNING: Simulation object /tb_top_1000/accuracy was not found in the design.
WARNING: Simulation object /tb_top_1000/img_count was not found in the design.
WARNING: Simulation object /tb_top_1000/i was not found in the design.
WARNING: Simulation object /tb_top_1000/TOP_inst/PE_inst/ACC_Ch1/clk_i was not found in the design.
WARNING: Simulation object /tb_top_1000/TOP_inst/PE_inst/ACC_Ch1/rstn_i was not found in the design.
WARNING: Simulation object /tb_top_1000/TOP_inst/PE_inst/ACC_Ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top_1000/TOP_inst/PE_inst/ACC_Ch1/rd_en_i was not found in the design.
WARNING: Simulation object /tb_top_1000/TOP_inst/PE_inst/ACC_Ch1/bias_i was not found in the design.
WARNING: Simulation object /tb_top_1000/TOP_inst/PE_inst/ACC_Ch1/conv_in was not found in the design.
WARNING: Simulation object /tb_top_1000/TOP_inst/PE_inst/ACC_Ch1/conv_sum was not found in the design.
WARNING: Simulation object /tb_top_1000/TOP_inst/PE_inst/ACC_Ch1/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top_1000/TOP_inst/PE_inst/ACC_Ch1/acc was not found in the design.
WARNING: Simulation object /tb_top_1000/TOP_inst/PE_inst/ACC_Ch1/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top_1000/TOP_inst/PE_inst/ACC_Ch1/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top_1000/TOP_inst/PE_inst/ACC_Ch1/cycle_count was not found in the design.
WARNING: Simulation object /tb_top_1000/TOP_inst/PE_inst/ACC_Ch1/signed_bias was not found in the design.
WARNING: Simulation object /tb_top_1000/TOP_inst/PE_inst/ACC_Ch1/j was not found in the design.
source tb_netlist.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_netlist_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:58 . Memory (MB): peak = 5271.086 ; gain = 485.859
current_wave_config {tb_top_1000_behav.wcfg}
tb_top_1000_behav.wcfg
add_wave {{/tb_netlist}} 
WARNING: [Wavedata 42-489] Can't add object "/tb_netlist/pixels" to the wave window because it has 6272000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_netlist' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_netlist_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 6147.352 ; gain = 798.688
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xelab -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_netlist_behav xil_defaultlib.tb_netlist xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_netlist_behav xil_defaultlib.tb_netlist xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/sim_1/tb_netlist.v:149]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 6147.352 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 6147.352 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 6283.641 ; gain = 136.289
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:56 . Memory (MB): peak = 6283.641 ; gain = 1012.555
save_wave_config {D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_1000_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 04:59:18 2024...
