
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 684.07

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: l_o_r[36]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 ^ input external delay
     1    1.25    0.00    0.00  200.00 ^ rst (in)
                                         rst (net)
                  0.31    0.10  200.10 ^ input73/A (BUFx6f_ASAP7_75t_R)
     4    4.76    8.98   10.27  210.37 ^ input73/Y (BUFx6f_ASAP7_75t_R)
                                         net73 (net)
                  9.54    1.19  211.56 ^ _714_/B (AOI21x1_ASAP7_75t_R)
     1    0.68    6.10    6.05  217.61 v _714_/Y (AOI21x1_ASAP7_75t_R)
                                         _138_ (net)
                  6.11    0.06  217.67 v l_o_r[36]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                217.67   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.02    0.32    0.32 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     8    6.93   24.40   19.27   19.59 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 24.45    0.59   20.18 ^ clkbuf_3_1__f_clk/A (BUFx2_ASAP7_75t_R)
    11   10.37   35.40   30.12   50.30 ^ clkbuf_3_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_3_1__leaf_clk (net)
                 35.42    0.56   50.86 ^ l_o_r[36]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                          0.00   50.86   clock reconvergence pessimism
                         14.62   65.48   library hold time
                                 65.48   data required time
-----------------------------------------------------------------------------
                                 65.48   data required time
                               -217.67   data arrival time
-----------------------------------------------------------------------------
                                152.19   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: u0_o_r[33]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u0_o[33] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.02    0.32    0.32 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     8    6.93   24.40   19.27   19.59 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 24.45    0.61   20.19 ^ clkbuf_3_4__f_clk/A (BUFx2_ASAP7_75t_R)
    16   10.68   36.46   30.43   50.63 ^ clkbuf_3_4__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_3_4__leaf_clk (net)
                 36.52    0.82   51.45 ^ u0_o_r[33]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
     1    0.84   13.15   41.49   92.94 ^ u0_o_r[33]$_SDFF_PP0_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _010_ (net)
                 13.16    0.08   93.02 ^ _508_/A (INVx1_ASAP7_75t_R)
     1    1.68   11.85    9.12  102.14 v _508_/Y (INVx1_ASAP7_75t_R)
                                         net209 (net)
                 11.87    0.34  102.48 v output209/A (BUFx3_ASAP7_75t_R)
     1    0.57    4.53   13.38  115.86 v output209/Y (BUFx3_ASAP7_75t_R)
                                         u0_o[33] (net)
                  4.53    0.07  115.93 v u0_o[33] (out)
                                115.93   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -115.93   data arrival time
-----------------------------------------------------------------------------
                                684.07   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: u0_o_r[33]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u0_o[33] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.02    0.32    0.32 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     8    6.93   24.40   19.27   19.59 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 24.45    0.61   20.19 ^ clkbuf_3_4__f_clk/A (BUFx2_ASAP7_75t_R)
    16   10.68   36.46   30.43   50.63 ^ clkbuf_3_4__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_3_4__leaf_clk (net)
                 36.52    0.82   51.45 ^ u0_o_r[33]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
     1    0.84   13.15   41.49   92.94 ^ u0_o_r[33]$_SDFF_PP0_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _010_ (net)
                 13.16    0.08   93.02 ^ _508_/A (INVx1_ASAP7_75t_R)
     1    1.68   11.85    9.12  102.14 v _508_/Y (INVx1_ASAP7_75t_R)
                                         net209 (net)
                 11.87    0.34  102.48 v output209/A (BUFx3_ASAP7_75t_R)
     1    0.57    4.53   13.38  115.86 v output209/Y (BUFx3_ASAP7_75t_R)
                                         u0_o[33] (net)
                  4.53    0.07  115.93 v u0_o[33] (out)
                                115.93   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -115.93   data arrival time
-----------------------------------------------------------------------------
                                684.07   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
279.2974548339844

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8728

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
22.29142951965332

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9675

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
46.0055

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
50.8551

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
115.9329

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
684.0671

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
590.054333

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.75e-04   3.28e-06   1.74e-08   1.79e-04  51.9%
Combinational          5.44e-05   3.25e-05   5.53e-08   8.70e-05  25.3%
Clock                  2.57e-05   5.27e-05   9.46e-10   7.83e-05  22.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.56e-04   8.84e-05   7.37e-08   3.44e-04 100.0%
                          74.3%      25.7%       0.0%
