# Hello, I'm Keshav Kumar Agrawal ğŸ‘‹

## About Me

I am a passionate RTL Design Engineer and VLSI Design Verification Engineer with a strong foundation in digital design and verification. Currently, I am pursuing my B. Tech.  in Electronics and Communication Engineering at IIIT UNA. My expertise lies in creating efficient RTL designs, verifying complex digital systems, and optimizing VLSI projects.

## ğŸ”§ Skills
- **Languages**: Verilog, SystemVerilog, VHDL, C,  Python
- **Verification Frameworks**:  Assertion-Based Verification, Functional Coverage
- **EDA Tools**: Xilinx ISE, Xilinx Vivado, EDA Playground, Cadence Virtuoso
- **Hardware Platforms**: FPGAs (Xilinx, Altera)
- **Courses**: Digital Electronics, EDC, Analog Electronics, VLSI Design, Microprocessor & Microcontroller, Computer Organization & Architecture

## ğŸ† Key Achievements

- **Project**: Developed a [specific module/project], achieving [specific result, e.g., 30% improvement in performance].
- **Verification**: Implemented comprehensive verification environments that resulted in over 95% functional coverage.
- **Design**: Successfully designed and taped out [specific chip/project] with zero critical bugs.


## ğŸ“… Current Status

- **Student at IIIT UNA**: Currently working on Design and Implementation of pipelined RISC-V processor.

## ğŸŒŸ Goals

- To advance my skills in VLSI design and verification.
- To contribute to cutting-edge projects in digital design.

## ğŸ“« Contact

- **Email**: agrawalkeshav20122019@gmail.com
- **LinkedIn**: https://www.linkedin.com/in/keshav-kumar-agrawal-1a791523a/
- **GitHub**: https://github.com/875keshav

## ğŸŒ Let's Connect!

Feel free to reach out if youâ€™re interested in collaborating on projects or have any questions about my work.

