{"file:///c%3A/Users/kevin/OneDrive%20-%20University%20of%20Toronto/Kevin/Programming/SystemVerilog/SimpleProcessor/processor.sv":{"language":"System Verilog","code":77,"comment":1,"blank":14},"file:///c%3A/Users/kevin/OneDrive%20-%20University%20of%20Toronto/Kevin/Programming/SystemVerilog/SimpleProcessor/decoder.sv":{"language":"System Verilog","code":63,"comment":0,"blank":2},"file:///c%3A/Users/kevin/OneDrive%20-%20University%20of%20Toronto/Kevin/Programming/SystemVerilog/SimpleProcessor/ALU/register_banks.sv":{"language":"System Verilog","code":58,"comment":0,"blank":10},"file:///c%3A/Users/kevin/OneDrive%20-%20University%20of%20Toronto/Kevin/Programming/SystemVerilog/SimpleProcessor/Testing/processor_tb.sv":{"language":"System Verilog","code":96,"comment":2,"blank":15},"file:///c%3A/Users/kevin/OneDrive%20-%20University%20of%20Toronto/Kevin/Programming/SystemVerilog/SimpleProcessor/ALU/counter.sv":{"language":"System Verilog","code":31,"comment":1,"blank":2},"file:///c%3A/Users/kevin/OneDrive%20-%20University%20of%20Toronto/Kevin/Programming/SystemVerilog/SimpleProcessor/ALU/function_register.sv":{"language":"System Verilog","code":113,"comment":1,"blank":8},"file:///c%3A/Users/kevin/OneDrive%20-%20University%20of%20Toronto/Kevin/Programming/SystemVerilog/SimpleProcessor/README.md":{"language":"Markdown","code":2,"comment":0,"blank":2},"file:///c%3A/Users/kevin/OneDrive%20-%20University%20of%20Toronto/Kevin/Programming/SystemVerilog/SimpleProcessor/ALU/ALU.sv":{"language":"System Verilog","code":37,"comment":1,"blank":7}}