Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Oct  1 11:49:23 2023
| Host         : LAPTOP-RQPNV6GP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file GCD_system_top_control_sets_placed.rpt
| Design       : GCD_system_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            6 |
| No           | No                    | Yes                    |              31 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-------------------+------------------+------------------+----------------+--------------+
|   Clock Signal  |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-------------------+------------------+------------------+----------------+--------------+
|  U5/clk190      |                   | CLR_IBUF         |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG  |                   |                  |                1 |              2 |         2.00 |
|  U1/clk         |                   | CLR_IBUF         |                1 |              3 |         3.00 |
|  U1/clk25_reg_0 |                   | CLR_IBUF         |                2 |              4 |         2.00 |
|  U1/clk25_reg_0 | U4/x[3]_i_1_n_0   | CLR_IBUF         |                1 |              4 |         4.00 |
|  U1/clk25_reg_0 | U4/gcd[3]_i_1_n_0 | CLR_IBUF         |                1 |              4 |         4.00 |
|  U1/clk25_reg_0 | U4/y[3]_i_1_n_0   | CLR_IBUF         |                2 |              4 |         2.00 |
|  U1/clk         |                   |                  |                5 |             18 |         3.60 |
|  CLK_IBUF_BUFG  |                   | CLR_IBUF         |                7 |             22 |         3.14 |
+-----------------+-------------------+------------------+------------------+----------------+--------------+


