use crate::arm7tdmi::isa::prelude::*;

/// Multiply and Multiply-Accumulate
/// +-----------------------------------------------------------------+
/// |...3 ..................2 ..................1 ..................0.|
/// |-----------------------------------------------------------------|
/// |_1_0_9_8_7_6_5_4_3_2_1_0_9_8_7_6_5_4_3_2_1_0_9_8_7_6_5_4_3_2_1_0_|
/// |-----------------------------------------------------------------|
/// |  Cond  |0 0 0 0 0 0|A|S|  Rd   |  Rn   |  Rs   |1 0 0 1|  Rm    |
/// +-----------------------------------------------------------------+
pub struct Instruction {
    cd: Condition,
    op: Opcode,
    s: bool,
    rd: u8,
    rn: u8,
    rs: u8,
    rm: u8,
}

impl Debug for Instruction {
    fn fmt(&self, f: &mut std::fmt::Formatter<'_>) -> std::fmt::Result {
        write!(
            f,
            "{:?}{:?} {:?}, {:?}, {:?}",
            self.op,
            self.cd,
            self.rd.reg(),
            self.rm.reg(),
            self.rs.reg()
        )?;

        if matches!(self.op, Opcode::MLA) {
            write!(f, ", {:?}", self.rn.reg())?;
        }

        Ok(())
    }
}

impl From<u32> for Instruction {
    fn from(value: u32) -> Self {
        let cd = value.get_bits_u8(28, 31).into();
        let op = value.get_u8(21).into();
        let s = value.has(20);
        let rd = value.get_bits_u8(16, 19);
        let rn = value.get_bits_u8(12, 15);
        let rs = value.get_bits_u8(8, 11);
        let rm = value.get_bits_u8(0, 3);

        Self {
            cd,
            op,
            s,
            rd,
            rn,
            rs,
            rm,
        }
    }
}

#[derive(Debug)]
enum Opcode {
    MUL,
    MLA,
}

impl From<u8> for Opcode {
    fn from(value: u8) -> Self {
        match value {
            0x0 => Self::MUL,
            0x1 => Self::MLA,
            _ => unreachable!("invalid arm 7 opcode: {value:#b}"),
        }
    }
}

impl Executable for Instruction {
    fn condition(&self) -> Condition {
        self.cd
    }

    fn dispatch(self, cpu: &mut Arm7tdmi) -> Cycle {
        match self.op {
            Opcode::MUL => cpu.mul(self.rd, self.rm, self.rs, self.s),
            Opcode::MLA => cpu.mla(self.rd, self.rm, self.rs, self.rn, self.s),
        }
    }
}

#[cfg(test)]
mod tests {
    use super::*;

    #[test]
    fn test_multiply() {
        let asm = r"
            MOV    R0, #0xFFFF_FFFF
            MOV    R1, #0x2
            MOV    R2, #0x5
            MOV    R3, #0x1
            MUL    R4, R0, R1
            MLA    R5, R1, R2, R3
        ";

        AsmTestBuilder::new()
            .asm(asm)
            .assert_reg(4, 0xFFFF_FFFE)
            .assert_reg(5, 11)
            .run(6);
    }
}
