// Seed: 2282394698
module module_0 (
    output wand id_0,
    input wand id_1,
    input tri id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wand id_5,
    input wand id_6,
    input supply0 id_7,
    input uwire id_8,
    output tri0 id_9,
    input wire id_10,
    input wor id_11,
    output wor id_12,
    input tri1 id_13,
    output tri0 id_14,
    output supply1 id_15
);
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input wor id_2,
    input uwire id_3,
    output wand id_4,
    input supply0 id_5,
    output tri0 id_6,
    output tri id_7,
    input supply0 id_8,
    input tri id_9,
    inout wire id_10,
    input wand id_11,
    input tri0 id_12,
    input logic id_13,
    input supply1 id_14,
    output logic id_15
);
  always @(1 or posedge id_13) begin
    id_15 <= id_13;
  end
  module_0(
      id_6,
      id_10,
      id_14,
      id_10,
      id_1,
      id_3,
      id_11,
      id_12,
      id_14,
      id_4,
      id_12,
      id_8,
      id_6,
      id_10,
      id_4,
      id_6
  );
  wire id_17;
endmodule
