
AirQualityMonitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ee3c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d74  0800efcc  0800efcc  0000ffcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fd40  0800fd40  00011204  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800fd40  0800fd40  00010d40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fd48  0800fd48  00011204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fd48  0800fd48  00010d48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fd4c  0800fd4c  00010d4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000204  20000000  0800fd50  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001db8  20000204  0800ff54  00011204  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001fbc  0800ff54  00011fbc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00011204  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d2e8  00000000  00000000  00011234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004cb4  00000000  00000000  0002e51c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017b8  00000000  00000000  000331d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011db  00000000  00000000  00034988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020384  00000000  00000000  00035b63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ec25  00000000  00000000  00055ee7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b996b  00000000  00000000  00074b0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012e477  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000681c  00000000  00000000  0012e4bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00134cd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000204 	.word	0x20000204
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800efb4 	.word	0x0800efb4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000208 	.word	0x20000208
 80001cc:	0800efb4 	.word	0x0800efb4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <u16_to_str>:

#include "../Inc/airlet_gui.h"
#include "../../Drivers/SSD1316/Inc/ssd1316_drawing.h"

static void u16_to_str(uint16_t v, char *buf)
{
 8000280:	b480      	push	{r7}
 8000282:	b087      	sub	sp, #28
 8000284:	af00      	add	r7, sp, #0
 8000286:	4603      	mov	r3, r0
 8000288:	6039      	str	r1, [r7, #0]
 800028a:	80fb      	strh	r3, [r7, #6]
    char tmp[6];
    int i = 0, j = 0;
 800028c:	2300      	movs	r3, #0
 800028e:	617b      	str	r3, [r7, #20]
 8000290:	2300      	movs	r3, #0
 8000292:	613b      	str	r3, [r7, #16]

    do {
        tmp[i++] = '0' + (v % 10);
 8000294:	88fa      	ldrh	r2, [r7, #6]
 8000296:	4b1d      	ldr	r3, [pc, #116]	@ (800030c <u16_to_str+0x8c>)
 8000298:	fba3 1302 	umull	r1, r3, r3, r2
 800029c:	08d9      	lsrs	r1, r3, #3
 800029e:	460b      	mov	r3, r1
 80002a0:	009b      	lsls	r3, r3, #2
 80002a2:	440b      	add	r3, r1
 80002a4:	005b      	lsls	r3, r3, #1
 80002a6:	1ad3      	subs	r3, r2, r3
 80002a8:	b29b      	uxth	r3, r3
 80002aa:	b2da      	uxtb	r2, r3
 80002ac:	697b      	ldr	r3, [r7, #20]
 80002ae:	1c59      	adds	r1, r3, #1
 80002b0:	6179      	str	r1, [r7, #20]
 80002b2:	3230      	adds	r2, #48	@ 0x30
 80002b4:	b2d2      	uxtb	r2, r2
 80002b6:	3318      	adds	r3, #24
 80002b8:	443b      	add	r3, r7
 80002ba:	f803 2c10 	strb.w	r2, [r3, #-16]
        v /= 10;
 80002be:	88fb      	ldrh	r3, [r7, #6]
 80002c0:	4a12      	ldr	r2, [pc, #72]	@ (800030c <u16_to_str+0x8c>)
 80002c2:	fba2 2303 	umull	r2, r3, r2, r3
 80002c6:	08db      	lsrs	r3, r3, #3
 80002c8:	80fb      	strh	r3, [r7, #6]
    } while (v);
 80002ca:	88fb      	ldrh	r3, [r7, #6]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d1e1      	bne.n	8000294 <u16_to_str+0x14>

    while (i--)
 80002d0:	e00b      	b.n	80002ea <u16_to_str+0x6a>
        buf[j++] = tmp[i];
 80002d2:	693b      	ldr	r3, [r7, #16]
 80002d4:	1c5a      	adds	r2, r3, #1
 80002d6:	613a      	str	r2, [r7, #16]
 80002d8:	461a      	mov	r2, r3
 80002da:	683b      	ldr	r3, [r7, #0]
 80002dc:	4413      	add	r3, r2
 80002de:	f107 0108 	add.w	r1, r7, #8
 80002e2:	697a      	ldr	r2, [r7, #20]
 80002e4:	440a      	add	r2, r1
 80002e6:	7812      	ldrb	r2, [r2, #0]
 80002e8:	701a      	strb	r2, [r3, #0]
    while (i--)
 80002ea:	697b      	ldr	r3, [r7, #20]
 80002ec:	1e5a      	subs	r2, r3, #1
 80002ee:	617a      	str	r2, [r7, #20]
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	d1ee      	bne.n	80002d2 <u16_to_str+0x52>

    buf[j] = '\0';
 80002f4:	693b      	ldr	r3, [r7, #16]
 80002f6:	683a      	ldr	r2, [r7, #0]
 80002f8:	4413      	add	r3, r2
 80002fa:	2200      	movs	r2, #0
 80002fc:	701a      	strb	r2, [r3, #0]
}
 80002fe:	bf00      	nop
 8000300:	371c      	adds	r7, #28
 8000302:	46bd      	mov	sp, r7
 8000304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000308:	4770      	bx	lr
 800030a:	bf00      	nop
 800030c:	cccccccd 	.word	0xcccccccd

08000310 <Get_Setting_Value>:
uint32_t screen_ticks = 0;
uint32_t screen_off_ticks = 420; // 14 ticks / second



uint8_t Get_Setting_Value(enum gui_state setting) {
 8000310:	b480      	push	{r7}
 8000312:	b083      	sub	sp, #12
 8000314:	af00      	add	r7, sp, #0
 8000316:	4603      	mov	r3, r0
 8000318:	71fb      	strb	r3, [r7, #7]
	switch (setting) {
 800031a:	79fb      	ldrb	r3, [r7, #7]
 800031c:	3b11      	subs	r3, #17
 800031e:	2b06      	cmp	r3, #6
 8000320:	d825      	bhi.n	800036e <Get_Setting_Value+0x5e>
 8000322:	a201      	add	r2, pc, #4	@ (adr r2, 8000328 <Get_Setting_Value+0x18>)
 8000324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000328:	08000345 	.word	0x08000345
 800032c:	0800034b 	.word	0x0800034b
 8000330:	08000351 	.word	0x08000351
 8000334:	08000357 	.word	0x08000357
 8000338:	0800035d 	.word	0x0800035d
 800033c:	08000363 	.word	0x08000363
 8000340:	08000369 	.word	0x08000369
		case SETTINGS_CONTRAST:
			return contrast;
 8000344:	4b0d      	ldr	r3, [pc, #52]	@ (800037c <Get_Setting_Value+0x6c>)
 8000346:	781b      	ldrb	r3, [r3, #0]
 8000348:	e012      	b.n	8000370 <Get_Setting_Value+0x60>
		case SETTINGS_SCREEN_SLEEP:
			return screen_sleep;
 800034a:	4b0d      	ldr	r3, [pc, #52]	@ (8000380 <Get_Setting_Value+0x70>)
 800034c:	781b      	ldrb	r3, [r3, #0]
 800034e:	e00f      	b.n	8000370 <Get_Setting_Value+0x60>
		case SETTINGS_POLL_RATE:
			return poll_rate;
 8000350:	4b0c      	ldr	r3, [pc, #48]	@ (8000384 <Get_Setting_Value+0x74>)
 8000352:	781b      	ldrb	r3, [r3, #0]
 8000354:	e00c      	b.n	8000370 <Get_Setting_Value+0x60>
		case SETTINGS_GRAPH_TIME:
			return graph_time;
 8000356:	4b0c      	ldr	r3, [pc, #48]	@ (8000388 <Get_Setting_Value+0x78>)
 8000358:	781b      	ldrb	r3, [r3, #0]
 800035a:	e009      	b.n	8000370 <Get_Setting_Value+0x60>
		case SETTINGS_HOME_SELECT:
			return home_select;
 800035c:	4b0b      	ldr	r3, [pc, #44]	@ (800038c <Get_Setting_Value+0x7c>)
 800035e:	781b      	ldrb	r3, [r3, #0]
 8000360:	e006      	b.n	8000370 <Get_Setting_Value+0x60>
		case SETTINGS_UNIT_SELECT:
			return unit_select;
 8000362:	4b0b      	ldr	r3, [pc, #44]	@ (8000390 <Get_Setting_Value+0x80>)
 8000364:	781b      	ldrb	r3, [r3, #0]
 8000366:	e003      	b.n	8000370 <Get_Setting_Value+0x60>
		case SETTINGS_LIGHTDARK_SELECT:
			return lightdark;
 8000368:	4b0a      	ldr	r3, [pc, #40]	@ (8000394 <Get_Setting_Value+0x84>)
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	e000      	b.n	8000370 <Get_Setting_Value+0x60>
		default:
			return 0;
 800036e:	2300      	movs	r3, #0

	}
}
 8000370:	4618      	mov	r0, r3
 8000372:	370c      	adds	r7, #12
 8000374:	46bd      	mov	sp, r7
 8000376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037a:	4770      	bx	lr
 800037c:	20000000 	.word	0x20000000
 8000380:	20000001 	.word	0x20000001
 8000384:	20000002 	.word	0x20000002
 8000388:	20000003 	.word	0x20000003
 800038c:	20000004 	.word	0x20000004
 8000390:	20000005 	.word	0x20000005
 8000394:	20000006 	.word	0x20000006

08000398 <Update_Settings>:

void Update_Settings(enum gui_state setting, uint8_t state) {
 8000398:	b580      	push	{r7, lr}
 800039a:	b082      	sub	sp, #8
 800039c:	af00      	add	r7, sp, #0
 800039e:	4603      	mov	r3, r0
 80003a0:	460a      	mov	r2, r1
 80003a2:	71fb      	strb	r3, [r7, #7]
 80003a4:	4613      	mov	r3, r2
 80003a6:	71bb      	strb	r3, [r7, #6]
	switch (setting) {
 80003a8:	79fb      	ldrb	r3, [r7, #7]
 80003aa:	3b11      	subs	r3, #17
 80003ac:	2b06      	cmp	r3, #6
 80003ae:	f200 809a 	bhi.w	80004e6 <Update_Settings+0x14e>
 80003b2:	a201      	add	r2, pc, #4	@ (adr r2, 80003b8 <Update_Settings+0x20>)
 80003b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003b8:	080003d5 	.word	0x080003d5
 80003bc:	08000415 	.word	0x08000415
 80003c0:	08000459 	.word	0x08000459
 80003c4:	0800046b 	.word	0x0800046b
 80003c8:	08000487 	.word	0x08000487
 80003cc:	08000499 	.word	0x08000499
 80003d0:	080004b5 	.word	0x080004b5
		case SETTINGS_CONTRAST:
			if (state != contrast) {
 80003d4:	4b4d      	ldr	r3, [pc, #308]	@ (800050c <Update_Settings+0x174>)
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	79ba      	ldrb	r2, [r7, #6]
 80003da:	429a      	cmp	r2, r3
 80003dc:	f000 8085 	beq.w	80004ea <Update_Settings+0x152>
				contrast = state;
 80003e0:	4a4a      	ldr	r2, [pc, #296]	@ (800050c <Update_Settings+0x174>)
 80003e2:	79bb      	ldrb	r3, [r7, #6]
 80003e4:	7013      	strb	r3, [r2, #0]
				SSD1316_Set_Contrast(contrast == 1 ? 1 : (contrast == 2 ? 64 : (contrast == 3 ? 128 : 255)));
 80003e6:	4b49      	ldr	r3, [pc, #292]	@ (800050c <Update_Settings+0x174>)
 80003e8:	781b      	ldrb	r3, [r3, #0]
 80003ea:	2b01      	cmp	r3, #1
 80003ec:	d00d      	beq.n	800040a <Update_Settings+0x72>
 80003ee:	4b47      	ldr	r3, [pc, #284]	@ (800050c <Update_Settings+0x174>)
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	2b02      	cmp	r3, #2
 80003f4:	d007      	beq.n	8000406 <Update_Settings+0x6e>
 80003f6:	4b45      	ldr	r3, [pc, #276]	@ (800050c <Update_Settings+0x174>)
 80003f8:	781b      	ldrb	r3, [r3, #0]
 80003fa:	2b03      	cmp	r3, #3
 80003fc:	d101      	bne.n	8000402 <Update_Settings+0x6a>
 80003fe:	2380      	movs	r3, #128	@ 0x80
 8000400:	e004      	b.n	800040c <Update_Settings+0x74>
 8000402:	23ff      	movs	r3, #255	@ 0xff
 8000404:	e002      	b.n	800040c <Update_Settings+0x74>
 8000406:	2340      	movs	r3, #64	@ 0x40
 8000408:	e000      	b.n	800040c <Update_Settings+0x74>
 800040a:	2301      	movs	r3, #1
 800040c:	4618      	mov	r0, r3
 800040e:	f003 f9c0 	bl	8003792 <SSD1316_Set_Contrast>
			}
			return;
 8000412:	e06a      	b.n	80004ea <Update_Settings+0x152>

		case SETTINGS_SCREEN_SLEEP:
			if (state != screen_sleep) {
 8000414:	4b3e      	ldr	r3, [pc, #248]	@ (8000510 <Update_Settings+0x178>)
 8000416:	781b      	ldrb	r3, [r3, #0]
 8000418:	79ba      	ldrb	r2, [r7, #6]
 800041a:	429a      	cmp	r2, r3
 800041c:	d067      	beq.n	80004ee <Update_Settings+0x156>
				screen_sleep = state;
 800041e:	4a3c      	ldr	r2, [pc, #240]	@ (8000510 <Update_Settings+0x178>)
 8000420:	79bb      	ldrb	r3, [r7, #6]
 8000422:	7013      	strb	r3, [r2, #0]
				screen_off_ticks = (screen_sleep == 1 ? 420 : (screen_sleep == 2 ? 840 : (screen_sleep == 3 ? 4200 : 0xFFFFFFFF)));
 8000424:	4b3a      	ldr	r3, [pc, #232]	@ (8000510 <Update_Settings+0x178>)
 8000426:	781b      	ldrb	r3, [r3, #0]
 8000428:	2b01      	cmp	r3, #1
 800042a:	d010      	beq.n	800044e <Update_Settings+0xb6>
 800042c:	4b38      	ldr	r3, [pc, #224]	@ (8000510 <Update_Settings+0x178>)
 800042e:	781b      	ldrb	r3, [r3, #0]
 8000430:	2b02      	cmp	r3, #2
 8000432:	d009      	beq.n	8000448 <Update_Settings+0xb0>
 8000434:	4b36      	ldr	r3, [pc, #216]	@ (8000510 <Update_Settings+0x178>)
 8000436:	781b      	ldrb	r3, [r3, #0]
 8000438:	2b03      	cmp	r3, #3
 800043a:	d102      	bne.n	8000442 <Update_Settings+0xaa>
 800043c:	f241 0368 	movw	r3, #4200	@ 0x1068
 8000440:	e007      	b.n	8000452 <Update_Settings+0xba>
 8000442:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000446:	e004      	b.n	8000452 <Update_Settings+0xba>
 8000448:	f44f 7352 	mov.w	r3, #840	@ 0x348
 800044c:	e001      	b.n	8000452 <Update_Settings+0xba>
 800044e:	f44f 73d2 	mov.w	r3, #420	@ 0x1a4
 8000452:	4a30      	ldr	r2, [pc, #192]	@ (8000514 <Update_Settings+0x17c>)
 8000454:	6013      	str	r3, [r2, #0]
			}
			return;
 8000456:	e04a      	b.n	80004ee <Update_Settings+0x156>

		case SETTINGS_POLL_RATE:
			if (state != poll_rate) {
 8000458:	4b2f      	ldr	r3, [pc, #188]	@ (8000518 <Update_Settings+0x180>)
 800045a:	781b      	ldrb	r3, [r3, #0]
 800045c:	79ba      	ldrb	r2, [r7, #6]
 800045e:	429a      	cmp	r2, r3
 8000460:	d047      	beq.n	80004f2 <Update_Settings+0x15a>
				poll_rate = state;
 8000462:	4a2d      	ldr	r2, [pc, #180]	@ (8000518 <Update_Settings+0x180>)
 8000464:	79bb      	ldrb	r3, [r7, #6]
 8000466:	7013      	strb	r3, [r2, #0]

			}
			return;
 8000468:	e043      	b.n	80004f2 <Update_Settings+0x15a>

		case SETTINGS_GRAPH_TIME:
			if (state != graph_time) {
 800046a:	4b2c      	ldr	r3, [pc, #176]	@ (800051c <Update_Settings+0x184>)
 800046c:	781b      	ldrb	r3, [r3, #0]
 800046e:	79ba      	ldrb	r2, [r7, #6]
 8000470:	429a      	cmp	r2, r3
 8000472:	d040      	beq.n	80004f6 <Update_Settings+0x15e>
				if (state == 4) state = 1;
 8000474:	79bb      	ldrb	r3, [r7, #6]
 8000476:	2b04      	cmp	r3, #4
 8000478:	d101      	bne.n	800047e <Update_Settings+0xe6>
 800047a:	2301      	movs	r3, #1
 800047c:	71bb      	strb	r3, [r7, #6]
				graph_time = state;
 800047e:	4a27      	ldr	r2, [pc, #156]	@ (800051c <Update_Settings+0x184>)
 8000480:	79bb      	ldrb	r3, [r7, #6]
 8000482:	7013      	strb	r3, [r2, #0]

			}
			return;
 8000484:	e037      	b.n	80004f6 <Update_Settings+0x15e>

		case SETTINGS_HOME_SELECT:
			if (state != home_select) {
 8000486:	4b26      	ldr	r3, [pc, #152]	@ (8000520 <Update_Settings+0x188>)
 8000488:	781b      	ldrb	r3, [r3, #0]
 800048a:	79ba      	ldrb	r2, [r7, #6]
 800048c:	429a      	cmp	r2, r3
 800048e:	d034      	beq.n	80004fa <Update_Settings+0x162>
				home_select = state;
 8000490:	4a23      	ldr	r2, [pc, #140]	@ (8000520 <Update_Settings+0x188>)
 8000492:	79bb      	ldrb	r3, [r7, #6]
 8000494:	7013      	strb	r3, [r2, #0]
			}
			return;
 8000496:	e030      	b.n	80004fa <Update_Settings+0x162>

		case SETTINGS_UNIT_SELECT:
			if (state != unit_select) {
 8000498:	4b22      	ldr	r3, [pc, #136]	@ (8000524 <Update_Settings+0x18c>)
 800049a:	781b      	ldrb	r3, [r3, #0]
 800049c:	79ba      	ldrb	r2, [r7, #6]
 800049e:	429a      	cmp	r2, r3
 80004a0:	d02d      	beq.n	80004fe <Update_Settings+0x166>
				if (state == 3) state = 1;
 80004a2:	79bb      	ldrb	r3, [r7, #6]
 80004a4:	2b03      	cmp	r3, #3
 80004a6:	d101      	bne.n	80004ac <Update_Settings+0x114>
 80004a8:	2301      	movs	r3, #1
 80004aa:	71bb      	strb	r3, [r7, #6]
				unit_select = state;
 80004ac:	4a1d      	ldr	r2, [pc, #116]	@ (8000524 <Update_Settings+0x18c>)
 80004ae:	79bb      	ldrb	r3, [r7, #6]
 80004b0:	7013      	strb	r3, [r2, #0]
			}
			return;
 80004b2:	e024      	b.n	80004fe <Update_Settings+0x166>

		case SETTINGS_LIGHTDARK_SELECT:
			if (state != lightdark) {
 80004b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000528 <Update_Settings+0x190>)
 80004b6:	781b      	ldrb	r3, [r3, #0]
 80004b8:	79ba      	ldrb	r2, [r7, #6]
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d021      	beq.n	8000502 <Update_Settings+0x16a>
				if (state == 3) state = 1;
 80004be:	79bb      	ldrb	r3, [r7, #6]
 80004c0:	2b03      	cmp	r3, #3
 80004c2:	d101      	bne.n	80004c8 <Update_Settings+0x130>
 80004c4:	2301      	movs	r3, #1
 80004c6:	71bb      	strb	r3, [r7, #6]
				lightdark = state;
 80004c8:	4a17      	ldr	r2, [pc, #92]	@ (8000528 <Update_Settings+0x190>)
 80004ca:	79bb      	ldrb	r3, [r7, #6]
 80004cc:	7013      	strb	r3, [r2, #0]
				SSD1316_Set_Screen_Invert(lightdark - 1);
 80004ce:	4b16      	ldr	r3, [pc, #88]	@ (8000528 <Update_Settings+0x190>)
 80004d0:	781b      	ldrb	r3, [r3, #0]
 80004d2:	3b01      	subs	r3, #1
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	bf14      	ite	ne
 80004d8:	2301      	movne	r3, #1
 80004da:	2300      	moveq	r3, #0
 80004dc:	b2db      	uxtb	r3, r3
 80004de:	4618      	mov	r0, r3
 80004e0:	f003 f91f 	bl	8003722 <SSD1316_Set_Screen_Invert>
			}
			return;
 80004e4:	e00d      	b.n	8000502 <Update_Settings+0x16a>

		default:
			return;
 80004e6:	bf00      	nop
 80004e8:	e00c      	b.n	8000504 <Update_Settings+0x16c>
			return;
 80004ea:	bf00      	nop
 80004ec:	e00a      	b.n	8000504 <Update_Settings+0x16c>
			return;
 80004ee:	bf00      	nop
 80004f0:	e008      	b.n	8000504 <Update_Settings+0x16c>
			return;
 80004f2:	bf00      	nop
 80004f4:	e006      	b.n	8000504 <Update_Settings+0x16c>
			return;
 80004f6:	bf00      	nop
 80004f8:	e004      	b.n	8000504 <Update_Settings+0x16c>
			return;
 80004fa:	bf00      	nop
 80004fc:	e002      	b.n	8000504 <Update_Settings+0x16c>
			return;
 80004fe:	bf00      	nop
 8000500:	e000      	b.n	8000504 <Update_Settings+0x16c>
			return;
 8000502:	bf00      	nop

	}
}
 8000504:	3708      	adds	r7, #8
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	20000000 	.word	0x20000000
 8000510:	20000001 	.word	0x20000001
 8000514:	20000008 	.word	0x20000008
 8000518:	20000002 	.word	0x20000002
 800051c:	20000003 	.word	0x20000003
 8000520:	20000004 	.word	0x20000004
 8000524:	20000005 	.word	0x20000005
 8000528:	20000006 	.word	0x20000006

0800052c <Get_Screen_State>:



enum gui_state Get_Screen_State() {
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
	return screen_state;
 8000530:	4b03      	ldr	r3, [pc, #12]	@ (8000540 <Get_Screen_State+0x14>)
 8000532:	781b      	ldrb	r3, [r3, #0]
}
 8000534:	4618      	mov	r0, r3
 8000536:	46bd      	mov	sp, r7
 8000538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop
 8000540:	20000007 	.word	0x20000007

08000544 <Change_State>:

enum gui_retval Change_State(enum gui_state new_state) {
 8000544:	b590      	push	{r4, r7, lr}
 8000546:	b085      	sub	sp, #20
 8000548:	af00      	add	r7, sp, #0
 800054a:	4603      	mov	r3, r0
 800054c:	71fb      	strb	r3, [r7, #7]
	if (screen_state == OFF && new_state != OFF) SSD1316_Set_Screen_Enable(true);
 800054e:	4b1c      	ldr	r3, [pc, #112]	@ (80005c0 <Change_State+0x7c>)
 8000550:	781b      	ldrb	r3, [r3, #0]
 8000552:	2b00      	cmp	r3, #0
 8000554:	d105      	bne.n	8000562 <Change_State+0x1e>
 8000556:	79fb      	ldrb	r3, [r7, #7]
 8000558:	2b00      	cmp	r3, #0
 800055a:	d002      	beq.n	8000562 <Change_State+0x1e>
 800055c:	2001      	movs	r0, #1
 800055e:	f003 f8b3 	bl	80036c8 <SSD1316_Set_Screen_Enable>
	enum gui_retval transition = Display_Transistion(screen_state, new_state);
 8000562:	4b17      	ldr	r3, [pc, #92]	@ (80005c0 <Change_State+0x7c>)
 8000564:	781b      	ldrb	r3, [r3, #0]
 8000566:	79fa      	ldrb	r2, [r7, #7]
 8000568:	4611      	mov	r1, r2
 800056a:	4618      	mov	r0, r3
 800056c:	f000 fc50 	bl	8000e10 <Display_Transistion>
 8000570:	4603      	mov	r3, r0
 8000572:	73fb      	strb	r3, [r7, #15]

	if (screen_state == new_state && (screen_state <= SETTINGS_LIGHTDARK_SELECT && screen_state >= SETTINGS_CONTRAST)) {
 8000574:	4b12      	ldr	r3, [pc, #72]	@ (80005c0 <Change_State+0x7c>)
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	79fa      	ldrb	r2, [r7, #7]
 800057a:	429a      	cmp	r2, r3
 800057c:	d118      	bne.n	80005b0 <Change_State+0x6c>
 800057e:	4b10      	ldr	r3, [pc, #64]	@ (80005c0 <Change_State+0x7c>)
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	2b17      	cmp	r3, #23
 8000584:	d814      	bhi.n	80005b0 <Change_State+0x6c>
 8000586:	4b0e      	ldr	r3, [pc, #56]	@ (80005c0 <Change_State+0x7c>)
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	2b10      	cmp	r3, #16
 800058c:	d910      	bls.n	80005b0 <Change_State+0x6c>
		Update_Settings(screen_state, (Get_Setting_Value(screen_state) % 4) + 1);
 800058e:	4b0c      	ldr	r3, [pc, #48]	@ (80005c0 <Change_State+0x7c>)
 8000590:	781c      	ldrb	r4, [r3, #0]
 8000592:	4b0b      	ldr	r3, [pc, #44]	@ (80005c0 <Change_State+0x7c>)
 8000594:	781b      	ldrb	r3, [r3, #0]
 8000596:	4618      	mov	r0, r3
 8000598:	f7ff feba 	bl	8000310 <Get_Setting_Value>
 800059c:	4603      	mov	r3, r0
 800059e:	f003 0303 	and.w	r3, r3, #3
 80005a2:	b2db      	uxtb	r3, r3
 80005a4:	3301      	adds	r3, #1
 80005a6:	b2db      	uxtb	r3, r3
 80005a8:	4619      	mov	r1, r3
 80005aa:	4620      	mov	r0, r4
 80005ac:	f7ff fef4 	bl	8000398 <Update_Settings>
	}

	screen_state = new_state;
 80005b0:	4a03      	ldr	r2, [pc, #12]	@ (80005c0 <Change_State+0x7c>)
 80005b2:	79fb      	ldrb	r3, [r7, #7]
 80005b4:	7013      	strb	r3, [r2, #0]

	return transition;
 80005b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80005b8:	4618      	mov	r0, r3
 80005ba:	3714      	adds	r7, #20
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd90      	pop	{r4, r7, pc}
 80005c0:	20000007 	.word	0x20000007

080005c4 <Display_Sensor_Value>:

enum gui_retval Display_Sensor_Value(uint16_t sensor_val, const unsigned char* label_image) {
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b088      	sub	sp, #32
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	4603      	mov	r3, r0
 80005cc:	6039      	str	r1, [r7, #0]
 80005ce:	80fb      	strh	r3, [r7, #6]
	char str[16] = "\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0";
 80005d0:	f107 030c 	add.w	r3, r7, #12
 80005d4:	2200      	movs	r2, #0
 80005d6:	601a      	str	r2, [r3, #0]
 80005d8:	605a      	str	r2, [r3, #4]
 80005da:	609a      	str	r2, [r3, #8]
 80005dc:	60da      	str	r2, [r3, #12]
	u16_to_str(sensor_val, str);
 80005de:	f107 020c 	add.w	r2, r7, #12
 80005e2:	88fb      	ldrh	r3, [r7, #6]
 80005e4:	4611      	mov	r1, r2
 80005e6:	4618      	mov	r0, r3
 80005e8:	f7ff fe4a 	bl	8000280 <u16_to_str>
	uint8_t str_len = strlen(str);
 80005ec:	f107 030c 	add.w	r3, r7, #12
 80005f0:	4618      	mov	r0, r3
 80005f2:	f7ff fded 	bl	80001d0 <strlen>
 80005f6:	4603      	mov	r3, r0
 80005f8:	77fb      	strb	r3, [r7, #31]

	SSD1316_Set_Cursor_Position(64 + 5 * (5 - str_len), 8);
 80005fa:	7ffb      	ldrb	r3, [r7, #31]
 80005fc:	f1c3 0305 	rsb	r3, r3, #5
 8000600:	b2db      	uxtb	r3, r3
 8000602:	461a      	mov	r2, r3
 8000604:	0092      	lsls	r2, r2, #2
 8000606:	4413      	add	r3, r2
 8000608:	b2db      	uxtb	r3, r3
 800060a:	3340      	adds	r3, #64	@ 0x40
 800060c:	b2db      	uxtb	r3, r3
 800060e:	2108      	movs	r1, #8
 8000610:	4618      	mov	r0, r3
 8000612:	f003 f8fd 	bl	8003810 <SSD1316_Set_Cursor_Position>
	SSD1316_Write_Large_Number(str, false, false);
 8000616:	f107 030c 	add.w	r3, r7, #12
 800061a:	2200      	movs	r2, #0
 800061c:	2100      	movs	r1, #0
 800061e:	4618      	mov	r0, r3
 8000620:	f003 fc8e 	bl	8003f40 <SSD1316_Write_Large_Number>

	SSD1316_Set_Cursor_Position(18 + 5 * (5 - str_len), 0);
 8000624:	7ffb      	ldrb	r3, [r7, #31]
 8000626:	f1c3 0305 	rsb	r3, r3, #5
 800062a:	b2db      	uxtb	r3, r3
 800062c:	461a      	mov	r2, r3
 800062e:	0092      	lsls	r2, r2, #2
 8000630:	4413      	add	r3, r2
 8000632:	b2db      	uxtb	r3, r3
 8000634:	3312      	adds	r3, #18
 8000636:	b2db      	uxtb	r3, r3
 8000638:	2100      	movs	r1, #0
 800063a:	4618      	mov	r0, r3
 800063c:	f003 f8e8 	bl	8003810 <SSD1316_Set_Cursor_Position>
	SSD1316_Write_Image(label_image, 32, 32, false);
 8000640:	2300      	movs	r3, #0
 8000642:	2220      	movs	r2, #32
 8000644:	2120      	movs	r1, #32
 8000646:	6838      	ldr	r0, [r7, #0]
 8000648:	f003 fd2e 	bl	80040a8 <SSD1316_Write_Image>
	SSD1316_Set_Cursor_Position(50 + 5 * (5 - str_len), 8);
 800064c:	7ffb      	ldrb	r3, [r7, #31]
 800064e:	f1c3 0305 	rsb	r3, r3, #5
 8000652:	b2db      	uxtb	r3, r3
 8000654:	461a      	mov	r2, r3
 8000656:	0092      	lsls	r2, r2, #2
 8000658:	4413      	add	r3, r2
 800065a:	b2db      	uxtb	r3, r3
 800065c:	3332      	adds	r3, #50	@ 0x32
 800065e:	b2db      	uxtb	r3, r3
 8000660:	2108      	movs	r1, #8
 8000662:	4618      	mov	r0, r3
 8000664:	f003 f8d4 	bl	8003810 <SSD1316_Set_Cursor_Position>
	SSD1316_Write_Image(colon, 8, 16, true);
 8000668:	2301      	movs	r3, #1
 800066a:	2210      	movs	r2, #16
 800066c:	2108      	movs	r1, #8
 800066e:	4844      	ldr	r0, [pc, #272]	@ (8000780 <Display_Sensor_Value+0x1bc>)
 8000670:	f003 fd1a 	bl	80040a8 <SSD1316_Write_Image>

	SSD1316_Set_Cursor_Position(108 - 3*(5 - str_len), 16);
 8000674:	7ffb      	ldrb	r3, [r7, #31]
 8000676:	f1c3 0305 	rsb	r3, r3, #5
 800067a:	b2db      	uxtb	r3, r3
 800067c:	461a      	mov	r2, r3
 800067e:	009b      	lsls	r3, r3, #2
 8000680:	1ad3      	subs	r3, r2, r3
 8000682:	b2db      	uxtb	r3, r3
 8000684:	336c      	adds	r3, #108	@ 0x6c
 8000686:	b2db      	uxtb	r3, r3
 8000688:	2110      	movs	r1, #16
 800068a:	4618      	mov	r0, r3
 800068c:	f003 f8c0 	bl	8003810 <SSD1316_Set_Cursor_Position>
	char str2[4] = "\0\0\0";
 8000690:	2300      	movs	r3, #0
 8000692:	60bb      	str	r3, [r7, #8]
	switch (screen_state) {
 8000694:	4b3b      	ldr	r3, [pc, #236]	@ (8000784 <Display_Sensor_Value+0x1c0>)
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	3b02      	subs	r3, #2
 800069a:	2b0c      	cmp	r3, #12
 800069c:	d858      	bhi.n	8000750 <Display_Sensor_Value+0x18c>
 800069e:	a201      	add	r2, pc, #4	@ (adr r2, 80006a4 <Display_Sensor_Value+0xe0>)
 80006a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006a4:	080006d9 	.word	0x080006d9
 80006a8:	08000751 	.word	0x08000751
 80006ac:	080006e7 	.word	0x080006e7
 80006b0:	08000751 	.word	0x08000751
 80006b4:	080006f5 	.word	0x080006f5
 80006b8:	08000751 	.word	0x08000751
 80006bc:	08000735 	.word	0x08000735
 80006c0:	08000751 	.word	0x08000751
 80006c4:	08000703 	.word	0x08000703
 80006c8:	08000751 	.word	0x08000751
 80006cc:	08000727 	.word	0x08000727
 80006d0:	08000751 	.word	0x08000751
 80006d4:	08000743 	.word	0x08000743
		case CO2_DISPLAY:
			sprintf(str2, "ppm");
 80006d8:	f107 0308 	add.w	r3, r7, #8
 80006dc:	492a      	ldr	r1, [pc, #168]	@ (8000788 <Display_Sensor_Value+0x1c4>)
 80006de:	4618      	mov	r0, r3
 80006e0:	f00d fe74 	bl	800e3cc <siprintf>
			break;
 80006e4:	e035      	b.n	8000752 <Display_Sensor_Value+0x18e>
		case VOC_DISPLAY:
			sprintf(str2, "idx");
 80006e6:	f107 0308 	add.w	r3, r7, #8
 80006ea:	4928      	ldr	r1, [pc, #160]	@ (800078c <Display_Sensor_Value+0x1c8>)
 80006ec:	4618      	mov	r0, r3
 80006ee:	f00d fe6d 	bl	800e3cc <siprintf>
			break;
 80006f2:	e02e      	b.n	8000752 <Display_Sensor_Value+0x18e>
		case NOX_DISPLAY:
			sprintf(str2, "idx");
 80006f4:	f107 0308 	add.w	r3, r7, #8
 80006f8:	4924      	ldr	r1, [pc, #144]	@ (800078c <Display_Sensor_Value+0x1c8>)
 80006fa:	4618      	mov	r0, r3
 80006fc:	f00d fe66 	bl	800e3cc <siprintf>
			break;
 8000700:	e027      	b.n	8000752 <Display_Sensor_Value+0x18e>
		case TMP_DISPLAY:
			if (unit_select == 1) {
 8000702:	4b23      	ldr	r3, [pc, #140]	@ (8000790 <Display_Sensor_Value+0x1cc>)
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	2b01      	cmp	r3, #1
 8000708:	d106      	bne.n	8000718 <Display_Sensor_Value+0x154>
				sprintf(str2, "oF");
 800070a:	f107 0308 	add.w	r3, r7, #8
 800070e:	4921      	ldr	r1, [pc, #132]	@ (8000794 <Display_Sensor_Value+0x1d0>)
 8000710:	4618      	mov	r0, r3
 8000712:	f00d fe5b 	bl	800e3cc <siprintf>
			} else {
				sprintf(str2, "oC");
			}
			break;
 8000716:	e01c      	b.n	8000752 <Display_Sensor_Value+0x18e>
				sprintf(str2, "oC");
 8000718:	f107 0308 	add.w	r3, r7, #8
 800071c:	491e      	ldr	r1, [pc, #120]	@ (8000798 <Display_Sensor_Value+0x1d4>)
 800071e:	4618      	mov	r0, r3
 8000720:	f00d fe54 	bl	800e3cc <siprintf>
			break;
 8000724:	e015      	b.n	8000752 <Display_Sensor_Value+0x18e>
		case RH_DISPLAY:
			sprintf(str2, "%%");
 8000726:	f107 0308 	add.w	r3, r7, #8
 800072a:	491c      	ldr	r1, [pc, #112]	@ (800079c <Display_Sensor_Value+0x1d8>)
 800072c:	4618      	mov	r0, r3
 800072e:	f00d fe4d 	bl	800e3cc <siprintf>
			break;
 8000732:	e00e      	b.n	8000752 <Display_Sensor_Value+0x18e>
		case OPT_DISPLAY:
			sprintf(str2, "lux");
 8000734:	f107 0308 	add.w	r3, r7, #8
 8000738:	4919      	ldr	r1, [pc, #100]	@ (80007a0 <Display_Sensor_Value+0x1dc>)
 800073a:	4618      	mov	r0, r3
 800073c:	f00d fe46 	bl	800e3cc <siprintf>
			break;
 8000740:	e007      	b.n	8000752 <Display_Sensor_Value+0x18e>
		case BAT_DISPLAY:
			sprintf(str2, "%%");
 8000742:	f107 0308 	add.w	r3, r7, #8
 8000746:	4915      	ldr	r1, [pc, #84]	@ (800079c <Display_Sensor_Value+0x1d8>)
 8000748:	4618      	mov	r0, r3
 800074a:	f00d fe3f 	bl	800e3cc <siprintf>
			break;
 800074e:	e000      	b.n	8000752 <Display_Sensor_Value+0x18e>
		default:
			break;
 8000750:	bf00      	nop

	};

	if (screen_state == OPT_DISPLAY) {
 8000752:	4b0c      	ldr	r3, [pc, #48]	@ (8000784 <Display_Sensor_Value+0x1c0>)
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	2b08      	cmp	r3, #8
 8000758:	d106      	bne.n	8000768 <Display_Sensor_Value+0x1a4>
		SSD1316_Write_Image(sqrtlux, 19, 8, true);
 800075a:	2301      	movs	r3, #1
 800075c:	2208      	movs	r2, #8
 800075e:	2113      	movs	r1, #19
 8000760:	4810      	ldr	r0, [pc, #64]	@ (80007a4 <Display_Sensor_Value+0x1e0>)
 8000762:	f003 fca1 	bl	80040a8 <SSD1316_Write_Image>
 8000766:	e006      	b.n	8000776 <Display_Sensor_Value+0x1b2>
	} else {
		SSD1316_Write_String(str2, false, false);
 8000768:	f107 0308 	add.w	r3, r7, #8
 800076c:	2200      	movs	r2, #0
 800076e:	2100      	movs	r1, #0
 8000770:	4618      	mov	r0, r3
 8000772:	f003 fc3f 	bl	8003ff4 <SSD1316_Write_String>
	}



	return GUI_SUCCESS;
 8000776:	2300      	movs	r3, #0
}
 8000778:	4618      	mov	r0, r3
 800077a:	3720      	adds	r7, #32
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	0800f974 	.word	0x0800f974
 8000784:	20000007 	.word	0x20000007
 8000788:	0800efcc 	.word	0x0800efcc
 800078c:	0800efd0 	.word	0x0800efd0
 8000790:	20000005 	.word	0x20000005
 8000794:	0800efd4 	.word	0x0800efd4
 8000798:	0800efd8 	.word	0x0800efd8
 800079c:	0800efdc 	.word	0x0800efdc
 80007a0:	0800efe0 	.word	0x0800efe0
 80007a4:	0800f984 	.word	0x0800f984

080007a8 <normalize_reading>:


static uint8_t normalize_reading(uint16_t reading, uint16_t max_reading, uint8_t steps) {
 80007a8:	b480      	push	{r7}
 80007aa:	b085      	sub	sp, #20
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	4603      	mov	r3, r0
 80007b0:	80fb      	strh	r3, [r7, #6]
 80007b2:	460b      	mov	r3, r1
 80007b4:	80bb      	strh	r3, [r7, #4]
 80007b6:	4613      	mov	r3, r2
 80007b8:	70fb      	strb	r3, [r7, #3]
	uint8_t data = reading * steps / max_reading;
 80007ba:	88fb      	ldrh	r3, [r7, #6]
 80007bc:	78fa      	ldrb	r2, [r7, #3]
 80007be:	fb03 f202 	mul.w	r2, r3, r2
 80007c2:	88bb      	ldrh	r3, [r7, #4]
 80007c4:	fb92 f3f3 	sdiv	r3, r2, r3
 80007c8:	73fb      	strb	r3, [r7, #15]
	return (data > steps) ? steps : data;
 80007ca:	7bfa      	ldrb	r2, [r7, #15]
 80007cc:	78fb      	ldrb	r3, [r7, #3]
 80007ce:	4293      	cmp	r3, r2
 80007d0:	bf28      	it	cs
 80007d2:	4613      	movcs	r3, r2
 80007d4:	b2db      	uxtb	r3, r3

}
 80007d6:	4618      	mov	r0, r3
 80007d8:	3714      	adds	r7, #20
 80007da:	46bd      	mov	sp, r7
 80007dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e0:	4770      	bx	lr
	...

080007e4 <Display_Sensor_Graph>:




enum gui_retval Display_Sensor_Graph(uint16_t* sensor_val_history, char* label_string, uint16_t scale_max, uint16_t* reading_index) {
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b086      	sub	sp, #24
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	60f8      	str	r0, [r7, #12]
 80007ec:	60b9      	str	r1, [r7, #8]
 80007ee:	603b      	str	r3, [r7, #0]
 80007f0:	4613      	mov	r3, r2
 80007f2:	80fb      	strh	r3, [r7, #6]
	SSD1316_Set_Cursor_Position(1, 25);
 80007f4:	2119      	movs	r1, #25
 80007f6:	2001      	movs	r0, #1
 80007f8:	f003 f80a 	bl	8003810 <SSD1316_Set_Cursor_Position>
	SSD1316_Write_String(label_string, false, true);
 80007fc:	2201      	movs	r2, #1
 80007fe:	2100      	movs	r1, #0
 8000800:	68b8      	ldr	r0, [r7, #8]
 8000802:	f003 fbf7 	bl	8003ff4 <SSD1316_Write_String>


	static uint8_t line_dims[4] = {22, 1, 22, 29};
	SSD1316_Draw_Line(line_dims, 1);
 8000806:	2101      	movs	r1, #1
 8000808:	4876      	ldr	r0, [pc, #472]	@ (80009e4 <Display_Sensor_Graph+0x200>)
 800080a:	f003 fd31 	bl	8004270 <SSD1316_Draw_Line>
	static uint8_t line_dims2[4] = {18, 25, 125, 25};
	SSD1316_Draw_Line(line_dims2, 1);
 800080e:	2101      	movs	r1, #1
 8000810:	4875      	ldr	r0, [pc, #468]	@ (80009e8 <Display_Sensor_Graph+0x204>)
 8000812:	f003 fd2d 	bl	8004270 <SSD1316_Draw_Line>

	// y-axis
	SSD1316_Set_Cursor_Position(17, 20);
 8000816:	2114      	movs	r1, #20
 8000818:	2011      	movs	r0, #17
 800081a:	f002 fff9 	bl	8003810 <SSD1316_Set_Cursor_Position>
	SSD1316_Write_Tiny_Digit('0', true);
 800081e:	2101      	movs	r1, #1
 8000820:	2030      	movs	r0, #48	@ 0x30
 8000822:	f003 f94d 	bl	8003ac0 <SSD1316_Write_Tiny_Digit>

	static char str[6] = "\0\0\0\0\0";
	u16_to_str(scale_max, str);
 8000826:	88fb      	ldrh	r3, [r7, #6]
 8000828:	4970      	ldr	r1, [pc, #448]	@ (80009ec <Display_Sensor_Graph+0x208>)
 800082a:	4618      	mov	r0, r3
 800082c:	f7ff fd28 	bl	8000280 <u16_to_str>
	SSD1316_Set_Cursor_Position(21 - 4*strlen(str), 1);
 8000830:	486e      	ldr	r0, [pc, #440]	@ (80009ec <Display_Sensor_Graph+0x208>)
 8000832:	f7ff fccd 	bl	80001d0 <strlen>
 8000836:	4603      	mov	r3, r0
 8000838:	b2db      	uxtb	r3, r3
 800083a:	009b      	lsls	r3, r3, #2
 800083c:	b2db      	uxtb	r3, r3
 800083e:	f1c3 0315 	rsb	r3, r3, #21
 8000842:	b2db      	uxtb	r3, r3
 8000844:	2101      	movs	r1, #1
 8000846:	4618      	mov	r0, r3
 8000848:	f002 ffe2 	bl	8003810 <SSD1316_Set_Cursor_Position>
	SSD1316_Write_Tiny_Number(str, false, true);
 800084c:	2201      	movs	r2, #1
 800084e:	2100      	movs	r1, #0
 8000850:	4866      	ldr	r0, [pc, #408]	@ (80009ec <Display_Sensor_Graph+0x208>)
 8000852:	f003 fa25 	bl	8003ca0 <SSD1316_Write_Tiny_Number>

	static char str1[6] = "\0\0\0\0\0";
	u16_to_str(scale_max / 2, str1);
 8000856:	88fb      	ldrh	r3, [r7, #6]
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	b29b      	uxth	r3, r3
 800085c:	4964      	ldr	r1, [pc, #400]	@ (80009f0 <Display_Sensor_Graph+0x20c>)
 800085e:	4618      	mov	r0, r3
 8000860:	f7ff fd0e 	bl	8000280 <u16_to_str>
	SSD1316_Set_Cursor_Position(21 - 4*strlen(str1), 11);
 8000864:	4862      	ldr	r0, [pc, #392]	@ (80009f0 <Display_Sensor_Graph+0x20c>)
 8000866:	f7ff fcb3 	bl	80001d0 <strlen>
 800086a:	4603      	mov	r3, r0
 800086c:	b2db      	uxtb	r3, r3
 800086e:	009b      	lsls	r3, r3, #2
 8000870:	b2db      	uxtb	r3, r3
 8000872:	f1c3 0315 	rsb	r3, r3, #21
 8000876:	b2db      	uxtb	r3, r3
 8000878:	210b      	movs	r1, #11
 800087a:	4618      	mov	r0, r3
 800087c:	f002 ffc8 	bl	8003810 <SSD1316_Set_Cursor_Position>
	SSD1316_Write_Tiny_Number(str1, false, true);
 8000880:	2201      	movs	r2, #1
 8000882:	2100      	movs	r1, #0
 8000884:	485a      	ldr	r0, [pc, #360]	@ (80009f0 <Display_Sensor_Graph+0x20c>)
 8000886:	f003 fa0b 	bl	8003ca0 <SSD1316_Write_Tiny_Number>


	// x-axis
	static char str5[6] = ";4:"; // -4h
	SSD1316_Set_Cursor_Position(23, 27);
 800088a:	211b      	movs	r1, #27
 800088c:	2017      	movs	r0, #23
 800088e:	f002 ffbf 	bl	8003810 <SSD1316_Set_Cursor_Position>
	SSD1316_Write_Tiny_Number(str5, false, true);
 8000892:	2201      	movs	r2, #1
 8000894:	2100      	movs	r1, #0
 8000896:	4857      	ldr	r0, [pc, #348]	@ (80009f4 <Display_Sensor_Graph+0x210>)
 8000898:	f003 fa02 	bl	8003ca0 <SSD1316_Write_Tiny_Number>

	static char str2[6] = ";3:"; // -3h
	SSD1316_Set_Cursor_Position(47, 27);
 800089c:	211b      	movs	r1, #27
 800089e:	202f      	movs	r0, #47	@ 0x2f
 80008a0:	f002 ffb6 	bl	8003810 <SSD1316_Set_Cursor_Position>
	SSD1316_Write_Tiny_Number(str2, false, true);
 80008a4:	2201      	movs	r2, #1
 80008a6:	2100      	movs	r1, #0
 80008a8:	4853      	ldr	r0, [pc, #332]	@ (80009f8 <Display_Sensor_Graph+0x214>)
 80008aa:	f003 f9f9 	bl	8003ca0 <SSD1316_Write_Tiny_Number>

	static char str3[6] = ";2:"; // -2h
	SSD1316_Set_Cursor_Position(71, 27);
 80008ae:	211b      	movs	r1, #27
 80008b0:	2047      	movs	r0, #71	@ 0x47
 80008b2:	f002 ffad 	bl	8003810 <SSD1316_Set_Cursor_Position>
	SSD1316_Write_Tiny_Number(str3, false, true);
 80008b6:	2201      	movs	r2, #1
 80008b8:	2100      	movs	r1, #0
 80008ba:	4850      	ldr	r0, [pc, #320]	@ (80009fc <Display_Sensor_Graph+0x218>)
 80008bc:	f003 f9f0 	bl	8003ca0 <SSD1316_Write_Tiny_Number>

	static char str4[6] = ";1:"; // -1h
	SSD1316_Set_Cursor_Position(95, 27);
 80008c0:	211b      	movs	r1, #27
 80008c2:	205f      	movs	r0, #95	@ 0x5f
 80008c4:	f002 ffa4 	bl	8003810 <SSD1316_Set_Cursor_Position>
	SSD1316_Write_Tiny_Number(str4, false, true);
 80008c8:	2201      	movs	r2, #1
 80008ca:	2100      	movs	r1, #0
 80008cc:	484c      	ldr	r0, [pc, #304]	@ (8000a00 <Display_Sensor_Graph+0x21c>)
 80008ce:	f003 f9e7 	bl	8003ca0 <SSD1316_Write_Tiny_Number>

	SSD1316_Set_Cursor_Position(122, 27);
 80008d2:	211b      	movs	r1, #27
 80008d4:	207a      	movs	r0, #122	@ 0x7a
 80008d6:	f002 ff9b 	bl	8003810 <SSD1316_Set_Cursor_Position>
	SSD1316_Write_Tiny_Digit('0', true);
 80008da:	2101      	movs	r1, #1
 80008dc:	2030      	movs	r0, #48	@ 0x30
 80008de:	f003 f8ef 	bl	8003ac0 <SSD1316_Write_Tiny_Digit>


	//draw the graph
	static const uint8_t x_resolution = 124 - 27 + 1; // Graph area
	static const uint8_t y_resolution = 21 - 1 + 2;	// Graph area
	uint8_t line_dimensions[4] = {0, 0, 0, 0};
 80008e2:	2300      	movs	r3, #0
 80008e4:	613b      	str	r3, [r7, #16]

	uint8_t normalized_data = normalize_reading(sensor_val_history[((*reading_index - 1) % 100 + 100) % 100 /* SENSOR_HISTORY_COUNT*/], scale_max, y_resolution);
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	881b      	ldrh	r3, [r3, #0]
 80008ea:	1e5a      	subs	r2, r3, #1
 80008ec:	4b45      	ldr	r3, [pc, #276]	@ (8000a04 <Display_Sensor_Graph+0x220>)
 80008ee:	fb83 1302 	smull	r1, r3, r3, r2
 80008f2:	1159      	asrs	r1, r3, #5
 80008f4:	17d3      	asrs	r3, r2, #31
 80008f6:	1acb      	subs	r3, r1, r3
 80008f8:	2164      	movs	r1, #100	@ 0x64
 80008fa:	fb01 f303 	mul.w	r3, r1, r3
 80008fe:	1ad3      	subs	r3, r2, r3
 8000900:	3364      	adds	r3, #100	@ 0x64
 8000902:	4a40      	ldr	r2, [pc, #256]	@ (8000a04 <Display_Sensor_Graph+0x220>)
 8000904:	fb82 1203 	smull	r1, r2, r2, r3
 8000908:	1151      	asrs	r1, r2, #5
 800090a:	17da      	asrs	r2, r3, #31
 800090c:	1a8a      	subs	r2, r1, r2
 800090e:	2164      	movs	r1, #100	@ 0x64
 8000910:	fb01 f202 	mul.w	r2, r1, r2
 8000914:	1a9a      	subs	r2, r3, r2
 8000916:	4613      	mov	r3, r2
 8000918:	005b      	lsls	r3, r3, #1
 800091a:	68fa      	ldr	r2, [r7, #12]
 800091c:	4413      	add	r3, r2
 800091e:	881b      	ldrh	r3, [r3, #0]
 8000920:	4a39      	ldr	r2, [pc, #228]	@ (8000a08 <Display_Sensor_Graph+0x224>)
 8000922:	7812      	ldrb	r2, [r2, #0]
 8000924:	88f9      	ldrh	r1, [r7, #6]
 8000926:	4618      	mov	r0, r3
 8000928:	f7ff ff3e 	bl	80007a8 <normalize_reading>
 800092c:	4603      	mov	r3, r0
 800092e:	757b      	strb	r3, [r7, #21]
	line_dimensions[2] = 124 - 2;
 8000930:	237a      	movs	r3, #122	@ 0x7a
 8000932:	74bb      	strb	r3, [r7, #18]
	line_dimensions[3] = y_resolution - normalized_data + 1;
 8000934:	4b34      	ldr	r3, [pc, #208]	@ (8000a08 <Display_Sensor_Graph+0x224>)
 8000936:	781a      	ldrb	r2, [r3, #0]
 8000938:	7d7b      	ldrb	r3, [r7, #21]
 800093a:	1ad3      	subs	r3, r2, r3
 800093c:	b2db      	uxtb	r3, r3
 800093e:	3301      	adds	r3, #1
 8000940:	b2db      	uxtb	r3, r3
 8000942:	74fb      	strb	r3, [r7, #19]

	for (uint16_t i = 1; i < x_resolution; i++) {
 8000944:	2301      	movs	r3, #1
 8000946:	82fb      	strh	r3, [r7, #22]
 8000948:	e041      	b.n	80009ce <Display_Sensor_Graph+0x1ea>
		uint8_t normalized_data = normalize_reading(sensor_val_history[((*reading_index - i) % 100 + 100) % 100 /* SENSOR_HISTORY_COUNT*/], scale_max, y_resolution);
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	881b      	ldrh	r3, [r3, #0]
 800094e:	461a      	mov	r2, r3
 8000950:	8afb      	ldrh	r3, [r7, #22]
 8000952:	1ad2      	subs	r2, r2, r3
 8000954:	4b2b      	ldr	r3, [pc, #172]	@ (8000a04 <Display_Sensor_Graph+0x220>)
 8000956:	fb83 1302 	smull	r1, r3, r3, r2
 800095a:	1159      	asrs	r1, r3, #5
 800095c:	17d3      	asrs	r3, r2, #31
 800095e:	1acb      	subs	r3, r1, r3
 8000960:	2164      	movs	r1, #100	@ 0x64
 8000962:	fb01 f303 	mul.w	r3, r1, r3
 8000966:	1ad3      	subs	r3, r2, r3
 8000968:	3364      	adds	r3, #100	@ 0x64
 800096a:	4a26      	ldr	r2, [pc, #152]	@ (8000a04 <Display_Sensor_Graph+0x220>)
 800096c:	fb82 1203 	smull	r1, r2, r2, r3
 8000970:	1151      	asrs	r1, r2, #5
 8000972:	17da      	asrs	r2, r3, #31
 8000974:	1a8a      	subs	r2, r1, r2
 8000976:	2164      	movs	r1, #100	@ 0x64
 8000978:	fb01 f202 	mul.w	r2, r1, r2
 800097c:	1a9a      	subs	r2, r3, r2
 800097e:	4613      	mov	r3, r2
 8000980:	005b      	lsls	r3, r3, #1
 8000982:	68fa      	ldr	r2, [r7, #12]
 8000984:	4413      	add	r3, r2
 8000986:	881b      	ldrh	r3, [r3, #0]
 8000988:	4a1f      	ldr	r2, [pc, #124]	@ (8000a08 <Display_Sensor_Graph+0x224>)
 800098a:	7812      	ldrb	r2, [r2, #0]
 800098c:	88f9      	ldrh	r1, [r7, #6]
 800098e:	4618      	mov	r0, r3
 8000990:	f7ff ff0a 	bl	80007a8 <normalize_reading>
 8000994:	4603      	mov	r3, r0
 8000996:	753b      	strb	r3, [r7, #20]
		line_dimensions[0] = 124 - i - 2;
 8000998:	8afb      	ldrh	r3, [r7, #22]
 800099a:	b2db      	uxtb	r3, r3
 800099c:	f1c3 037a 	rsb	r3, r3, #122	@ 0x7a
 80009a0:	b2db      	uxtb	r3, r3
 80009a2:	743b      	strb	r3, [r7, #16]
		line_dimensions[1] = y_resolution - normalized_data + 1;
 80009a4:	4b18      	ldr	r3, [pc, #96]	@ (8000a08 <Display_Sensor_Graph+0x224>)
 80009a6:	781a      	ldrb	r2, [r3, #0]
 80009a8:	7d3b      	ldrb	r3, [r7, #20]
 80009aa:	1ad3      	subs	r3, r2, r3
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	3301      	adds	r3, #1
 80009b0:	b2db      	uxtb	r3, r3
 80009b2:	747b      	strb	r3, [r7, #17]
		SSD1316_Draw_Line(line_dimensions, 1);
 80009b4:	f107 0310 	add.w	r3, r7, #16
 80009b8:	2101      	movs	r1, #1
 80009ba:	4618      	mov	r0, r3
 80009bc:	f003 fc58 	bl	8004270 <SSD1316_Draw_Line>
		line_dimensions[2] = line_dimensions[0];
 80009c0:	7c3b      	ldrb	r3, [r7, #16]
 80009c2:	74bb      	strb	r3, [r7, #18]
		line_dimensions[3] = line_dimensions[1];
 80009c4:	7c7b      	ldrb	r3, [r7, #17]
 80009c6:	74fb      	strb	r3, [r7, #19]
	for (uint16_t i = 1; i < x_resolution; i++) {
 80009c8:	8afb      	ldrh	r3, [r7, #22]
 80009ca:	3301      	adds	r3, #1
 80009cc:	82fb      	strh	r3, [r7, #22]
 80009ce:	4b0f      	ldr	r3, [pc, #60]	@ (8000a0c <Display_Sensor_Graph+0x228>)
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	461a      	mov	r2, r3
 80009d4:	8afb      	ldrh	r3, [r7, #22]
 80009d6:	4293      	cmp	r3, r2
 80009d8:	d3b7      	bcc.n	800094a <Display_Sensor_Graph+0x166>





	return GUI_SUCCESS;
 80009da:	2300      	movs	r3, #0
}
 80009dc:	4618      	mov	r0, r3
 80009de:	3718      	adds	r7, #24
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	2000000c 	.word	0x2000000c
 80009e8:	20000010 	.word	0x20000010
 80009ec:	20000224 	.word	0x20000224
 80009f0:	2000022c 	.word	0x2000022c
 80009f4:	20000014 	.word	0x20000014
 80009f8:	2000001c 	.word	0x2000001c
 80009fc:	20000024 	.word	0x20000024
 8000a00:	2000002c 	.word	0x2000002c
 8000a04:	51eb851f 	.word	0x51eb851f
 8000a08:	0800fa20 	.word	0x0800fa20
 8000a0c:	0800fa21 	.word	0x0800fa21

08000a10 <Display_Home_Page>:


enum gui_retval Display_Home_Page(struct SensorReadings* values) {
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b088      	sub	sp, #32
 8000a14:	af02      	add	r7, sp, #8
 8000a16:	6078      	str	r0, [r7, #4]
	SSD1316_Set_Cursor_Position(0, 0);
 8000a18:	2100      	movs	r1, #0
 8000a1a:	2000      	movs	r0, #0
 8000a1c:	f002 fef8 	bl	8003810 <SSD1316_Set_Cursor_Position>
	SSD1316_Write_Image(home_screen, 128, 32, false);
 8000a20:	2300      	movs	r3, #0
 8000a22:	2220      	movs	r2, #32
 8000a24:	2180      	movs	r1, #128	@ 0x80
 8000a26:	487f      	ldr	r0, [pc, #508]	@ (8000c24 <Display_Home_Page+0x214>)
 8000a28:	f003 fb3e 	bl	80040a8 <SSD1316_Write_Image>


	uint8_t bar_speed = 12;
 8000a2c:	230c      	movs	r3, #12
 8000a2e:	753b      	strb	r3, [r7, #20]
	uint32_t bar_progress = screen_ticks * bar_speed;
 8000a30:	7d3b      	ldrb	r3, [r7, #20]
 8000a32:	4a7d      	ldr	r2, [pc, #500]	@ (8000c28 <Display_Home_Page+0x218>)
 8000a34:	6812      	ldr	r2, [r2, #0]
 8000a36:	fb02 f303 	mul.w	r3, r2, r3
 8000a3a:	613b      	str	r3, [r7, #16]

	SSD1316_Draw_Filled_Rectangle(4, 27, 12, 27 - (bar_progress <= values->batt ? bar_progress : values->batt) * 21 / 100, 1);
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	89db      	ldrh	r3, [r3, #14]
 8000a40:	461a      	mov	r2, r3
 8000a42:	693b      	ldr	r3, [r7, #16]
 8000a44:	429a      	cmp	r2, r3
 8000a46:	bf28      	it	cs
 8000a48:	461a      	movcs	r2, r3
 8000a4a:	4613      	mov	r3, r2
 8000a4c:	005b      	lsls	r3, r3, #1
 8000a4e:	4413      	add	r3, r2
 8000a50:	00da      	lsls	r2, r3, #3
 8000a52:	1ad3      	subs	r3, r2, r3
 8000a54:	4a75      	ldr	r2, [pc, #468]	@ (8000c2c <Display_Home_Page+0x21c>)
 8000a56:	fba2 2303 	umull	r2, r3, r2, r3
 8000a5a:	095b      	lsrs	r3, r3, #5
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	f1c3 031b 	rsb	r3, r3, #27
 8000a62:	b2db      	uxtb	r3, r3
 8000a64:	2201      	movs	r2, #1
 8000a66:	9200      	str	r2, [sp, #0]
 8000a68:	220c      	movs	r2, #12
 8000a6a:	211b      	movs	r1, #27
 8000a6c:	2004      	movs	r0, #4
 8000a6e:	f003 fd59 	bl	8004524 <SSD1316_Draw_Filled_Rectangle>

	uint8_t co2_score = (1500 - (values->co2 > 1500 ? 1500 : values->co2)) / 10;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	891b      	ldrh	r3, [r3, #8]
 8000a76:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	bf28      	it	cs
 8000a7e:	4613      	movcs	r3, r2
 8000a80:	b29b      	uxth	r3, r3
 8000a82:	f5c3 63bb 	rsb	r3, r3, #1496	@ 0x5d8
 8000a86:	3304      	adds	r3, #4
 8000a88:	4a69      	ldr	r2, [pc, #420]	@ (8000c30 <Display_Home_Page+0x220>)
 8000a8a:	fb82 1203 	smull	r1, r2, r2, r3
 8000a8e:	1092      	asrs	r2, r2, #2
 8000a90:	17db      	asrs	r3, r3, #31
 8000a92:	1ad3      	subs	r3, r2, r3
 8000a94:	75fb      	strb	r3, [r7, #23]
	if (co2_score > 100) co2_score = 100;
 8000a96:	7dfb      	ldrb	r3, [r7, #23]
 8000a98:	2b64      	cmp	r3, #100	@ 0x64
 8000a9a:	d901      	bls.n	8000aa0 <Display_Home_Page+0x90>
 8000a9c:	2364      	movs	r3, #100	@ 0x64
 8000a9e:	75fb      	strb	r3, [r7, #23]
	SSD1316_Draw_Filled_Rectangle(23, 21, 32, 21 - (bar_progress <= co2_score ? bar_progress : co2_score) * 20 / 100, 1);
 8000aa0:	7dfa      	ldrb	r2, [r7, #23]
 8000aa2:	693b      	ldr	r3, [r7, #16]
 8000aa4:	429a      	cmp	r2, r3
 8000aa6:	bf28      	it	cs
 8000aa8:	461a      	movcs	r2, r3
 8000aaa:	4613      	mov	r3, r2
 8000aac:	009b      	lsls	r3, r3, #2
 8000aae:	4413      	add	r3, r2
 8000ab0:	009b      	lsls	r3, r3, #2
 8000ab2:	461a      	mov	r2, r3
 8000ab4:	4b5d      	ldr	r3, [pc, #372]	@ (8000c2c <Display_Home_Page+0x21c>)
 8000ab6:	fba3 2302 	umull	r2, r3, r3, r2
 8000aba:	095b      	lsrs	r3, r3, #5
 8000abc:	b2db      	uxtb	r3, r3
 8000abe:	f1c3 0315 	rsb	r3, r3, #21
 8000ac2:	b2db      	uxtb	r3, r3
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	9200      	str	r2, [sp, #0]
 8000ac8:	2220      	movs	r2, #32
 8000aca:	2115      	movs	r1, #21
 8000acc:	2017      	movs	r0, #23
 8000ace:	f003 fd29 	bl	8004524 <SSD1316_Draw_Filled_Rectangle>

	uint8_t voc_score = (400 - (values->voc > 400 ? 400 : values->voc)) / 4;
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	889b      	ldrh	r3, [r3, #4]
 8000ad6:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8000ada:	bf28      	it	cs
 8000adc:	f44f 73c8 	movcs.w	r3, #400	@ 0x190
 8000ae0:	b29b      	uxth	r3, r3
 8000ae2:	f5c3 73c8 	rsb	r3, r3, #400	@ 0x190
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	da00      	bge.n	8000aec <Display_Home_Page+0xdc>
 8000aea:	3303      	adds	r3, #3
 8000aec:	109b      	asrs	r3, r3, #2
 8000aee:	75bb      	strb	r3, [r7, #22]
	if (voc_score > 100) voc_score = 100;
 8000af0:	7dbb      	ldrb	r3, [r7, #22]
 8000af2:	2b64      	cmp	r3, #100	@ 0x64
 8000af4:	d901      	bls.n	8000afa <Display_Home_Page+0xea>
 8000af6:	2364      	movs	r3, #100	@ 0x64
 8000af8:	75bb      	strb	r3, [r7, #22]
	SSD1316_Draw_Filled_Rectangle(47, 21, 56, 21 - (bar_progress <= voc_score ? bar_progress : voc_score) * 20 / 100, 1);
 8000afa:	7dba      	ldrb	r2, [r7, #22]
 8000afc:	693b      	ldr	r3, [r7, #16]
 8000afe:	429a      	cmp	r2, r3
 8000b00:	bf28      	it	cs
 8000b02:	461a      	movcs	r2, r3
 8000b04:	4613      	mov	r3, r2
 8000b06:	009b      	lsls	r3, r3, #2
 8000b08:	4413      	add	r3, r2
 8000b0a:	009b      	lsls	r3, r3, #2
 8000b0c:	461a      	mov	r2, r3
 8000b0e:	4b47      	ldr	r3, [pc, #284]	@ (8000c2c <Display_Home_Page+0x21c>)
 8000b10:	fba3 2302 	umull	r2, r3, r3, r2
 8000b14:	095b      	lsrs	r3, r3, #5
 8000b16:	b2db      	uxtb	r3, r3
 8000b18:	f1c3 0315 	rsb	r3, r3, #21
 8000b1c:	b2db      	uxtb	r3, r3
 8000b1e:	2201      	movs	r2, #1
 8000b20:	9200      	str	r2, [sp, #0]
 8000b22:	2238      	movs	r2, #56	@ 0x38
 8000b24:	2115      	movs	r1, #21
 8000b26:	202f      	movs	r0, #47	@ 0x2f
 8000b28:	f003 fcfc 	bl	8004524 <SSD1316_Draw_Filled_Rectangle>

	uint8_t opt_score = (values->lux > 50 ? 50 : values->lux) * 2;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	2b32      	cmp	r3, #50	@ 0x32
 8000b32:	bf28      	it	cs
 8000b34:	2332      	movcs	r3, #50	@ 0x32
 8000b36:	b2db      	uxtb	r3, r3
 8000b38:	005b      	lsls	r3, r3, #1
 8000b3a:	757b      	strb	r3, [r7, #21]
	if (opt_score > 100) opt_score = 100;
 8000b3c:	7d7b      	ldrb	r3, [r7, #21]
 8000b3e:	2b64      	cmp	r3, #100	@ 0x64
 8000b40:	d901      	bls.n	8000b46 <Display_Home_Page+0x136>
 8000b42:	2364      	movs	r3, #100	@ 0x64
 8000b44:	757b      	strb	r3, [r7, #21]
	SSD1316_Draw_Filled_Rectangle(71, 21, 80, 21 - (bar_progress <= opt_score ? bar_progress : opt_score) * 20 / 100, 1);
 8000b46:	7d7a      	ldrb	r2, [r7, #21]
 8000b48:	693b      	ldr	r3, [r7, #16]
 8000b4a:	429a      	cmp	r2, r3
 8000b4c:	bf28      	it	cs
 8000b4e:	461a      	movcs	r2, r3
 8000b50:	4613      	mov	r3, r2
 8000b52:	009b      	lsls	r3, r3, #2
 8000b54:	4413      	add	r3, r2
 8000b56:	009b      	lsls	r3, r3, #2
 8000b58:	461a      	mov	r2, r3
 8000b5a:	4b34      	ldr	r3, [pc, #208]	@ (8000c2c <Display_Home_Page+0x21c>)
 8000b5c:	fba3 2302 	umull	r2, r3, r3, r2
 8000b60:	095b      	lsrs	r3, r3, #5
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	f1c3 0315 	rsb	r3, r3, #21
 8000b68:	b2db      	uxtb	r3, r3
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	9200      	str	r2, [sp, #0]
 8000b6e:	2250      	movs	r2, #80	@ 0x50
 8000b70:	2115      	movs	r1, #21
 8000b72:	2047      	movs	r0, #71	@ 0x47
 8000b74:	f003 fcd6 	bl	8004524 <SSD1316_Draw_Filled_Rectangle>

	SSD1316_Set_Cursor_Position(92, 0);
 8000b78:	2100      	movs	r1, #0
 8000b7a:	205c      	movs	r0, #92	@ 0x5c
 8000b7c:	f002 fe48 	bl	8003810 <SSD1316_Set_Cursor_Position>
	uint8_t total_score = co2_score * 2 / 3 + voc_score / 6 + opt_score / 12 + (100 - values->rh) / 10 + ((500 - values->nox) / 5) / 12;
 8000b80:	7dfb      	ldrb	r3, [r7, #23]
 8000b82:	005b      	lsls	r3, r3, #1
 8000b84:	4a2b      	ldr	r2, [pc, #172]	@ (8000c34 <Display_Home_Page+0x224>)
 8000b86:	fb82 1203 	smull	r1, r2, r2, r3
 8000b8a:	17db      	asrs	r3, r3, #31
 8000b8c:	1ad3      	subs	r3, r2, r3
 8000b8e:	b2da      	uxtb	r2, r3
 8000b90:	7dbb      	ldrb	r3, [r7, #22]
 8000b92:	4929      	ldr	r1, [pc, #164]	@ (8000c38 <Display_Home_Page+0x228>)
 8000b94:	fba1 1303 	umull	r1, r3, r1, r3
 8000b98:	089b      	lsrs	r3, r3, #2
 8000b9a:	b2db      	uxtb	r3, r3
 8000b9c:	4413      	add	r3, r2
 8000b9e:	b2da      	uxtb	r2, r3
 8000ba0:	7d7b      	ldrb	r3, [r7, #21]
 8000ba2:	4925      	ldr	r1, [pc, #148]	@ (8000c38 <Display_Home_Page+0x228>)
 8000ba4:	fba1 1303 	umull	r1, r3, r1, r3
 8000ba8:	08db      	lsrs	r3, r3, #3
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	4413      	add	r3, r2
 8000bae:	b2da      	uxtb	r2, r3
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	899b      	ldrh	r3, [r3, #12]
 8000bb4:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 8000bb8:	491d      	ldr	r1, [pc, #116]	@ (8000c30 <Display_Home_Page+0x220>)
 8000bba:	fb81 0103 	smull	r0, r1, r1, r3
 8000bbe:	1089      	asrs	r1, r1, #2
 8000bc0:	17db      	asrs	r3, r3, #31
 8000bc2:	1acb      	subs	r3, r1, r3
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	4413      	add	r3, r2
 8000bc8:	b2da      	uxtb	r2, r3
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	88db      	ldrh	r3, [r3, #6]
 8000bce:	f5c3 73fa 	rsb	r3, r3, #500	@ 0x1f4
 8000bd2:	491a      	ldr	r1, [pc, #104]	@ (8000c3c <Display_Home_Page+0x22c>)
 8000bd4:	fb81 0103 	smull	r0, r1, r1, r3
 8000bd8:	4419      	add	r1, r3
 8000bda:	1149      	asrs	r1, r1, #5
 8000bdc:	17db      	asrs	r3, r3, #31
 8000bde:	1acb      	subs	r3, r1, r3
 8000be0:	b2db      	uxtb	r3, r3
 8000be2:	4413      	add	r3, r2
 8000be4:	73fb      	strb	r3, [r7, #15]
	if (total_score > 60) {
 8000be6:	7bfb      	ldrb	r3, [r7, #15]
 8000be8:	2b3c      	cmp	r3, #60	@ 0x3c
 8000bea:	d906      	bls.n	8000bfa <Display_Home_Page+0x1ea>
		SSD1316_Write_Image(good_ind, 32, 32, false);
 8000bec:	2300      	movs	r3, #0
 8000bee:	2220      	movs	r2, #32
 8000bf0:	2120      	movs	r1, #32
 8000bf2:	4813      	ldr	r0, [pc, #76]	@ (8000c40 <Display_Home_Page+0x230>)
 8000bf4:	f003 fa58 	bl	80040a8 <SSD1316_Write_Image>
 8000bf8:	e00f      	b.n	8000c1a <Display_Home_Page+0x20a>
	} else if (total_score > 40) {
 8000bfa:	7bfb      	ldrb	r3, [r7, #15]
 8000bfc:	2b28      	cmp	r3, #40	@ 0x28
 8000bfe:	d906      	bls.n	8000c0e <Display_Home_Page+0x1fe>
		SSD1316_Write_Image(caution_ind, 32, 32, false);
 8000c00:	2300      	movs	r3, #0
 8000c02:	2220      	movs	r2, #32
 8000c04:	2120      	movs	r1, #32
 8000c06:	480f      	ldr	r0, [pc, #60]	@ (8000c44 <Display_Home_Page+0x234>)
 8000c08:	f003 fa4e 	bl	80040a8 <SSD1316_Write_Image>
 8000c0c:	e005      	b.n	8000c1a <Display_Home_Page+0x20a>
	} else {
		SSD1316_Write_Image(poor_ind, 32, 32, false);
 8000c0e:	2300      	movs	r3, #0
 8000c10:	2220      	movs	r2, #32
 8000c12:	2120      	movs	r1, #32
 8000c14:	480c      	ldr	r0, [pc, #48]	@ (8000c48 <Display_Home_Page+0x238>)
 8000c16:	f003 fa47 	bl	80040a8 <SSD1316_Write_Image>
	}




	return GUI_SUCCESS;
 8000c1a:	2300      	movs	r3, #0
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3718      	adds	r7, #24
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	0800f5f4 	.word	0x0800f5f4
 8000c28:	20000220 	.word	0x20000220
 8000c2c:	51eb851f 	.word	0x51eb851f
 8000c30:	66666667 	.word	0x66666667
 8000c34:	55555556 	.word	0x55555556
 8000c38:	aaaaaaab 	.word	0xaaaaaaab
 8000c3c:	88888889 	.word	0x88888889
 8000c40:	0800f7f4 	.word	0x0800f7f4
 8000c44:	0800f874 	.word	0x0800f874
 8000c48:	0800f8f4 	.word	0x0800f8f4

08000c4c <Display_Charge_Page>:


enum gui_retval Display_Charge_Page(uint8_t battery_percentage) {
 8000c4c:	b590      	push	{r4, r7, lr}
 8000c4e:	b089      	sub	sp, #36	@ 0x24
 8000c50:	af02      	add	r7, sp, #8
 8000c52:	4603      	mov	r3, r0
 8000c54:	71fb      	strb	r3, [r7, #7]
	SSD1316_Set_Cursor_Position(0, 0);
 8000c56:	2100      	movs	r1, #0
 8000c58:	2000      	movs	r0, #0
 8000c5a:	f002 fdd9 	bl	8003810 <SSD1316_Set_Cursor_Position>
	SSD1316_Write_Image(battery_blank, 128, 32, false);
 8000c5e:	2300      	movs	r3, #0
 8000c60:	2220      	movs	r2, #32
 8000c62:	2180      	movs	r1, #128	@ 0x80
 8000c64:	4816      	ldr	r0, [pc, #88]	@ (8000cc0 <Display_Charge_Page+0x74>)
 8000c66:	f003 fa1f 	bl	80040a8 <SSD1316_Write_Image>
	uint8_t dimensions[8] = {0x2A, 0x5, 0x5C, 0x5, 0x5C, 0x1A, 0x2A, 0x1A};
 8000c6a:	4a16      	ldr	r2, [pc, #88]	@ (8000cc4 <Display_Charge_Page+0x78>)
 8000c6c:	f107 030c 	add.w	r3, r7, #12
 8000c70:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c74:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t dim_by_percentage = (100 - battery_percentage) * 46 / 100; // 46 is the number of pixels for the charge indicator
 8000c78:	79fb      	ldrb	r3, [r7, #7]
 8000c7a:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 8000c7e:	222e      	movs	r2, #46	@ 0x2e
 8000c80:	fb02 f303 	mul.w	r3, r2, r3
 8000c84:	4a10      	ldr	r2, [pc, #64]	@ (8000cc8 <Display_Charge_Page+0x7c>)
 8000c86:	fb82 1203 	smull	r1, r2, r2, r3
 8000c8a:	1152      	asrs	r2, r2, #5
 8000c8c:	17db      	asrs	r3, r3, #31
 8000c8e:	1ad3      	subs	r3, r2, r3
 8000c90:	75fb      	strb	r3, [r7, #23]
	dimensions[0] += dim_by_percentage;
 8000c92:	7b3a      	ldrb	r2, [r7, #12]
 8000c94:	7dfb      	ldrb	r3, [r7, #23]
 8000c96:	4413      	add	r3, r2
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	733b      	strb	r3, [r7, #12]
	dimensions[6] += dim_by_percentage;
 8000c9c:	7cba      	ldrb	r2, [r7, #18]
 8000c9e:	7dfb      	ldrb	r3, [r7, #23]
 8000ca0:	4413      	add	r3, r2
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	74bb      	strb	r3, [r7, #18]
	SSD1316_Draw_Filled_Rectangle(dimensions[0], dimensions[1], dimensions[4], dimensions[5], 1);
 8000ca6:	7b38      	ldrb	r0, [r7, #12]
 8000ca8:	7b79      	ldrb	r1, [r7, #13]
 8000caa:	7c3a      	ldrb	r2, [r7, #16]
 8000cac:	7c7b      	ldrb	r3, [r7, #17]
 8000cae:	2401      	movs	r4, #1
 8000cb0:	9400      	str	r4, [sp, #0]
 8000cb2:	f003 fc37 	bl	8004524 <SSD1316_Draw_Filled_Rectangle>

	return GUI_SUCCESS;
 8000cb6:	2300      	movs	r3, #0
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	371c      	adds	r7, #28
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd90      	pop	{r4, r7, pc}
 8000cc0:	0800f3f4 	.word	0x0800f3f4
 8000cc4:	0800efe4 	.word	0x0800efe4
 8000cc8:	51eb851f 	.word	0x51eb851f

08000ccc <Display_Calibration_Page>:

enum gui_retval Display_Calibration_Page() {
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
	SSD1316_Set_Cursor_Position(36, 8);
 8000cd2:	2108      	movs	r1, #8
 8000cd4:	2024      	movs	r0, #36	@ 0x24
 8000cd6:	f002 fd9b 	bl	8003810 <SSD1316_Set_Cursor_Position>
	char* str = "Calibrating...";
 8000cda:	4b1d      	ldr	r3, [pc, #116]	@ (8000d50 <Display_Calibration_Page+0x84>)
 8000cdc:	607b      	str	r3, [r7, #4]
	SSD1316_Write_String(str, false, false);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	6878      	ldr	r0, [r7, #4]
 8000ce4:	f003 f986 	bl	8003ff4 <SSD1316_Write_String>

	SSD1316_Set_Cursor_Position(59, 19);
 8000ce8:	2113      	movs	r1, #19
 8000cea:	203b      	movs	r0, #59	@ 0x3b
 8000cec:	f002 fd90 	bl	8003810 <SSD1316_Set_Cursor_Position>
	static char str1[6] = "\0\0\0\0\0";
	u16_to_str(30 - screen_ticks / 14, str1);
 8000cf0:	4b18      	ldr	r3, [pc, #96]	@ (8000d54 <Display_Calibration_Page+0x88>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	085b      	lsrs	r3, r3, #1
 8000cf6:	4a18      	ldr	r2, [pc, #96]	@ (8000d58 <Display_Calibration_Page+0x8c>)
 8000cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8000cfc:	089b      	lsrs	r3, r3, #2
 8000cfe:	b29b      	uxth	r3, r3
 8000d00:	f1c3 031e 	rsb	r3, r3, #30
 8000d04:	b29b      	uxth	r3, r3
 8000d06:	4915      	ldr	r1, [pc, #84]	@ (8000d5c <Display_Calibration_Page+0x90>)
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f7ff fab9 	bl	8000280 <u16_to_str>
	SSD1316_Write_String(str1, false, true);
 8000d0e:	2201      	movs	r2, #1
 8000d10:	2100      	movs	r1, #0
 8000d12:	4812      	ldr	r0, [pc, #72]	@ (8000d5c <Display_Calibration_Page+0x90>)
 8000d14:	f003 f96e 	bl	8003ff4 <SSD1316_Write_String>


	if (screen_ticks == 1) {
 8000d18:	4b0e      	ldr	r3, [pc, #56]	@ (8000d54 <Display_Calibration_Page+0x88>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	2b01      	cmp	r3, #1
 8000d1e:	d103      	bne.n	8000d28 <Display_Calibration_Page+0x5c>
		Set_Sensor_States(0xFF, 0x03);
 8000d20:	2103      	movs	r1, #3
 8000d22:	20ff      	movs	r0, #255	@ 0xff
 8000d24:	f001 f99a 	bl	800205c <Set_Sensor_States>
	}


	if (screen_ticks >= 410) {
 8000d28:	4b0a      	ldr	r3, [pc, #40]	@ (8000d54 <Display_Calibration_Page+0x88>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f5b3 7fcd 	cmp.w	r3, #410	@ 0x19a
 8000d30:	d308      	bcc.n	8000d44 <Display_Calibration_Page+0x78>
		Set_Sensor_States(0xAA, 0x02);
 8000d32:	2102      	movs	r1, #2
 8000d34:	20aa      	movs	r0, #170	@ 0xaa
 8000d36:	f001 f991 	bl	800205c <Set_Sensor_States>
		return Change_State(HOME);
 8000d3a:	2001      	movs	r0, #1
 8000d3c:	f7ff fc02 	bl	8000544 <Change_State>
 8000d40:	4603      	mov	r3, r0
 8000d42:	e000      	b.n	8000d46 <Display_Calibration_Page+0x7a>
	}


	return GUI_SUCCESS;
 8000d44:	2300      	movs	r3, #0
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3708      	adds	r7, #8
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	0800efec 	.word	0x0800efec
 8000d54:	20000220 	.word	0x20000220
 8000d58:	92492493 	.word	0x92492493
 8000d5c:	20000234 	.word	0x20000234

08000d60 <Display_Settings_Page>:


enum gui_retval Display_Settings_Page( char** options, uint8_t* selection) {
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	6039      	str	r1, [r7, #0]
	if (screen_state == SETTINGS_BASE) {
 8000d6a:	4b26      	ldr	r3, [pc, #152]	@ (8000e04 <Display_Settings_Page+0xa4>)
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	2b10      	cmp	r3, #16
 8000d70:	d10a      	bne.n	8000d88 <Display_Settings_Page+0x28>
		SSD1316_Set_Cursor_Position(48, 0);
 8000d72:	2100      	movs	r1, #0
 8000d74:	2030      	movs	r0, #48	@ 0x30
 8000d76:	f002 fd4b 	bl	8003810 <SSD1316_Set_Cursor_Position>
		SSD1316_Write_Image(settings_icon, 32, 32, false);
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	2220      	movs	r2, #32
 8000d7e:	2120      	movs	r1, #32
 8000d80:	4821      	ldr	r0, [pc, #132]	@ (8000e08 <Display_Settings_Page+0xa8>)
 8000d82:	f003 f991 	bl	80040a8 <SSD1316_Write_Image>
 8000d86:	e037      	b.n	8000df8 <Display_Settings_Page+0x98>
	} else {
		SSD1316_Set_Cursor_Position(8, 12);
 8000d88:	210c      	movs	r1, #12
 8000d8a:	2008      	movs	r0, #8
 8000d8c:	f002 fd40 	bl	8003810 <SSD1316_Set_Cursor_Position>
		SSD1316_Write_String(options[0], false, false);
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	2200      	movs	r2, #0
 8000d96:	2100      	movs	r1, #0
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f003 f92b 	bl	8003ff4 <SSD1316_Write_String>
		for (uint8_t i = 0; i < sizeof(options); i++) {
 8000d9e:	2300      	movs	r3, #0
 8000da0:	73fb      	strb	r3, [r7, #15]
 8000da2:	e016      	b.n	8000dd2 <Display_Settings_Page+0x72>
			SSD1316_Set_Cursor_Position(92, 1 + 8*i);
 8000da4:	7bfb      	ldrb	r3, [r7, #15]
 8000da6:	00db      	lsls	r3, r3, #3
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	3301      	adds	r3, #1
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	4619      	mov	r1, r3
 8000db0:	205c      	movs	r0, #92	@ 0x5c
 8000db2:	f002 fd2d 	bl	8003810 <SSD1316_Set_Cursor_Position>
			SSD1316_Write_String(options[i + 1], false, false);
 8000db6:	7bfb      	ldrb	r3, [r7, #15]
 8000db8:	3301      	adds	r3, #1
 8000dba:	009b      	lsls	r3, r3, #2
 8000dbc:	687a      	ldr	r2, [r7, #4]
 8000dbe:	4413      	add	r3, r2
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f003 f914 	bl	8003ff4 <SSD1316_Write_String>
		for (uint8_t i = 0; i < sizeof(options); i++) {
 8000dcc:	7bfb      	ldrb	r3, [r7, #15]
 8000dce:	3301      	adds	r3, #1
 8000dd0:	73fb      	strb	r3, [r7, #15]
 8000dd2:	7bfb      	ldrb	r3, [r7, #15]
 8000dd4:	2b03      	cmp	r3, #3
 8000dd6:	d9e5      	bls.n	8000da4 <Display_Settings_Page+0x44>
		}

		SSD1316_Set_Cursor_Position(87, 8 * (*selection - 1));
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	3b01      	subs	r3, #1
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	00db      	lsls	r3, r3, #3
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	4619      	mov	r1, r3
 8000de6:	2057      	movs	r0, #87	@ 0x57
 8000de8:	f002 fd12 	bl	8003810 <SSD1316_Set_Cursor_Position>
		SSD1316_Write_Image(settings_pointer, 4, 8, true);
 8000dec:	2301      	movs	r3, #1
 8000dee:	2208      	movs	r2, #8
 8000df0:	2104      	movs	r1, #4
 8000df2:	4806      	ldr	r0, [pc, #24]	@ (8000e0c <Display_Settings_Page+0xac>)
 8000df4:	f003 f958 	bl	80040a8 <SSD1316_Write_Image>

	}

	return GUI_SUCCESS;
 8000df8:	2300      	movs	r3, #0
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3710      	adds	r7, #16
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	20000007 	.word	0x20000007
 8000e08:	0800f998 	.word	0x0800f998
 8000e0c:	0800fa18 	.word	0x0800fa18

08000e10 <Display_Transistion>:


enum gui_retval Display_Transistion(enum gui_state old_state, enum gui_state new_state) {
 8000e10:	b480      	push	{r7}
 8000e12:	b083      	sub	sp, #12
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	4603      	mov	r3, r0
 8000e18:	460a      	mov	r2, r1
 8000e1a:	71fb      	strb	r3, [r7, #7]
 8000e1c:	4613      	mov	r3, r2
 8000e1e:	71bb      	strb	r3, [r7, #6]
	screen_ticks = 0;
 8000e20:	4b04      	ldr	r3, [pc, #16]	@ (8000e34 <Display_Transistion+0x24>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	601a      	str	r2, [r3, #0]
	return GUI_SUCCESS;
 8000e26:	2300      	movs	r3, #0
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	370c      	adds	r7, #12
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr
 8000e34:	20000220 	.word	0x20000220

08000e38 <Display_Off>:


enum gui_retval Display_Off() {
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
	SSD1316_Set_Screen_Enable(false);
 8000e3c:	2000      	movs	r0, #0
 8000e3e:	f002 fc43 	bl	80036c8 <SSD1316_Set_Screen_Enable>
	return GUI_SUCCESS;
 8000e42:	2300      	movs	r3, #0
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	bd80      	pop	{r7, pc}

08000e48 <Update_Display>:



enum gui_retval Update_Display(struct SensorReadings* values, struct SensorHistory* sensor_val_history) {
 8000e48:	b5b0      	push	{r4, r5, r7, lr}
 8000e4a:	b0b0      	sub	sp, #192	@ 0xc0
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	6039      	str	r1, [r7, #0]
	screen_ticks++;
 8000e52:	4bb3      	ldr	r3, [pc, #716]	@ (8001120 <Update_Display+0x2d8>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	3301      	adds	r3, #1
 8000e58:	4ab1      	ldr	r2, [pc, #708]	@ (8001120 <Update_Display+0x2d8>)
 8000e5a:	6013      	str	r3, [r2, #0]
	if (screen_ticks > screen_off_ticks) screen_state = OFF;
 8000e5c:	4bb0      	ldr	r3, [pc, #704]	@ (8001120 <Update_Display+0x2d8>)
 8000e5e:	681a      	ldr	r2, [r3, #0]
 8000e60:	4bb0      	ldr	r3, [pc, #704]	@ (8001124 <Update_Display+0x2dc>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	429a      	cmp	r2, r3
 8000e66:	d902      	bls.n	8000e6e <Update_Display+0x26>
 8000e68:	4baf      	ldr	r3, [pc, #700]	@ (8001128 <Update_Display+0x2e0>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	701a      	strb	r2, [r3, #0]
	SSD1316_Clear_Buffer();
 8000e6e:	f002 fd2b 	bl	80038c8 <SSD1316_Clear_Buffer>
	enum gui_retval return_val;
	switch (screen_state) {
 8000e72:	4bad      	ldr	r3, [pc, #692]	@ (8001128 <Update_Display+0x2e0>)
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	2b19      	cmp	r3, #25
 8000e78:	f200 81f7 	bhi.w	800126a <Update_Display+0x422>
 8000e7c:	a201      	add	r2, pc, #4	@ (adr r2, 8000e84 <Update_Display+0x3c>)
 8000e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e82:	bf00      	nop
 8000e84:	08000eed 	.word	0x08000eed
 8000e88:	08000ef9 	.word	0x08000ef9
 8000e8c:	08000f07 	.word	0x08000f07
 8000e90:	08000f95 	.word	0x08000f95
 8000e94:	08000f1b 	.word	0x08000f1b
 8000e98:	08000faf 	.word	0x08000faf
 8000e9c:	08000f2f 	.word	0x08000f2f
 8000ea0:	08000fc9 	.word	0x08000fc9
 8000ea4:	08000f43 	.word	0x08000f43
 8000ea8:	08000fe1 	.word	0x08000fe1
 8000eac:	08000f59 	.word	0x08000f59
 8000eb0:	08000ff9 	.word	0x08000ff9
 8000eb4:	08000f6d 	.word	0x08000f6d
 8000eb8:	08001011 	.word	0x08001011
 8000ebc:	08000f81 	.word	0x08000f81
 8000ec0:	08001029 	.word	0x08001029
 8000ec4:	08001061 	.word	0x08001061
 8000ec8:	08001085 	.word	0x08001085
 8000ecc:	080010b9 	.word	0x080010b9
 8000ed0:	080010ed 	.word	0x080010ed
 8000ed4:	08001175 	.word	0x08001175
 8000ed8:	080011b9 	.word	0x080011b9
 8000edc:	080011ed 	.word	0x080011ed
 8000ee0:	0800122d 	.word	0x0800122d
 8000ee4:	08001041 	.word	0x08001041
 8000ee8:	08001055 	.word	0x08001055
		case OFF:
			return_val = Display_Off();
 8000eec:	f7ff ffa4 	bl	8000e38 <Display_Off>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
			break;
 8000ef6:	e1be      	b.n	8001276 <Update_Display+0x42e>

		case HOME:
			return_val = Display_Home_Page(values);
 8000ef8:	6878      	ldr	r0, [r7, #4]
 8000efa:	f7ff fd89 	bl	8000a10 <Display_Home_Page>
 8000efe:	4603      	mov	r3, r0
 8000f00:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
			break;
 8000f04:	e1b7      	b.n	8001276 <Update_Display+0x42e>



		case CO2_DISPLAY:
			return_val = Display_Sensor_Value(values->co2, co2_icon);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	891b      	ldrh	r3, [r3, #8]
 8000f0a:	4988      	ldr	r1, [pc, #544]	@ (800112c <Update_Display+0x2e4>)
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff fb59 	bl	80005c4 <Display_Sensor_Value>
 8000f12:	4603      	mov	r3, r0
 8000f14:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
			break;
 8000f18:	e1ad      	b.n	8001276 <Update_Display+0x42e>

		case VOC_DISPLAY:
				return_val = Display_Sensor_Value(values->voc, voc_icon);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	889b      	ldrh	r3, [r3, #4]
 8000f1e:	4984      	ldr	r1, [pc, #528]	@ (8001130 <Update_Display+0x2e8>)
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff fb4f 	bl	80005c4 <Display_Sensor_Value>
 8000f26:	4603      	mov	r3, r0
 8000f28:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
				break;
 8000f2c:	e1a3      	b.n	8001276 <Update_Display+0x42e>

		case NOX_DISPLAY:
				return_val = Display_Sensor_Value(values->nox, nox_icon);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	88db      	ldrh	r3, [r3, #6]
 8000f32:	4980      	ldr	r1, [pc, #512]	@ (8001134 <Update_Display+0x2ec>)
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff fb45 	bl	80005c4 <Display_Sensor_Value>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
				break;
 8000f40:	e199      	b.n	8001276 <Update_Display+0x42e>

		case OPT_DISPLAY:
				return_val = Display_Sensor_Value(values->lux, opt_icon);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	b29b      	uxth	r3, r3
 8000f48:	497b      	ldr	r1, [pc, #492]	@ (8001138 <Update_Display+0x2f0>)
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f7ff fb3a 	bl	80005c4 <Display_Sensor_Value>
 8000f50:	4603      	mov	r3, r0
 8000f52:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
				break;
 8000f56:	e18e      	b.n	8001276 <Update_Display+0x42e>

		case TMP_DISPLAY:
				return_val = Display_Sensor_Value(values->temp, tmp_icon);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	895b      	ldrh	r3, [r3, #10]
 8000f5c:	4977      	ldr	r1, [pc, #476]	@ (800113c <Update_Display+0x2f4>)
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f7ff fb30 	bl	80005c4 <Display_Sensor_Value>
 8000f64:	4603      	mov	r3, r0
 8000f66:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
				break;
 8000f6a:	e184      	b.n	8001276 <Update_Display+0x42e>

		case RH_DISPLAY:
				return_val = Display_Sensor_Value(values->rh, rh_icon);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	899b      	ldrh	r3, [r3, #12]
 8000f70:	4973      	ldr	r1, [pc, #460]	@ (8001140 <Update_Display+0x2f8>)
 8000f72:	4618      	mov	r0, r3
 8000f74:	f7ff fb26 	bl	80005c4 <Display_Sensor_Value>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
				break;
 8000f7e:	e17a      	b.n	8001276 <Update_Display+0x42e>

		case BAT_DISPLAY:
			return_val = Display_Sensor_Value(values->batt, bat_icon);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	89db      	ldrh	r3, [r3, #14]
 8000f84:	496f      	ldr	r1, [pc, #444]	@ (8001144 <Update_Display+0x2fc>)
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff fb1c 	bl	80005c4 <Display_Sensor_Value>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
			break;
 8000f92:	e170      	b.n	8001276 <Update_Display+0x42e>



		case CO2_GRAPH:
				static char co2_label[4] = "CO2";
				return_val = Display_Sensor_Graph(sensor_val_history->co2_history, co2_label, 2000, sensor_val_history->co2_history_index);
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	6818      	ldr	r0, [r3, #0]
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	69db      	ldr	r3, [r3, #28]
 8000f9c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000fa0:	4969      	ldr	r1, [pc, #420]	@ (8001148 <Update_Display+0x300>)
 8000fa2:	f7ff fc1f 	bl	80007e4 <Display_Sensor_Graph>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
				break;
 8000fac:	e163      	b.n	8001276 <Update_Display+0x42e>

		case VOC_GRAPH:
				static char voc_label[4] = "VOC";
				return_val = Display_Sensor_Graph(sensor_val_history->voc_history, voc_label, 400, sensor_val_history->voc_history_index);
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	6858      	ldr	r0, [r3, #4]
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	6a1b      	ldr	r3, [r3, #32]
 8000fb6:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8000fba:	4964      	ldr	r1, [pc, #400]	@ (800114c <Update_Display+0x304>)
 8000fbc:	f7ff fc12 	bl	80007e4 <Display_Sensor_Graph>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
				break;
 8000fc6:	e156      	b.n	8001276 <Update_Display+0x42e>

		case NOX_GRAPH:
				static char nox_label[4] = "NOX";
				return_val = Display_Sensor_Graph(sensor_val_history->nox_history, nox_label, 100, sensor_val_history->nox_history_index);
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	6898      	ldr	r0, [r3, #8]
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fd0:	2264      	movs	r2, #100	@ 0x64
 8000fd2:	495f      	ldr	r1, [pc, #380]	@ (8001150 <Update_Display+0x308>)
 8000fd4:	f7ff fc06 	bl	80007e4 <Display_Sensor_Graph>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
				break;
 8000fde:	e14a      	b.n	8001276 <Update_Display+0x42e>

		case OPT_GRAPH:
				static char opt_label[4] = "OPT";
				return_val = Display_Sensor_Graph(sensor_val_history->lux_history, opt_label, 100, sensor_val_history->opt_history_index);
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	6958      	ldr	r0, [r3, #20]
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe8:	2264      	movs	r2, #100	@ 0x64
 8000fea:	495a      	ldr	r1, [pc, #360]	@ (8001154 <Update_Display+0x30c>)
 8000fec:	f7ff fbfa 	bl	80007e4 <Display_Sensor_Graph>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
				break;
 8000ff6:	e13e      	b.n	8001276 <Update_Display+0x42e>

		case TMP_GRAPH:
				static char tmp_label[4] = "TMP";
				return_val = Display_Sensor_Graph(sensor_val_history->tmp_history, tmp_label, 100, sensor_val_history->tmp_history_index);
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	68d8      	ldr	r0, [r3, #12]
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001000:	2264      	movs	r2, #100	@ 0x64
 8001002:	4955      	ldr	r1, [pc, #340]	@ (8001158 <Update_Display+0x310>)
 8001004:	f7ff fbee 	bl	80007e4 <Display_Sensor_Graph>
 8001008:	4603      	mov	r3, r0
 800100a:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
				break;
 800100e:	e132      	b.n	8001276 <Update_Display+0x42e>

		case RH_GRAPH:
				static char rh_label[4] = "HUM";
				return_val = Display_Sensor_Graph(sensor_val_history->rh_history, rh_label, 100, sensor_val_history->rh_history_index);
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	6918      	ldr	r0, [r3, #16]
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001018:	2264      	movs	r2, #100	@ 0x64
 800101a:	4950      	ldr	r1, [pc, #320]	@ (800115c <Update_Display+0x314>)
 800101c:	f7ff fbe2 	bl	80007e4 <Display_Sensor_Graph>
 8001020:	4603      	mov	r3, r0
 8001022:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
				break;
 8001026:	e126      	b.n	8001276 <Update_Display+0x42e>

		case BAT_GRAPH:
			static char bat_label[4] = "BAT";
			return_val = Display_Sensor_Graph(sensor_val_history->bat_history, bat_label, 100, sensor_val_history->bat_history_index);
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	6998      	ldr	r0, [r3, #24]
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001030:	2264      	movs	r2, #100	@ 0x64
 8001032:	494b      	ldr	r1, [pc, #300]	@ (8001160 <Update_Display+0x318>)
 8001034:	f7ff fbd6 	bl	80007e4 <Display_Sensor_Graph>
 8001038:	4603      	mov	r3, r0
 800103a:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
			break;
 800103e:	e11a      	b.n	8001276 <Update_Display+0x42e>



		case CHARGE_MODE:
			return_val = Display_Charge_Page(values->batt);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	89db      	ldrh	r3, [r3, #14]
 8001044:	b2db      	uxtb	r3, r3
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fe00 	bl	8000c4c <Display_Charge_Page>
 800104c:	4603      	mov	r3, r0
 800104e:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
			break;
 8001052:	e110      	b.n	8001276 <Update_Display+0x42e>

		case CALIBRATION_MODE:
			return_val = Display_Calibration_Page();
 8001054:	f7ff fe3a 	bl	8000ccc <Display_Calibration_Page>
 8001058:	4603      	mov	r3, r0
 800105a:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
			break;
 800105e:	e10a      	b.n	8001276 <Update_Display+0x42e>



		case SETTINGS_BASE:
			char* base_options[1] = {" "};
 8001060:	4b40      	ldr	r3, [pc, #256]	@ (8001164 <Update_Display+0x31c>)
 8001062:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			uint8_t base_selection = 1;
 8001066:	2301      	movs	r3, #1
 8001068:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
			return_val = Display_Settings_Page(base_options, &base_selection);
 800106c:	f107 02b7 	add.w	r2, r7, #183	@ 0xb7
 8001070:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8001074:	4611      	mov	r1, r2
 8001076:	4618      	mov	r0, r3
 8001078:	f7ff fe72 	bl	8000d60 <Display_Settings_Page>
 800107c:	4603      	mov	r3, r0
 800107e:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
			break;
 8001082:	e0f8      	b.n	8001276 <Update_Display+0x42e>

		case SETTINGS_CONTRAST:
			char* contrast_options[5] = {"Contrast", "10%", "25%", "50%", "100%"};
 8001084:	4b38      	ldr	r3, [pc, #224]	@ (8001168 <Update_Display+0x320>)
 8001086:	f107 04a0 	add.w	r4, r7, #160	@ 0xa0
 800108a:	461d      	mov	r5, r3
 800108c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800108e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001090:	682b      	ldr	r3, [r5, #0]
 8001092:	6023      	str	r3, [r4, #0]
			uint8_t contrast_selection = Get_Setting_Value(SETTINGS_CONTRAST);
 8001094:	2011      	movs	r0, #17
 8001096:	f7ff f93b 	bl	8000310 <Get_Setting_Value>
 800109a:	4603      	mov	r3, r0
 800109c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			return_val = Display_Settings_Page(contrast_options, &contrast_selection);
 80010a0:	f107 029f 	add.w	r2, r7, #159	@ 0x9f
 80010a4:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 80010a8:	4611      	mov	r1, r2
 80010aa:	4618      	mov	r0, r3
 80010ac:	f7ff fe58 	bl	8000d60 <Display_Settings_Page>
 80010b0:	4603      	mov	r3, r0
 80010b2:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
			break;
 80010b6:	e0de      	b.n	8001276 <Update_Display+0x42e>

		case SETTINGS_SCREEN_SLEEP:
			char* screensleep_options[5] = {"Screen Sleep", "30s", "1m", "5m", "Off"};
 80010b8:	4b2c      	ldr	r3, [pc, #176]	@ (800116c <Update_Display+0x324>)
 80010ba:	f107 0488 	add.w	r4, r7, #136	@ 0x88
 80010be:	461d      	mov	r5, r3
 80010c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010c4:	682b      	ldr	r3, [r5, #0]
 80010c6:	6023      	str	r3, [r4, #0]
			uint8_t screensleep_selection = Get_Setting_Value(SETTINGS_SCREEN_SLEEP);
 80010c8:	2012      	movs	r0, #18
 80010ca:	f7ff f921 	bl	8000310 <Get_Setting_Value>
 80010ce:	4603      	mov	r3, r0
 80010d0:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
			return_val = Display_Settings_Page(screensleep_options, &screensleep_selection);
 80010d4:	f107 0287 	add.w	r2, r7, #135	@ 0x87
 80010d8:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80010dc:	4611      	mov	r1, r2
 80010de:	4618      	mov	r0, r3
 80010e0:	f7ff fe3e 	bl	8000d60 <Display_Settings_Page>
 80010e4:	4603      	mov	r3, r0
 80010e6:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
			break;
 80010ea:	e0c4      	b.n	8001276 <Update_Display+0x42e>

		case SETTINGS_POLL_RATE:
			char* pollrate_options[5] = {"Sampling Rate", "1m", "5m", "10m", "30m"};
 80010ec:	4b20      	ldr	r3, [pc, #128]	@ (8001170 <Update_Display+0x328>)
 80010ee:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 80010f2:	461d      	mov	r5, r3
 80010f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010f8:	682b      	ldr	r3, [r5, #0]
 80010fa:	6023      	str	r3, [r4, #0]
			uint8_t pollrate_selection = Get_Setting_Value(SETTINGS_POLL_RATE);
 80010fc:	2013      	movs	r0, #19
 80010fe:	f7ff f907 	bl	8000310 <Get_Setting_Value>
 8001102:	4603      	mov	r3, r0
 8001104:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			return_val = Display_Settings_Page(pollrate_options, &pollrate_selection);
 8001108:	f107 026f 	add.w	r2, r7, #111	@ 0x6f
 800110c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001110:	4611      	mov	r1, r2
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff fe24 	bl	8000d60 <Display_Settings_Page>
 8001118:	4603      	mov	r3, r0
 800111a:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
			break;
 800111e:	e0aa      	b.n	8001276 <Update_Display+0x42e>
 8001120:	20000220 	.word	0x20000220
 8001124:	20000008 	.word	0x20000008
 8001128:	20000007 	.word	0x20000007
 800112c:	0800f154 	.word	0x0800f154
 8001130:	0800f214 	.word	0x0800f214
 8001134:	0800f1b4 	.word	0x0800f1b4
 8001138:	0800f274 	.word	0x0800f274
 800113c:	0800f2d4 	.word	0x0800f2d4
 8001140:	0800f334 	.word	0x0800f334
 8001144:	0800f394 	.word	0x0800f394
 8001148:	20000034 	.word	0x20000034
 800114c:	20000038 	.word	0x20000038
 8001150:	2000003c 	.word	0x2000003c
 8001154:	20000040 	.word	0x20000040
 8001158:	20000044 	.word	0x20000044
 800115c:	20000048 	.word	0x20000048
 8001160:	2000004c 	.word	0x2000004c
 8001164:	0800effc 	.word	0x0800effc
 8001168:	0800f05c 	.word	0x0800f05c
 800116c:	0800f08c 	.word	0x0800f08c
 8001170:	0800f0b8 	.word	0x0800f0b8

		case SETTINGS_GRAPH_TIME:
			char* graphtime_options[5] = {"Graph History", "1h", "4h", "12h"};
 8001174:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	605a      	str	r2, [r3, #4]
 800117e:	609a      	str	r2, [r3, #8]
 8001180:	60da      	str	r2, [r3, #12]
 8001182:	611a      	str	r2, [r3, #16]
 8001184:	4b40      	ldr	r3, [pc, #256]	@ (8001288 <Update_Display+0x440>)
 8001186:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001188:	4b40      	ldr	r3, [pc, #256]	@ (800128c <Update_Display+0x444>)
 800118a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800118c:	4b40      	ldr	r3, [pc, #256]	@ (8001290 <Update_Display+0x448>)
 800118e:	663b      	str	r3, [r7, #96]	@ 0x60
 8001190:	4b40      	ldr	r3, [pc, #256]	@ (8001294 <Update_Display+0x44c>)
 8001192:	667b      	str	r3, [r7, #100]	@ 0x64
			uint8_t graphtime_selection = Get_Setting_Value(SETTINGS_GRAPH_TIME);
 8001194:	2014      	movs	r0, #20
 8001196:	f7ff f8bb 	bl	8000310 <Get_Setting_Value>
 800119a:	4603      	mov	r3, r0
 800119c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			return_val = Display_Settings_Page(graphtime_options, &graphtime_selection);
 80011a0:	f107 0257 	add.w	r2, r7, #87	@ 0x57
 80011a4:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80011a8:	4611      	mov	r1, r2
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff fdd8 	bl	8000d60 <Display_Settings_Page>
 80011b0:	4603      	mov	r3, r0
 80011b2:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
			break;
 80011b6:	e05e      	b.n	8001276 <Update_Display+0x42e>

		case SETTINGS_HOME_SELECT:
			char* homeselect_options[5] = {"Home Select", "Home", "CO2", "VOC", "Light"};
 80011b8:	4b37      	ldr	r3, [pc, #220]	@ (8001298 <Update_Display+0x450>)
 80011ba:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 80011be:	461d      	mov	r5, r3
 80011c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011c4:	682b      	ldr	r3, [r5, #0]
 80011c6:	6023      	str	r3, [r4, #0]
			uint8_t homeselect_selection = Get_Setting_Value(SETTINGS_HOME_SELECT);
 80011c8:	2015      	movs	r0, #21
 80011ca:	f7ff f8a1 	bl	8000310 <Get_Setting_Value>
 80011ce:	4603      	mov	r3, r0
 80011d0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			return_val = Display_Settings_Page(homeselect_options, &homeselect_selection);
 80011d4:	f107 023f 	add.w	r2, r7, #63	@ 0x3f
 80011d8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80011dc:	4611      	mov	r1, r2
 80011de:	4618      	mov	r0, r3
 80011e0:	f7ff fdbe 	bl	8000d60 <Display_Settings_Page>
 80011e4:	4603      	mov	r3, r0
 80011e6:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
			break;
 80011ea:	e044      	b.n	8001276 <Update_Display+0x42e>

		case SETTINGS_UNIT_SELECT:
			char* unitselect_options[5] = {"Temp Units", "oF", "oC"};
 80011ec:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	60da      	str	r2, [r3, #12]
 80011fa:	611a      	str	r2, [r3, #16]
 80011fc:	4b27      	ldr	r3, [pc, #156]	@ (800129c <Update_Display+0x454>)
 80011fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001200:	4b27      	ldr	r3, [pc, #156]	@ (80012a0 <Update_Display+0x458>)
 8001202:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001204:	4b27      	ldr	r3, [pc, #156]	@ (80012a4 <Update_Display+0x45c>)
 8001206:	633b      	str	r3, [r7, #48]	@ 0x30
			uint8_t unitselect_selection = Get_Setting_Value(SETTINGS_UNIT_SELECT);
 8001208:	2016      	movs	r0, #22
 800120a:	f7ff f881 	bl	8000310 <Get_Setting_Value>
 800120e:	4603      	mov	r3, r0
 8001210:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			return_val = Display_Settings_Page(unitselect_options, &unitselect_selection);
 8001214:	f107 0227 	add.w	r2, r7, #39	@ 0x27
 8001218:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800121c:	4611      	mov	r1, r2
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff fd9e 	bl	8000d60 <Display_Settings_Page>
 8001224:	4603      	mov	r3, r0
 8001226:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
			break;
 800122a:	e024      	b.n	8001276 <Update_Display+0x42e>

		case SETTINGS_LIGHTDARK_SELECT:
			char* lightdark_options[5] = {"Dark Mode", "On", "Off"};
 800122c:	f107 0310 	add.w	r3, r7, #16
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
 8001234:	605a      	str	r2, [r3, #4]
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	60da      	str	r2, [r3, #12]
 800123a:	611a      	str	r2, [r3, #16]
 800123c:	4b1a      	ldr	r3, [pc, #104]	@ (80012a8 <Update_Display+0x460>)
 800123e:	613b      	str	r3, [r7, #16]
 8001240:	4b1a      	ldr	r3, [pc, #104]	@ (80012ac <Update_Display+0x464>)
 8001242:	617b      	str	r3, [r7, #20]
 8001244:	4b1a      	ldr	r3, [pc, #104]	@ (80012b0 <Update_Display+0x468>)
 8001246:	61bb      	str	r3, [r7, #24]
			uint8_t lightdark_selection = Get_Setting_Value(SETTINGS_LIGHTDARK_SELECT);
 8001248:	2017      	movs	r0, #23
 800124a:	f7ff f861 	bl	8000310 <Get_Setting_Value>
 800124e:	4603      	mov	r3, r0
 8001250:	73fb      	strb	r3, [r7, #15]
			return_val = Display_Settings_Page(lightdark_options, &lightdark_selection);
 8001252:	f107 020f 	add.w	r2, r7, #15
 8001256:	f107 0310 	add.w	r3, r7, #16
 800125a:	4611      	mov	r1, r2
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff fd7f 	bl	8000d60 <Display_Settings_Page>
 8001262:	4603      	mov	r3, r0
 8001264:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
			break;
 8001268:	e005      	b.n	8001276 <Update_Display+0x42e>



		default:
			return_val = Display_Off();
 800126a:	f7ff fde5 	bl	8000e38 <Display_Off>
 800126e:	4603      	mov	r3, r0
 8001270:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
			break;
 8001274:	bf00      	nop
	}

	SSD1316_Update_Screen();
 8001276:	f002 fae3 	bl	8003840 <SSD1316_Update_Screen>

	return return_val;
 800127a:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf

}
 800127e:	4618      	mov	r0, r3
 8001280:	37c0      	adds	r7, #192	@ 0xc0
 8001282:	46bd      	mov	sp, r7
 8001284:	bdb0      	pop	{r4, r5, r7, pc}
 8001286:	bf00      	nop
 8001288:	0800f000 	.word	0x0800f000
 800128c:	0800f010 	.word	0x0800f010
 8001290:	0800f014 	.word	0x0800f014
 8001294:	0800f018 	.word	0x0800f018
 8001298:	0800f0f0 	.word	0x0800f0f0
 800129c:	0800f01c 	.word	0x0800f01c
 80012a0:	0800efd4 	.word	0x0800efd4
 80012a4:	0800efd8 	.word	0x0800efd8
 80012a8:	0800f028 	.word	0x0800f028
 80012ac:	0800f034 	.word	0x0800f034
 80012b0:	0800f038 	.word	0x0800f038

080012b4 <Check_Button_Navigation>:

enum gui_retval Check_Button_Navigation(enum button_state button1, enum button_state button2) {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	4603      	mov	r3, r0
 80012bc:	460a      	mov	r2, r1
 80012be:	71fb      	strb	r3, [r7, #7]
 80012c0:	4613      	mov	r3, r2
 80012c2:	71bb      	strb	r3, [r7, #6]
	enum gui_retval return_val = GUI_SUCCESS;
 80012c4:	2300      	movs	r3, #0
 80012c6:	73fb      	strb	r3, [r7, #15]
	enum gui_state new_state = screen_state;
 80012c8:	4bb1      	ldr	r3, [pc, #708]	@ (8001590 <Check_Button_Navigation+0x2dc>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	73bb      	strb	r3, [r7, #14]
	if (button1 == BUTTON_PRESS) {
 80012ce:	79fb      	ldrb	r3, [r7, #7]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	f040 80a0 	bne.w	8001416 <Check_Button_Navigation+0x162>
		switch (screen_state) {
 80012d6:	4bae      	ldr	r3, [pc, #696]	@ (8001590 <Check_Button_Navigation+0x2dc>)
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	2b19      	cmp	r3, #25
 80012dc:	f200 8098 	bhi.w	8001410 <Check_Button_Navigation+0x15c>
 80012e0:	a201      	add	r2, pc, #4	@ (adr r2, 80012e8 <Check_Button_Navigation+0x34>)
 80012e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012e6:	bf00      	nop
 80012e8:	08001351 	.word	0x08001351
 80012ec:	0800137b 	.word	0x0800137b
 80012f0:	08001381 	.word	0x08001381
 80012f4:	080013ab 	.word	0x080013ab
 80012f8:	08001387 	.word	0x08001387
 80012fc:	080013b1 	.word	0x080013b1
 8001300:	0800138d 	.word	0x0800138d
 8001304:	080013b7 	.word	0x080013b7
 8001308:	08001393 	.word	0x08001393
 800130c:	080013bd 	.word	0x080013bd
 8001310:	08001399 	.word	0x08001399
 8001314:	080013c3 	.word	0x080013c3
 8001318:	0800139f 	.word	0x0800139f
 800131c:	080013c9 	.word	0x080013c9
 8001320:	080013a5 	.word	0x080013a5
 8001324:	080013cf 	.word	0x080013cf
 8001328:	080013e1 	.word	0x080013e1
 800132c:	080013e7 	.word	0x080013e7
 8001330:	080013ed 	.word	0x080013ed
 8001334:	080013f3 	.word	0x080013f3
 8001338:	080013f9 	.word	0x080013f9
 800133c:	080013ff 	.word	0x080013ff
 8001340:	08001405 	.word	0x08001405
 8001344:	0800140b 	.word	0x0800140b
 8001348:	080013d5 	.word	0x080013d5
 800134c:	080013db 	.word	0x080013db
			case OFF:
				new_state = ((home_select == 1 ? HOME : (home_select == 2 ? CO2_DISPLAY : (home_select == 3 ? VOC_DISPLAY : OPT_DISPLAY))));
 8001350:	4b90      	ldr	r3, [pc, #576]	@ (8001594 <Check_Button_Navigation+0x2e0>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	2b01      	cmp	r3, #1
 8001356:	d00d      	beq.n	8001374 <Check_Button_Navigation+0xc0>
 8001358:	4b8e      	ldr	r3, [pc, #568]	@ (8001594 <Check_Button_Navigation+0x2e0>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	2b02      	cmp	r3, #2
 800135e:	d007      	beq.n	8001370 <Check_Button_Navigation+0xbc>
 8001360:	4b8c      	ldr	r3, [pc, #560]	@ (8001594 <Check_Button_Navigation+0x2e0>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	2b03      	cmp	r3, #3
 8001366:	d101      	bne.n	800136c <Check_Button_Navigation+0xb8>
 8001368:	2304      	movs	r3, #4
 800136a:	e004      	b.n	8001376 <Check_Button_Navigation+0xc2>
 800136c:	2308      	movs	r3, #8
 800136e:	e002      	b.n	8001376 <Check_Button_Navigation+0xc2>
 8001370:	2302      	movs	r3, #2
 8001372:	e000      	b.n	8001376 <Check_Button_Navigation+0xc2>
 8001374:	2301      	movs	r3, #1
 8001376:	73bb      	strb	r3, [r7, #14]
				break;
 8001378:	e0eb      	b.n	8001552 <Check_Button_Navigation+0x29e>

			case HOME:
				new_state = (CALIBRATION_MODE);
 800137a:	2319      	movs	r3, #25
 800137c:	73bb      	strb	r3, [r7, #14]
				break;
 800137e:	e0e8      	b.n	8001552 <Check_Button_Navigation+0x29e>



			case CO2_DISPLAY:
				new_state = (CO2_GRAPH);
 8001380:	2303      	movs	r3, #3
 8001382:	73bb      	strb	r3, [r7, #14]
				break;
 8001384:	e0e5      	b.n	8001552 <Check_Button_Navigation+0x29e>

			case VOC_DISPLAY:
				new_state = (VOC_GRAPH);
 8001386:	2305      	movs	r3, #5
 8001388:	73bb      	strb	r3, [r7, #14]
				break;
 800138a:	e0e2      	b.n	8001552 <Check_Button_Navigation+0x29e>

			case NOX_DISPLAY:
				new_state = (NOX_GRAPH);
 800138c:	2307      	movs	r3, #7
 800138e:	73bb      	strb	r3, [r7, #14]
				break;
 8001390:	e0df      	b.n	8001552 <Check_Button_Navigation+0x29e>

			case OPT_DISPLAY:
				new_state = (OPT_GRAPH);
 8001392:	2309      	movs	r3, #9
 8001394:	73bb      	strb	r3, [r7, #14]
				break;
 8001396:	e0dc      	b.n	8001552 <Check_Button_Navigation+0x29e>

			case TMP_DISPLAY:
				new_state = (TMP_GRAPH);
 8001398:	230b      	movs	r3, #11
 800139a:	73bb      	strb	r3, [r7, #14]
				break;
 800139c:	e0d9      	b.n	8001552 <Check_Button_Navigation+0x29e>

			case RH_DISPLAY:
				new_state = (RH_GRAPH);
 800139e:	230d      	movs	r3, #13
 80013a0:	73bb      	strb	r3, [r7, #14]
				break;
 80013a2:	e0d6      	b.n	8001552 <Check_Button_Navigation+0x29e>

			case BAT_DISPLAY:
				new_state = (BAT_GRAPH);
 80013a4:	230f      	movs	r3, #15
 80013a6:	73bb      	strb	r3, [r7, #14]
				break;
 80013a8:	e0d3      	b.n	8001552 <Check_Button_Navigation+0x29e>



			case CO2_GRAPH:
				new_state = (CO2_DISPLAY);
 80013aa:	2302      	movs	r3, #2
 80013ac:	73bb      	strb	r3, [r7, #14]
				break;
 80013ae:	e0d0      	b.n	8001552 <Check_Button_Navigation+0x29e>

			case VOC_GRAPH:
				new_state = (VOC_DISPLAY);
 80013b0:	2304      	movs	r3, #4
 80013b2:	73bb      	strb	r3, [r7, #14]
				break;
 80013b4:	e0cd      	b.n	8001552 <Check_Button_Navigation+0x29e>

			case NOX_GRAPH:
				new_state = (NOX_DISPLAY);
 80013b6:	2306      	movs	r3, #6
 80013b8:	73bb      	strb	r3, [r7, #14]
				break;
 80013ba:	e0ca      	b.n	8001552 <Check_Button_Navigation+0x29e>

			case OPT_GRAPH:
				new_state = (OPT_DISPLAY);
 80013bc:	2308      	movs	r3, #8
 80013be:	73bb      	strb	r3, [r7, #14]
				break;
 80013c0:	e0c7      	b.n	8001552 <Check_Button_Navigation+0x29e>

			case TMP_GRAPH:
				new_state = (TMP_DISPLAY);
 80013c2:	230a      	movs	r3, #10
 80013c4:	73bb      	strb	r3, [r7, #14]
				break;
 80013c6:	e0c4      	b.n	8001552 <Check_Button_Navigation+0x29e>

			case RH_GRAPH:
				new_state = (RH_DISPLAY);
 80013c8:	230c      	movs	r3, #12
 80013ca:	73bb      	strb	r3, [r7, #14]
				break;
 80013cc:	e0c1      	b.n	8001552 <Check_Button_Navigation+0x29e>

			case BAT_GRAPH:
				new_state = (BAT_DISPLAY);
 80013ce:	230e      	movs	r3, #14
 80013d0:	73bb      	strb	r3, [r7, #14]
				break;
 80013d2:	e0be      	b.n	8001552 <Check_Button_Navigation+0x29e>



			case CHARGE_MODE:
				new_state = (HOME);
 80013d4:	2301      	movs	r3, #1
 80013d6:	73bb      	strb	r3, [r7, #14]
				break;
 80013d8:	e0bb      	b.n	8001552 <Check_Button_Navigation+0x29e>

			case CALIBRATION_MODE:
				new_state = (HOME);
 80013da:	2301      	movs	r3, #1
 80013dc:	73bb      	strb	r3, [r7, #14]
				break;
 80013de:	e0b8      	b.n	8001552 <Check_Button_Navigation+0x29e>



			case SETTINGS_BASE:
				new_state = (SETTINGS_CONTRAST);
 80013e0:	2311      	movs	r3, #17
 80013e2:	73bb      	strb	r3, [r7, #14]
				break;
 80013e4:	e0b5      	b.n	8001552 <Check_Button_Navigation+0x29e>

			case SETTINGS_CONTRAST:
				new_state = (SETTINGS_SCREEN_SLEEP);
 80013e6:	2312      	movs	r3, #18
 80013e8:	73bb      	strb	r3, [r7, #14]
				break;
 80013ea:	e0b2      	b.n	8001552 <Check_Button_Navigation+0x29e>

			case SETTINGS_SCREEN_SLEEP:
				new_state = (SETTINGS_POLL_RATE);
 80013ec:	2313      	movs	r3, #19
 80013ee:	73bb      	strb	r3, [r7, #14]
				break;
 80013f0:	e0af      	b.n	8001552 <Check_Button_Navigation+0x29e>

			case SETTINGS_POLL_RATE:
				new_state = (SETTINGS_GRAPH_TIME);
 80013f2:	2314      	movs	r3, #20
 80013f4:	73bb      	strb	r3, [r7, #14]
				break;
 80013f6:	e0ac      	b.n	8001552 <Check_Button_Navigation+0x29e>

			case SETTINGS_GRAPH_TIME:
				new_state = (SETTINGS_HOME_SELECT);
 80013f8:	2315      	movs	r3, #21
 80013fa:	73bb      	strb	r3, [r7, #14]
				break;
 80013fc:	e0a9      	b.n	8001552 <Check_Button_Navigation+0x29e>

			case SETTINGS_HOME_SELECT:
				new_state = (SETTINGS_UNIT_SELECT);
 80013fe:	2316      	movs	r3, #22
 8001400:	73bb      	strb	r3, [r7, #14]
				break;
 8001402:	e0a6      	b.n	8001552 <Check_Button_Navigation+0x29e>

			case SETTINGS_UNIT_SELECT:
				new_state = (SETTINGS_LIGHTDARK_SELECT);
 8001404:	2317      	movs	r3, #23
 8001406:	73bb      	strb	r3, [r7, #14]
				break;
 8001408:	e0a3      	b.n	8001552 <Check_Button_Navigation+0x29e>

			case SETTINGS_LIGHTDARK_SELECT:
				new_state = (SETTINGS_BASE);
 800140a:	2310      	movs	r3, #16
 800140c:	73bb      	strb	r3, [r7, #14]
				break;
 800140e:	e0a0      	b.n	8001552 <Check_Button_Navigation+0x29e>


			default:
				new_state = (HOME);
 8001410:	2301      	movs	r3, #1
 8001412:	73bb      	strb	r3, [r7, #14]
				break;
 8001414:	e09d      	b.n	8001552 <Check_Button_Navigation+0x29e>

		}
	} else if (button2 == BUTTON_PRESS) {
 8001416:	79bb      	ldrb	r3, [r7, #6]
 8001418:	2b01      	cmp	r3, #1
 800141a:	f040 809a 	bne.w	8001552 <Check_Button_Navigation+0x29e>
		switch (screen_state) {
 800141e:	4b5c      	ldr	r3, [pc, #368]	@ (8001590 <Check_Button_Navigation+0x2dc>)
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	2b19      	cmp	r3, #25
 8001424:	f200 8092 	bhi.w	800154c <Check_Button_Navigation+0x298>
 8001428:	a201      	add	r2, pc, #4	@ (adr r2, 8001430 <Check_Button_Navigation+0x17c>)
 800142a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800142e:	bf00      	nop
 8001430:	08001499 	.word	0x08001499
 8001434:	080014b7 	.word	0x080014b7
 8001438:	080014bd 	.word	0x080014bd
 800143c:	080014e7 	.word	0x080014e7
 8001440:	080014c3 	.word	0x080014c3
 8001444:	080014ed 	.word	0x080014ed
 8001448:	080014c9 	.word	0x080014c9
 800144c:	080014f3 	.word	0x080014f3
 8001450:	080014cf 	.word	0x080014cf
 8001454:	080014f9 	.word	0x080014f9
 8001458:	080014d5 	.word	0x080014d5
 800145c:	080014ff 	.word	0x080014ff
 8001460:	080014db 	.word	0x080014db
 8001464:	08001505 	.word	0x08001505
 8001468:	080014e1 	.word	0x080014e1
 800146c:	0800150b 	.word	0x0800150b
 8001470:	0800151d 	.word	0x0800151d
 8001474:	08001523 	.word	0x08001523
 8001478:	08001529 	.word	0x08001529
 800147c:	0800152f 	.word	0x0800152f
 8001480:	08001535 	.word	0x08001535
 8001484:	0800153b 	.word	0x0800153b
 8001488:	08001541 	.word	0x08001541
 800148c:	08001547 	.word	0x08001547
 8001490:	08001511 	.word	0x08001511
 8001494:	08001517 	.word	0x08001517
		case OFF:
			new_state = ((home_select == 1 ? HOME : (home_select == 2 ? CO2_DISPLAY : VOC_DISPLAY)));
 8001498:	4b3e      	ldr	r3, [pc, #248]	@ (8001594 <Check_Button_Navigation+0x2e0>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d007      	beq.n	80014b0 <Check_Button_Navigation+0x1fc>
 80014a0:	4b3c      	ldr	r3, [pc, #240]	@ (8001594 <Check_Button_Navigation+0x2e0>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d101      	bne.n	80014ac <Check_Button_Navigation+0x1f8>
 80014a8:	2302      	movs	r3, #2
 80014aa:	e002      	b.n	80014b2 <Check_Button_Navigation+0x1fe>
 80014ac:	2304      	movs	r3, #4
 80014ae:	e000      	b.n	80014b2 <Check_Button_Navigation+0x1fe>
 80014b0:	2301      	movs	r3, #1
 80014b2:	73bb      	strb	r3, [r7, #14]
			break;
 80014b4:	e04d      	b.n	8001552 <Check_Button_Navigation+0x29e>

		case HOME:
			new_state = (CO2_DISPLAY);
 80014b6:	2302      	movs	r3, #2
 80014b8:	73bb      	strb	r3, [r7, #14]
			break;
 80014ba:	e04a      	b.n	8001552 <Check_Button_Navigation+0x29e>



		case CO2_DISPLAY:
			new_state = (VOC_DISPLAY);
 80014bc:	2304      	movs	r3, #4
 80014be:	73bb      	strb	r3, [r7, #14]
			break;
 80014c0:	e047      	b.n	8001552 <Check_Button_Navigation+0x29e>

		case VOC_DISPLAY:
			new_state = (NOX_DISPLAY);
 80014c2:	2306      	movs	r3, #6
 80014c4:	73bb      	strb	r3, [r7, #14]
			break;
 80014c6:	e044      	b.n	8001552 <Check_Button_Navigation+0x29e>

		case NOX_DISPLAY:
			new_state = (OPT_DISPLAY);
 80014c8:	2308      	movs	r3, #8
 80014ca:	73bb      	strb	r3, [r7, #14]
			break;
 80014cc:	e041      	b.n	8001552 <Check_Button_Navigation+0x29e>

		case OPT_DISPLAY:
			new_state = (TMP_DISPLAY);
 80014ce:	230a      	movs	r3, #10
 80014d0:	73bb      	strb	r3, [r7, #14]
			break;
 80014d2:	e03e      	b.n	8001552 <Check_Button_Navigation+0x29e>

		case TMP_DISPLAY:
			new_state = (RH_DISPLAY);
 80014d4:	230c      	movs	r3, #12
 80014d6:	73bb      	strb	r3, [r7, #14]
			break;
 80014d8:	e03b      	b.n	8001552 <Check_Button_Navigation+0x29e>

		case RH_DISPLAY:
			new_state = (BAT_DISPLAY);
 80014da:	230e      	movs	r3, #14
 80014dc:	73bb      	strb	r3, [r7, #14]
			break;
 80014de:	e038      	b.n	8001552 <Check_Button_Navigation+0x29e>

		case BAT_DISPLAY:
			new_state = (SETTINGS_BASE);
 80014e0:	2310      	movs	r3, #16
 80014e2:	73bb      	strb	r3, [r7, #14]
			break;
 80014e4:	e035      	b.n	8001552 <Check_Button_Navigation+0x29e>



		case CO2_GRAPH:
			new_state = (VOC_GRAPH);
 80014e6:	2305      	movs	r3, #5
 80014e8:	73bb      	strb	r3, [r7, #14]
			break;
 80014ea:	e032      	b.n	8001552 <Check_Button_Navigation+0x29e>

		case VOC_GRAPH:
			new_state = (NOX_GRAPH);
 80014ec:	2307      	movs	r3, #7
 80014ee:	73bb      	strb	r3, [r7, #14]
			break;
 80014f0:	e02f      	b.n	8001552 <Check_Button_Navigation+0x29e>

		case NOX_GRAPH:
			new_state = (OPT_GRAPH);
 80014f2:	2309      	movs	r3, #9
 80014f4:	73bb      	strb	r3, [r7, #14]
			break;
 80014f6:	e02c      	b.n	8001552 <Check_Button_Navigation+0x29e>

		case OPT_GRAPH:
			new_state = (TMP_GRAPH);
 80014f8:	230b      	movs	r3, #11
 80014fa:	73bb      	strb	r3, [r7, #14]
			break;
 80014fc:	e029      	b.n	8001552 <Check_Button_Navigation+0x29e>

		case TMP_GRAPH:
			new_state = (RH_GRAPH);
 80014fe:	230d      	movs	r3, #13
 8001500:	73bb      	strb	r3, [r7, #14]
			break;
 8001502:	e026      	b.n	8001552 <Check_Button_Navigation+0x29e>

		case RH_GRAPH:
			new_state = (BAT_GRAPH);
 8001504:	230f      	movs	r3, #15
 8001506:	73bb      	strb	r3, [r7, #14]
			break;
 8001508:	e023      	b.n	8001552 <Check_Button_Navigation+0x29e>

		case BAT_GRAPH:
			new_state = (CO2_GRAPH);
 800150a:	2303      	movs	r3, #3
 800150c:	73bb      	strb	r3, [r7, #14]
			break;
 800150e:	e020      	b.n	8001552 <Check_Button_Navigation+0x29e>



		case CHARGE_MODE:
			new_state = (HOME);
 8001510:	2301      	movs	r3, #1
 8001512:	73bb      	strb	r3, [r7, #14]
			break;
 8001514:	e01d      	b.n	8001552 <Check_Button_Navigation+0x29e>

		case CALIBRATION_MODE:
			new_state = (HOME);
 8001516:	2301      	movs	r3, #1
 8001518:	73bb      	strb	r3, [r7, #14]
			break;
 800151a:	e01a      	b.n	8001552 <Check_Button_Navigation+0x29e>


		case SETTINGS_BASE:
			new_state = (HOME);
 800151c:	2301      	movs	r3, #1
 800151e:	73bb      	strb	r3, [r7, #14]
			break;
 8001520:	e017      	b.n	8001552 <Check_Button_Navigation+0x29e>

		case SETTINGS_CONTRAST:
			new_state = (SETTINGS_CONTRAST);
 8001522:	2311      	movs	r3, #17
 8001524:	73bb      	strb	r3, [r7, #14]
			break;
 8001526:	e014      	b.n	8001552 <Check_Button_Navigation+0x29e>

		case SETTINGS_SCREEN_SLEEP:
			new_state = (SETTINGS_SCREEN_SLEEP);
 8001528:	2312      	movs	r3, #18
 800152a:	73bb      	strb	r3, [r7, #14]
			break;
 800152c:	e011      	b.n	8001552 <Check_Button_Navigation+0x29e>

		case SETTINGS_POLL_RATE:
			new_state = (SETTINGS_POLL_RATE);
 800152e:	2313      	movs	r3, #19
 8001530:	73bb      	strb	r3, [r7, #14]
			break;
 8001532:	e00e      	b.n	8001552 <Check_Button_Navigation+0x29e>

		case SETTINGS_GRAPH_TIME:
			new_state = (SETTINGS_GRAPH_TIME);
 8001534:	2314      	movs	r3, #20
 8001536:	73bb      	strb	r3, [r7, #14]
			break;
 8001538:	e00b      	b.n	8001552 <Check_Button_Navigation+0x29e>

		case SETTINGS_HOME_SELECT:
			new_state = (SETTINGS_HOME_SELECT);
 800153a:	2315      	movs	r3, #21
 800153c:	73bb      	strb	r3, [r7, #14]
			break;
 800153e:	e008      	b.n	8001552 <Check_Button_Navigation+0x29e>

		case SETTINGS_UNIT_SELECT:
			new_state = (SETTINGS_UNIT_SELECT);
 8001540:	2316      	movs	r3, #22
 8001542:	73bb      	strb	r3, [r7, #14]
			break;
 8001544:	e005      	b.n	8001552 <Check_Button_Navigation+0x29e>

		case SETTINGS_LIGHTDARK_SELECT:
			new_state = (SETTINGS_LIGHTDARK_SELECT);
 8001546:	2317      	movs	r3, #23
 8001548:	73bb      	strb	r3, [r7, #14]
			break;
 800154a:	e002      	b.n	8001552 <Check_Button_Navigation+0x29e>


		default:
			new_state = (HOME);
 800154c:	2301      	movs	r3, #1
 800154e:	73bb      	strb	r3, [r7, #14]
			break;
 8001550:	bf00      	nop

		}
	}

	if (new_state != screen_state) {
 8001552:	4b0f      	ldr	r3, [pc, #60]	@ (8001590 <Check_Button_Navigation+0x2dc>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	7bba      	ldrb	r2, [r7, #14]
 8001558:	429a      	cmp	r2, r3
 800155a:	d006      	beq.n	800156a <Check_Button_Navigation+0x2b6>
		return_val = Change_State(new_state);
 800155c:	7bbb      	ldrb	r3, [r7, #14]
 800155e:	4618      	mov	r0, r3
 8001560:	f7fe fff0 	bl	8000544 <Change_State>
 8001564:	4603      	mov	r3, r0
 8001566:	73fb      	strb	r3, [r7, #15]
 8001568:	e00d      	b.n	8001586 <Check_Button_Navigation+0x2d2>
	} else if (screen_state <= SETTINGS_LIGHTDARK_SELECT && screen_state >= SETTINGS_CONTRAST) {
 800156a:	4b09      	ldr	r3, [pc, #36]	@ (8001590 <Check_Button_Navigation+0x2dc>)
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	2b17      	cmp	r3, #23
 8001570:	d809      	bhi.n	8001586 <Check_Button_Navigation+0x2d2>
 8001572:	4b07      	ldr	r3, [pc, #28]	@ (8001590 <Check_Button_Navigation+0x2dc>)
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	2b10      	cmp	r3, #16
 8001578:	d905      	bls.n	8001586 <Check_Button_Navigation+0x2d2>
		return_val = Change_State(new_state);
 800157a:	7bbb      	ldrb	r3, [r7, #14]
 800157c:	4618      	mov	r0, r3
 800157e:	f7fe ffe1 	bl	8000544 <Change_State>
 8001582:	4603      	mov	r3, r0
 8001584:	73fb      	strb	r3, [r7, #15]
	}

	return return_val;
 8001586:	7bfb      	ldrb	r3, [r7, #15]
}
 8001588:	4618      	mov	r0, r3
 800158a:	3710      	adds	r7, #16
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	20000007 	.word	0x20000007
 8001594:	20000004 	.word	0x20000004

08001598 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001598:	b590      	push	{r4, r7, lr}
 800159a:	b0ef      	sub	sp, #444	@ 0x1bc
 800159c:	af14      	add	r7, sp, #80	@ 0x50
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800159e:	f003 f8e1 	bl	8004764 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015a2:	f000 f91f 	bl	80017e4 <SystemClock_Config>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */


  MX_GPIO_Init();
 80015a6:	f000 fa1b 	bl	80019e0 <MX_GPIO_Init>
  MX_ADC1_Init();
 80015aa:	f000 f963 	bl	8001874 <MX_ADC1_Init>
  MX_I2C1_Init();
 80015ae:	f000 f9d7 	bl	8001960 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 80015b2:	f00c f94b 	bl	800d84c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  GasIndexAlgorithmParams vocparams;
  GasIndexAlgorithm_init(&vocparams, GasIndexAlgorithm_ALGORITHM_TYPE_VOC);
 80015b6:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80015ba:	2100      	movs	r1, #0
 80015bc:	4618      	mov	r0, r3
 80015be:	f001 f807 	bl	80025d0 <GasIndexAlgorithm_init>
  GasIndexAlgorithmParams noxparams;
  GasIndexAlgorithm_init(&noxparams, GasIndexAlgorithm_ALGORITHM_TYPE_NOX);
 80015c2:	f107 0310 	add.w	r3, r7, #16
 80015c6:	2101      	movs	r1, #1
 80015c8:	4618      	mov	r0, r3
 80015ca:	f001 f801 	bl	80025d0 <GasIndexAlgorithm_init>

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80015ce:	217f      	movs	r1, #127	@ 0x7f
 80015d0:	4880      	ldr	r0, [pc, #512]	@ (80017d4 <main+0x23c>)
 80015d2:	f004 fbb7 	bl	8005d44 <HAL_ADCEx_Calibration_Start>

  SSD1316_Set_I2C_And_Reset_Ports(hi2c1, DRES_GPIO_Port, DRES_Pin);
 80015d6:	4c80      	ldr	r4, [pc, #512]	@ (80017d8 <main+0x240>)
 80015d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80015dc:	9312      	str	r3, [sp, #72]	@ 0x48
 80015de:	4b7f      	ldr	r3, [pc, #508]	@ (80017dc <main+0x244>)
 80015e0:	9311      	str	r3, [sp, #68]	@ 0x44
 80015e2:	4668      	mov	r0, sp
 80015e4:	f104 0310 	add.w	r3, r4, #16
 80015e8:	2244      	movs	r2, #68	@ 0x44
 80015ea:	4619      	mov	r1, r3
 80015ec:	f00c ff44 	bl	800e478 <memcpy>
 80015f0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80015f4:	f001 ff76 	bl	80034e4 <SSD1316_Set_I2C_And_Reset_Ports>
  SSD1316_Init();
 80015f8:	f002 f812 	bl	8003620 <SSD1316_Init>
  SSD1316_Set_Screen_Enable(true);
 80015fc:	2001      	movs	r0, #1
 80015fe:	f002 f863 	bl	80036c8 <SSD1316_Set_Screen_Enable>
  SSD1316_Clear_Screen();
 8001602:	f002 f957 	bl	80038b4 <SSD1316_Clear_Screen>
  SSD1316_Set_Contrast(0x30);
 8001606:	2030      	movs	r0, #48	@ 0x30
 8001608:	f002 f8c3 	bl	8003792 <SSD1316_Set_Contrast>
  //HAL_Delay(1000);

  OPT3002_Set_I2C(hi2c1);
 800160c:	4c72      	ldr	r4, [pc, #456]	@ (80017d8 <main+0x240>)
 800160e:	4668      	mov	r0, sp
 8001610:	f104 0310 	add.w	r3, r4, #16
 8001614:	2244      	movs	r2, #68	@ 0x44
 8001616:	4619      	mov	r1, r3
 8001618:	f00c ff2e 	bl	800e478 <memcpy>
 800161c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001620:	f000 feca 	bl	80023b8 <OPT3002_Set_I2C>
  SGP41_Set_I2C(hi2c1);
 8001624:	4c6c      	ldr	r4, [pc, #432]	@ (80017d8 <main+0x240>)
 8001626:	4668      	mov	r0, sp
 8001628:	f104 0310 	add.w	r3, r4, #16
 800162c:	2244      	movs	r2, #68	@ 0x44
 800162e:	4619      	mov	r1, r3
 8001630:	f00c ff22 	bl	800e478 <memcpy>
 8001634:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001638:	f001 fe48 	bl	80032cc <SGP41_Set_I2C>
  STCC4_Set_I2C(hi2c1);
 800163c:	4c66      	ldr	r4, [pc, #408]	@ (80017d8 <main+0x240>)
 800163e:	4668      	mov	r0, sp
 8001640:	f104 0310 	add.w	r3, r4, #16
 8001644:	2244      	movs	r2, #68	@ 0x44
 8001646:	4619      	mov	r1, r3
 8001648:	f00c ff16 	bl	800e478 <memcpy>
 800164c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001650:	f002 ffb4 	bl	80045bc <STCC4_Set_I2C>
  Set_ADC_And_Gas_Params(&hadc1, &vocparams, &noxparams);
 8001654:	f107 0210 	add.w	r2, r7, #16
 8001658:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 800165c:	4619      	mov	r1, r3
 800165e:	485d      	ldr	r0, [pc, #372]	@ (80017d4 <main+0x23c>)
 8001660:	f000 fa62 	bl	8001b28 <Set_ADC_And_Gas_Params>

  SSD1316_Update_Screen();
  HAL_Delay(1000);
*/

  SGP41_Execute_Conditioning();
 8001664:	f001 fe7e 	bl	8003364 <SGP41_Execute_Conditioning>
  STCC4_Set_Enabled(true);
 8001668:	2001      	movs	r0, #1
 800166a:	f003 f83d 	bl	80046e8 <STCC4_Set_Enabled>
  HAL_Delay(50);
 800166e:	2032      	movs	r0, #50	@ 0x32
 8001670:	f003 f8ec 	bl	800484c <HAL_Delay>


  struct SensorReadings sensor_readings = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8001674:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8001678:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800167c:	461a      	mov	r2, r3
 800167e:	2300      	movs	r3, #0
 8001680:	6013      	str	r3, [r2, #0]
 8001682:	6053      	str	r3, [r2, #4]
 8001684:	6093      	str	r3, [r2, #8]
 8001686:	60d3      	str	r3, [r2, #12]
  Set_Cycling_Enabled(true);
 8001688:	2001      	movs	r0, #1
 800168a:	f000 fd15 	bl	80020b8 <Set_Cycling_Enabled>
  Set_Sensor_States(0xFF, 0x03);
 800168e:	2103      	movs	r1, #3
 8001690:	20ff      	movs	r0, #255	@ 0xff
 8001692:	f000 fce3 	bl	800205c <Set_Sensor_States>

  Refresh_Sensor_Readings(&sensor_readings);
 8001696:	463b      	mov	r3, r7
 8001698:	4618      	mov	r0, r3
 800169a:	f000 fa9d 	bl	8001bd8 <Refresh_Sensor_Readings>
  HAL_Delay(1000);
 800169e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016a2:	f003 f8d3 	bl	800484c <HAL_Delay>
  Set_Sensor_States(0xAA, 0x02);
 80016a6:	2102      	movs	r1, #2
 80016a8:	20aa      	movs	r0, #170	@ 0xaa
 80016aa:	f000 fcd7 	bl	800205c <Set_Sensor_States>

  GPIO_PinState old_button_1 = 0;
 80016ae:	2300      	movs	r3, #0
 80016b0:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
  GPIO_PinState old_button_2 = 0;
 80016b4:	2300      	movs	r3, #0
 80016b6:	f887 3166 	strb.w	r3, [r7, #358]	@ 0x166
  GPIO_PinState old_charge = 1;
 80016ba:	2301      	movs	r3, #1
 80016bc:	f887 3165 	strb.w	r3, [r7, #357]	@ 0x165

  struct SensorHistory* sensor_history = Get_Sensor_History();
 80016c0:	f000 fd0a 	bl	80020d8 <Get_Sensor_History>
 80016c4:	f8c7 0160 	str.w	r0, [r7, #352]	@ 0x160
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
	  //sensor_readings.batt = (sensor_readings.batt + ((HAL_GetTick() % 100) < 30)) % 100;

		  HAL_ADC_Start(&hadc1);
 80016c8:	4842      	ldr	r0, [pc, #264]	@ (80017d4 <main+0x23c>)
 80016ca:	f003 fc51 	bl	8004f70 <HAL_ADC_Start>

		  uint16_t batt_reading = HAL_ADC_GetValue(&hadc1);
 80016ce:	4841      	ldr	r0, [pc, #260]	@ (80017d4 <main+0x23c>)
 80016d0:	f003 fd3b 	bl	800514a <HAL_ADC_GetValue>
 80016d4:	4603      	mov	r3, r0
 80016d6:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
		  sensor_readings.batt = (batt_reading - 1861) * 100 / 747;
 80016da:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 80016de:	f2a3 7345 	subw	r3, r3, #1861	@ 0x745
 80016e2:	2264      	movs	r2, #100	@ 0x64
 80016e4:	fb02 f303 	mul.w	r3, r2, r3
 80016e8:	4a3d      	ldr	r2, [pc, #244]	@ (80017e0 <main+0x248>)
 80016ea:	fb82 1203 	smull	r1, r2, r2, r3
 80016ee:	441a      	add	r2, r3
 80016f0:	1252      	asrs	r2, r2, #9
 80016f2:	17db      	asrs	r3, r3, #31
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	b29a      	uxth	r2, r3
 80016f8:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80016fc:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001700:	81da      	strh	r2, [r3, #14]

		  HAL_ADC_Stop(&hadc1);
 8001702:	4834      	ldr	r0, [pc, #208]	@ (80017d4 <main+0x23c>)
 8001704:	f003 fcee 	bl	80050e4 <HAL_ADC_Stop>




	  GPIO_PinState button_1 = HAL_GPIO_ReadPin(GPIOA, BUT1_Pin);
 8001708:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800170c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001710:	f004 fea0 	bl	8006454 <HAL_GPIO_ReadPin>
 8001714:	4603      	mov	r3, r0
 8001716:	f887 315d 	strb.w	r3, [r7, #349]	@ 0x15d
	  GPIO_PinState button_2 = HAL_GPIO_ReadPin(GPIOA, BUT2_Pin);
 800171a:	2110      	movs	r1, #16
 800171c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001720:	f004 fe98 	bl	8006454 <HAL_GPIO_ReadPin>
 8001724:	4603      	mov	r3, r0
 8001726:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c

	  if (button_1 == 0 && old_button_1 == 1) {
 800172a:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 800172e:	2b00      	cmp	r3, #0
 8001730:	d108      	bne.n	8001744 <main+0x1ac>
 8001732:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8001736:	2b01      	cmp	r3, #1
 8001738:	d104      	bne.n	8001744 <main+0x1ac>
	  		  Check_Button_Navigation(BUTTON_PRESS, BUTTON_OFF);
 800173a:	2100      	movs	r1, #0
 800173c:	2001      	movs	r0, #1
 800173e:	f7ff fdb9 	bl	80012b4 <Check_Button_Navigation>
 8001742:	e00b      	b.n	800175c <main+0x1c4>
	  	  }
	  else if (button_2 == 0 && old_button_2 == 1) {
 8001744:	f897 315c 	ldrb.w	r3, [r7, #348]	@ 0x15c
 8001748:	2b00      	cmp	r3, #0
 800174a:	d107      	bne.n	800175c <main+0x1c4>
 800174c:	f897 3166 	ldrb.w	r3, [r7, #358]	@ 0x166
 8001750:	2b01      	cmp	r3, #1
 8001752:	d103      	bne.n	800175c <main+0x1c4>
		  Check_Button_Navigation(BUTTON_OFF, BUTTON_PRESS);
 8001754:	2101      	movs	r1, #1
 8001756:	2000      	movs	r0, #0
 8001758:	f7ff fdac 	bl	80012b4 <Check_Button_Navigation>
	  	  }

	  old_button_1 = button_1;
 800175c:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 8001760:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
	  old_button_2 = button_2;
 8001764:	f897 315c 	ldrb.w	r3, [r7, #348]	@ 0x15c
 8001768:	f887 3166 	strb.w	r3, [r7, #358]	@ 0x166


	  Refresh_Sensor_Readings(&sensor_readings);
 800176c:	463b      	mov	r3, r7
 800176e:	4618      	mov	r0, r3
 8001770:	f000 fa32 	bl	8001bd8 <Refresh_Sensor_Readings>
	  Update_Display(&sensor_readings, sensor_history);
 8001774:	463b      	mov	r3, r7
 8001776:	f8d7 1160 	ldr.w	r1, [r7, #352]	@ 0x160
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff fb64 	bl	8000e48 <Update_Display>

	  GPIO_PinState charging = HAL_GPIO_ReadPin(GPIOA, NCHG_Pin);
 8001780:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001784:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001788:	f004 fe64 	bl	8006454 <HAL_GPIO_ReadPin>
 800178c:	4603      	mov	r3, r0
 800178e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

	  if (charging == GPIO_PIN_SET && old_charge == GPIO_PIN_RESET) {
 8001792:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8001796:	2b01      	cmp	r3, #1
 8001798:	d10c      	bne.n	80017b4 <main+0x21c>
 800179a:	f897 3165 	ldrb.w	r3, [r7, #357]	@ 0x165
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d108      	bne.n	80017b4 <main+0x21c>
	  		if (Get_Screen_State() == CHARGE_MODE) Change_State(HOME);
 80017a2:	f7fe fec3 	bl	800052c <Get_Screen_State>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b18      	cmp	r3, #24
 80017aa:	d10e      	bne.n	80017ca <main+0x232>
 80017ac:	2001      	movs	r0, #1
 80017ae:	f7fe fec9 	bl	8000544 <Change_State>
 80017b2:	e00a      	b.n	80017ca <main+0x232>
		} else if (charging == GPIO_PIN_RESET && old_charge == GPIO_PIN_SET) {
 80017b4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d106      	bne.n	80017ca <main+0x232>
 80017bc:	f897 3165 	ldrb.w	r3, [r7, #357]	@ 0x165
 80017c0:	2b01      	cmp	r3, #1
 80017c2:	d102      	bne.n	80017ca <main+0x232>
			Change_State(CHARGE_MODE);
 80017c4:	2018      	movs	r0, #24
 80017c6:	f7fe febd 	bl	8000544 <Change_State>
		}

	  old_charge = charging;
 80017ca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80017ce:	f887 3165 	strb.w	r3, [r7, #357]	@ 0x165
  while (1) {
 80017d2:	e779      	b.n	80016c8 <main+0x130>
 80017d4:	2000023c 	.word	0x2000023c
 80017d8:	200002a0 	.word	0x200002a0
 80017dc:	48000800 	.word	0x48000800
 80017e0:	af76eb19 	.word	0xaf76eb19

080017e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b096      	sub	sp, #88	@ 0x58
 80017e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017ea:	f107 0314 	add.w	r3, r7, #20
 80017ee:	2244      	movs	r2, #68	@ 0x44
 80017f0:	2100      	movs	r1, #0
 80017f2:	4618      	mov	r0, r3
 80017f4:	f00c fe0c 	bl	800e410 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017f8:	463b      	mov	r3, r7
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	605a      	str	r2, [r3, #4]
 8001800:	609a      	str	r2, [r3, #8]
 8001802:	60da      	str	r2, [r3, #12]
 8001804:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001806:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800180a:	f007 f9c7 	bl	8008b9c <HAL_PWREx_ControlVoltageScaling>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001814:	f000 f982 	bl	8001b1c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8001818:	2322      	movs	r3, #34	@ 0x22
 800181a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800181c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001820:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001822:	2301      	movs	r3, #1
 8001824:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001826:	2340      	movs	r3, #64	@ 0x40
 8001828:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800182a:	2300      	movs	r3, #0
 800182c:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800182e:	f107 0314 	add.w	r3, r7, #20
 8001832:	4618      	mov	r0, r3
 8001834:	f007 fa18 	bl	8008c68 <HAL_RCC_OscConfig>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800183e:	f000 f96d 	bl	8001b1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001842:	230f      	movs	r3, #15
 8001844:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001846:	2301      	movs	r3, #1
 8001848:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800184a:	2300      	movs	r3, #0
 800184c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800184e:	2300      	movs	r3, #0
 8001850:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001852:	2300      	movs	r3, #0
 8001854:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001856:	463b      	mov	r3, r7
 8001858:	2100      	movs	r1, #0
 800185a:	4618      	mov	r0, r3
 800185c:	f007 fe66 	bl	800952c <HAL_RCC_ClockConfig>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <SystemClock_Config+0x86>
  {
    Error_Handler();
 8001866:	f000 f959 	bl	8001b1c <Error_Handler>
  }
}
 800186a:	bf00      	nop
 800186c:	3758      	adds	r7, #88	@ 0x58
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
	...

08001874 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b08a      	sub	sp, #40	@ 0x28
 8001878:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800187a:	f107 031c 	add.w	r3, r7, #28
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
 8001882:	605a      	str	r2, [r3, #4]
 8001884:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001886:	1d3b      	adds	r3, r7, #4
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
 8001892:	611a      	str	r2, [r3, #16]
 8001894:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001896:	4b2f      	ldr	r3, [pc, #188]	@ (8001954 <MX_ADC1_Init+0xe0>)
 8001898:	4a2f      	ldr	r2, [pc, #188]	@ (8001958 <MX_ADC1_Init+0xe4>)
 800189a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800189c:	4b2d      	ldr	r3, [pc, #180]	@ (8001954 <MX_ADC1_Init+0xe0>)
 800189e:	2200      	movs	r2, #0
 80018a0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80018a2:	4b2c      	ldr	r3, [pc, #176]	@ (8001954 <MX_ADC1_Init+0xe0>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018a8:	4b2a      	ldr	r3, [pc, #168]	@ (8001954 <MX_ADC1_Init+0xe0>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80018ae:	4b29      	ldr	r3, [pc, #164]	@ (8001954 <MX_ADC1_Init+0xe0>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018b4:	4b27      	ldr	r3, [pc, #156]	@ (8001954 <MX_ADC1_Init+0xe0>)
 80018b6:	2204      	movs	r2, #4
 80018b8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80018ba:	4b26      	ldr	r3, [pc, #152]	@ (8001954 <MX_ADC1_Init+0xe0>)
 80018bc:	2200      	movs	r2, #0
 80018be:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80018c0:	4b24      	ldr	r3, [pc, #144]	@ (8001954 <MX_ADC1_Init+0xe0>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80018c6:	4b23      	ldr	r3, [pc, #140]	@ (8001954 <MX_ADC1_Init+0xe0>)
 80018c8:	2201      	movs	r2, #1
 80018ca:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018cc:	4b21      	ldr	r3, [pc, #132]	@ (8001954 <MX_ADC1_Init+0xe0>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001954 <MX_ADC1_Init+0xe0>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018da:	4b1e      	ldr	r3, [pc, #120]	@ (8001954 <MX_ADC1_Init+0xe0>)
 80018dc:	2200      	movs	r2, #0
 80018de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80018e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001954 <MX_ADC1_Init+0xe0>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80018e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001954 <MX_ADC1_Init+0xe0>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80018ee:	4b19      	ldr	r3, [pc, #100]	@ (8001954 <MX_ADC1_Init+0xe0>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80018f6:	4817      	ldr	r0, [pc, #92]	@ (8001954 <MX_ADC1_Init+0xe0>)
 80018f8:	f003 f9f0 	bl	8004cdc <HAL_ADC_Init>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001902:	f000 f90b 	bl	8001b1c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001906:	2300      	movs	r3, #0
 8001908:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800190a:	f107 031c 	add.w	r3, r7, #28
 800190e:	4619      	mov	r1, r3
 8001910:	4810      	ldr	r0, [pc, #64]	@ (8001954 <MX_ADC1_Init+0xe0>)
 8001912:	f004 fa77 	bl	8005e04 <HAL_ADCEx_MultiModeConfigChannel>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800191c:	f000 f8fe 	bl	8001b1c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001920:	4b0e      	ldr	r3, [pc, #56]	@ (800195c <MX_ADC1_Init+0xe8>)
 8001922:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001924:	2306      	movs	r3, #6
 8001926:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8001928:	2304      	movs	r3, #4
 800192a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800192c:	237f      	movs	r3, #127	@ 0x7f
 800192e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001930:	2304      	movs	r3, #4
 8001932:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001934:	2300      	movs	r3, #0
 8001936:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001938:	1d3b      	adds	r3, r7, #4
 800193a:	4619      	mov	r1, r3
 800193c:	4805      	ldr	r0, [pc, #20]	@ (8001954 <MX_ADC1_Init+0xe0>)
 800193e:	f003 fc11 	bl	8005164 <HAL_ADC_ConfigChannel>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8001948:	f000 f8e8 	bl	8001b1c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800194c:	bf00      	nop
 800194e:	3728      	adds	r7, #40	@ 0x28
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	2000023c 	.word	0x2000023c
 8001958:	50040000 	.word	0x50040000
 800195c:	2a000400 	.word	0x2a000400

08001960 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001964:	4b1b      	ldr	r3, [pc, #108]	@ (80019d4 <MX_I2C1_Init+0x74>)
 8001966:	4a1c      	ldr	r2, [pc, #112]	@ (80019d8 <MX_I2C1_Init+0x78>)
 8001968:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 800196a:	4b1a      	ldr	r3, [pc, #104]	@ (80019d4 <MX_I2C1_Init+0x74>)
 800196c:	4a1b      	ldr	r2, [pc, #108]	@ (80019dc <MX_I2C1_Init+0x7c>)
 800196e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001970:	4b18      	ldr	r3, [pc, #96]	@ (80019d4 <MX_I2C1_Init+0x74>)
 8001972:	2200      	movs	r2, #0
 8001974:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001976:	4b17      	ldr	r3, [pc, #92]	@ (80019d4 <MX_I2C1_Init+0x74>)
 8001978:	2201      	movs	r2, #1
 800197a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800197c:	4b15      	ldr	r3, [pc, #84]	@ (80019d4 <MX_I2C1_Init+0x74>)
 800197e:	2200      	movs	r2, #0
 8001980:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001982:	4b14      	ldr	r3, [pc, #80]	@ (80019d4 <MX_I2C1_Init+0x74>)
 8001984:	2200      	movs	r2, #0
 8001986:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001988:	4b12      	ldr	r3, [pc, #72]	@ (80019d4 <MX_I2C1_Init+0x74>)
 800198a:	2200      	movs	r2, #0
 800198c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800198e:	4b11      	ldr	r3, [pc, #68]	@ (80019d4 <MX_I2C1_Init+0x74>)
 8001990:	2200      	movs	r2, #0
 8001992:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001994:	4b0f      	ldr	r3, [pc, #60]	@ (80019d4 <MX_I2C1_Init+0x74>)
 8001996:	2200      	movs	r2, #0
 8001998:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800199a:	480e      	ldr	r0, [pc, #56]	@ (80019d4 <MX_I2C1_Init+0x74>)
 800199c:	f004 fd8a 	bl	80064b4 <HAL_I2C_Init>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80019a6:	f000 f8b9 	bl	8001b1c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80019aa:	2100      	movs	r1, #0
 80019ac:	4809      	ldr	r0, [pc, #36]	@ (80019d4 <MX_I2C1_Init+0x74>)
 80019ae:	f005 fad1 	bl	8006f54 <HAL_I2CEx_ConfigAnalogFilter>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80019b8:	f000 f8b0 	bl	8001b1c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80019bc:	2100      	movs	r1, #0
 80019be:	4805      	ldr	r0, [pc, #20]	@ (80019d4 <MX_I2C1_Init+0x74>)
 80019c0:	f005 fb13 	bl	8006fea <HAL_I2CEx_ConfigDigitalFilter>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80019ca:	f000 f8a7 	bl	8001b1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019ce:	bf00      	nop
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	200002a0 	.word	0x200002a0
 80019d8:	40005400 	.word	0x40005400
 80019dc:	00300617 	.word	0x00300617

080019e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b088      	sub	sp, #32
 80019e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e6:	f107 030c 	add.w	r3, r7, #12
 80019ea:	2200      	movs	r2, #0
 80019ec:	601a      	str	r2, [r3, #0]
 80019ee:	605a      	str	r2, [r3, #4]
 80019f0:	609a      	str	r2, [r3, #8]
 80019f2:	60da      	str	r2, [r3, #12]
 80019f4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019f6:	4b46      	ldr	r3, [pc, #280]	@ (8001b10 <MX_GPIO_Init+0x130>)
 80019f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019fa:	4a45      	ldr	r2, [pc, #276]	@ (8001b10 <MX_GPIO_Init+0x130>)
 80019fc:	f043 0304 	orr.w	r3, r3, #4
 8001a00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a02:	4b43      	ldr	r3, [pc, #268]	@ (8001b10 <MX_GPIO_Init+0x130>)
 8001a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a06:	f003 0304 	and.w	r3, r3, #4
 8001a0a:	60bb      	str	r3, [r7, #8]
 8001a0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a0e:	4b40      	ldr	r3, [pc, #256]	@ (8001b10 <MX_GPIO_Init+0x130>)
 8001a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a12:	4a3f      	ldr	r2, [pc, #252]	@ (8001b10 <MX_GPIO_Init+0x130>)
 8001a14:	f043 0301 	orr.w	r3, r3, #1
 8001a18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a1a:	4b3d      	ldr	r3, [pc, #244]	@ (8001b10 <MX_GPIO_Init+0x130>)
 8001a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a1e:	f003 0301 	and.w	r3, r3, #1
 8001a22:	607b      	str	r3, [r7, #4]
 8001a24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a26:	4b3a      	ldr	r3, [pc, #232]	@ (8001b10 <MX_GPIO_Init+0x130>)
 8001a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a2a:	4a39      	ldr	r2, [pc, #228]	@ (8001b10 <MX_GPIO_Init+0x130>)
 8001a2c:	f043 0302 	orr.w	r3, r3, #2
 8001a30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a32:	4b37      	ldr	r3, [pc, #220]	@ (8001b10 <MX_GPIO_Init+0x130>)
 8001a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a36:	f003 0302 	and.w	r3, r3, #2
 8001a3a:	603b      	str	r3, [r7, #0]
 8001a3c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DRES_GPIO_Port, DRES_Pin, GPIO_PIN_SET);
 8001a3e:	2201      	movs	r2, #1
 8001a40:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a44:	4833      	ldr	r0, [pc, #204]	@ (8001b14 <MX_GPIO_Init+0x134>)
 8001a46:	f004 fd1d 	bl	8006484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LEDR_Pin|LEDB_Pin|LEDG_Pin, GPIO_PIN_SET);
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	210d      	movs	r1, #13
 8001a4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a52:	f004 fd17 	bl	8006484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(V36EN_GPIO_Port, V36EN_Pin, GPIO_PIN_SET);
 8001a56:	2201      	movs	r2, #1
 8001a58:	2120      	movs	r1, #32
 8001a5a:	482f      	ldr	r0, [pc, #188]	@ (8001b18 <MX_GPIO_Init+0x138>)
 8001a5c:	f004 fd12 	bl	8006484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DRES_Pin */
  GPIO_InitStruct.Pin = DRES_Pin;
 8001a60:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a64:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a66:	2301      	movs	r3, #1
 8001a68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DRES_GPIO_Port, &GPIO_InitStruct);
 8001a72:	f107 030c 	add.w	r3, r7, #12
 8001a76:	4619      	mov	r1, r3
 8001a78:	4826      	ldr	r0, [pc, #152]	@ (8001b14 <MX_GPIO_Init+0x134>)
 8001a7a:	f004 fb79 	bl	8006170 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDR_Pin LEDB_Pin LEDG_Pin */
  GPIO_InitStruct.Pin = LEDR_Pin|LEDB_Pin|LEDG_Pin;
 8001a7e:	230d      	movs	r3, #13
 8001a80:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a82:	2301      	movs	r3, #1
 8001a84:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a86:	2300      	movs	r3, #0
 8001a88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a8e:	f107 030c 	add.w	r3, r7, #12
 8001a92:	4619      	mov	r1, r3
 8001a94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a98:	f004 fb6a 	bl	8006170 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUT2_Pin OPTINT_Pin IMUINT1_Pin NCHG_Pin
                           BUT1_Pin */
  GPIO_InitStruct.Pin = OPTINT_Pin|IMUINT1_Pin|NCHG_Pin;
 8001a9c:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8001aa0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aaa:	f107 030c 	add.w	r3, r7, #12
 8001aae:	4619      	mov	r1, r3
 8001ab0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ab4:	f004 fb5c 	bl	8006170 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = BUT2_Pin|BUT1_Pin;
 8001ab8:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 8001abc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac6:	f107 030c 	add.w	r3, r7, #12
 8001aca:	4619      	mov	r1, r3
 8001acc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ad0:	f004 fb4e 	bl	8006170 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMUINT2_Pin */
  GPIO_InitStruct.Pin = IMUINT2_Pin;
 8001ad4:	2308      	movs	r3, #8
 8001ad6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001adc:	2300      	movs	r3, #0
 8001ade:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(IMUINT2_GPIO_Port, &GPIO_InitStruct);
 8001ae0:	f107 030c 	add.w	r3, r7, #12
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	480c      	ldr	r0, [pc, #48]	@ (8001b18 <MX_GPIO_Init+0x138>)
 8001ae8:	f004 fb42 	bl	8006170 <HAL_GPIO_Init>

  /*Configure GPIO pin : V36EN_Pin */
  GPIO_InitStruct.Pin = V36EN_Pin;
 8001aec:	2320      	movs	r3, #32
 8001aee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af0:	2301      	movs	r3, #1
 8001af2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af4:	2300      	movs	r3, #0
 8001af6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af8:	2300      	movs	r3, #0
 8001afa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(V36EN_GPIO_Port, &GPIO_InitStruct);
 8001afc:	f107 030c 	add.w	r3, r7, #12
 8001b00:	4619      	mov	r1, r3
 8001b02:	4805      	ldr	r0, [pc, #20]	@ (8001b18 <MX_GPIO_Init+0x138>)
 8001b04:	f004 fb34 	bl	8006170 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b08:	bf00      	nop
 8001b0a:	3720      	adds	r7, #32
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	40021000 	.word	0x40021000
 8001b14:	48000800 	.word	0x48000800
 8001b18:	48000400 	.word	0x48000400

08001b1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b20:	b672      	cpsid	i
}
 8001b22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b24:	bf00      	nop
 8001b26:	e7fd      	b.n	8001b24 <Error_Handler+0x8>

08001b28 <Set_ADC_And_Gas_Params>:
ADC_HandleTypeDef* hadc;
GasIndexAlgorithmParams* voc_params;
GasIndexAlgorithmParams* nox_params;


void Set_ADC_And_Gas_Params(ADC_HandleTypeDef* hadc1, GasIndexAlgorithmParams* vocparams, GasIndexAlgorithmParams* noxparams) {
 8001b28:	b480      	push	{r7}
 8001b2a:	b085      	sub	sp, #20
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	60b9      	str	r1, [r7, #8]
 8001b32:	607a      	str	r2, [r7, #4]
	hadc = hadc1;
 8001b34:	4a07      	ldr	r2, [pc, #28]	@ (8001b54 <Set_ADC_And_Gas_Params+0x2c>)
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	6013      	str	r3, [r2, #0]
	voc_params = vocparams;
 8001b3a:	4a07      	ldr	r2, [pc, #28]	@ (8001b58 <Set_ADC_And_Gas_Params+0x30>)
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	6013      	str	r3, [r2, #0]
	nox_params = noxparams;
 8001b40:	4a06      	ldr	r2, [pc, #24]	@ (8001b5c <Set_ADC_And_Gas_Params+0x34>)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6013      	str	r3, [r2, #0]
}
 8001b46:	bf00      	nop
 8001b48:	3714      	adds	r7, #20
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	200008a4 	.word	0x200008a4
 8001b58:	200008a8 	.word	0x200008a8
 8001b5c:	200008ac 	.word	0x200008ac

08001b60 <int_sqrt>:


uint32_t int_sqrt(uint32_t x) // GPT
{
 8001b60:	b480      	push	{r7}
 8001b62:	b085      	sub	sp, #20
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
    if (x == 0 || x == 1)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d002      	beq.n	8001b74 <int_sqrt+0x14>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d101      	bne.n	8001b78 <int_sqrt+0x18>
        return x;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	e029      	b.n	8001bcc <int_sqrt+0x6c>

    uint32_t res = 0;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	60fb      	str	r3, [r7, #12]
    uint32_t bit = 1UL << 30;  // The highest power of four <= 2^32
 8001b7c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b80:	60bb      	str	r3, [r7, #8]

    // "bit" starts at the highest power of four <= x
    while (bit > x)
 8001b82:	e002      	b.n	8001b8a <int_sqrt+0x2a>
        bit >>= 2;
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	089b      	lsrs	r3, r3, #2
 8001b88:	60bb      	str	r3, [r7, #8]
    while (bit > x)
 8001b8a:	68ba      	ldr	r2, [r7, #8]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	429a      	cmp	r2, r3
 8001b90:	d8f8      	bhi.n	8001b84 <int_sqrt+0x24>

    while (bit != 0)
 8001b92:	e017      	b.n	8001bc4 <int_sqrt+0x64>
    {
        if (x >= res + bit)
 8001b94:	68fa      	ldr	r2, [r7, #12]
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	4413      	add	r3, r2
 8001b9a:	687a      	ldr	r2, [r7, #4]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d30b      	bcc.n	8001bb8 <int_sqrt+0x58>
        {
            x -= res + bit;
 8001ba0:	68fa      	ldr	r2, [r7, #12]
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	4413      	add	r3, r2
 8001ba6:	687a      	ldr	r2, [r7, #4]
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	607b      	str	r3, [r7, #4]
            res = (res >> 1) + bit;
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	085b      	lsrs	r3, r3, #1
 8001bb0:	68ba      	ldr	r2, [r7, #8]
 8001bb2:	4413      	add	r3, r2
 8001bb4:	60fb      	str	r3, [r7, #12]
 8001bb6:	e002      	b.n	8001bbe <int_sqrt+0x5e>
        }
        else
        {
            res >>= 1;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	085b      	lsrs	r3, r3, #1
 8001bbc:	60fb      	str	r3, [r7, #12]
        }
        bit >>= 2;
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	089b      	lsrs	r3, r3, #2
 8001bc2:	60bb      	str	r3, [r7, #8]
    while (bit != 0)
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d1e4      	bne.n	8001b94 <int_sqrt+0x34>
    }

    return res;
 8001bca:	68fb      	ldr	r3, [r7, #12]
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3714      	adds	r7, #20
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <Refresh_Sensor_Readings>:


uint32_t Refresh_Sensor_Readings(struct SensorReadings* readings) {
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b08a      	sub	sp, #40	@ 0x28
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
	if (!cycling_enabled) return 0;
 8001be0:	4b9a      	ldr	r3, [pc, #616]	@ (8001e4c <Refresh_Sensor_Readings+0x274>)
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	f083 0301 	eor.w	r3, r3, #1
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <Refresh_Sensor_Readings+0x1a>
 8001bee:	2300      	movs	r3, #0
 8001bf0:	e21c      	b.n	800202c <Refresh_Sensor_Readings+0x454>

	uint32_t tick = HAL_GetTick();
 8001bf2:	f002 fe1f 	bl	8004834 <HAL_GetTick>
 8001bf6:	6278      	str	r0, [r7, #36]	@ 0x24

	// STCC4
	if (sensor_state.stcc4 == 3) {
 8001bf8:	4b95      	ldr	r3, [pc, #596]	@ (8001e50 <Refresh_Sensor_Readings+0x278>)
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	2b03      	cmp	r3, #3
 8001bfe:	d113      	bne.n	8001c28 <Refresh_Sensor_Readings+0x50>
		STCC4_Perform_Conditioning();
 8001c00:	f002 fd9a 	bl	8004738 <STCC4_Perform_Conditioning>
		if ((tick - measurement_tick.stcc4) >= STCC4_CONDITIONING_DELAY_MS) {
 8001c04:	4b93      	ldr	r3, [pc, #588]	@ (8001e54 <Refresh_Sensor_Readings+0x27c>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	f245 52ef 	movw	r2, #21999	@ 0x55ef
 8001c10:	4293      	cmp	r3, r2
 8001c12:	f240 808d 	bls.w	8001d30 <Refresh_Sensor_Readings+0x158>
			sensor_state.stcc4 = 1;
 8001c16:	4b8e      	ldr	r3, [pc, #568]	@ (8001e50 <Refresh_Sensor_Readings+0x278>)
 8001c18:	2201      	movs	r2, #1
 8001c1a:	701a      	strb	r2, [r3, #0]
			STCC4_Request_Measurement();
 8001c1c:	f002 fce6 	bl	80045ec <STCC4_Request_Measurement>

			measurement_tick.stcc4 = tick;
 8001c20:	4a8c      	ldr	r2, [pc, #560]	@ (8001e54 <Refresh_Sensor_Readings+0x27c>)
 8001c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c24:	6013      	str	r3, [r2, #0]
 8001c26:	e083      	b.n	8001d30 <Refresh_Sensor_Readings+0x158>
		}
	}
	else if ((sensor_state.stcc4 > 0) && ((tick - measurement_tick.stcc4) >= 1000 * sampling_rate.stcc4)) {
 8001c28:	4b89      	ldr	r3, [pc, #548]	@ (8001e50 <Refresh_Sensor_Readings+0x278>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d07f      	beq.n	8001d30 <Refresh_Sensor_Readings+0x158>
 8001c30:	4b88      	ldr	r3, [pc, #544]	@ (8001e54 <Refresh_Sensor_Readings+0x27c>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c36:	1ad2      	subs	r2, r2, r3
 8001c38:	4b87      	ldr	r3, [pc, #540]	@ (8001e58 <Refresh_Sensor_Readings+0x280>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001c40:	fb01 f303 	mul.w	r3, r1, r3
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d373      	bcc.n	8001d30 <Refresh_Sensor_Readings+0x158>
		uint16_t stcc4data[3] = {0x00, 0x00, 0x00};
 8001c48:	2300      	movs	r3, #0
 8001c4a:	833b      	strh	r3, [r7, #24]
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	837b      	strh	r3, [r7, #26]
 8001c50:	2300      	movs	r3, #0
 8001c52:	83bb      	strh	r3, [r7, #28]
		STCC4_Read_Measurement(stcc4data);
 8001c54:	f107 0318 	add.w	r3, r7, #24
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f002 fcdd 	bl	8004618 <STCC4_Read_Measurement>
		uint16_t temp_data = (stcc4data[1] * 9 / 5 + 24);
 8001c5e:	8b7b      	ldrh	r3, [r7, #26]
 8001c60:	461a      	mov	r2, r3
 8001c62:	4613      	mov	r3, r2
 8001c64:	00db      	lsls	r3, r3, #3
 8001c66:	4413      	add	r3, r2
 8001c68:	4a7c      	ldr	r2, [pc, #496]	@ (8001e5c <Refresh_Sensor_Readings+0x284>)
 8001c6a:	fb82 1203 	smull	r1, r2, r2, r3
 8001c6e:	1052      	asrs	r2, r2, #1
 8001c70:	17db      	asrs	r3, r3, #31
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	b29b      	uxth	r3, r3
 8001c76:	3318      	adds	r3, #24
 8001c78:	847b      	strh	r3, [r7, #34]	@ 0x22
		readings->co2 = stcc4data[0];
 8001c7a:	8b3a      	ldrh	r2, [r7, #24]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	811a      	strh	r2, [r3, #8]
		readings->temp = temp_data;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8001c84:	815a      	strh	r2, [r3, #10]
		readings->rh = stcc4data[2];
 8001c86:	8bba      	ldrh	r2, [r7, #28]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	819a      	strh	r2, [r3, #12]
		co2_reading_history[co2_history_index] = stcc4data[0];
 8001c8c:	4b74      	ldr	r3, [pc, #464]	@ (8001e60 <Refresh_Sensor_Readings+0x288>)
 8001c8e:	881b      	ldrh	r3, [r3, #0]
 8001c90:	461a      	mov	r2, r3
 8001c92:	8b39      	ldrh	r1, [r7, #24]
 8001c94:	4b73      	ldr	r3, [pc, #460]	@ (8001e64 <Refresh_Sensor_Readings+0x28c>)
 8001c96:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		tmp_reading_history[tmp_history_index] = temp_data;
 8001c9a:	4b73      	ldr	r3, [pc, #460]	@ (8001e68 <Refresh_Sensor_Readings+0x290>)
 8001c9c:	881b      	ldrh	r3, [r3, #0]
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	4a72      	ldr	r2, [pc, #456]	@ (8001e6c <Refresh_Sensor_Readings+0x294>)
 8001ca2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001ca4:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
		rh_reading_history[rh_history_index] = stcc4data[2];
 8001ca8:	4b71      	ldr	r3, [pc, #452]	@ (8001e70 <Refresh_Sensor_Readings+0x298>)
 8001caa:	881b      	ldrh	r3, [r3, #0]
 8001cac:	461a      	mov	r2, r3
 8001cae:	8bb9      	ldrh	r1, [r7, #28]
 8001cb0:	4b70      	ldr	r3, [pc, #448]	@ (8001e74 <Refresh_Sensor_Readings+0x29c>)
 8001cb2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

		co2_history_index = (co2_history_index + 1) % SENSOR_HISTORY_COUNT;
 8001cb6:	4b6a      	ldr	r3, [pc, #424]	@ (8001e60 <Refresh_Sensor_Readings+0x288>)
 8001cb8:	881b      	ldrh	r3, [r3, #0]
 8001cba:	3301      	adds	r3, #1
 8001cbc:	4a6e      	ldr	r2, [pc, #440]	@ (8001e78 <Refresh_Sensor_Readings+0x2a0>)
 8001cbe:	fb82 1203 	smull	r1, r2, r2, r3
 8001cc2:	1151      	asrs	r1, r2, #5
 8001cc4:	17da      	asrs	r2, r3, #31
 8001cc6:	1a8a      	subs	r2, r1, r2
 8001cc8:	2164      	movs	r1, #100	@ 0x64
 8001cca:	fb01 f202 	mul.w	r2, r1, r2
 8001cce:	1a9a      	subs	r2, r3, r2
 8001cd0:	b292      	uxth	r2, r2
 8001cd2:	4b63      	ldr	r3, [pc, #396]	@ (8001e60 <Refresh_Sensor_Readings+0x288>)
 8001cd4:	801a      	strh	r2, [r3, #0]
		tmp_history_index = (tmp_history_index + 1) % SENSOR_HISTORY_COUNT;
 8001cd6:	4b64      	ldr	r3, [pc, #400]	@ (8001e68 <Refresh_Sensor_Readings+0x290>)
 8001cd8:	881b      	ldrh	r3, [r3, #0]
 8001cda:	3301      	adds	r3, #1
 8001cdc:	4a66      	ldr	r2, [pc, #408]	@ (8001e78 <Refresh_Sensor_Readings+0x2a0>)
 8001cde:	fb82 1203 	smull	r1, r2, r2, r3
 8001ce2:	1151      	asrs	r1, r2, #5
 8001ce4:	17da      	asrs	r2, r3, #31
 8001ce6:	1a8a      	subs	r2, r1, r2
 8001ce8:	2164      	movs	r1, #100	@ 0x64
 8001cea:	fb01 f202 	mul.w	r2, r1, r2
 8001cee:	1a9a      	subs	r2, r3, r2
 8001cf0:	b292      	uxth	r2, r2
 8001cf2:	4b5d      	ldr	r3, [pc, #372]	@ (8001e68 <Refresh_Sensor_Readings+0x290>)
 8001cf4:	801a      	strh	r2, [r3, #0]
		rh_history_index = (rh_history_index + 1) % SENSOR_HISTORY_COUNT;
 8001cf6:	4b5e      	ldr	r3, [pc, #376]	@ (8001e70 <Refresh_Sensor_Readings+0x298>)
 8001cf8:	881b      	ldrh	r3, [r3, #0]
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	4a5e      	ldr	r2, [pc, #376]	@ (8001e78 <Refresh_Sensor_Readings+0x2a0>)
 8001cfe:	fb82 1203 	smull	r1, r2, r2, r3
 8001d02:	1151      	asrs	r1, r2, #5
 8001d04:	17da      	asrs	r2, r3, #31
 8001d06:	1a8a      	subs	r2, r1, r2
 8001d08:	2164      	movs	r1, #100	@ 0x64
 8001d0a:	fb01 f202 	mul.w	r2, r1, r2
 8001d0e:	1a9a      	subs	r2, r3, r2
 8001d10:	b292      	uxth	r2, r2
 8001d12:	4b57      	ldr	r3, [pc, #348]	@ (8001e70 <Refresh_Sensor_Readings+0x298>)
 8001d14:	801a      	strh	r2, [r3, #0]

		if (sensor_state.stcc4 == 1) {
 8001d16:	4b4e      	ldr	r3, [pc, #312]	@ (8001e50 <Refresh_Sensor_Readings+0x278>)
 8001d18:	781b      	ldrb	r3, [r3, #0]
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d103      	bne.n	8001d26 <Refresh_Sensor_Readings+0x14e>
			sensor_state.stcc4 = 0;
 8001d1e:	4b4c      	ldr	r3, [pc, #304]	@ (8001e50 <Refresh_Sensor_Readings+0x278>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	701a      	strb	r2, [r3, #0]
 8001d24:	e001      	b.n	8001d2a <Refresh_Sensor_Readings+0x152>
		} else {
			STCC4_Request_Measurement();
 8001d26:	f002 fc61 	bl	80045ec <STCC4_Request_Measurement>
		}

		measurement_tick.stcc4 = tick;
 8001d2a:	4a4a      	ldr	r2, [pc, #296]	@ (8001e54 <Refresh_Sensor_Readings+0x27c>)
 8001d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d2e:	6013      	str	r3, [r2, #0]
	}

	// SGP41
	if (sensor_state.sgp41 == 3) {
 8001d30:	4b47      	ldr	r3, [pc, #284]	@ (8001e50 <Refresh_Sensor_Readings+0x278>)
 8001d32:	785b      	ldrb	r3, [r3, #1]
 8001d34:	2b03      	cmp	r3, #3
 8001d36:	d11b      	bne.n	8001d70 <Refresh_Sensor_Readings+0x198>
		SGP41_Execute_Conditioning();
 8001d38:	f001 fb14 	bl	8003364 <SGP41_Execute_Conditioning>
		if ((tick - measurement_tick.sgp41) >= SGP41_CONDITIONING_DELAY_MS) {
 8001d3c:	4b45      	ldr	r3, [pc, #276]	@ (8001e54 <Refresh_Sensor_Readings+0x27c>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	f240 80b0 	bls.w	8001eae <Refresh_Sensor_Readings+0x2d6>
			sensor_state.sgp41 = 1;
 8001d4e:	4b40      	ldr	r3, [pc, #256]	@ (8001e50 <Refresh_Sensor_Readings+0x278>)
 8001d50:	2201      	movs	r2, #1
 8001d52:	705a      	strb	r2, [r3, #1]
			SGP41_Request_Raw_Data(readings->temp, readings->rh);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	895b      	ldrh	r3, [r3, #10]
 8001d58:	b2da      	uxtb	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	899b      	ldrh	r3, [r3, #12]
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	4619      	mov	r1, r3
 8001d62:	4610      	mov	r0, r2
 8001d64:	f001 fb1a 	bl	800339c <SGP41_Request_Raw_Data>


			measurement_tick.sgp41 = tick;
 8001d68:	4a3a      	ldr	r2, [pc, #232]	@ (8001e54 <Refresh_Sensor_Readings+0x27c>)
 8001d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d6c:	6053      	str	r3, [r2, #4]
 8001d6e:	e09e      	b.n	8001eae <Refresh_Sensor_Readings+0x2d6>
		}
	}
	else if ((sensor_state.sgp41 > 0) && ((tick - measurement_tick.sgp41) >= 1000 * sampling_rate.sgp41)) {
 8001d70:	4b37      	ldr	r3, [pc, #220]	@ (8001e50 <Refresh_Sensor_Readings+0x278>)
 8001d72:	785b      	ldrb	r3, [r3, #1]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	f000 809a 	beq.w	8001eae <Refresh_Sensor_Readings+0x2d6>
 8001d7a:	4b36      	ldr	r3, [pc, #216]	@ (8001e54 <Refresh_Sensor_Readings+0x27c>)
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d80:	1ad2      	subs	r2, r2, r3
 8001d82:	4b35      	ldr	r3, [pc, #212]	@ (8001e58 <Refresh_Sensor_Readings+0x280>)
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001d8a:	fb01 f303 	mul.w	r3, r1, r3
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	f0c0 808d 	bcc.w	8001eae <Refresh_Sensor_Readings+0x2d6>
		uint16_t sgp41data[2] = {0x00, 0x00};
 8001d94:	2300      	movs	r3, #0
 8001d96:	82bb      	strh	r3, [r7, #20]
 8001d98:	2300      	movs	r3, #0
 8001d9a:	82fb      	strh	r3, [r7, #22]
		SGP41_Read_Data(sgp41data);
 8001d9c:	f107 0314 	add.w	r3, r7, #20
 8001da0:	4618      	mov	r0, r3
 8001da2:	f001 fb67 	bl	8003474 <SGP41_Read_Data>

		int32_t voc_index_value;
		GasIndexAlgorithm_process(voc_params, sgp41data[0], &voc_index_value);
 8001da6:	4b35      	ldr	r3, [pc, #212]	@ (8001e7c <Refresh_Sensor_Readings+0x2a4>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	8aba      	ldrh	r2, [r7, #20]
 8001dac:	4611      	mov	r1, r2
 8001dae:	f107 0210 	add.w	r2, r7, #16
 8001db2:	4618      	mov	r0, r3
 8001db4:	f000 fc76 	bl	80026a4 <GasIndexAlgorithm_process>

		int32_t nox_index_value;
		GasIndexAlgorithm_process(nox_params, sgp41data[1], &nox_index_value);
 8001db8:	4b31      	ldr	r3, [pc, #196]	@ (8001e80 <Refresh_Sensor_Readings+0x2a8>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	8afa      	ldrh	r2, [r7, #22]
 8001dbe:	4611      	mov	r1, r2
 8001dc0:	f107 020c 	add.w	r2, r7, #12
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f000 fc6d 	bl	80026a4 <GasIndexAlgorithm_process>

		readings->voc = voc_index_value;
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	b29a      	uxth	r2, r3
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	809a      	strh	r2, [r3, #4]
		readings->nox = nox_index_value;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	b29a      	uxth	r2, r3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	80da      	strh	r2, [r3, #6]
		voc_reading_history[voc_history_index] = voc_index_value;
 8001dda:	6939      	ldr	r1, [r7, #16]
 8001ddc:	4b29      	ldr	r3, [pc, #164]	@ (8001e84 <Refresh_Sensor_Readings+0x2ac>)
 8001dde:	881b      	ldrh	r3, [r3, #0]
 8001de0:	461a      	mov	r2, r3
 8001de2:	b289      	uxth	r1, r1
 8001de4:	4b28      	ldr	r3, [pc, #160]	@ (8001e88 <Refresh_Sensor_Readings+0x2b0>)
 8001de6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		nox_reading_history[nox_history_index] = nox_index_value;
 8001dea:	68f9      	ldr	r1, [r7, #12]
 8001dec:	4b27      	ldr	r3, [pc, #156]	@ (8001e8c <Refresh_Sensor_Readings+0x2b4>)
 8001dee:	881b      	ldrh	r3, [r3, #0]
 8001df0:	461a      	mov	r2, r3
 8001df2:	b289      	uxth	r1, r1
 8001df4:	4b26      	ldr	r3, [pc, #152]	@ (8001e90 <Refresh_Sensor_Readings+0x2b8>)
 8001df6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

		voc_history_index = (voc_history_index + 1) % SENSOR_HISTORY_COUNT;
 8001dfa:	4b22      	ldr	r3, [pc, #136]	@ (8001e84 <Refresh_Sensor_Readings+0x2ac>)
 8001dfc:	881b      	ldrh	r3, [r3, #0]
 8001dfe:	3301      	adds	r3, #1
 8001e00:	4a1d      	ldr	r2, [pc, #116]	@ (8001e78 <Refresh_Sensor_Readings+0x2a0>)
 8001e02:	fb82 1203 	smull	r1, r2, r2, r3
 8001e06:	1151      	asrs	r1, r2, #5
 8001e08:	17da      	asrs	r2, r3, #31
 8001e0a:	1a8a      	subs	r2, r1, r2
 8001e0c:	2164      	movs	r1, #100	@ 0x64
 8001e0e:	fb01 f202 	mul.w	r2, r1, r2
 8001e12:	1a9a      	subs	r2, r3, r2
 8001e14:	b292      	uxth	r2, r2
 8001e16:	4b1b      	ldr	r3, [pc, #108]	@ (8001e84 <Refresh_Sensor_Readings+0x2ac>)
 8001e18:	801a      	strh	r2, [r3, #0]
		nox_history_index = (nox_history_index + 1) % SENSOR_HISTORY_COUNT;
 8001e1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001e8c <Refresh_Sensor_Readings+0x2b4>)
 8001e1c:	881b      	ldrh	r3, [r3, #0]
 8001e1e:	3301      	adds	r3, #1
 8001e20:	4a15      	ldr	r2, [pc, #84]	@ (8001e78 <Refresh_Sensor_Readings+0x2a0>)
 8001e22:	fb82 1203 	smull	r1, r2, r2, r3
 8001e26:	1151      	asrs	r1, r2, #5
 8001e28:	17da      	asrs	r2, r3, #31
 8001e2a:	1a8a      	subs	r2, r1, r2
 8001e2c:	2164      	movs	r1, #100	@ 0x64
 8001e2e:	fb01 f202 	mul.w	r2, r1, r2
 8001e32:	1a9a      	subs	r2, r3, r2
 8001e34:	b292      	uxth	r2, r2
 8001e36:	4b15      	ldr	r3, [pc, #84]	@ (8001e8c <Refresh_Sensor_Readings+0x2b4>)
 8001e38:	801a      	strh	r2, [r3, #0]

		if (sensor_state.sgp41 == 1) {
 8001e3a:	4b05      	ldr	r3, [pc, #20]	@ (8001e50 <Refresh_Sensor_Readings+0x278>)
 8001e3c:	785b      	ldrb	r3, [r3, #1]
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d128      	bne.n	8001e94 <Refresh_Sensor_Readings+0x2bc>
			sensor_state.sgp41 = 0;
 8001e42:	4b03      	ldr	r3, [pc, #12]	@ (8001e50 <Refresh_Sensor_Readings+0x278>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	705a      	strb	r2, [r3, #1]
 8001e48:	e02e      	b.n	8001ea8 <Refresh_Sensor_Readings+0x2d0>
 8001e4a:	bf00      	nop
 8001e4c:	20000050 	.word	0x20000050
 8001e50:	20000888 	.word	0x20000888
 8001e54:	20000890 	.word	0x20000890
 8001e58:	2000008c 	.word	0x2000008c
 8001e5c:	66666667 	.word	0x66666667
 8001e60:	200002f4 	.word	0x200002f4
 8001e64:	200002f8 	.word	0x200002f8
 8001e68:	20000558 	.word	0x20000558
 8001e6c:	2000055c 	.word	0x2000055c
 8001e70:	20000624 	.word	0x20000624
 8001e74:	20000628 	.word	0x20000628
 8001e78:	51eb851f 	.word	0x51eb851f
 8001e7c:	200008a8 	.word	0x200008a8
 8001e80:	200008ac 	.word	0x200008ac
 8001e84:	200003c0 	.word	0x200003c0
 8001e88:	200003c4 	.word	0x200003c4
 8001e8c:	2000048c 	.word	0x2000048c
 8001e90:	20000490 	.word	0x20000490
		} else {
			SGP41_Request_Raw_Data(readings->temp, readings->rh);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	895b      	ldrh	r3, [r3, #10]
 8001e98:	b2da      	uxtb	r2, r3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	899b      	ldrh	r3, [r3, #12]
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4610      	mov	r0, r2
 8001ea4:	f001 fa7a 	bl	800339c <SGP41_Request_Raw_Data>
		}

		measurement_tick.sgp41 = tick;
 8001ea8:	4a62      	ldr	r2, [pc, #392]	@ (8002034 <Refresh_Sensor_Readings+0x45c>)
 8001eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eac:	6053      	str	r3, [r2, #4]
	}

	// OPT3002
	if (sensor_state.opt3002 == 3) {
 8001eae:	4b62      	ldr	r3, [pc, #392]	@ (8002038 <Refresh_Sensor_Readings+0x460>)
 8001eb0:	789b      	ldrb	r3, [r3, #2]
 8001eb2:	2b03      	cmp	r3, #3
 8001eb4:	d10d      	bne.n	8001ed2 <Refresh_Sensor_Readings+0x2fa>
		if ((tick - measurement_tick.opt3002) >= OPT3002_SLOW_REQUEST_DELAY_MS) {
 8001eb6:	4b5f      	ldr	r3, [pc, #380]	@ (8002034 <Refresh_Sensor_Readings+0x45c>)
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	f5b3 7f5c 	cmp.w	r3, #880	@ 0x370
 8001ec2:	d346      	bcc.n	8001f52 <Refresh_Sensor_Readings+0x37a>
			OPT3002_Request_Sensor_Reading(false);
 8001ec4:	2000      	movs	r0, #0
 8001ec6:	f000 fa8f 	bl	80023e8 <OPT3002_Request_Sensor_Reading>

			measurement_tick.opt3002 = tick;
 8001eca:	4a5a      	ldr	r2, [pc, #360]	@ (8002034 <Refresh_Sensor_Readings+0x45c>)
 8001ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ece:	6093      	str	r3, [r2, #8]
 8001ed0:	e03f      	b.n	8001f52 <Refresh_Sensor_Readings+0x37a>
		}
	}
	else if ((sensor_state.opt3002 > 0) && ((tick - measurement_tick.opt3002) >= 1000 * sampling_rate.opt3002)) {
 8001ed2:	4b59      	ldr	r3, [pc, #356]	@ (8002038 <Refresh_Sensor_Readings+0x460>)
 8001ed4:	789b      	ldrb	r3, [r3, #2]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d03b      	beq.n	8001f52 <Refresh_Sensor_Readings+0x37a>
 8001eda:	4b56      	ldr	r3, [pc, #344]	@ (8002034 <Refresh_Sensor_Readings+0x45c>)
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ee0:	1ad2      	subs	r2, r2, r3
 8001ee2:	4b56      	ldr	r3, [pc, #344]	@ (800203c <Refresh_Sensor_Readings+0x464>)
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001eea:	fb01 f303 	mul.w	r3, r1, r3
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d32f      	bcc.n	8001f52 <Refresh_Sensor_Readings+0x37a>
		readings->lux = int_sqrt(OPT3002_Get_Sensor_Reading());
 8001ef2:	f000 faa1 	bl	8002438 <OPT3002_Get_Sensor_Reading>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7ff fe31 	bl	8001b60 <int_sqrt>
 8001efe:	4602      	mov	r2, r0
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	601a      	str	r2, [r3, #0]
		opt_reading_history[opt_history_index] = readings->lux;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6819      	ldr	r1, [r3, #0]
 8001f08:	4b4d      	ldr	r3, [pc, #308]	@ (8002040 <Refresh_Sensor_Readings+0x468>)
 8001f0a:	881b      	ldrh	r3, [r3, #0]
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	b289      	uxth	r1, r1
 8001f10:	4b4c      	ldr	r3, [pc, #304]	@ (8002044 <Refresh_Sensor_Readings+0x46c>)
 8001f12:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

		opt_history_index = (opt_history_index + 1) % SENSOR_HISTORY_COUNT;
 8001f16:	4b4a      	ldr	r3, [pc, #296]	@ (8002040 <Refresh_Sensor_Readings+0x468>)
 8001f18:	881b      	ldrh	r3, [r3, #0]
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	4a4a      	ldr	r2, [pc, #296]	@ (8002048 <Refresh_Sensor_Readings+0x470>)
 8001f1e:	fb82 1203 	smull	r1, r2, r2, r3
 8001f22:	1151      	asrs	r1, r2, #5
 8001f24:	17da      	asrs	r2, r3, #31
 8001f26:	1a8a      	subs	r2, r1, r2
 8001f28:	2164      	movs	r1, #100	@ 0x64
 8001f2a:	fb01 f202 	mul.w	r2, r1, r2
 8001f2e:	1a9a      	subs	r2, r3, r2
 8001f30:	b292      	uxth	r2, r2
 8001f32:	4b43      	ldr	r3, [pc, #268]	@ (8002040 <Refresh_Sensor_Readings+0x468>)
 8001f34:	801a      	strh	r2, [r3, #0]

		if (sensor_state.opt3002 == 1) {
 8001f36:	4b40      	ldr	r3, [pc, #256]	@ (8002038 <Refresh_Sensor_Readings+0x460>)
 8001f38:	789b      	ldrb	r3, [r3, #2]
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d103      	bne.n	8001f46 <Refresh_Sensor_Readings+0x36e>
			sensor_state.opt3002 = 0;
 8001f3e:	4b3e      	ldr	r3, [pc, #248]	@ (8002038 <Refresh_Sensor_Readings+0x460>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	709a      	strb	r2, [r3, #2]
 8001f44:	e002      	b.n	8001f4c <Refresh_Sensor_Readings+0x374>
		} else {
			OPT3002_Request_Sensor_Reading(true);
 8001f46:	2001      	movs	r0, #1
 8001f48:	f000 fa4e 	bl	80023e8 <OPT3002_Request_Sensor_Reading>
		}

		measurement_tick.opt3002 = tick;
 8001f4c:	4a39      	ldr	r2, [pc, #228]	@ (8002034 <Refresh_Sensor_Readings+0x45c>)
 8001f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f50:	6093      	str	r3, [r2, #8]

	// BMI323
	/* not implemented */


	if (sensor_state.batt == 3) {
 8001f52:	4b39      	ldr	r3, [pc, #228]	@ (8002038 <Refresh_Sensor_Readings+0x460>)
 8001f54:	791b      	ldrb	r3, [r3, #4]
 8001f56:	2b03      	cmp	r3, #3
 8001f58:	d111      	bne.n	8001f7e <Refresh_Sensor_Readings+0x3a6>
		if ((tick - measurement_tick.batt) >= ADC_REQUEST_DELAY_MS) {
 8001f5a:	4b36      	ldr	r3, [pc, #216]	@ (8002034 <Refresh_Sensor_Readings+0x45c>)
 8001f5c:	691b      	ldr	r3, [r3, #16]
 8001f5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	2b2e      	cmp	r3, #46	@ 0x2e
 8001f64:	d961      	bls.n	800202a <Refresh_Sensor_Readings+0x452>
			sensor_state.batt = 1;
 8001f66:	4b34      	ldr	r3, [pc, #208]	@ (8002038 <Refresh_Sensor_Readings+0x460>)
 8001f68:	2201      	movs	r2, #1
 8001f6a:	711a      	strb	r2, [r3, #4]
			HAL_ADC_Start(hadc);
 8001f6c:	4b37      	ldr	r3, [pc, #220]	@ (800204c <Refresh_Sensor_Readings+0x474>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4618      	mov	r0, r3
 8001f72:	f002 fffd 	bl	8004f70 <HAL_ADC_Start>

			measurement_tick.batt = tick;
 8001f76:	4a2f      	ldr	r2, [pc, #188]	@ (8002034 <Refresh_Sensor_Readings+0x45c>)
 8001f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f7a:	6113      	str	r3, [r2, #16]
 8001f7c:	e055      	b.n	800202a <Refresh_Sensor_Readings+0x452>
		}
	}
	else if ((sensor_state.batt > 0) && ((tick - measurement_tick.batt) >= 1000 * sampling_rate.batt)) {
 8001f7e:	4b2e      	ldr	r3, [pc, #184]	@ (8002038 <Refresh_Sensor_Readings+0x460>)
 8001f80:	791b      	ldrb	r3, [r3, #4]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d051      	beq.n	800202a <Refresh_Sensor_Readings+0x452>
 8001f86:	4b2b      	ldr	r3, [pc, #172]	@ (8002034 <Refresh_Sensor_Readings+0x45c>)
 8001f88:	691b      	ldr	r3, [r3, #16]
 8001f8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f8c:	1ad2      	subs	r2, r2, r3
 8001f8e:	4b2b      	ldr	r3, [pc, #172]	@ (800203c <Refresh_Sensor_Readings+0x464>)
 8001f90:	691b      	ldr	r3, [r3, #16]
 8001f92:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001f96:	fb01 f303 	mul.w	r3, r1, r3
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	d345      	bcc.n	800202a <Refresh_Sensor_Readings+0x452>

		uint16_t batt_reading = HAL_ADC_GetValue(hadc);
 8001f9e:	4b2b      	ldr	r3, [pc, #172]	@ (800204c <Refresh_Sensor_Readings+0x474>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f003 f8d1 	bl	800514a <HAL_ADC_GetValue>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	843b      	strh	r3, [r7, #32]
		HAL_ADC_Stop(hadc);
 8001fac:	4b27      	ldr	r3, [pc, #156]	@ (800204c <Refresh_Sensor_Readings+0x474>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f003 f897 	bl	80050e4 <HAL_ADC_Stop>

		uint8_t batt_percentage = (batt_reading - 1861) * 100 / 747;
 8001fb6:	8c3b      	ldrh	r3, [r7, #32]
 8001fb8:	f2a3 7345 	subw	r3, r3, #1861	@ 0x745
 8001fbc:	2264      	movs	r2, #100	@ 0x64
 8001fbe:	fb02 f303 	mul.w	r3, r2, r3
 8001fc2:	4a23      	ldr	r2, [pc, #140]	@ (8002050 <Refresh_Sensor_Readings+0x478>)
 8001fc4:	fb82 1203 	smull	r1, r2, r2, r3
 8001fc8:	441a      	add	r2, r3
 8001fca:	1252      	asrs	r2, r2, #9
 8001fcc:	17db      	asrs	r3, r3, #31
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	77fb      	strb	r3, [r7, #31]

		readings->batt = batt_percentage;
 8001fd2:	7ffb      	ldrb	r3, [r7, #31]
 8001fd4:	b29a      	uxth	r2, r3
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	81da      	strh	r2, [r3, #14]



		bat_reading_history[bat_history_index] = batt_percentage;
 8001fda:	4b1e      	ldr	r3, [pc, #120]	@ (8002054 <Refresh_Sensor_Readings+0x47c>)
 8001fdc:	881b      	ldrh	r3, [r3, #0]
 8001fde:	461a      	mov	r2, r3
 8001fe0:	7ffb      	ldrb	r3, [r7, #31]
 8001fe2:	b299      	uxth	r1, r3
 8001fe4:	4b1c      	ldr	r3, [pc, #112]	@ (8002058 <Refresh_Sensor_Readings+0x480>)
 8001fe6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]


		bat_history_index = (bat_history_index + 1) % SENSOR_HISTORY_COUNT;
 8001fea:	4b1a      	ldr	r3, [pc, #104]	@ (8002054 <Refresh_Sensor_Readings+0x47c>)
 8001fec:	881b      	ldrh	r3, [r3, #0]
 8001fee:	3301      	adds	r3, #1
 8001ff0:	4a15      	ldr	r2, [pc, #84]	@ (8002048 <Refresh_Sensor_Readings+0x470>)
 8001ff2:	fb82 1203 	smull	r1, r2, r2, r3
 8001ff6:	1151      	asrs	r1, r2, #5
 8001ff8:	17da      	asrs	r2, r3, #31
 8001ffa:	1a8a      	subs	r2, r1, r2
 8001ffc:	2164      	movs	r1, #100	@ 0x64
 8001ffe:	fb01 f202 	mul.w	r2, r1, r2
 8002002:	1a9a      	subs	r2, r3, r2
 8002004:	b292      	uxth	r2, r2
 8002006:	4b13      	ldr	r3, [pc, #76]	@ (8002054 <Refresh_Sensor_Readings+0x47c>)
 8002008:	801a      	strh	r2, [r3, #0]

		if (sensor_state.batt == 1) {
 800200a:	4b0b      	ldr	r3, [pc, #44]	@ (8002038 <Refresh_Sensor_Readings+0x460>)
 800200c:	791b      	ldrb	r3, [r3, #4]
 800200e:	2b01      	cmp	r3, #1
 8002010:	d103      	bne.n	800201a <Refresh_Sensor_Readings+0x442>
			sensor_state.batt = 0;
 8002012:	4b09      	ldr	r3, [pc, #36]	@ (8002038 <Refresh_Sensor_Readings+0x460>)
 8002014:	2200      	movs	r2, #0
 8002016:	711a      	strb	r2, [r3, #4]
 8002018:	e004      	b.n	8002024 <Refresh_Sensor_Readings+0x44c>
		} else {
			HAL_ADC_Start(hadc);
 800201a:	4b0c      	ldr	r3, [pc, #48]	@ (800204c <Refresh_Sensor_Readings+0x474>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4618      	mov	r0, r3
 8002020:	f002 ffa6 	bl	8004f70 <HAL_ADC_Start>
		}

		measurement_tick.batt = tick;
 8002024:	4a03      	ldr	r2, [pc, #12]	@ (8002034 <Refresh_Sensor_Readings+0x45c>)
 8002026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002028:	6113      	str	r3, [r2, #16]
	}



	return tick;
 800202a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800202c:	4618      	mov	r0, r3
 800202e:	3728      	adds	r7, #40	@ 0x28
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	20000890 	.word	0x20000890
 8002038:	20000888 	.word	0x20000888
 800203c:	2000008c 	.word	0x2000008c
 8002040:	200006f0 	.word	0x200006f0
 8002044:	200006f4 	.word	0x200006f4
 8002048:	51eb851f 	.word	0x51eb851f
 800204c:	200008a4 	.word	0x200008a4
 8002050:	af76eb19 	.word	0xaf76eb19
 8002054:	200007bc 	.word	0x200007bc
 8002058:	200007c0 	.word	0x200007c0

0800205c <Set_Sensor_States>:

void Set_Sensor_States(uint8_t states, uint8_t batt) {
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	4603      	mov	r3, r0
 8002064:	460a      	mov	r2, r1
 8002066:	71fb      	strb	r3, [r7, #7]
 8002068:	4613      	mov	r3, r2
 800206a:	71bb      	strb	r3, [r7, #6]
	sensor_state.stcc4 = states >> 6;
 800206c:	79fb      	ldrb	r3, [r7, #7]
 800206e:	099b      	lsrs	r3, r3, #6
 8002070:	b2da      	uxtb	r2, r3
 8002072:	4b10      	ldr	r3, [pc, #64]	@ (80020b4 <Set_Sensor_States+0x58>)
 8002074:	701a      	strb	r2, [r3, #0]
	sensor_state.sgp41 = (states & 0x30) >> 4;
 8002076:	79fb      	ldrb	r3, [r7, #7]
 8002078:	111b      	asrs	r3, r3, #4
 800207a:	b2db      	uxtb	r3, r3
 800207c:	f003 0303 	and.w	r3, r3, #3
 8002080:	b2da      	uxtb	r2, r3
 8002082:	4b0c      	ldr	r3, [pc, #48]	@ (80020b4 <Set_Sensor_States+0x58>)
 8002084:	705a      	strb	r2, [r3, #1]
	sensor_state.opt3002 = (states & 0x0C) >> 2;
 8002086:	79fb      	ldrb	r3, [r7, #7]
 8002088:	109b      	asrs	r3, r3, #2
 800208a:	b2db      	uxtb	r3, r3
 800208c:	f003 0303 	and.w	r3, r3, #3
 8002090:	b2da      	uxtb	r2, r3
 8002092:	4b08      	ldr	r3, [pc, #32]	@ (80020b4 <Set_Sensor_States+0x58>)
 8002094:	709a      	strb	r2, [r3, #2]
	sensor_state.bmi323 = states & 0x03;
 8002096:	79fb      	ldrb	r3, [r7, #7]
 8002098:	f003 0303 	and.w	r3, r3, #3
 800209c:	b2da      	uxtb	r2, r3
 800209e:	4b05      	ldr	r3, [pc, #20]	@ (80020b4 <Set_Sensor_States+0x58>)
 80020a0:	70da      	strb	r2, [r3, #3]
	sensor_state.batt = batt;
 80020a2:	4a04      	ldr	r2, [pc, #16]	@ (80020b4 <Set_Sensor_States+0x58>)
 80020a4:	79bb      	ldrb	r3, [r7, #6]
 80020a6:	7113      	strb	r3, [r2, #4]
}
 80020a8:	bf00      	nop
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr
 80020b4:	20000888 	.word	0x20000888

080020b8 <Set_Cycling_Enabled>:

void Set_Cycling_Enabled(bool enable) {
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	4603      	mov	r3, r0
 80020c0:	71fb      	strb	r3, [r7, #7]
	cycling_enabled = enable;
 80020c2:	4a04      	ldr	r2, [pc, #16]	@ (80020d4 <Set_Cycling_Enabled+0x1c>)
 80020c4:	79fb      	ldrb	r3, [r7, #7]
 80020c6:	7013      	strb	r3, [r2, #0]
}
 80020c8:	bf00      	nop
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr
 80020d4:	20000050 	.word	0x20000050

080020d8 <Get_Sensor_History>:

struct SensorHistory* Get_Sensor_History() {
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
	return &sensor_val_history;
 80020dc:	4b02      	ldr	r3, [pc, #8]	@ (80020e8 <Get_Sensor_History+0x10>)
}
 80020de:	4618      	mov	r0, r3
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr
 80020e8:	20000054 	.word	0x20000054

080020ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002130 <HAL_MspInit+0x44>)
 80020f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020f6:	4a0e      	ldr	r2, [pc, #56]	@ (8002130 <HAL_MspInit+0x44>)
 80020f8:	f043 0301 	orr.w	r3, r3, #1
 80020fc:	6613      	str	r3, [r2, #96]	@ 0x60
 80020fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002130 <HAL_MspInit+0x44>)
 8002100:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	607b      	str	r3, [r7, #4]
 8002108:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800210a:	4b09      	ldr	r3, [pc, #36]	@ (8002130 <HAL_MspInit+0x44>)
 800210c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800210e:	4a08      	ldr	r2, [pc, #32]	@ (8002130 <HAL_MspInit+0x44>)
 8002110:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002114:	6593      	str	r3, [r2, #88]	@ 0x58
 8002116:	4b06      	ldr	r3, [pc, #24]	@ (8002130 <HAL_MspInit+0x44>)
 8002118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800211a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800211e:	603b      	str	r3, [r7, #0]
 8002120:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002122:	bf00      	nop
 8002124:	370c      	adds	r7, #12
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	40021000 	.word	0x40021000

08002134 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b08a      	sub	sp, #40	@ 0x28
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800213c:	f107 0314 	add.w	r3, r7, #20
 8002140:	2200      	movs	r2, #0
 8002142:	601a      	str	r2, [r3, #0]
 8002144:	605a      	str	r2, [r3, #4]
 8002146:	609a      	str	r2, [r3, #8]
 8002148:	60da      	str	r2, [r3, #12]
 800214a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a15      	ldr	r2, [pc, #84]	@ (80021a8 <HAL_ADC_MspInit+0x74>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d124      	bne.n	80021a0 <HAL_ADC_MspInit+0x6c>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002156:	4b15      	ldr	r3, [pc, #84]	@ (80021ac <HAL_ADC_MspInit+0x78>)
 8002158:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800215a:	4a14      	ldr	r2, [pc, #80]	@ (80021ac <HAL_ADC_MspInit+0x78>)
 800215c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002160:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002162:	4b12      	ldr	r3, [pc, #72]	@ (80021ac <HAL_ADC_MspInit+0x78>)
 8002164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002166:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800216a:	613b      	str	r3, [r7, #16]
 800216c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800216e:	4b0f      	ldr	r3, [pc, #60]	@ (80021ac <HAL_ADC_MspInit+0x78>)
 8002170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002172:	4a0e      	ldr	r2, [pc, #56]	@ (80021ac <HAL_ADC_MspInit+0x78>)
 8002174:	f043 0301 	orr.w	r3, r3, #1
 8002178:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800217a:	4b0c      	ldr	r3, [pc, #48]	@ (80021ac <HAL_ADC_MspInit+0x78>)
 800217c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800217e:	f003 0301 	and.w	r3, r3, #1
 8002182:	60fb      	str	r3, [r7, #12]
 8002184:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = A_BATT_Pin;
 8002186:	2320      	movs	r3, #32
 8002188:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800218a:	230b      	movs	r3, #11
 800218c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218e:	2300      	movs	r3, #0
 8002190:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(A_BATT_GPIO_Port, &GPIO_InitStruct);
 8002192:	f107 0314 	add.w	r3, r7, #20
 8002196:	4619      	mov	r1, r3
 8002198:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800219c:	f003 ffe8 	bl	8006170 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80021a0:	bf00      	nop
 80021a2:	3728      	adds	r7, #40	@ 0x28
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	50040000 	.word	0x50040000
 80021ac:	40021000 	.word	0x40021000

080021b0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b096      	sub	sp, #88	@ 0x58
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80021bc:	2200      	movs	r2, #0
 80021be:	601a      	str	r2, [r3, #0]
 80021c0:	605a      	str	r2, [r3, #4]
 80021c2:	609a      	str	r2, [r3, #8]
 80021c4:	60da      	str	r2, [r3, #12]
 80021c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021c8:	f107 0310 	add.w	r3, r7, #16
 80021cc:	2234      	movs	r2, #52	@ 0x34
 80021ce:	2100      	movs	r1, #0
 80021d0:	4618      	mov	r0, r3
 80021d2:	f00c f91d 	bl	800e410 <memset>
  if(hi2c->Instance==I2C1)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a1e      	ldr	r2, [pc, #120]	@ (8002254 <HAL_I2C_MspInit+0xa4>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d135      	bne.n	800224c <HAL_I2C_MspInit+0x9c>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80021e0:	2340      	movs	r3, #64	@ 0x40
 80021e2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80021e4:	2300      	movs	r3, #0
 80021e6:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021e8:	f107 0310 	add.w	r3, r7, #16
 80021ec:	4618      	mov	r0, r3
 80021ee:	f007 fb89 	bl	8009904 <HAL_RCCEx_PeriphCLKConfig>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80021f8:	f7ff fc90 	bl	8001b1c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021fc:	4b16      	ldr	r3, [pc, #88]	@ (8002258 <HAL_I2C_MspInit+0xa8>)
 80021fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002200:	4a15      	ldr	r2, [pc, #84]	@ (8002258 <HAL_I2C_MspInit+0xa8>)
 8002202:	f043 0302 	orr.w	r3, r3, #2
 8002206:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002208:	4b13      	ldr	r3, [pc, #76]	@ (8002258 <HAL_I2C_MspInit+0xa8>)
 800220a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800220c:	f003 0302 	and.w	r3, r3, #2
 8002210:	60fb      	str	r3, [r7, #12]
 8002212:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002214:	23c0      	movs	r3, #192	@ 0xc0
 8002216:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002218:	2312      	movs	r3, #18
 800221a:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221c:	2300      	movs	r3, #0
 800221e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002220:	2303      	movs	r3, #3
 8002222:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002224:	2304      	movs	r3, #4
 8002226:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002228:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800222c:	4619      	mov	r1, r3
 800222e:	480b      	ldr	r0, [pc, #44]	@ (800225c <HAL_I2C_MspInit+0xac>)
 8002230:	f003 ff9e 	bl	8006170 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002234:	4b08      	ldr	r3, [pc, #32]	@ (8002258 <HAL_I2C_MspInit+0xa8>)
 8002236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002238:	4a07      	ldr	r2, [pc, #28]	@ (8002258 <HAL_I2C_MspInit+0xa8>)
 800223a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800223e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002240:	4b05      	ldr	r3, [pc, #20]	@ (8002258 <HAL_I2C_MspInit+0xa8>)
 8002242:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002244:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002248:	60bb      	str	r3, [r7, #8]
 800224a:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800224c:	bf00      	nop
 800224e:	3758      	adds	r7, #88	@ 0x58
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	40005400 	.word	0x40005400
 8002258:	40021000 	.word	0x40021000
 800225c:	48000400 	.word	0x48000400

08002260 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002264:	bf00      	nop
 8002266:	e7fd      	b.n	8002264 <NMI_Handler+0x4>

08002268 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800226c:	bf00      	nop
 800226e:	e7fd      	b.n	800226c <HardFault_Handler+0x4>

08002270 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002274:	bf00      	nop
 8002276:	e7fd      	b.n	8002274 <MemManage_Handler+0x4>

08002278 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800227c:	bf00      	nop
 800227e:	e7fd      	b.n	800227c <BusFault_Handler+0x4>

08002280 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002284:	bf00      	nop
 8002286:	e7fd      	b.n	8002284 <UsageFault_Handler+0x4>

08002288 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800228c:	bf00      	nop
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr

08002296 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002296:	b480      	push	{r7}
 8002298:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800229a:	bf00      	nop
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022a8:	bf00      	nop
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr

080022b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022b2:	b580      	push	{r7, lr}
 80022b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022b6:	f002 faa9 	bl	800480c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022ba:	bf00      	nop
 80022bc:	bd80      	pop	{r7, pc}
	...

080022c0 <USB_IRQHandler>:

/**
  * @brief This function handles USB event interrupt through EXTI line 17.
  */
void USB_IRQHandler(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80022c4:	4802      	ldr	r0, [pc, #8]	@ (80022d0 <USB_IRQHandler+0x10>)
 80022c6:	f004 fffb 	bl	80072c0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 80022ca:	bf00      	nop
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	20001974 	.word	0x20001974

080022d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b086      	sub	sp, #24
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022dc:	4a14      	ldr	r2, [pc, #80]	@ (8002330 <_sbrk+0x5c>)
 80022de:	4b15      	ldr	r3, [pc, #84]	@ (8002334 <_sbrk+0x60>)
 80022e0:	1ad3      	subs	r3, r2, r3
 80022e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022e8:	4b13      	ldr	r3, [pc, #76]	@ (8002338 <_sbrk+0x64>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d102      	bne.n	80022f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022f0:	4b11      	ldr	r3, [pc, #68]	@ (8002338 <_sbrk+0x64>)
 80022f2:	4a12      	ldr	r2, [pc, #72]	@ (800233c <_sbrk+0x68>)
 80022f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022f6:	4b10      	ldr	r3, [pc, #64]	@ (8002338 <_sbrk+0x64>)
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4413      	add	r3, r2
 80022fe:	693a      	ldr	r2, [r7, #16]
 8002300:	429a      	cmp	r2, r3
 8002302:	d207      	bcs.n	8002314 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002304:	f00c f88c 	bl	800e420 <__errno>
 8002308:	4603      	mov	r3, r0
 800230a:	220c      	movs	r2, #12
 800230c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800230e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002312:	e009      	b.n	8002328 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002314:	4b08      	ldr	r3, [pc, #32]	@ (8002338 <_sbrk+0x64>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800231a:	4b07      	ldr	r3, [pc, #28]	@ (8002338 <_sbrk+0x64>)
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4413      	add	r3, r2
 8002322:	4a05      	ldr	r2, [pc, #20]	@ (8002338 <_sbrk+0x64>)
 8002324:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002326:	68fb      	ldr	r3, [r7, #12]
}
 8002328:	4618      	mov	r0, r3
 800232a:	3718      	adds	r7, #24
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	20008000 	.word	0x20008000
 8002334:	00000400 	.word	0x00000400
 8002338:	200008b0 	.word	0x200008b0
 800233c:	20001fc0 	.word	0x20001fc0

08002340 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002344:	4b06      	ldr	r3, [pc, #24]	@ (8002360 <SystemInit+0x20>)
 8002346:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800234a:	4a05      	ldr	r2, [pc, #20]	@ (8002360 <SystemInit+0x20>)
 800234c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002350:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002354:	bf00      	nop
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	e000ed00 	.word	0xe000ed00

08002364 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002364:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800239c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002368:	f7ff ffea 	bl	8002340 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800236c:	480c      	ldr	r0, [pc, #48]	@ (80023a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800236e:	490d      	ldr	r1, [pc, #52]	@ (80023a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002370:	4a0d      	ldr	r2, [pc, #52]	@ (80023a8 <LoopForever+0xe>)
  movs r3, #0
 8002372:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002374:	e002      	b.n	800237c <LoopCopyDataInit>

08002376 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002376:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002378:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800237a:	3304      	adds	r3, #4

0800237c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800237c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800237e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002380:	d3f9      	bcc.n	8002376 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002382:	4a0a      	ldr	r2, [pc, #40]	@ (80023ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8002384:	4c0a      	ldr	r4, [pc, #40]	@ (80023b0 <LoopForever+0x16>)
  movs r3, #0
 8002386:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002388:	e001      	b.n	800238e <LoopFillZerobss>

0800238a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800238a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800238c:	3204      	adds	r2, #4

0800238e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800238e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002390:	d3fb      	bcc.n	800238a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002392:	f00c f84b 	bl	800e42c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002396:	f7ff f8ff 	bl	8001598 <main>

0800239a <LoopForever>:

LoopForever:
    b LoopForever
 800239a:	e7fe      	b.n	800239a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800239c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80023a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023a4:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 80023a8:	0800fd50 	.word	0x0800fd50
  ldr r2, =_sbss
 80023ac:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 80023b0:	20001fbc 	.word	0x20001fbc

080023b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023b4:	e7fe      	b.n	80023b4 <ADC1_2_IRQHandler>
	...

080023b8 <OPT3002_Set_I2C>:

#include "opt3002.h"

I2C_HandleTypeDef opthi2c;

void OPT3002_Set_I2C(I2C_HandleTypeDef hi2c1) {
 80023b8:	b084      	sub	sp, #16
 80023ba:	b580      	push	{r7, lr}
 80023bc:	af00      	add	r7, sp, #0
 80023be:	f107 0c08 	add.w	ip, r7, #8
 80023c2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	opthi2c = hi2c1;
 80023c6:	4b07      	ldr	r3, [pc, #28]	@ (80023e4 <OPT3002_Set_I2C+0x2c>)
 80023c8:	4618      	mov	r0, r3
 80023ca:	f107 0308 	add.w	r3, r7, #8
 80023ce:	2254      	movs	r2, #84	@ 0x54
 80023d0:	4619      	mov	r1, r3
 80023d2:	f00c f851 	bl	800e478 <memcpy>
}
 80023d6:	bf00      	nop
 80023d8:	46bd      	mov	sp, r7
 80023da:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80023de:	b004      	add	sp, #16
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	200008b4 	.word	0x200008b4

080023e8 <OPT3002_Request_Sensor_Reading>:


uint8_t OPT3002_Request_Sensor_Reading(bool fast) {
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b086      	sub	sp, #24
 80023ec:	af02      	add	r7, sp, #8
 80023ee:	4603      	mov	r3, r0
 80023f0:	71fb      	strb	r3, [r7, #7]
	uint16_t write_data = 0xC210 | ((!(uint16_t)fast) << 11);
 80023f2:	79fb      	ldrb	r3, [r7, #7]
 80023f4:	f083 0301 	eor.w	r3, r3, #1
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	b21b      	sxth	r3, r3
 80023fc:	02db      	lsls	r3, r3, #11
 80023fe:	b21a      	sxth	r2, r3
 8002400:	4b0b      	ldr	r3, [pc, #44]	@ (8002430 <OPT3002_Request_Sensor_Reading+0x48>)
 8002402:	4313      	orrs	r3, r2
 8002404:	b21b      	sxth	r3, r3
 8002406:	81fb      	strh	r3, [r7, #14]
	OPT3002_Set_Config_Register(write_data);
 8002408:	89fb      	ldrh	r3, [r7, #14]
 800240a:	4618      	mov	r0, r3
 800240c:	f000 f85c 	bl	80024c8 <OPT3002_Set_Config_Register>

	uint8_t reg = OPT3002_RESULT_REGISTER_ADDR;
 8002410:	2300      	movs	r3, #0
 8002412:	737b      	strb	r3, [r7, #13]
	return HAL_I2C_Master_Transmit(&opthi2c, OPT3002_I2C_ADDR << 1, &reg, 1, 10);
 8002414:	f107 020d 	add.w	r2, r7, #13
 8002418:	230a      	movs	r3, #10
 800241a:	9300      	str	r3, [sp, #0]
 800241c:	2301      	movs	r3, #1
 800241e:	2188      	movs	r1, #136	@ 0x88
 8002420:	4804      	ldr	r0, [pc, #16]	@ (8002434 <OPT3002_Request_Sensor_Reading+0x4c>)
 8002422:	f004 f8e3 	bl	80065ec <HAL_I2C_Master_Transmit>
 8002426:	4603      	mov	r3, r0
}
 8002428:	4618      	mov	r0, r3
 800242a:	3710      	adds	r7, #16
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	ffffc210 	.word	0xffffc210
 8002434:	200008b4 	.word	0x200008b4

08002438 <OPT3002_Get_Sensor_Reading>:


uint32_t OPT3002_Get_Sensor_Reading() {
 8002438:	b580      	push	{r7, lr}
 800243a:	b086      	sub	sp, #24
 800243c:	af02      	add	r7, sp, #8
	uint8_t recieved_data[2] = {0x00, 0x00};
 800243e:	2300      	movs	r3, #0
 8002440:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Master_Receive(&opthi2c, (OPT3002_I2C_ADDR << 1) | 0x1, recieved_data, 2, 10);
 8002442:	1d3a      	adds	r2, r7, #4
 8002444:	230a      	movs	r3, #10
 8002446:	9300      	str	r3, [sp, #0]
 8002448:	2302      	movs	r3, #2
 800244a:	2189      	movs	r1, #137	@ 0x89
 800244c:	4813      	ldr	r0, [pc, #76]	@ (800249c <OPT3002_Get_Sensor_Reading+0x64>)
 800244e:	f004 f9e5 	bl	800681c <HAL_I2C_Master_Receive>

	uint8_t optexp = (recieved_data[0] & 0xF0) >> 4;
 8002452:	793b      	ldrb	r3, [r7, #4]
 8002454:	091b      	lsrs	r3, r3, #4
 8002456:	73fb      	strb	r3, [r7, #15]
	uint16_t optval = ((recieved_data[0] & 0x0F) << 8) | recieved_data[1];
 8002458:	793b      	ldrb	r3, [r7, #4]
 800245a:	b21b      	sxth	r3, r3
 800245c:	021b      	lsls	r3, r3, #8
 800245e:	b21b      	sxth	r3, r3
 8002460:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002464:	b21a      	sxth	r2, r3
 8002466:	797b      	ldrb	r3, [r7, #5]
 8002468:	b21b      	sxth	r3, r3
 800246a:	4313      	orrs	r3, r2
 800246c:	b21b      	sxth	r3, r3
 800246e:	81bb      	strh	r3, [r7, #12]
	uint32_t total = (0x1 << optexp) * 6 * optval / 5;
 8002470:	7bfb      	ldrb	r3, [r7, #15]
 8002472:	2206      	movs	r2, #6
 8002474:	fa02 f303 	lsl.w	r3, r2, r3
 8002478:	89ba      	ldrh	r2, [r7, #12]
 800247a:	fb02 f303 	mul.w	r3, r2, r3
 800247e:	4a08      	ldr	r2, [pc, #32]	@ (80024a0 <OPT3002_Get_Sensor_Reading+0x68>)
 8002480:	fb82 1203 	smull	r1, r2, r2, r3
 8002484:	1052      	asrs	r2, r2, #1
 8002486:	17db      	asrs	r3, r3, #31
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	60bb      	str	r3, [r7, #8]
	return OPT3002_Irradiance_To_Lux(total); // nW/cm^2
 800248c:	68b8      	ldr	r0, [r7, #8]
 800248e:	f000 f809 	bl	80024a4 <OPT3002_Irradiance_To_Lux>
 8002492:	4603      	mov	r3, r0
}
 8002494:	4618      	mov	r0, r3
 8002496:	3710      	adds	r7, #16
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	200008b4 	.word	0x200008b4
 80024a0:	66666667 	.word	0x66666667

080024a4 <OPT3002_Irradiance_To_Lux>:

uint32_t OPT3002_Irradiance_To_Lux(unsigned int irradiance) {
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
	// convert to W/m^2 (*10^-5), then multiply by average luminous efficacy factor (~100 indoors)
	return (irradiance / 68);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	4a05      	ldr	r2, [pc, #20]	@ (80024c4 <OPT3002_Irradiance_To_Lux+0x20>)
 80024b0:	fba2 2303 	umull	r2, r3, r2, r3
 80024b4:	099b      	lsrs	r3, r3, #6
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	370c      	adds	r7, #12
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	f0f0f0f1 	.word	0xf0f0f0f1

080024c8 <OPT3002_Set_Config_Register>:


uint8_t OPT3002_Set_Config_Register(uint16_t data) {
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b086      	sub	sp, #24
 80024cc:	af02      	add	r7, sp, #8
 80024ce:	4603      	mov	r3, r0
 80024d0:	80fb      	strh	r3, [r7, #6]
	uint8_t write_data[3] = {OPT3002_CONFIG_REGISTER_ADDR, data >> 8, data & 0xFF};
 80024d2:	2301      	movs	r3, #1
 80024d4:	733b      	strb	r3, [r7, #12]
 80024d6:	88fb      	ldrh	r3, [r7, #6]
 80024d8:	0a1b      	lsrs	r3, r3, #8
 80024da:	b29b      	uxth	r3, r3
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	737b      	strb	r3, [r7, #13]
 80024e0:	88fb      	ldrh	r3, [r7, #6]
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	73bb      	strb	r3, [r7, #14]
	return HAL_I2C_Master_Transmit(&opthi2c, OPT3002_I2C_ADDR << 1, write_data, 3, 10);
 80024e6:	f107 020c 	add.w	r2, r7, #12
 80024ea:	230a      	movs	r3, #10
 80024ec:	9300      	str	r3, [sp, #0]
 80024ee:	2303      	movs	r3, #3
 80024f0:	2188      	movs	r1, #136	@ 0x88
 80024f2:	4804      	ldr	r0, [pc, #16]	@ (8002504 <OPT3002_Set_Config_Register+0x3c>)
 80024f4:	f004 f87a 	bl	80065ec <HAL_I2C_Master_Transmit>
 80024f8:	4603      	mov	r3, r0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3710      	adds	r7, #16
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	200008b4 	.word	0x200008b4

08002508 <GasIndexAlgorithm_init_with_sampling_interval>:
GasIndexAlgorithm__adaptive_lowpass__process(GasIndexAlgorithmParams* params,
                                             float sample);

void GasIndexAlgorithm_init_with_sampling_interval(
    GasIndexAlgorithmParams* params, int32_t algorithm_type,
    float sampling_interval) {
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	ed87 0a01 	vstr	s0, [r7, #4]
    params->mAlgorithm_Type = algorithm_type;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	68ba      	ldr	r2, [r7, #8]
 800251a:	601a      	str	r2, [r3, #0]
    params->mSamplingInterval = sampling_interval;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	605a      	str	r2, [r3, #4]
    if ((algorithm_type == GasIndexAlgorithm_ALGORITHM_TYPE_NOX)) {
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d114      	bne.n	8002552 <GasIndexAlgorithm_init_with_sampling_interval+0x4a>
        params->mIndex_Offset = GasIndexAlgorithm_NOX_INDEX_OFFSET_DEFAULT;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800252e:	609a      	str	r2, [r3, #8]
        params->mSraw_Minimum = GasIndexAlgorithm_NOX_SRAW_MINIMUM;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002536:	60da      	str	r2, [r3, #12]
        params->mGating_Max_Duration_Minutes =
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	4a19      	ldr	r2, [pc, #100]	@ (80025a0 <GasIndexAlgorithm_init_with_sampling_interval+0x98>)
 800253c:	611a      	str	r2, [r3, #16]
            GasIndexAlgorithm_GATING_NOX_MAX_DURATION_MINUTES;
        params->mInit_Duration_Mean = GasIndexAlgorithm_INIT_DURATION_MEAN_NOX;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	4a18      	ldr	r2, [pc, #96]	@ (80025a4 <GasIndexAlgorithm_init_with_sampling_interval+0x9c>)
 8002542:	615a      	str	r2, [r3, #20]
        params->mInit_Duration_Variance =
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	4a18      	ldr	r2, [pc, #96]	@ (80025a8 <GasIndexAlgorithm_init_with_sampling_interval+0xa0>)
 8002548:	619a      	str	r2, [r3, #24]
            GasIndexAlgorithm_INIT_DURATION_VARIANCE_NOX;
        params->mGating_Threshold = GasIndexAlgorithm_GATING_THRESHOLD_NOX;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	4a17      	ldr	r2, [pc, #92]	@ (80025ac <GasIndexAlgorithm_init_with_sampling_interval+0xa4>)
 800254e:	61da      	str	r2, [r3, #28]
 8002550:	e012      	b.n	8002578 <GasIndexAlgorithm_init_with_sampling_interval+0x70>
    } else {
        params->mIndex_Offset = GasIndexAlgorithm_VOC_INDEX_OFFSET_DEFAULT;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	4a16      	ldr	r2, [pc, #88]	@ (80025b0 <GasIndexAlgorithm_init_with_sampling_interval+0xa8>)
 8002556:	609a      	str	r2, [r3, #8]
        params->mSraw_Minimum = GasIndexAlgorithm_VOC_SRAW_MINIMUM;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800255e:	60da      	str	r2, [r3, #12]
        params->mGating_Max_Duration_Minutes =
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	4a14      	ldr	r2, [pc, #80]	@ (80025b4 <GasIndexAlgorithm_init_with_sampling_interval+0xac>)
 8002564:	611a      	str	r2, [r3, #16]
            GasIndexAlgorithm_GATING_VOC_MAX_DURATION_MINUTES;
        params->mInit_Duration_Mean = GasIndexAlgorithm_INIT_DURATION_MEAN_VOC;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	4a13      	ldr	r2, [pc, #76]	@ (80025b8 <GasIndexAlgorithm_init_with_sampling_interval+0xb0>)
 800256a:	615a      	str	r2, [r3, #20]
        params->mInit_Duration_Variance =
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	4a13      	ldr	r2, [pc, #76]	@ (80025bc <GasIndexAlgorithm_init_with_sampling_interval+0xb4>)
 8002570:	619a      	str	r2, [r3, #24]
            GasIndexAlgorithm_INIT_DURATION_VARIANCE_VOC;
        params->mGating_Threshold = GasIndexAlgorithm_GATING_THRESHOLD_VOC;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	4a12      	ldr	r2, [pc, #72]	@ (80025c0 <GasIndexAlgorithm_init_with_sampling_interval+0xb8>)
 8002576:	61da      	str	r2, [r3, #28]
    }
    params->mIndex_Gain = GasIndexAlgorithm_INDEX_GAIN;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	4a12      	ldr	r2, [pc, #72]	@ (80025c4 <GasIndexAlgorithm_init_with_sampling_interval+0xbc>)
 800257c:	621a      	str	r2, [r3, #32]
    params->mTau_Mean_Hours = GasIndexAlgorithm_TAU_MEAN_HOURS;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	4a11      	ldr	r2, [pc, #68]	@ (80025c8 <GasIndexAlgorithm_init_with_sampling_interval+0xc0>)
 8002582:	625a      	str	r2, [r3, #36]	@ 0x24
    params->mTau_Variance_Hours = GasIndexAlgorithm_TAU_VARIANCE_HOURS;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	4a10      	ldr	r2, [pc, #64]	@ (80025c8 <GasIndexAlgorithm_init_with_sampling_interval+0xc0>)
 8002588:	629a      	str	r2, [r3, #40]	@ 0x28
    params->mSraw_Std_Initial = GasIndexAlgorithm_SRAW_STD_INITIAL;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	4a0f      	ldr	r2, [pc, #60]	@ (80025cc <GasIndexAlgorithm_init_with_sampling_interval+0xc4>)
 800258e:	62da      	str	r2, [r3, #44]	@ 0x2c
    GasIndexAlgorithm_reset(params);
 8002590:	68f8      	ldr	r0, [r7, #12]
 8002592:	f000 f82c 	bl	80025ee <GasIndexAlgorithm_reset>
}
 8002596:	bf00      	nop
 8002598:	3710      	adds	r7, #16
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	44340000 	.word	0x44340000
 80025a4:	46859800 	.word	0x46859800
 80025a8:	46a05000 	.word	0x46a05000
 80025ac:	41f00000 	.word	0x41f00000
 80025b0:	42c80000 	.word	0x42c80000
 80025b4:	43340000 	.word	0x43340000
 80025b8:	4528c000 	.word	0x4528c000
 80025bc:	45a32000 	.word	0x45a32000
 80025c0:	43aa0000 	.word	0x43aa0000
 80025c4:	43660000 	.word	0x43660000
 80025c8:	41400000 	.word	0x41400000
 80025cc:	42480000 	.word	0x42480000

080025d0 <GasIndexAlgorithm_init>:

void GasIndexAlgorithm_init(GasIndexAlgorithmParams* params,
                            int32_t algorithm_type) {
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	6039      	str	r1, [r7, #0]
    GasIndexAlgorithm_init_with_sampling_interval(
 80025da:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80025de:	6839      	ldr	r1, [r7, #0]
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f7ff ff91 	bl	8002508 <GasIndexAlgorithm_init_with_sampling_interval>
        params, algorithm_type, GasIndexAlgorithm_DEFAULT_SAMPLING_INTERVAL);
}
 80025e6:	bf00      	nop
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}

080025ee <GasIndexAlgorithm_reset>:

void GasIndexAlgorithm_reset(GasIndexAlgorithmParams* params) {
 80025ee:	b580      	push	{r7, lr}
 80025f0:	b082      	sub	sp, #8
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	6078      	str	r0, [r7, #4]
    params->mUptime = 0.f;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	f04f 0200 	mov.w	r2, #0
 80025fc:	631a      	str	r2, [r3, #48]	@ 0x30
    params->mSraw = 0.f;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	f04f 0200 	mov.w	r2, #0
 8002604:	635a      	str	r2, [r3, #52]	@ 0x34
    params->mGas_Index = 0;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f04f 0200 	mov.w	r2, #0
 800260c:	639a      	str	r2, [r3, #56]	@ 0x38
    GasIndexAlgorithm__init_instances(params);
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f000 f804 	bl	800261c <GasIndexAlgorithm__init_instances>
}
 8002614:	bf00      	nop
 8002616:	3708      	adds	r7, #8
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}

0800261c <GasIndexAlgorithm__init_instances>:

static void GasIndexAlgorithm__init_instances(GasIndexAlgorithmParams* params) {
 800261c:	b580      	push	{r7, lr}
 800261e:	ed2d 8b02 	vpush	{d8}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]

    GasIndexAlgorithm__mean_variance_estimator__set_parameters(params);
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f000 f8ff 	bl	800282c <GasIndexAlgorithm__mean_variance_estimator__set_parameters>
    GasIndexAlgorithm__mox_model__set_parameters(
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f000 f9aa 	bl	8002988 <GasIndexAlgorithm__mean_variance_estimator__get_std>
 8002634:	eeb0 8a40 	vmov.f32	s16, s0
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f000 f9b4 	bl	80029a6 <GasIndexAlgorithm__mean_variance_estimator__get_mean>
 800263e:	eef0 7a40 	vmov.f32	s15, s0
 8002642:	eef0 0a67 	vmov.f32	s1, s15
 8002646:	eeb0 0a48 	vmov.f32	s0, s16
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f000 fc54 	bl	8002ef8 <GasIndexAlgorithm__mox_model__set_parameters>
        params, GasIndexAlgorithm__mean_variance_estimator__get_std(params),
        GasIndexAlgorithm__mean_variance_estimator__get_mean(params));
    if ((params->mAlgorithm_Type == GasIndexAlgorithm_ALGORITHM_TYPE_NOX)) {
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2b01      	cmp	r3, #1
 8002656:	d109      	bne.n	800266c <GasIndexAlgorithm__init_instances+0x50>
        GasIndexAlgorithm__sigmoid_scaled__set_parameters(
 8002658:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 800265c:	eddf 0a0c 	vldr	s1, [pc, #48]	@ 8002690 <GasIndexAlgorithm__init_instances+0x74>
 8002660:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8002694 <GasIndexAlgorithm__init_instances+0x78>
 8002664:	6878      	ldr	r0, [r7, #4]
 8002666:	f000 fc99 	bl	8002f9c <GasIndexAlgorithm__sigmoid_scaled__set_parameters>
 800266a:	e008      	b.n	800267e <GasIndexAlgorithm__init_instances+0x62>
            params, GasIndexAlgorithm_SIGMOID_X0_NOX,
            GasIndexAlgorithm_SIGMOID_K_NOX,
            GasIndexAlgorithm_NOX_INDEX_OFFSET_DEFAULT);
    } else {
        GasIndexAlgorithm__sigmoid_scaled__set_parameters(
 800266c:	ed9f 1a0a 	vldr	s2, [pc, #40]	@ 8002698 <GasIndexAlgorithm__init_instances+0x7c>
 8002670:	eddf 0a0a 	vldr	s1, [pc, #40]	@ 800269c <GasIndexAlgorithm__init_instances+0x80>
 8002674:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 80026a0 <GasIndexAlgorithm__init_instances+0x84>
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	f000 fc8f 	bl	8002f9c <GasIndexAlgorithm__sigmoid_scaled__set_parameters>
            params, GasIndexAlgorithm_SIGMOID_X0_VOC,
            GasIndexAlgorithm_SIGMOID_K_VOC,
            GasIndexAlgorithm_VOC_INDEX_OFFSET_DEFAULT);
    }
    GasIndexAlgorithm__adaptive_lowpass__set_parameters(params);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 fd46 	bl	8003110 <GasIndexAlgorithm__adaptive_lowpass__set_parameters>
}
 8002684:	bf00      	nop
 8002686:	3708      	adds	r7, #8
 8002688:	46bd      	mov	sp, r7
 800268a:	ecbd 8b02 	vpop	{d8}
 800268e:	bd80      	pop	{r7, pc}
 8002690:	bc257a78 	.word	0xbc257a78
 8002694:	44198000 	.word	0x44198000
 8002698:	42c80000 	.word	0x42c80000
 800269c:	bbd4fdf4 	.word	0xbbd4fdf4
 80026a0:	43550000 	.word	0x43550000

080026a4 <GasIndexAlgorithm_process>:
    *gain_factor = ((int32_t)(params->mIndex_Gain));
    return;
}

void GasIndexAlgorithm_process(GasIndexAlgorithmParams* params, int32_t sraw,
                               int32_t* gas_index) {
 80026a4:	b580      	push	{r7, lr}
 80026a6:	ed2d 8b02 	vpush	{d8}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	607a      	str	r2, [r7, #4]

    if ((params->mUptime <= GasIndexAlgorithm_INITIAL_BLACKOUT)) {
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80026ba:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8002828 <GasIndexAlgorithm_process+0x184>
 80026be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026c6:	d80b      	bhi.n	80026e0 <GasIndexAlgorithm_process+0x3c>
        params->mUptime = (params->mUptime + params->mSamplingInterval);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	edd3 7a01 	vldr	s15, [r3, #4]
 80026d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
 80026de:	e08f      	b.n	8002800 <GasIndexAlgorithm_process+0x15c>
    } else {
        if (((sraw > 0) && (sraw < 65000))) {
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	dd27      	ble.n	8002736 <GasIndexAlgorithm_process+0x92>
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	f64f 52e7 	movw	r2, #64999	@ 0xfde7
 80026ec:	4293      	cmp	r3, r2
 80026ee:	dc22      	bgt.n	8002736 <GasIndexAlgorithm_process+0x92>
            if ((sraw < (params->mSraw_Minimum + 1))) {
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	68ba      	ldr	r2, [r7, #8]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	dc04      	bgt.n	8002704 <GasIndexAlgorithm_process+0x60>
                sraw = (params->mSraw_Minimum + 1);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	68db      	ldr	r3, [r3, #12]
 80026fe:	3301      	adds	r3, #1
 8002700:	60bb      	str	r3, [r7, #8]
 8002702:	e00d      	b.n	8002720 <GasIndexAlgorithm_process+0x7c>
            } else if ((sraw > (params->mSraw_Minimum + 32767))) {
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 800270c:	337f      	adds	r3, #127	@ 0x7f
 800270e:	68ba      	ldr	r2, [r7, #8]
 8002710:	429a      	cmp	r2, r3
 8002712:	dd05      	ble.n	8002720 <GasIndexAlgorithm_process+0x7c>
                sraw = (params->mSraw_Minimum + 32767);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 800271c:	337f      	adds	r3, #127	@ 0x7f
 800271e:	60bb      	str	r3, [r7, #8]
            }
            params->mSraw = ((float)((sraw - params->mSraw_Minimum)));
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	68ba      	ldr	r2, [r7, #8]
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	ee07 3a90 	vmov	s15, r3
 800272c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
        }
        if (((params->mAlgorithm_Type ==
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d005      	beq.n	800274a <GasIndexAlgorithm_process+0xa6>
              GasIndexAlgorithm_ALGORITHM_TYPE_VOC) ||
             GasIndexAlgorithm__mean_variance_estimator__is_initialized(
 800273e:	68f8      	ldr	r0, [r7, #12]
 8002740:	f000 f944 	bl	80029cc <GasIndexAlgorithm__mean_variance_estimator__is_initialized>
 8002744:	4603      	mov	r3, r0
              GasIndexAlgorithm_ALGORITHM_TYPE_VOC) ||
 8002746:	2b00      	cmp	r3, #0
 8002748:	d01a      	beq.n	8002780 <GasIndexAlgorithm_process+0xdc>
                 params))) {
            params->mGas_Index =
                GasIndexAlgorithm__mox_model__process(params, params->mSraw);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8002750:	eeb0 0a67 	vmov.f32	s0, s15
 8002754:	68f8      	ldr	r0, [r7, #12]
 8002756:	f000 fbe3 	bl	8002f20 <GasIndexAlgorithm__mox_model__process>
 800275a:	eef0 7a40 	vmov.f32	s15, s0
            params->mGas_Index =
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
            params->mGas_Index = GasIndexAlgorithm__sigmoid_scaled__process(
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800276a:	eeb0 0a67 	vmov.f32	s0, s15
 800276e:	68f8      	ldr	r0, [r7, #12]
 8002770:	f000 fc30 	bl	8002fd4 <GasIndexAlgorithm__sigmoid_scaled__process>
 8002774:	eef0 7a40 	vmov.f32	s15, s0
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
 800277e:	e003      	b.n	8002788 <GasIndexAlgorithm_process+0xe4>
                params, params->mGas_Index);
        } else {
            params->mGas_Index = params->mIndex_Offset;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	689a      	ldr	r2, [r3, #8]
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	639a      	str	r2, [r3, #56]	@ 0x38
        }
        params->mGas_Index = GasIndexAlgorithm__adaptive_lowpass__process(
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800278e:	eeb0 0a67 	vmov.f32	s0, s15
 8002792:	68f8      	ldr	r0, [r7, #12]
 8002794:	f000 fcea 	bl	800316c <GasIndexAlgorithm__adaptive_lowpass__process>
 8002798:	eef0 7a40 	vmov.f32	s15, s0
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
            params, params->mGas_Index);
        if ((params->mGas_Index < 0.5f)) {
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80027a8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80027ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027b4:	d503      	bpl.n	80027be <GasIndexAlgorithm_process+0x11a>
            params->mGas_Index = 0.5f;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80027bc:	639a      	str	r2, [r3, #56]	@ 0x38
        }
        if ((params->mSraw > 0.f)) {
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80027c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80027c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027cc:	dd18      	ble.n	8002800 <GasIndexAlgorithm_process+0x15c>
            GasIndexAlgorithm__mean_variance_estimator__process(params,
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80027d4:	eeb0 0a67 	vmov.f32	s0, s15
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	f000 fa47 	bl	8002c6c <GasIndexAlgorithm__mean_variance_estimator__process>
                                                                params->mSraw);
            GasIndexAlgorithm__mox_model__set_parameters(
 80027de:	68f8      	ldr	r0, [r7, #12]
 80027e0:	f000 f8d2 	bl	8002988 <GasIndexAlgorithm__mean_variance_estimator__get_std>
 80027e4:	eeb0 8a40 	vmov.f32	s16, s0
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f000 f8dc 	bl	80029a6 <GasIndexAlgorithm__mean_variance_estimator__get_mean>
 80027ee:	eef0 7a40 	vmov.f32	s15, s0
 80027f2:	eef0 0a67 	vmov.f32	s1, s15
 80027f6:	eeb0 0a48 	vmov.f32	s0, s16
 80027fa:	68f8      	ldr	r0, [r7, #12]
 80027fc:	f000 fb7c 	bl	8002ef8 <GasIndexAlgorithm__mox_model__set_parameters>
                params,
                GasIndexAlgorithm__mean_variance_estimator__get_std(params),
                GasIndexAlgorithm__mean_variance_estimator__get_mean(params));
        }
    }
    *gas_index = ((int32_t)((params->mGas_Index + 0.5f)));
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8002806:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800280a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800280e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002812:	ee17 2a90 	vmov	r2, s15
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	601a      	str	r2, [r3, #0]
    return;
 800281a:	bf00      	nop
}
 800281c:	3710      	adds	r7, #16
 800281e:	46bd      	mov	sp, r7
 8002820:	ecbd 8b02 	vpop	{d8}
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	42340000 	.word	0x42340000

0800282c <GasIndexAlgorithm__mean_variance_estimator__set_parameters>:

static void GasIndexAlgorithm__mean_variance_estimator__set_parameters(
    GasIndexAlgorithmParams* params) {
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]

    params->m_Mean_Variance_Estimator___Initialized = false;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    params->m_Mean_Variance_Estimator___Mean = 0.f;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f04f 0200 	mov.w	r2, #0
 8002842:	641a      	str	r2, [r3, #64]	@ 0x40
    params->m_Mean_Variance_Estimator___Sraw_Offset = 0.f;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f04f 0200 	mov.w	r2, #0
 800284a:	645a      	str	r2, [r3, #68]	@ 0x44
    params->m_Mean_Variance_Estimator___Std = params->mSraw_Std_Initial;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	649a      	str	r2, [r3, #72]	@ 0x48
    params->m_Mean_Variance_Estimator___Gamma_Mean =
        (((GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__ADDITIONAL_GAMMA_MEAN_SCALING *
           GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING) *
          (params->mSamplingInterval / 3600.f)) /
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	ed93 7a01 	vldr	s14, [r3, #4]
 800285a:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8002974 <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0x148>
 800285e:	eec7 7a26 	vdiv.f32	s15, s14, s13
           GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING) *
 8002862:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8002978 <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0x14c>
 8002866:	ee67 6a87 	vmul.f32	s13, s15, s14
         (params->mTau_Mean_Hours + (params->mSamplingInterval / 3600.f)));
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	ed93 6a01 	vldr	s12, [r3, #4]
 8002876:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002974 <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0x148>
 800287a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800287e:	ee37 7a27 	vadd.f32	s14, s14, s15
          (params->mSamplingInterval / 3600.f)) /
 8002882:	eec6 7a87 	vdiv.f32	s15, s13, s14
    params->m_Mean_Variance_Estimator___Gamma_Mean =
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
    params->m_Mean_Variance_Estimator___Gamma_Variance =
        ((GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING *
          (params->mSamplingInterval / 3600.f)) /
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002892:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002974 <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0x148>
 8002896:	eec7 7a26 	vdiv.f32	s15, s14, s13
        ((GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING *
 800289a:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800297c <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0x150>
 800289e:	ee67 6a87 	vmul.f32	s13, s15, s14
         (params->mTau_Variance_Hours + (params->mSamplingInterval / 3600.f)));
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	ed93 6a01 	vldr	s12, [r3, #4]
 80028ae:	eddf 5a31 	vldr	s11, [pc, #196]	@ 8002974 <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0x148>
 80028b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80028b6:	ee37 7a27 	vadd.f32	s14, s14, s15
          (params->mSamplingInterval / 3600.f)) /
 80028ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
    params->m_Mean_Variance_Estimator___Gamma_Variance =
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
    if ((params->mAlgorithm_Type == GasIndexAlgorithm_ALGORITHM_TYPE_NOX)) {
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d113      	bne.n	80028f4 <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0xc8>
        params->m_Mean_Variance_Estimator___Gamma_Initial_Mean =
            (((GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__ADDITIONAL_GAMMA_MEAN_SCALING *
               GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING) *
              params->mSamplingInterval) /
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	edd3 7a01 	vldr	s15, [r3, #4]
               GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING) *
 80028d2:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8002978 <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0x14c>
 80028d6:	ee67 6a87 	vmul.f32	s13, s15, s14
             (GasIndexAlgorithm_TAU_INITIAL_MEAN_NOX +
              params->mSamplingInterval));
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	edd3 7a01 	vldr	s15, [r3, #4]
             (GasIndexAlgorithm_TAU_INITIAL_MEAN_NOX +
 80028e0:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8002980 <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0x154>
 80028e4:	ee37 7a87 	vadd.f32	s14, s15, s14
              params->mSamplingInterval) /
 80028e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
        params->m_Mean_Variance_Estimator___Gamma_Initial_Mean =
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
 80028f2:	e012      	b.n	800291a <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0xee>
    } else {
        params->m_Mean_Variance_Estimator___Gamma_Initial_Mean =
            (((GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__ADDITIONAL_GAMMA_MEAN_SCALING *
               GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING) *
              params->mSamplingInterval) /
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	edd3 7a01 	vldr	s15, [r3, #4]
               GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING) *
 80028fa:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8002978 <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0x14c>
 80028fe:	ee67 6a87 	vmul.f32	s13, s15, s14
             (GasIndexAlgorithm_TAU_INITIAL_MEAN_VOC +
              params->mSamplingInterval));
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	edd3 7a01 	vldr	s15, [r3, #4]
             (GasIndexAlgorithm_TAU_INITIAL_MEAN_VOC +
 8002908:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800290c:	ee37 7a87 	vadd.f32	s14, s15, s14
              params->mSamplingInterval) /
 8002910:	eec6 7a87 	vdiv.f32	s15, s13, s14
        params->m_Mean_Variance_Estimator___Gamma_Initial_Mean =
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
    }
    params->m_Mean_Variance_Estimator___Gamma_Initial_Variance =
        ((GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING *
          params->mSamplingInterval) /
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	edd3 7a01 	vldr	s15, [r3, #4]
        ((GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING *
 8002920:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 800297c <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0x150>
 8002924:	ee67 6a87 	vmul.f32	s13, s15, s14
         (GasIndexAlgorithm_TAU_INITIAL_VARIANCE + params->mSamplingInterval));
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	edd3 7a01 	vldr	s15, [r3, #4]
 800292e:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8002984 <GasIndexAlgorithm__mean_variance_estimator__set_parameters+0x158>
 8002932:	ee37 7a87 	vadd.f32	s14, s15, s14
          params->mSamplingInterval) /
 8002936:	eec6 7a87 	vdiv.f32	s15, s13, s14
    params->m_Mean_Variance_Estimator___Gamma_Initial_Variance =
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
    params->m_Mean_Variance_Estimator__Gamma_Mean = 0.f;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	f04f 0200 	mov.w	r2, #0
 8002946:	65da      	str	r2, [r3, #92]	@ 0x5c
    params->m_Mean_Variance_Estimator__Gamma_Variance = 0.f;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f04f 0200 	mov.w	r2, #0
 800294e:	661a      	str	r2, [r3, #96]	@ 0x60
    params->m_Mean_Variance_Estimator___Uptime_Gamma = 0.f;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	f04f 0200 	mov.w	r2, #0
 8002956:	665a      	str	r2, [r3, #100]	@ 0x64
    params->m_Mean_Variance_Estimator___Uptime_Gating = 0.f;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f04f 0200 	mov.w	r2, #0
 800295e:	669a      	str	r2, [r3, #104]	@ 0x68
    params->m_Mean_Variance_Estimator___Gating_Duration_Minutes = 0.f;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	f04f 0200 	mov.w	r2, #0
 8002966:	66da      	str	r2, [r3, #108]	@ 0x6c
}
 8002968:	bf00      	nop
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr
 8002974:	45610000 	.word	0x45610000
 8002978:	44000000 	.word	0x44000000
 800297c:	42800000 	.word	0x42800000
 8002980:	44960000 	.word	0x44960000
 8002984:	451c4000 	.word	0x451c4000

08002988 <GasIndexAlgorithm__mean_variance_estimator__get_std>:
    params->m_Mean_Variance_Estimator___Uptime_Gamma = uptime_gamma;
    params->m_Mean_Variance_Estimator___Initialized = true;
}

static float GasIndexAlgorithm__mean_variance_estimator__get_std(
    const GasIndexAlgorithmParams* params) {
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]

    return params->m_Mean_Variance_Estimator___Std;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002994:	ee07 3a90 	vmov	s15, r3
}
 8002998:	eeb0 0a67 	vmov.f32	s0, s15
 800299c:	370c      	adds	r7, #12
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr

080029a6 <GasIndexAlgorithm__mean_variance_estimator__get_mean>:

static float GasIndexAlgorithm__mean_variance_estimator__get_mean(
    const GasIndexAlgorithmParams* params) {
 80029a6:	b480      	push	{r7}
 80029a8:	b083      	sub	sp, #12
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]

    return (params->m_Mean_Variance_Estimator___Mean +
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
            params->m_Mean_Variance_Estimator___Sraw_Offset);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
    return (params->m_Mean_Variance_Estimator___Mean +
 80029ba:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80029be:	eeb0 0a67 	vmov.f32	s0, s15
 80029c2:	370c      	adds	r7, #12
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr

080029cc <GasIndexAlgorithm__mean_variance_estimator__is_initialized>:

static bool GasIndexAlgorithm__mean_variance_estimator__is_initialized(
    GasIndexAlgorithmParams* params) {
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]

    return params->m_Mean_Variance_Estimator___Initialized;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
}
 80029da:	4618      	mov	r0, r3
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
	...

080029e8 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma>:

static void GasIndexAlgorithm__mean_variance_estimator___calculate_gamma(
    GasIndexAlgorithmParams* params) {
 80029e8:	b580      	push	{r7, lr}
 80029ea:	ed2d 8b02 	vpush	{d8}
 80029ee:	b08c      	sub	sp, #48	@ 0x30
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
    float gamma_variance;
    float gating_threshold_variance;
    float sigmoid_gating_variance;

    uptime_limit = (GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__FIX16_MAX -
                    params->mSamplingInterval);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	edd3 7a01 	vldr	s15, [r3, #4]
    uptime_limit = (GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__FIX16_MAX -
 80029fa:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8002c50 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x268>
 80029fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a02:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    if ((params->m_Mean_Variance_Estimator___Uptime_Gamma < uptime_limit)) {
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 8002a0c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002a10:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a18:	dd0a      	ble.n	8002a30 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x48>
        params->m_Mean_Variance_Estimator___Uptime_Gamma =
            (params->m_Mean_Variance_Estimator___Uptime_Gamma +
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
             params->mSamplingInterval);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	edd3 7a01 	vldr	s15, [r3, #4]
            (params->m_Mean_Variance_Estimator___Uptime_Gamma +
 8002a26:	ee77 7a27 	vadd.f32	s15, s14, s15
        params->m_Mean_Variance_Estimator___Uptime_Gamma =
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
    }
    if ((params->m_Mean_Variance_Estimator___Uptime_Gating < uptime_limit)) {
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8002a36:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002a3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a42:	dd0a      	ble.n	8002a5a <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x72>
        params->m_Mean_Variance_Estimator___Uptime_Gating =
            (params->m_Mean_Variance_Estimator___Uptime_Gating +
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	ed93 7a1a 	vldr	s14, [r3, #104]	@ 0x68
             params->mSamplingInterval);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	edd3 7a01 	vldr	s15, [r3, #4]
            (params->m_Mean_Variance_Estimator___Uptime_Gating +
 8002a50:	ee77 7a27 	vadd.f32	s15, s14, s15
        params->m_Mean_Variance_Estimator___Uptime_Gating =
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68
    }
    GasIndexAlgorithm__mean_variance_estimator___sigmoid__set_parameters(
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	edd3 7a05 	vldr	s15, [r3, #20]
 8002a60:	eddf 0a7c 	vldr	s1, [pc, #496]	@ 8002c54 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x26c>
 8002a64:	eeb0 0a67 	vmov.f32	s0, s15
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	f000 f9eb 	bl	8002e44 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__set_parameters>
        params, params->mInit_Duration_Mean,
        GasIndexAlgorithm_INIT_TRANSITION_MEAN);
    sigmoid_gamma_mean =
        GasIndexAlgorithm__mean_variance_estimator___sigmoid__process(
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 8002a74:	eeb0 0a67 	vmov.f32	s0, s15
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f000 f9f7 	bl	8002e6c <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process>
 8002a7e:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
            params, params->m_Mean_Variance_Estimator___Uptime_Gamma);
    gamma_mean = (params->m_Mean_Variance_Estimator___Gamma_Mean +
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
                  ((params->m_Mean_Variance_Estimator___Gamma_Initial_Mean -
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	edd3 6a15 	vldr	s13, [r3, #84]	@ 0x54
                    params->m_Mean_Variance_Estimator___Gamma_Mean) *
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
                  ((params->m_Mean_Variance_Estimator___Gamma_Initial_Mean -
 8002a94:	ee76 6ae7 	vsub.f32	s13, s13, s15
                    params->m_Mean_Variance_Estimator___Gamma_Mean) *
 8002a98:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002a9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
    gamma_mean = (params->m_Mean_Variance_Estimator___Gamma_Mean +
 8002aa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002aa4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                   sigmoid_gamma_mean));
    gating_threshold_mean =
        (params->mGating_Threshold +
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	ed93 8a07 	vldr	s16, [r3, #28]
         ((GasIndexAlgorithm_GATING_THRESHOLD_INITIAL -
           params->mGating_Threshold) *
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	edd3 7a07 	vldr	s15, [r3, #28]
         ((GasIndexAlgorithm_GATING_THRESHOLD_INITIAL -
 8002ab4:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8002c58 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x270>
 8002ab8:	ee77 8a67 	vsub.f32	s17, s14, s15
          GasIndexAlgorithm__mean_variance_estimator___sigmoid__process(
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8002ac2:	eeb0 0a67 	vmov.f32	s0, s15
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f000 f9d0 	bl	8002e6c <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process>
 8002acc:	eef0 7a40 	vmov.f32	s15, s0
           params->mGating_Threshold) *
 8002ad0:	ee68 7aa7 	vmul.f32	s15, s17, s15
    gating_threshold_mean =
 8002ad4:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002ad8:	edc7 7a08 	vstr	s15, [r7, #32]
              params, params->m_Mean_Variance_Estimator___Uptime_Gating)));
    GasIndexAlgorithm__mean_variance_estimator___sigmoid__set_parameters(
 8002adc:	eddf 0a5f 	vldr	s1, [pc, #380]	@ 8002c5c <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x274>
 8002ae0:	ed97 0a08 	vldr	s0, [r7, #32]
 8002ae4:	6878      	ldr	r0, [r7, #4]
 8002ae6:	f000 f9ad 	bl	8002e44 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__set_parameters>
        params, gating_threshold_mean,
        GasIndexAlgorithm_GATING_THRESHOLD_TRANSITION);
    sigmoid_gating_mean =
        GasIndexAlgorithm__mean_variance_estimator___sigmoid__process(
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8002af0:	eeb0 0a67 	vmov.f32	s0, s15
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f000 f9b9 	bl	8002e6c <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process>
 8002afa:	ed87 0a07 	vstr	s0, [r7, #28]
            params, params->mGas_Index);
    params->m_Mean_Variance_Estimator__Gamma_Mean =
        (sigmoid_gating_mean * gamma_mean);
 8002afe:	ed97 7a07 	vldr	s14, [r7, #28]
 8002b02:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002b06:	ee67 7a27 	vmul.f32	s15, s14, s15
    params->m_Mean_Variance_Estimator__Gamma_Mean =
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
    GasIndexAlgorithm__mean_variance_estimator___sigmoid__set_parameters(
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	edd3 7a06 	vldr	s15, [r3, #24]
 8002b16:	eddf 0a4f 	vldr	s1, [pc, #316]	@ 8002c54 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x26c>
 8002b1a:	eeb0 0a67 	vmov.f32	s0, s15
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f000 f990 	bl	8002e44 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__set_parameters>
        params, params->mInit_Duration_Variance,
        GasIndexAlgorithm_INIT_TRANSITION_VARIANCE);
    sigmoid_gamma_variance =
        GasIndexAlgorithm__mean_variance_estimator___sigmoid__process(
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 8002b2a:	eeb0 0a67 	vmov.f32	s0, s15
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f000 f99c 	bl	8002e6c <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process>
 8002b34:	ed87 0a06 	vstr	s0, [r7, #24]
            params, params->m_Mean_Variance_Estimator___Uptime_Gamma);
    gamma_variance =
        (params->m_Mean_Variance_Estimator___Gamma_Variance +
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
         ((params->m_Mean_Variance_Estimator___Gamma_Initial_Variance -
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
           params->m_Mean_Variance_Estimator___Gamma_Variance) *
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
         ((params->m_Mean_Variance_Estimator___Gamma_Initial_Variance -
 8002b4a:	ee76 6ae7 	vsub.f32	s13, s13, s15
          (sigmoid_gamma_variance - sigmoid_gamma_mean)));
 8002b4e:	ed97 6a06 	vldr	s12, [r7, #24]
 8002b52:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002b56:	ee76 7a67 	vsub.f32	s15, s12, s15
           params->m_Mean_Variance_Estimator___Gamma_Variance) *
 8002b5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
    gamma_variance =
 8002b5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b62:	edc7 7a05 	vstr	s15, [r7, #20]
    gating_threshold_variance =
        (params->mGating_Threshold +
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	ed93 8a07 	vldr	s16, [r3, #28]
         ((GasIndexAlgorithm_GATING_THRESHOLD_INITIAL -
           params->mGating_Threshold) *
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	edd3 7a07 	vldr	s15, [r3, #28]
         ((GasIndexAlgorithm_GATING_THRESHOLD_INITIAL -
 8002b72:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8002c58 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x270>
 8002b76:	ee77 8a67 	vsub.f32	s17, s14, s15
          GasIndexAlgorithm__mean_variance_estimator___sigmoid__process(
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8002b80:	eeb0 0a67 	vmov.f32	s0, s15
 8002b84:	6878      	ldr	r0, [r7, #4]
 8002b86:	f000 f971 	bl	8002e6c <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process>
 8002b8a:	eef0 7a40 	vmov.f32	s15, s0
           params->mGating_Threshold) *
 8002b8e:	ee68 7aa7 	vmul.f32	s15, s17, s15
    gating_threshold_variance =
 8002b92:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002b96:	edc7 7a04 	vstr	s15, [r7, #16]
              params, params->m_Mean_Variance_Estimator___Uptime_Gating)));
    GasIndexAlgorithm__mean_variance_estimator___sigmoid__set_parameters(
 8002b9a:	eddf 0a30 	vldr	s1, [pc, #192]	@ 8002c5c <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x274>
 8002b9e:	ed97 0a04 	vldr	s0, [r7, #16]
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f000 f94e 	bl	8002e44 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__set_parameters>
        params, gating_threshold_variance,
        GasIndexAlgorithm_GATING_THRESHOLD_TRANSITION);
    sigmoid_gating_variance =
        GasIndexAlgorithm__mean_variance_estimator___sigmoid__process(
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8002bae:	eeb0 0a67 	vmov.f32	s0, s15
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 f95a 	bl	8002e6c <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process>
 8002bb8:	ed87 0a03 	vstr	s0, [r7, #12]
            params, params->mGas_Index);
    params->m_Mean_Variance_Estimator__Gamma_Variance =
        (sigmoid_gating_variance * gamma_variance);
 8002bbc:	ed97 7a03 	vldr	s14, [r7, #12]
 8002bc0:	edd7 7a05 	vldr	s15, [r7, #20]
 8002bc4:	ee67 7a27 	vmul.f32	s15, s14, s15
    params->m_Mean_Variance_Estimator__Gamma_Variance =
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
    params->m_Mean_Variance_Estimator___Gating_Duration_Minutes =
        (params->m_Mean_Variance_Estimator___Gating_Duration_Minutes +
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	ed93 7a1b 	vldr	s14, [r3, #108]	@ 0x6c
         ((params->mSamplingInterval / 60.f) *
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	edd3 7a01 	vldr	s15, [r3, #4]
 8002bda:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8002c60 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x278>
 8002bde:	eec7 6a86 	vdiv.f32	s13, s15, s12
          (((1.f - sigmoid_gating_mean) *
 8002be2:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8002be6:	edd7 7a07 	vldr	s15, [r7, #28]
 8002bea:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002bee:	ed9f 6a1d 	vldr	s12, [pc, #116]	@ 8002c64 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x27c>
 8002bf2:	ee67 7a86 	vmul.f32	s15, s15, s12
            (1.f + GasIndexAlgorithm_GATING_MAX_RATIO)) -
 8002bf6:	ed9f 6a1c 	vldr	s12, [pc, #112]	@ 8002c68 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x280>
 8002bfa:	ee77 7ac6 	vsub.f32	s15, s15, s12
         ((params->mSamplingInterval / 60.f) *
 8002bfe:	ee66 7aa7 	vmul.f32	s15, s13, s15
        (params->m_Mean_Variance_Estimator___Gating_Duration_Minutes +
 8002c02:	ee77 7a27 	vadd.f32	s15, s14, s15
    params->m_Mean_Variance_Estimator___Gating_Duration_Minutes =
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c
           GasIndexAlgorithm_GATING_MAX_RATIO)));
    if ((params->m_Mean_Variance_Estimator___Gating_Duration_Minutes < 0.f)) {
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8002c12:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c1a:	d503      	bpl.n	8002c24 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x23c>
        params->m_Mean_Variance_Estimator___Gating_Duration_Minutes = 0.f;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f04f 0200 	mov.w	r2, #0
 8002c22:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    if ((params->m_Mean_Variance_Estimator___Gating_Duration_Minutes >
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	ed93 7a1b 	vldr	s14, [r3, #108]	@ 0x6c
         params->mGating_Max_Duration_Minutes)) {
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	edd3 7a04 	vldr	s15, [r3, #16]
    if ((params->m_Mean_Variance_Estimator___Gating_Duration_Minutes >
 8002c30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c38:	dc00      	bgt.n	8002c3c <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x254>
        params->m_Mean_Variance_Estimator___Uptime_Gating = 0.f;
    }
}
 8002c3a:	e003      	b.n	8002c44 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma+0x25c>
        params->m_Mean_Variance_Estimator___Uptime_Gating = 0.f;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f04f 0200 	mov.w	r2, #0
 8002c42:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002c44:	bf00      	nop
 8002c46:	3730      	adds	r7, #48	@ 0x30
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	ecbd 8b02 	vpop	{d8}
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	46fffe00 	.word	0x46fffe00
 8002c54:	3c23d70a 	.word	0x3c23d70a
 8002c58:	43ff0000 	.word	0x43ff0000
 8002c5c:	3db851ec 	.word	0x3db851ec
 8002c60:	42700000 	.word	0x42700000
 8002c64:	3fa66666 	.word	0x3fa66666
 8002c68:	3e99999a 	.word	0x3e99999a

08002c6c <GasIndexAlgorithm__mean_variance_estimator__process>:

static void GasIndexAlgorithm__mean_variance_estimator__process(
    GasIndexAlgorithmParams* params, float sraw) {
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	ed2d 8b02 	vpush	{d8}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	ed87 0a00 	vstr	s0, [r7]

    float delta_sgp;
    float c;
    float additional_scaling;

    if ((params->m_Mean_Variance_Estimator___Initialized == false)) {
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c82:	f083 0301 	eor.w	r3, r3, #1
 8002c86:	b2db      	uxtb	r3, r3
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d00b      	beq.n	8002ca4 <GasIndexAlgorithm__mean_variance_estimator__process+0x38>
        params->m_Mean_Variance_Estimator___Initialized = true;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        params->m_Mean_Variance_Estimator___Sraw_Offset = sraw;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	683a      	ldr	r2, [r7, #0]
 8002c98:	645a      	str	r2, [r3, #68]	@ 0x44
        params->m_Mean_Variance_Estimator___Mean = 0.f;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	f04f 0200 	mov.w	r2, #0
 8002ca0:	641a      	str	r2, [r3, #64]	@ 0x40
        params->m_Mean_Variance_Estimator___Mean =
            (params->m_Mean_Variance_Estimator___Mean +
             ((params->m_Mean_Variance_Estimator__Gamma_Mean * delta_sgp) /
              GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__ADDITIONAL_GAMMA_MEAN_SCALING));
    }
}
 8002ca2:	e0c1      	b.n	8002e28 <GasIndexAlgorithm__mean_variance_estimator__process+0x1bc>
        if (((params->m_Mean_Variance_Estimator___Mean >= 100.f) ||
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8002caa:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 8002e34 <GasIndexAlgorithm__mean_variance_estimator__process+0x1c8>
 8002cae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cb6:	da09      	bge.n	8002ccc <GasIndexAlgorithm__mean_variance_estimator__process+0x60>
             (params->m_Mean_Variance_Estimator___Mean <= -100.f))) {
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
        if (((params->m_Mean_Variance_Estimator___Mean >= 100.f) ||
 8002cbe:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8002e38 <GasIndexAlgorithm__mean_variance_estimator__process+0x1cc>
 8002cc2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cca:	d80e      	bhi.n	8002cea <GasIndexAlgorithm__mean_variance_estimator__process+0x7e>
                (params->m_Mean_Variance_Estimator___Sraw_Offset +
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
                 params->m_Mean_Variance_Estimator___Mean);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
                (params->m_Mean_Variance_Estimator___Sraw_Offset +
 8002cd8:	ee77 7a27 	vadd.f32	s15, s14, s15
            params->m_Mean_Variance_Estimator___Sraw_Offset =
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
            params->m_Mean_Variance_Estimator___Mean = 0.f;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f04f 0200 	mov.w	r2, #0
 8002ce8:	641a      	str	r2, [r3, #64]	@ 0x40
        sraw = (sraw - params->m_Mean_Variance_Estimator___Sraw_Offset);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8002cf0:	ed97 7a00 	vldr	s14, [r7]
 8002cf4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cf8:	edc7 7a00 	vstr	s15, [r7]
        GasIndexAlgorithm__mean_variance_estimator___calculate_gamma(params);
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	f7ff fe73 	bl	80029e8 <GasIndexAlgorithm__mean_variance_estimator___calculate_gamma>
        delta_sgp = ((sraw - params->m_Mean_Variance_Estimator___Mean) /
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8002d08:	ed97 7a00 	vldr	s14, [r7]
 8002d0c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d10:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8002e3c <GasIndexAlgorithm__mean_variance_estimator__process+0x1d0>
 8002d14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d18:	edc7 7a03 	vstr	s15, [r7, #12]
        if ((delta_sgp < 0.f)) {
 8002d1c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002d20:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d28:	d509      	bpl.n	8002d3e <GasIndexAlgorithm__mean_variance_estimator__process+0xd2>
            c = (params->m_Mean_Variance_Estimator___Std - delta_sgp);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8002d30:	edd7 7a03 	vldr	s15, [r7, #12]
 8002d34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d38:	edc7 7a05 	vstr	s15, [r7, #20]
 8002d3c:	e008      	b.n	8002d50 <GasIndexAlgorithm__mean_variance_estimator__process+0xe4>
            c = (params->m_Mean_Variance_Estimator___Std + delta_sgp);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8002d44:	ed97 7a03 	vldr	s14, [r7, #12]
 8002d48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d4c:	edc7 7a05 	vstr	s15, [r7, #20]
        additional_scaling = 1.f;
 8002d50:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002d54:	613b      	str	r3, [r7, #16]
        if ((c > 1440.f)) {
 8002d56:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d5a:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8002e40 <GasIndexAlgorithm__mean_variance_estimator__process+0x1d4>
 8002d5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d66:	dd0f      	ble.n	8002d88 <GasIndexAlgorithm__mean_variance_estimator__process+0x11c>
            additional_scaling = ((c / 1440.f) * (c / 1440.f));
 8002d68:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d6c:	eddf 6a34 	vldr	s13, [pc, #208]	@ 8002e40 <GasIndexAlgorithm__mean_variance_estimator__process+0x1d4>
 8002d70:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002d74:	edd7 6a05 	vldr	s13, [r7, #20]
 8002d78:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 8002e40 <GasIndexAlgorithm__mean_variance_estimator__process+0x1d4>
 8002d7c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002d80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d84:	edc7 7a04 	vstr	s15, [r7, #16]
                     params->m_Mean_Variance_Estimator__Gamma_Variance))) *
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
                    (GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING -
 8002d8e:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8002e3c <GasIndexAlgorithm__mean_variance_estimator__process+0x1d0>
 8002d92:	ee37 7a67 	vsub.f32	s14, s14, s15
            (sqrtf((additional_scaling *
 8002d96:	edd7 7a04 	vldr	s15, [r7, #16]
 8002d9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d9e:	eeb0 0a67 	vmov.f32	s0, s15
 8002da2:	f00b ffe9 	bl	800ed78 <sqrtf>
 8002da6:	eeb0 8a40 	vmov.f32	s16, s0
                 ((params->m_Mean_Variance_Estimator___Std *
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
                   (params->m_Mean_Variance_Estimator___Std /
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	ed93 6a12 	vldr	s12, [r3, #72]	@ 0x48
                    (GasIndexAlgorithm_MEAN_VARIANCE_ESTIMATOR__GAMMA_SCALING *
 8002db6:	edd7 7a04 	vldr	s15, [r7, #16]
 8002dba:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8002e3c <GasIndexAlgorithm__mean_variance_estimator__process+0x1d0>
 8002dbe:	ee67 6aa6 	vmul.f32	s13, s15, s13
                   (params->m_Mean_Variance_Estimator___Std /
 8002dc2:	eec6 7a26 	vdiv.f32	s15, s12, s13
                 ((params->m_Mean_Variance_Estimator___Std *
 8002dc6:	ee27 7a27 	vmul.f32	s14, s14, s15
                  (((params->m_Mean_Variance_Estimator__Gamma_Variance *
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	edd3 6a18 	vldr	s13, [r3, #96]	@ 0x60
 8002dd0:	edd7 7a03 	vldr	s15, [r7, #12]
 8002dd4:	ee26 6aa7 	vmul.f32	s12, s13, s15
                     delta_sgp) /
 8002dd8:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ddc:	eec6 6a27 	vdiv.f32	s13, s12, s15
                    additional_scaling) *
 8002de0:	edd7 7a03 	vldr	s15, [r7, #12]
 8002de4:	ee66 7aa7 	vmul.f32	s15, s13, s15
             sqrtf(
 8002de8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dec:	eeb0 0a67 	vmov.f32	s0, s15
 8002df0:	f00b ffc2 	bl	800ed78 <sqrtf>
 8002df4:	eef0 7a40 	vmov.f32	s15, s0
                     params->m_Mean_Variance_Estimator__Gamma_Variance))) *
 8002df8:	ee68 7a27 	vmul.f32	s15, s16, s15
        params->m_Mean_Variance_Estimator___Std =
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
            (params->m_Mean_Variance_Estimator___Mean +
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
             ((params->m_Mean_Variance_Estimator__Gamma_Mean * delta_sgp) /
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	edd3 6a17 	vldr	s13, [r3, #92]	@ 0x5c
 8002e0e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e12:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002e16:	eeb2 6a00 	vmov.f32	s12, #32	@ 0x41000000  8.0
 8002e1a:	eec6 7a86 	vdiv.f32	s15, s13, s12
            (params->m_Mean_Variance_Estimator___Mean +
 8002e1e:	ee77 7a27 	vadd.f32	s15, s14, s15
        params->m_Mean_Variance_Estimator___Mean =
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
}
 8002e28:	bf00      	nop
 8002e2a:	3718      	adds	r7, #24
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	ecbd 8b02 	vpop	{d8}
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	42c80000 	.word	0x42c80000
 8002e38:	c2c80000 	.word	0xc2c80000
 8002e3c:	42800000 	.word	0x42800000
 8002e40:	44b40000 	.word	0x44b40000

08002e44 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__set_parameters>:

static void
GasIndexAlgorithm__mean_variance_estimator___sigmoid__set_parameters(
    GasIndexAlgorithmParams* params, float X0, float K) {
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	60f8      	str	r0, [r7, #12]
 8002e4c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002e50:	edc7 0a01 	vstr	s1, [r7, #4]

    params->m_Mean_Variance_Estimator___Sigmoid__K = K;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	671a      	str	r2, [r3, #112]	@ 0x70
    params->m_Mean_Variance_Estimator___Sigmoid__X0 = X0;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	68ba      	ldr	r2, [r7, #8]
 8002e5e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8002e60:	bf00      	nop
 8002e62:	3714      	adds	r7, #20
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr

08002e6c <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process>:

static float GasIndexAlgorithm__mean_variance_estimator___sigmoid__process(
    GasIndexAlgorithmParams* params, float sample) {
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	ed87 0a00 	vstr	s0, [r7]

    float x;

    x = (params->m_Mean_Variance_Estimator___Sigmoid__K *
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	ed93 7a1c 	vldr	s14, [r3, #112]	@ 0x70
         (sample - params->m_Mean_Variance_Estimator___Sigmoid__X0));
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8002e84:	edd7 6a00 	vldr	s13, [r7]
 8002e88:	ee76 7ae7 	vsub.f32	s15, s13, s15
    x = (params->m_Mean_Variance_Estimator___Sigmoid__K *
 8002e8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e90:	edc7 7a03 	vstr	s15, [r7, #12]
    if ((x < -50.f)) {
 8002e94:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e98:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002eec <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process+0x80>
 8002e9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ea4:	d502      	bpl.n	8002eac <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process+0x40>
        return 1.f;
 8002ea6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8002eaa:	e019      	b.n	8002ee0 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process+0x74>
    } else if ((x > 50.f)) {
 8002eac:	edd7 7a03 	vldr	s15, [r7, #12]
 8002eb0:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8002ef0 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process+0x84>
 8002eb4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002eb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ebc:	dd02      	ble.n	8002ec4 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process+0x58>
        return 0.f;
 8002ebe:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8002ef4 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process+0x88>
 8002ec2:	e00d      	b.n	8002ee0 <GasIndexAlgorithm__mean_variance_estimator___sigmoid__process+0x74>
    } else {
        return (1.f / (1.f + expf(x)));
 8002ec4:	ed97 0a03 	vldr	s0, [r7, #12]
 8002ec8:	f00b ff20 	bl	800ed0c <expf>
 8002ecc:	eef0 7a40 	vmov.f32	s15, s0
 8002ed0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002ed4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002ed8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002edc:	eec6 7a87 	vdiv.f32	s15, s13, s14
    }
}
 8002ee0:	eeb0 0a67 	vmov.f32	s0, s15
 8002ee4:	3710      	adds	r7, #16
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	c2480000 	.word	0xc2480000
 8002ef0:	42480000 	.word	0x42480000
 8002ef4:	00000000 	.word	0x00000000

08002ef8 <GasIndexAlgorithm__mox_model__set_parameters>:

static void
GasIndexAlgorithm__mox_model__set_parameters(GasIndexAlgorithmParams* params,
                                             float SRAW_STD, float SRAW_MEAN) {
 8002ef8:	b480      	push	{r7}
 8002efa:	b085      	sub	sp, #20
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	60f8      	str	r0, [r7, #12]
 8002f00:	ed87 0a02 	vstr	s0, [r7, #8]
 8002f04:	edc7 0a01 	vstr	s1, [r7, #4]

    params->m_Mox_Model__Sraw_Std = SRAW_STD;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	68ba      	ldr	r2, [r7, #8]
 8002f0c:	679a      	str	r2, [r3, #120]	@ 0x78
    params->m_Mox_Model__Sraw_Mean = SRAW_MEAN;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	687a      	ldr	r2, [r7, #4]
 8002f12:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8002f14:	bf00      	nop
 8002f16:	3714      	adds	r7, #20
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <GasIndexAlgorithm__mox_model__process>:

static float
GasIndexAlgorithm__mox_model__process(GasIndexAlgorithmParams* params,
                                      float sraw) {
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	ed87 0a00 	vstr	s0, [r7]

    if ((params->mAlgorithm_Type == GasIndexAlgorithm_ALGORITHM_TYPE_NOX)) {
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d110      	bne.n	8002f56 <GasIndexAlgorithm__mox_model__process+0x36>
        return (((sraw - params->m_Mox_Model__Sraw_Mean) /
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	edd3 7a1f 	vldr	s15, [r3, #124]	@ 0x7c
 8002f3a:	ed97 7a00 	vldr	s14, [r7]
 8002f3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f42:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8002f94 <GasIndexAlgorithm__mox_model__process+0x74>
 8002f46:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                 GasIndexAlgorithm_SRAW_STD_NOX) *
                params->mIndex_Gain);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	edd3 7a08 	vldr	s15, [r3, #32]
                 GasIndexAlgorithm_SRAW_STD_NOX) *
 8002f50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f54:	e016      	b.n	8002f84 <GasIndexAlgorithm__mox_model__process+0x64>
    } else {
        return (((sraw - params->m_Mox_Model__Sraw_Mean) /
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	edd3 7a1f 	vldr	s15, [r3, #124]	@ 0x7c
 8002f5c:	ed97 7a00 	vldr	s14, [r7]
 8002f60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f64:	eef1 6a67 	vneg.f32	s13, s15
                 (-1.f * (params->m_Mox_Model__Sraw_Std +
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
 8002f6e:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8002f98 <GasIndexAlgorithm__mox_model__process+0x78>
 8002f72:	ee77 7a87 	vadd.f32	s15, s15, s14
        return (((sraw - params->m_Mox_Model__Sraw_Mean) /
 8002f76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                          GasIndexAlgorithm_SRAW_STD_BONUS_VOC))) *
                params->mIndex_Gain);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	edd3 7a08 	vldr	s15, [r3, #32]
                          GasIndexAlgorithm_SRAW_STD_BONUS_VOC))) *
 8002f80:	ee67 7a27 	vmul.f32	s15, s14, s15
    }
}
 8002f84:	eeb0 0a67 	vmov.f32	s0, s15
 8002f88:	370c      	adds	r7, #12
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	44fa0000 	.word	0x44fa0000
 8002f98:	435c0000 	.word	0x435c0000

08002f9c <GasIndexAlgorithm__sigmoid_scaled__set_parameters>:

static void GasIndexAlgorithm__sigmoid_scaled__set_parameters(
    GasIndexAlgorithmParams* params, float X0, float K, float offset_default) {
 8002f9c:	b480      	push	{r7}
 8002f9e:	b085      	sub	sp, #20
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	60f8      	str	r0, [r7, #12]
 8002fa4:	ed87 0a02 	vstr	s0, [r7, #8]
 8002fa8:	edc7 0a01 	vstr	s1, [r7, #4]
 8002fac:	ed87 1a00 	vstr	s2, [r7]

    params->m_Sigmoid_Scaled__K = K;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    params->m_Sigmoid_Scaled__X0 = X0;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	68ba      	ldr	r2, [r7, #8]
 8002fbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    params->m_Sigmoid_Scaled__Offset_Default = offset_default;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	683a      	ldr	r2, [r7, #0]
 8002fc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8002fc8:	bf00      	nop
 8002fca:	3714      	adds	r7, #20
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr

08002fd4 <GasIndexAlgorithm__sigmoid_scaled__process>:

static float
GasIndexAlgorithm__sigmoid_scaled__process(GasIndexAlgorithmParams* params,
                                           float sample) {
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	ed2d 8b02 	vpush	{d8}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	ed87 0a00 	vstr	s0, [r7]

    float x;
    float shift;

    x = (params->m_Sigmoid_Scaled__K * (sample - params->m_Sigmoid_Scaled__X0));
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	ed93 7a20 	vldr	s14, [r3, #128]	@ 0x80
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	edd3 7a21 	vldr	s15, [r3, #132]	@ 0x84
 8002ff0:	edd7 6a00 	vldr	s13, [r7]
 8002ff4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002ff8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ffc:	edc7 7a02 	vstr	s15, [r7, #8]
    if ((x < -50.f)) {
 8003000:	edd7 7a02 	vldr	s15, [r7, #8]
 8003004:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 80030fc <GasIndexAlgorithm__sigmoid_scaled__process+0x128>
 8003008:	eef4 7ac7 	vcmpe.f32	s15, s14
 800300c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003010:	d502      	bpl.n	8003018 <GasIndexAlgorithm__sigmoid_scaled__process+0x44>
        return GasIndexAlgorithm_SIGMOID_L;
 8003012:	eddf 7a3b 	vldr	s15, [pc, #236]	@ 8003100 <GasIndexAlgorithm__sigmoid_scaled__process+0x12c>
 8003016:	e06a      	b.n	80030ee <GasIndexAlgorithm__sigmoid_scaled__process+0x11a>
    } else if ((x > 50.f)) {
 8003018:	edd7 7a02 	vldr	s15, [r7, #8]
 800301c:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8003104 <GasIndexAlgorithm__sigmoid_scaled__process+0x130>
 8003020:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003028:	dd02      	ble.n	8003030 <GasIndexAlgorithm__sigmoid_scaled__process+0x5c>
        return 0.f;
 800302a:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8003108 <GasIndexAlgorithm__sigmoid_scaled__process+0x134>
 800302e:	e05e      	b.n	80030ee <GasIndexAlgorithm__sigmoid_scaled__process+0x11a>
    } else {
        if ((sample >= 0.f)) {
 8003030:	edd7 7a00 	vldr	s15, [r7]
 8003034:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800303c:	db3f      	blt.n	80030be <GasIndexAlgorithm__sigmoid_scaled__process+0xea>
            if ((params->m_Sigmoid_Scaled__Offset_Default == 1.f)) {
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8003044:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003048:	eef4 7a47 	vcmp.f32	s15, s14
 800304c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003050:	d10d      	bne.n	800306e <GasIndexAlgorithm__sigmoid_scaled__process+0x9a>
                shift = ((500.f / 499.f) * (1.f - params->mIndex_Offset));
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	edd3 7a02 	vldr	s15, [r3, #8]
 8003058:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800305c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003060:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800310c <GasIndexAlgorithm__sigmoid_scaled__process+0x138>
 8003064:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003068:	edc7 7a03 	vstr	s15, [r7, #12]
 800306c:	e010      	b.n	8003090 <GasIndexAlgorithm__sigmoid_scaled__process+0xbc>
            } else {
                shift = ((GasIndexAlgorithm_SIGMOID_L -
                          (5.f * params->mIndex_Offset)) /
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	edd3 7a02 	vldr	s15, [r3, #8]
 8003074:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8003078:	ee67 7a87 	vmul.f32	s15, s15, s14
                shift = ((GasIndexAlgorithm_SIGMOID_L -
 800307c:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8003100 <GasIndexAlgorithm__sigmoid_scaled__process+0x12c>
 8003080:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003084:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8003088:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800308c:	edc7 7a03 	vstr	s15, [r7, #12]
                         4.f);
            }
            return (((GasIndexAlgorithm_SIGMOID_L + shift) / (1.f + expf(x))) -
 8003090:	edd7 7a03 	vldr	s15, [r7, #12]
 8003094:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8003100 <GasIndexAlgorithm__sigmoid_scaled__process+0x12c>
 8003098:	ee37 8a87 	vadd.f32	s16, s15, s14
 800309c:	ed97 0a02 	vldr	s0, [r7, #8]
 80030a0:	f00b fe34 	bl	800ed0c <expf>
 80030a4:	eef0 7a40 	vmov.f32	s15, s0
 80030a8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80030ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 80030b0:	ee88 7a27 	vdiv.f32	s14, s16, s15
 80030b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80030b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030bc:	e017      	b.n	80030ee <GasIndexAlgorithm__sigmoid_scaled__process+0x11a>
                    shift);
        } else {
            return ((params->mIndex_Offset /
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	ed93 7a02 	vldr	s14, [r3, #8]
                     params->m_Sigmoid_Scaled__Offset_Default) *
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
            return ((params->mIndex_Offset /
 80030ca:	ee87 8a27 	vdiv.f32	s16, s14, s15
                    (GasIndexAlgorithm_SIGMOID_L / (1.f + expf(x))));
 80030ce:	ed97 0a02 	vldr	s0, [r7, #8]
 80030d2:	f00b fe1b 	bl	800ed0c <expf>
 80030d6:	eef0 7a40 	vmov.f32	s15, s0
 80030da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80030de:	ee37 7a87 	vadd.f32	s14, s15, s14
 80030e2:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8003100 <GasIndexAlgorithm__sigmoid_scaled__process+0x12c>
 80030e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
                     params->m_Sigmoid_Scaled__Offset_Default) *
 80030ea:	ee68 7a27 	vmul.f32	s15, s16, s15
        }
    }
}
 80030ee:	eeb0 0a67 	vmov.f32	s0, s15
 80030f2:	3710      	adds	r7, #16
 80030f4:	46bd      	mov	sp, r7
 80030f6:	ecbd 8b02 	vpop	{d8}
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	c2480000 	.word	0xc2480000
 8003100:	43fa0000 	.word	0x43fa0000
 8003104:	42480000 	.word	0x42480000
 8003108:	00000000 	.word	0x00000000
 800310c:	3f8041ab 	.word	0x3f8041ab

08003110 <GasIndexAlgorithm__adaptive_lowpass__set_parameters>:

static void GasIndexAlgorithm__adaptive_lowpass__set_parameters(
    GasIndexAlgorithmParams* params) {
 8003110:	b480      	push	{r7}
 8003112:	b083      	sub	sp, #12
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]

    params->m_Adaptive_Lowpass__A1 =
        (params->mSamplingInterval /
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	edd3 6a01 	vldr	s13, [r3, #4]
         (GasIndexAlgorithm_LP_TAU_FAST + params->mSamplingInterval));
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	edd3 7a01 	vldr	s15, [r3, #4]
 8003124:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8003128:	ee37 7a87 	vadd.f32	s14, s15, s14
        (params->mSamplingInterval /
 800312c:	eec6 7a87 	vdiv.f32	s15, s13, s14
    params->m_Adaptive_Lowpass__A1 =
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c
    params->m_Adaptive_Lowpass__A2 =
        (params->mSamplingInterval /
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	edd3 6a01 	vldr	s13, [r3, #4]
         (GasIndexAlgorithm_LP_TAU_SLOW + params->mSamplingInterval));
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	edd3 7a01 	vldr	s15, [r3, #4]
 8003142:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8003168 <GasIndexAlgorithm__adaptive_lowpass__set_parameters+0x58>
 8003146:	ee37 7a87 	vadd.f32	s14, s15, s14
        (params->mSamplingInterval /
 800314a:	eec6 7a87 	vdiv.f32	s15, s13, s14
    params->m_Adaptive_Lowpass__A2 =
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	edc3 7a24 	vstr	s15, [r3, #144]	@ 0x90
    params->m_Adaptive_Lowpass___Initialized = false;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2200      	movs	r2, #0
 8003158:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
}
 800315c:	bf00      	nop
 800315e:	370c      	adds	r7, #12
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr
 8003168:	43fa0000 	.word	0x43fa0000

0800316c <GasIndexAlgorithm__adaptive_lowpass__process>:

static float
GasIndexAlgorithm__adaptive_lowpass__process(GasIndexAlgorithmParams* params,
                                             float sample) {
 800316c:	b580      	push	{r7, lr}
 800316e:	b086      	sub	sp, #24
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	ed87 0a00 	vstr	s0, [r7]
    float abs_delta;
    float F1;
    float tau_a;
    float a3;

    if ((params->m_Adaptive_Lowpass___Initialized == false)) {
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f893 3094 	ldrb.w	r3, [r3, #148]	@ 0x94
 800317e:	f083 0301 	eor.w	r3, r3, #1
 8003182:	b2db      	uxtb	r3, r3
 8003184:	2b00      	cmp	r3, #0
 8003186:	d00f      	beq.n	80031a8 <GasIndexAlgorithm__adaptive_lowpass__process+0x3c>
        params->m_Adaptive_Lowpass___X1 = sample;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	683a      	ldr	r2, [r7, #0]
 800318c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        params->m_Adaptive_Lowpass___X2 = sample;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	683a      	ldr	r2, [r7, #0]
 8003194:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        params->m_Adaptive_Lowpass___X3 = sample;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	683a      	ldr	r2, [r7, #0]
 800319c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        params->m_Adaptive_Lowpass___Initialized = true;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2201      	movs	r2, #1
 80031a4:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
    }
    params->m_Adaptive_Lowpass___X1 =
        (((1.f - params->m_Adaptive_Lowpass__A1) *
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 80031ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80031b2:	ee37 7a67 	vsub.f32	s14, s14, s15
          params->m_Adaptive_Lowpass___X1) +
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	edd3 7a26 	vldr	s15, [r3, #152]	@ 0x98
        (((1.f - params->m_Adaptive_Lowpass__A1) *
 80031bc:	ee27 7a27 	vmul.f32	s14, s14, s15
         (params->m_Adaptive_Lowpass__A1 * sample));
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	edd3 6a23 	vldr	s13, [r3, #140]	@ 0x8c
 80031c6:	edd7 7a00 	vldr	s15, [r7]
 80031ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
          params->m_Adaptive_Lowpass___X1) +
 80031ce:	ee77 7a27 	vadd.f32	s15, s14, s15
    params->m_Adaptive_Lowpass___X1 =
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	edc3 7a26 	vstr	s15, [r3, #152]	@ 0x98
    params->m_Adaptive_Lowpass___X2 =
        (((1.f - params->m_Adaptive_Lowpass__A2) *
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80031de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80031e2:	ee37 7a67 	vsub.f32	s14, s14, s15
          params->m_Adaptive_Lowpass___X2) +
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	edd3 7a27 	vldr	s15, [r3, #156]	@ 0x9c
        (((1.f - params->m_Adaptive_Lowpass__A2) *
 80031ec:	ee27 7a27 	vmul.f32	s14, s14, s15
         (params->m_Adaptive_Lowpass__A2 * sample));
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	edd3 6a24 	vldr	s13, [r3, #144]	@ 0x90
 80031f6:	edd7 7a00 	vldr	s15, [r7]
 80031fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
          params->m_Adaptive_Lowpass___X2) +
 80031fe:	ee77 7a27 	vadd.f32	s15, s14, s15
    params->m_Adaptive_Lowpass___X2 =
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	edc3 7a27 	vstr	s15, [r3, #156]	@ 0x9c
    abs_delta =
        (params->m_Adaptive_Lowpass___X1 - params->m_Adaptive_Lowpass___X2);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	ed93 7a26 	vldr	s14, [r3, #152]	@ 0x98
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	edd3 7a27 	vldr	s15, [r3, #156]	@ 0x9c
    abs_delta =
 8003214:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003218:	edc7 7a05 	vstr	s15, [r7, #20]
    if ((abs_delta < 0.f)) {
 800321c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003220:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003228:	d505      	bpl.n	8003236 <GasIndexAlgorithm__adaptive_lowpass__process+0xca>
        abs_delta = (-1.f * abs_delta);
 800322a:	edd7 7a05 	vldr	s15, [r7, #20]
 800322e:	eef1 7a67 	vneg.f32	s15, s15
 8003232:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    F1 = expf((GasIndexAlgorithm_LP_ALPHA * abs_delta));
 8003236:	edd7 7a05 	vldr	s15, [r7, #20]
 800323a:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80032c4 <GasIndexAlgorithm__adaptive_lowpass__process+0x158>
 800323e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003242:	eeb0 0a67 	vmov.f32	s0, s15
 8003246:	f00b fd61 	bl	800ed0c <expf>
 800324a:	ed87 0a04 	vstr	s0, [r7, #16]
    tau_a = (((GasIndexAlgorithm_LP_TAU_SLOW - GasIndexAlgorithm_LP_TAU_FAST) *
 800324e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003252:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80032c8 <GasIndexAlgorithm__adaptive_lowpass__process+0x15c>
 8003256:	ee67 7a87 	vmul.f32	s15, s15, s14
 800325a:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800325e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003262:	edc7 7a03 	vstr	s15, [r7, #12]
              F1) +
             GasIndexAlgorithm_LP_TAU_FAST);
    a3 = (params->mSamplingInterval / (params->mSamplingInterval + tau_a));
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	edd3 6a01 	vldr	s13, [r3, #4]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	ed93 7a01 	vldr	s14, [r3, #4]
 8003272:	edd7 7a03 	vldr	s15, [r7, #12]
 8003276:	ee37 7a27 	vadd.f32	s14, s14, s15
 800327a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800327e:	edc7 7a02 	vstr	s15, [r7, #8]
    params->m_Adaptive_Lowpass___X3 =
        (((1.f - a3) * params->m_Adaptive_Lowpass___X3) + (a3 * sample));
 8003282:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003286:	edd7 7a02 	vldr	s15, [r7, #8]
 800328a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	edd3 7a28 	vldr	s15, [r3, #160]	@ 0xa0
 8003294:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003298:	edd7 6a02 	vldr	s13, [r7, #8]
 800329c:	edd7 7a00 	vldr	s15, [r7]
 80032a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032a4:	ee77 7a27 	vadd.f32	s15, s14, s15
    params->m_Adaptive_Lowpass___X3 =
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	edc3 7a28 	vstr	s15, [r3, #160]	@ 0xa0
    return params->m_Adaptive_Lowpass___X3;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80032b4:	ee07 3a90 	vmov	s15, r3
}
 80032b8:	eeb0 0a67 	vmov.f32	s0, s15
 80032bc:	3718      	adds	r7, #24
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	be4ccccd 	.word	0xbe4ccccd
 80032c8:	43f00000 	.word	0x43f00000

080032cc <SGP41_Set_I2C>:

#include "sgp41.h"

I2C_HandleTypeDef sgphi2c;

void SGP41_Set_I2C(I2C_HandleTypeDef hi2c1) {
 80032cc:	b084      	sub	sp, #16
 80032ce:	b580      	push	{r7, lr}
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	f107 0c08 	add.w	ip, r7, #8
 80032d6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	sgphi2c = hi2c1;
 80032da:	4b07      	ldr	r3, [pc, #28]	@ (80032f8 <SGP41_Set_I2C+0x2c>)
 80032dc:	4618      	mov	r0, r3
 80032de:	f107 0308 	add.w	r3, r7, #8
 80032e2:	2254      	movs	r2, #84	@ 0x54
 80032e4:	4619      	mov	r1, r3
 80032e6:	f00b f8c7 	bl	800e478 <memcpy>
}
 80032ea:	bf00      	nop
 80032ec:	46bd      	mov	sp, r7
 80032ee:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80032f2:	b004      	add	sp, #16
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	20000908 	.word	0x20000908

080032fc <SGP41_CalcCrc>:

uint8_t SGP41_CalcCrc(uint8_t data[2]) { // Function from datasheet
 80032fc:	b480      	push	{r7}
 80032fe:	b087      	sub	sp, #28
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
	uint8_t crc = 0xFF;
 8003304:	23ff      	movs	r3, #255	@ 0xff
 8003306:	75fb      	strb	r3, [r7, #23]
	for(int i = 0; i < 2; i++) {
 8003308:	2300      	movs	r3, #0
 800330a:	613b      	str	r3, [r7, #16]
 800330c:	e020      	b.n	8003350 <SGP41_CalcCrc+0x54>
		crc ^= data[i];
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	687a      	ldr	r2, [r7, #4]
 8003312:	4413      	add	r3, r2
 8003314:	781a      	ldrb	r2, [r3, #0]
 8003316:	7dfb      	ldrb	r3, [r7, #23]
 8003318:	4053      	eors	r3, r2
 800331a:	75fb      	strb	r3, [r7, #23]
		for(uint8_t bit = 8; bit > 0; --bit) {
 800331c:	2308      	movs	r3, #8
 800331e:	73fb      	strb	r3, [r7, #15]
 8003320:	e010      	b.n	8003344 <SGP41_CalcCrc+0x48>
			if(crc & 0x80) {
 8003322:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003326:	2b00      	cmp	r3, #0
 8003328:	da06      	bge.n	8003338 <SGP41_CalcCrc+0x3c>
				crc = (crc << 1) ^ 0x31u;
 800332a:	7dfb      	ldrb	r3, [r7, #23]
 800332c:	005b      	lsls	r3, r3, #1
 800332e:	b2db      	uxtb	r3, r3
 8003330:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 8003334:	75fb      	strb	r3, [r7, #23]
 8003336:	e002      	b.n	800333e <SGP41_CalcCrc+0x42>
			} else {
				crc = (crc << 1);
 8003338:	7dfb      	ldrb	r3, [r7, #23]
 800333a:	005b      	lsls	r3, r3, #1
 800333c:	75fb      	strb	r3, [r7, #23]
		for(uint8_t bit = 8; bit > 0; --bit) {
 800333e:	7bfb      	ldrb	r3, [r7, #15]
 8003340:	3b01      	subs	r3, #1
 8003342:	73fb      	strb	r3, [r7, #15]
 8003344:	7bfb      	ldrb	r3, [r7, #15]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1eb      	bne.n	8003322 <SGP41_CalcCrc+0x26>
	for(int i = 0; i < 2; i++) {
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	3301      	adds	r3, #1
 800334e:	613b      	str	r3, [r7, #16]
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	2b01      	cmp	r3, #1
 8003354:	dddb      	ble.n	800330e <SGP41_CalcCrc+0x12>
			}
		}
	}
	return crc;
 8003356:	7dfb      	ldrb	r3, [r7, #23]
}
 8003358:	4618      	mov	r0, r3
 800335a:	371c      	adds	r7, #28
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr

08003364 <SGP41_Execute_Conditioning>:


uint8_t SGP41_Execute_Conditioning() {
 8003364:	b580      	push	{r7, lr}
 8003366:	b086      	sub	sp, #24
 8003368:	af02      	add	r7, sp, #8
	uint8_t write_data[8] = {0x26, 0x12, 0x80, 0x00, 0xA2, 0x66, 0x66, 0x93};
 800336a:	4a0a      	ldr	r2, [pc, #40]	@ (8003394 <SGP41_Execute_Conditioning+0x30>)
 800336c:	1d3b      	adds	r3, r7, #4
 800336e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003372:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t status = HAL_I2C_Master_Transmit(&sgphi2c, SGP41_I2C_ADDR << 1, write_data, 8, 10);
 8003376:	1d3a      	adds	r2, r7, #4
 8003378:	230a      	movs	r3, #10
 800337a:	9300      	str	r3, [sp, #0]
 800337c:	2308      	movs	r3, #8
 800337e:	21b2      	movs	r1, #178	@ 0xb2
 8003380:	4805      	ldr	r0, [pc, #20]	@ (8003398 <SGP41_Execute_Conditioning+0x34>)
 8003382:	f003 f933 	bl	80065ec <HAL_I2C_Master_Transmit>
 8003386:	4603      	mov	r3, r0
 8003388:	73fb      	strb	r3, [r7, #15]
	return status;
 800338a:	7bfb      	ldrb	r3, [r7, #15]
}
 800338c:	4618      	mov	r0, r3
 800338e:	3710      	adds	r7, #16
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	0800f104 	.word	0x0800f104
 8003398:	20000908 	.word	0x20000908

0800339c <SGP41_Request_Raw_Data>:

uint8_t SGP41_Request_Raw_Data(uint8_t temp, uint8_t rh) {
 800339c:	b580      	push	{r7, lr}
 800339e:	b08a      	sub	sp, #40	@ 0x28
 80033a0:	af02      	add	r7, sp, #8
 80033a2:	4603      	mov	r3, r0
 80033a4:	460a      	mov	r2, r1
 80033a6:	71fb      	strb	r3, [r7, #7]
 80033a8:	4613      	mov	r3, r2
 80033aa:	71bb      	strb	r3, [r7, #6]
	if(!temp) temp = 50;
 80033ac:	79fb      	ldrb	r3, [r7, #7]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d101      	bne.n	80033b6 <SGP41_Request_Raw_Data+0x1a>
 80033b2:	2332      	movs	r3, #50	@ 0x32
 80033b4:	71fb      	strb	r3, [r7, #7]
	if(!rh) rh = 25;
 80033b6:	79bb      	ldrb	r3, [r7, #6]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d101      	bne.n	80033c0 <SGP41_Request_Raw_Data+0x24>
 80033bc:	2319      	movs	r3, #25
 80033be:	71bb      	strb	r3, [r7, #6]
	uint16_t temp_data = ((uint16_t)temp + 45) * 65535 / 175;
 80033c0:	79fb      	ldrb	r3, [r7, #7]
 80033c2:	f103 022d 	add.w	r2, r3, #45	@ 0x2d
 80033c6:	4613      	mov	r3, r2
 80033c8:	041b      	lsls	r3, r3, #16
 80033ca:	1a9b      	subs	r3, r3, r2
 80033cc:	4a26      	ldr	r2, [pc, #152]	@ (8003468 <SGP41_Request_Raw_Data+0xcc>)
 80033ce:	fb82 1203 	smull	r1, r2, r2, r3
 80033d2:	1192      	asrs	r2, r2, #6
 80033d4:	17db      	asrs	r3, r3, #31
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	83fb      	strh	r3, [r7, #30]
	uint16_t rh_data = ((uint16_t)rh) * 65535 / 100;
 80033da:	79ba      	ldrb	r2, [r7, #6]
 80033dc:	4613      	mov	r3, r2
 80033de:	041b      	lsls	r3, r3, #16
 80033e0:	1a9b      	subs	r3, r3, r2
 80033e2:	4a22      	ldr	r2, [pc, #136]	@ (800346c <SGP41_Request_Raw_Data+0xd0>)
 80033e4:	fb82 1203 	smull	r1, r2, r2, r3
 80033e8:	1152      	asrs	r2, r2, #5
 80033ea:	17db      	asrs	r3, r3, #31
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	83bb      	strh	r3, [r7, #28]

	uint8_t trh_data[4] = {(uint8_t)(rh_data >> 8), (uint8_t)(rh_data & 0xFF), (uint8_t)(temp_data >> 8), (uint8_t)(temp_data & 0xFF)};
 80033f0:	8bbb      	ldrh	r3, [r7, #28]
 80033f2:	0a1b      	lsrs	r3, r3, #8
 80033f4:	b29b      	uxth	r3, r3
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	753b      	strb	r3, [r7, #20]
 80033fa:	8bbb      	ldrh	r3, [r7, #28]
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	757b      	strb	r3, [r7, #21]
 8003400:	8bfb      	ldrh	r3, [r7, #30]
 8003402:	0a1b      	lsrs	r3, r3, #8
 8003404:	b29b      	uxth	r3, r3
 8003406:	b2db      	uxtb	r3, r3
 8003408:	75bb      	strb	r3, [r7, #22]
 800340a:	8bfb      	ldrh	r3, [r7, #30]
 800340c:	b2db      	uxtb	r3, r3
 800340e:	75fb      	strb	r3, [r7, #23]


	uint8_t write_data[8] = {0x26, 0x19, trh_data[0], trh_data[1], SGP41_CalcCrc(trh_data), trh_data[2], trh_data[3], SGP41_CalcCrc(trh_data + 2)};
 8003410:	2326      	movs	r3, #38	@ 0x26
 8003412:	733b      	strb	r3, [r7, #12]
 8003414:	2319      	movs	r3, #25
 8003416:	737b      	strb	r3, [r7, #13]
 8003418:	7d3b      	ldrb	r3, [r7, #20]
 800341a:	73bb      	strb	r3, [r7, #14]
 800341c:	7d7b      	ldrb	r3, [r7, #21]
 800341e:	73fb      	strb	r3, [r7, #15]
 8003420:	f107 0314 	add.w	r3, r7, #20
 8003424:	4618      	mov	r0, r3
 8003426:	f7ff ff69 	bl	80032fc <SGP41_CalcCrc>
 800342a:	4603      	mov	r3, r0
 800342c:	743b      	strb	r3, [r7, #16]
 800342e:	7dbb      	ldrb	r3, [r7, #22]
 8003430:	747b      	strb	r3, [r7, #17]
 8003432:	7dfb      	ldrb	r3, [r7, #23]
 8003434:	74bb      	strb	r3, [r7, #18]
 8003436:	f107 0314 	add.w	r3, r7, #20
 800343a:	3302      	adds	r3, #2
 800343c:	4618      	mov	r0, r3
 800343e:	f7ff ff5d 	bl	80032fc <SGP41_CalcCrc>
 8003442:	4603      	mov	r3, r0
 8003444:	74fb      	strb	r3, [r7, #19]
	uint8_t status = HAL_I2C_Master_Transmit(&sgphi2c, SGP41_I2C_ADDR << 1, write_data, 8, 10);
 8003446:	f107 020c 	add.w	r2, r7, #12
 800344a:	230a      	movs	r3, #10
 800344c:	9300      	str	r3, [sp, #0]
 800344e:	2308      	movs	r3, #8
 8003450:	21b2      	movs	r1, #178	@ 0xb2
 8003452:	4807      	ldr	r0, [pc, #28]	@ (8003470 <SGP41_Request_Raw_Data+0xd4>)
 8003454:	f003 f8ca 	bl	80065ec <HAL_I2C_Master_Transmit>
 8003458:	4603      	mov	r3, r0
 800345a:	76fb      	strb	r3, [r7, #27]
	return status;
 800345c:	7efb      	ldrb	r3, [r7, #27]
}
 800345e:	4618      	mov	r0, r3
 8003460:	3720      	adds	r7, #32
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}
 8003466:	bf00      	nop
 8003468:	5d9f7391 	.word	0x5d9f7391
 800346c:	51eb851f 	.word	0x51eb851f
 8003470:	20000908 	.word	0x20000908

08003474 <SGP41_Read_Data>:

uint8_t SGP41_Read_Data(uint16_t voc_nox_results[2]) {
 8003474:	b580      	push	{r7, lr}
 8003476:	b086      	sub	sp, #24
 8003478:	af02      	add	r7, sp, #8
 800347a:	6078      	str	r0, [r7, #4]
	uint8_t reg = 0;
 800347c:	2300      	movs	r3, #0
 800347e:	73bb      	strb	r3, [r7, #14]
	uint8_t results[6];
	HAL_I2C_Master_Transmit(&sgphi2c, SGP41_I2C_ADDR << 1, &reg, 0, 10);
 8003480:	f107 020e 	add.w	r2, r7, #14
 8003484:	230a      	movs	r3, #10
 8003486:	9300      	str	r3, [sp, #0]
 8003488:	2300      	movs	r3, #0
 800348a:	21b2      	movs	r1, #178	@ 0xb2
 800348c:	4814      	ldr	r0, [pc, #80]	@ (80034e0 <SGP41_Read_Data+0x6c>)
 800348e:	f003 f8ad 	bl	80065ec <HAL_I2C_Master_Transmit>
	uint8_t status = HAL_I2C_Master_Receive(&sgphi2c, (SGP41_I2C_ADDR << 1) | 0x1, results, 6, 10);
 8003492:	f107 0208 	add.w	r2, r7, #8
 8003496:	230a      	movs	r3, #10
 8003498:	9300      	str	r3, [sp, #0]
 800349a:	2306      	movs	r3, #6
 800349c:	21b3      	movs	r1, #179	@ 0xb3
 800349e:	4810      	ldr	r0, [pc, #64]	@ (80034e0 <SGP41_Read_Data+0x6c>)
 80034a0:	f003 f9bc 	bl	800681c <HAL_I2C_Master_Receive>
 80034a4:	4603      	mov	r3, r0
 80034a6:	73fb      	strb	r3, [r7, #15]

	voc_nox_results[0] = ((uint16_t)results[0]) << 8 | results[1];
 80034a8:	7a3b      	ldrb	r3, [r7, #8]
 80034aa:	b21b      	sxth	r3, r3
 80034ac:	021b      	lsls	r3, r3, #8
 80034ae:	b21a      	sxth	r2, r3
 80034b0:	7a7b      	ldrb	r3, [r7, #9]
 80034b2:	b21b      	sxth	r3, r3
 80034b4:	4313      	orrs	r3, r2
 80034b6:	b21b      	sxth	r3, r3
 80034b8:	b29a      	uxth	r2, r3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	801a      	strh	r2, [r3, #0]
	voc_nox_results[1] = ((uint16_t)results[3]) << 8 | results[4];
 80034be:	7afb      	ldrb	r3, [r7, #11]
 80034c0:	b21b      	sxth	r3, r3
 80034c2:	021b      	lsls	r3, r3, #8
 80034c4:	b21a      	sxth	r2, r3
 80034c6:	7b3b      	ldrb	r3, [r7, #12]
 80034c8:	b21b      	sxth	r3, r3
 80034ca:	4313      	orrs	r3, r2
 80034cc:	b21a      	sxth	r2, r3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	3302      	adds	r3, #2
 80034d2:	b292      	uxth	r2, r2
 80034d4:	801a      	strh	r2, [r3, #0]
	return status;
 80034d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3710      	adds	r7, #16
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	20000908 	.word	0x20000908

080034e4 <SSD1316_Set_I2C_And_Reset_Ports>:

char buffer[SSD1316_PAGE_COUNT][SSD1316_COL_COUNT];



void SSD1316_Set_I2C_And_Reset_Ports(I2C_HandleTypeDef hi2c1, GPIO_TypeDef* GPIO_P, uint16_t GPIO_Pin1) {
 80034e4:	b084      	sub	sp, #16
 80034e6:	b580      	push	{r7, lr}
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	f107 0c08 	add.w	ip, r7, #8
 80034ee:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	hi2c = hi2c1;
 80034f2:	4b0a      	ldr	r3, [pc, #40]	@ (800351c <SSD1316_Set_I2C_And_Reset_Ports+0x38>)
 80034f4:	4618      	mov	r0, r3
 80034f6:	f107 0308 	add.w	r3, r7, #8
 80034fa:	2254      	movs	r2, #84	@ 0x54
 80034fc:	4619      	mov	r1, r3
 80034fe:	f00a ffbb 	bl	800e478 <memcpy>
	RES_Port = GPIO_P;
 8003502:	4a07      	ldr	r2, [pc, #28]	@ (8003520 <SSD1316_Set_I2C_And_Reset_Ports+0x3c>)
 8003504:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003506:	6013      	str	r3, [r2, #0]
	RES_Pin = GPIO_Pin1;
 8003508:	4a06      	ldr	r2, [pc, #24]	@ (8003524 <SSD1316_Set_I2C_And_Reset_Ports+0x40>)
 800350a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800350e:	8013      	strh	r3, [r2, #0]
}
 8003510:	bf00      	nop
 8003512:	46bd      	mov	sp, r7
 8003514:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003518:	b004      	add	sp, #16
 800351a:	4770      	bx	lr
 800351c:	20000960 	.word	0x20000960
 8003520:	200009b4 	.word	0x200009b4
 8003524:	200009b8 	.word	0x200009b8

08003528 <_SSD1316_Send_Command>:


uint8_t _SSD1316_Send_Command(uint8_t command, uint8_t* data, uint8_t bytes) {
 8003528:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800352c:	b087      	sub	sp, #28
 800352e:	af02      	add	r7, sp, #8
 8003530:	4603      	mov	r3, r0
 8003532:	6039      	str	r1, [r7, #0]
 8003534:	71fb      	strb	r3, [r7, #7]
 8003536:	4613      	mov	r3, r2
 8003538:	71bb      	strb	r3, [r7, #6]
 800353a:	466b      	mov	r3, sp
 800353c:	461e      	mov	r6, r3
	uint8_t full_command[2 + bytes];
 800353e:	79bb      	ldrb	r3, [r7, #6]
 8003540:	1c99      	adds	r1, r3, #2
 8003542:	1e4b      	subs	r3, r1, #1
 8003544:	60fb      	str	r3, [r7, #12]
 8003546:	460a      	mov	r2, r1
 8003548:	2300      	movs	r3, #0
 800354a:	4690      	mov	r8, r2
 800354c:	4699      	mov	r9, r3
 800354e:	f04f 0200 	mov.w	r2, #0
 8003552:	f04f 0300 	mov.w	r3, #0
 8003556:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800355a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800355e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003562:	460a      	mov	r2, r1
 8003564:	2300      	movs	r3, #0
 8003566:	4614      	mov	r4, r2
 8003568:	461d      	mov	r5, r3
 800356a:	f04f 0200 	mov.w	r2, #0
 800356e:	f04f 0300 	mov.w	r3, #0
 8003572:	00eb      	lsls	r3, r5, #3
 8003574:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003578:	00e2      	lsls	r2, r4, #3
 800357a:	460b      	mov	r3, r1
 800357c:	3307      	adds	r3, #7
 800357e:	08db      	lsrs	r3, r3, #3
 8003580:	00db      	lsls	r3, r3, #3
 8003582:	ebad 0d03 	sub.w	sp, sp, r3
 8003586:	ab02      	add	r3, sp, #8
 8003588:	3300      	adds	r3, #0
 800358a:	60bb      	str	r3, [r7, #8]
	full_command[0] = SSD1316_WRITE_COMMAND;
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	2200      	movs	r2, #0
 8003590:	701a      	strb	r2, [r3, #0]
	full_command[1] = command;
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	79fa      	ldrb	r2, [r7, #7]
 8003596:	705a      	strb	r2, [r3, #1]
	if (bytes > 0 || (data == 0)) {
 8003598:	79bb      	ldrb	r3, [r7, #6]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d102      	bne.n	80035a4 <_SSD1316_Send_Command+0x7c>
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d106      	bne.n	80035b2 <_SSD1316_Send_Command+0x8a>
		memcpy(full_command + 2, data, bytes);
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	3302      	adds	r3, #2
 80035a8:	79ba      	ldrb	r2, [r7, #6]
 80035aa:	6839      	ldr	r1, [r7, #0]
 80035ac:	4618      	mov	r0, r3
 80035ae:	f00a ff63 	bl	800e478 <memcpy>
	}


	return (HAL_I2C_Master_Transmit(&hi2c, SSD1316_I2C_ADDR, full_command, 2 + bytes, 10) != HAL_OK);
 80035b2:	79bb      	ldrb	r3, [r7, #6]
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	3302      	adds	r3, #2
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	220a      	movs	r2, #10
 80035bc:	9200      	str	r2, [sp, #0]
 80035be:	68ba      	ldr	r2, [r7, #8]
 80035c0:	2178      	movs	r1, #120	@ 0x78
 80035c2:	4807      	ldr	r0, [pc, #28]	@ (80035e0 <_SSD1316_Send_Command+0xb8>)
 80035c4:	f003 f812 	bl	80065ec <HAL_I2C_Master_Transmit>
 80035c8:	4603      	mov	r3, r0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	bf14      	ite	ne
 80035ce:	2301      	movne	r3, #1
 80035d0:	2300      	moveq	r3, #0
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	46b5      	mov	sp, r6
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3714      	adds	r7, #20
 80035da:	46bd      	mov	sp, r7
 80035dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80035e0:	20000960 	.word	0x20000960

080035e4 <_SSD1316_Write_Byte>:


uint8_t _SSD1316_Write_Byte(uint8_t data) {
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b086      	sub	sp, #24
 80035e8:	af02      	add	r7, sp, #8
 80035ea:	4603      	mov	r3, r0
 80035ec:	71fb      	strb	r3, [r7, #7]
	uint8_t full_command[2] = {SSD1316_WRITE_DATA,  data};
 80035ee:	2340      	movs	r3, #64	@ 0x40
 80035f0:	733b      	strb	r3, [r7, #12]
 80035f2:	79fb      	ldrb	r3, [r7, #7]
 80035f4:	737b      	strb	r3, [r7, #13]
	return (HAL_I2C_Master_Transmit(&hi2c, SSD1316_I2C_ADDR, full_command, 2 , 10) != HAL_OK);
 80035f6:	f107 020c 	add.w	r2, r7, #12
 80035fa:	230a      	movs	r3, #10
 80035fc:	9300      	str	r3, [sp, #0]
 80035fe:	2302      	movs	r3, #2
 8003600:	2178      	movs	r1, #120	@ 0x78
 8003602:	4806      	ldr	r0, [pc, #24]	@ (800361c <_SSD1316_Write_Byte+0x38>)
 8003604:	f002 fff2 	bl	80065ec <HAL_I2C_Master_Transmit>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	bf14      	ite	ne
 800360e:	2301      	movne	r3, #1
 8003610:	2300      	moveq	r3, #0
 8003612:	b2db      	uxtb	r3, r3
}
 8003614:	4618      	mov	r0, r3
 8003616:	3710      	adds	r7, #16
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	20000960 	.word	0x20000960

08003620 <SSD1316_Init>:


uint8_t SSD1316_Init() {
 8003620:	b580      	push	{r7, lr}
 8003622:	af00      	add	r7, sp, #0
	if (!RES_Pin) return 1;		// Must run _SSD1316_Set_I2C_And_Reser_Ports() first
 8003624:	4b19      	ldr	r3, [pc, #100]	@ (800368c <SSD1316_Init+0x6c>)
 8003626:	881b      	ldrh	r3, [r3, #0]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d101      	bne.n	8003630 <SSD1316_Init+0x10>
 800362c:	2301      	movs	r3, #1
 800362e:	e02a      	b.n	8003686 <SSD1316_Init+0x66>


	SSD1316_Reset();
 8003630:	f000 f82e 	bl	8003690 <SSD1316_Reset>
	if (SSD1316_Set_Charge_Pump_Enable(true) != HAL_OK) return 1;
 8003634:	2001      	movs	r0, #1
 8003636:	f000 f85d 	bl	80036f4 <SSD1316_Set_Charge_Pump_Enable>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d001      	beq.n	8003644 <SSD1316_Init+0x24>
 8003640:	2301      	movs	r3, #1
 8003642:	e020      	b.n	8003686 <SSD1316_Init+0x66>
	HAL_Delay(100);
 8003644:	2064      	movs	r0, #100	@ 0x64
 8003646:	f001 f901 	bl	800484c <HAL_Delay>

	if (SSD1316_Set_Page_Address_Mode(false) != HAL_OK) return 1;
 800364a:	2000      	movs	r0, #0
 800364c:	f000 f8b3 	bl	80037b6 <SSD1316_Set_Page_Address_Mode>
 8003650:	4603      	mov	r3, r0
 8003652:	2b00      	cmp	r3, #0
 8003654:	d001      	beq.n	800365a <SSD1316_Init+0x3a>
 8003656:	2301      	movs	r3, #1
 8003658:	e015      	b.n	8003686 <SSD1316_Init+0x66>
	if (SSD1316_Set_Reference_Type(true, false) != HAL_OK) return 1;
 800365a:	2100      	movs	r1, #0
 800365c:	2001      	movs	r0, #1
 800365e:	f000 f876 	bl	800374e <SSD1316_Set_Reference_Type>
 8003662:	4603      	mov	r3, r0
 8003664:	2b00      	cmp	r3, #0
 8003666:	d001      	beq.n	800366c <SSD1316_Init+0x4c>
 8003668:	2301      	movs	r3, #1
 800366a:	e00c      	b.n	8003686 <SSD1316_Init+0x66>
	if (SSD1316_Flip_Screen(true) != HAL_OK) return 1;
 800366c:	2001      	movs	r0, #1
 800366e:	f000 f8b9 	bl	80037e4 <SSD1316_Flip_Screen>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d001      	beq.n	800367c <SSD1316_Init+0x5c>
 8003678:	2301      	movs	r3, #1
 800367a:	e004      	b.n	8003686 <SSD1316_Init+0x66>


	SSD1316_Set_Cursor_Position(0, 0);
 800367c:	2100      	movs	r1, #0
 800367e:	2000      	movs	r0, #0
 8003680:	f000 f8c6 	bl	8003810 <SSD1316_Set_Cursor_Position>
	//if (SSD1316_Clear_Screen() != HAL_OK) return 1;

	return 0;
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	200009b8 	.word	0x200009b8

08003690 <SSD1316_Reset>:


void SSD1316_Reset() {
 8003690:	b580      	push	{r7, lr}
 8003692:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RES_Port, RES_Pin, GPIO_PIN_RESET);
 8003694:	4b0a      	ldr	r3, [pc, #40]	@ (80036c0 <SSD1316_Reset+0x30>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a0a      	ldr	r2, [pc, #40]	@ (80036c4 <SSD1316_Reset+0x34>)
 800369a:	8811      	ldrh	r1, [r2, #0]
 800369c:	2200      	movs	r2, #0
 800369e:	4618      	mov	r0, r3
 80036a0:	f002 fef0 	bl	8006484 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80036a4:	2001      	movs	r0, #1
 80036a6:	f001 f8d1 	bl	800484c <HAL_Delay>
	HAL_GPIO_WritePin(RES_Port, RES_Pin, GPIO_PIN_SET);
 80036aa:	4b05      	ldr	r3, [pc, #20]	@ (80036c0 <SSD1316_Reset+0x30>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a05      	ldr	r2, [pc, #20]	@ (80036c4 <SSD1316_Reset+0x34>)
 80036b0:	8811      	ldrh	r1, [r2, #0]
 80036b2:	2201      	movs	r2, #1
 80036b4:	4618      	mov	r0, r3
 80036b6:	f002 fee5 	bl	8006484 <HAL_GPIO_WritePin>
	return;
 80036ba:	bf00      	nop
}
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	200009b4 	.word	0x200009b4
 80036c4:	200009b8 	.word	0x200009b8

080036c8 <SSD1316_Set_Screen_Enable>:

uint8_t SSD1316_Set_Screen_Enable(bool enable) {
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	4603      	mov	r3, r0
 80036d0:	71fb      	strb	r3, [r7, #7]
	uint8_t command =  SSD1316_SET_DISPLAY_ENABLE | enable;
 80036d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036d6:	f063 0351 	orn	r3, r3, #81	@ 0x51
 80036da:	b25b      	sxtb	r3, r3
 80036dc:	73fb      	strb	r3, [r7, #15]
	return _SSD1316_Send_Command(command, 0, 0);
 80036de:	7bfb      	ldrb	r3, [r7, #15]
 80036e0:	2200      	movs	r2, #0
 80036e2:	2100      	movs	r1, #0
 80036e4:	4618      	mov	r0, r3
 80036e6:	f7ff ff1f 	bl	8003528 <_SSD1316_Send_Command>
 80036ea:	4603      	mov	r3, r0
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	3710      	adds	r7, #16
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}

080036f4 <SSD1316_Set_Charge_Pump_Enable>:


uint8_t SSD1316_Set_Charge_Pump_Enable(bool enable) {
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	4603      	mov	r3, r0
 80036fc:	71fb      	strb	r3, [r7, #7]
	uint8_t command =  SSD1316_SET_CHARGE_PUMP_MODE;
 80036fe:	238d      	movs	r3, #141	@ 0x8d
 8003700:	73fb      	strb	r3, [r7, #15]
	uint8_t data = 0x00 | (enable << 2);
 8003702:	79fb      	ldrb	r3, [r7, #7]
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	b2db      	uxtb	r3, r3
 8003708:	73bb      	strb	r3, [r7, #14]
	return _SSD1316_Send_Command(command, &data, 1);
 800370a:	f107 010e 	add.w	r1, r7, #14
 800370e:	7bfb      	ldrb	r3, [r7, #15]
 8003710:	2201      	movs	r2, #1
 8003712:	4618      	mov	r0, r3
 8003714:	f7ff ff08 	bl	8003528 <_SSD1316_Send_Command>
 8003718:	4603      	mov	r3, r0
}
 800371a:	4618      	mov	r0, r3
 800371c:	3710      	adds	r7, #16
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}

08003722 <SSD1316_Set_Screen_Invert>:


uint8_t	SSD1316_Set_Screen_Invert(bool enable) {
 8003722:	b580      	push	{r7, lr}
 8003724:	b084      	sub	sp, #16
 8003726:	af00      	add	r7, sp, #0
 8003728:	4603      	mov	r3, r0
 800372a:	71fb      	strb	r3, [r7, #7]
	uint8_t command =  SSD1316_SET_DISPLAY_INVERSION | enable;
 800372c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003730:	f063 0359 	orn	r3, r3, #89	@ 0x59
 8003734:	b25b      	sxtb	r3, r3
 8003736:	73fb      	strb	r3, [r7, #15]
	return _SSD1316_Send_Command(command, 0, 0);
 8003738:	7bfb      	ldrb	r3, [r7, #15]
 800373a:	2200      	movs	r2, #0
 800373c:	2100      	movs	r1, #0
 800373e:	4618      	mov	r0, r3
 8003740:	f7ff fef2 	bl	8003528 <_SSD1316_Send_Command>
 8003744:	4603      	mov	r3, r0
}
 8003746:	4618      	mov	r0, r3
 8003748:	3710      	adds	r7, #16
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}

0800374e <SSD1316_Set_Reference_Type>:
	uint8_t command =  SSD1316_SET_RAM_MODE | !enable;
	return _SSD1316_Send_Command(command, 0, 0);
}


uint8_t SSD1316_Set_Reference_Type(bool iref, bool vref) {
 800374e:	b580      	push	{r7, lr}
 8003750:	b084      	sub	sp, #16
 8003752:	af00      	add	r7, sp, #0
 8003754:	4603      	mov	r3, r0
 8003756:	460a      	mov	r2, r1
 8003758:	71fb      	strb	r3, [r7, #7]
 800375a:	4613      	mov	r3, r2
 800375c:	71bb      	strb	r3, [r7, #6]
	uint8_t command =  SSD1316_SET_REFERENCE_TYPE;
 800375e:	23ad      	movs	r3, #173	@ 0xad
 8003760:	73fb      	strb	r3, [r7, #15]
	uint8_t data = 0x00 | (iref << 4) | (vref << 1);
 8003762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003766:	011b      	lsls	r3, r3, #4
 8003768:	b25a      	sxtb	r2, r3
 800376a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800376e:	005b      	lsls	r3, r3, #1
 8003770:	b25b      	sxtb	r3, r3
 8003772:	4313      	orrs	r3, r2
 8003774:	b25b      	sxtb	r3, r3
 8003776:	b2db      	uxtb	r3, r3
 8003778:	73bb      	strb	r3, [r7, #14]
	return _SSD1316_Send_Command(command, &data, 1);
 800377a:	f107 010e 	add.w	r1, r7, #14
 800377e:	7bfb      	ldrb	r3, [r7, #15]
 8003780:	2201      	movs	r2, #1
 8003782:	4618      	mov	r0, r3
 8003784:	f7ff fed0 	bl	8003528 <_SSD1316_Send_Command>
 8003788:	4603      	mov	r3, r0
}
 800378a:	4618      	mov	r0, r3
 800378c:	3710      	adds	r7, #16
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}

08003792 <SSD1316_Set_Contrast>:


uint8_t SSD1316_Set_Contrast(uint8_t level) {
 8003792:	b580      	push	{r7, lr}
 8003794:	b084      	sub	sp, #16
 8003796:	af00      	add	r7, sp, #0
 8003798:	4603      	mov	r3, r0
 800379a:	71fb      	strb	r3, [r7, #7]
	uint8_t command =  SSD1316_SET_CONTRAST_CONTROL;
 800379c:	2381      	movs	r3, #129	@ 0x81
 800379e:	73fb      	strb	r3, [r7, #15]
	return _SSD1316_Send_Command(command, &level, 1);
 80037a0:	1df9      	adds	r1, r7, #7
 80037a2:	7bfb      	ldrb	r3, [r7, #15]
 80037a4:	2201      	movs	r2, #1
 80037a6:	4618      	mov	r0, r3
 80037a8:	f7ff febe 	bl	8003528 <_SSD1316_Send_Command>
 80037ac:	4603      	mov	r3, r0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3710      	adds	r7, #16
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <SSD1316_Set_Page_Address_Mode>:


uint8_t SSD1316_Set_Page_Address_Mode(bool page_addressing) {
 80037b6:	b580      	push	{r7, lr}
 80037b8:	b084      	sub	sp, #16
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	4603      	mov	r3, r0
 80037be:	71fb      	strb	r3, [r7, #7]
	uint8_t command =  SSD1316_SET_MEMORY_ADDR_MODE;
 80037c0:	2320      	movs	r3, #32
 80037c2:	73fb      	strb	r3, [r7, #15]
	uint8_t data = 0x00 | (page_addressing << 1);
 80037c4:	79fb      	ldrb	r3, [r7, #7]
 80037c6:	005b      	lsls	r3, r3, #1
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	73bb      	strb	r3, [r7, #14]
	return _SSD1316_Send_Command(command, &data, 1);
 80037cc:	f107 010e 	add.w	r1, r7, #14
 80037d0:	7bfb      	ldrb	r3, [r7, #15]
 80037d2:	2201      	movs	r2, #1
 80037d4:	4618      	mov	r0, r3
 80037d6:	f7ff fea7 	bl	8003528 <_SSD1316_Send_Command>
 80037da:	4603      	mov	r3, r0
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3710      	adds	r7, #16
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}

080037e4 <SSD1316_Flip_Screen>:


uint8_t SSD1316_Flip_Screen(bool enable) {
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b084      	sub	sp, #16
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	4603      	mov	r3, r0
 80037ec:	71fb      	strb	r3, [r7, #7]
	uint8_t command =  SSD1316_SET_SEGMENT_REMAP | enable;
 80037ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037f2:	f063 035f 	orn	r3, r3, #95	@ 0x5f
 80037f6:	b25b      	sxtb	r3, r3
 80037f8:	73fb      	strb	r3, [r7, #15]
	return _SSD1316_Send_Command(command, 0, 0);
 80037fa:	7bfb      	ldrb	r3, [r7, #15]
 80037fc:	2200      	movs	r2, #0
 80037fe:	2100      	movs	r1, #0
 8003800:	4618      	mov	r0, r3
 8003802:	f7ff fe91 	bl	8003528 <_SSD1316_Send_Command>
 8003806:	4603      	mov	r3, r0
}
 8003808:	4618      	mov	r0, r3
 800380a:	3710      	adds	r7, #16
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}

08003810 <SSD1316_Set_Cursor_Position>:


void SSD1316_Set_Cursor_Position(uint8_t x, uint8_t y) {
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	4603      	mov	r3, r0
 8003818:	460a      	mov	r2, r1
 800381a:	71fb      	strb	r3, [r7, #7]
 800381c:	4613      	mov	r3, r2
 800381e:	71bb      	strb	r3, [r7, #6]
	cursor_x = x;
 8003820:	4a05      	ldr	r2, [pc, #20]	@ (8003838 <SSD1316_Set_Cursor_Position+0x28>)
 8003822:	79fb      	ldrb	r3, [r7, #7]
 8003824:	7013      	strb	r3, [r2, #0]
	cursor_y = y;
 8003826:	4a05      	ldr	r2, [pc, #20]	@ (800383c <SSD1316_Set_Cursor_Position+0x2c>)
 8003828:	79bb      	ldrb	r3, [r7, #6]
 800382a:	7013      	strb	r3, [r2, #0]
	return;
 800382c:	bf00      	nop
}
 800382e:	370c      	adds	r7, #12
 8003830:	46bd      	mov	sp, r7
 8003832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003836:	4770      	bx	lr
 8003838:	2000095c 	.word	0x2000095c
 800383c:	2000095d 	.word	0x2000095d

08003840 <SSD1316_Update_Screen>:


uint8_t SSD1316_Update_Screen() {
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
	uint8_t col_data[2]= {0x00, 0x7F};
 8003846:	f44f 43fe 	mov.w	r3, #32512	@ 0x7f00
 800384a:	80bb      	strh	r3, [r7, #4]
	_SSD1316_Send_Command(SSD1316_SET_COL_ADDR_VH_MODE, col_data, 2);	// Col position 0
 800384c:	1d3b      	adds	r3, r7, #4
 800384e:	2202      	movs	r2, #2
 8003850:	4619      	mov	r1, r3
 8003852:	2021      	movs	r0, #33	@ 0x21
 8003854:	f7ff fe68 	bl	8003528 <_SSD1316_Send_Command>

	uint8_t page_data[2]= {0x00, 0x04};
 8003858:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800385c:	803b      	strh	r3, [r7, #0]
	 _SSD1316_Send_Command(SSD1316_SET_PAGE_ADDR_VH_MODE, page_data, 2); // Row position 0
 800385e:	463b      	mov	r3, r7
 8003860:	2202      	movs	r2, #2
 8003862:	4619      	mov	r1, r3
 8003864:	2022      	movs	r0, #34	@ 0x22
 8003866:	f7ff fe5f 	bl	8003528 <_SSD1316_Send_Command>


	 for (uint8_t page = 0; page < SSD1316_PAGE_COUNT; page++) {
 800386a:	2300      	movs	r3, #0
 800386c:	71fb      	strb	r3, [r7, #7]
 800386e:	e016      	b.n	800389e <SSD1316_Update_Screen+0x5e>
		 for (uint8_t col = 0; col < SSD1316_COL_COUNT; col++) {
 8003870:	2300      	movs	r3, #0
 8003872:	71bb      	strb	r3, [r7, #6]
 8003874:	e00c      	b.n	8003890 <SSD1316_Update_Screen+0x50>
			 _SSD1316_Write_Byte(buffer[page][col]);
 8003876:	79fa      	ldrb	r2, [r7, #7]
 8003878:	79bb      	ldrb	r3, [r7, #6]
 800387a:	490d      	ldr	r1, [pc, #52]	@ (80038b0 <SSD1316_Update_Screen+0x70>)
 800387c:	01d2      	lsls	r2, r2, #7
 800387e:	440a      	add	r2, r1
 8003880:	4413      	add	r3, r2
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	4618      	mov	r0, r3
 8003886:	f7ff fead 	bl	80035e4 <_SSD1316_Write_Byte>
		 for (uint8_t col = 0; col < SSD1316_COL_COUNT; col++) {
 800388a:	79bb      	ldrb	r3, [r7, #6]
 800388c:	3301      	adds	r3, #1
 800388e:	71bb      	strb	r3, [r7, #6]
 8003890:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003894:	2b00      	cmp	r3, #0
 8003896:	daee      	bge.n	8003876 <SSD1316_Update_Screen+0x36>
	 for (uint8_t page = 0; page < SSD1316_PAGE_COUNT; page++) {
 8003898:	79fb      	ldrb	r3, [r7, #7]
 800389a:	3301      	adds	r3, #1
 800389c:	71fb      	strb	r3, [r7, #7]
 800389e:	79fb      	ldrb	r3, [r7, #7]
 80038a0:	2b04      	cmp	r3, #4
 80038a2:	d9e5      	bls.n	8003870 <SSD1316_Update_Screen+0x30>
		 }
	 }

	 return 0;
 80038a4:	2300      	movs	r3, #0
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	3708      	adds	r7, #8
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	200009bc 	.word	0x200009bc

080038b4 <SSD1316_Clear_Screen>:


//uint8_t SSD1316_Update_Screen_Portion(uint8_t* rect);


uint8_t SSD1316_Clear_Screen() {
 80038b4:	b580      	push	{r7, lr}
 80038b6:	af00      	add	r7, sp, #0
	SSD1316_Clear_Buffer();
 80038b8:	f000 f806 	bl	80038c8 <SSD1316_Clear_Buffer>
	return SSD1316_Update_Screen();
 80038bc:	f7ff ffc0 	bl	8003840 <SSD1316_Update_Screen>
 80038c0:	4603      	mov	r3, r0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	bd80      	pop	{r7, pc}
	...

080038c8 <SSD1316_Clear_Buffer>:


void SSD1316_Clear_Buffer() {
 80038c8:	b580      	push	{r7, lr}
 80038ca:	af00      	add	r7, sp, #0
	memset(buffer, 0, sizeof(buffer));
 80038cc:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80038d0:	2100      	movs	r1, #0
 80038d2:	4802      	ldr	r0, [pc, #8]	@ (80038dc <SSD1316_Clear_Buffer+0x14>)
 80038d4:	f00a fd9c 	bl	800e410 <memset>
	return;
 80038d8:	bf00      	nop
}
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	200009bc 	.word	0x200009bc

080038e0 <SSD1316_Write_Character>:


uint8_t SSD1316_Write_Character(char value, bool append) {
 80038e0:	b490      	push	{r4, r7}
 80038e2:	b086      	sub	sp, #24
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	4603      	mov	r3, r0
 80038e8:	460a      	mov	r2, r1
 80038ea:	71fb      	strb	r3, [r7, #7]
 80038ec:	4613      	mov	r3, r2
 80038ee:	71bb      	strb	r3, [r7, #6]
	if (cursor_x > SSD1316_COL_COUNT - SMALL_CHARS_COLS_LENGTH) return 1;
 80038f0:	4b6f      	ldr	r3, [pc, #444]	@ (8003ab0 <SSD1316_Write_Character+0x1d0>)
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	2b7b      	cmp	r3, #123	@ 0x7b
 80038f6:	d901      	bls.n	80038fc <SSD1316_Write_Character+0x1c>
 80038f8:	2301      	movs	r3, #1
 80038fa:	e0d3      	b.n	8003aa4 <SSD1316_Write_Character+0x1c4>
	if (cursor_y > SSD1316_ROW_COUNT - SMALL_CHARS_COLS_HEIGHT) return 2;
 80038fc:	4b6d      	ldr	r3, [pc, #436]	@ (8003ab4 <SSD1316_Write_Character+0x1d4>)
 80038fe:	781b      	ldrb	r3, [r3, #0]
 8003900:	2b20      	cmp	r3, #32
 8003902:	d901      	bls.n	8003908 <SSD1316_Write_Character+0x28>
 8003904:	2302      	movs	r3, #2
 8003906:	e0cd      	b.n	8003aa4 <SSD1316_Write_Character+0x1c4>

	//uint8_t char_top = (uint8_t) value >> (cursor_y % 8);
	uint8_t data_top[SMALL_CHARS_COLS_LENGTH];
	uint8_t data_bottom[SMALL_CHARS_COLS_LENGTH];
	for (uint8_t i = 0; i < SMALL_CHARS_COLS_LENGTH; i++) {
 8003908:	2300      	movs	r3, #0
 800390a:	75fb      	strb	r3, [r7, #23]
 800390c:	e032      	b.n	8003974 <SSD1316_Write_Character+0x94>
		data_bottom[i] = FONTSMALL[value - 0x20][i] << (cursor_y % 8);
 800390e:	79fb      	ldrb	r3, [r7, #7]
 8003910:	f1a3 0220 	sub.w	r2, r3, #32
 8003914:	7df9      	ldrb	r1, [r7, #23]
 8003916:	4868      	ldr	r0, [pc, #416]	@ (8003ab8 <SSD1316_Write_Character+0x1d8>)
 8003918:	4613      	mov	r3, r2
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	4413      	add	r3, r2
 800391e:	4403      	add	r3, r0
 8003920:	440b      	add	r3, r1
 8003922:	781b      	ldrb	r3, [r3, #0]
 8003924:	461a      	mov	r2, r3
 8003926:	4b63      	ldr	r3, [pc, #396]	@ (8003ab4 <SSD1316_Write_Character+0x1d4>)
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	f003 0307 	and.w	r3, r3, #7
 800392e:	409a      	lsls	r2, r3
 8003930:	7dfb      	ldrb	r3, [r7, #23]
 8003932:	b2d2      	uxtb	r2, r2
 8003934:	3318      	adds	r3, #24
 8003936:	443b      	add	r3, r7
 8003938:	f803 2c10 	strb.w	r2, [r3, #-16]
		data_top[i] = FONTSMALL[value - 0x20][i] >> (8 - (cursor_y % 8));
 800393c:	79fb      	ldrb	r3, [r7, #7]
 800393e:	f1a3 0220 	sub.w	r2, r3, #32
 8003942:	7df9      	ldrb	r1, [r7, #23]
 8003944:	485c      	ldr	r0, [pc, #368]	@ (8003ab8 <SSD1316_Write_Character+0x1d8>)
 8003946:	4613      	mov	r3, r2
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	4413      	add	r3, r2
 800394c:	4403      	add	r3, r0
 800394e:	440b      	add	r3, r1
 8003950:	781b      	ldrb	r3, [r3, #0]
 8003952:	461a      	mov	r2, r3
 8003954:	4b57      	ldr	r3, [pc, #348]	@ (8003ab4 <SSD1316_Write_Character+0x1d4>)
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	f003 0307 	and.w	r3, r3, #7
 800395c:	f1c3 0308 	rsb	r3, r3, #8
 8003960:	411a      	asrs	r2, r3
 8003962:	7dfb      	ldrb	r3, [r7, #23]
 8003964:	b2d2      	uxtb	r2, r2
 8003966:	3318      	adds	r3, #24
 8003968:	443b      	add	r3, r7
 800396a:	f803 2c08 	strb.w	r2, [r3, #-8]
	for (uint8_t i = 0; i < SMALL_CHARS_COLS_LENGTH; i++) {
 800396e:	7dfb      	ldrb	r3, [r7, #23]
 8003970:	3301      	adds	r3, #1
 8003972:	75fb      	strb	r3, [r7, #23]
 8003974:	7dfb      	ldrb	r3, [r7, #23]
 8003976:	2b04      	cmp	r3, #4
 8003978:	d9c9      	bls.n	800390e <SSD1316_Write_Character+0x2e>
	}

	bool single_page = (cursor_y % 8) == 0;
 800397a:	4b4e      	ldr	r3, [pc, #312]	@ (8003ab4 <SSD1316_Write_Character+0x1d4>)
 800397c:	781b      	ldrb	r3, [r3, #0]
 800397e:	f003 0307 	and.w	r3, r3, #7
 8003982:	b2db      	uxtb	r3, r3
 8003984:	2b00      	cmp	r3, #0
 8003986:	bf0c      	ite	eq
 8003988:	2301      	moveq	r3, #1
 800398a:	2300      	movne	r3, #0
 800398c:	757b      	strb	r3, [r7, #21]

	for (uint8_t i = 0; i < SMALL_CHARS_COLS_LENGTH; i++) {
 800398e:	2300      	movs	r3, #0
 8003990:	75bb      	strb	r3, [r7, #22]
 8003992:	e082      	b.n	8003a9a <SSD1316_Write_Character+0x1ba>
		if (append) {
 8003994:	79bb      	ldrb	r3, [r7, #6]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d04c      	beq.n	8003a34 <SSD1316_Write_Character+0x154>
			if (!single_page)buffer[cursor_y / 8 + 1][cursor_x + i] |= data_top[i];
 800399a:	7d7b      	ldrb	r3, [r7, #21]
 800399c:	f083 0301 	eor.w	r3, r3, #1
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d023      	beq.n	80039ee <SSD1316_Write_Character+0x10e>
 80039a6:	4b43      	ldr	r3, [pc, #268]	@ (8003ab4 <SSD1316_Write_Character+0x1d4>)
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	08db      	lsrs	r3, r3, #3
 80039ac:	b2dc      	uxtb	r4, r3
 80039ae:	4623      	mov	r3, r4
 80039b0:	1c5a      	adds	r2, r3, #1
 80039b2:	4b3f      	ldr	r3, [pc, #252]	@ (8003ab0 <SSD1316_Write_Character+0x1d0>)
 80039b4:	781b      	ldrb	r3, [r3, #0]
 80039b6:	4619      	mov	r1, r3
 80039b8:	7dbb      	ldrb	r3, [r7, #22]
 80039ba:	440b      	add	r3, r1
 80039bc:	493f      	ldr	r1, [pc, #252]	@ (8003abc <SSD1316_Write_Character+0x1dc>)
 80039be:	01d2      	lsls	r2, r2, #7
 80039c0:	440a      	add	r2, r1
 80039c2:	4413      	add	r3, r2
 80039c4:	7818      	ldrb	r0, [r3, #0]
 80039c6:	7dbb      	ldrb	r3, [r7, #22]
 80039c8:	3318      	adds	r3, #24
 80039ca:	443b      	add	r3, r7
 80039cc:	f813 1c08 	ldrb.w	r1, [r3, #-8]
 80039d0:	4623      	mov	r3, r4
 80039d2:	1c5a      	adds	r2, r3, #1
 80039d4:	4b36      	ldr	r3, [pc, #216]	@ (8003ab0 <SSD1316_Write_Character+0x1d0>)
 80039d6:	781b      	ldrb	r3, [r3, #0]
 80039d8:	461c      	mov	r4, r3
 80039da:	7dbb      	ldrb	r3, [r7, #22]
 80039dc:	4423      	add	r3, r4
 80039de:	4301      	orrs	r1, r0
 80039e0:	b2c8      	uxtb	r0, r1
 80039e2:	4936      	ldr	r1, [pc, #216]	@ (8003abc <SSD1316_Write_Character+0x1dc>)
 80039e4:	01d2      	lsls	r2, r2, #7
 80039e6:	440a      	add	r2, r1
 80039e8:	4413      	add	r3, r2
 80039ea:	4602      	mov	r2, r0
 80039ec:	701a      	strb	r2, [r3, #0]
			buffer[(cursor_y / 8)][cursor_x + i] |= data_bottom[i];
 80039ee:	4b31      	ldr	r3, [pc, #196]	@ (8003ab4 <SSD1316_Write_Character+0x1d4>)
 80039f0:	781b      	ldrb	r3, [r3, #0]
 80039f2:	08db      	lsrs	r3, r3, #3
 80039f4:	b2d8      	uxtb	r0, r3
 80039f6:	4602      	mov	r2, r0
 80039f8:	4b2d      	ldr	r3, [pc, #180]	@ (8003ab0 <SSD1316_Write_Character+0x1d0>)
 80039fa:	781b      	ldrb	r3, [r3, #0]
 80039fc:	4619      	mov	r1, r3
 80039fe:	7dbb      	ldrb	r3, [r7, #22]
 8003a00:	440b      	add	r3, r1
 8003a02:	492e      	ldr	r1, [pc, #184]	@ (8003abc <SSD1316_Write_Character+0x1dc>)
 8003a04:	01d2      	lsls	r2, r2, #7
 8003a06:	440a      	add	r2, r1
 8003a08:	4413      	add	r3, r2
 8003a0a:	7819      	ldrb	r1, [r3, #0]
 8003a0c:	7dbb      	ldrb	r3, [r7, #22]
 8003a0e:	3318      	adds	r3, #24
 8003a10:	443b      	add	r3, r7
 8003a12:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8003a16:	4604      	mov	r4, r0
 8003a18:	4b25      	ldr	r3, [pc, #148]	@ (8003ab0 <SSD1316_Write_Character+0x1d0>)
 8003a1a:	781b      	ldrb	r3, [r3, #0]
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	7dbb      	ldrb	r3, [r7, #22]
 8003a20:	4403      	add	r3, r0
 8003a22:	430a      	orrs	r2, r1
 8003a24:	b2d0      	uxtb	r0, r2
 8003a26:	4925      	ldr	r1, [pc, #148]	@ (8003abc <SSD1316_Write_Character+0x1dc>)
 8003a28:	01e2      	lsls	r2, r4, #7
 8003a2a:	440a      	add	r2, r1
 8003a2c:	4413      	add	r3, r2
 8003a2e:	4602      	mov	r2, r0
 8003a30:	701a      	strb	r2, [r3, #0]
 8003a32:	e02f      	b.n	8003a94 <SSD1316_Write_Character+0x1b4>
		} else {
			if (!single_page) buffer[(cursor_y / 8) + 1][cursor_x + i] = data_top[i];
 8003a34:	7d7b      	ldrb	r3, [r7, #21]
 8003a36:	f083 0301 	eor.w	r3, r3, #1
 8003a3a:	b2db      	uxtb	r3, r3
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d014      	beq.n	8003a6a <SSD1316_Write_Character+0x18a>
 8003a40:	7db9      	ldrb	r1, [r7, #22]
 8003a42:	4b1c      	ldr	r3, [pc, #112]	@ (8003ab4 <SSD1316_Write_Character+0x1d4>)
 8003a44:	781b      	ldrb	r3, [r3, #0]
 8003a46:	08db      	lsrs	r3, r3, #3
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	1c5a      	adds	r2, r3, #1
 8003a4c:	4b18      	ldr	r3, [pc, #96]	@ (8003ab0 <SSD1316_Write_Character+0x1d0>)
 8003a4e:	781b      	ldrb	r3, [r3, #0]
 8003a50:	4618      	mov	r0, r3
 8003a52:	7dbb      	ldrb	r3, [r7, #22]
 8003a54:	4403      	add	r3, r0
 8003a56:	3118      	adds	r1, #24
 8003a58:	4439      	add	r1, r7
 8003a5a:	f811 0c08 	ldrb.w	r0, [r1, #-8]
 8003a5e:	4917      	ldr	r1, [pc, #92]	@ (8003abc <SSD1316_Write_Character+0x1dc>)
 8003a60:	01d2      	lsls	r2, r2, #7
 8003a62:	440a      	add	r2, r1
 8003a64:	4413      	add	r3, r2
 8003a66:	4602      	mov	r2, r0
 8003a68:	701a      	strb	r2, [r3, #0]
			buffer[cursor_y / 8][cursor_x + i] = data_bottom[i];
 8003a6a:	7dba      	ldrb	r2, [r7, #22]
 8003a6c:	4b11      	ldr	r3, [pc, #68]	@ (8003ab4 <SSD1316_Write_Character+0x1d4>)
 8003a6e:	781b      	ldrb	r3, [r3, #0]
 8003a70:	08db      	lsrs	r3, r3, #3
 8003a72:	b2db      	uxtb	r3, r3
 8003a74:	461c      	mov	r4, r3
 8003a76:	4b0e      	ldr	r3, [pc, #56]	@ (8003ab0 <SSD1316_Write_Character+0x1d0>)
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	4619      	mov	r1, r3
 8003a7c:	7dbb      	ldrb	r3, [r7, #22]
 8003a7e:	440b      	add	r3, r1
 8003a80:	3218      	adds	r2, #24
 8003a82:	443a      	add	r2, r7
 8003a84:	f812 0c10 	ldrb.w	r0, [r2, #-16]
 8003a88:	490c      	ldr	r1, [pc, #48]	@ (8003abc <SSD1316_Write_Character+0x1dc>)
 8003a8a:	01e2      	lsls	r2, r4, #7
 8003a8c:	440a      	add	r2, r1
 8003a8e:	4413      	add	r3, r2
 8003a90:	4602      	mov	r2, r0
 8003a92:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < SMALL_CHARS_COLS_LENGTH; i++) {
 8003a94:	7dbb      	ldrb	r3, [r7, #22]
 8003a96:	3301      	adds	r3, #1
 8003a98:	75bb      	strb	r3, [r7, #22]
 8003a9a:	7dbb      	ldrb	r3, [r7, #22]
 8003a9c:	2b04      	cmp	r3, #4
 8003a9e:	f67f af79 	bls.w	8003994 <SSD1316_Write_Character+0xb4>
		}
	}

	return 0;
 8003aa2:	2300      	movs	r3, #0
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3718      	adds	r7, #24
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bc90      	pop	{r4, r7}
 8003aac:	4770      	bx	lr
 8003aae:	bf00      	nop
 8003ab0:	2000095c 	.word	0x2000095c
 8003ab4:	2000095d 	.word	0x2000095d
 8003ab8:	0800fa64 	.word	0x0800fa64
 8003abc:	200009bc 	.word	0x200009bc

08003ac0 <SSD1316_Write_Tiny_Digit>:

uint8_t SSD1316_Write_Tiny_Digit(char value, bool append) {
 8003ac0:	b490      	push	{r4, r7}
 8003ac2:	b086      	sub	sp, #24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	460a      	mov	r2, r1
 8003aca:	71fb      	strb	r3, [r7, #7]
 8003acc:	4613      	mov	r3, r2
 8003ace:	71bb      	strb	r3, [r7, #6]
	if (cursor_x > SSD1316_COL_COUNT - TINY_CHARS_COLS_LENGTH) return 1;
 8003ad0:	4b6f      	ldr	r3, [pc, #444]	@ (8003c90 <SSD1316_Write_Tiny_Digit+0x1d0>)
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	2b7d      	cmp	r3, #125	@ 0x7d
 8003ad6:	d901      	bls.n	8003adc <SSD1316_Write_Tiny_Digit+0x1c>
 8003ad8:	2301      	movs	r3, #1
 8003ada:	e0d3      	b.n	8003c84 <SSD1316_Write_Tiny_Digit+0x1c4>
	if (cursor_y > SSD1316_ROW_COUNT - TINY_CHARS_COLS_HEIGHT) return 2;
 8003adc:	4b6d      	ldr	r3, [pc, #436]	@ (8003c94 <SSD1316_Write_Tiny_Digit+0x1d4>)
 8003ade:	781b      	ldrb	r3, [r3, #0]
 8003ae0:	2b24      	cmp	r3, #36	@ 0x24
 8003ae2:	d901      	bls.n	8003ae8 <SSD1316_Write_Tiny_Digit+0x28>
 8003ae4:	2302      	movs	r3, #2
 8003ae6:	e0cd      	b.n	8003c84 <SSD1316_Write_Tiny_Digit+0x1c4>

	//uint8_t char_top = (uint8_t) value >> (cursor_y % 8);
	uint8_t data_top[TINY_CHARS_COLS_LENGTH];
	uint8_t data_bottom[TINY_CHARS_COLS_LENGTH];
	for (uint8_t i = 0; i < TINY_CHARS_COLS_LENGTH; i++) {
 8003ae8:	2300      	movs	r3, #0
 8003aea:	75fb      	strb	r3, [r7, #23]
 8003aec:	e032      	b.n	8003b54 <SSD1316_Write_Tiny_Digit+0x94>
		data_bottom[i] = FONTTINY[value - 0x30][i] << (cursor_y % 8);
 8003aee:	79fb      	ldrb	r3, [r7, #7]
 8003af0:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8003af4:	7df9      	ldrb	r1, [r7, #23]
 8003af6:	4868      	ldr	r0, [pc, #416]	@ (8003c98 <SSD1316_Write_Tiny_Digit+0x1d8>)
 8003af8:	4613      	mov	r3, r2
 8003afa:	005b      	lsls	r3, r3, #1
 8003afc:	4413      	add	r3, r2
 8003afe:	4403      	add	r3, r0
 8003b00:	440b      	add	r3, r1
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	461a      	mov	r2, r3
 8003b06:	4b63      	ldr	r3, [pc, #396]	@ (8003c94 <SSD1316_Write_Tiny_Digit+0x1d4>)
 8003b08:	781b      	ldrb	r3, [r3, #0]
 8003b0a:	f003 0307 	and.w	r3, r3, #7
 8003b0e:	409a      	lsls	r2, r3
 8003b10:	7dfb      	ldrb	r3, [r7, #23]
 8003b12:	b2d2      	uxtb	r2, r2
 8003b14:	3318      	adds	r3, #24
 8003b16:	443b      	add	r3, r7
 8003b18:	f803 2c0c 	strb.w	r2, [r3, #-12]
		data_top[i] = FONTTINY[value - 0x30][i] >> (8 - (cursor_y % 8));
 8003b1c:	79fb      	ldrb	r3, [r7, #7]
 8003b1e:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8003b22:	7df9      	ldrb	r1, [r7, #23]
 8003b24:	485c      	ldr	r0, [pc, #368]	@ (8003c98 <SSD1316_Write_Tiny_Digit+0x1d8>)
 8003b26:	4613      	mov	r3, r2
 8003b28:	005b      	lsls	r3, r3, #1
 8003b2a:	4413      	add	r3, r2
 8003b2c:	4403      	add	r3, r0
 8003b2e:	440b      	add	r3, r1
 8003b30:	781b      	ldrb	r3, [r3, #0]
 8003b32:	461a      	mov	r2, r3
 8003b34:	4b57      	ldr	r3, [pc, #348]	@ (8003c94 <SSD1316_Write_Tiny_Digit+0x1d4>)
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	f003 0307 	and.w	r3, r3, #7
 8003b3c:	f1c3 0308 	rsb	r3, r3, #8
 8003b40:	411a      	asrs	r2, r3
 8003b42:	7dfb      	ldrb	r3, [r7, #23]
 8003b44:	b2d2      	uxtb	r2, r2
 8003b46:	3318      	adds	r3, #24
 8003b48:	443b      	add	r3, r7
 8003b4a:	f803 2c08 	strb.w	r2, [r3, #-8]
	for (uint8_t i = 0; i < TINY_CHARS_COLS_LENGTH; i++) {
 8003b4e:	7dfb      	ldrb	r3, [r7, #23]
 8003b50:	3301      	adds	r3, #1
 8003b52:	75fb      	strb	r3, [r7, #23]
 8003b54:	7dfb      	ldrb	r3, [r7, #23]
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d9c9      	bls.n	8003aee <SSD1316_Write_Tiny_Digit+0x2e>
	}

	bool single_page = (cursor_y % 8) < 5;
 8003b5a:	4b4e      	ldr	r3, [pc, #312]	@ (8003c94 <SSD1316_Write_Tiny_Digit+0x1d4>)
 8003b5c:	781b      	ldrb	r3, [r3, #0]
 8003b5e:	f003 0307 	and.w	r3, r3, #7
 8003b62:	b2db      	uxtb	r3, r3
 8003b64:	2b04      	cmp	r3, #4
 8003b66:	bf94      	ite	ls
 8003b68:	2301      	movls	r3, #1
 8003b6a:	2300      	movhi	r3, #0
 8003b6c:	757b      	strb	r3, [r7, #21]

	for (uint8_t i = 0; i < TINY_CHARS_COLS_LENGTH; i++) {
 8003b6e:	2300      	movs	r3, #0
 8003b70:	75bb      	strb	r3, [r7, #22]
 8003b72:	e082      	b.n	8003c7a <SSD1316_Write_Tiny_Digit+0x1ba>
		if (append) {
 8003b74:	79bb      	ldrb	r3, [r7, #6]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d04c      	beq.n	8003c14 <SSD1316_Write_Tiny_Digit+0x154>
			if (!single_page) buffer[cursor_y / 8 + 1][cursor_x + i] |= data_top[i];
 8003b7a:	7d7b      	ldrb	r3, [r7, #21]
 8003b7c:	f083 0301 	eor.w	r3, r3, #1
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d023      	beq.n	8003bce <SSD1316_Write_Tiny_Digit+0x10e>
 8003b86:	4b43      	ldr	r3, [pc, #268]	@ (8003c94 <SSD1316_Write_Tiny_Digit+0x1d4>)
 8003b88:	781b      	ldrb	r3, [r3, #0]
 8003b8a:	08db      	lsrs	r3, r3, #3
 8003b8c:	b2dc      	uxtb	r4, r3
 8003b8e:	4623      	mov	r3, r4
 8003b90:	1c5a      	adds	r2, r3, #1
 8003b92:	4b3f      	ldr	r3, [pc, #252]	@ (8003c90 <SSD1316_Write_Tiny_Digit+0x1d0>)
 8003b94:	781b      	ldrb	r3, [r3, #0]
 8003b96:	4619      	mov	r1, r3
 8003b98:	7dbb      	ldrb	r3, [r7, #22]
 8003b9a:	440b      	add	r3, r1
 8003b9c:	493f      	ldr	r1, [pc, #252]	@ (8003c9c <SSD1316_Write_Tiny_Digit+0x1dc>)
 8003b9e:	01d2      	lsls	r2, r2, #7
 8003ba0:	440a      	add	r2, r1
 8003ba2:	4413      	add	r3, r2
 8003ba4:	7818      	ldrb	r0, [r3, #0]
 8003ba6:	7dbb      	ldrb	r3, [r7, #22]
 8003ba8:	3318      	adds	r3, #24
 8003baa:	443b      	add	r3, r7
 8003bac:	f813 1c08 	ldrb.w	r1, [r3, #-8]
 8003bb0:	4623      	mov	r3, r4
 8003bb2:	1c5a      	adds	r2, r3, #1
 8003bb4:	4b36      	ldr	r3, [pc, #216]	@ (8003c90 <SSD1316_Write_Tiny_Digit+0x1d0>)
 8003bb6:	781b      	ldrb	r3, [r3, #0]
 8003bb8:	461c      	mov	r4, r3
 8003bba:	7dbb      	ldrb	r3, [r7, #22]
 8003bbc:	4423      	add	r3, r4
 8003bbe:	4301      	orrs	r1, r0
 8003bc0:	b2c8      	uxtb	r0, r1
 8003bc2:	4936      	ldr	r1, [pc, #216]	@ (8003c9c <SSD1316_Write_Tiny_Digit+0x1dc>)
 8003bc4:	01d2      	lsls	r2, r2, #7
 8003bc6:	440a      	add	r2, r1
 8003bc8:	4413      	add	r3, r2
 8003bca:	4602      	mov	r2, r0
 8003bcc:	701a      	strb	r2, [r3, #0]
			buffer[(cursor_y / 8)][cursor_x + i] |= data_bottom[i];
 8003bce:	4b31      	ldr	r3, [pc, #196]	@ (8003c94 <SSD1316_Write_Tiny_Digit+0x1d4>)
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	08db      	lsrs	r3, r3, #3
 8003bd4:	b2d8      	uxtb	r0, r3
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	4b2d      	ldr	r3, [pc, #180]	@ (8003c90 <SSD1316_Write_Tiny_Digit+0x1d0>)
 8003bda:	781b      	ldrb	r3, [r3, #0]
 8003bdc:	4619      	mov	r1, r3
 8003bde:	7dbb      	ldrb	r3, [r7, #22]
 8003be0:	440b      	add	r3, r1
 8003be2:	492e      	ldr	r1, [pc, #184]	@ (8003c9c <SSD1316_Write_Tiny_Digit+0x1dc>)
 8003be4:	01d2      	lsls	r2, r2, #7
 8003be6:	440a      	add	r2, r1
 8003be8:	4413      	add	r3, r2
 8003bea:	7819      	ldrb	r1, [r3, #0]
 8003bec:	7dbb      	ldrb	r3, [r7, #22]
 8003bee:	3318      	adds	r3, #24
 8003bf0:	443b      	add	r3, r7
 8003bf2:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8003bf6:	4604      	mov	r4, r0
 8003bf8:	4b25      	ldr	r3, [pc, #148]	@ (8003c90 <SSD1316_Write_Tiny_Digit+0x1d0>)
 8003bfa:	781b      	ldrb	r3, [r3, #0]
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	7dbb      	ldrb	r3, [r7, #22]
 8003c00:	4403      	add	r3, r0
 8003c02:	430a      	orrs	r2, r1
 8003c04:	b2d0      	uxtb	r0, r2
 8003c06:	4925      	ldr	r1, [pc, #148]	@ (8003c9c <SSD1316_Write_Tiny_Digit+0x1dc>)
 8003c08:	01e2      	lsls	r2, r4, #7
 8003c0a:	440a      	add	r2, r1
 8003c0c:	4413      	add	r3, r2
 8003c0e:	4602      	mov	r2, r0
 8003c10:	701a      	strb	r2, [r3, #0]
 8003c12:	e02f      	b.n	8003c74 <SSD1316_Write_Tiny_Digit+0x1b4>
		} else {
			if (!single_page) buffer[(cursor_y / 8) + 1][cursor_x + i] = data_top[i];
 8003c14:	7d7b      	ldrb	r3, [r7, #21]
 8003c16:	f083 0301 	eor.w	r3, r3, #1
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d014      	beq.n	8003c4a <SSD1316_Write_Tiny_Digit+0x18a>
 8003c20:	7db9      	ldrb	r1, [r7, #22]
 8003c22:	4b1c      	ldr	r3, [pc, #112]	@ (8003c94 <SSD1316_Write_Tiny_Digit+0x1d4>)
 8003c24:	781b      	ldrb	r3, [r3, #0]
 8003c26:	08db      	lsrs	r3, r3, #3
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	1c5a      	adds	r2, r3, #1
 8003c2c:	4b18      	ldr	r3, [pc, #96]	@ (8003c90 <SSD1316_Write_Tiny_Digit+0x1d0>)
 8003c2e:	781b      	ldrb	r3, [r3, #0]
 8003c30:	4618      	mov	r0, r3
 8003c32:	7dbb      	ldrb	r3, [r7, #22]
 8003c34:	4403      	add	r3, r0
 8003c36:	3118      	adds	r1, #24
 8003c38:	4439      	add	r1, r7
 8003c3a:	f811 0c08 	ldrb.w	r0, [r1, #-8]
 8003c3e:	4917      	ldr	r1, [pc, #92]	@ (8003c9c <SSD1316_Write_Tiny_Digit+0x1dc>)
 8003c40:	01d2      	lsls	r2, r2, #7
 8003c42:	440a      	add	r2, r1
 8003c44:	4413      	add	r3, r2
 8003c46:	4602      	mov	r2, r0
 8003c48:	701a      	strb	r2, [r3, #0]
			buffer[cursor_y / 8][cursor_x + i] = data_bottom[i];
 8003c4a:	7dba      	ldrb	r2, [r7, #22]
 8003c4c:	4b11      	ldr	r3, [pc, #68]	@ (8003c94 <SSD1316_Write_Tiny_Digit+0x1d4>)
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	08db      	lsrs	r3, r3, #3
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	461c      	mov	r4, r3
 8003c56:	4b0e      	ldr	r3, [pc, #56]	@ (8003c90 <SSD1316_Write_Tiny_Digit+0x1d0>)
 8003c58:	781b      	ldrb	r3, [r3, #0]
 8003c5a:	4619      	mov	r1, r3
 8003c5c:	7dbb      	ldrb	r3, [r7, #22]
 8003c5e:	440b      	add	r3, r1
 8003c60:	3218      	adds	r2, #24
 8003c62:	443a      	add	r2, r7
 8003c64:	f812 0c0c 	ldrb.w	r0, [r2, #-12]
 8003c68:	490c      	ldr	r1, [pc, #48]	@ (8003c9c <SSD1316_Write_Tiny_Digit+0x1dc>)
 8003c6a:	01e2      	lsls	r2, r4, #7
 8003c6c:	440a      	add	r2, r1
 8003c6e:	4413      	add	r3, r2
 8003c70:	4602      	mov	r2, r0
 8003c72:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < TINY_CHARS_COLS_LENGTH; i++) {
 8003c74:	7dbb      	ldrb	r3, [r7, #22]
 8003c76:	3301      	adds	r3, #1
 8003c78:	75bb      	strb	r3, [r7, #22]
 8003c7a:	7dbb      	ldrb	r3, [r7, #22]
 8003c7c:	2b02      	cmp	r3, #2
 8003c7e:	f67f af79 	bls.w	8003b74 <SSD1316_Write_Tiny_Digit+0xb4>
		}
	}

	return 0;
 8003c82:	2300      	movs	r3, #0
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	3718      	adds	r7, #24
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bc90      	pop	{r4, r7}
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	2000095c 	.word	0x2000095c
 8003c94:	2000095d 	.word	0x2000095d
 8003c98:	0800fcd0 	.word	0x0800fcd0
 8003c9c:	200009bc 	.word	0x200009bc

08003ca0 <SSD1316_Write_Tiny_Number>:

uint8_t SSD1316_Write_Tiny_Number(char* string, bool wrap, bool append) {
 8003ca0:	b590      	push	{r4, r7, lr}
 8003ca2:	b085      	sub	sp, #20
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	460b      	mov	r3, r1
 8003caa:	70fb      	strb	r3, [r7, #3]
 8003cac:	4613      	mov	r3, r2
 8003cae:	70bb      	strb	r3, [r7, #2]
	uint8_t orig_x = cursor_x;
 8003cb0:	4b26      	ldr	r3, [pc, #152]	@ (8003d4c <SSD1316_Write_Tiny_Number+0xac>)
 8003cb2:	781b      	ldrb	r3, [r3, #0]
 8003cb4:	73bb      	strb	r3, [r7, #14]

	for (uint8_t len = 0; len < strlen(string); len++) {
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	73fb      	strb	r3, [r7, #15]
 8003cba:	e03a      	b.n	8003d32 <SSD1316_Write_Tiny_Number+0x92>
		uint8_t status = SSD1316_Write_Tiny_Digit(string[len], append);
 8003cbc:	7bfb      	ldrb	r3, [r7, #15]
 8003cbe:	687a      	ldr	r2, [r7, #4]
 8003cc0:	4413      	add	r3, r2
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	78ba      	ldrb	r2, [r7, #2]
 8003cc6:	4611      	mov	r1, r2
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f7ff fef9 	bl	8003ac0 <SSD1316_Write_Tiny_Digit>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	737b      	strb	r3, [r7, #13]
		if (status == 2) return 2;
 8003cd2:	7b7b      	ldrb	r3, [r7, #13]
 8003cd4:	2b02      	cmp	r3, #2
 8003cd6:	d101      	bne.n	8003cdc <SSD1316_Write_Tiny_Number+0x3c>
 8003cd8:	2302      	movs	r3, #2
 8003cda:	e032      	b.n	8003d42 <SSD1316_Write_Tiny_Number+0xa2>
		if (status == 1) {
 8003cdc:	7b7b      	ldrb	r3, [r7, #13]
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d11e      	bne.n	8003d20 <SSD1316_Write_Tiny_Number+0x80>
			if (len == 0) return 1;
 8003ce2:	7bfb      	ldrb	r3, [r7, #15]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d101      	bne.n	8003cec <SSD1316_Write_Tiny_Number+0x4c>
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e02a      	b.n	8003d42 <SSD1316_Write_Tiny_Number+0xa2>
			if (!wrap) return 1;
 8003cec:	78fb      	ldrb	r3, [r7, #3]
 8003cee:	f083 0301 	eor.w	r3, r3, #1
 8003cf2:	b2db      	uxtb	r3, r3
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d001      	beq.n	8003cfc <SSD1316_Write_Tiny_Number+0x5c>
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e022      	b.n	8003d42 <SSD1316_Write_Tiny_Number+0xa2>
			cursor_x = orig_x;
 8003cfc:	4a13      	ldr	r2, [pc, #76]	@ (8003d4c <SSD1316_Write_Tiny_Number+0xac>)
 8003cfe:	7bbb      	ldrb	r3, [r7, #14]
 8003d00:	7013      	strb	r3, [r2, #0]
			cursor_x -= TINY_CHARS_COLS_LENGTH + TINY_CHARS_COLS_SPACING;
 8003d02:	4b12      	ldr	r3, [pc, #72]	@ (8003d4c <SSD1316_Write_Tiny_Number+0xac>)
 8003d04:	781b      	ldrb	r3, [r3, #0]
 8003d06:	3b04      	subs	r3, #4
 8003d08:	b2da      	uxtb	r2, r3
 8003d0a:	4b10      	ldr	r3, [pc, #64]	@ (8003d4c <SSD1316_Write_Tiny_Number+0xac>)
 8003d0c:	701a      	strb	r2, [r3, #0]
			cursor_y += TINY_CHARS_COLS_HEIGHT;
 8003d0e:	4b10      	ldr	r3, [pc, #64]	@ (8003d50 <SSD1316_Write_Tiny_Number+0xb0>)
 8003d10:	781b      	ldrb	r3, [r3, #0]
 8003d12:	3304      	adds	r3, #4
 8003d14:	b2da      	uxtb	r2, r3
 8003d16:	4b0e      	ldr	r3, [pc, #56]	@ (8003d50 <SSD1316_Write_Tiny_Number+0xb0>)
 8003d18:	701a      	strb	r2, [r3, #0]
			len--;
 8003d1a:	7bfb      	ldrb	r3, [r7, #15]
 8003d1c:	3b01      	subs	r3, #1
 8003d1e:	73fb      	strb	r3, [r7, #15]
		}

		cursor_x += TINY_CHARS_COLS_LENGTH + TINY_CHARS_COLS_SPACING;
 8003d20:	4b0a      	ldr	r3, [pc, #40]	@ (8003d4c <SSD1316_Write_Tiny_Number+0xac>)
 8003d22:	781b      	ldrb	r3, [r3, #0]
 8003d24:	3304      	adds	r3, #4
 8003d26:	b2da      	uxtb	r2, r3
 8003d28:	4b08      	ldr	r3, [pc, #32]	@ (8003d4c <SSD1316_Write_Tiny_Number+0xac>)
 8003d2a:	701a      	strb	r2, [r3, #0]
	for (uint8_t len = 0; len < strlen(string); len++) {
 8003d2c:	7bfb      	ldrb	r3, [r7, #15]
 8003d2e:	3301      	adds	r3, #1
 8003d30:	73fb      	strb	r3, [r7, #15]
 8003d32:	7bfc      	ldrb	r4, [r7, #15]
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f7fc fa4b 	bl	80001d0 <strlen>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	429c      	cmp	r4, r3
 8003d3e:	d3bd      	bcc.n	8003cbc <SSD1316_Write_Tiny_Number+0x1c>
	}

	return 0;
 8003d40:	2300      	movs	r3, #0
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3714      	adds	r7, #20
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd90      	pop	{r4, r7, pc}
 8003d4a:	bf00      	nop
 8003d4c:	2000095c 	.word	0x2000095c
 8003d50:	2000095d 	.word	0x2000095d

08003d54 <SSD1316_Write_Large_Digit>:

uint8_t SSD1316_Write_Large_Digit(char value, bool append) {
 8003d54:	b4f0      	push	{r4, r5, r6, r7}
 8003d56:	b084      	sub	sp, #16
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	460a      	mov	r2, r1
 8003d5e:	71fb      	strb	r3, [r7, #7]
 8003d60:	4613      	mov	r3, r2
 8003d62:	71bb      	strb	r3, [r7, #6]
	if (cursor_x > SSD1316_COL_COUNT - LARGE_CHARS_COLS_LENGTH) return 1;
 8003d64:	4b72      	ldr	r3, [pc, #456]	@ (8003f30 <SSD1316_Write_Large_Digit+0x1dc>)
 8003d66:	781b      	ldrb	r3, [r3, #0]
 8003d68:	2b79      	cmp	r3, #121	@ 0x79
 8003d6a:	d901      	bls.n	8003d70 <SSD1316_Write_Large_Digit+0x1c>
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e0da      	b.n	8003f26 <SSD1316_Write_Large_Digit+0x1d2>
	if (cursor_y > SSD1316_ROW_COUNT - LARGE_CHARS_COLS_HEIGHT) return 2;
 8003d70:	4b70      	ldr	r3, [pc, #448]	@ (8003f34 <SSD1316_Write_Large_Digit+0x1e0>)
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	2b18      	cmp	r3, #24
 8003d76:	d901      	bls.n	8003d7c <SSD1316_Write_Large_Digit+0x28>
 8003d78:	2302      	movs	r3, #2
 8003d7a:	e0d4      	b.n	8003f26 <SSD1316_Write_Large_Digit+0x1d2>

	bool single_page = (cursor_y % 8) == 0;
 8003d7c:	4b6d      	ldr	r3, [pc, #436]	@ (8003f34 <SSD1316_Write_Large_Digit+0x1e0>)
 8003d7e:	781b      	ldrb	r3, [r3, #0]
 8003d80:	f003 0307 	and.w	r3, r3, #7
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	bf0c      	ite	eq
 8003d8a:	2301      	moveq	r3, #1
 8003d8c:	2300      	movne	r3, #0
 8003d8e:	73bb      	strb	r3, [r7, #14]

	for (uint8_t i = 0; i < LARGE_CHARS_COLS_LENGTH; i++) {
 8003d90:	2300      	movs	r3, #0
 8003d92:	73fb      	strb	r3, [r7, #15]
 8003d94:	e0c2      	b.n	8003f1c <SSD1316_Write_Large_Digit+0x1c8>
			if (!single_page)buffer[cursor_y / 8 + 2][cursor_x + i] |= FONTLARGE[value - 0x30][i + LARGE_CHARS_COLS_LENGTH] >> (8 - (cursor_y % 8));
 8003d96:	7bbb      	ldrb	r3, [r7, #14]
 8003d98:	f083 0301 	eor.w	r3, r3, #1
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d037      	beq.n	8003e12 <SSD1316_Write_Large_Digit+0xbe>
 8003da2:	4b64      	ldr	r3, [pc, #400]	@ (8003f34 <SSD1316_Write_Large_Digit+0x1e0>)
 8003da4:	781b      	ldrb	r3, [r3, #0]
 8003da6:	08db      	lsrs	r3, r3, #3
 8003da8:	b2dd      	uxtb	r5, r3
 8003daa:	462b      	mov	r3, r5
 8003dac:	1c9a      	adds	r2, r3, #2
 8003dae:	4b60      	ldr	r3, [pc, #384]	@ (8003f30 <SSD1316_Write_Large_Digit+0x1dc>)
 8003db0:	781b      	ldrb	r3, [r3, #0]
 8003db2:	4619      	mov	r1, r3
 8003db4:	7bfb      	ldrb	r3, [r7, #15]
 8003db6:	440b      	add	r3, r1
 8003db8:	495f      	ldr	r1, [pc, #380]	@ (8003f38 <SSD1316_Write_Large_Digit+0x1e4>)
 8003dba:	01d2      	lsls	r2, r2, #7
 8003dbc:	440a      	add	r2, r1
 8003dbe:	4413      	add	r3, r2
 8003dc0:	781b      	ldrb	r3, [r3, #0]
 8003dc2:	b259      	sxtb	r1, r3
 8003dc4:	79fb      	ldrb	r3, [r7, #7]
 8003dc6:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8003dca:	7bfb      	ldrb	r3, [r7, #15]
 8003dcc:	1dd8      	adds	r0, r3, #7
 8003dce:	4c5b      	ldr	r4, [pc, #364]	@ (8003f3c <SSD1316_Write_Large_Digit+0x1e8>)
 8003dd0:	4613      	mov	r3, r2
 8003dd2:	00db      	lsls	r3, r3, #3
 8003dd4:	1a9b      	subs	r3, r3, r2
 8003dd6:	005b      	lsls	r3, r3, #1
 8003dd8:	4423      	add	r3, r4
 8003dda:	4403      	add	r3, r0
 8003ddc:	781b      	ldrb	r3, [r3, #0]
 8003dde:	461a      	mov	r2, r3
 8003de0:	4b54      	ldr	r3, [pc, #336]	@ (8003f34 <SSD1316_Write_Large_Digit+0x1e0>)
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	f003 0307 	and.w	r3, r3, #7
 8003de8:	f1c3 0308 	rsb	r3, r3, #8
 8003dec:	fa42 f303 	asr.w	r3, r2, r3
 8003df0:	b25b      	sxtb	r3, r3
 8003df2:	430b      	orrs	r3, r1
 8003df4:	b259      	sxtb	r1, r3
 8003df6:	462b      	mov	r3, r5
 8003df8:	1c9a      	adds	r2, r3, #2
 8003dfa:	4b4d      	ldr	r3, [pc, #308]	@ (8003f30 <SSD1316_Write_Large_Digit+0x1dc>)
 8003dfc:	781b      	ldrb	r3, [r3, #0]
 8003dfe:	4618      	mov	r0, r3
 8003e00:	7bfb      	ldrb	r3, [r7, #15]
 8003e02:	4403      	add	r3, r0
 8003e04:	b2c8      	uxtb	r0, r1
 8003e06:	494c      	ldr	r1, [pc, #304]	@ (8003f38 <SSD1316_Write_Large_Digit+0x1e4>)
 8003e08:	01d2      	lsls	r2, r2, #7
 8003e0a:	440a      	add	r2, r1
 8003e0c:	4413      	add	r3, r2
 8003e0e:	4602      	mov	r2, r0
 8003e10:	701a      	strb	r2, [r3, #0]
			buffer[(cursor_y / 8 + 1)][cursor_x + i] |= (FONTLARGE[value - 0x30][i] >> (8 - (cursor_y % 8))) + (FONTLARGE[value - 0x30][i + LARGE_CHARS_COLS_LENGTH] << (cursor_y % 8));
 8003e12:	4b48      	ldr	r3, [pc, #288]	@ (8003f34 <SSD1316_Write_Large_Digit+0x1e0>)
 8003e14:	781b      	ldrb	r3, [r3, #0]
 8003e16:	08db      	lsrs	r3, r3, #3
 8003e18:	b2de      	uxtb	r6, r3
 8003e1a:	4633      	mov	r3, r6
 8003e1c:	1c5a      	adds	r2, r3, #1
 8003e1e:	4b44      	ldr	r3, [pc, #272]	@ (8003f30 <SSD1316_Write_Large_Digit+0x1dc>)
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	4619      	mov	r1, r3
 8003e24:	7bfb      	ldrb	r3, [r7, #15]
 8003e26:	440b      	add	r3, r1
 8003e28:	4943      	ldr	r1, [pc, #268]	@ (8003f38 <SSD1316_Write_Large_Digit+0x1e4>)
 8003e2a:	01d2      	lsls	r2, r2, #7
 8003e2c:	440a      	add	r2, r1
 8003e2e:	4413      	add	r3, r2
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	b259      	sxtb	r1, r3
 8003e34:	79fb      	ldrb	r3, [r7, #7]
 8003e36:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8003e3a:	7bf8      	ldrb	r0, [r7, #15]
 8003e3c:	4c3f      	ldr	r4, [pc, #252]	@ (8003f3c <SSD1316_Write_Large_Digit+0x1e8>)
 8003e3e:	4613      	mov	r3, r2
 8003e40:	00db      	lsls	r3, r3, #3
 8003e42:	1a9b      	subs	r3, r3, r2
 8003e44:	005b      	lsls	r3, r3, #1
 8003e46:	4423      	add	r3, r4
 8003e48:	4403      	add	r3, r0
 8003e4a:	781b      	ldrb	r3, [r3, #0]
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	4b39      	ldr	r3, [pc, #228]	@ (8003f34 <SSD1316_Write_Large_Digit+0x1e0>)
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	f003 0307 	and.w	r3, r3, #7
 8003e56:	f1c3 0308 	rsb	r3, r3, #8
 8003e5a:	fa42 f303 	asr.w	r3, r2, r3
 8003e5e:	b2d8      	uxtb	r0, r3
 8003e60:	79fb      	ldrb	r3, [r7, #7]
 8003e62:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8003e66:	7bfb      	ldrb	r3, [r7, #15]
 8003e68:	1ddc      	adds	r4, r3, #7
 8003e6a:	4d34      	ldr	r5, [pc, #208]	@ (8003f3c <SSD1316_Write_Large_Digit+0x1e8>)
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	00db      	lsls	r3, r3, #3
 8003e70:	1a9b      	subs	r3, r3, r2
 8003e72:	005b      	lsls	r3, r3, #1
 8003e74:	442b      	add	r3, r5
 8003e76:	4423      	add	r3, r4
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	4b2d      	ldr	r3, [pc, #180]	@ (8003f34 <SSD1316_Write_Large_Digit+0x1e0>)
 8003e7e:	781b      	ldrb	r3, [r3, #0]
 8003e80:	f003 0307 	and.w	r3, r3, #7
 8003e84:	fa02 f303 	lsl.w	r3, r2, r3
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	4403      	add	r3, r0
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	b25b      	sxtb	r3, r3
 8003e90:	430b      	orrs	r3, r1
 8003e92:	b259      	sxtb	r1, r3
 8003e94:	4633      	mov	r3, r6
 8003e96:	1c5a      	adds	r2, r3, #1
 8003e98:	4b25      	ldr	r3, [pc, #148]	@ (8003f30 <SSD1316_Write_Large_Digit+0x1dc>)
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	7bfb      	ldrb	r3, [r7, #15]
 8003ea0:	4403      	add	r3, r0
 8003ea2:	b2c8      	uxtb	r0, r1
 8003ea4:	4924      	ldr	r1, [pc, #144]	@ (8003f38 <SSD1316_Write_Large_Digit+0x1e4>)
 8003ea6:	01d2      	lsls	r2, r2, #7
 8003ea8:	440a      	add	r2, r1
 8003eaa:	4413      	add	r3, r2
 8003eac:	4602      	mov	r2, r0
 8003eae:	701a      	strb	r2, [r3, #0]
			buffer[(cursor_y / 8)][cursor_x + i] |= FONTLARGE[value - 0x30][i] << (cursor_y % 8);
 8003eb0:	4b20      	ldr	r3, [pc, #128]	@ (8003f34 <SSD1316_Write_Large_Digit+0x1e0>)
 8003eb2:	781b      	ldrb	r3, [r3, #0]
 8003eb4:	08db      	lsrs	r3, r3, #3
 8003eb6:	b2dd      	uxtb	r5, r3
 8003eb8:	462a      	mov	r2, r5
 8003eba:	4b1d      	ldr	r3, [pc, #116]	@ (8003f30 <SSD1316_Write_Large_Digit+0x1dc>)
 8003ebc:	781b      	ldrb	r3, [r3, #0]
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	7bfb      	ldrb	r3, [r7, #15]
 8003ec2:	440b      	add	r3, r1
 8003ec4:	491c      	ldr	r1, [pc, #112]	@ (8003f38 <SSD1316_Write_Large_Digit+0x1e4>)
 8003ec6:	01d2      	lsls	r2, r2, #7
 8003ec8:	440a      	add	r2, r1
 8003eca:	4413      	add	r3, r2
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	b259      	sxtb	r1, r3
 8003ed0:	79fb      	ldrb	r3, [r7, #7]
 8003ed2:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8003ed6:	7bf8      	ldrb	r0, [r7, #15]
 8003ed8:	4c18      	ldr	r4, [pc, #96]	@ (8003f3c <SSD1316_Write_Large_Digit+0x1e8>)
 8003eda:	4613      	mov	r3, r2
 8003edc:	00db      	lsls	r3, r3, #3
 8003ede:	1a9b      	subs	r3, r3, r2
 8003ee0:	005b      	lsls	r3, r3, #1
 8003ee2:	4423      	add	r3, r4
 8003ee4:	4403      	add	r3, r0
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	461a      	mov	r2, r3
 8003eea:	4b12      	ldr	r3, [pc, #72]	@ (8003f34 <SSD1316_Write_Large_Digit+0x1e0>)
 8003eec:	781b      	ldrb	r3, [r3, #0]
 8003eee:	f003 0307 	and.w	r3, r3, #7
 8003ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef6:	b25b      	sxtb	r3, r3
 8003ef8:	430b      	orrs	r3, r1
 8003efa:	b259      	sxtb	r1, r3
 8003efc:	462a      	mov	r2, r5
 8003efe:	4b0c      	ldr	r3, [pc, #48]	@ (8003f30 <SSD1316_Write_Large_Digit+0x1dc>)
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	4618      	mov	r0, r3
 8003f04:	7bfb      	ldrb	r3, [r7, #15]
 8003f06:	4403      	add	r3, r0
 8003f08:	b2c8      	uxtb	r0, r1
 8003f0a:	490b      	ldr	r1, [pc, #44]	@ (8003f38 <SSD1316_Write_Large_Digit+0x1e4>)
 8003f0c:	01d2      	lsls	r2, r2, #7
 8003f0e:	440a      	add	r2, r1
 8003f10:	4413      	add	r3, r2
 8003f12:	4602      	mov	r2, r0
 8003f14:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < LARGE_CHARS_COLS_LENGTH; i++) {
 8003f16:	7bfb      	ldrb	r3, [r7, #15]
 8003f18:	3301      	adds	r3, #1
 8003f1a:	73fb      	strb	r3, [r7, #15]
 8003f1c:	7bfb      	ldrb	r3, [r7, #15]
 8003f1e:	2b06      	cmp	r3, #6
 8003f20:	f67f af39 	bls.w	8003d96 <SSD1316_Write_Large_Digit+0x42>
	}

	return 0;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3710      	adds	r7, #16
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bcf0      	pop	{r4, r5, r6, r7}
 8003f2e:	4770      	bx	lr
 8003f30:	2000095c 	.word	0x2000095c
 8003f34:	2000095d 	.word	0x2000095d
 8003f38:	200009bc 	.word	0x200009bc
 8003f3c:	0800fc44 	.word	0x0800fc44

08003f40 <SSD1316_Write_Large_Number>:

uint8_t SSD1316_Write_Large_Number(char* string, bool wrap, bool append) {
 8003f40:	b590      	push	{r4, r7, lr}
 8003f42:	b085      	sub	sp, #20
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
 8003f48:	460b      	mov	r3, r1
 8003f4a:	70fb      	strb	r3, [r7, #3]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	70bb      	strb	r3, [r7, #2]
	uint8_t orig_x = cursor_x;
 8003f50:	4b26      	ldr	r3, [pc, #152]	@ (8003fec <SSD1316_Write_Large_Number+0xac>)
 8003f52:	781b      	ldrb	r3, [r3, #0]
 8003f54:	73bb      	strb	r3, [r7, #14]

	for (uint8_t len = 0; len < strlen(string); len++) {
 8003f56:	2300      	movs	r3, #0
 8003f58:	73fb      	strb	r3, [r7, #15]
 8003f5a:	e03a      	b.n	8003fd2 <SSD1316_Write_Large_Number+0x92>
		uint8_t status = SSD1316_Write_Large_Digit(string[len], append);
 8003f5c:	7bfb      	ldrb	r3, [r7, #15]
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	4413      	add	r3, r2
 8003f62:	781b      	ldrb	r3, [r3, #0]
 8003f64:	78ba      	ldrb	r2, [r7, #2]
 8003f66:	4611      	mov	r1, r2
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f7ff fef3 	bl	8003d54 <SSD1316_Write_Large_Digit>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	737b      	strb	r3, [r7, #13]
		if (status == 2) return 2;
 8003f72:	7b7b      	ldrb	r3, [r7, #13]
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	d101      	bne.n	8003f7c <SSD1316_Write_Large_Number+0x3c>
 8003f78:	2302      	movs	r3, #2
 8003f7a:	e032      	b.n	8003fe2 <SSD1316_Write_Large_Number+0xa2>
		if (status == 1) {
 8003f7c:	7b7b      	ldrb	r3, [r7, #13]
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	d11e      	bne.n	8003fc0 <SSD1316_Write_Large_Number+0x80>
			if (len == 0) return 1;
 8003f82:	7bfb      	ldrb	r3, [r7, #15]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d101      	bne.n	8003f8c <SSD1316_Write_Large_Number+0x4c>
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e02a      	b.n	8003fe2 <SSD1316_Write_Large_Number+0xa2>
			if (!wrap) return 1;
 8003f8c:	78fb      	ldrb	r3, [r7, #3]
 8003f8e:	f083 0301 	eor.w	r3, r3, #1
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d001      	beq.n	8003f9c <SSD1316_Write_Large_Number+0x5c>
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e022      	b.n	8003fe2 <SSD1316_Write_Large_Number+0xa2>
			cursor_x = orig_x;
 8003f9c:	4a13      	ldr	r2, [pc, #76]	@ (8003fec <SSD1316_Write_Large_Number+0xac>)
 8003f9e:	7bbb      	ldrb	r3, [r7, #14]
 8003fa0:	7013      	strb	r3, [r2, #0]
			cursor_x -= LARGE_CHARS_COLS_LENGTH + LARGE_CHARS_COLS_SPACING;
 8003fa2:	4b12      	ldr	r3, [pc, #72]	@ (8003fec <SSD1316_Write_Large_Number+0xac>)
 8003fa4:	781b      	ldrb	r3, [r3, #0]
 8003fa6:	3b08      	subs	r3, #8
 8003fa8:	b2da      	uxtb	r2, r3
 8003faa:	4b10      	ldr	r3, [pc, #64]	@ (8003fec <SSD1316_Write_Large_Number+0xac>)
 8003fac:	701a      	strb	r2, [r3, #0]
			cursor_y += LARGE_CHARS_COLS_HEIGHT;
 8003fae:	4b10      	ldr	r3, [pc, #64]	@ (8003ff0 <SSD1316_Write_Large_Number+0xb0>)
 8003fb0:	781b      	ldrb	r3, [r3, #0]
 8003fb2:	3310      	adds	r3, #16
 8003fb4:	b2da      	uxtb	r2, r3
 8003fb6:	4b0e      	ldr	r3, [pc, #56]	@ (8003ff0 <SSD1316_Write_Large_Number+0xb0>)
 8003fb8:	701a      	strb	r2, [r3, #0]
			len--;
 8003fba:	7bfb      	ldrb	r3, [r7, #15]
 8003fbc:	3b01      	subs	r3, #1
 8003fbe:	73fb      	strb	r3, [r7, #15]
		}

		cursor_x += LARGE_CHARS_COLS_LENGTH + LARGE_CHARS_COLS_SPACING;
 8003fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8003fec <SSD1316_Write_Large_Number+0xac>)
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	3308      	adds	r3, #8
 8003fc6:	b2da      	uxtb	r2, r3
 8003fc8:	4b08      	ldr	r3, [pc, #32]	@ (8003fec <SSD1316_Write_Large_Number+0xac>)
 8003fca:	701a      	strb	r2, [r3, #0]
	for (uint8_t len = 0; len < strlen(string); len++) {
 8003fcc:	7bfb      	ldrb	r3, [r7, #15]
 8003fce:	3301      	adds	r3, #1
 8003fd0:	73fb      	strb	r3, [r7, #15]
 8003fd2:	7bfc      	ldrb	r4, [r7, #15]
 8003fd4:	6878      	ldr	r0, [r7, #4]
 8003fd6:	f7fc f8fb 	bl	80001d0 <strlen>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	429c      	cmp	r4, r3
 8003fde:	d3bd      	bcc.n	8003f5c <SSD1316_Write_Large_Number+0x1c>
	}

	return 0;
 8003fe0:	2300      	movs	r3, #0
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3714      	adds	r7, #20
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd90      	pop	{r4, r7, pc}
 8003fea:	bf00      	nop
 8003fec:	2000095c 	.word	0x2000095c
 8003ff0:	2000095d 	.word	0x2000095d

08003ff4 <SSD1316_Write_String>:

uint8_t SSD1316_Write_String(char* string, bool wrap, bool append) {
 8003ff4:	b590      	push	{r4, r7, lr}
 8003ff6:	b085      	sub	sp, #20
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	460b      	mov	r3, r1
 8003ffe:	70fb      	strb	r3, [r7, #3]
 8004000:	4613      	mov	r3, r2
 8004002:	70bb      	strb	r3, [r7, #2]
	uint8_t orig_x = cursor_x;
 8004004:	4b26      	ldr	r3, [pc, #152]	@ (80040a0 <SSD1316_Write_String+0xac>)
 8004006:	781b      	ldrb	r3, [r3, #0]
 8004008:	73bb      	strb	r3, [r7, #14]

	for (uint8_t len = 0; len < strlen(string); len++) {
 800400a:	2300      	movs	r3, #0
 800400c:	73fb      	strb	r3, [r7, #15]
 800400e:	e03a      	b.n	8004086 <SSD1316_Write_String+0x92>
		uint8_t status = SSD1316_Write_Character(string[len], append);
 8004010:	7bfb      	ldrb	r3, [r7, #15]
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	4413      	add	r3, r2
 8004016:	781b      	ldrb	r3, [r3, #0]
 8004018:	78ba      	ldrb	r2, [r7, #2]
 800401a:	4611      	mov	r1, r2
 800401c:	4618      	mov	r0, r3
 800401e:	f7ff fc5f 	bl	80038e0 <SSD1316_Write_Character>
 8004022:	4603      	mov	r3, r0
 8004024:	737b      	strb	r3, [r7, #13]
		if (status == 2) return 2;
 8004026:	7b7b      	ldrb	r3, [r7, #13]
 8004028:	2b02      	cmp	r3, #2
 800402a:	d101      	bne.n	8004030 <SSD1316_Write_String+0x3c>
 800402c:	2302      	movs	r3, #2
 800402e:	e032      	b.n	8004096 <SSD1316_Write_String+0xa2>
		if (status == 1) {
 8004030:	7b7b      	ldrb	r3, [r7, #13]
 8004032:	2b01      	cmp	r3, #1
 8004034:	d11e      	bne.n	8004074 <SSD1316_Write_String+0x80>
			if (len == 0) return 1;
 8004036:	7bfb      	ldrb	r3, [r7, #15]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d101      	bne.n	8004040 <SSD1316_Write_String+0x4c>
 800403c:	2301      	movs	r3, #1
 800403e:	e02a      	b.n	8004096 <SSD1316_Write_String+0xa2>
			if (!wrap) return 1;
 8004040:	78fb      	ldrb	r3, [r7, #3]
 8004042:	f083 0301 	eor.w	r3, r3, #1
 8004046:	b2db      	uxtb	r3, r3
 8004048:	2b00      	cmp	r3, #0
 800404a:	d001      	beq.n	8004050 <SSD1316_Write_String+0x5c>
 800404c:	2301      	movs	r3, #1
 800404e:	e022      	b.n	8004096 <SSD1316_Write_String+0xa2>
			cursor_x = orig_x;
 8004050:	4a13      	ldr	r2, [pc, #76]	@ (80040a0 <SSD1316_Write_String+0xac>)
 8004052:	7bbb      	ldrb	r3, [r7, #14]
 8004054:	7013      	strb	r3, [r2, #0]
			cursor_x -= SMALL_CHARS_COLS_LENGTH + SMALL_CHARS_COLS_SPACING;
 8004056:	4b12      	ldr	r3, [pc, #72]	@ (80040a0 <SSD1316_Write_String+0xac>)
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	3b05      	subs	r3, #5
 800405c:	b2da      	uxtb	r2, r3
 800405e:	4b10      	ldr	r3, [pc, #64]	@ (80040a0 <SSD1316_Write_String+0xac>)
 8004060:	701a      	strb	r2, [r3, #0]
			cursor_y += SMALL_CHARS_COLS_HEIGHT;
 8004062:	4b10      	ldr	r3, [pc, #64]	@ (80040a4 <SSD1316_Write_String+0xb0>)
 8004064:	781b      	ldrb	r3, [r3, #0]
 8004066:	3308      	adds	r3, #8
 8004068:	b2da      	uxtb	r2, r3
 800406a:	4b0e      	ldr	r3, [pc, #56]	@ (80040a4 <SSD1316_Write_String+0xb0>)
 800406c:	701a      	strb	r2, [r3, #0]
			len--;
 800406e:	7bfb      	ldrb	r3, [r7, #15]
 8004070:	3b01      	subs	r3, #1
 8004072:	73fb      	strb	r3, [r7, #15]
		}

		cursor_x += SMALL_CHARS_COLS_LENGTH + SMALL_CHARS_COLS_SPACING;
 8004074:	4b0a      	ldr	r3, [pc, #40]	@ (80040a0 <SSD1316_Write_String+0xac>)
 8004076:	781b      	ldrb	r3, [r3, #0]
 8004078:	3305      	adds	r3, #5
 800407a:	b2da      	uxtb	r2, r3
 800407c:	4b08      	ldr	r3, [pc, #32]	@ (80040a0 <SSD1316_Write_String+0xac>)
 800407e:	701a      	strb	r2, [r3, #0]
	for (uint8_t len = 0; len < strlen(string); len++) {
 8004080:	7bfb      	ldrb	r3, [r7, #15]
 8004082:	3301      	adds	r3, #1
 8004084:	73fb      	strb	r3, [r7, #15]
 8004086:	7bfc      	ldrb	r4, [r7, #15]
 8004088:	6878      	ldr	r0, [r7, #4]
 800408a:	f7fc f8a1 	bl	80001d0 <strlen>
 800408e:	4603      	mov	r3, r0
 8004090:	429c      	cmp	r4, r3
 8004092:	d3bd      	bcc.n	8004010 <SSD1316_Write_String+0x1c>
	}

	return 0;
 8004094:	2300      	movs	r3, #0
}
 8004096:	4618      	mov	r0, r3
 8004098:	3714      	adds	r7, #20
 800409a:	46bd      	mov	sp, r7
 800409c:	bd90      	pop	{r4, r7, pc}
 800409e:	bf00      	nop
 80040a0:	2000095c 	.word	0x2000095c
 80040a4:	2000095d 	.word	0x2000095d

080040a8 <SSD1316_Write_Image>:


uint8_t SSD1316_Write_Image(const unsigned char* array, uint8_t dim_x, uint8_t dim_y, bool append) {
 80040a8:	b490      	push	{r4, r7}
 80040aa:	b084      	sub	sp, #16
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
 80040b0:	4608      	mov	r0, r1
 80040b2:	4611      	mov	r1, r2
 80040b4:	461a      	mov	r2, r3
 80040b6:	4603      	mov	r3, r0
 80040b8:	70fb      	strb	r3, [r7, #3]
 80040ba:	460b      	mov	r3, r1
 80040bc:	70bb      	strb	r3, [r7, #2]
 80040be:	4613      	mov	r3, r2
 80040c0:	707b      	strb	r3, [r7, #1]
	if (cursor_y % 8 != 0) return 3;
 80040c2:	4b3f      	ldr	r3, [pc, #252]	@ (80041c0 <SSD1316_Write_Image+0x118>)
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	f003 0307 	and.w	r3, r3, #7
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d001      	beq.n	80040d4 <SSD1316_Write_Image+0x2c>
 80040d0:	2303      	movs	r3, #3
 80040d2:	e06f      	b.n	80041b4 <SSD1316_Write_Image+0x10c>
	if (cursor_x + dim_x > SSD1316_COL_COUNT) return 1;
 80040d4:	4b3b      	ldr	r3, [pc, #236]	@ (80041c4 <SSD1316_Write_Image+0x11c>)
 80040d6:	781b      	ldrb	r3, [r3, #0]
 80040d8:	461a      	mov	r2, r3
 80040da:	78fb      	ldrb	r3, [r7, #3]
 80040dc:	4413      	add	r3, r2
 80040de:	2b80      	cmp	r3, #128	@ 0x80
 80040e0:	dd01      	ble.n	80040e6 <SSD1316_Write_Image+0x3e>
 80040e2:	2301      	movs	r3, #1
 80040e4:	e066      	b.n	80041b4 <SSD1316_Write_Image+0x10c>
	if (cursor_y + dim_y > SSD1316_ROW_COUNT) return 2;
 80040e6:	4b36      	ldr	r3, [pc, #216]	@ (80041c0 <SSD1316_Write_Image+0x118>)
 80040e8:	781b      	ldrb	r3, [r3, #0]
 80040ea:	461a      	mov	r2, r3
 80040ec:	78bb      	ldrb	r3, [r7, #2]
 80040ee:	4413      	add	r3, r2
 80040f0:	2b28      	cmp	r3, #40	@ 0x28
 80040f2:	dd01      	ble.n	80040f8 <SSD1316_Write_Image+0x50>
 80040f4:	2302      	movs	r3, #2
 80040f6:	e05d      	b.n	80041b4 <SSD1316_Write_Image+0x10c>

	for (uint8_t row = 0; row < (dim_y / 8); row++) {
 80040f8:	2300      	movs	r3, #0
 80040fa:	73fb      	strb	r3, [r7, #15]
 80040fc:	e053      	b.n	80041a6 <SSD1316_Write_Image+0xfe>
		for (uint8_t col = 0; col < dim_x; col++) {
 80040fe:	2300      	movs	r3, #0
 8004100:	73bb      	strb	r3, [r7, #14]
 8004102:	e049      	b.n	8004198 <SSD1316_Write_Image+0xf0>
			if (append) {
 8004104:	787b      	ldrb	r3, [r7, #1]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d029      	beq.n	800415e <SSD1316_Write_Image+0xb6>
				buffer[row + cursor_y / 8][col + cursor_x] |= array[col + row * dim_x];
 800410a:	7bfb      	ldrb	r3, [r7, #15]
 800410c:	4a2c      	ldr	r2, [pc, #176]	@ (80041c0 <SSD1316_Write_Image+0x118>)
 800410e:	7812      	ldrb	r2, [r2, #0]
 8004110:	08d2      	lsrs	r2, r2, #3
 8004112:	b2d4      	uxtb	r4, r2
 8004114:	4622      	mov	r2, r4
 8004116:	441a      	add	r2, r3
 8004118:	7bbb      	ldrb	r3, [r7, #14]
 800411a:	492a      	ldr	r1, [pc, #168]	@ (80041c4 <SSD1316_Write_Image+0x11c>)
 800411c:	7809      	ldrb	r1, [r1, #0]
 800411e:	440b      	add	r3, r1
 8004120:	4929      	ldr	r1, [pc, #164]	@ (80041c8 <SSD1316_Write_Image+0x120>)
 8004122:	01d2      	lsls	r2, r2, #7
 8004124:	440a      	add	r2, r1
 8004126:	4413      	add	r3, r2
 8004128:	7818      	ldrb	r0, [r3, #0]
 800412a:	7bba      	ldrb	r2, [r7, #14]
 800412c:	7bfb      	ldrb	r3, [r7, #15]
 800412e:	78f9      	ldrb	r1, [r7, #3]
 8004130:	fb01 f303 	mul.w	r3, r1, r3
 8004134:	4413      	add	r3, r2
 8004136:	461a      	mov	r2, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	4413      	add	r3, r2
 800413c:	7819      	ldrb	r1, [r3, #0]
 800413e:	7bfb      	ldrb	r3, [r7, #15]
 8004140:	4622      	mov	r2, r4
 8004142:	441a      	add	r2, r3
 8004144:	7bbb      	ldrb	r3, [r7, #14]
 8004146:	4c1f      	ldr	r4, [pc, #124]	@ (80041c4 <SSD1316_Write_Image+0x11c>)
 8004148:	7824      	ldrb	r4, [r4, #0]
 800414a:	4423      	add	r3, r4
 800414c:	4301      	orrs	r1, r0
 800414e:	b2c8      	uxtb	r0, r1
 8004150:	491d      	ldr	r1, [pc, #116]	@ (80041c8 <SSD1316_Write_Image+0x120>)
 8004152:	01d2      	lsls	r2, r2, #7
 8004154:	440a      	add	r2, r1
 8004156:	4413      	add	r3, r2
 8004158:	4602      	mov	r2, r0
 800415a:	701a      	strb	r2, [r3, #0]
 800415c:	e019      	b.n	8004192 <SSD1316_Write_Image+0xea>
			} else {
				buffer[row + cursor_y / 8][col + cursor_x] = array[col + row * dim_x];
 800415e:	7bba      	ldrb	r2, [r7, #14]
 8004160:	7bfb      	ldrb	r3, [r7, #15]
 8004162:	78f9      	ldrb	r1, [r7, #3]
 8004164:	fb01 f303 	mul.w	r3, r1, r3
 8004168:	4413      	add	r3, r2
 800416a:	461a      	mov	r2, r3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	1899      	adds	r1, r3, r2
 8004170:	7bfb      	ldrb	r3, [r7, #15]
 8004172:	4a13      	ldr	r2, [pc, #76]	@ (80041c0 <SSD1316_Write_Image+0x118>)
 8004174:	7812      	ldrb	r2, [r2, #0]
 8004176:	08d2      	lsrs	r2, r2, #3
 8004178:	b2d2      	uxtb	r2, r2
 800417a:	441a      	add	r2, r3
 800417c:	7bbb      	ldrb	r3, [r7, #14]
 800417e:	4811      	ldr	r0, [pc, #68]	@ (80041c4 <SSD1316_Write_Image+0x11c>)
 8004180:	7800      	ldrb	r0, [r0, #0]
 8004182:	4403      	add	r3, r0
 8004184:	7808      	ldrb	r0, [r1, #0]
 8004186:	4910      	ldr	r1, [pc, #64]	@ (80041c8 <SSD1316_Write_Image+0x120>)
 8004188:	01d2      	lsls	r2, r2, #7
 800418a:	440a      	add	r2, r1
 800418c:	4413      	add	r3, r2
 800418e:	4602      	mov	r2, r0
 8004190:	701a      	strb	r2, [r3, #0]
		for (uint8_t col = 0; col < dim_x; col++) {
 8004192:	7bbb      	ldrb	r3, [r7, #14]
 8004194:	3301      	adds	r3, #1
 8004196:	73bb      	strb	r3, [r7, #14]
 8004198:	7bba      	ldrb	r2, [r7, #14]
 800419a:	78fb      	ldrb	r3, [r7, #3]
 800419c:	429a      	cmp	r2, r3
 800419e:	d3b1      	bcc.n	8004104 <SSD1316_Write_Image+0x5c>
	for (uint8_t row = 0; row < (dim_y / 8); row++) {
 80041a0:	7bfb      	ldrb	r3, [r7, #15]
 80041a2:	3301      	adds	r3, #1
 80041a4:	73fb      	strb	r3, [r7, #15]
 80041a6:	78bb      	ldrb	r3, [r7, #2]
 80041a8:	08db      	lsrs	r3, r3, #3
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	7bfa      	ldrb	r2, [r7, #15]
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d3a5      	bcc.n	80040fe <SSD1316_Write_Image+0x56>
			}
		}
	}

	return 0;
 80041b2:	2300      	movs	r3, #0
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	3710      	adds	r7, #16
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bc90      	pop	{r4, r7}
 80041bc:	4770      	bx	lr
 80041be:	bf00      	nop
 80041c0:	2000095d 	.word	0x2000095d
 80041c4:	2000095c 	.word	0x2000095c
 80041c8:	200009bc 	.word	0x200009bc

080041cc <SSD1316_Draw_Point>:
 */

#include "../Inc/ssd1316_drawing.h"


uint8_t SSD1316_Draw_Point(uint8_t x, uint8_t y, bool color) {
 80041cc:	b490      	push	{r4, r7}
 80041ce:	b084      	sub	sp, #16
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	4603      	mov	r3, r0
 80041d4:	71fb      	strb	r3, [r7, #7]
 80041d6:	460b      	mov	r3, r1
 80041d8:	71bb      	strb	r3, [r7, #6]
 80041da:	4613      	mov	r3, r2
 80041dc:	717b      	strb	r3, [r7, #5]
	if (x > SSD1316_COL_COUNT - 1 || y / 8 > SSD1316_PAGE_COUNT - 1) return 1;
 80041de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	db02      	blt.n	80041ec <SSD1316_Draw_Point+0x20>
 80041e6:	79bb      	ldrb	r3, [r7, #6]
 80041e8:	2b27      	cmp	r3, #39	@ 0x27
 80041ea:	d901      	bls.n	80041f0 <SSD1316_Draw_Point+0x24>
 80041ec:	2301      	movs	r3, #1
 80041ee:	e037      	b.n	8004260 <SSD1316_Draw_Point+0x94>
	if (color == 1) {
 80041f0:	797b      	ldrb	r3, [r7, #5]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d01b      	beq.n	800422e <SSD1316_Draw_Point+0x62>
		uint8_t test =  0x1 << (y % 8);
 80041f6:	79bb      	ldrb	r3, [r7, #6]
 80041f8:	f003 0307 	and.w	r3, r3, #7
 80041fc:	2201      	movs	r2, #1
 80041fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004202:	73fb      	strb	r3, [r7, #15]
		buffer[y / 8][x] |= test;
 8004204:	79bb      	ldrb	r3, [r7, #6]
 8004206:	08db      	lsrs	r3, r3, #3
 8004208:	b2d8      	uxtb	r0, r3
 800420a:	4602      	mov	r2, r0
 800420c:	79fb      	ldrb	r3, [r7, #7]
 800420e:	4917      	ldr	r1, [pc, #92]	@ (800426c <SSD1316_Draw_Point+0xa0>)
 8004210:	01d2      	lsls	r2, r2, #7
 8004212:	440a      	add	r2, r1
 8004214:	4413      	add	r3, r2
 8004216:	7819      	ldrb	r1, [r3, #0]
 8004218:	4604      	mov	r4, r0
 800421a:	79fb      	ldrb	r3, [r7, #7]
 800421c:	7bfa      	ldrb	r2, [r7, #15]
 800421e:	430a      	orrs	r2, r1
 8004220:	b2d0      	uxtb	r0, r2
 8004222:	4912      	ldr	r1, [pc, #72]	@ (800426c <SSD1316_Draw_Point+0xa0>)
 8004224:	01e2      	lsls	r2, r4, #7
 8004226:	440a      	add	r2, r1
 8004228:	4413      	add	r3, r2
 800422a:	4602      	mov	r2, r0
 800422c:	701a      	strb	r2, [r3, #0]
	}
	if (color == 0) buffer[y / 8][x] &= 0xFF ^ (0x0 << (y % 8));
 800422e:	797b      	ldrb	r3, [r7, #5]
 8004230:	f083 0301 	eor.w	r3, r3, #1
 8004234:	b2db      	uxtb	r3, r3
 8004236:	2b00      	cmp	r3, #0
 8004238:	d011      	beq.n	800425e <SSD1316_Draw_Point+0x92>
 800423a:	79bb      	ldrb	r3, [r7, #6]
 800423c:	08db      	lsrs	r3, r3, #3
 800423e:	b2db      	uxtb	r3, r3
 8004240:	4619      	mov	r1, r3
 8004242:	79fa      	ldrb	r2, [r7, #7]
 8004244:	461c      	mov	r4, r3
 8004246:	79fb      	ldrb	r3, [r7, #7]
 8004248:	4808      	ldr	r0, [pc, #32]	@ (800426c <SSD1316_Draw_Point+0xa0>)
 800424a:	01c9      	lsls	r1, r1, #7
 800424c:	4401      	add	r1, r0
 800424e:	440a      	add	r2, r1
 8004250:	7810      	ldrb	r0, [r2, #0]
 8004252:	4906      	ldr	r1, [pc, #24]	@ (800426c <SSD1316_Draw_Point+0xa0>)
 8004254:	01e2      	lsls	r2, r4, #7
 8004256:	440a      	add	r2, r1
 8004258:	4413      	add	r3, r2
 800425a:	4602      	mov	r2, r0
 800425c:	701a      	strb	r2, [r3, #0]

	return 0;
 800425e:	2300      	movs	r3, #0
}
 8004260:	4618      	mov	r0, r3
 8004262:	3710      	adds	r7, #16
 8004264:	46bd      	mov	sp, r7
 8004266:	bc90      	pop	{r4, r7}
 8004268:	4770      	bx	lr
 800426a:	bf00      	nop
 800426c:	200009bc 	.word	0x200009bc

08004270 <SSD1316_Draw_Line>:
uint8_t SSD1316_Draw_Line(uint8_t* points, bool color) {
 8004270:	b580      	push	{r7, lr}
 8004272:	b08a      	sub	sp, #40	@ 0x28
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
 8004278:	460b      	mov	r3, r1
 800427a:	70fb      	strb	r3, [r7, #3]
	uint8_t x1 = points[0];
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	781b      	ldrb	r3, [r3, #0]
 8004280:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t y1 = points[1];
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	785b      	ldrb	r3, [r3, #1]
 8004288:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	uint8_t x2 = points[2];
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	789b      	ldrb	r3, [r3, #2]
 8004290:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	uint8_t y2 = points[3];
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	78db      	ldrb	r3, [r3, #3]
 8004298:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

	if (x1 > x2) {
 800429c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80042a0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d929      	bls.n	80042fc <SSD1316_Draw_Line+0x8c>
		x1 = x1 ^ x2;
 80042a8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80042ac:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80042b0:	4053      	eors	r3, r2
 80042b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		x2 = x1 ^ x2;
 80042b6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80042ba:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80042be:	4053      	eors	r3, r2
 80042c0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
		x1 = x1 ^ x2;
 80042c4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80042c8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80042cc:	4053      	eors	r3, r2
 80042ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		y1 = y1 ^ y2;
 80042d2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80042d6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80042da:	4053      	eors	r3, r2
 80042dc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		y2 = y1 ^ y2;
 80042e0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80042e4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80042e8:	4053      	eors	r3, r2
 80042ea:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
		y1 = y1 ^ y2;
 80042ee:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80042f2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80042f6:	4053      	eors	r3, r2
 80042f8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	}

	if (x2 > SSD1316_COL_COUNT || y1 / 8 > SSD1316_PAGE_COUNT || y2 / 8 > SSD1316_PAGE_COUNT) return 1;
 80042fc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004300:	2b80      	cmp	r3, #128	@ 0x80
 8004302:	d807      	bhi.n	8004314 <SSD1316_Draw_Line+0xa4>
 8004304:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004308:	2b2f      	cmp	r3, #47	@ 0x2f
 800430a:	d803      	bhi.n	8004314 <SSD1316_Draw_Line+0xa4>
 800430c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004310:	2b2f      	cmp	r3, #47	@ 0x2f
 8004312:	d901      	bls.n	8004318 <SSD1316_Draw_Line+0xa8>
 8004314:	2301      	movs	r3, #1
 8004316:	e101      	b.n	800451c <SSD1316_Draw_Line+0x2ac>

	uint8_t x_steps = x2 - x1 + 1;
 8004318:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800431c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	b2db      	uxtb	r3, r3
 8004324:	3301      	adds	r3, #1
 8004326:	75fb      	strb	r3, [r7, #23]
	int8_t y_sign = (y2 - y1 > 0) - (y2 - y1 < 0);
 8004328:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800432c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	2b00      	cmp	r3, #0
 8004334:	bfcc      	ite	gt
 8004336:	2301      	movgt	r3, #1
 8004338:	2300      	movle	r3, #0
 800433a:	b2db      	uxtb	r3, r3
 800433c:	4619      	mov	r1, r3
 800433e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8004342:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004346:	1ad3      	subs	r3, r2, r3
 8004348:	0fdb      	lsrs	r3, r3, #31
 800434a:	b2db      	uxtb	r3, r3
 800434c:	1acb      	subs	r3, r1, r3
 800434e:	b2db      	uxtb	r3, r3
 8004350:	75bb      	strb	r3, [r7, #22]
	uint8_t y_steps = y_sign > 0 ? y2 - y1 + 1: y1 - y2 + 1;
 8004352:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004356:	2b00      	cmp	r3, #0
 8004358:	dd08      	ble.n	800436c <SSD1316_Draw_Line+0xfc>
 800435a:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800435e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004362:	1ad3      	subs	r3, r2, r3
 8004364:	b2db      	uxtb	r3, r3
 8004366:	3301      	adds	r3, #1
 8004368:	b2db      	uxtb	r3, r3
 800436a:	e007      	b.n	800437c <SSD1316_Draw_Line+0x10c>
 800436c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8004370:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	b2db      	uxtb	r3, r3
 8004378:	3301      	adds	r3, #1
 800437a:	b2db      	uxtb	r3, r3
 800437c:	757b      	strb	r3, [r7, #21]
	uint8_t x_curr = x1;
 800437e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004382:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t y_curr = y1;
 8004386:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800438a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
	uint8_t index = 1;
 800438e:	2301      	movs	r3, #1
 8004390:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

	if (x_steps > y_steps) {
 8004394:	7dfa      	ldrb	r2, [r7, #23]
 8004396:	7d7b      	ldrb	r3, [r7, #21]
 8004398:	429a      	cmp	r2, r3
 800439a:	d944      	bls.n	8004426 <SSD1316_Draw_Line+0x1b6>
		float step_size = ((float) x_steps / (float) y_steps);
 800439c:	7dfb      	ldrb	r3, [r7, #23]
 800439e:	ee07 3a90 	vmov	s15, r3
 80043a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043a6:	7d7b      	ldrb	r3, [r7, #21]
 80043a8:	ee07 3a90 	vmov	s15, r3
 80043ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80043b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043b4:	edc7 7a03 	vstr	s15, [r7, #12]
		float step = step_size;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	61fb      	str	r3, [r7, #28]
		while (x_curr < x2) {
 80043bc:	e02c      	b.n	8004418 <SSD1316_Draw_Line+0x1a8>
			SSD1316_Draw_Point(x_curr, y_curr, color);
 80043be:	78fa      	ldrb	r2, [r7, #3]
 80043c0:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 80043c4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80043c8:	4618      	mov	r0, r3
 80043ca:	f7ff feff 	bl	80041cc <SSD1316_Draw_Point>
			x_curr++;
 80043ce:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80043d2:	3301      	adds	r3, #1
 80043d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
			if (index > step) {
 80043d8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80043dc:	ee07 3a90 	vmov	s15, r3
 80043e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80043e4:	ed97 7a07 	vldr	s14, [r7, #28]
 80043e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80043ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043f0:	d50d      	bpl.n	800440e <SSD1316_Draw_Line+0x19e>
				y_curr += y_sign;
 80043f2:	7dba      	ldrb	r2, [r7, #22]
 80043f4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80043f8:	4413      	add	r3, r2
 80043fa:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
				step += step_size;
 80043fe:	ed97 7a07 	vldr	s14, [r7, #28]
 8004402:	edd7 7a03 	vldr	s15, [r7, #12]
 8004406:	ee77 7a27 	vadd.f32	s15, s14, s15
 800440a:	edc7 7a07 	vstr	s15, [r7, #28]
			}
			index++;
 800440e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004412:	3301      	adds	r3, #1
 8004414:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
		while (x_curr < x2) {
 8004418:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800441c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004420:	429a      	cmp	r2, r3
 8004422:	d3cc      	bcc.n	80043be <SSD1316_Draw_Line+0x14e>
 8004424:	e079      	b.n	800451a <SSD1316_Draw_Line+0x2aa>
			//SSD1316_Update_Screen();
			//HAL_Delay(10);
		}
	} else if (x_steps < y_steps) {
 8004426:	7dfa      	ldrb	r2, [r7, #23]
 8004428:	7d7b      	ldrb	r3, [r7, #21]
 800442a:	429a      	cmp	r2, r3
 800442c:	d26f      	bcs.n	800450e <SSD1316_Draw_Line+0x29e>
		float step_size = ((float) y_steps / (float) x_steps);
 800442e:	7d7b      	ldrb	r3, [r7, #21]
 8004430:	ee07 3a90 	vmov	s15, r3
 8004434:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004438:	7dfb      	ldrb	r3, [r7, #23]
 800443a:	ee07 3a90 	vmov	s15, r3
 800443e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004442:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004446:	edc7 7a04 	vstr	s15, [r7, #16]
		float step = step_size;
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	61bb      	str	r3, [r7, #24]
		while ((y_sign > 0 ? y_curr < y2 : y_curr > y2)) {
 800444e:	e02c      	b.n	80044aa <SSD1316_Draw_Line+0x23a>
			SSD1316_Draw_Point(x_curr, y_curr, color);
 8004450:	78fa      	ldrb	r2, [r7, #3]
 8004452:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 8004456:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800445a:	4618      	mov	r0, r3
 800445c:	f7ff feb6 	bl	80041cc <SSD1316_Draw_Point>
			y_curr += y_sign;
 8004460:	7dba      	ldrb	r2, [r7, #22]
 8004462:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004466:	4413      	add	r3, r2
 8004468:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
			if (index > step) {
 800446c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004470:	ee07 3a90 	vmov	s15, r3
 8004474:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004478:	ed97 7a06 	vldr	s14, [r7, #24]
 800447c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004484:	d50c      	bpl.n	80044a0 <SSD1316_Draw_Line+0x230>
				x_curr++;
 8004486:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800448a:	3301      	adds	r3, #1
 800448c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
				step += step_size;
 8004490:	ed97 7a06 	vldr	s14, [r7, #24]
 8004494:	edd7 7a04 	vldr	s15, [r7, #16]
 8004498:	ee77 7a27 	vadd.f32	s15, s14, s15
 800449c:	edc7 7a06 	vstr	s15, [r7, #24]
			}
			index++;
 80044a0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80044a4:	3301      	adds	r3, #1
 80044a6:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
		while ((y_sign > 0 ? y_curr < y2 : y_curr > y2)) {
 80044aa:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	dd09      	ble.n	80044c6 <SSD1316_Draw_Line+0x256>
 80044b2:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80044b6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80044ba:	429a      	cmp	r2, r3
 80044bc:	bf34      	ite	cc
 80044be:	2301      	movcc	r3, #1
 80044c0:	2300      	movcs	r3, #0
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	e008      	b.n	80044d8 <SSD1316_Draw_Line+0x268>
 80044c6:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80044ca:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80044ce:	429a      	cmp	r2, r3
 80044d0:	bf8c      	ite	hi
 80044d2:	2301      	movhi	r3, #1
 80044d4:	2300      	movls	r3, #0
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d1b9      	bne.n	8004450 <SSD1316_Draw_Line+0x1e0>
 80044dc:	e01d      	b.n	800451a <SSD1316_Draw_Line+0x2aa>
		}
	} else {
		while (x_curr <= x2) {
			SSD1316_Draw_Point(x_curr, y_curr, color);
 80044de:	78fa      	ldrb	r2, [r7, #3]
 80044e0:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 80044e4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80044e8:	4618      	mov	r0, r3
 80044ea:	f7ff fe6f 	bl	80041cc <SSD1316_Draw_Point>
			x_curr++;
 80044ee:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80044f2:	3301      	adds	r3, #1
 80044f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
			y_curr += y_sign;
 80044f8:	7dba      	ldrb	r2, [r7, #22]
 80044fa:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80044fe:	4413      	add	r3, r2
 8004500:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

			index++;
 8004504:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004508:	3301      	adds	r3, #1
 800450a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
		while (x_curr <= x2) {
 800450e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8004512:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004516:	429a      	cmp	r2, r3
 8004518:	d9e1      	bls.n	80044de <SSD1316_Draw_Line+0x26e>
		}

	}

	return 0;
 800451a:	2300      	movs	r3, #0

}
 800451c:	4618      	mov	r0, r3
 800451e:	3728      	adds	r7, #40	@ 0x28
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}

08004524 <SSD1316_Draw_Filled_Rectangle>:

uint8_t SSD1316_Draw_Filled_Rectangle( //GPT
    uint8_t x1, uint8_t y1,
    uint8_t x2, uint8_t y2,
    bool color)
{
 8004524:	b590      	push	{r4, r7, lr}
 8004526:	b085      	sub	sp, #20
 8004528:	af00      	add	r7, sp, #0
 800452a:	4604      	mov	r4, r0
 800452c:	4608      	mov	r0, r1
 800452e:	4611      	mov	r1, r2
 8004530:	461a      	mov	r2, r3
 8004532:	4623      	mov	r3, r4
 8004534:	71fb      	strb	r3, [r7, #7]
 8004536:	4603      	mov	r3, r0
 8004538:	71bb      	strb	r3, [r7, #6]
 800453a:	460b      	mov	r3, r1
 800453c:	717b      	strb	r3, [r7, #5]
 800453e:	4613      	mov	r3, r2
 8004540:	713b      	strb	r3, [r7, #4]
    /* Normalize coordinates */
    if (x1 > x2) {
 8004542:	79fa      	ldrb	r2, [r7, #7]
 8004544:	797b      	ldrb	r3, [r7, #5]
 8004546:	429a      	cmp	r2, r3
 8004548:	d905      	bls.n	8004556 <SSD1316_Draw_Filled_Rectangle+0x32>
        uint8_t t = x1; x1 = x2; x2 = t;
 800454a:	79fb      	ldrb	r3, [r7, #7]
 800454c:	737b      	strb	r3, [r7, #13]
 800454e:	797b      	ldrb	r3, [r7, #5]
 8004550:	71fb      	strb	r3, [r7, #7]
 8004552:	7b7b      	ldrb	r3, [r7, #13]
 8004554:	717b      	strb	r3, [r7, #5]
    }
    if (y1 > y2) {
 8004556:	79ba      	ldrb	r2, [r7, #6]
 8004558:	793b      	ldrb	r3, [r7, #4]
 800455a:	429a      	cmp	r2, r3
 800455c:	d905      	bls.n	800456a <SSD1316_Draw_Filled_Rectangle+0x46>
        uint8_t t = y1; y1 = y2; y2 = t;
 800455e:	79bb      	ldrb	r3, [r7, #6]
 8004560:	733b      	strb	r3, [r7, #12]
 8004562:	793b      	ldrb	r3, [r7, #4]
 8004564:	71bb      	strb	r3, [r7, #6]
 8004566:	7b3b      	ldrb	r3, [r7, #12]
 8004568:	713b      	strb	r3, [r7, #4]
    }

    /* Bounds check */
    if (x2 >= SSD1316_COL_COUNT || y2 >= SSD1316_PAGE_COUNT * 8)
 800456a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800456e:	2b00      	cmp	r3, #0
 8004570:	db02      	blt.n	8004578 <SSD1316_Draw_Filled_Rectangle+0x54>
 8004572:	793b      	ldrb	r3, [r7, #4]
 8004574:	2b27      	cmp	r3, #39	@ 0x27
 8004576:	d901      	bls.n	800457c <SSD1316_Draw_Filled_Rectangle+0x58>
        return 1;
 8004578:	2301      	movs	r3, #1
 800457a:	e01b      	b.n	80045b4 <SSD1316_Draw_Filled_Rectangle+0x90>

    for (uint8_t y = y1; y <= y2; y++) {
 800457c:	79bb      	ldrb	r3, [r7, #6]
 800457e:	73fb      	strb	r3, [r7, #15]
 8004580:	e013      	b.n	80045aa <SSD1316_Draw_Filled_Rectangle+0x86>
        for (uint8_t x = x1; x <= x2; x++) {
 8004582:	79fb      	ldrb	r3, [r7, #7]
 8004584:	73bb      	strb	r3, [r7, #14]
 8004586:	e009      	b.n	800459c <SSD1316_Draw_Filled_Rectangle+0x78>
            SSD1316_Draw_Point(x, y, color);
 8004588:	f897 2020 	ldrb.w	r2, [r7, #32]
 800458c:	7bf9      	ldrb	r1, [r7, #15]
 800458e:	7bbb      	ldrb	r3, [r7, #14]
 8004590:	4618      	mov	r0, r3
 8004592:	f7ff fe1b 	bl	80041cc <SSD1316_Draw_Point>
        for (uint8_t x = x1; x <= x2; x++) {
 8004596:	7bbb      	ldrb	r3, [r7, #14]
 8004598:	3301      	adds	r3, #1
 800459a:	73bb      	strb	r3, [r7, #14]
 800459c:	7bba      	ldrb	r2, [r7, #14]
 800459e:	797b      	ldrb	r3, [r7, #5]
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d9f1      	bls.n	8004588 <SSD1316_Draw_Filled_Rectangle+0x64>
    for (uint8_t y = y1; y <= y2; y++) {
 80045a4:	7bfb      	ldrb	r3, [r7, #15]
 80045a6:	3301      	adds	r3, #1
 80045a8:	73fb      	strb	r3, [r7, #15]
 80045aa:	7bfa      	ldrb	r2, [r7, #15]
 80045ac:	793b      	ldrb	r3, [r7, #4]
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d9e7      	bls.n	8004582 <SSD1316_Draw_Filled_Rectangle+0x5e>
        }
    }

    return 0;
 80045b2:	2300      	movs	r3, #0
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3714      	adds	r7, #20
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd90      	pop	{r4, r7, pc}

080045bc <STCC4_Set_I2C>:
#include "stcc4.h"

I2C_HandleTypeDef stcchi2c;


void STCC4_Set_I2C(I2C_HandleTypeDef hi2c1) {
 80045bc:	b084      	sub	sp, #16
 80045be:	b580      	push	{r7, lr}
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	f107 0c08 	add.w	ip, r7, #8
 80045c6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	stcchi2c = hi2c1;
 80045ca:	4b07      	ldr	r3, [pc, #28]	@ (80045e8 <STCC4_Set_I2C+0x2c>)
 80045cc:	4618      	mov	r0, r3
 80045ce:	f107 0308 	add.w	r3, r7, #8
 80045d2:	2254      	movs	r2, #84	@ 0x54
 80045d4:	4619      	mov	r1, r3
 80045d6:	f009 ff4f 	bl	800e478 <memcpy>
}
 80045da:	bf00      	nop
 80045dc:	46bd      	mov	sp, r7
 80045de:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80045e2:	b004      	add	sp, #16
 80045e4:	4770      	bx	lr
 80045e6:	bf00      	nop
 80045e8:	20000c3c 	.word	0x20000c3c

080045ec <STCC4_Request_Measurement>:


uint8_t STCC4_Request_Measurement() {
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af02      	add	r7, sp, #8
	uint8_t reg[2] = {STCC4_MEASURE_SINGLE_SHOT >> 8, STCC4_MEASURE_SINGLE_SHOT & 0xFF};
 80045f2:	f649 5321 	movw	r3, #40225	@ 0x9d21
 80045f6:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(&stcchi2c, STCC4_I2C_ADDR << 1, reg, 2, 10);
 80045f8:	1d3a      	adds	r2, r7, #4
 80045fa:	230a      	movs	r3, #10
 80045fc:	9300      	str	r3, [sp, #0]
 80045fe:	2302      	movs	r3, #2
 8004600:	21c8      	movs	r1, #200	@ 0xc8
 8004602:	4804      	ldr	r0, [pc, #16]	@ (8004614 <STCC4_Request_Measurement+0x28>)
 8004604:	f001 fff2 	bl	80065ec <HAL_I2C_Master_Transmit>
 8004608:	4603      	mov	r3, r0
}
 800460a:	4618      	mov	r0, r3
 800460c:	3708      	adds	r7, #8
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	20000c3c 	.word	0x20000c3c

08004618 <STCC4_Read_Measurement>:


uint8_t STCC4_Read_Measurement(uint16_t co2rht[3]) {
 8004618:	b580      	push	{r7, lr}
 800461a:	b08a      	sub	sp, #40	@ 0x28
 800461c:	af02      	add	r7, sp, #8
 800461e:	6078      	str	r0, [r7, #4]
	uint8_t reg[2] = {STCC4_READ_MEASUREMENT >> 8, STCC4_READ_MEASUREMENT & 0xFF};
 8004620:	f240 53ec 	movw	r3, #1516	@ 0x5ec
 8004624:	833b      	strh	r3, [r7, #24]
	uint8_t status = HAL_I2C_Master_Transmit(&stcchi2c, STCC4_I2C_ADDR << 1, reg, 2, 10);
 8004626:	f107 0218 	add.w	r2, r7, #24
 800462a:	230a      	movs	r3, #10
 800462c:	9300      	str	r3, [sp, #0]
 800462e:	2302      	movs	r3, #2
 8004630:	21c8      	movs	r1, #200	@ 0xc8
 8004632:	482b      	ldr	r0, [pc, #172]	@ (80046e0 <STCC4_Read_Measurement+0xc8>)
 8004634:	f001 ffda 	bl	80065ec <HAL_I2C_Master_Transmit>
 8004638:	4603      	mov	r3, r0
 800463a:	77fb      	strb	r3, [r7, #31]

	uint8_t received_data[12];
	status = HAL_I2C_Master_Receive(&stcchi2c, (STCC4_I2C_ADDR << 1) | 0x1, received_data, 12, 10);
 800463c:	f107 020c 	add.w	r2, r7, #12
 8004640:	230a      	movs	r3, #10
 8004642:	9300      	str	r3, [sp, #0]
 8004644:	230c      	movs	r3, #12
 8004646:	21c9      	movs	r1, #201	@ 0xc9
 8004648:	4825      	ldr	r0, [pc, #148]	@ (80046e0 <STCC4_Read_Measurement+0xc8>)
 800464a:	f002 f8e7 	bl	800681c <HAL_I2C_Master_Receive>
 800464e:	4603      	mov	r3, r0
 8004650:	77fb      	strb	r3, [r7, #31]

	co2rht[0] = ((uint16_t)received_data[0] << 8) | (uint16_t)received_data[1];
 8004652:	7b3b      	ldrb	r3, [r7, #12]
 8004654:	b21b      	sxth	r3, r3
 8004656:	021b      	lsls	r3, r3, #8
 8004658:	b21a      	sxth	r2, r3
 800465a:	7b7b      	ldrb	r3, [r7, #13]
 800465c:	b21b      	sxth	r3, r3
 800465e:	4313      	orrs	r3, r2
 8004660:	b21b      	sxth	r3, r3
 8004662:	b29a      	uxth	r2, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	801a      	strh	r2, [r3, #0]
	uint16_t raw_temp = ((uint16_t)received_data[3] << 8) | (uint16_t)received_data[4];
 8004668:	7bfb      	ldrb	r3, [r7, #15]
 800466a:	b21b      	sxth	r3, r3
 800466c:	021b      	lsls	r3, r3, #8
 800466e:	b21a      	sxth	r2, r3
 8004670:	7c3b      	ldrb	r3, [r7, #16]
 8004672:	b21b      	sxth	r3, r3
 8004674:	4313      	orrs	r3, r2
 8004676:	b21b      	sxth	r3, r3
 8004678:	83bb      	strh	r3, [r7, #28]
	co2rht[1] = (175 * raw_temp / 65535) - 45;
 800467a:	8bbb      	ldrh	r3, [r7, #28]
 800467c:	22af      	movs	r2, #175	@ 0xaf
 800467e:	fb02 f303 	mul.w	r3, r2, r3
 8004682:	4a18      	ldr	r2, [pc, #96]	@ (80046e4 <STCC4_Read_Measurement+0xcc>)
 8004684:	fb82 1203 	smull	r1, r2, r2, r3
 8004688:	441a      	add	r2, r3
 800468a:	13d2      	asrs	r2, r2, #15
 800468c:	17db      	asrs	r3, r3, #31
 800468e:	1ad3      	subs	r3, r2, r3
 8004690:	b29a      	uxth	r2, r3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	3302      	adds	r3, #2
 8004696:	3a2d      	subs	r2, #45	@ 0x2d
 8004698:	b292      	uxth	r2, r2
 800469a:	801a      	strh	r2, [r3, #0]
	uint16_t raw_rh = ((uint16_t)received_data[6] << 8) | (uint16_t)received_data[7];
 800469c:	7cbb      	ldrb	r3, [r7, #18]
 800469e:	b21b      	sxth	r3, r3
 80046a0:	021b      	lsls	r3, r3, #8
 80046a2:	b21a      	sxth	r2, r3
 80046a4:	7cfb      	ldrb	r3, [r7, #19]
 80046a6:	b21b      	sxth	r3, r3
 80046a8:	4313      	orrs	r3, r2
 80046aa:	b21b      	sxth	r3, r3
 80046ac:	837b      	strh	r3, [r7, #26]
	co2rht[2] = (125 * raw_rh / 65535) - 6;
 80046ae:	8b7a      	ldrh	r2, [r7, #26]
 80046b0:	4613      	mov	r3, r2
 80046b2:	015b      	lsls	r3, r3, #5
 80046b4:	1a9b      	subs	r3, r3, r2
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	4413      	add	r3, r2
 80046ba:	4a0a      	ldr	r2, [pc, #40]	@ (80046e4 <STCC4_Read_Measurement+0xcc>)
 80046bc:	fb82 1203 	smull	r1, r2, r2, r3
 80046c0:	441a      	add	r2, r3
 80046c2:	13d2      	asrs	r2, r2, #15
 80046c4:	17db      	asrs	r3, r3, #31
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	b29a      	uxth	r2, r3
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	3304      	adds	r3, #4
 80046ce:	3a06      	subs	r2, #6
 80046d0:	b292      	uxth	r2, r2
 80046d2:	801a      	strh	r2, [r3, #0]

	return status;
 80046d4:	7ffb      	ldrb	r3, [r7, #31]
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3720      	adds	r7, #32
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	20000c3c 	.word	0x20000c3c
 80046e4:	80008001 	.word	0x80008001

080046e8 <STCC4_Set_Enabled>:


uint8_t STCC4_Set_Enabled(bool enabled) {
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b086      	sub	sp, #24
 80046ec:	af02      	add	r7, sp, #8
 80046ee:	4603      	mov	r3, r0
 80046f0:	71fb      	strb	r3, [r7, #7]
	if (enabled) {
 80046f2:	79fb      	ldrb	r3, [r7, #7]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d00c      	beq.n	8004712 <STCC4_Set_Enabled+0x2a>
		uint8_t reg = STCC4_EXIT_SLEEP_MODE;
 80046f8:	2300      	movs	r3, #0
 80046fa:	73fb      	strb	r3, [r7, #15]
		return HAL_I2C_Master_Transmit(&stcchi2c, STCC4_I2C_ADDR << 1, &reg, 1, 10);
 80046fc:	f107 020f 	add.w	r2, r7, #15
 8004700:	230a      	movs	r3, #10
 8004702:	9300      	str	r3, [sp, #0]
 8004704:	2301      	movs	r3, #1
 8004706:	21c8      	movs	r1, #200	@ 0xc8
 8004708:	480a      	ldr	r0, [pc, #40]	@ (8004734 <STCC4_Set_Enabled+0x4c>)
 800470a:	f001 ff6f 	bl	80065ec <HAL_I2C_Master_Transmit>
 800470e:	4603      	mov	r3, r0
 8004710:	e00c      	b.n	800472c <STCC4_Set_Enabled+0x44>
	} else {
		uint8_t reg[2] = {STCC4_ENTER_SLEEP_MODE >> 8, STCC4_ENTER_SLEEP_MODE & 0xFF};
 8004712:	f245 0336 	movw	r3, #20534	@ 0x5036
 8004716:	81bb      	strh	r3, [r7, #12]
		return HAL_I2C_Master_Transmit(&stcchi2c, STCC4_I2C_ADDR << 1, reg, 2, 10);
 8004718:	f107 020c 	add.w	r2, r7, #12
 800471c:	230a      	movs	r3, #10
 800471e:	9300      	str	r3, [sp, #0]
 8004720:	2302      	movs	r3, #2
 8004722:	21c8      	movs	r1, #200	@ 0xc8
 8004724:	4803      	ldr	r0, [pc, #12]	@ (8004734 <STCC4_Set_Enabled+0x4c>)
 8004726:	f001 ff61 	bl	80065ec <HAL_I2C_Master_Transmit>
 800472a:	4603      	mov	r3, r0
	}
}
 800472c:	4618      	mov	r0, r3
 800472e:	3710      	adds	r7, #16
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}
 8004734:	20000c3c 	.word	0x20000c3c

08004738 <STCC4_Perform_Conditioning>:


uint8_t STCC4_Perform_Conditioning() {
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af02      	add	r7, sp, #8
	uint8_t reg[2] = {STCC4_PERFORM_CONDITIONING >> 8, STCC4_PERFORM_CONDITIONING & 0xFF};
 800473e:	f64b 4329 	movw	r3, #48169	@ 0xbc29
 8004742:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(&stcchi2c, STCC4_I2C_ADDR << 1, reg, 2, 10);
 8004744:	1d3a      	adds	r2, r7, #4
 8004746:	230a      	movs	r3, #10
 8004748:	9300      	str	r3, [sp, #0]
 800474a:	2302      	movs	r3, #2
 800474c:	21c8      	movs	r1, #200	@ 0xc8
 800474e:	4804      	ldr	r0, [pc, #16]	@ (8004760 <STCC4_Perform_Conditioning+0x28>)
 8004750:	f001 ff4c 	bl	80065ec <HAL_I2C_Master_Transmit>
 8004754:	4603      	mov	r3, r0
}
 8004756:	4618      	mov	r0, r3
 8004758:	3708      	adds	r7, #8
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}
 800475e:	bf00      	nop
 8004760:	20000c3c 	.word	0x20000c3c

08004764 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b082      	sub	sp, #8
 8004768:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800476a:	2300      	movs	r3, #0
 800476c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800476e:	2003      	movs	r0, #3
 8004770:	f001 fcbc 	bl	80060ec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004774:	200f      	movs	r0, #15
 8004776:	f000 f80d 	bl	8004794 <HAL_InitTick>
 800477a:	4603      	mov	r3, r0
 800477c:	2b00      	cmp	r3, #0
 800477e:	d002      	beq.n	8004786 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	71fb      	strb	r3, [r7, #7]
 8004784:	e001      	b.n	800478a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004786:	f7fd fcb1 	bl	80020ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800478a:	79fb      	ldrb	r3, [r7, #7]
}
 800478c:	4618      	mov	r0, r3
 800478e:	3708      	adds	r7, #8
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800479c:	2300      	movs	r3, #0
 800479e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80047a0:	4b17      	ldr	r3, [pc, #92]	@ (8004800 <HAL_InitTick+0x6c>)
 80047a2:	781b      	ldrb	r3, [r3, #0]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d023      	beq.n	80047f0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80047a8:	4b16      	ldr	r3, [pc, #88]	@ (8004804 <HAL_InitTick+0x70>)
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	4b14      	ldr	r3, [pc, #80]	@ (8004800 <HAL_InitTick+0x6c>)
 80047ae:	781b      	ldrb	r3, [r3, #0]
 80047b0:	4619      	mov	r1, r3
 80047b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80047b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80047ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80047be:	4618      	mov	r0, r3
 80047c0:	f001 fcc9 	bl	8006156 <HAL_SYSTICK_Config>
 80047c4:	4603      	mov	r3, r0
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d10f      	bne.n	80047ea <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2b0f      	cmp	r3, #15
 80047ce:	d809      	bhi.n	80047e4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80047d0:	2200      	movs	r2, #0
 80047d2:	6879      	ldr	r1, [r7, #4]
 80047d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80047d8:	f001 fc93 	bl	8006102 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80047dc:	4a0a      	ldr	r2, [pc, #40]	@ (8004808 <HAL_InitTick+0x74>)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6013      	str	r3, [r2, #0]
 80047e2:	e007      	b.n	80047f4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	73fb      	strb	r3, [r7, #15]
 80047e8:	e004      	b.n	80047f4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	73fb      	strb	r3, [r7, #15]
 80047ee:	e001      	b.n	80047f4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80047f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	3710      	adds	r7, #16
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	bf00      	nop
 8004800:	200000a8 	.word	0x200000a8
 8004804:	200000a0 	.word	0x200000a0
 8004808:	200000a4 	.word	0x200000a4

0800480c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800480c:	b480      	push	{r7}
 800480e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004810:	4b06      	ldr	r3, [pc, #24]	@ (800482c <HAL_IncTick+0x20>)
 8004812:	781b      	ldrb	r3, [r3, #0]
 8004814:	461a      	mov	r2, r3
 8004816:	4b06      	ldr	r3, [pc, #24]	@ (8004830 <HAL_IncTick+0x24>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4413      	add	r3, r2
 800481c:	4a04      	ldr	r2, [pc, #16]	@ (8004830 <HAL_IncTick+0x24>)
 800481e:	6013      	str	r3, [r2, #0]
}
 8004820:	bf00      	nop
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr
 800482a:	bf00      	nop
 800482c:	200000a8 	.word	0x200000a8
 8004830:	20000c90 	.word	0x20000c90

08004834 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004834:	b480      	push	{r7}
 8004836:	af00      	add	r7, sp, #0
  return uwTick;
 8004838:	4b03      	ldr	r3, [pc, #12]	@ (8004848 <HAL_GetTick+0x14>)
 800483a:	681b      	ldr	r3, [r3, #0]
}
 800483c:	4618      	mov	r0, r3
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr
 8004846:	bf00      	nop
 8004848:	20000c90 	.word	0x20000c90

0800484c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b084      	sub	sp, #16
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004854:	f7ff ffee 	bl	8004834 <HAL_GetTick>
 8004858:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004864:	d005      	beq.n	8004872 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8004866:	4b0a      	ldr	r3, [pc, #40]	@ (8004890 <HAL_Delay+0x44>)
 8004868:	781b      	ldrb	r3, [r3, #0]
 800486a:	461a      	mov	r2, r3
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	4413      	add	r3, r2
 8004870:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004872:	bf00      	nop
 8004874:	f7ff ffde 	bl	8004834 <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	68fa      	ldr	r2, [r7, #12]
 8004880:	429a      	cmp	r2, r3
 8004882:	d8f7      	bhi.n	8004874 <HAL_Delay+0x28>
  {
  }
}
 8004884:	bf00      	nop
 8004886:	bf00      	nop
 8004888:	3710      	adds	r7, #16
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
 800488e:	bf00      	nop
 8004890:	200000a8 	.word	0x200000a8

08004894 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004894:	b480      	push	{r7}
 8004896:	b083      	sub	sp, #12
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	431a      	orrs	r2, r3
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	609a      	str	r2, [r3, #8]
}
 80048ae:	bf00      	nop
 80048b0:	370c      	adds	r7, #12
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr

080048ba <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80048ba:	b480      	push	{r7}
 80048bc:	b083      	sub	sp, #12
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
 80048c2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	431a      	orrs	r2, r3
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	609a      	str	r2, [r3, #8]
}
 80048d4:	bf00      	nop
 80048d6:	370c      	adds	r7, #12
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr

080048e0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b083      	sub	sp, #12
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	370c      	adds	r7, #12
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr

080048fc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b087      	sub	sp, #28
 8004900:	af00      	add	r7, sp, #0
 8004902:	60f8      	str	r0, [r7, #12]
 8004904:	60b9      	str	r1, [r7, #8]
 8004906:	607a      	str	r2, [r7, #4]
 8004908:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	3360      	adds	r3, #96	@ 0x60
 800490e:	461a      	mov	r2, r3
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	4413      	add	r3, r2
 8004916:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	4b08      	ldr	r3, [pc, #32]	@ (8004940 <LL_ADC_SetOffset+0x44>)
 800491e:	4013      	ands	r3, r2
 8004920:	687a      	ldr	r2, [r7, #4]
 8004922:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8004926:	683a      	ldr	r2, [r7, #0]
 8004928:	430a      	orrs	r2, r1
 800492a:	4313      	orrs	r3, r2
 800492c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004934:	bf00      	nop
 8004936:	371c      	adds	r7, #28
 8004938:	46bd      	mov	sp, r7
 800493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493e:	4770      	bx	lr
 8004940:	03fff000 	.word	0x03fff000

08004944 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004944:	b480      	push	{r7}
 8004946:	b085      	sub	sp, #20
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	3360      	adds	r3, #96	@ 0x60
 8004952:	461a      	mov	r2, r3
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	4413      	add	r3, r2
 800495a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004964:	4618      	mov	r0, r3
 8004966:	3714      	adds	r7, #20
 8004968:	46bd      	mov	sp, r7
 800496a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496e:	4770      	bx	lr

08004970 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004970:	b480      	push	{r7}
 8004972:	b087      	sub	sp, #28
 8004974:	af00      	add	r7, sp, #0
 8004976:	60f8      	str	r0, [r7, #12]
 8004978:	60b9      	str	r1, [r7, #8]
 800497a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	3360      	adds	r3, #96	@ 0x60
 8004980:	461a      	mov	r2, r3
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	009b      	lsls	r3, r3, #2
 8004986:	4413      	add	r3, r2
 8004988:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	431a      	orrs	r2, r3
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800499a:	bf00      	nop
 800499c:	371c      	adds	r7, #28
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr

080049a6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80049a6:	b480      	push	{r7}
 80049a8:	b083      	sub	sp, #12
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	6078      	str	r0, [r7, #4]
 80049ae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	695b      	ldr	r3, [r3, #20]
 80049b4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	431a      	orrs	r2, r3
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	615a      	str	r2, [r3, #20]
}
 80049c0:	bf00      	nop
 80049c2:	370c      	adds	r7, #12
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr

080049cc <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b087      	sub	sp, #28
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	60f8      	str	r0, [r7, #12]
 80049d4:	60b9      	str	r1, [r7, #8]
 80049d6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	3330      	adds	r3, #48	@ 0x30
 80049dc:	461a      	mov	r2, r3
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	0a1b      	lsrs	r3, r3, #8
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	f003 030c 	and.w	r3, r3, #12
 80049e8:	4413      	add	r3, r2
 80049ea:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	f003 031f 	and.w	r3, r3, #31
 80049f6:	211f      	movs	r1, #31
 80049f8:	fa01 f303 	lsl.w	r3, r1, r3
 80049fc:	43db      	mvns	r3, r3
 80049fe:	401a      	ands	r2, r3
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	0e9b      	lsrs	r3, r3, #26
 8004a04:	f003 011f 	and.w	r1, r3, #31
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	f003 031f 	and.w	r3, r3, #31
 8004a0e:	fa01 f303 	lsl.w	r3, r1, r3
 8004a12:	431a      	orrs	r2, r3
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004a18:	bf00      	nop
 8004a1a:	371c      	adds	r7, #28
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr

08004a24 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b087      	sub	sp, #28
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	3314      	adds	r3, #20
 8004a34:	461a      	mov	r2, r3
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	0e5b      	lsrs	r3, r3, #25
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	f003 0304 	and.w	r3, r3, #4
 8004a40:	4413      	add	r3, r2
 8004a42:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	681a      	ldr	r2, [r3, #0]
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	0d1b      	lsrs	r3, r3, #20
 8004a4c:	f003 031f 	and.w	r3, r3, #31
 8004a50:	2107      	movs	r1, #7
 8004a52:	fa01 f303 	lsl.w	r3, r1, r3
 8004a56:	43db      	mvns	r3, r3
 8004a58:	401a      	ands	r2, r3
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	0d1b      	lsrs	r3, r3, #20
 8004a5e:	f003 031f 	and.w	r3, r3, #31
 8004a62:	6879      	ldr	r1, [r7, #4]
 8004a64:	fa01 f303 	lsl.w	r3, r1, r3
 8004a68:	431a      	orrs	r2, r3
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004a6e:	bf00      	nop
 8004a70:	371c      	adds	r7, #28
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr
	...

08004a7c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b085      	sub	sp, #20
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	60f8      	str	r0, [r7, #12]
 8004a84:	60b9      	str	r1, [r7, #8]
 8004a86:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a94:	43db      	mvns	r3, r3
 8004a96:	401a      	ands	r2, r3
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	f003 0318 	and.w	r3, r3, #24
 8004a9e:	4908      	ldr	r1, [pc, #32]	@ (8004ac0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004aa0:	40d9      	lsrs	r1, r3
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	400b      	ands	r3, r1
 8004aa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004aaa:	431a      	orrs	r2, r3
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004ab2:	bf00      	nop
 8004ab4:	3714      	adds	r7, #20
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr
 8004abe:	bf00      	nop
 8004ac0:	0007ffff 	.word	0x0007ffff

08004ac4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b083      	sub	sp, #12
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	f003 031f 	and.w	r3, r3, #31
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	370c      	adds	r7, #12
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr

08004ae0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b083      	sub	sp, #12
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004af0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004af4:	687a      	ldr	r2, [r7, #4]
 8004af6:	6093      	str	r3, [r2, #8]
}
 8004af8:	bf00      	nop
 8004afa:	370c      	adds	r7, #12
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr

08004b04 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b083      	sub	sp, #12
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b18:	d101      	bne.n	8004b1e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e000      	b.n	8004b20 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004b1e:	2300      	movs	r3, #0
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	370c      	adds	r7, #12
 8004b24:	46bd      	mov	sp, r7
 8004b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2a:	4770      	bx	lr

08004b2c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b083      	sub	sp, #12
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004b3c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004b40:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004b48:	bf00      	nop
 8004b4a:	370c      	adds	r7, #12
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr

08004b54 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b083      	sub	sp, #12
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b68:	d101      	bne.n	8004b6e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e000      	b.n	8004b70 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004b6e:	2300      	movs	r3, #0
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	370c      	adds	r7, #12
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr

08004b7c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004b8c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004b90:	f043 0201 	orr.w	r2, r3, #1
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004b98:	bf00      	nop
 8004b9a:	370c      	adds	r7, #12
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr

08004ba4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b083      	sub	sp, #12
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004bb4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004bb8:	f043 0202 	orr.w	r2, r3, #2
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004bc0:	bf00      	nop
 8004bc2:	370c      	adds	r7, #12
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr

08004bcc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	f003 0301 	and.w	r3, r3, #1
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d101      	bne.n	8004be4 <LL_ADC_IsEnabled+0x18>
 8004be0:	2301      	movs	r3, #1
 8004be2:	e000      	b.n	8004be6 <LL_ADC_IsEnabled+0x1a>
 8004be4:	2300      	movs	r3, #0
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	370c      	adds	r7, #12
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr

08004bf2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004bf2:	b480      	push	{r7}
 8004bf4:	b083      	sub	sp, #12
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	f003 0302 	and.w	r3, r3, #2
 8004c02:	2b02      	cmp	r3, #2
 8004c04:	d101      	bne.n	8004c0a <LL_ADC_IsDisableOngoing+0x18>
 8004c06:	2301      	movs	r3, #1
 8004c08:	e000      	b.n	8004c0c <LL_ADC_IsDisableOngoing+0x1a>
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	370c      	adds	r7, #12
 8004c10:	46bd      	mov	sp, r7
 8004c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c16:	4770      	bx	lr

08004c18 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b083      	sub	sp, #12
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004c28:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004c2c:	f043 0204 	orr.w	r2, r3, #4
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004c34:	bf00      	nop
 8004c36:	370c      	adds	r7, #12
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr

08004c40 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b083      	sub	sp, #12
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004c50:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004c54:	f043 0210 	orr.w	r2, r3, #16
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8004c5c:	bf00      	nop
 8004c5e:	370c      	adds	r7, #12
 8004c60:	46bd      	mov	sp, r7
 8004c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c66:	4770      	bx	lr

08004c68 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b083      	sub	sp, #12
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	f003 0304 	and.w	r3, r3, #4
 8004c78:	2b04      	cmp	r3, #4
 8004c7a:	d101      	bne.n	8004c80 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	e000      	b.n	8004c82 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	370c      	adds	r7, #12
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr

08004c8e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8004c8e:	b480      	push	{r7}
 8004c90:	b083      	sub	sp, #12
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004c9e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004ca2:	f043 0220 	orr.w	r2, r3, #32
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8004caa:	bf00      	nop
 8004cac:	370c      	adds	r7, #12
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb4:	4770      	bx	lr

08004cb6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004cb6:	b480      	push	{r7}
 8004cb8:	b083      	sub	sp, #12
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	689b      	ldr	r3, [r3, #8]
 8004cc2:	f003 0308 	and.w	r3, r3, #8
 8004cc6:	2b08      	cmp	r3, #8
 8004cc8:	d101      	bne.n	8004cce <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e000      	b.n	8004cd0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004cce:	2300      	movs	r3, #0
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	370c      	adds	r7, #12
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr

08004cdc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004cdc:	b590      	push	{r4, r7, lr}
 8004cde:	b089      	sub	sp, #36	@ 0x24
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d101      	bne.n	8004cf6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e12b      	b.n	8004f4e <HAL_ADC_Init+0x272>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	691b      	ldr	r3, [r3, #16]
 8004cfa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d109      	bne.n	8004d18 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f7fd fa15 	bl	8002134 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f7ff fef1 	bl	8004b04 <LL_ADC_IsDeepPowerDownEnabled>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d004      	beq.n	8004d32 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f7ff fed7 	bl	8004ae0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4618      	mov	r0, r3
 8004d38:	f7ff ff0c 	bl	8004b54 <LL_ADC_IsInternalRegulatorEnabled>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d115      	bne.n	8004d6e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4618      	mov	r0, r3
 8004d48:	f7ff fef0 	bl	8004b2c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004d4c:	4b82      	ldr	r3, [pc, #520]	@ (8004f58 <HAL_ADC_Init+0x27c>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	099b      	lsrs	r3, r3, #6
 8004d52:	4a82      	ldr	r2, [pc, #520]	@ (8004f5c <HAL_ADC_Init+0x280>)
 8004d54:	fba2 2303 	umull	r2, r3, r2, r3
 8004d58:	099b      	lsrs	r3, r3, #6
 8004d5a:	3301      	adds	r3, #1
 8004d5c:	005b      	lsls	r3, r3, #1
 8004d5e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004d60:	e002      	b.n	8004d68 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	3b01      	subs	r3, #1
 8004d66:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d1f9      	bne.n	8004d62 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4618      	mov	r0, r3
 8004d74:	f7ff feee 	bl	8004b54 <LL_ADC_IsInternalRegulatorEnabled>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d10d      	bne.n	8004d9a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d82:	f043 0210 	orr.w	r2, r3, #16
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d8e:	f043 0201 	orr.w	r2, r3, #1
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f7ff ff62 	bl	8004c68 <LL_ADC_REG_IsConversionOngoing>
 8004da4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004daa:	f003 0310 	and.w	r3, r3, #16
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	f040 80c4 	bne.w	8004f3c <HAL_ADC_Init+0x260>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	f040 80c0 	bne.w	8004f3c <HAL_ADC_Init+0x260>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dc0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004dc4:	f043 0202 	orr.w	r2, r3, #2
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f7ff fefb 	bl	8004bcc <LL_ADC_IsEnabled>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d110      	bne.n	8004dfe <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004ddc:	4860      	ldr	r0, [pc, #384]	@ (8004f60 <HAL_ADC_Init+0x284>)
 8004dde:	f7ff fef5 	bl	8004bcc <LL_ADC_IsEnabled>
 8004de2:	4604      	mov	r4, r0
 8004de4:	485f      	ldr	r0, [pc, #380]	@ (8004f64 <HAL_ADC_Init+0x288>)
 8004de6:	f7ff fef1 	bl	8004bcc <LL_ADC_IsEnabled>
 8004dea:	4603      	mov	r3, r0
 8004dec:	4323      	orrs	r3, r4
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d105      	bne.n	8004dfe <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	4619      	mov	r1, r3
 8004df8:	485b      	ldr	r0, [pc, #364]	@ (8004f68 <HAL_ADC_Init+0x28c>)
 8004dfa:	f7ff fd4b 	bl	8004894 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	7e5b      	ldrb	r3, [r3, #25]
 8004e02:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004e08:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004e0e:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004e14:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e1c:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d106      	bne.n	8004e3a <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e30:	3b01      	subs	r3, #1
 8004e32:	045b      	lsls	r3, r3, #17
 8004e34:	69ba      	ldr	r2, [r7, #24]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d009      	beq.n	8004e56 <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e46:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e4e:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004e50:	69ba      	ldr	r2, [r7, #24]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	68da      	ldr	r2, [r3, #12]
 8004e5c:	4b43      	ldr	r3, [pc, #268]	@ (8004f6c <HAL_ADC_Init+0x290>)
 8004e5e:	4013      	ands	r3, r2
 8004e60:	687a      	ldr	r2, [r7, #4]
 8004e62:	6812      	ldr	r2, [r2, #0]
 8004e64:	69b9      	ldr	r1, [r7, #24]
 8004e66:	430b      	orrs	r3, r1
 8004e68:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f7ff ff21 	bl	8004cb6 <LL_ADC_INJ_IsConversionOngoing>
 8004e74:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d13d      	bne.n	8004ef8 <HAL_ADC_Init+0x21c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d13a      	bne.n	8004ef8 <HAL_ADC_Init+0x21c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004e86:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004e8e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004e90:	4313      	orrs	r3, r2
 8004e92:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	68db      	ldr	r3, [r3, #12]
 8004e9a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004e9e:	f023 0302 	bic.w	r3, r3, #2
 8004ea2:	687a      	ldr	r2, [r7, #4]
 8004ea4:	6812      	ldr	r2, [r2, #0]
 8004ea6:	69b9      	ldr	r1, [r7, #24]
 8004ea8:	430b      	orrs	r3, r1
 8004eaa:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d118      	bne.n	8004ee8 <HAL_ADC_Init+0x20c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	691b      	ldr	r3, [r3, #16]
 8004ebc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004ec0:	f023 0304 	bic.w	r3, r3, #4
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8004ec8:	687a      	ldr	r2, [r7, #4]
 8004eca:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004ecc:	4311      	orrs	r1, r2
 8004ece:	687a      	ldr	r2, [r7, #4]
 8004ed0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004ed2:	4311      	orrs	r1, r2
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004ed8:	430a      	orrs	r2, r1
 8004eda:	431a      	orrs	r2, r3
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f042 0201 	orr.w	r2, r2, #1
 8004ee4:	611a      	str	r2, [r3, #16]
 8004ee6:	e007      	b.n	8004ef8 <HAL_ADC_Init+0x21c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	691a      	ldr	r2, [r3, #16]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f022 0201 	bic.w	r2, r2, #1
 8004ef6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	691b      	ldr	r3, [r3, #16]
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d10c      	bne.n	8004f1a <HAL_ADC_Init+0x23e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f06:	f023 010f 	bic.w	r1, r3, #15
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	69db      	ldr	r3, [r3, #28]
 8004f0e:	1e5a      	subs	r2, r3, #1
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	430a      	orrs	r2, r1
 8004f16:	631a      	str	r2, [r3, #48]	@ 0x30
 8004f18:	e007      	b.n	8004f2a <HAL_ADC_Init+0x24e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f022 020f 	bic.w	r2, r2, #15
 8004f28:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f2e:	f023 0303 	bic.w	r3, r3, #3
 8004f32:	f043 0201 	orr.w	r2, r3, #1
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	655a      	str	r2, [r3, #84]	@ 0x54
 8004f3a:	e007      	b.n	8004f4c <HAL_ADC_Init+0x270>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f40:	f043 0210 	orr.w	r2, r3, #16
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004f4c:	7ffb      	ldrb	r3, [r7, #31]
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3724      	adds	r7, #36	@ 0x24
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd90      	pop	{r4, r7, pc}
 8004f56:	bf00      	nop
 8004f58:	200000a0 	.word	0x200000a0
 8004f5c:	053e2d63 	.word	0x053e2d63
 8004f60:	50040000 	.word	0x50040000
 8004f64:	50040100 	.word	0x50040100
 8004f68:	50040300 	.word	0x50040300
 8004f6c:	fff0c007 	.word	0xfff0c007

08004f70 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b086      	sub	sp, #24
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004f78:	4857      	ldr	r0, [pc, #348]	@ (80050d8 <HAL_ADC_Start+0x168>)
 8004f7a:	f7ff fda3 	bl	8004ac4 <LL_ADC_GetMultimode>
 8004f7e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4618      	mov	r0, r3
 8004f86:	f7ff fe6f 	bl	8004c68 <LL_ADC_REG_IsConversionOngoing>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	f040 809c 	bne.w	80050ca <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d101      	bne.n	8004fa0 <HAL_ADC_Start+0x30>
 8004f9c:	2302      	movs	r3, #2
 8004f9e:	e097      	b.n	80050d0 <HAL_ADC_Start+0x160>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f000 fd93 	bl	8005ad4 <ADC_Enable>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004fb2:	7dfb      	ldrb	r3, [r7, #23]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	f040 8083 	bne.w	80050c0 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fbe:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004fc2:	f023 0301 	bic.w	r3, r3, #1
 8004fc6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a42      	ldr	r2, [pc, #264]	@ (80050dc <HAL_ADC_Start+0x16c>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d002      	beq.n	8004fde <HAL_ADC_Start+0x6e>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	e000      	b.n	8004fe0 <HAL_ADC_Start+0x70>
 8004fde:	4b40      	ldr	r3, [pc, #256]	@ (80050e0 <HAL_ADC_Start+0x170>)
 8004fe0:	687a      	ldr	r2, [r7, #4]
 8004fe2:	6812      	ldr	r2, [r2, #0]
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d002      	beq.n	8004fee <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d105      	bne.n	8004ffa <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ff2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ffe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005002:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005006:	d106      	bne.n	8005016 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800500c:	f023 0206 	bic.w	r2, r3, #6
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	659a      	str	r2, [r3, #88]	@ 0x58
 8005014:	e002      	b.n	800501c <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	221c      	movs	r2, #28
 8005022:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a2a      	ldr	r2, [pc, #168]	@ (80050dc <HAL_ADC_Start+0x16c>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d002      	beq.n	800503c <HAL_ADC_Start+0xcc>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	e000      	b.n	800503e <HAL_ADC_Start+0xce>
 800503c:	4b28      	ldr	r3, [pc, #160]	@ (80050e0 <HAL_ADC_Start+0x170>)
 800503e:	687a      	ldr	r2, [r7, #4]
 8005040:	6812      	ldr	r2, [r2, #0]
 8005042:	4293      	cmp	r3, r2
 8005044:	d008      	beq.n	8005058 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d005      	beq.n	8005058 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	2b05      	cmp	r3, #5
 8005050:	d002      	beq.n	8005058 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	2b09      	cmp	r3, #9
 8005056:	d114      	bne.n	8005082 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	68db      	ldr	r3, [r3, #12]
 800505e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005062:	2b00      	cmp	r3, #0
 8005064:	d007      	beq.n	8005076 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800506a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800506e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4618      	mov	r0, r3
 800507c:	f7ff fdcc 	bl	8004c18 <LL_ADC_REG_StartConversion>
 8005080:	e025      	b.n	80050ce <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005086:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a12      	ldr	r2, [pc, #72]	@ (80050dc <HAL_ADC_Start+0x16c>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d002      	beq.n	800509e <HAL_ADC_Start+0x12e>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	e000      	b.n	80050a0 <HAL_ADC_Start+0x130>
 800509e:	4b10      	ldr	r3, [pc, #64]	@ (80050e0 <HAL_ADC_Start+0x170>)
 80050a0:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d00f      	beq.n	80050ce <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050b2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80050b6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	655a      	str	r2, [r3, #84]	@ 0x54
 80050be:	e006      	b.n	80050ce <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80050c8:	e001      	b.n	80050ce <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80050ca:	2302      	movs	r3, #2
 80050cc:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80050ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3718      	adds	r7, #24
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}
 80050d8:	50040300 	.word	0x50040300
 80050dc:	50040100 	.word	0x50040100
 80050e0:	50040000 	.word	0x50040000

080050e4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b084      	sub	sp, #16
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80050f2:	2b01      	cmp	r3, #1
 80050f4:	d101      	bne.n	80050fa <HAL_ADC_Stop+0x16>
 80050f6:	2302      	movs	r3, #2
 80050f8:	e023      	b.n	8005142 <HAL_ADC_Stop+0x5e>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2201      	movs	r2, #1
 80050fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8005102:	2103      	movs	r1, #3
 8005104:	6878      	ldr	r0, [r7, #4]
 8005106:	f000 fc29 	bl	800595c <ADC_ConversionStop>
 800510a:	4603      	mov	r3, r0
 800510c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800510e:	7bfb      	ldrb	r3, [r7, #15]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d111      	bne.n	8005138 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	f000 fd63 	bl	8005be0 <ADC_Disable>
 800511a:	4603      	mov	r3, r0
 800511c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800511e:	7bfb      	ldrb	r3, [r7, #15]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d109      	bne.n	8005138 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005128:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800512c:	f023 0301 	bic.w	r3, r3, #1
 8005130:	f043 0201 	orr.w	r2, r3, #1
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8005140:	7bfb      	ldrb	r3, [r7, #15]
}
 8005142:	4618      	mov	r0, r3
 8005144:	3710      	adds	r7, #16
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}

0800514a <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800514a:	b480      	push	{r7}
 800514c:	b083      	sub	sp, #12
 800514e:	af00      	add	r7, sp, #0
 8005150:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8005158:	4618      	mov	r0, r3
 800515a:	370c      	adds	r7, #12
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b0b6      	sub	sp, #216	@ 0xd8
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800516e:	2300      	movs	r3, #0
 8005170:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005174:	2300      	movs	r3, #0
 8005176:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800517e:	2b01      	cmp	r3, #1
 8005180:	d101      	bne.n	8005186 <HAL_ADC_ConfigChannel+0x22>
 8005182:	2302      	movs	r3, #2
 8005184:	e3d5      	b.n	8005932 <HAL_ADC_ConfigChannel+0x7ce>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2201      	movs	r2, #1
 800518a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4618      	mov	r0, r3
 8005194:	f7ff fd68 	bl	8004c68 <LL_ADC_REG_IsConversionOngoing>
 8005198:	4603      	mov	r3, r0
 800519a:	2b00      	cmp	r3, #0
 800519c:	f040 83ba 	bne.w	8005914 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	2b05      	cmp	r3, #5
 80051ae:	d824      	bhi.n	80051fa <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	3b02      	subs	r3, #2
 80051b6:	2b03      	cmp	r3, #3
 80051b8:	d81b      	bhi.n	80051f2 <HAL_ADC_ConfigChannel+0x8e>
 80051ba:	a201      	add	r2, pc, #4	@ (adr r2, 80051c0 <HAL_ADC_ConfigChannel+0x5c>)
 80051bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051c0:	080051d1 	.word	0x080051d1
 80051c4:	080051d9 	.word	0x080051d9
 80051c8:	080051e1 	.word	0x080051e1
 80051cc:	080051e9 	.word	0x080051e9
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80051d0:	230c      	movs	r3, #12
 80051d2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80051d6:	e010      	b.n	80051fa <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80051d8:	2312      	movs	r3, #18
 80051da:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80051de:	e00c      	b.n	80051fa <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80051e0:	2318      	movs	r3, #24
 80051e2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80051e6:	e008      	b.n	80051fa <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80051e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80051ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80051f0:	e003      	b.n	80051fa <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80051f2:	2306      	movs	r3, #6
 80051f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80051f8:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6818      	ldr	r0, [r3, #0]
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	461a      	mov	r2, r3
 8005204:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8005208:	f7ff fbe0 	bl	80049cc <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4618      	mov	r0, r3
 8005212:	f7ff fd29 	bl	8004c68 <LL_ADC_REG_IsConversionOngoing>
 8005216:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4618      	mov	r0, r3
 8005220:	f7ff fd49 	bl	8004cb6 <LL_ADC_INJ_IsConversionOngoing>
 8005224:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005228:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800522c:	2b00      	cmp	r3, #0
 800522e:	f040 81bf 	bne.w	80055b0 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005232:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005236:	2b00      	cmp	r3, #0
 8005238:	f040 81ba 	bne.w	80055b0 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005244:	d10f      	bne.n	8005266 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6818      	ldr	r0, [r3, #0]
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	2200      	movs	r2, #0
 8005250:	4619      	mov	r1, r3
 8005252:	f7ff fbe7 	bl	8004a24 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800525e:	4618      	mov	r0, r3
 8005260:	f7ff fba1 	bl	80049a6 <LL_ADC_SetSamplingTimeCommonConfig>
 8005264:	e00e      	b.n	8005284 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6818      	ldr	r0, [r3, #0]
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	6819      	ldr	r1, [r3, #0]
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	461a      	mov	r2, r3
 8005274:	f7ff fbd6 	bl	8004a24 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	2100      	movs	r1, #0
 800527e:	4618      	mov	r0, r3
 8005280:	f7ff fb91 	bl	80049a6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	695a      	ldr	r2, [r3, #20]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	68db      	ldr	r3, [r3, #12]
 800528e:	08db      	lsrs	r3, r3, #3
 8005290:	f003 0303 	and.w	r3, r3, #3
 8005294:	005b      	lsls	r3, r3, #1
 8005296:	fa02 f303 	lsl.w	r3, r2, r3
 800529a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	691b      	ldr	r3, [r3, #16]
 80052a2:	2b04      	cmp	r3, #4
 80052a4:	d00a      	beq.n	80052bc <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6818      	ldr	r0, [r3, #0]
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	6919      	ldr	r1, [r3, #16]
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80052b6:	f7ff fb21 	bl	80048fc <LL_ADC_SetOffset>
 80052ba:	e179      	b.n	80055b0 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	2100      	movs	r1, #0
 80052c2:	4618      	mov	r0, r3
 80052c4:	f7ff fb3e 	bl	8004944 <LL_ADC_GetOffsetChannel>
 80052c8:	4603      	mov	r3, r0
 80052ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d10a      	bne.n	80052e8 <HAL_ADC_ConfigChannel+0x184>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	2100      	movs	r1, #0
 80052d8:	4618      	mov	r0, r3
 80052da:	f7ff fb33 	bl	8004944 <LL_ADC_GetOffsetChannel>
 80052de:	4603      	mov	r3, r0
 80052e0:	0e9b      	lsrs	r3, r3, #26
 80052e2:	f003 021f 	and.w	r2, r3, #31
 80052e6:	e01e      	b.n	8005326 <HAL_ADC_ConfigChannel+0x1c2>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2100      	movs	r1, #0
 80052ee:	4618      	mov	r0, r3
 80052f0:	f7ff fb28 	bl	8004944 <LL_ADC_GetOffsetChannel>
 80052f4:	4603      	mov	r3, r0
 80052f6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052fa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80052fe:	fa93 f3a3 	rbit	r3, r3
 8005302:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005306:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800530a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800530e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005312:	2b00      	cmp	r3, #0
 8005314:	d101      	bne.n	800531a <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8005316:	2320      	movs	r3, #32
 8005318:	e004      	b.n	8005324 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 800531a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800531e:	fab3 f383 	clz	r3, r3
 8005322:	b2db      	uxtb	r3, r3
 8005324:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800532e:	2b00      	cmp	r3, #0
 8005330:	d105      	bne.n	800533e <HAL_ADC_ConfigChannel+0x1da>
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	0e9b      	lsrs	r3, r3, #26
 8005338:	f003 031f 	and.w	r3, r3, #31
 800533c:	e018      	b.n	8005370 <HAL_ADC_ConfigChannel+0x20c>
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005346:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800534a:	fa93 f3a3 	rbit	r3, r3
 800534e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8005352:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005356:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800535a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800535e:	2b00      	cmp	r3, #0
 8005360:	d101      	bne.n	8005366 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8005362:	2320      	movs	r3, #32
 8005364:	e004      	b.n	8005370 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8005366:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800536a:	fab3 f383 	clz	r3, r3
 800536e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005370:	429a      	cmp	r2, r3
 8005372:	d106      	bne.n	8005382 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	2200      	movs	r2, #0
 800537a:	2100      	movs	r1, #0
 800537c:	4618      	mov	r0, r3
 800537e:	f7ff faf7 	bl	8004970 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	2101      	movs	r1, #1
 8005388:	4618      	mov	r0, r3
 800538a:	f7ff fadb 	bl	8004944 <LL_ADC_GetOffsetChannel>
 800538e:	4603      	mov	r3, r0
 8005390:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005394:	2b00      	cmp	r3, #0
 8005396:	d10a      	bne.n	80053ae <HAL_ADC_ConfigChannel+0x24a>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	2101      	movs	r1, #1
 800539e:	4618      	mov	r0, r3
 80053a0:	f7ff fad0 	bl	8004944 <LL_ADC_GetOffsetChannel>
 80053a4:	4603      	mov	r3, r0
 80053a6:	0e9b      	lsrs	r3, r3, #26
 80053a8:	f003 021f 	and.w	r2, r3, #31
 80053ac:	e01e      	b.n	80053ec <HAL_ADC_ConfigChannel+0x288>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	2101      	movs	r1, #1
 80053b4:	4618      	mov	r0, r3
 80053b6:	f7ff fac5 	bl	8004944 <LL_ADC_GetOffsetChannel>
 80053ba:	4603      	mov	r3, r0
 80053bc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053c0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80053c4:	fa93 f3a3 	rbit	r3, r3
 80053c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80053cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80053d0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80053d4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d101      	bne.n	80053e0 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 80053dc:	2320      	movs	r3, #32
 80053de:	e004      	b.n	80053ea <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 80053e0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80053e4:	fab3 f383 	clz	r3, r3
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d105      	bne.n	8005404 <HAL_ADC_ConfigChannel+0x2a0>
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	0e9b      	lsrs	r3, r3, #26
 80053fe:	f003 031f 	and.w	r3, r3, #31
 8005402:	e018      	b.n	8005436 <HAL_ADC_ConfigChannel+0x2d2>
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800540c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005410:	fa93 f3a3 	rbit	r3, r3
 8005414:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8005418:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800541c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8005420:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005424:	2b00      	cmp	r3, #0
 8005426:	d101      	bne.n	800542c <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8005428:	2320      	movs	r3, #32
 800542a:	e004      	b.n	8005436 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 800542c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005430:	fab3 f383 	clz	r3, r3
 8005434:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005436:	429a      	cmp	r2, r3
 8005438:	d106      	bne.n	8005448 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	2200      	movs	r2, #0
 8005440:	2101      	movs	r1, #1
 8005442:	4618      	mov	r0, r3
 8005444:	f7ff fa94 	bl	8004970 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	2102      	movs	r1, #2
 800544e:	4618      	mov	r0, r3
 8005450:	f7ff fa78 	bl	8004944 <LL_ADC_GetOffsetChannel>
 8005454:	4603      	mov	r3, r0
 8005456:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800545a:	2b00      	cmp	r3, #0
 800545c:	d10a      	bne.n	8005474 <HAL_ADC_ConfigChannel+0x310>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	2102      	movs	r1, #2
 8005464:	4618      	mov	r0, r3
 8005466:	f7ff fa6d 	bl	8004944 <LL_ADC_GetOffsetChannel>
 800546a:	4603      	mov	r3, r0
 800546c:	0e9b      	lsrs	r3, r3, #26
 800546e:	f003 021f 	and.w	r2, r3, #31
 8005472:	e01e      	b.n	80054b2 <HAL_ADC_ConfigChannel+0x34e>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	2102      	movs	r1, #2
 800547a:	4618      	mov	r0, r3
 800547c:	f7ff fa62 	bl	8004944 <LL_ADC_GetOffsetChannel>
 8005480:	4603      	mov	r3, r0
 8005482:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005486:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800548a:	fa93 f3a3 	rbit	r3, r3
 800548e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8005492:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005496:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800549a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d101      	bne.n	80054a6 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 80054a2:	2320      	movs	r3, #32
 80054a4:	e004      	b.n	80054b0 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 80054a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80054aa:	fab3 f383 	clz	r3, r3
 80054ae:	b2db      	uxtb	r3, r3
 80054b0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d105      	bne.n	80054ca <HAL_ADC_ConfigChannel+0x366>
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	0e9b      	lsrs	r3, r3, #26
 80054c4:	f003 031f 	and.w	r3, r3, #31
 80054c8:	e014      	b.n	80054f4 <HAL_ADC_ConfigChannel+0x390>
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054d0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80054d2:	fa93 f3a3 	rbit	r3, r3
 80054d6:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80054d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80054da:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80054de:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d101      	bne.n	80054ea <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 80054e6:	2320      	movs	r3, #32
 80054e8:	e004      	b.n	80054f4 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 80054ea:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80054ee:	fab3 f383 	clz	r3, r3
 80054f2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d106      	bne.n	8005506 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	2200      	movs	r2, #0
 80054fe:	2102      	movs	r1, #2
 8005500:	4618      	mov	r0, r3
 8005502:	f7ff fa35 	bl	8004970 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	2103      	movs	r1, #3
 800550c:	4618      	mov	r0, r3
 800550e:	f7ff fa19 	bl	8004944 <LL_ADC_GetOffsetChannel>
 8005512:	4603      	mov	r3, r0
 8005514:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005518:	2b00      	cmp	r3, #0
 800551a:	d10a      	bne.n	8005532 <HAL_ADC_ConfigChannel+0x3ce>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	2103      	movs	r1, #3
 8005522:	4618      	mov	r0, r3
 8005524:	f7ff fa0e 	bl	8004944 <LL_ADC_GetOffsetChannel>
 8005528:	4603      	mov	r3, r0
 800552a:	0e9b      	lsrs	r3, r3, #26
 800552c:	f003 021f 	and.w	r2, r3, #31
 8005530:	e017      	b.n	8005562 <HAL_ADC_ConfigChannel+0x3fe>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2103      	movs	r1, #3
 8005538:	4618      	mov	r0, r3
 800553a:	f7ff fa03 	bl	8004944 <LL_ADC_GetOffsetChannel>
 800553e:	4603      	mov	r3, r0
 8005540:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005542:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005544:	fa93 f3a3 	rbit	r3, r3
 8005548:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800554a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800554c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800554e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005550:	2b00      	cmp	r3, #0
 8005552:	d101      	bne.n	8005558 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8005554:	2320      	movs	r3, #32
 8005556:	e003      	b.n	8005560 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8005558:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800555a:	fab3 f383 	clz	r3, r3
 800555e:	b2db      	uxtb	r3, r3
 8005560:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800556a:	2b00      	cmp	r3, #0
 800556c:	d105      	bne.n	800557a <HAL_ADC_ConfigChannel+0x416>
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	0e9b      	lsrs	r3, r3, #26
 8005574:	f003 031f 	and.w	r3, r3, #31
 8005578:	e011      	b.n	800559e <HAL_ADC_ConfigChannel+0x43a>
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005580:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005582:	fa93 f3a3 	rbit	r3, r3
 8005586:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8005588:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800558a:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800558c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800558e:	2b00      	cmp	r3, #0
 8005590:	d101      	bne.n	8005596 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8005592:	2320      	movs	r3, #32
 8005594:	e003      	b.n	800559e <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8005596:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005598:	fab3 f383 	clz	r3, r3
 800559c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800559e:	429a      	cmp	r2, r3
 80055a0:	d106      	bne.n	80055b0 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	2200      	movs	r2, #0
 80055a8:	2103      	movs	r1, #3
 80055aa:	4618      	mov	r0, r3
 80055ac:	f7ff f9e0 	bl	8004970 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4618      	mov	r0, r3
 80055b6:	f7ff fb09 	bl	8004bcc <LL_ADC_IsEnabled>
 80055ba:	4603      	mov	r3, r0
 80055bc:	2b00      	cmp	r3, #0
 80055be:	f040 813f 	bne.w	8005840 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6818      	ldr	r0, [r3, #0]
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	6819      	ldr	r1, [r3, #0]
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	461a      	mov	r2, r3
 80055d0:	f7ff fa54 	bl	8004a7c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	4a8e      	ldr	r2, [pc, #568]	@ (8005814 <HAL_ADC_ConfigChannel+0x6b0>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	f040 8130 	bne.w	8005840 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d10b      	bne.n	8005608 <HAL_ADC_ConfigChannel+0x4a4>
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	0e9b      	lsrs	r3, r3, #26
 80055f6:	3301      	adds	r3, #1
 80055f8:	f003 031f 	and.w	r3, r3, #31
 80055fc:	2b09      	cmp	r3, #9
 80055fe:	bf94      	ite	ls
 8005600:	2301      	movls	r3, #1
 8005602:	2300      	movhi	r3, #0
 8005604:	b2db      	uxtb	r3, r3
 8005606:	e019      	b.n	800563c <HAL_ADC_ConfigChannel+0x4d8>
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800560e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005610:	fa93 f3a3 	rbit	r3, r3
 8005614:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8005616:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005618:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800561a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800561c:	2b00      	cmp	r3, #0
 800561e:	d101      	bne.n	8005624 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8005620:	2320      	movs	r3, #32
 8005622:	e003      	b.n	800562c <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8005624:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005626:	fab3 f383 	clz	r3, r3
 800562a:	b2db      	uxtb	r3, r3
 800562c:	3301      	adds	r3, #1
 800562e:	f003 031f 	and.w	r3, r3, #31
 8005632:	2b09      	cmp	r3, #9
 8005634:	bf94      	ite	ls
 8005636:	2301      	movls	r3, #1
 8005638:	2300      	movhi	r3, #0
 800563a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800563c:	2b00      	cmp	r3, #0
 800563e:	d079      	beq.n	8005734 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005648:	2b00      	cmp	r3, #0
 800564a:	d107      	bne.n	800565c <HAL_ADC_ConfigChannel+0x4f8>
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	0e9b      	lsrs	r3, r3, #26
 8005652:	3301      	adds	r3, #1
 8005654:	069b      	lsls	r3, r3, #26
 8005656:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800565a:	e015      	b.n	8005688 <HAL_ADC_ConfigChannel+0x524>
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005662:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005664:	fa93 f3a3 	rbit	r3, r3
 8005668:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800566a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800566c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800566e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005670:	2b00      	cmp	r3, #0
 8005672:	d101      	bne.n	8005678 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8005674:	2320      	movs	r3, #32
 8005676:	e003      	b.n	8005680 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8005678:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800567a:	fab3 f383 	clz	r3, r3
 800567e:	b2db      	uxtb	r3, r3
 8005680:	3301      	adds	r3, #1
 8005682:	069b      	lsls	r3, r3, #26
 8005684:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005690:	2b00      	cmp	r3, #0
 8005692:	d109      	bne.n	80056a8 <HAL_ADC_ConfigChannel+0x544>
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	0e9b      	lsrs	r3, r3, #26
 800569a:	3301      	adds	r3, #1
 800569c:	f003 031f 	and.w	r3, r3, #31
 80056a0:	2101      	movs	r1, #1
 80056a2:	fa01 f303 	lsl.w	r3, r1, r3
 80056a6:	e017      	b.n	80056d8 <HAL_ADC_ConfigChannel+0x574>
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80056b0:	fa93 f3a3 	rbit	r3, r3
 80056b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80056b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056b8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80056ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d101      	bne.n	80056c4 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 80056c0:	2320      	movs	r3, #32
 80056c2:	e003      	b.n	80056cc <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 80056c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056c6:	fab3 f383 	clz	r3, r3
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	3301      	adds	r3, #1
 80056ce:	f003 031f 	and.w	r3, r3, #31
 80056d2:	2101      	movs	r1, #1
 80056d4:	fa01 f303 	lsl.w	r3, r1, r3
 80056d8:	ea42 0103 	orr.w	r1, r2, r3
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d10a      	bne.n	80056fe <HAL_ADC_ConfigChannel+0x59a>
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	0e9b      	lsrs	r3, r3, #26
 80056ee:	3301      	adds	r3, #1
 80056f0:	f003 021f 	and.w	r2, r3, #31
 80056f4:	4613      	mov	r3, r2
 80056f6:	005b      	lsls	r3, r3, #1
 80056f8:	4413      	add	r3, r2
 80056fa:	051b      	lsls	r3, r3, #20
 80056fc:	e018      	b.n	8005730 <HAL_ADC_ConfigChannel+0x5cc>
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005704:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005706:	fa93 f3a3 	rbit	r3, r3
 800570a:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800570c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800570e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8005710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005712:	2b00      	cmp	r3, #0
 8005714:	d101      	bne.n	800571a <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8005716:	2320      	movs	r3, #32
 8005718:	e003      	b.n	8005722 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800571a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800571c:	fab3 f383 	clz	r3, r3
 8005720:	b2db      	uxtb	r3, r3
 8005722:	3301      	adds	r3, #1
 8005724:	f003 021f 	and.w	r2, r3, #31
 8005728:	4613      	mov	r3, r2
 800572a:	005b      	lsls	r3, r3, #1
 800572c:	4413      	add	r3, r2
 800572e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005730:	430b      	orrs	r3, r1
 8005732:	e080      	b.n	8005836 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800573c:	2b00      	cmp	r3, #0
 800573e:	d107      	bne.n	8005750 <HAL_ADC_ConfigChannel+0x5ec>
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	0e9b      	lsrs	r3, r3, #26
 8005746:	3301      	adds	r3, #1
 8005748:	069b      	lsls	r3, r3, #26
 800574a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800574e:	e015      	b.n	800577c <HAL_ADC_ConfigChannel+0x618>
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005758:	fa93 f3a3 	rbit	r3, r3
 800575c:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800575e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005760:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8005762:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005764:	2b00      	cmp	r3, #0
 8005766:	d101      	bne.n	800576c <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8005768:	2320      	movs	r3, #32
 800576a:	e003      	b.n	8005774 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 800576c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800576e:	fab3 f383 	clz	r3, r3
 8005772:	b2db      	uxtb	r3, r3
 8005774:	3301      	adds	r3, #1
 8005776:	069b      	lsls	r3, r3, #26
 8005778:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005784:	2b00      	cmp	r3, #0
 8005786:	d109      	bne.n	800579c <HAL_ADC_ConfigChannel+0x638>
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	0e9b      	lsrs	r3, r3, #26
 800578e:	3301      	adds	r3, #1
 8005790:	f003 031f 	and.w	r3, r3, #31
 8005794:	2101      	movs	r1, #1
 8005796:	fa01 f303 	lsl.w	r3, r1, r3
 800579a:	e017      	b.n	80057cc <HAL_ADC_ConfigChannel+0x668>
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	fa93 f3a3 	rbit	r3, r3
 80057a8:	61bb      	str	r3, [r7, #24]
  return result;
 80057aa:	69bb      	ldr	r3, [r7, #24]
 80057ac:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80057ae:	6a3b      	ldr	r3, [r7, #32]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d101      	bne.n	80057b8 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80057b4:	2320      	movs	r3, #32
 80057b6:	e003      	b.n	80057c0 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 80057b8:	6a3b      	ldr	r3, [r7, #32]
 80057ba:	fab3 f383 	clz	r3, r3
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	3301      	adds	r3, #1
 80057c2:	f003 031f 	and.w	r3, r3, #31
 80057c6:	2101      	movs	r1, #1
 80057c8:	fa01 f303 	lsl.w	r3, r1, r3
 80057cc:	ea42 0103 	orr.w	r1, r2, r3
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d10d      	bne.n	80057f8 <HAL_ADC_ConfigChannel+0x694>
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	0e9b      	lsrs	r3, r3, #26
 80057e2:	3301      	adds	r3, #1
 80057e4:	f003 021f 	and.w	r2, r3, #31
 80057e8:	4613      	mov	r3, r2
 80057ea:	005b      	lsls	r3, r3, #1
 80057ec:	4413      	add	r3, r2
 80057ee:	3b1e      	subs	r3, #30
 80057f0:	051b      	lsls	r3, r3, #20
 80057f2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80057f6:	e01d      	b.n	8005834 <HAL_ADC_ConfigChannel+0x6d0>
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	fa93 f3a3 	rbit	r3, r3
 8005804:	60fb      	str	r3, [r7, #12]
  return result;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d103      	bne.n	8005818 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8005810:	2320      	movs	r3, #32
 8005812:	e005      	b.n	8005820 <HAL_ADC_ConfigChannel+0x6bc>
 8005814:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	fab3 f383 	clz	r3, r3
 800581e:	b2db      	uxtb	r3, r3
 8005820:	3301      	adds	r3, #1
 8005822:	f003 021f 	and.w	r2, r3, #31
 8005826:	4613      	mov	r3, r2
 8005828:	005b      	lsls	r3, r3, #1
 800582a:	4413      	add	r3, r2
 800582c:	3b1e      	subs	r3, #30
 800582e:	051b      	lsls	r3, r3, #20
 8005830:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005834:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005836:	683a      	ldr	r2, [r7, #0]
 8005838:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800583a:	4619      	mov	r1, r3
 800583c:	f7ff f8f2 	bl	8004a24 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	4b3d      	ldr	r3, [pc, #244]	@ (800593c <HAL_ADC_ConfigChannel+0x7d8>)
 8005846:	4013      	ands	r3, r2
 8005848:	2b00      	cmp	r3, #0
 800584a:	d06c      	beq.n	8005926 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800584c:	483c      	ldr	r0, [pc, #240]	@ (8005940 <HAL_ADC_ConfigChannel+0x7dc>)
 800584e:	f7ff f847 	bl	80048e0 <LL_ADC_GetCommonPathInternalCh>
 8005852:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a3a      	ldr	r2, [pc, #232]	@ (8005944 <HAL_ADC_ConfigChannel+0x7e0>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d127      	bne.n	80058b0 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005860:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005864:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005868:	2b00      	cmp	r3, #0
 800586a:	d121      	bne.n	80058b0 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a35      	ldr	r2, [pc, #212]	@ (8005948 <HAL_ADC_ConfigChannel+0x7e4>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d157      	bne.n	8005926 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005876:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800587a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800587e:	4619      	mov	r1, r3
 8005880:	482f      	ldr	r0, [pc, #188]	@ (8005940 <HAL_ADC_ConfigChannel+0x7dc>)
 8005882:	f7ff f81a 	bl	80048ba <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005886:	4b31      	ldr	r3, [pc, #196]	@ (800594c <HAL_ADC_ConfigChannel+0x7e8>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	099b      	lsrs	r3, r3, #6
 800588c:	4a30      	ldr	r2, [pc, #192]	@ (8005950 <HAL_ADC_ConfigChannel+0x7ec>)
 800588e:	fba2 2303 	umull	r2, r3, r2, r3
 8005892:	099b      	lsrs	r3, r3, #6
 8005894:	1c5a      	adds	r2, r3, #1
 8005896:	4613      	mov	r3, r2
 8005898:	005b      	lsls	r3, r3, #1
 800589a:	4413      	add	r3, r2
 800589c:	009b      	lsls	r3, r3, #2
 800589e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80058a0:	e002      	b.n	80058a8 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	3b01      	subs	r3, #1
 80058a6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d1f9      	bne.n	80058a2 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80058ae:	e03a      	b.n	8005926 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a27      	ldr	r2, [pc, #156]	@ (8005954 <HAL_ADC_ConfigChannel+0x7f0>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d113      	bne.n	80058e2 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80058ba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80058be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d10d      	bne.n	80058e2 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a1f      	ldr	r2, [pc, #124]	@ (8005948 <HAL_ADC_ConfigChannel+0x7e4>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d12a      	bne.n	8005926 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80058d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80058d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80058d8:	4619      	mov	r1, r3
 80058da:	4819      	ldr	r0, [pc, #100]	@ (8005940 <HAL_ADC_ConfigChannel+0x7dc>)
 80058dc:	f7fe ffed 	bl	80048ba <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80058e0:	e021      	b.n	8005926 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a1c      	ldr	r2, [pc, #112]	@ (8005958 <HAL_ADC_ConfigChannel+0x7f4>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d11c      	bne.n	8005926 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80058ec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80058f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d116      	bne.n	8005926 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a12      	ldr	r2, [pc, #72]	@ (8005948 <HAL_ADC_ConfigChannel+0x7e4>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d111      	bne.n	8005926 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005902:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005906:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800590a:	4619      	mov	r1, r3
 800590c:	480c      	ldr	r0, [pc, #48]	@ (8005940 <HAL_ADC_ConfigChannel+0x7dc>)
 800590e:	f7fe ffd4 	bl	80048ba <LL_ADC_SetCommonPathInternalCh>
 8005912:	e008      	b.n	8005926 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005918:	f043 0220 	orr.w	r2, r3, #32
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2200      	movs	r2, #0
 800592a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800592e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005932:	4618      	mov	r0, r3
 8005934:	37d8      	adds	r7, #216	@ 0xd8
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop
 800593c:	80080000 	.word	0x80080000
 8005940:	50040300 	.word	0x50040300
 8005944:	c7520000 	.word	0xc7520000
 8005948:	50040000 	.word	0x50040000
 800594c:	200000a0 	.word	0x200000a0
 8005950:	053e2d63 	.word	0x053e2d63
 8005954:	cb840000 	.word	0xcb840000
 8005958:	80000001 	.word	0x80000001

0800595c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b088      	sub	sp, #32
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
 8005964:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8005966:	2300      	movs	r3, #0
 8005968:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4618      	mov	r0, r3
 8005974:	f7ff f978 	bl	8004c68 <LL_ADC_REG_IsConversionOngoing>
 8005978:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4618      	mov	r0, r3
 8005980:	f7ff f999 	bl	8004cb6 <LL_ADC_INJ_IsConversionOngoing>
 8005984:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d103      	bne.n	8005994 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2b00      	cmp	r3, #0
 8005990:	f000 8098 	beq.w	8005ac4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	68db      	ldr	r3, [r3, #12]
 800599a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d02a      	beq.n	80059f8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	7e5b      	ldrb	r3, [r3, #25]
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d126      	bne.n	80059f8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	7e1b      	ldrb	r3, [r3, #24]
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d122      	bne.n	80059f8 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80059b2:	2301      	movs	r3, #1
 80059b4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80059b6:	e014      	b.n	80059e2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80059b8:	69fb      	ldr	r3, [r7, #28]
 80059ba:	4a45      	ldr	r2, [pc, #276]	@ (8005ad0 <ADC_ConversionStop+0x174>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d90d      	bls.n	80059dc <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059c4:	f043 0210 	orr.w	r2, r3, #16
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059d0:	f043 0201 	orr.w	r2, r3, #1
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	e074      	b.n	8005ac6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80059dc:	69fb      	ldr	r3, [r7, #28]
 80059de:	3301      	adds	r3, #1
 80059e0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059ec:	2b40      	cmp	r3, #64	@ 0x40
 80059ee:	d1e3      	bne.n	80059b8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	2240      	movs	r2, #64	@ 0x40
 80059f6:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80059f8:	69bb      	ldr	r3, [r7, #24]
 80059fa:	2b02      	cmp	r3, #2
 80059fc:	d014      	beq.n	8005a28 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4618      	mov	r0, r3
 8005a04:	f7ff f930 	bl	8004c68 <LL_ADC_REG_IsConversionOngoing>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d00c      	beq.n	8005a28 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4618      	mov	r0, r3
 8005a14:	f7ff f8ed 	bl	8004bf2 <LL_ADC_IsDisableOngoing>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d104      	bne.n	8005a28 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4618      	mov	r0, r3
 8005a24:	f7ff f90c 	bl	8004c40 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8005a28:	69bb      	ldr	r3, [r7, #24]
 8005a2a:	2b01      	cmp	r3, #1
 8005a2c:	d014      	beq.n	8005a58 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4618      	mov	r0, r3
 8005a34:	f7ff f93f 	bl	8004cb6 <LL_ADC_INJ_IsConversionOngoing>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d00c      	beq.n	8005a58 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4618      	mov	r0, r3
 8005a44:	f7ff f8d5 	bl	8004bf2 <LL_ADC_IsDisableOngoing>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d104      	bne.n	8005a58 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4618      	mov	r0, r3
 8005a54:	f7ff f91b 	bl	8004c8e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8005a58:	69bb      	ldr	r3, [r7, #24]
 8005a5a:	2b02      	cmp	r3, #2
 8005a5c:	d005      	beq.n	8005a6a <ADC_ConversionStop+0x10e>
 8005a5e:	69bb      	ldr	r3, [r7, #24]
 8005a60:	2b03      	cmp	r3, #3
 8005a62:	d105      	bne.n	8005a70 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005a64:	230c      	movs	r3, #12
 8005a66:	617b      	str	r3, [r7, #20]
        break;
 8005a68:	e005      	b.n	8005a76 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8005a6a:	2308      	movs	r3, #8
 8005a6c:	617b      	str	r3, [r7, #20]
        break;
 8005a6e:	e002      	b.n	8005a76 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005a70:	2304      	movs	r3, #4
 8005a72:	617b      	str	r3, [r7, #20]
        break;
 8005a74:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8005a76:	f7fe fedd 	bl	8004834 <HAL_GetTick>
 8005a7a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005a7c:	e01b      	b.n	8005ab6 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005a7e:	f7fe fed9 	bl	8004834 <HAL_GetTick>
 8005a82:	4602      	mov	r2, r0
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	1ad3      	subs	r3, r2, r3
 8005a88:	2b05      	cmp	r3, #5
 8005a8a:	d914      	bls.n	8005ab6 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	689a      	ldr	r2, [r3, #8]
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	4013      	ands	r3, r2
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d00d      	beq.n	8005ab6 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a9e:	f043 0210 	orr.w	r2, r3, #16
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aaa:	f043 0201 	orr.w	r2, r3, #1
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	e007      	b.n	8005ac6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	689a      	ldr	r2, [r3, #8]
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	4013      	ands	r3, r2
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d1dc      	bne.n	8005a7e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8005ac4:	2300      	movs	r3, #0
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3720      	adds	r7, #32
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}
 8005ace:	bf00      	nop
 8005ad0:	a33fffff 	.word	0xa33fffff

08005ad4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b084      	sub	sp, #16
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005adc:	2300      	movs	r3, #0
 8005ade:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	f7ff f871 	bl	8004bcc <LL_ADC_IsEnabled>
 8005aea:	4603      	mov	r3, r0
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d169      	bne.n	8005bc4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	689a      	ldr	r2, [r3, #8]
 8005af6:	4b36      	ldr	r3, [pc, #216]	@ (8005bd0 <ADC_Enable+0xfc>)
 8005af8:	4013      	ands	r3, r2
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d00d      	beq.n	8005b1a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b02:	f043 0210 	orr.w	r2, r3, #16
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b0e:	f043 0201 	orr.w	r2, r3, #1
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	e055      	b.n	8005bc6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f7ff f82c 	bl	8004b7c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005b24:	482b      	ldr	r0, [pc, #172]	@ (8005bd4 <ADC_Enable+0x100>)
 8005b26:	f7fe fedb 	bl	80048e0 <LL_ADC_GetCommonPathInternalCh>
 8005b2a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005b2c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d013      	beq.n	8005b5c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005b34:	4b28      	ldr	r3, [pc, #160]	@ (8005bd8 <ADC_Enable+0x104>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	099b      	lsrs	r3, r3, #6
 8005b3a:	4a28      	ldr	r2, [pc, #160]	@ (8005bdc <ADC_Enable+0x108>)
 8005b3c:	fba2 2303 	umull	r2, r3, r2, r3
 8005b40:	099b      	lsrs	r3, r3, #6
 8005b42:	1c5a      	adds	r2, r3, #1
 8005b44:	4613      	mov	r3, r2
 8005b46:	005b      	lsls	r3, r3, #1
 8005b48:	4413      	add	r3, r2
 8005b4a:	009b      	lsls	r3, r3, #2
 8005b4c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005b4e:	e002      	b.n	8005b56 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	3b01      	subs	r3, #1
 8005b54:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d1f9      	bne.n	8005b50 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005b5c:	f7fe fe6a 	bl	8004834 <HAL_GetTick>
 8005b60:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005b62:	e028      	b.n	8005bb6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4618      	mov	r0, r3
 8005b6a:	f7ff f82f 	bl	8004bcc <LL_ADC_IsEnabled>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d104      	bne.n	8005b7e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f7fe ffff 	bl	8004b7c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005b7e:	f7fe fe59 	bl	8004834 <HAL_GetTick>
 8005b82:	4602      	mov	r2, r0
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	1ad3      	subs	r3, r2, r3
 8005b88:	2b02      	cmp	r3, #2
 8005b8a:	d914      	bls.n	8005bb6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f003 0301 	and.w	r3, r3, #1
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d00d      	beq.n	8005bb6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b9e:	f043 0210 	orr.w	r2, r3, #16
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005baa:	f043 0201 	orr.w	r2, r3, #1
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e007      	b.n	8005bc6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f003 0301 	and.w	r3, r3, #1
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	d1cf      	bne.n	8005b64 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005bc4:	2300      	movs	r3, #0
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3710      	adds	r7, #16
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}
 8005bce:	bf00      	nop
 8005bd0:	8000003f 	.word	0x8000003f
 8005bd4:	50040300 	.word	0x50040300
 8005bd8:	200000a0 	.word	0x200000a0
 8005bdc:	053e2d63 	.word	0x053e2d63

08005be0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b084      	sub	sp, #16
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4618      	mov	r0, r3
 8005bee:	f7ff f800 	bl	8004bf2 <LL_ADC_IsDisableOngoing>
 8005bf2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f7fe ffe7 	bl	8004bcc <LL_ADC_IsEnabled>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d047      	beq.n	8005c94 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d144      	bne.n	8005c94 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	f003 030d 	and.w	r3, r3, #13
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d10c      	bne.n	8005c32 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	f7fe ffc1 	bl	8004ba4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	2203      	movs	r2, #3
 8005c28:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005c2a:	f7fe fe03 	bl	8004834 <HAL_GetTick>
 8005c2e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005c30:	e029      	b.n	8005c86 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c36:	f043 0210 	orr.w	r2, r3, #16
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c42:	f043 0201 	orr.w	r2, r3, #1
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e023      	b.n	8005c96 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005c4e:	f7fe fdf1 	bl	8004834 <HAL_GetTick>
 8005c52:	4602      	mov	r2, r0
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	1ad3      	subs	r3, r2, r3
 8005c58:	2b02      	cmp	r3, #2
 8005c5a:	d914      	bls.n	8005c86 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	f003 0301 	and.w	r3, r3, #1
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d00d      	beq.n	8005c86 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c6e:	f043 0210 	orr.w	r2, r3, #16
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c7a:	f043 0201 	orr.w	r2, r3, #1
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e007      	b.n	8005c96 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	f003 0301 	and.w	r3, r3, #1
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d1dc      	bne.n	8005c4e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005c94:	2300      	movs	r3, #0
}
 8005c96:	4618      	mov	r0, r3
 8005c98:	3710      	adds	r7, #16
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}

08005c9e <LL_ADC_IsEnabled>:
{
 8005c9e:	b480      	push	{r7}
 8005ca0:	b083      	sub	sp, #12
 8005ca2:	af00      	add	r7, sp, #0
 8005ca4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	f003 0301 	and.w	r3, r3, #1
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d101      	bne.n	8005cb6 <LL_ADC_IsEnabled+0x18>
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e000      	b.n	8005cb8 <LL_ADC_IsEnabled+0x1a>
 8005cb6:	2300      	movs	r3, #0
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	370c      	adds	r7, #12
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr

08005cc4 <LL_ADC_StartCalibration>:
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b083      	sub	sp, #12
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005cd6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005cda:	683a      	ldr	r2, [r7, #0]
 8005cdc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	609a      	str	r2, [r3, #8]
}
 8005cea:	bf00      	nop
 8005cec:	370c      	adds	r7, #12
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf4:	4770      	bx	lr

08005cf6 <LL_ADC_IsCalibrationOnGoing>:
{
 8005cf6:	b480      	push	{r7}
 8005cf8:	b083      	sub	sp, #12
 8005cfa:	af00      	add	r7, sp, #0
 8005cfc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d06:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d0a:	d101      	bne.n	8005d10 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	e000      	b.n	8005d12 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005d10:	2300      	movs	r3, #0
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	370c      	adds	r7, #12
 8005d16:	46bd      	mov	sp, r7
 8005d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1c:	4770      	bx	lr

08005d1e <LL_ADC_REG_IsConversionOngoing>:
{
 8005d1e:	b480      	push	{r7}
 8005d20:	b083      	sub	sp, #12
 8005d22:	af00      	add	r7, sp, #0
 8005d24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	f003 0304 	and.w	r3, r3, #4
 8005d2e:	2b04      	cmp	r3, #4
 8005d30:	d101      	bne.n	8005d36 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005d32:	2301      	movs	r3, #1
 8005d34:	e000      	b.n	8005d38 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005d36:	2300      	movs	r3, #0
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	370c      	adds	r7, #12
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d42:	4770      	bx	lr

08005d44 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b084      	sub	sp, #16
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
 8005d4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005d58:	2b01      	cmp	r3, #1
 8005d5a:	d101      	bne.n	8005d60 <HAL_ADCEx_Calibration_Start+0x1c>
 8005d5c:	2302      	movs	r3, #2
 8005d5e:	e04d      	b.n	8005dfc <HAL_ADCEx_Calibration_Start+0xb8>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005d68:	6878      	ldr	r0, [r7, #4]
 8005d6a:	f7ff ff39 	bl	8005be0 <ADC_Disable>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005d72:	7bfb      	ldrb	r3, [r7, #15]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d136      	bne.n	8005de6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d7c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005d80:	f023 0302 	bic.w	r3, r3, #2
 8005d84:	f043 0202 	orr.w	r2, r3, #2
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	6839      	ldr	r1, [r7, #0]
 8005d92:	4618      	mov	r0, r3
 8005d94:	f7ff ff96 	bl	8005cc4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005d98:	e014      	b.n	8005dc4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	3301      	adds	r3, #1
 8005d9e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8005da6:	d30d      	bcc.n	8005dc4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dac:	f023 0312 	bic.w	r3, r3, #18
 8005db0:	f043 0210 	orr.w	r2, r3, #16
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	e01b      	b.n	8005dfc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4618      	mov	r0, r3
 8005dca:	f7ff ff94 	bl	8005cf6 <LL_ADC_IsCalibrationOnGoing>
 8005dce:	4603      	mov	r3, r0
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d1e2      	bne.n	8005d9a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dd8:	f023 0303 	bic.w	r3, r3, #3
 8005ddc:	f043 0201 	orr.w	r2, r3, #1
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	655a      	str	r2, [r3, #84]	@ 0x54
 8005de4:	e005      	b.n	8005df2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dea:	f043 0210 	orr.w	r2, r3, #16
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8005dfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3710      	adds	r7, #16
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}

08005e04 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005e04:	b590      	push	{r4, r7, lr}
 8005e06:	b09f      	sub	sp, #124	@ 0x7c
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
 8005e0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005e1a:	2b01      	cmp	r3, #1
 8005e1c:	d101      	bne.n	8005e22 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005e1e:	2302      	movs	r3, #2
 8005e20:	e089      	b.n	8005f36 <HAL_ADCEx_MultiModeConfigChannel+0x132>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2201      	movs	r2, #1
 8005e26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005e2e:	2300      	movs	r3, #0
 8005e30:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	4a42      	ldr	r2, [pc, #264]	@ (8005f40 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d102      	bne.n	8005e42 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005e3c:	4b41      	ldr	r3, [pc, #260]	@ (8005f44 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005e3e:	60bb      	str	r3, [r7, #8]
 8005e40:	e001      	b.n	8005e46 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005e42:	2300      	movs	r3, #0
 8005e44:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d10b      	bne.n	8005e64 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e50:	f043 0220 	orr.w	r2, r3, #32
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	e068      	b.n	8005f36 <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	4618      	mov	r0, r3
 8005e68:	f7ff ff59 	bl	8005d1e <LL_ADC_REG_IsConversionOngoing>
 8005e6c:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4618      	mov	r0, r3
 8005e74:	f7ff ff53 	bl	8005d1e <LL_ADC_REG_IsConversionOngoing>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d14a      	bne.n	8005f14 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005e7e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d147      	bne.n	8005f14 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005e84:	4b30      	ldr	r3, [pc, #192]	@ (8005f48 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8005e86:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d027      	beq.n	8005ee0 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005e90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e92:	689b      	ldr	r3, [r3, #8]
 8005e94:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	6859      	ldr	r1, [r3, #4]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005ea2:	035b      	lsls	r3, r3, #13
 8005ea4:	430b      	orrs	r3, r1
 8005ea6:	431a      	orrs	r2, r3
 8005ea8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005eaa:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005eac:	4824      	ldr	r0, [pc, #144]	@ (8005f40 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8005eae:	f7ff fef6 	bl	8005c9e <LL_ADC_IsEnabled>
 8005eb2:	4604      	mov	r4, r0
 8005eb4:	4823      	ldr	r0, [pc, #140]	@ (8005f44 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005eb6:	f7ff fef2 	bl	8005c9e <LL_ADC_IsEnabled>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	4323      	orrs	r3, r4
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d132      	bne.n	8005f28 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005ec2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ec4:	689b      	ldr	r3, [r3, #8]
 8005ec6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005eca:	f023 030f 	bic.w	r3, r3, #15
 8005ece:	683a      	ldr	r2, [r7, #0]
 8005ed0:	6811      	ldr	r1, [r2, #0]
 8005ed2:	683a      	ldr	r2, [r7, #0]
 8005ed4:	6892      	ldr	r2, [r2, #8]
 8005ed6:	430a      	orrs	r2, r1
 8005ed8:	431a      	orrs	r2, r3
 8005eda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005edc:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005ede:	e023      	b.n	8005f28 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005ee0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005ee8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005eea:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005eec:	4814      	ldr	r0, [pc, #80]	@ (8005f40 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8005eee:	f7ff fed6 	bl	8005c9e <LL_ADC_IsEnabled>
 8005ef2:	4604      	mov	r4, r0
 8005ef4:	4813      	ldr	r0, [pc, #76]	@ (8005f44 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005ef6:	f7ff fed2 	bl	8005c9e <LL_ADC_IsEnabled>
 8005efa:	4603      	mov	r3, r0
 8005efc:	4323      	orrs	r3, r4
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d112      	bne.n	8005f28 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005f02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005f0a:	f023 030f 	bic.w	r3, r3, #15
 8005f0e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005f10:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005f12:	e009      	b.n	8005f28 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f18:	f043 0220 	orr.w	r2, r3, #32
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8005f26:	e000      	b.n	8005f2a <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005f28:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8005f32:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	377c      	adds	r7, #124	@ 0x7c
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd90      	pop	{r4, r7, pc}
 8005f3e:	bf00      	nop
 8005f40:	50040000 	.word	0x50040000
 8005f44:	50040100 	.word	0x50040100
 8005f48:	50040300 	.word	0x50040300

08005f4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b085      	sub	sp, #20
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	f003 0307 	and.w	r3, r3, #7
 8005f5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005f5c:	4b0c      	ldr	r3, [pc, #48]	@ (8005f90 <__NVIC_SetPriorityGrouping+0x44>)
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005f62:	68ba      	ldr	r2, [r7, #8]
 8005f64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005f68:	4013      	ands	r3, r2
 8005f6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005f74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005f78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005f7e:	4a04      	ldr	r2, [pc, #16]	@ (8005f90 <__NVIC_SetPriorityGrouping+0x44>)
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	60d3      	str	r3, [r2, #12]
}
 8005f84:	bf00      	nop
 8005f86:	3714      	adds	r7, #20
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr
 8005f90:	e000ed00 	.word	0xe000ed00

08005f94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005f94:	b480      	push	{r7}
 8005f96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005f98:	4b04      	ldr	r3, [pc, #16]	@ (8005fac <__NVIC_GetPriorityGrouping+0x18>)
 8005f9a:	68db      	ldr	r3, [r3, #12]
 8005f9c:	0a1b      	lsrs	r3, r3, #8
 8005f9e:	f003 0307 	and.w	r3, r3, #7
}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005faa:	4770      	bx	lr
 8005fac:	e000ed00 	.word	0xe000ed00

08005fb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b083      	sub	sp, #12
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	db0b      	blt.n	8005fda <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005fc2:	79fb      	ldrb	r3, [r7, #7]
 8005fc4:	f003 021f 	and.w	r2, r3, #31
 8005fc8:	4907      	ldr	r1, [pc, #28]	@ (8005fe8 <__NVIC_EnableIRQ+0x38>)
 8005fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fce:	095b      	lsrs	r3, r3, #5
 8005fd0:	2001      	movs	r0, #1
 8005fd2:	fa00 f202 	lsl.w	r2, r0, r2
 8005fd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005fda:	bf00      	nop
 8005fdc:	370c      	adds	r7, #12
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe4:	4770      	bx	lr
 8005fe6:	bf00      	nop
 8005fe8:	e000e100 	.word	0xe000e100

08005fec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b083      	sub	sp, #12
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	6039      	str	r1, [r7, #0]
 8005ff6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ff8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	db0a      	blt.n	8006016 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	b2da      	uxtb	r2, r3
 8006004:	490c      	ldr	r1, [pc, #48]	@ (8006038 <__NVIC_SetPriority+0x4c>)
 8006006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800600a:	0112      	lsls	r2, r2, #4
 800600c:	b2d2      	uxtb	r2, r2
 800600e:	440b      	add	r3, r1
 8006010:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006014:	e00a      	b.n	800602c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	b2da      	uxtb	r2, r3
 800601a:	4908      	ldr	r1, [pc, #32]	@ (800603c <__NVIC_SetPriority+0x50>)
 800601c:	79fb      	ldrb	r3, [r7, #7]
 800601e:	f003 030f 	and.w	r3, r3, #15
 8006022:	3b04      	subs	r3, #4
 8006024:	0112      	lsls	r2, r2, #4
 8006026:	b2d2      	uxtb	r2, r2
 8006028:	440b      	add	r3, r1
 800602a:	761a      	strb	r2, [r3, #24]
}
 800602c:	bf00      	nop
 800602e:	370c      	adds	r7, #12
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr
 8006038:	e000e100 	.word	0xe000e100
 800603c:	e000ed00 	.word	0xe000ed00

08006040 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006040:	b480      	push	{r7}
 8006042:	b089      	sub	sp, #36	@ 0x24
 8006044:	af00      	add	r7, sp, #0
 8006046:	60f8      	str	r0, [r7, #12]
 8006048:	60b9      	str	r1, [r7, #8]
 800604a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f003 0307 	and.w	r3, r3, #7
 8006052:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	f1c3 0307 	rsb	r3, r3, #7
 800605a:	2b04      	cmp	r3, #4
 800605c:	bf28      	it	cs
 800605e:	2304      	movcs	r3, #4
 8006060:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006062:	69fb      	ldr	r3, [r7, #28]
 8006064:	3304      	adds	r3, #4
 8006066:	2b06      	cmp	r3, #6
 8006068:	d902      	bls.n	8006070 <NVIC_EncodePriority+0x30>
 800606a:	69fb      	ldr	r3, [r7, #28]
 800606c:	3b03      	subs	r3, #3
 800606e:	e000      	b.n	8006072 <NVIC_EncodePriority+0x32>
 8006070:	2300      	movs	r3, #0
 8006072:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006074:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006078:	69bb      	ldr	r3, [r7, #24]
 800607a:	fa02 f303 	lsl.w	r3, r2, r3
 800607e:	43da      	mvns	r2, r3
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	401a      	ands	r2, r3
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006088:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	fa01 f303 	lsl.w	r3, r1, r3
 8006092:	43d9      	mvns	r1, r3
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006098:	4313      	orrs	r3, r2
         );
}
 800609a:	4618      	mov	r0, r3
 800609c:	3724      	adds	r7, #36	@ 0x24
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr
	...

080060a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b082      	sub	sp, #8
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	3b01      	subs	r3, #1
 80060b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80060b8:	d301      	bcc.n	80060be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80060ba:	2301      	movs	r3, #1
 80060bc:	e00f      	b.n	80060de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80060be:	4a0a      	ldr	r2, [pc, #40]	@ (80060e8 <SysTick_Config+0x40>)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	3b01      	subs	r3, #1
 80060c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80060c6:	210f      	movs	r1, #15
 80060c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80060cc:	f7ff ff8e 	bl	8005fec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80060d0:	4b05      	ldr	r3, [pc, #20]	@ (80060e8 <SysTick_Config+0x40>)
 80060d2:	2200      	movs	r2, #0
 80060d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80060d6:	4b04      	ldr	r3, [pc, #16]	@ (80060e8 <SysTick_Config+0x40>)
 80060d8:	2207      	movs	r2, #7
 80060da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80060dc:	2300      	movs	r3, #0
}
 80060de:	4618      	mov	r0, r3
 80060e0:	3708      	adds	r7, #8
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bd80      	pop	{r7, pc}
 80060e6:	bf00      	nop
 80060e8:	e000e010 	.word	0xe000e010

080060ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b082      	sub	sp, #8
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f7ff ff29 	bl	8005f4c <__NVIC_SetPriorityGrouping>
}
 80060fa:	bf00      	nop
 80060fc:	3708      	adds	r7, #8
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}

08006102 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006102:	b580      	push	{r7, lr}
 8006104:	b086      	sub	sp, #24
 8006106:	af00      	add	r7, sp, #0
 8006108:	4603      	mov	r3, r0
 800610a:	60b9      	str	r1, [r7, #8]
 800610c:	607a      	str	r2, [r7, #4]
 800610e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006110:	2300      	movs	r3, #0
 8006112:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006114:	f7ff ff3e 	bl	8005f94 <__NVIC_GetPriorityGrouping>
 8006118:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800611a:	687a      	ldr	r2, [r7, #4]
 800611c:	68b9      	ldr	r1, [r7, #8]
 800611e:	6978      	ldr	r0, [r7, #20]
 8006120:	f7ff ff8e 	bl	8006040 <NVIC_EncodePriority>
 8006124:	4602      	mov	r2, r0
 8006126:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800612a:	4611      	mov	r1, r2
 800612c:	4618      	mov	r0, r3
 800612e:	f7ff ff5d 	bl	8005fec <__NVIC_SetPriority>
}
 8006132:	bf00      	nop
 8006134:	3718      	adds	r7, #24
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}

0800613a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800613a:	b580      	push	{r7, lr}
 800613c:	b082      	sub	sp, #8
 800613e:	af00      	add	r7, sp, #0
 8006140:	4603      	mov	r3, r0
 8006142:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006144:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006148:	4618      	mov	r0, r3
 800614a:	f7ff ff31 	bl	8005fb0 <__NVIC_EnableIRQ>
}
 800614e:	bf00      	nop
 8006150:	3708      	adds	r7, #8
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}

08006156 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006156:	b580      	push	{r7, lr}
 8006158:	b082      	sub	sp, #8
 800615a:	af00      	add	r7, sp, #0
 800615c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f7ff ffa2 	bl	80060a8 <SysTick_Config>
 8006164:	4603      	mov	r3, r0
}
 8006166:	4618      	mov	r0, r3
 8006168:	3708      	adds	r7, #8
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}
	...

08006170 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006170:	b480      	push	{r7}
 8006172:	b087      	sub	sp, #28
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
 8006178:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800617a:	2300      	movs	r3, #0
 800617c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800617e:	e14e      	b.n	800641e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	681a      	ldr	r2, [r3, #0]
 8006184:	2101      	movs	r1, #1
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	fa01 f303 	lsl.w	r3, r1, r3
 800618c:	4013      	ands	r3, r2
 800618e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	2b00      	cmp	r3, #0
 8006194:	f000 8140 	beq.w	8006418 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	f003 0303 	and.w	r3, r3, #3
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	d005      	beq.n	80061b0 <HAL_GPIO_Init+0x40>
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	f003 0303 	and.w	r3, r3, #3
 80061ac:	2b02      	cmp	r3, #2
 80061ae:	d130      	bne.n	8006212 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	689b      	ldr	r3, [r3, #8]
 80061b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80061b6:	697b      	ldr	r3, [r7, #20]
 80061b8:	005b      	lsls	r3, r3, #1
 80061ba:	2203      	movs	r2, #3
 80061bc:	fa02 f303 	lsl.w	r3, r2, r3
 80061c0:	43db      	mvns	r3, r3
 80061c2:	693a      	ldr	r2, [r7, #16]
 80061c4:	4013      	ands	r3, r2
 80061c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	68da      	ldr	r2, [r3, #12]
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	005b      	lsls	r3, r3, #1
 80061d0:	fa02 f303 	lsl.w	r3, r2, r3
 80061d4:	693a      	ldr	r2, [r7, #16]
 80061d6:	4313      	orrs	r3, r2
 80061d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	693a      	ldr	r2, [r7, #16]
 80061de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80061e6:	2201      	movs	r2, #1
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	fa02 f303 	lsl.w	r3, r2, r3
 80061ee:	43db      	mvns	r3, r3
 80061f0:	693a      	ldr	r2, [r7, #16]
 80061f2:	4013      	ands	r3, r2
 80061f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	091b      	lsrs	r3, r3, #4
 80061fc:	f003 0201 	and.w	r2, r3, #1
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	fa02 f303 	lsl.w	r3, r2, r3
 8006206:	693a      	ldr	r2, [r7, #16]
 8006208:	4313      	orrs	r3, r2
 800620a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	693a      	ldr	r2, [r7, #16]
 8006210:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	f003 0303 	and.w	r3, r3, #3
 800621a:	2b03      	cmp	r3, #3
 800621c:	d017      	beq.n	800624e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	68db      	ldr	r3, [r3, #12]
 8006222:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	005b      	lsls	r3, r3, #1
 8006228:	2203      	movs	r2, #3
 800622a:	fa02 f303 	lsl.w	r3, r2, r3
 800622e:	43db      	mvns	r3, r3
 8006230:	693a      	ldr	r2, [r7, #16]
 8006232:	4013      	ands	r3, r2
 8006234:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	689a      	ldr	r2, [r3, #8]
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	005b      	lsls	r3, r3, #1
 800623e:	fa02 f303 	lsl.w	r3, r2, r3
 8006242:	693a      	ldr	r2, [r7, #16]
 8006244:	4313      	orrs	r3, r2
 8006246:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	693a      	ldr	r2, [r7, #16]
 800624c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	f003 0303 	and.w	r3, r3, #3
 8006256:	2b02      	cmp	r3, #2
 8006258:	d123      	bne.n	80062a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	08da      	lsrs	r2, r3, #3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	3208      	adds	r2, #8
 8006262:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006266:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	f003 0307 	and.w	r3, r3, #7
 800626e:	009b      	lsls	r3, r3, #2
 8006270:	220f      	movs	r2, #15
 8006272:	fa02 f303 	lsl.w	r3, r2, r3
 8006276:	43db      	mvns	r3, r3
 8006278:	693a      	ldr	r2, [r7, #16]
 800627a:	4013      	ands	r3, r2
 800627c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	691a      	ldr	r2, [r3, #16]
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	f003 0307 	and.w	r3, r3, #7
 8006288:	009b      	lsls	r3, r3, #2
 800628a:	fa02 f303 	lsl.w	r3, r2, r3
 800628e:	693a      	ldr	r2, [r7, #16]
 8006290:	4313      	orrs	r3, r2
 8006292:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	08da      	lsrs	r2, r3, #3
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	3208      	adds	r2, #8
 800629c:	6939      	ldr	r1, [r7, #16]
 800629e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	005b      	lsls	r3, r3, #1
 80062ac:	2203      	movs	r2, #3
 80062ae:	fa02 f303 	lsl.w	r3, r2, r3
 80062b2:	43db      	mvns	r3, r3
 80062b4:	693a      	ldr	r2, [r7, #16]
 80062b6:	4013      	ands	r3, r2
 80062b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	f003 0203 	and.w	r2, r3, #3
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	005b      	lsls	r3, r3, #1
 80062c6:	fa02 f303 	lsl.w	r3, r2, r3
 80062ca:	693a      	ldr	r2, [r7, #16]
 80062cc:	4313      	orrs	r3, r2
 80062ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	693a      	ldr	r2, [r7, #16]
 80062d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80062de:	2b00      	cmp	r3, #0
 80062e0:	f000 809a 	beq.w	8006418 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80062e4:	4b55      	ldr	r3, [pc, #340]	@ (800643c <HAL_GPIO_Init+0x2cc>)
 80062e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062e8:	4a54      	ldr	r2, [pc, #336]	@ (800643c <HAL_GPIO_Init+0x2cc>)
 80062ea:	f043 0301 	orr.w	r3, r3, #1
 80062ee:	6613      	str	r3, [r2, #96]	@ 0x60
 80062f0:	4b52      	ldr	r3, [pc, #328]	@ (800643c <HAL_GPIO_Init+0x2cc>)
 80062f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062f4:	f003 0301 	and.w	r3, r3, #1
 80062f8:	60bb      	str	r3, [r7, #8]
 80062fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80062fc:	4a50      	ldr	r2, [pc, #320]	@ (8006440 <HAL_GPIO_Init+0x2d0>)
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	089b      	lsrs	r3, r3, #2
 8006302:	3302      	adds	r3, #2
 8006304:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006308:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	f003 0303 	and.w	r3, r3, #3
 8006310:	009b      	lsls	r3, r3, #2
 8006312:	220f      	movs	r2, #15
 8006314:	fa02 f303 	lsl.w	r3, r2, r3
 8006318:	43db      	mvns	r3, r3
 800631a:	693a      	ldr	r2, [r7, #16]
 800631c:	4013      	ands	r3, r2
 800631e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006326:	d013      	beq.n	8006350 <HAL_GPIO_Init+0x1e0>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	4a46      	ldr	r2, [pc, #280]	@ (8006444 <HAL_GPIO_Init+0x2d4>)
 800632c:	4293      	cmp	r3, r2
 800632e:	d00d      	beq.n	800634c <HAL_GPIO_Init+0x1dc>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	4a45      	ldr	r2, [pc, #276]	@ (8006448 <HAL_GPIO_Init+0x2d8>)
 8006334:	4293      	cmp	r3, r2
 8006336:	d007      	beq.n	8006348 <HAL_GPIO_Init+0x1d8>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	4a44      	ldr	r2, [pc, #272]	@ (800644c <HAL_GPIO_Init+0x2dc>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d101      	bne.n	8006344 <HAL_GPIO_Init+0x1d4>
 8006340:	2303      	movs	r3, #3
 8006342:	e006      	b.n	8006352 <HAL_GPIO_Init+0x1e2>
 8006344:	2307      	movs	r3, #7
 8006346:	e004      	b.n	8006352 <HAL_GPIO_Init+0x1e2>
 8006348:	2302      	movs	r3, #2
 800634a:	e002      	b.n	8006352 <HAL_GPIO_Init+0x1e2>
 800634c:	2301      	movs	r3, #1
 800634e:	e000      	b.n	8006352 <HAL_GPIO_Init+0x1e2>
 8006350:	2300      	movs	r3, #0
 8006352:	697a      	ldr	r2, [r7, #20]
 8006354:	f002 0203 	and.w	r2, r2, #3
 8006358:	0092      	lsls	r2, r2, #2
 800635a:	4093      	lsls	r3, r2
 800635c:	693a      	ldr	r2, [r7, #16]
 800635e:	4313      	orrs	r3, r2
 8006360:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006362:	4937      	ldr	r1, [pc, #220]	@ (8006440 <HAL_GPIO_Init+0x2d0>)
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	089b      	lsrs	r3, r3, #2
 8006368:	3302      	adds	r3, #2
 800636a:	693a      	ldr	r2, [r7, #16]
 800636c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006370:	4b37      	ldr	r3, [pc, #220]	@ (8006450 <HAL_GPIO_Init+0x2e0>)
 8006372:	689b      	ldr	r3, [r3, #8]
 8006374:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	43db      	mvns	r3, r3
 800637a:	693a      	ldr	r2, [r7, #16]
 800637c:	4013      	ands	r3, r2
 800637e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006388:	2b00      	cmp	r3, #0
 800638a:	d003      	beq.n	8006394 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800638c:	693a      	ldr	r2, [r7, #16]
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	4313      	orrs	r3, r2
 8006392:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006394:	4a2e      	ldr	r2, [pc, #184]	@ (8006450 <HAL_GPIO_Init+0x2e0>)
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800639a:	4b2d      	ldr	r3, [pc, #180]	@ (8006450 <HAL_GPIO_Init+0x2e0>)
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	43db      	mvns	r3, r3
 80063a4:	693a      	ldr	r2, [r7, #16]
 80063a6:	4013      	ands	r3, r2
 80063a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d003      	beq.n	80063be <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80063b6:	693a      	ldr	r2, [r7, #16]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80063be:	4a24      	ldr	r2, [pc, #144]	@ (8006450 <HAL_GPIO_Init+0x2e0>)
 80063c0:	693b      	ldr	r3, [r7, #16]
 80063c2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80063c4:	4b22      	ldr	r3, [pc, #136]	@ (8006450 <HAL_GPIO_Init+0x2e0>)
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	43db      	mvns	r3, r3
 80063ce:	693a      	ldr	r2, [r7, #16]
 80063d0:	4013      	ands	r3, r2
 80063d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d003      	beq.n	80063e8 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80063e0:	693a      	ldr	r2, [r7, #16]
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	4313      	orrs	r3, r2
 80063e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80063e8:	4a19      	ldr	r2, [pc, #100]	@ (8006450 <HAL_GPIO_Init+0x2e0>)
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80063ee:	4b18      	ldr	r3, [pc, #96]	@ (8006450 <HAL_GPIO_Init+0x2e0>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	43db      	mvns	r3, r3
 80063f8:	693a      	ldr	r2, [r7, #16]
 80063fa:	4013      	ands	r3, r2
 80063fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006406:	2b00      	cmp	r3, #0
 8006408:	d003      	beq.n	8006412 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800640a:	693a      	ldr	r2, [r7, #16]
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	4313      	orrs	r3, r2
 8006410:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006412:	4a0f      	ldr	r2, [pc, #60]	@ (8006450 <HAL_GPIO_Init+0x2e0>)
 8006414:	693b      	ldr	r3, [r7, #16]
 8006416:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	3301      	adds	r3, #1
 800641c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	fa22 f303 	lsr.w	r3, r2, r3
 8006428:	2b00      	cmp	r3, #0
 800642a:	f47f aea9 	bne.w	8006180 <HAL_GPIO_Init+0x10>
  }
}
 800642e:	bf00      	nop
 8006430:	bf00      	nop
 8006432:	371c      	adds	r7, #28
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr
 800643c:	40021000 	.word	0x40021000
 8006440:	40010000 	.word	0x40010000
 8006444:	48000400 	.word	0x48000400
 8006448:	48000800 	.word	0x48000800
 800644c:	48000c00 	.word	0x48000c00
 8006450:	40010400 	.word	0x40010400

08006454 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006454:	b480      	push	{r7}
 8006456:	b085      	sub	sp, #20
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
 800645c:	460b      	mov	r3, r1
 800645e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	691a      	ldr	r2, [r3, #16]
 8006464:	887b      	ldrh	r3, [r7, #2]
 8006466:	4013      	ands	r3, r2
 8006468:	2b00      	cmp	r3, #0
 800646a:	d002      	beq.n	8006472 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800646c:	2301      	movs	r3, #1
 800646e:	73fb      	strb	r3, [r7, #15]
 8006470:	e001      	b.n	8006476 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006472:	2300      	movs	r3, #0
 8006474:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006476:	7bfb      	ldrb	r3, [r7, #15]
}
 8006478:	4618      	mov	r0, r3
 800647a:	3714      	adds	r7, #20
 800647c:	46bd      	mov	sp, r7
 800647e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006482:	4770      	bx	lr

08006484 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006484:	b480      	push	{r7}
 8006486:	b083      	sub	sp, #12
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
 800648c:	460b      	mov	r3, r1
 800648e:	807b      	strh	r3, [r7, #2]
 8006490:	4613      	mov	r3, r2
 8006492:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006494:	787b      	ldrb	r3, [r7, #1]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d003      	beq.n	80064a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800649a:	887a      	ldrh	r2, [r7, #2]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80064a0:	e002      	b.n	80064a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80064a2:	887a      	ldrh	r2, [r7, #2]
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80064a8:	bf00      	nop
 80064aa:	370c      	adds	r7, #12
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr

080064b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b082      	sub	sp, #8
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d101      	bne.n	80064c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80064c2:	2301      	movs	r3, #1
 80064c4:	e08d      	b.n	80065e2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d106      	bne.n	80064e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f7fb fe68 	bl	80021b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2224      	movs	r2, #36	@ 0x24
 80064e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	681a      	ldr	r2, [r3, #0]
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f022 0201 	bic.w	r2, r2, #1
 80064f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	685a      	ldr	r2, [r3, #4]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006504:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	689a      	ldr	r2, [r3, #8]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006514:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	68db      	ldr	r3, [r3, #12]
 800651a:	2b01      	cmp	r3, #1
 800651c:	d107      	bne.n	800652e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	689a      	ldr	r2, [r3, #8]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800652a:	609a      	str	r2, [r3, #8]
 800652c:	e006      	b.n	800653c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	689a      	ldr	r2, [r3, #8]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800653a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	2b02      	cmp	r3, #2
 8006542:	d108      	bne.n	8006556 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	685a      	ldr	r2, [r3, #4]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006552:	605a      	str	r2, [r3, #4]
 8006554:	e007      	b.n	8006566 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	685a      	ldr	r2, [r3, #4]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006564:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	6812      	ldr	r2, [r2, #0]
 8006570:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006574:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006578:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	68da      	ldr	r2, [r3, #12]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006588:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	691a      	ldr	r2, [r3, #16]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	695b      	ldr	r3, [r3, #20]
 8006592:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	699b      	ldr	r3, [r3, #24]
 800659a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	430a      	orrs	r2, r1
 80065a2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	69d9      	ldr	r1, [r3, #28]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6a1a      	ldr	r2, [r3, #32]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	430a      	orrs	r2, r1
 80065b2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f042 0201 	orr.w	r2, r2, #1
 80065c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2200      	movs	r2, #0
 80065c8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2220      	movs	r2, #32
 80065ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2200      	movs	r2, #0
 80065d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2200      	movs	r2, #0
 80065dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80065e0:	2300      	movs	r3, #0
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3708      	adds	r7, #8
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}
	...

080065ec <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b088      	sub	sp, #32
 80065f0:	af02      	add	r7, sp, #8
 80065f2:	60f8      	str	r0, [r7, #12]
 80065f4:	607a      	str	r2, [r7, #4]
 80065f6:	461a      	mov	r2, r3
 80065f8:	460b      	mov	r3, r1
 80065fa:	817b      	strh	r3, [r7, #10]
 80065fc:	4613      	mov	r3, r2
 80065fe:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006606:	b2db      	uxtb	r3, r3
 8006608:	2b20      	cmp	r3, #32
 800660a:	f040 80fd 	bne.w	8006808 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006614:	2b01      	cmp	r3, #1
 8006616:	d101      	bne.n	800661c <HAL_I2C_Master_Transmit+0x30>
 8006618:	2302      	movs	r3, #2
 800661a:	e0f6      	b.n	800680a <HAL_I2C_Master_Transmit+0x21e>
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2201      	movs	r2, #1
 8006620:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006624:	f7fe f906 	bl	8004834 <HAL_GetTick>
 8006628:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	9300      	str	r3, [sp, #0]
 800662e:	2319      	movs	r3, #25
 8006630:	2201      	movs	r2, #1
 8006632:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006636:	68f8      	ldr	r0, [r7, #12]
 8006638:	f000 fa0a 	bl	8006a50 <I2C_WaitOnFlagUntilTimeout>
 800663c:	4603      	mov	r3, r0
 800663e:	2b00      	cmp	r3, #0
 8006640:	d001      	beq.n	8006646 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006642:	2301      	movs	r3, #1
 8006644:	e0e1      	b.n	800680a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2221      	movs	r2, #33	@ 0x21
 800664a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2210      	movs	r2, #16
 8006652:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2200      	movs	r2, #0
 800665a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	687a      	ldr	r2, [r7, #4]
 8006660:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	893a      	ldrh	r2, [r7, #8]
 8006666:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2200      	movs	r2, #0
 800666c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006672:	b29b      	uxth	r3, r3
 8006674:	2bff      	cmp	r3, #255	@ 0xff
 8006676:	d906      	bls.n	8006686 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	22ff      	movs	r2, #255	@ 0xff
 800667c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800667e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006682:	617b      	str	r3, [r7, #20]
 8006684:	e007      	b.n	8006696 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800668a:	b29a      	uxth	r2, r3
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006690:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006694:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800669a:	2b00      	cmp	r3, #0
 800669c:	d024      	beq.n	80066e8 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066a2:	781a      	ldrb	r2, [r3, #0]
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ae:	1c5a      	adds	r2, r3, #1
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066b8:	b29b      	uxth	r3, r3
 80066ba:	3b01      	subs	r3, #1
 80066bc:	b29a      	uxth	r2, r3
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066c6:	3b01      	subs	r3, #1
 80066c8:	b29a      	uxth	r2, r3
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066d2:	b2db      	uxtb	r3, r3
 80066d4:	3301      	adds	r3, #1
 80066d6:	b2da      	uxtb	r2, r3
 80066d8:	8979      	ldrh	r1, [r7, #10]
 80066da:	4b4e      	ldr	r3, [pc, #312]	@ (8006814 <HAL_I2C_Master_Transmit+0x228>)
 80066dc:	9300      	str	r3, [sp, #0]
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	68f8      	ldr	r0, [r7, #12]
 80066e2:	f000 fc05 	bl	8006ef0 <I2C_TransferConfig>
 80066e6:	e066      	b.n	80067b6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066ec:	b2da      	uxtb	r2, r3
 80066ee:	8979      	ldrh	r1, [r7, #10]
 80066f0:	4b48      	ldr	r3, [pc, #288]	@ (8006814 <HAL_I2C_Master_Transmit+0x228>)
 80066f2:	9300      	str	r3, [sp, #0]
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	68f8      	ldr	r0, [r7, #12]
 80066f8:	f000 fbfa 	bl	8006ef0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80066fc:	e05b      	b.n	80067b6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066fe:	693a      	ldr	r2, [r7, #16]
 8006700:	6a39      	ldr	r1, [r7, #32]
 8006702:	68f8      	ldr	r0, [r7, #12]
 8006704:	f000 f9fd 	bl	8006b02 <I2C_WaitOnTXISFlagUntilTimeout>
 8006708:	4603      	mov	r3, r0
 800670a:	2b00      	cmp	r3, #0
 800670c:	d001      	beq.n	8006712 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800670e:	2301      	movs	r3, #1
 8006710:	e07b      	b.n	800680a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006716:	781a      	ldrb	r2, [r3, #0]
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006722:	1c5a      	adds	r2, r3, #1
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800672c:	b29b      	uxth	r3, r3
 800672e:	3b01      	subs	r3, #1
 8006730:	b29a      	uxth	r2, r3
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800673a:	3b01      	subs	r3, #1
 800673c:	b29a      	uxth	r2, r3
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006746:	b29b      	uxth	r3, r3
 8006748:	2b00      	cmp	r3, #0
 800674a:	d034      	beq.n	80067b6 <HAL_I2C_Master_Transmit+0x1ca>
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006750:	2b00      	cmp	r3, #0
 8006752:	d130      	bne.n	80067b6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	9300      	str	r3, [sp, #0]
 8006758:	6a3b      	ldr	r3, [r7, #32]
 800675a:	2200      	movs	r2, #0
 800675c:	2180      	movs	r1, #128	@ 0x80
 800675e:	68f8      	ldr	r0, [r7, #12]
 8006760:	f000 f976 	bl	8006a50 <I2C_WaitOnFlagUntilTimeout>
 8006764:	4603      	mov	r3, r0
 8006766:	2b00      	cmp	r3, #0
 8006768:	d001      	beq.n	800676e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800676a:	2301      	movs	r3, #1
 800676c:	e04d      	b.n	800680a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006772:	b29b      	uxth	r3, r3
 8006774:	2bff      	cmp	r3, #255	@ 0xff
 8006776:	d90e      	bls.n	8006796 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	22ff      	movs	r2, #255	@ 0xff
 800677c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006782:	b2da      	uxtb	r2, r3
 8006784:	8979      	ldrh	r1, [r7, #10]
 8006786:	2300      	movs	r3, #0
 8006788:	9300      	str	r3, [sp, #0]
 800678a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800678e:	68f8      	ldr	r0, [r7, #12]
 8006790:	f000 fbae 	bl	8006ef0 <I2C_TransferConfig>
 8006794:	e00f      	b.n	80067b6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800679a:	b29a      	uxth	r2, r3
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067a4:	b2da      	uxtb	r2, r3
 80067a6:	8979      	ldrh	r1, [r7, #10]
 80067a8:	2300      	movs	r3, #0
 80067aa:	9300      	str	r3, [sp, #0]
 80067ac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80067b0:	68f8      	ldr	r0, [r7, #12]
 80067b2:	f000 fb9d 	bl	8006ef0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d19e      	bne.n	80066fe <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80067c0:	693a      	ldr	r2, [r7, #16]
 80067c2:	6a39      	ldr	r1, [r7, #32]
 80067c4:	68f8      	ldr	r0, [r7, #12]
 80067c6:	f000 f9e3 	bl	8006b90 <I2C_WaitOnSTOPFlagUntilTimeout>
 80067ca:	4603      	mov	r3, r0
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d001      	beq.n	80067d4 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80067d0:	2301      	movs	r3, #1
 80067d2:	e01a      	b.n	800680a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	2220      	movs	r2, #32
 80067da:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	6859      	ldr	r1, [r3, #4]
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681a      	ldr	r2, [r3, #0]
 80067e6:	4b0c      	ldr	r3, [pc, #48]	@ (8006818 <HAL_I2C_Master_Transmit+0x22c>)
 80067e8:	400b      	ands	r3, r1
 80067ea:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2220      	movs	r2, #32
 80067f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	2200      	movs	r2, #0
 80067f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2200      	movs	r2, #0
 8006800:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006804:	2300      	movs	r3, #0
 8006806:	e000      	b.n	800680a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8006808:	2302      	movs	r3, #2
  }
}
 800680a:	4618      	mov	r0, r3
 800680c:	3718      	adds	r7, #24
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
 8006812:	bf00      	nop
 8006814:	80002000 	.word	0x80002000
 8006818:	fe00e800 	.word	0xfe00e800

0800681c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b088      	sub	sp, #32
 8006820:	af02      	add	r7, sp, #8
 8006822:	60f8      	str	r0, [r7, #12]
 8006824:	607a      	str	r2, [r7, #4]
 8006826:	461a      	mov	r2, r3
 8006828:	460b      	mov	r3, r1
 800682a:	817b      	strh	r3, [r7, #10]
 800682c:	4613      	mov	r3, r2
 800682e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006836:	b2db      	uxtb	r3, r3
 8006838:	2b20      	cmp	r3, #32
 800683a:	f040 80db 	bne.w	80069f4 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006844:	2b01      	cmp	r3, #1
 8006846:	d101      	bne.n	800684c <HAL_I2C_Master_Receive+0x30>
 8006848:	2302      	movs	r3, #2
 800684a:	e0d4      	b.n	80069f6 <HAL_I2C_Master_Receive+0x1da>
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2201      	movs	r2, #1
 8006850:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006854:	f7fd ffee 	bl	8004834 <HAL_GetTick>
 8006858:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	9300      	str	r3, [sp, #0]
 800685e:	2319      	movs	r3, #25
 8006860:	2201      	movs	r2, #1
 8006862:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006866:	68f8      	ldr	r0, [r7, #12]
 8006868:	f000 f8f2 	bl	8006a50 <I2C_WaitOnFlagUntilTimeout>
 800686c:	4603      	mov	r3, r0
 800686e:	2b00      	cmp	r3, #0
 8006870:	d001      	beq.n	8006876 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	e0bf      	b.n	80069f6 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2222      	movs	r2, #34	@ 0x22
 800687a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2210      	movs	r2, #16
 8006882:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2200      	movs	r2, #0
 800688a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	687a      	ldr	r2, [r7, #4]
 8006890:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	893a      	ldrh	r2, [r7, #8]
 8006896:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2200      	movs	r2, #0
 800689c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068a2:	b29b      	uxth	r3, r3
 80068a4:	2bff      	cmp	r3, #255	@ 0xff
 80068a6:	d90e      	bls.n	80068c6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2201      	movs	r2, #1
 80068ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068b2:	b2da      	uxtb	r2, r3
 80068b4:	8979      	ldrh	r1, [r7, #10]
 80068b6:	4b52      	ldr	r3, [pc, #328]	@ (8006a00 <HAL_I2C_Master_Receive+0x1e4>)
 80068b8:	9300      	str	r3, [sp, #0]
 80068ba:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80068be:	68f8      	ldr	r0, [r7, #12]
 80068c0:	f000 fb16 	bl	8006ef0 <I2C_TransferConfig>
 80068c4:	e06d      	b.n	80069a2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068ca:	b29a      	uxth	r2, r3
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068d4:	b2da      	uxtb	r2, r3
 80068d6:	8979      	ldrh	r1, [r7, #10]
 80068d8:	4b49      	ldr	r3, [pc, #292]	@ (8006a00 <HAL_I2C_Master_Receive+0x1e4>)
 80068da:	9300      	str	r3, [sp, #0]
 80068dc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80068e0:	68f8      	ldr	r0, [r7, #12]
 80068e2:	f000 fb05 	bl	8006ef0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80068e6:	e05c      	b.n	80069a2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068e8:	697a      	ldr	r2, [r7, #20]
 80068ea:	6a39      	ldr	r1, [r7, #32]
 80068ec:	68f8      	ldr	r0, [r7, #12]
 80068ee:	f000 f993 	bl	8006c18 <I2C_WaitOnRXNEFlagUntilTimeout>
 80068f2:	4603      	mov	r3, r0
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d001      	beq.n	80068fc <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80068f8:	2301      	movs	r3, #1
 80068fa:	e07c      	b.n	80069f6 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006906:	b2d2      	uxtb	r2, r2
 8006908:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800690e:	1c5a      	adds	r2, r3, #1
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006918:	3b01      	subs	r3, #1
 800691a:	b29a      	uxth	r2, r3
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006924:	b29b      	uxth	r3, r3
 8006926:	3b01      	subs	r3, #1
 8006928:	b29a      	uxth	r2, r3
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006932:	b29b      	uxth	r3, r3
 8006934:	2b00      	cmp	r3, #0
 8006936:	d034      	beq.n	80069a2 <HAL_I2C_Master_Receive+0x186>
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800693c:	2b00      	cmp	r3, #0
 800693e:	d130      	bne.n	80069a2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	9300      	str	r3, [sp, #0]
 8006944:	6a3b      	ldr	r3, [r7, #32]
 8006946:	2200      	movs	r2, #0
 8006948:	2180      	movs	r1, #128	@ 0x80
 800694a:	68f8      	ldr	r0, [r7, #12]
 800694c:	f000 f880 	bl	8006a50 <I2C_WaitOnFlagUntilTimeout>
 8006950:	4603      	mov	r3, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	d001      	beq.n	800695a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8006956:	2301      	movs	r3, #1
 8006958:	e04d      	b.n	80069f6 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800695e:	b29b      	uxth	r3, r3
 8006960:	2bff      	cmp	r3, #255	@ 0xff
 8006962:	d90e      	bls.n	8006982 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	22ff      	movs	r2, #255	@ 0xff
 8006968:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800696e:	b2da      	uxtb	r2, r3
 8006970:	8979      	ldrh	r1, [r7, #10]
 8006972:	2300      	movs	r3, #0
 8006974:	9300      	str	r3, [sp, #0]
 8006976:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800697a:	68f8      	ldr	r0, [r7, #12]
 800697c:	f000 fab8 	bl	8006ef0 <I2C_TransferConfig>
 8006980:	e00f      	b.n	80069a2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006986:	b29a      	uxth	r2, r3
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006990:	b2da      	uxtb	r2, r3
 8006992:	8979      	ldrh	r1, [r7, #10]
 8006994:	2300      	movs	r3, #0
 8006996:	9300      	str	r3, [sp, #0]
 8006998:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800699c:	68f8      	ldr	r0, [r7, #12]
 800699e:	f000 faa7 	bl	8006ef0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d19d      	bne.n	80068e8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80069ac:	697a      	ldr	r2, [r7, #20]
 80069ae:	6a39      	ldr	r1, [r7, #32]
 80069b0:	68f8      	ldr	r0, [r7, #12]
 80069b2:	f000 f8ed 	bl	8006b90 <I2C_WaitOnSTOPFlagUntilTimeout>
 80069b6:	4603      	mov	r3, r0
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d001      	beq.n	80069c0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80069bc:	2301      	movs	r3, #1
 80069be:	e01a      	b.n	80069f6 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	2220      	movs	r2, #32
 80069c6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	6859      	ldr	r1, [r3, #4]
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681a      	ldr	r2, [r3, #0]
 80069d2:	4b0c      	ldr	r3, [pc, #48]	@ (8006a04 <HAL_I2C_Master_Receive+0x1e8>)
 80069d4:	400b      	ands	r3, r1
 80069d6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2220      	movs	r2, #32
 80069dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	2200      	movs	r2, #0
 80069e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2200      	movs	r2, #0
 80069ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80069f0:	2300      	movs	r3, #0
 80069f2:	e000      	b.n	80069f6 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80069f4:	2302      	movs	r3, #2
  }
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3718      	adds	r7, #24
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
 80069fe:	bf00      	nop
 8006a00:	80002400 	.word	0x80002400
 8006a04:	fe00e800 	.word	0xfe00e800

08006a08 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b083      	sub	sp, #12
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	699b      	ldr	r3, [r3, #24]
 8006a16:	f003 0302 	and.w	r3, r3, #2
 8006a1a:	2b02      	cmp	r3, #2
 8006a1c:	d103      	bne.n	8006a26 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	2200      	movs	r2, #0
 8006a24:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	699b      	ldr	r3, [r3, #24]
 8006a2c:	f003 0301 	and.w	r3, r3, #1
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	d007      	beq.n	8006a44 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	699a      	ldr	r2, [r3, #24]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f042 0201 	orr.w	r2, r2, #1
 8006a42:	619a      	str	r2, [r3, #24]
  }
}
 8006a44:	bf00      	nop
 8006a46:	370c      	adds	r7, #12
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4e:	4770      	bx	lr

08006a50 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b084      	sub	sp, #16
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	60f8      	str	r0, [r7, #12]
 8006a58:	60b9      	str	r1, [r7, #8]
 8006a5a:	603b      	str	r3, [r7, #0]
 8006a5c:	4613      	mov	r3, r2
 8006a5e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006a60:	e03b      	b.n	8006ada <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a62:	69ba      	ldr	r2, [r7, #24]
 8006a64:	6839      	ldr	r1, [r7, #0]
 8006a66:	68f8      	ldr	r0, [r7, #12]
 8006a68:	f000 f962 	bl	8006d30 <I2C_IsErrorOccurred>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d001      	beq.n	8006a76 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006a72:	2301      	movs	r3, #1
 8006a74:	e041      	b.n	8006afa <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a7c:	d02d      	beq.n	8006ada <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a7e:	f7fd fed9 	bl	8004834 <HAL_GetTick>
 8006a82:	4602      	mov	r2, r0
 8006a84:	69bb      	ldr	r3, [r7, #24]
 8006a86:	1ad3      	subs	r3, r2, r3
 8006a88:	683a      	ldr	r2, [r7, #0]
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	d302      	bcc.n	8006a94 <I2C_WaitOnFlagUntilTimeout+0x44>
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d122      	bne.n	8006ada <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	699a      	ldr	r2, [r3, #24]
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	4013      	ands	r3, r2
 8006a9e:	68ba      	ldr	r2, [r7, #8]
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	bf0c      	ite	eq
 8006aa4:	2301      	moveq	r3, #1
 8006aa6:	2300      	movne	r3, #0
 8006aa8:	b2db      	uxtb	r3, r3
 8006aaa:	461a      	mov	r2, r3
 8006aac:	79fb      	ldrb	r3, [r7, #7]
 8006aae:	429a      	cmp	r2, r3
 8006ab0:	d113      	bne.n	8006ada <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ab6:	f043 0220 	orr.w	r2, r3, #32
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	2220      	movs	r2, #32
 8006ac2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	e00f      	b.n	8006afa <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	699a      	ldr	r2, [r3, #24]
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	4013      	ands	r3, r2
 8006ae4:	68ba      	ldr	r2, [r7, #8]
 8006ae6:	429a      	cmp	r2, r3
 8006ae8:	bf0c      	ite	eq
 8006aea:	2301      	moveq	r3, #1
 8006aec:	2300      	movne	r3, #0
 8006aee:	b2db      	uxtb	r3, r3
 8006af0:	461a      	mov	r2, r3
 8006af2:	79fb      	ldrb	r3, [r7, #7]
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d0b4      	beq.n	8006a62 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006af8:	2300      	movs	r3, #0
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	3710      	adds	r7, #16
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}

08006b02 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006b02:	b580      	push	{r7, lr}
 8006b04:	b084      	sub	sp, #16
 8006b06:	af00      	add	r7, sp, #0
 8006b08:	60f8      	str	r0, [r7, #12]
 8006b0a:	60b9      	str	r1, [r7, #8]
 8006b0c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006b0e:	e033      	b.n	8006b78 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b10:	687a      	ldr	r2, [r7, #4]
 8006b12:	68b9      	ldr	r1, [r7, #8]
 8006b14:	68f8      	ldr	r0, [r7, #12]
 8006b16:	f000 f90b 	bl	8006d30 <I2C_IsErrorOccurred>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d001      	beq.n	8006b24 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006b20:	2301      	movs	r3, #1
 8006b22:	e031      	b.n	8006b88 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b2a:	d025      	beq.n	8006b78 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b2c:	f7fd fe82 	bl	8004834 <HAL_GetTick>
 8006b30:	4602      	mov	r2, r0
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	1ad3      	subs	r3, r2, r3
 8006b36:	68ba      	ldr	r2, [r7, #8]
 8006b38:	429a      	cmp	r2, r3
 8006b3a:	d302      	bcc.n	8006b42 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d11a      	bne.n	8006b78 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	699b      	ldr	r3, [r3, #24]
 8006b48:	f003 0302 	and.w	r3, r3, #2
 8006b4c:	2b02      	cmp	r3, #2
 8006b4e:	d013      	beq.n	8006b78 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b54:	f043 0220 	orr.w	r2, r3, #32
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2220      	movs	r2, #32
 8006b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	2200      	movs	r2, #0
 8006b68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006b74:	2301      	movs	r3, #1
 8006b76:	e007      	b.n	8006b88 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	699b      	ldr	r3, [r3, #24]
 8006b7e:	f003 0302 	and.w	r3, r3, #2
 8006b82:	2b02      	cmp	r3, #2
 8006b84:	d1c4      	bne.n	8006b10 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006b86:	2300      	movs	r3, #0
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3710      	adds	r7, #16
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}

08006b90 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b084      	sub	sp, #16
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	60f8      	str	r0, [r7, #12]
 8006b98:	60b9      	str	r1, [r7, #8]
 8006b9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006b9c:	e02f      	b.n	8006bfe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b9e:	687a      	ldr	r2, [r7, #4]
 8006ba0:	68b9      	ldr	r1, [r7, #8]
 8006ba2:	68f8      	ldr	r0, [r7, #12]
 8006ba4:	f000 f8c4 	bl	8006d30 <I2C_IsErrorOccurred>
 8006ba8:	4603      	mov	r3, r0
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d001      	beq.n	8006bb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e02d      	b.n	8006c0e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bb2:	f7fd fe3f 	bl	8004834 <HAL_GetTick>
 8006bb6:	4602      	mov	r2, r0
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	1ad3      	subs	r3, r2, r3
 8006bbc:	68ba      	ldr	r2, [r7, #8]
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d302      	bcc.n	8006bc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d11a      	bne.n	8006bfe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	699b      	ldr	r3, [r3, #24]
 8006bce:	f003 0320 	and.w	r3, r3, #32
 8006bd2:	2b20      	cmp	r3, #32
 8006bd4:	d013      	beq.n	8006bfe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bda:	f043 0220 	orr.w	r2, r3, #32
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2220      	movs	r2, #32
 8006be6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	2200      	movs	r2, #0
 8006bee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	e007      	b.n	8006c0e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	699b      	ldr	r3, [r3, #24]
 8006c04:	f003 0320 	and.w	r3, r3, #32
 8006c08:	2b20      	cmp	r3, #32
 8006c0a:	d1c8      	bne.n	8006b9e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006c0c:	2300      	movs	r3, #0
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	3710      	adds	r7, #16
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}
	...

08006c18 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b086      	sub	sp, #24
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	60f8      	str	r0, [r7, #12]
 8006c20:	60b9      	str	r1, [r7, #8]
 8006c22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c24:	2300      	movs	r3, #0
 8006c26:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8006c28:	e071      	b.n	8006d0e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c2a:	687a      	ldr	r2, [r7, #4]
 8006c2c:	68b9      	ldr	r1, [r7, #8]
 8006c2e:	68f8      	ldr	r0, [r7, #12]
 8006c30:	f000 f87e 	bl	8006d30 <I2C_IsErrorOccurred>
 8006c34:	4603      	mov	r3, r0
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d001      	beq.n	8006c3e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	699b      	ldr	r3, [r3, #24]
 8006c44:	f003 0320 	and.w	r3, r3, #32
 8006c48:	2b20      	cmp	r3, #32
 8006c4a:	d13b      	bne.n	8006cc4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8006c4c:	7dfb      	ldrb	r3, [r7, #23]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d138      	bne.n	8006cc4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	699b      	ldr	r3, [r3, #24]
 8006c58:	f003 0304 	and.w	r3, r3, #4
 8006c5c:	2b04      	cmp	r3, #4
 8006c5e:	d105      	bne.n	8006c6c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d001      	beq.n	8006c6c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	699b      	ldr	r3, [r3, #24]
 8006c72:	f003 0310 	and.w	r3, r3, #16
 8006c76:	2b10      	cmp	r3, #16
 8006c78:	d121      	bne.n	8006cbe <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	2210      	movs	r2, #16
 8006c80:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2204      	movs	r2, #4
 8006c86:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	2220      	movs	r2, #32
 8006c8e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	6859      	ldr	r1, [r3, #4]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	4b24      	ldr	r3, [pc, #144]	@ (8006d2c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8006c9c:	400b      	ands	r3, r1
 8006c9e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	2220      	movs	r2, #32
 8006ca4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	2200      	movs	r2, #0
 8006cac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8006cb8:	2301      	movs	r3, #1
 8006cba:	75fb      	strb	r3, [r7, #23]
 8006cbc:	e002      	b.n	8006cc4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8006cc4:	f7fd fdb6 	bl	8004834 <HAL_GetTick>
 8006cc8:	4602      	mov	r2, r0
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	1ad3      	subs	r3, r2, r3
 8006cce:	68ba      	ldr	r2, [r7, #8]
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d302      	bcc.n	8006cda <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d119      	bne.n	8006d0e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8006cda:	7dfb      	ldrb	r3, [r7, #23]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d116      	bne.n	8006d0e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	699b      	ldr	r3, [r3, #24]
 8006ce6:	f003 0304 	and.w	r3, r3, #4
 8006cea:	2b04      	cmp	r3, #4
 8006cec:	d00f      	beq.n	8006d0e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cf2:	f043 0220 	orr.w	r2, r3, #32
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	2220      	movs	r2, #32
 8006cfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2200      	movs	r2, #0
 8006d06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	699b      	ldr	r3, [r3, #24]
 8006d14:	f003 0304 	and.w	r3, r3, #4
 8006d18:	2b04      	cmp	r3, #4
 8006d1a:	d002      	beq.n	8006d22 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8006d1c:	7dfb      	ldrb	r3, [r7, #23]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d083      	beq.n	8006c2a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8006d22:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d24:	4618      	mov	r0, r3
 8006d26:	3718      	adds	r7, #24
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}
 8006d2c:	fe00e800 	.word	0xfe00e800

08006d30 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b08a      	sub	sp, #40	@ 0x28
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	60f8      	str	r0, [r7, #12]
 8006d38:	60b9      	str	r1, [r7, #8]
 8006d3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	699b      	ldr	r3, [r3, #24]
 8006d48:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006d52:	69bb      	ldr	r3, [r7, #24]
 8006d54:	f003 0310 	and.w	r3, r3, #16
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d068      	beq.n	8006e2e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	2210      	movs	r2, #16
 8006d62:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006d64:	e049      	b.n	8006dfa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006d6c:	d045      	beq.n	8006dfa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006d6e:	f7fd fd61 	bl	8004834 <HAL_GetTick>
 8006d72:	4602      	mov	r2, r0
 8006d74:	69fb      	ldr	r3, [r7, #28]
 8006d76:	1ad3      	subs	r3, r2, r3
 8006d78:	68ba      	ldr	r2, [r7, #8]
 8006d7a:	429a      	cmp	r2, r3
 8006d7c:	d302      	bcc.n	8006d84 <I2C_IsErrorOccurred+0x54>
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d13a      	bne.n	8006dfa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d8e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006d96:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	699b      	ldr	r3, [r3, #24]
 8006d9e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006da2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006da6:	d121      	bne.n	8006dec <I2C_IsErrorOccurred+0xbc>
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006dae:	d01d      	beq.n	8006dec <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006db0:	7cfb      	ldrb	r3, [r7, #19]
 8006db2:	2b20      	cmp	r3, #32
 8006db4:	d01a      	beq.n	8006dec <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	685a      	ldr	r2, [r3, #4]
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006dc4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006dc6:	f7fd fd35 	bl	8004834 <HAL_GetTick>
 8006dca:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006dcc:	e00e      	b.n	8006dec <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006dce:	f7fd fd31 	bl	8004834 <HAL_GetTick>
 8006dd2:	4602      	mov	r2, r0
 8006dd4:	69fb      	ldr	r3, [r7, #28]
 8006dd6:	1ad3      	subs	r3, r2, r3
 8006dd8:	2b19      	cmp	r3, #25
 8006dda:	d907      	bls.n	8006dec <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006ddc:	6a3b      	ldr	r3, [r7, #32]
 8006dde:	f043 0320 	orr.w	r3, r3, #32
 8006de2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006de4:	2301      	movs	r3, #1
 8006de6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8006dea:	e006      	b.n	8006dfa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	699b      	ldr	r3, [r3, #24]
 8006df2:	f003 0320 	and.w	r3, r3, #32
 8006df6:	2b20      	cmp	r3, #32
 8006df8:	d1e9      	bne.n	8006dce <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	699b      	ldr	r3, [r3, #24]
 8006e00:	f003 0320 	and.w	r3, r3, #32
 8006e04:	2b20      	cmp	r3, #32
 8006e06:	d003      	beq.n	8006e10 <I2C_IsErrorOccurred+0xe0>
 8006e08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d0aa      	beq.n	8006d66 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006e10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d103      	bne.n	8006e20 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	2220      	movs	r2, #32
 8006e1e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006e20:	6a3b      	ldr	r3, [r7, #32]
 8006e22:	f043 0304 	orr.w	r3, r3, #4
 8006e26:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006e28:	2301      	movs	r3, #1
 8006e2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	699b      	ldr	r3, [r3, #24]
 8006e34:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006e36:	69bb      	ldr	r3, [r7, #24]
 8006e38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d00b      	beq.n	8006e58 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006e40:	6a3b      	ldr	r3, [r7, #32]
 8006e42:	f043 0301 	orr.w	r3, r3, #1
 8006e46:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006e50:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006e52:	2301      	movs	r3, #1
 8006e54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006e58:	69bb      	ldr	r3, [r7, #24]
 8006e5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d00b      	beq.n	8006e7a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006e62:	6a3b      	ldr	r3, [r7, #32]
 8006e64:	f043 0308 	orr.w	r3, r3, #8
 8006e68:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006e72:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006e74:	2301      	movs	r3, #1
 8006e76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006e7a:	69bb      	ldr	r3, [r7, #24]
 8006e7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d00b      	beq.n	8006e9c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006e84:	6a3b      	ldr	r3, [r7, #32]
 8006e86:	f043 0302 	orr.w	r3, r3, #2
 8006e8a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e94:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006e96:	2301      	movs	r3, #1
 8006e98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006e9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d01c      	beq.n	8006ede <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006ea4:	68f8      	ldr	r0, [r7, #12]
 8006ea6:	f7ff fdaf 	bl	8006a08 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	6859      	ldr	r1, [r3, #4]
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	4b0d      	ldr	r3, [pc, #52]	@ (8006eec <I2C_IsErrorOccurred+0x1bc>)
 8006eb6:	400b      	ands	r3, r1
 8006eb8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006ebe:	6a3b      	ldr	r3, [r7, #32]
 8006ec0:	431a      	orrs	r2, r3
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	2220      	movs	r2, #32
 8006eca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8006ede:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	3728      	adds	r7, #40	@ 0x28
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bd80      	pop	{r7, pc}
 8006eea:	bf00      	nop
 8006eec:	fe00e800 	.word	0xfe00e800

08006ef0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b087      	sub	sp, #28
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	60f8      	str	r0, [r7, #12]
 8006ef8:	607b      	str	r3, [r7, #4]
 8006efa:	460b      	mov	r3, r1
 8006efc:	817b      	strh	r3, [r7, #10]
 8006efe:	4613      	mov	r3, r2
 8006f00:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006f02:	897b      	ldrh	r3, [r7, #10]
 8006f04:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006f08:	7a7b      	ldrb	r3, [r7, #9]
 8006f0a:	041b      	lsls	r3, r3, #16
 8006f0c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006f10:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006f16:	6a3b      	ldr	r3, [r7, #32]
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006f1e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	685a      	ldr	r2, [r3, #4]
 8006f26:	6a3b      	ldr	r3, [r7, #32]
 8006f28:	0d5b      	lsrs	r3, r3, #21
 8006f2a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8006f2e:	4b08      	ldr	r3, [pc, #32]	@ (8006f50 <I2C_TransferConfig+0x60>)
 8006f30:	430b      	orrs	r3, r1
 8006f32:	43db      	mvns	r3, r3
 8006f34:	ea02 0103 	and.w	r1, r2, r3
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	697a      	ldr	r2, [r7, #20]
 8006f3e:	430a      	orrs	r2, r1
 8006f40:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006f42:	bf00      	nop
 8006f44:	371c      	adds	r7, #28
 8006f46:	46bd      	mov	sp, r7
 8006f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4c:	4770      	bx	lr
 8006f4e:	bf00      	nop
 8006f50:	03ff63ff 	.word	0x03ff63ff

08006f54 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b083      	sub	sp, #12
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
 8006f5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f64:	b2db      	uxtb	r3, r3
 8006f66:	2b20      	cmp	r3, #32
 8006f68:	d138      	bne.n	8006fdc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006f70:	2b01      	cmp	r3, #1
 8006f72:	d101      	bne.n	8006f78 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006f74:	2302      	movs	r3, #2
 8006f76:	e032      	b.n	8006fde <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2224      	movs	r2, #36	@ 0x24
 8006f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	681a      	ldr	r2, [r3, #0]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f022 0201 	bic.w	r2, r2, #1
 8006f96:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	681a      	ldr	r2, [r3, #0]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006fa6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	6819      	ldr	r1, [r3, #0]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	683a      	ldr	r2, [r7, #0]
 8006fb4:	430a      	orrs	r2, r1
 8006fb6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	681a      	ldr	r2, [r3, #0]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f042 0201 	orr.w	r2, r2, #1
 8006fc6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2220      	movs	r2, #32
 8006fcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006fd8:	2300      	movs	r3, #0
 8006fda:	e000      	b.n	8006fde <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006fdc:	2302      	movs	r3, #2
  }
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	370c      	adds	r7, #12
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe8:	4770      	bx	lr

08006fea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006fea:	b480      	push	{r7}
 8006fec:	b085      	sub	sp, #20
 8006fee:	af00      	add	r7, sp, #0
 8006ff0:	6078      	str	r0, [r7, #4]
 8006ff2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ffa:	b2db      	uxtb	r3, r3
 8006ffc:	2b20      	cmp	r3, #32
 8006ffe:	d139      	bne.n	8007074 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007006:	2b01      	cmp	r3, #1
 8007008:	d101      	bne.n	800700e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800700a:	2302      	movs	r3, #2
 800700c:	e033      	b.n	8007076 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2201      	movs	r2, #1
 8007012:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2224      	movs	r2, #36	@ 0x24
 800701a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	681a      	ldr	r2, [r3, #0]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f022 0201 	bic.w	r2, r2, #1
 800702c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800703c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	021b      	lsls	r3, r3, #8
 8007042:	68fa      	ldr	r2, [r7, #12]
 8007044:	4313      	orrs	r3, r2
 8007046:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	68fa      	ldr	r2, [r7, #12]
 800704e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	681a      	ldr	r2, [r3, #0]
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f042 0201 	orr.w	r2, r2, #1
 800705e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2220      	movs	r2, #32
 8007064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2200      	movs	r2, #0
 800706c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007070:	2300      	movs	r3, #0
 8007072:	e000      	b.n	8007076 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007074:	2302      	movs	r3, #2
  }
}
 8007076:	4618      	mov	r0, r3
 8007078:	3714      	adds	r7, #20
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr

08007082 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007082:	b580      	push	{r7, lr}
 8007084:	b084      	sub	sp, #16
 8007086:	af00      	add	r7, sp, #0
 8007088:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d101      	bne.n	8007094 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007090:	2301      	movs	r3, #1
 8007092:	e0ef      	b.n	8007274 <HAL_PCD_Init+0x1f2>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800709a:	b2db      	uxtb	r3, r3
 800709c:	2b00      	cmp	r3, #0
 800709e:	d106      	bne.n	80070ae <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2200      	movs	r2, #0
 80070a4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80070a8:	6878      	ldr	r0, [r7, #4]
 80070aa:	f006 fdd5 	bl	800dc58 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2203      	movs	r2, #3
 80070b2:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2200      	movs	r2, #0
 80070ba:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	4618      	mov	r0, r3
 80070c2:	f002 fdca 	bl	8009c5a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6818      	ldr	r0, [r3, #0]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	3304      	adds	r3, #4
 80070ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80070d0:	f002 fd9e 	bl	8009c10 <USB_CoreInit>
 80070d4:	4603      	mov	r3, r0
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d005      	beq.n	80070e6 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2202      	movs	r2, #2
 80070de:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 80070e2:	2301      	movs	r3, #1
 80070e4:	e0c6      	b.n	8007274 <HAL_PCD_Init+0x1f2>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	2100      	movs	r1, #0
 80070ec:	4618      	mov	r0, r3
 80070ee:	f002 fdcf 	bl	8009c90 <USB_SetCurrentMode>
 80070f2:	4603      	mov	r3, r0
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d005      	beq.n	8007104 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2202      	movs	r2, #2
 80070fc:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8007100:	2301      	movs	r3, #1
 8007102:	e0b7      	b.n	8007274 <HAL_PCD_Init+0x1f2>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007104:	2300      	movs	r3, #0
 8007106:	73fb      	strb	r3, [r7, #15]
 8007108:	e03e      	b.n	8007188 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800710a:	7bfa      	ldrb	r2, [r7, #15]
 800710c:	6879      	ldr	r1, [r7, #4]
 800710e:	4613      	mov	r3, r2
 8007110:	009b      	lsls	r3, r3, #2
 8007112:	4413      	add	r3, r2
 8007114:	00db      	lsls	r3, r3, #3
 8007116:	440b      	add	r3, r1
 8007118:	3311      	adds	r3, #17
 800711a:	2201      	movs	r2, #1
 800711c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800711e:	7bfa      	ldrb	r2, [r7, #15]
 8007120:	6879      	ldr	r1, [r7, #4]
 8007122:	4613      	mov	r3, r2
 8007124:	009b      	lsls	r3, r3, #2
 8007126:	4413      	add	r3, r2
 8007128:	00db      	lsls	r3, r3, #3
 800712a:	440b      	add	r3, r1
 800712c:	3310      	adds	r3, #16
 800712e:	7bfa      	ldrb	r2, [r7, #15]
 8007130:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007132:	7bfa      	ldrb	r2, [r7, #15]
 8007134:	6879      	ldr	r1, [r7, #4]
 8007136:	4613      	mov	r3, r2
 8007138:	009b      	lsls	r3, r3, #2
 800713a:	4413      	add	r3, r2
 800713c:	00db      	lsls	r3, r3, #3
 800713e:	440b      	add	r3, r1
 8007140:	3313      	adds	r3, #19
 8007142:	2200      	movs	r2, #0
 8007144:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007146:	7bfa      	ldrb	r2, [r7, #15]
 8007148:	6879      	ldr	r1, [r7, #4]
 800714a:	4613      	mov	r3, r2
 800714c:	009b      	lsls	r3, r3, #2
 800714e:	4413      	add	r3, r2
 8007150:	00db      	lsls	r3, r3, #3
 8007152:	440b      	add	r3, r1
 8007154:	3320      	adds	r3, #32
 8007156:	2200      	movs	r2, #0
 8007158:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800715a:	7bfa      	ldrb	r2, [r7, #15]
 800715c:	6879      	ldr	r1, [r7, #4]
 800715e:	4613      	mov	r3, r2
 8007160:	009b      	lsls	r3, r3, #2
 8007162:	4413      	add	r3, r2
 8007164:	00db      	lsls	r3, r3, #3
 8007166:	440b      	add	r3, r1
 8007168:	3324      	adds	r3, #36	@ 0x24
 800716a:	2200      	movs	r2, #0
 800716c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800716e:	7bfb      	ldrb	r3, [r7, #15]
 8007170:	6879      	ldr	r1, [r7, #4]
 8007172:	1c5a      	adds	r2, r3, #1
 8007174:	4613      	mov	r3, r2
 8007176:	009b      	lsls	r3, r3, #2
 8007178:	4413      	add	r3, r2
 800717a:	00db      	lsls	r3, r3, #3
 800717c:	440b      	add	r3, r1
 800717e:	2200      	movs	r2, #0
 8007180:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007182:	7bfb      	ldrb	r3, [r7, #15]
 8007184:	3301      	adds	r3, #1
 8007186:	73fb      	strb	r3, [r7, #15]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	791b      	ldrb	r3, [r3, #4]
 800718c:	7bfa      	ldrb	r2, [r7, #15]
 800718e:	429a      	cmp	r2, r3
 8007190:	d3bb      	bcc.n	800710a <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007192:	2300      	movs	r3, #0
 8007194:	73fb      	strb	r3, [r7, #15]
 8007196:	e044      	b.n	8007222 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007198:	7bfa      	ldrb	r2, [r7, #15]
 800719a:	6879      	ldr	r1, [r7, #4]
 800719c:	4613      	mov	r3, r2
 800719e:	009b      	lsls	r3, r3, #2
 80071a0:	4413      	add	r3, r2
 80071a2:	00db      	lsls	r3, r3, #3
 80071a4:	440b      	add	r3, r1
 80071a6:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80071aa:	2200      	movs	r2, #0
 80071ac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80071ae:	7bfa      	ldrb	r2, [r7, #15]
 80071b0:	6879      	ldr	r1, [r7, #4]
 80071b2:	4613      	mov	r3, r2
 80071b4:	009b      	lsls	r3, r3, #2
 80071b6:	4413      	add	r3, r2
 80071b8:	00db      	lsls	r3, r3, #3
 80071ba:	440b      	add	r3, r1
 80071bc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80071c0:	7bfa      	ldrb	r2, [r7, #15]
 80071c2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80071c4:	7bfa      	ldrb	r2, [r7, #15]
 80071c6:	6879      	ldr	r1, [r7, #4]
 80071c8:	4613      	mov	r3, r2
 80071ca:	009b      	lsls	r3, r3, #2
 80071cc:	4413      	add	r3, r2
 80071ce:	00db      	lsls	r3, r3, #3
 80071d0:	440b      	add	r3, r1
 80071d2:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80071d6:	2200      	movs	r2, #0
 80071d8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80071da:	7bfa      	ldrb	r2, [r7, #15]
 80071dc:	6879      	ldr	r1, [r7, #4]
 80071de:	4613      	mov	r3, r2
 80071e0:	009b      	lsls	r3, r3, #2
 80071e2:	4413      	add	r3, r2
 80071e4:	00db      	lsls	r3, r3, #3
 80071e6:	440b      	add	r3, r1
 80071e8:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80071ec:	2200      	movs	r2, #0
 80071ee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80071f0:	7bfa      	ldrb	r2, [r7, #15]
 80071f2:	6879      	ldr	r1, [r7, #4]
 80071f4:	4613      	mov	r3, r2
 80071f6:	009b      	lsls	r3, r3, #2
 80071f8:	4413      	add	r3, r2
 80071fa:	00db      	lsls	r3, r3, #3
 80071fc:	440b      	add	r3, r1
 80071fe:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007202:	2200      	movs	r2, #0
 8007204:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007206:	7bfa      	ldrb	r2, [r7, #15]
 8007208:	6879      	ldr	r1, [r7, #4]
 800720a:	4613      	mov	r3, r2
 800720c:	009b      	lsls	r3, r3, #2
 800720e:	4413      	add	r3, r2
 8007210:	00db      	lsls	r3, r3, #3
 8007212:	440b      	add	r3, r1
 8007214:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8007218:	2200      	movs	r2, #0
 800721a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800721c:	7bfb      	ldrb	r3, [r7, #15]
 800721e:	3301      	adds	r3, #1
 8007220:	73fb      	strb	r3, [r7, #15]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	791b      	ldrb	r3, [r3, #4]
 8007226:	7bfa      	ldrb	r2, [r7, #15]
 8007228:	429a      	cmp	r2, r3
 800722a:	d3b5      	bcc.n	8007198 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6818      	ldr	r0, [r3, #0]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	3304      	adds	r3, #4
 8007234:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007236:	f002 fd38 	bl	8009caa <USB_DevInit>
 800723a:	4603      	mov	r3, r0
 800723c:	2b00      	cmp	r3, #0
 800723e:	d005      	beq.n	800724c <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2202      	movs	r2, #2
 8007244:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8007248:	2301      	movs	r3, #1
 800724a:	e013      	b.n	8007274 <HAL_PCD_Init+0x1f2>
  }

  hpcd->USB_Address = 0U;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2200      	movs	r2, #0
 8007250:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2201      	movs	r2, #1
 8007256:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	7adb      	ldrb	r3, [r3, #11]
 800725e:	2b01      	cmp	r3, #1
 8007260:	d102      	bne.n	8007268 <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f001 fc62 	bl	8008b2c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4618      	mov	r0, r3
 800726e:	f004 fae4 	bl	800b83a <USB_DevDisconnect>

  return HAL_OK;
 8007272:	2300      	movs	r3, #0
}
 8007274:	4618      	mov	r0, r3
 8007276:	3710      	adds	r7, #16
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}

0800727c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b082      	sub	sp, #8
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800728a:	2b01      	cmp	r3, #1
 800728c:	d101      	bne.n	8007292 <HAL_PCD_Start+0x16>
 800728e:	2302      	movs	r3, #2
 8007290:	e012      	b.n	80072b8 <HAL_PCD_Start+0x3c>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2201      	movs	r2, #1
 8007296:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4618      	mov	r0, r3
 80072a0:	f002 fcc4 	bl	8009c2c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4618      	mov	r0, r3
 80072aa:	f004 faaf 	bl	800b80c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2200      	movs	r2, #0
 80072b2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80072b6:	2300      	movs	r3, #0
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	3708      	adds	r7, #8
 80072bc:	46bd      	mov	sp, r7
 80072be:	bd80      	pop	{r7, pc}

080072c0 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b084      	sub	sp, #16
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	4618      	mov	r0, r3
 80072ce:	f004 fac9 	bl	800b864 <USB_ReadInterrupts>
 80072d2:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d003      	beq.n	80072e6 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 fb14 	bl	800790c <PCD_EP_ISR_Handler>

    return;
 80072e4:	e110      	b.n	8007508 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d013      	beq.n	8007318 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80072f8:	b29a      	uxth	r2, r3
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007302:	b292      	uxth	r2, r2
 8007304:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f006 fd5c 	bl	800ddc6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800730e:	2100      	movs	r1, #0
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	f000 f8fc 	bl	800750e <HAL_PCD_SetAddress>

    return;
 8007316:	e0f7      	b.n	8007508 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800731e:	2b00      	cmp	r3, #0
 8007320:	d00c      	beq.n	800733c <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800732a:	b29a      	uxth	r2, r3
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007334:	b292      	uxth	r2, r2
 8007336:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800733a:	e0e5      	b.n	8007508 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007342:	2b00      	cmp	r3, #0
 8007344:	d00c      	beq.n	8007360 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800734e:	b29a      	uxth	r2, r3
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007358:	b292      	uxth	r2, r2
 800735a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800735e:	e0d3      	b.n	8007508 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007366:	2b00      	cmp	r3, #0
 8007368:	d034      	beq.n	80073d4 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007372:	b29a      	uxth	r2, r3
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f022 0204 	bic.w	r2, r2, #4
 800737c:	b292      	uxth	r2, r2
 800737e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800738a:	b29a      	uxth	r2, r3
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f022 0208 	bic.w	r2, r2, #8
 8007394:	b292      	uxth	r2, r2
 8007396:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80073a0:	2b01      	cmp	r3, #1
 80073a2:	d107      	bne.n	80073b4 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2200      	movs	r2, #0
 80073a8:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80073ac:	2100      	movs	r1, #0
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f006 ffb8 	bl	800e324 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80073b4:	6878      	ldr	r0, [r7, #4]
 80073b6:	f006 fd3f 	bl	800de38 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80073c2:	b29a      	uxth	r2, r3
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80073cc:	b292      	uxth	r2, r2
 80073ce:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80073d2:	e099      	b.n	8007508 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d027      	beq.n	800742e <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80073e6:	b29a      	uxth	r2, r3
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f042 0208 	orr.w	r2, r2, #8
 80073f0:	b292      	uxth	r2, r2
 80073f2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80073fe:	b29a      	uxth	r2, r3
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007408:	b292      	uxth	r2, r2
 800740a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007416:	b29a      	uxth	r2, r3
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f042 0204 	orr.w	r2, r2, #4
 8007420:	b292      	uxth	r2, r2
 8007422:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f006 fcec 	bl	800de04 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800742c:	e06c      	b.n	8007508 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007434:	2b00      	cmp	r3, #0
 8007436:	d040      	beq.n	80074ba <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007440:	b29a      	uxth	r2, r3
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800744a:	b292      	uxth	r2, r2
 800744c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8007456:	2b00      	cmp	r3, #0
 8007458:	d12b      	bne.n	80074b2 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007462:	b29a      	uxth	r2, r3
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f042 0204 	orr.w	r2, r2, #4
 800746c:	b292      	uxth	r2, r2
 800746e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800747a:	b29a      	uxth	r2, r3
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f042 0208 	orr.w	r2, r2, #8
 8007484:	b292      	uxth	r2, r2
 8007486:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2201      	movs	r2, #1
 800748e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800749a:	b29b      	uxth	r3, r3
 800749c:	089b      	lsrs	r3, r3, #2
 800749e:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80074a8:	2101      	movs	r1, #1
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f006 ff3a 	bl	800e324 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80074b0:	e02a      	b.n	8007508 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f006 fca6 	bl	800de04 <HAL_PCD_SuspendCallback>
    return;
 80074b8:	e026      	b.n	8007508 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d00f      	beq.n	80074e4 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80074cc:	b29a      	uxth	r2, r3
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80074d6:	b292      	uxth	r2, r2
 80074d8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80074dc:	6878      	ldr	r0, [r7, #4]
 80074de:	f006 fc64 	bl	800ddaa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80074e2:	e011      	b.n	8007508 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d00c      	beq.n	8007508 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80074f6:	b29a      	uxth	r2, r3
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007500:	b292      	uxth	r2, r2
 8007502:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007506:	bf00      	nop
  }
}
 8007508:	3710      	adds	r7, #16
 800750a:	46bd      	mov	sp, r7
 800750c:	bd80      	pop	{r7, pc}

0800750e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800750e:	b580      	push	{r7, lr}
 8007510:	b082      	sub	sp, #8
 8007512:	af00      	add	r7, sp, #0
 8007514:	6078      	str	r0, [r7, #4]
 8007516:	460b      	mov	r3, r1
 8007518:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007520:	2b01      	cmp	r3, #1
 8007522:	d101      	bne.n	8007528 <HAL_PCD_SetAddress+0x1a>
 8007524:	2302      	movs	r3, #2
 8007526:	e012      	b.n	800754e <HAL_PCD_SetAddress+0x40>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2201      	movs	r2, #1
 800752c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	78fa      	ldrb	r2, [r7, #3]
 8007534:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	78fa      	ldrb	r2, [r7, #3]
 800753c:	4611      	mov	r1, r2
 800753e:	4618      	mov	r0, r3
 8007540:	f004 f950 	bl	800b7e4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2200      	movs	r2, #0
 8007548:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800754c:	2300      	movs	r3, #0
}
 800754e:	4618      	mov	r0, r3
 8007550:	3708      	adds	r7, #8
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}

08007556 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007556:	b580      	push	{r7, lr}
 8007558:	b084      	sub	sp, #16
 800755a:	af00      	add	r7, sp, #0
 800755c:	6078      	str	r0, [r7, #4]
 800755e:	4608      	mov	r0, r1
 8007560:	4611      	mov	r1, r2
 8007562:	461a      	mov	r2, r3
 8007564:	4603      	mov	r3, r0
 8007566:	70fb      	strb	r3, [r7, #3]
 8007568:	460b      	mov	r3, r1
 800756a:	803b      	strh	r3, [r7, #0]
 800756c:	4613      	mov	r3, r2
 800756e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8007570:	2300      	movs	r3, #0
 8007572:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007574:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007578:	2b00      	cmp	r3, #0
 800757a:	da0e      	bge.n	800759a <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800757c:	78fb      	ldrb	r3, [r7, #3]
 800757e:	f003 0207 	and.w	r2, r3, #7
 8007582:	4613      	mov	r3, r2
 8007584:	009b      	lsls	r3, r3, #2
 8007586:	4413      	add	r3, r2
 8007588:	00db      	lsls	r3, r3, #3
 800758a:	3310      	adds	r3, #16
 800758c:	687a      	ldr	r2, [r7, #4]
 800758e:	4413      	add	r3, r2
 8007590:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2201      	movs	r2, #1
 8007596:	705a      	strb	r2, [r3, #1]
 8007598:	e00e      	b.n	80075b8 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800759a:	78fb      	ldrb	r3, [r7, #3]
 800759c:	f003 0207 	and.w	r2, r3, #7
 80075a0:	4613      	mov	r3, r2
 80075a2:	009b      	lsls	r3, r3, #2
 80075a4:	4413      	add	r3, r2
 80075a6:	00db      	lsls	r3, r3, #3
 80075a8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80075ac:	687a      	ldr	r2, [r7, #4]
 80075ae:	4413      	add	r3, r2
 80075b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	2200      	movs	r2, #0
 80075b6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80075b8:	78fb      	ldrb	r3, [r7, #3]
 80075ba:	f003 0307 	and.w	r3, r3, #7
 80075be:	b2da      	uxtb	r2, r3
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80075c4:	883b      	ldrh	r3, [r7, #0]
 80075c6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	78ba      	ldrb	r2, [r7, #2]
 80075d2:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80075d4:	78bb      	ldrb	r3, [r7, #2]
 80075d6:	2b02      	cmp	r3, #2
 80075d8:	d102      	bne.n	80075e0 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	2200      	movs	r2, #0
 80075de:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80075e6:	2b01      	cmp	r3, #1
 80075e8:	d101      	bne.n	80075ee <HAL_PCD_EP_Open+0x98>
 80075ea:	2302      	movs	r3, #2
 80075ec:	e00e      	b.n	800760c <HAL_PCD_EP_Open+0xb6>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2201      	movs	r2, #1
 80075f2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	68f9      	ldr	r1, [r7, #12]
 80075fc:	4618      	mov	r0, r3
 80075fe:	f002 fb73 	bl	8009ce8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2200      	movs	r2, #0
 8007606:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800760a:	7afb      	ldrb	r3, [r7, #11]
}
 800760c:	4618      	mov	r0, r3
 800760e:	3710      	adds	r7, #16
 8007610:	46bd      	mov	sp, r7
 8007612:	bd80      	pop	{r7, pc}

08007614 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b084      	sub	sp, #16
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
 800761c:	460b      	mov	r3, r1
 800761e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007620:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007624:	2b00      	cmp	r3, #0
 8007626:	da0e      	bge.n	8007646 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007628:	78fb      	ldrb	r3, [r7, #3]
 800762a:	f003 0207 	and.w	r2, r3, #7
 800762e:	4613      	mov	r3, r2
 8007630:	009b      	lsls	r3, r3, #2
 8007632:	4413      	add	r3, r2
 8007634:	00db      	lsls	r3, r3, #3
 8007636:	3310      	adds	r3, #16
 8007638:	687a      	ldr	r2, [r7, #4]
 800763a:	4413      	add	r3, r2
 800763c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2201      	movs	r2, #1
 8007642:	705a      	strb	r2, [r3, #1]
 8007644:	e00e      	b.n	8007664 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007646:	78fb      	ldrb	r3, [r7, #3]
 8007648:	f003 0207 	and.w	r2, r3, #7
 800764c:	4613      	mov	r3, r2
 800764e:	009b      	lsls	r3, r3, #2
 8007650:	4413      	add	r3, r2
 8007652:	00db      	lsls	r3, r3, #3
 8007654:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007658:	687a      	ldr	r2, [r7, #4]
 800765a:	4413      	add	r3, r2
 800765c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2200      	movs	r2, #0
 8007662:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8007664:	78fb      	ldrb	r3, [r7, #3]
 8007666:	f003 0307 	and.w	r3, r3, #7
 800766a:	b2da      	uxtb	r2, r3
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007676:	2b01      	cmp	r3, #1
 8007678:	d101      	bne.n	800767e <HAL_PCD_EP_Close+0x6a>
 800767a:	2302      	movs	r3, #2
 800767c:	e00e      	b.n	800769c <HAL_PCD_EP_Close+0x88>
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2201      	movs	r2, #1
 8007682:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	68f9      	ldr	r1, [r7, #12]
 800768c:	4618      	mov	r0, r3
 800768e:	f003 f813 	bl	800a6b8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2200      	movs	r2, #0
 8007696:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800769a:	2300      	movs	r3, #0
}
 800769c:	4618      	mov	r0, r3
 800769e:	3710      	adds	r7, #16
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}

080076a4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b086      	sub	sp, #24
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	60f8      	str	r0, [r7, #12]
 80076ac:	607a      	str	r2, [r7, #4]
 80076ae:	603b      	str	r3, [r7, #0]
 80076b0:	460b      	mov	r3, r1
 80076b2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80076b4:	7afb      	ldrb	r3, [r7, #11]
 80076b6:	f003 0207 	and.w	r2, r3, #7
 80076ba:	4613      	mov	r3, r2
 80076bc:	009b      	lsls	r3, r3, #2
 80076be:	4413      	add	r3, r2
 80076c0:	00db      	lsls	r3, r3, #3
 80076c2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80076c6:	68fa      	ldr	r2, [r7, #12]
 80076c8:	4413      	add	r3, r2
 80076ca:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80076cc:	697b      	ldr	r3, [r7, #20]
 80076ce:	687a      	ldr	r2, [r7, #4]
 80076d0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	683a      	ldr	r2, [r7, #0]
 80076d6:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	2200      	movs	r2, #0
 80076dc:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	2200      	movs	r2, #0
 80076e2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80076e4:	7afb      	ldrb	r3, [r7, #11]
 80076e6:	f003 0307 	and.w	r3, r3, #7
 80076ea:	b2da      	uxtb	r2, r3
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	6979      	ldr	r1, [r7, #20]
 80076f6:	4618      	mov	r0, r3
 80076f8:	f003 f9cb 	bl	800aa92 <USB_EPStartXfer>

  return HAL_OK;
 80076fc:	2300      	movs	r3, #0
}
 80076fe:	4618      	mov	r0, r3
 8007700:	3718      	adds	r7, #24
 8007702:	46bd      	mov	sp, r7
 8007704:	bd80      	pop	{r7, pc}

08007706 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8007706:	b480      	push	{r7}
 8007708:	b083      	sub	sp, #12
 800770a:	af00      	add	r7, sp, #0
 800770c:	6078      	str	r0, [r7, #4]
 800770e:	460b      	mov	r3, r1
 8007710:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007712:	78fb      	ldrb	r3, [r7, #3]
 8007714:	f003 0207 	and.w	r2, r3, #7
 8007718:	6879      	ldr	r1, [r7, #4]
 800771a:	4613      	mov	r3, r2
 800771c:	009b      	lsls	r3, r3, #2
 800771e:	4413      	add	r3, r2
 8007720:	00db      	lsls	r3, r3, #3
 8007722:	440b      	add	r3, r1
 8007724:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8007728:	681b      	ldr	r3, [r3, #0]
}
 800772a:	4618      	mov	r0, r3
 800772c:	370c      	adds	r7, #12
 800772e:	46bd      	mov	sp, r7
 8007730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007734:	4770      	bx	lr

08007736 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007736:	b580      	push	{r7, lr}
 8007738:	b086      	sub	sp, #24
 800773a:	af00      	add	r7, sp, #0
 800773c:	60f8      	str	r0, [r7, #12]
 800773e:	607a      	str	r2, [r7, #4]
 8007740:	603b      	str	r3, [r7, #0]
 8007742:	460b      	mov	r3, r1
 8007744:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007746:	7afb      	ldrb	r3, [r7, #11]
 8007748:	f003 0207 	and.w	r2, r3, #7
 800774c:	4613      	mov	r3, r2
 800774e:	009b      	lsls	r3, r3, #2
 8007750:	4413      	add	r3, r2
 8007752:	00db      	lsls	r3, r3, #3
 8007754:	3310      	adds	r3, #16
 8007756:	68fa      	ldr	r2, [r7, #12]
 8007758:	4413      	add	r3, r2
 800775a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	687a      	ldr	r2, [r7, #4]
 8007760:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007762:	697b      	ldr	r3, [r7, #20]
 8007764:	683a      	ldr	r2, [r7, #0]
 8007766:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	2201      	movs	r2, #1
 800776c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8007770:	697b      	ldr	r3, [r7, #20]
 8007772:	683a      	ldr	r2, [r7, #0]
 8007774:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	2200      	movs	r2, #0
 800777a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800777c:	697b      	ldr	r3, [r7, #20]
 800777e:	2201      	movs	r2, #1
 8007780:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007782:	7afb      	ldrb	r3, [r7, #11]
 8007784:	f003 0307 	and.w	r3, r3, #7
 8007788:	b2da      	uxtb	r2, r3
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	6979      	ldr	r1, [r7, #20]
 8007794:	4618      	mov	r0, r3
 8007796:	f003 f97c 	bl	800aa92 <USB_EPStartXfer>

  return HAL_OK;
 800779a:	2300      	movs	r3, #0
}
 800779c:	4618      	mov	r0, r3
 800779e:	3718      	adds	r7, #24
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}

080077a4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b084      	sub	sp, #16
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
 80077ac:	460b      	mov	r3, r1
 80077ae:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80077b0:	78fb      	ldrb	r3, [r7, #3]
 80077b2:	f003 0307 	and.w	r3, r3, #7
 80077b6:	687a      	ldr	r2, [r7, #4]
 80077b8:	7912      	ldrb	r2, [r2, #4]
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d901      	bls.n	80077c2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80077be:	2301      	movs	r3, #1
 80077c0:	e04c      	b.n	800785c <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80077c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	da0e      	bge.n	80077e8 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80077ca:	78fb      	ldrb	r3, [r7, #3]
 80077cc:	f003 0207 	and.w	r2, r3, #7
 80077d0:	4613      	mov	r3, r2
 80077d2:	009b      	lsls	r3, r3, #2
 80077d4:	4413      	add	r3, r2
 80077d6:	00db      	lsls	r3, r3, #3
 80077d8:	3310      	adds	r3, #16
 80077da:	687a      	ldr	r2, [r7, #4]
 80077dc:	4413      	add	r3, r2
 80077de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	2201      	movs	r2, #1
 80077e4:	705a      	strb	r2, [r3, #1]
 80077e6:	e00c      	b.n	8007802 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80077e8:	78fa      	ldrb	r2, [r7, #3]
 80077ea:	4613      	mov	r3, r2
 80077ec:	009b      	lsls	r3, r3, #2
 80077ee:	4413      	add	r3, r2
 80077f0:	00db      	lsls	r3, r3, #3
 80077f2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80077f6:	687a      	ldr	r2, [r7, #4]
 80077f8:	4413      	add	r3, r2
 80077fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	2200      	movs	r2, #0
 8007800:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	2201      	movs	r2, #1
 8007806:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007808:	78fb      	ldrb	r3, [r7, #3]
 800780a:	f003 0307 	and.w	r3, r3, #7
 800780e:	b2da      	uxtb	r2, r3
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800781a:	2b01      	cmp	r3, #1
 800781c:	d101      	bne.n	8007822 <HAL_PCD_EP_SetStall+0x7e>
 800781e:	2302      	movs	r3, #2
 8007820:	e01c      	b.n	800785c <HAL_PCD_EP_SetStall+0xb8>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2201      	movs	r2, #1
 8007826:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	68f9      	ldr	r1, [r7, #12]
 8007830:	4618      	mov	r0, r3
 8007832:	f003 fedd 	bl	800b5f0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007836:	78fb      	ldrb	r3, [r7, #3]
 8007838:	f003 0307 	and.w	r3, r3, #7
 800783c:	2b00      	cmp	r3, #0
 800783e:	d108      	bne.n	8007852 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681a      	ldr	r2, [r3, #0]
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800784a:	4619      	mov	r1, r3
 800784c:	4610      	mov	r0, r2
 800784e:	f004 f819 	bl	800b884 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2200      	movs	r2, #0
 8007856:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800785a:	2300      	movs	r3, #0
}
 800785c:	4618      	mov	r0, r3
 800785e:	3710      	adds	r7, #16
 8007860:	46bd      	mov	sp, r7
 8007862:	bd80      	pop	{r7, pc}

08007864 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b084      	sub	sp, #16
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
 800786c:	460b      	mov	r3, r1
 800786e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007870:	78fb      	ldrb	r3, [r7, #3]
 8007872:	f003 030f 	and.w	r3, r3, #15
 8007876:	687a      	ldr	r2, [r7, #4]
 8007878:	7912      	ldrb	r2, [r2, #4]
 800787a:	4293      	cmp	r3, r2
 800787c:	d901      	bls.n	8007882 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800787e:	2301      	movs	r3, #1
 8007880:	e040      	b.n	8007904 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007882:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007886:	2b00      	cmp	r3, #0
 8007888:	da0e      	bge.n	80078a8 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800788a:	78fb      	ldrb	r3, [r7, #3]
 800788c:	f003 0207 	and.w	r2, r3, #7
 8007890:	4613      	mov	r3, r2
 8007892:	009b      	lsls	r3, r3, #2
 8007894:	4413      	add	r3, r2
 8007896:	00db      	lsls	r3, r3, #3
 8007898:	3310      	adds	r3, #16
 800789a:	687a      	ldr	r2, [r7, #4]
 800789c:	4413      	add	r3, r2
 800789e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	2201      	movs	r2, #1
 80078a4:	705a      	strb	r2, [r3, #1]
 80078a6:	e00e      	b.n	80078c6 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80078a8:	78fb      	ldrb	r3, [r7, #3]
 80078aa:	f003 0207 	and.w	r2, r3, #7
 80078ae:	4613      	mov	r3, r2
 80078b0:	009b      	lsls	r3, r3, #2
 80078b2:	4413      	add	r3, r2
 80078b4:	00db      	lsls	r3, r3, #3
 80078b6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80078ba:	687a      	ldr	r2, [r7, #4]
 80078bc:	4413      	add	r3, r2
 80078be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	2200      	movs	r2, #0
 80078c4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	2200      	movs	r2, #0
 80078ca:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80078cc:	78fb      	ldrb	r3, [r7, #3]
 80078ce:	f003 0307 	and.w	r3, r3, #7
 80078d2:	b2da      	uxtb	r2, r3
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80078de:	2b01      	cmp	r3, #1
 80078e0:	d101      	bne.n	80078e6 <HAL_PCD_EP_ClrStall+0x82>
 80078e2:	2302      	movs	r3, #2
 80078e4:	e00e      	b.n	8007904 <HAL_PCD_EP_ClrStall+0xa0>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2201      	movs	r2, #1
 80078ea:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	68f9      	ldr	r1, [r7, #12]
 80078f4:	4618      	mov	r0, r3
 80078f6:	f003 fecc 	bl	800b692 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2200      	movs	r2, #0
 80078fe:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007902:	2300      	movs	r3, #0
}
 8007904:	4618      	mov	r0, r3
 8007906:	3710      	adds	r7, #16
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}

0800790c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b094      	sub	sp, #80	@ 0x50
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007914:	e374      	b.n	8008000 <PCD_EP_ISR_Handler+0x6f4>
  {
    wIstr = hpcd->Instance->ISTR;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800791e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8007922:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8007926:	b2db      	uxtb	r3, r3
 8007928:	f003 030f 	and.w	r3, r3, #15
 800792c:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

    if (epindex == 0U)
 8007930:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8007934:	2b00      	cmp	r3, #0
 8007936:	f040 8143 	bne.w	8007bc0 <PCD_EP_ISR_Handler+0x2b4>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800793a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800793e:	f003 0310 	and.w	r3, r3, #16
 8007942:	2b00      	cmp	r3, #0
 8007944:	d14c      	bne.n	80079e0 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	881b      	ldrh	r3, [r3, #0]
 800794c:	b29b      	uxth	r3, r3
 800794e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8007952:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007956:	817b      	strh	r3, [r7, #10]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	897b      	ldrh	r3, [r7, #10]
 800795e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007962:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007966:	b29b      	uxth	r3, r3
 8007968:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	3310      	adds	r3, #16
 800796e:	64bb      	str	r3, [r7, #72]	@ 0x48

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007978:	b29b      	uxth	r3, r3
 800797a:	461a      	mov	r2, r3
 800797c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800797e:	781b      	ldrb	r3, [r3, #0]
 8007980:	00db      	lsls	r3, r3, #3
 8007982:	4413      	add	r3, r2
 8007984:	687a      	ldr	r2, [r7, #4]
 8007986:	6812      	ldr	r2, [r2, #0]
 8007988:	4413      	add	r3, r2
 800798a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800798e:	881b      	ldrh	r3, [r3, #0]
 8007990:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007994:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007996:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8007998:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800799a:	695a      	ldr	r2, [r3, #20]
 800799c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800799e:	69db      	ldr	r3, [r3, #28]
 80079a0:	441a      	add	r2, r3
 80079a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079a4:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80079a6:	2100      	movs	r1, #0
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	f006 f9e4 	bl	800dd76 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	7b5b      	ldrb	r3, [r3, #13]
 80079b2:	b2db      	uxtb	r3, r3
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	f000 8323 	beq.w	8008000 <PCD_EP_ISR_Handler+0x6f4>
 80079ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079bc:	699b      	ldr	r3, [r3, #24]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	f040 831e 	bne.w	8008000 <PCD_EP_ISR_Handler+0x6f4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	7b5b      	ldrb	r3, [r3, #13]
 80079c8:	b2db      	uxtb	r3, r3
 80079ca:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80079ce:	b2da      	uxtb	r2, r3
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2200      	movs	r2, #0
 80079dc:	735a      	strb	r2, [r3, #13]
 80079de:	e30f      	b.n	8008000 <PCD_EP_ISR_Handler+0x6f4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80079e6:	64bb      	str	r3, [r7, #72]	@ 0x48
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	881b      	ldrh	r3, [r3, #0]
 80079ee:	87fb      	strh	r3, [r7, #62]	@ 0x3e

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80079f0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80079f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d07b      	beq.n	8007af2 <PCD_EP_ISR_Handler+0x1e6>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a02:	b29b      	uxth	r3, r3
 8007a04:	461a      	mov	r2, r3
 8007a06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a08:	781b      	ldrb	r3, [r3, #0]
 8007a0a:	00db      	lsls	r3, r3, #3
 8007a0c:	4413      	add	r3, r2
 8007a0e:	687a      	ldr	r2, [r7, #4]
 8007a10:	6812      	ldr	r2, [r2, #0]
 8007a12:	4413      	add	r3, r2
 8007a14:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007a18:	881b      	ldrh	r3, [r3, #0]
 8007a1a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007a1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a20:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count != 8U)
 8007a22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a24:	69db      	ldr	r3, [r3, #28]
 8007a26:	2b08      	cmp	r3, #8
 8007a28:	d044      	beq.n	8007ab4 <PCD_EP_ISR_Handler+0x1a8>
          {
            /* Set Stall condition for EP0 IN/OUT */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_STALL);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	881b      	ldrh	r3, [r3, #0]
 8007a30:	b29b      	uxth	r3, r3
 8007a32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007a36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a3a:	823b      	strh	r3, [r7, #16]
 8007a3c:	8a3b      	ldrh	r3, [r7, #16]
 8007a3e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007a42:	823b      	strh	r3, [r7, #16]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681a      	ldr	r2, [r3, #0]
 8007a48:	8a3b      	ldrh	r3, [r7, #16]
 8007a4a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007a4e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007a52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a5a:	b29b      	uxth	r3, r3
 8007a5c:	8013      	strh	r3, [r2, #0]
            PCD_SET_EP_TX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_TX_STALL);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	881b      	ldrh	r3, [r3, #0]
 8007a64:	b29b      	uxth	r3, r3
 8007a66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a6a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a6e:	81fb      	strh	r3, [r7, #14]
 8007a70:	89fb      	ldrh	r3, [r7, #14]
 8007a72:	f083 0310 	eor.w	r3, r3, #16
 8007a76:	81fb      	strh	r3, [r7, #14]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681a      	ldr	r2, [r3, #0]
 8007a7c:	89fb      	ldrh	r3, [r7, #14]
 8007a7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007a82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007a86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a8e:	b29b      	uxth	r3, r3
 8007a90:	8013      	strh	r3, [r2, #0]

            /* SETUP bit kept frozen while CTR_RX = 1 */
            PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	881b      	ldrh	r3, [r3, #0]
 8007a98:	b29a      	uxth	r2, r3
 8007a9a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007a9e:	4013      	ands	r3, r2
 8007aa0:	81bb      	strh	r3, [r7, #12]
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	89ba      	ldrh	r2, [r7, #12]
 8007aa8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007aac:	b292      	uxth	r2, r2
 8007aae:	801a      	strh	r2, [r3, #0]

            return HAL_OK;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	e2af      	b.n	8008014 <PCD_EP_ISR_Handler+0x708>
          }

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6818      	ldr	r0, [r3, #0]
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8007abe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ac0:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8007ac2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ac4:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	f003 ff2b 	bl	800b922 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	881b      	ldrh	r3, [r3, #0]
 8007ad2:	b29a      	uxth	r2, r3
 8007ad4:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007ad8:	4013      	ands	r3, r2
 8007ada:	827b      	strh	r3, [r7, #18]
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	8a7a      	ldrh	r2, [r7, #18]
 8007ae2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007ae6:	b292      	uxth	r2, r2
 8007ae8:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f006 f916 	bl	800dd1c <HAL_PCD_SetupStageCallback>
 8007af0:	e286      	b.n	8008000 <PCD_EP_ISR_Handler+0x6f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007af2:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	f280 8282 	bge.w	8008000 <PCD_EP_ISR_Handler+0x6f4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	881b      	ldrh	r3, [r3, #0]
 8007b02:	b29a      	uxth	r2, r3
 8007b04:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007b08:	4013      	ands	r3, r2
 8007b0a:	82fb      	strh	r3, [r7, #22]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	8afa      	ldrh	r2, [r7, #22]
 8007b12:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007b16:	b292      	uxth	r2, r2
 8007b18:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b22:	b29b      	uxth	r3, r3
 8007b24:	461a      	mov	r2, r3
 8007b26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b28:	781b      	ldrb	r3, [r3, #0]
 8007b2a:	00db      	lsls	r3, r3, #3
 8007b2c:	4413      	add	r3, r2
 8007b2e:	687a      	ldr	r2, [r7, #4]
 8007b30:	6812      	ldr	r2, [r2, #0]
 8007b32:	4413      	add	r3, r2
 8007b34:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007b38:	881b      	ldrh	r3, [r3, #0]
 8007b3a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007b3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b40:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count == 0U)
 8007b42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b44:	69db      	ldr	r3, [r3, #28]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d11e      	bne.n	8007b88 <PCD_EP_ISR_Handler+0x27c>
          {
            /* Status phase re-arm for next setup */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	881b      	ldrh	r3, [r3, #0]
 8007b50:	b29b      	uxth	r3, r3
 8007b52:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007b56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b5a:	82bb      	strh	r3, [r7, #20]
 8007b5c:	8abb      	ldrh	r3, [r7, #20]
 8007b5e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007b62:	82bb      	strh	r3, [r7, #20]
 8007b64:	8abb      	ldrh	r3, [r7, #20]
 8007b66:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007b6a:	82bb      	strh	r3, [r7, #20]
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681a      	ldr	r2, [r3, #0]
 8007b70:	8abb      	ldrh	r3, [r7, #20]
 8007b72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b82:	b29b      	uxth	r3, r3
 8007b84:	8013      	strh	r3, [r2, #0]
 8007b86:	e23b      	b.n	8008000 <PCD_EP_ISR_Handler+0x6f4>
          }
          else
          {
            if (ep->xfer_buff != 0U)
 8007b88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b8a:	695b      	ldr	r3, [r3, #20]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	f000 8237 	beq.w	8008000 <PCD_EP_ISR_Handler+0x6f4>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6818      	ldr	r0, [r3, #0]
 8007b96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b98:	6959      	ldr	r1, [r3, #20]
 8007b9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b9c:	88da      	ldrh	r2, [r3, #6]
                          ep->pmaadress, (uint16_t)ep->xfer_count);  /* max 64bytes */
 8007b9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ba0:	69db      	ldr	r3, [r3, #28]
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007ba2:	b29b      	uxth	r3, r3
 8007ba4:	f003 febd 	bl	800b922 <USB_ReadPMA>

              ep->xfer_buff += ep->xfer_count;
 8007ba8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007baa:	695a      	ldr	r2, [r3, #20]
 8007bac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007bae:	69db      	ldr	r3, [r3, #28]
 8007bb0:	441a      	add	r2, r3
 8007bb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007bb4:	615a      	str	r2, [r3, #20]

              /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataOutStageCallback(hpcd, 0U);
#else
              HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8007bb6:	2100      	movs	r1, #0
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f006 f8c1 	bl	800dd40 <HAL_PCD_DataOutStageCallback>
 8007bbe:	e21f      	b.n	8008000 <PCD_EP_ISR_Handler+0x6f4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	461a      	mov	r2, r3
 8007bc6:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8007bca:	009b      	lsls	r3, r3, #2
 8007bcc:	4413      	add	r3, r2
 8007bce:	881b      	ldrh	r3, [r3, #0]
 8007bd0:	87fb      	strh	r3, [r7, #62]	@ 0x3e

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007bd2:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	f280 80f5 	bge.w	8007dc6 <PCD_EP_ISR_Handler+0x4ba>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	461a      	mov	r2, r3
 8007be2:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8007be6:	009b      	lsls	r3, r3, #2
 8007be8:	4413      	add	r3, r2
 8007bea:	881b      	ldrh	r3, [r3, #0]
 8007bec:	b29a      	uxth	r2, r3
 8007bee:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007bf2:	4013      	ands	r3, r2
 8007bf4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	461a      	mov	r2, r3
 8007bfe:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8007c02:	009b      	lsls	r3, r3, #2
 8007c04:	4413      	add	r3, r2
 8007c06:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8007c0a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007c0e:	b292      	uxth	r2, r2
 8007c10:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8007c12:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8007c16:	4613      	mov	r3, r2
 8007c18:	009b      	lsls	r3, r3, #2
 8007c1a:	4413      	add	r3, r2
 8007c1c:	00db      	lsls	r3, r3, #3
 8007c1e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007c22:	687a      	ldr	r2, [r7, #4]
 8007c24:	4413      	add	r3, r2
 8007c26:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8007c28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c2a:	7b1b      	ldrb	r3, [r3, #12]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d123      	bne.n	8007c78 <PCD_EP_ISR_Handler+0x36c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c38:	b29b      	uxth	r3, r3
 8007c3a:	461a      	mov	r2, r3
 8007c3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c3e:	781b      	ldrb	r3, [r3, #0]
 8007c40:	00db      	lsls	r3, r3, #3
 8007c42:	4413      	add	r3, r2
 8007c44:	687a      	ldr	r2, [r7, #4]
 8007c46:	6812      	ldr	r2, [r2, #0]
 8007c48:	4413      	add	r3, r2
 8007c4a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007c4e:	881b      	ldrh	r3, [r3, #0]
 8007c50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c54:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

          if (count != 0U)
 8007c58:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	f000 808d 	beq.w	8007d7c <PCD_EP_ISR_Handler+0x470>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6818      	ldr	r0, [r3, #0]
 8007c66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c68:	6959      	ldr	r1, [r3, #20]
 8007c6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c6c:	88da      	ldrh	r2, [r3, #6]
 8007c6e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007c72:	f003 fe56 	bl	800b922 <USB_ReadPMA>
 8007c76:	e081      	b.n	8007d7c <PCD_EP_ISR_Handler+0x470>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8007c78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c7a:	78db      	ldrb	r3, [r3, #3]
 8007c7c:	2b02      	cmp	r3, #2
 8007c7e:	d109      	bne.n	8007c94 <PCD_EP_ISR_Handler+0x388>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8007c80:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007c82:	461a      	mov	r2, r3
 8007c84:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 f9c8 	bl	800801c <HAL_PCD_EP_DB_Receive>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8007c92:	e073      	b.n	8007d7c <PCD_EP_ISR_Handler+0x470>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	461a      	mov	r2, r3
 8007c9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c9c:	781b      	ldrb	r3, [r3, #0]
 8007c9e:	009b      	lsls	r3, r3, #2
 8007ca0:	4413      	add	r3, r2
 8007ca2:	881b      	ldrh	r3, [r3, #0]
 8007ca4:	b29b      	uxth	r3, r3
 8007ca6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007caa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cae:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007cba:	781b      	ldrb	r3, [r3, #0]
 8007cbc:	009b      	lsls	r3, r3, #2
 8007cbe:	441a      	add	r2, r3
 8007cc0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8007cc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007cc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ccc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007cd0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007cd4:	b29b      	uxth	r3, r3
 8007cd6:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	461a      	mov	r2, r3
 8007cde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ce0:	781b      	ldrb	r3, [r3, #0]
 8007ce2:	009b      	lsls	r3, r3, #2
 8007ce4:	4413      	add	r3, r2
 8007ce6:	881b      	ldrh	r3, [r3, #0]
 8007ce8:	b29b      	uxth	r3, r3
 8007cea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d022      	beq.n	8007d38 <PCD_EP_ISR_Handler+0x42c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007cfa:	b29b      	uxth	r3, r3
 8007cfc:	461a      	mov	r2, r3
 8007cfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d00:	781b      	ldrb	r3, [r3, #0]
 8007d02:	00db      	lsls	r3, r3, #3
 8007d04:	4413      	add	r3, r2
 8007d06:	687a      	ldr	r2, [r7, #4]
 8007d08:	6812      	ldr	r2, [r2, #0]
 8007d0a:	4413      	add	r3, r2
 8007d0c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007d10:	881b      	ldrh	r3, [r3, #0]
 8007d12:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007d16:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

              if (count != 0U)
 8007d1a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d02c      	beq.n	8007d7c <PCD_EP_ISR_Handler+0x470>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6818      	ldr	r0, [r3, #0]
 8007d26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d28:	6959      	ldr	r1, [r3, #20]
 8007d2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d2c:	891a      	ldrh	r2, [r3, #8]
 8007d2e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007d32:	f003 fdf6 	bl	800b922 <USB_ReadPMA>
 8007d36:	e021      	b.n	8007d7c <PCD_EP_ISR_Handler+0x470>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d40:	b29b      	uxth	r3, r3
 8007d42:	461a      	mov	r2, r3
 8007d44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d46:	781b      	ldrb	r3, [r3, #0]
 8007d48:	00db      	lsls	r3, r3, #3
 8007d4a:	4413      	add	r3, r2
 8007d4c:	687a      	ldr	r2, [r7, #4]
 8007d4e:	6812      	ldr	r2, [r2, #0]
 8007d50:	4413      	add	r3, r2
 8007d52:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007d56:	881b      	ldrh	r3, [r3, #0]
 8007d58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007d5c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

              if (count != 0U)
 8007d60:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d009      	beq.n	8007d7c <PCD_EP_ISR_Handler+0x470>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6818      	ldr	r0, [r3, #0]
 8007d6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d6e:	6959      	ldr	r1, [r3, #20]
 8007d70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d72:	895a      	ldrh	r2, [r3, #10]
 8007d74:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007d78:	f003 fdd3 	bl	800b922 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8007d7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d7e:	69da      	ldr	r2, [r3, #28]
 8007d80:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007d84:	441a      	add	r2, r3
 8007d86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d88:	61da      	str	r2, [r3, #28]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8007d8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d8c:	699b      	ldr	r3, [r3, #24]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d005      	beq.n	8007d9e <PCD_EP_ISR_Handler+0x492>
 8007d92:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8007d96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d98:	691b      	ldr	r3, [r3, #16]
 8007d9a:	429a      	cmp	r2, r3
 8007d9c:	d206      	bcs.n	8007dac <PCD_EP_ISR_Handler+0x4a0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8007d9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007da0:	781b      	ldrb	r3, [r3, #0]
 8007da2:	4619      	mov	r1, r3
 8007da4:	6878      	ldr	r0, [r7, #4]
 8007da6:	f005 ffcb 	bl	800dd40 <HAL_PCD_DataOutStageCallback>
 8007daa:	e00c      	b.n	8007dc6 <PCD_EP_ISR_Handler+0x4ba>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          ep->xfer_buff += count;
 8007dac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007dae:	695a      	ldr	r2, [r3, #20]
 8007db0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007db4:	441a      	add	r2, r3
 8007db6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007db8:	615a      	str	r2, [r3, #20]
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	f002 fe66 	bl	800aa92 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8007dc6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007dc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	f000 8117 	beq.w	8008000 <PCD_EP_ISR_Handler+0x6f4>
      {
        ep = &hpcd->IN_ep[epindex];
 8007dd2:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8007dd6:	4613      	mov	r3, r2
 8007dd8:	009b      	lsls	r3, r3, #2
 8007dda:	4413      	add	r3, r2
 8007ddc:	00db      	lsls	r3, r3, #3
 8007dde:	3310      	adds	r3, #16
 8007de0:	687a      	ldr	r2, [r7, #4]
 8007de2:	4413      	add	r3, r2
 8007de4:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	461a      	mov	r2, r3
 8007dec:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8007df0:	009b      	lsls	r3, r3, #2
 8007df2:	4413      	add	r3, r2
 8007df4:	881b      	ldrh	r3, [r3, #0]
 8007df6:	b29b      	uxth	r3, r3
 8007df8:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8007dfc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e00:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	461a      	mov	r2, r3
 8007e08:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8007e0c:	009b      	lsls	r3, r3, #2
 8007e0e:	441a      	add	r2, r3
 8007e10:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8007e12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e1a:	b29b      	uxth	r3, r3
 8007e1c:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8007e1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e20:	78db      	ldrb	r3, [r3, #3]
 8007e22:	2b01      	cmp	r3, #1
 8007e24:	f040 80a1 	bne.w	8007f6a <PCD_EP_ISR_Handler+0x65e>
        {
          ep->xfer_len = 0U;
 8007e28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8007e2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e30:	7b1b      	ldrb	r3, [r3, #12]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	f000 8092 	beq.w	8007f5c <PCD_EP_ISR_Handler+0x650>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007e38:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007e3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d046      	beq.n	8007ed0 <PCD_EP_ISR_Handler+0x5c4>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007e42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e44:	785b      	ldrb	r3, [r3, #1]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d126      	bne.n	8007e98 <PCD_EP_ISR_Handler+0x58c>
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	61fb      	str	r3, [r7, #28]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	461a      	mov	r2, r3
 8007e5c:	69fb      	ldr	r3, [r7, #28]
 8007e5e:	4413      	add	r3, r2
 8007e60:	61fb      	str	r3, [r7, #28]
 8007e62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e64:	781b      	ldrb	r3, [r3, #0]
 8007e66:	00da      	lsls	r2, r3, #3
 8007e68:	69fb      	ldr	r3, [r7, #28]
 8007e6a:	4413      	add	r3, r2
 8007e6c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007e70:	61bb      	str	r3, [r7, #24]
 8007e72:	69bb      	ldr	r3, [r7, #24]
 8007e74:	881b      	ldrh	r3, [r3, #0]
 8007e76:	b29b      	uxth	r3, r3
 8007e78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007e7c:	b29a      	uxth	r2, r3
 8007e7e:	69bb      	ldr	r3, [r7, #24]
 8007e80:	801a      	strh	r2, [r3, #0]
 8007e82:	69bb      	ldr	r3, [r7, #24]
 8007e84:	881b      	ldrh	r3, [r3, #0]
 8007e86:	b29b      	uxth	r3, r3
 8007e88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e90:	b29a      	uxth	r2, r3
 8007e92:	69bb      	ldr	r3, [r7, #24]
 8007e94:	801a      	strh	r2, [r3, #0]
 8007e96:	e061      	b.n	8007f5c <PCD_EP_ISR_Handler+0x650>
 8007e98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e9a:	785b      	ldrb	r3, [r3, #1]
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d15d      	bne.n	8007f5c <PCD_EP_ISR_Handler+0x650>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007eae:	b29b      	uxth	r3, r3
 8007eb0:	461a      	mov	r2, r3
 8007eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eb4:	4413      	add	r3, r2
 8007eb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8007eb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007eba:	781b      	ldrb	r3, [r3, #0]
 8007ebc:	00da      	lsls	r2, r3, #3
 8007ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ec0:	4413      	add	r3, r2
 8007ec2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007ec6:	623b      	str	r3, [r7, #32]
 8007ec8:	6a3b      	ldr	r3, [r7, #32]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	801a      	strh	r2, [r3, #0]
 8007ece:	e045      	b.n	8007f5c <PCD_EP_ISR_Handler+0x650>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ed6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ed8:	785b      	ldrb	r3, [r3, #1]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d126      	bne.n	8007f2c <PCD_EP_ISR_Handler+0x620>
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007eec:	b29b      	uxth	r3, r3
 8007eee:	461a      	mov	r2, r3
 8007ef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ef2:	4413      	add	r3, r2
 8007ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ef6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ef8:	781b      	ldrb	r3, [r3, #0]
 8007efa:	00da      	lsls	r2, r3, #3
 8007efc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007efe:	4413      	add	r3, r2
 8007f00:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007f04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007f06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f08:	881b      	ldrh	r3, [r3, #0]
 8007f0a:	b29b      	uxth	r3, r3
 8007f0c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f10:	b29a      	uxth	r2, r3
 8007f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f14:	801a      	strh	r2, [r3, #0]
 8007f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f18:	881b      	ldrh	r3, [r3, #0]
 8007f1a:	b29b      	uxth	r3, r3
 8007f1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f24:	b29a      	uxth	r2, r3
 8007f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f28:	801a      	strh	r2, [r3, #0]
 8007f2a:	e017      	b.n	8007f5c <PCD_EP_ISR_Handler+0x650>
 8007f2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f2e:	785b      	ldrb	r3, [r3, #1]
 8007f30:	2b01      	cmp	r3, #1
 8007f32:	d113      	bne.n	8007f5c <PCD_EP_ISR_Handler+0x650>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f3c:	b29b      	uxth	r3, r3
 8007f3e:	461a      	mov	r2, r3
 8007f40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f42:	4413      	add	r3, r2
 8007f44:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f48:	781b      	ldrb	r3, [r3, #0]
 8007f4a:	00da      	lsls	r2, r3, #3
 8007f4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f4e:	4413      	add	r3, r2
 8007f50:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007f54:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f58:	2200      	movs	r2, #0
 8007f5a:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007f5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f5e:	781b      	ldrb	r3, [r3, #0]
 8007f60:	4619      	mov	r1, r3
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f005 ff07 	bl	800dd76 <HAL_PCD_DataInStageCallback>
 8007f68:	e04a      	b.n	8008000 <PCD_EP_ISR_Handler+0x6f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8007f6a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007f6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d13f      	bne.n	8007ff4 <PCD_EP_ISR_Handler+0x6e8>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f7c:	b29b      	uxth	r3, r3
 8007f7e:	461a      	mov	r2, r3
 8007f80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f82:	781b      	ldrb	r3, [r3, #0]
 8007f84:	00db      	lsls	r3, r3, #3
 8007f86:	4413      	add	r3, r2
 8007f88:	687a      	ldr	r2, [r7, #4]
 8007f8a:	6812      	ldr	r2, [r2, #0]
 8007f8c:	4413      	add	r3, r2
 8007f8e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007f92:	881b      	ldrh	r3, [r3, #0]
 8007f94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f98:	877b      	strh	r3, [r7, #58]	@ 0x3a

            if (ep->xfer_len > TxPctSize)
 8007f9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f9c:	699a      	ldr	r2, [r3, #24]
 8007f9e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007fa0:	429a      	cmp	r2, r3
 8007fa2:	d906      	bls.n	8007fb2 <PCD_EP_ISR_Handler+0x6a6>
            {
              ep->xfer_len -= TxPctSize;
 8007fa4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fa6:	699a      	ldr	r2, [r3, #24]
 8007fa8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007faa:	1ad2      	subs	r2, r2, r3
 8007fac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fae:	619a      	str	r2, [r3, #24]
 8007fb0:	e002      	b.n	8007fb8 <PCD_EP_ISR_Handler+0x6ac>
            }
            else
            {
              ep->xfer_len = 0U;
 8007fb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8007fb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fba:	699b      	ldr	r3, [r3, #24]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d106      	bne.n	8007fce <PCD_EP_ISR_Handler+0x6c2>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007fc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fc2:	781b      	ldrb	r3, [r3, #0]
 8007fc4:	4619      	mov	r1, r3
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f005 fed5 	bl	800dd76 <HAL_PCD_DataInStageCallback>
 8007fcc:	e018      	b.n	8008000 <PCD_EP_ISR_Handler+0x6f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8007fce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fd0:	695a      	ldr	r2, [r3, #20]
 8007fd2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007fd4:	441a      	add	r2, r3
 8007fd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fd8:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8007fda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fdc:	69da      	ldr	r2, [r3, #28]
 8007fde:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007fe0:	441a      	add	r2, r3
 8007fe2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fe4:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007fec:	4618      	mov	r0, r3
 8007fee:	f002 fd50 	bl	800aa92 <USB_EPStartXfer>
 8007ff2:	e005      	b.n	8008000 <PCD_EP_ISR_Handler+0x6f4>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8007ff4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007ff6:	461a      	mov	r2, r3
 8007ff8:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f000 f917 	bl	800822e <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008008:	b29b      	uxth	r3, r3
 800800a:	b21b      	sxth	r3, r3
 800800c:	2b00      	cmp	r3, #0
 800800e:	f6ff ac82 	blt.w	8007916 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8008012:	2300      	movs	r3, #0
}
 8008014:	4618      	mov	r0, r3
 8008016:	3750      	adds	r7, #80	@ 0x50
 8008018:	46bd      	mov	sp, r7
 800801a:	bd80      	pop	{r7, pc}

0800801c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b088      	sub	sp, #32
 8008020:	af00      	add	r7, sp, #0
 8008022:	60f8      	str	r0, [r7, #12]
 8008024:	60b9      	str	r1, [r7, #8]
 8008026:	4613      	mov	r3, r2
 8008028:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800802a:	88fb      	ldrh	r3, [r7, #6]
 800802c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008030:	2b00      	cmp	r3, #0
 8008032:	d07c      	beq.n	800812e <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800803c:	b29b      	uxth	r3, r3
 800803e:	461a      	mov	r2, r3
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	781b      	ldrb	r3, [r3, #0]
 8008044:	00db      	lsls	r3, r3, #3
 8008046:	4413      	add	r3, r2
 8008048:	68fa      	ldr	r2, [r7, #12]
 800804a:	6812      	ldr	r2, [r2, #0]
 800804c:	4413      	add	r3, r2
 800804e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008052:	881b      	ldrh	r3, [r3, #0]
 8008054:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008058:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	699a      	ldr	r2, [r3, #24]
 800805e:	8b7b      	ldrh	r3, [r7, #26]
 8008060:	429a      	cmp	r2, r3
 8008062:	d306      	bcc.n	8008072 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	699a      	ldr	r2, [r3, #24]
 8008068:	8b7b      	ldrh	r3, [r7, #26]
 800806a:	1ad2      	subs	r2, r2, r3
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	619a      	str	r2, [r3, #24]
 8008070:	e002      	b.n	8008078 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	2200      	movs	r2, #0
 8008076:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	699b      	ldr	r3, [r3, #24]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d123      	bne.n	80080c8 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	461a      	mov	r2, r3
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	781b      	ldrb	r3, [r3, #0]
 800808a:	009b      	lsls	r3, r3, #2
 800808c:	4413      	add	r3, r2
 800808e:	881b      	ldrh	r3, [r3, #0]
 8008090:	b29b      	uxth	r3, r3
 8008092:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008096:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800809a:	833b      	strh	r3, [r7, #24]
 800809c:	8b3b      	ldrh	r3, [r7, #24]
 800809e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80080a2:	833b      	strh	r3, [r7, #24]
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	461a      	mov	r2, r3
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	781b      	ldrb	r3, [r3, #0]
 80080ae:	009b      	lsls	r3, r3, #2
 80080b0:	441a      	add	r2, r3
 80080b2:	8b3b      	ldrh	r3, [r7, #24]
 80080b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80080b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80080bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080c4:	b29b      	uxth	r3, r3
 80080c6:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80080c8:	88fb      	ldrh	r3, [r7, #6]
 80080ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d01f      	beq.n	8008112 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	461a      	mov	r2, r3
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	781b      	ldrb	r3, [r3, #0]
 80080dc:	009b      	lsls	r3, r3, #2
 80080de:	4413      	add	r3, r2
 80080e0:	881b      	ldrh	r3, [r3, #0]
 80080e2:	b29b      	uxth	r3, r3
 80080e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80080e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080ec:	82fb      	strh	r3, [r7, #22]
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	461a      	mov	r2, r3
 80080f4:	68bb      	ldr	r3, [r7, #8]
 80080f6:	781b      	ldrb	r3, [r3, #0]
 80080f8:	009b      	lsls	r3, r3, #2
 80080fa:	441a      	add	r2, r3
 80080fc:	8afb      	ldrh	r3, [r7, #22]
 80080fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008102:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008106:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800810a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800810e:	b29b      	uxth	r3, r3
 8008110:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8008112:	8b7b      	ldrh	r3, [r7, #26]
 8008114:	2b00      	cmp	r3, #0
 8008116:	f000 8085 	beq.w	8008224 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	6818      	ldr	r0, [r3, #0]
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	6959      	ldr	r1, [r3, #20]
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	891a      	ldrh	r2, [r3, #8]
 8008126:	8b7b      	ldrh	r3, [r7, #26]
 8008128:	f003 fbfb 	bl	800b922 <USB_ReadPMA>
 800812c:	e07a      	b.n	8008224 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008136:	b29b      	uxth	r3, r3
 8008138:	461a      	mov	r2, r3
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	781b      	ldrb	r3, [r3, #0]
 800813e:	00db      	lsls	r3, r3, #3
 8008140:	4413      	add	r3, r2
 8008142:	68fa      	ldr	r2, [r7, #12]
 8008144:	6812      	ldr	r2, [r2, #0]
 8008146:	4413      	add	r3, r2
 8008148:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800814c:	881b      	ldrh	r3, [r3, #0]
 800814e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008152:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	699a      	ldr	r2, [r3, #24]
 8008158:	8b7b      	ldrh	r3, [r7, #26]
 800815a:	429a      	cmp	r2, r3
 800815c:	d306      	bcc.n	800816c <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	699a      	ldr	r2, [r3, #24]
 8008162:	8b7b      	ldrh	r3, [r7, #26]
 8008164:	1ad2      	subs	r2, r2, r3
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	619a      	str	r2, [r3, #24]
 800816a:	e002      	b.n	8008172 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	2200      	movs	r2, #0
 8008170:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	699b      	ldr	r3, [r3, #24]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d123      	bne.n	80081c2 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	461a      	mov	r2, r3
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	781b      	ldrb	r3, [r3, #0]
 8008184:	009b      	lsls	r3, r3, #2
 8008186:	4413      	add	r3, r2
 8008188:	881b      	ldrh	r3, [r3, #0]
 800818a:	b29b      	uxth	r3, r3
 800818c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008190:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008194:	83fb      	strh	r3, [r7, #30]
 8008196:	8bfb      	ldrh	r3, [r7, #30]
 8008198:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800819c:	83fb      	strh	r3, [r7, #30]
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	461a      	mov	r2, r3
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	781b      	ldrb	r3, [r3, #0]
 80081a8:	009b      	lsls	r3, r3, #2
 80081aa:	441a      	add	r2, r3
 80081ac:	8bfb      	ldrh	r3, [r7, #30]
 80081ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80081b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80081b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80081ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081be:	b29b      	uxth	r3, r3
 80081c0:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80081c2:	88fb      	ldrh	r3, [r7, #6]
 80081c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d11f      	bne.n	800820c <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	461a      	mov	r2, r3
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	781b      	ldrb	r3, [r3, #0]
 80081d6:	009b      	lsls	r3, r3, #2
 80081d8:	4413      	add	r3, r2
 80081da:	881b      	ldrh	r3, [r3, #0]
 80081dc:	b29b      	uxth	r3, r3
 80081de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081e6:	83bb      	strh	r3, [r7, #28]
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	461a      	mov	r2, r3
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	781b      	ldrb	r3, [r3, #0]
 80081f2:	009b      	lsls	r3, r3, #2
 80081f4:	441a      	add	r2, r3
 80081f6:	8bbb      	ldrh	r3, [r7, #28]
 80081f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80081fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008200:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008204:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008208:	b29b      	uxth	r3, r3
 800820a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800820c:	8b7b      	ldrh	r3, [r7, #26]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d008      	beq.n	8008224 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	6818      	ldr	r0, [r3, #0]
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	6959      	ldr	r1, [r3, #20]
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	895a      	ldrh	r2, [r3, #10]
 800821e:	8b7b      	ldrh	r3, [r7, #26]
 8008220:	f003 fb7f 	bl	800b922 <USB_ReadPMA>
    }
  }

  return count;
 8008224:	8b7b      	ldrh	r3, [r7, #26]
}
 8008226:	4618      	mov	r0, r3
 8008228:	3720      	adds	r7, #32
 800822a:	46bd      	mov	sp, r7
 800822c:	bd80      	pop	{r7, pc}

0800822e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800822e:	b580      	push	{r7, lr}
 8008230:	b0a6      	sub	sp, #152	@ 0x98
 8008232:	af00      	add	r7, sp, #0
 8008234:	60f8      	str	r0, [r7, #12]
 8008236:	60b9      	str	r1, [r7, #8]
 8008238:	4613      	mov	r3, r2
 800823a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800823c:	88fb      	ldrh	r3, [r7, #6]
 800823e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008242:	2b00      	cmp	r3, #0
 8008244:	f000 81f7 	beq.w	8008636 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008250:	b29b      	uxth	r3, r3
 8008252:	461a      	mov	r2, r3
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	781b      	ldrb	r3, [r3, #0]
 8008258:	00db      	lsls	r3, r3, #3
 800825a:	4413      	add	r3, r2
 800825c:	68fa      	ldr	r2, [r7, #12]
 800825e:	6812      	ldr	r2, [r2, #0]
 8008260:	4413      	add	r3, r2
 8008262:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008266:	881b      	ldrh	r3, [r3, #0]
 8008268:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800826c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	699a      	ldr	r2, [r3, #24]
 8008274:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008278:	429a      	cmp	r2, r3
 800827a:	d907      	bls.n	800828c <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800827c:	68bb      	ldr	r3, [r7, #8]
 800827e:	699a      	ldr	r2, [r3, #24]
 8008280:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008284:	1ad2      	subs	r2, r2, r3
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	619a      	str	r2, [r3, #24]
 800828a:	e002      	b.n	8008292 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	2200      	movs	r2, #0
 8008290:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	699b      	ldr	r3, [r3, #24]
 8008296:	2b00      	cmp	r3, #0
 8008298:	f040 80e1 	bne.w	800845e <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	785b      	ldrb	r3, [r3, #1]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d126      	bne.n	80082f2 <HAL_PCD_EP_DB_Transmit+0xc4>
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80082b2:	b29b      	uxth	r3, r3
 80082b4:	461a      	mov	r2, r3
 80082b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082b8:	4413      	add	r3, r2
 80082ba:	633b      	str	r3, [r7, #48]	@ 0x30
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	781b      	ldrb	r3, [r3, #0]
 80082c0:	00da      	lsls	r2, r3, #3
 80082c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082c4:	4413      	add	r3, r2
 80082c6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80082ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80082cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082ce:	881b      	ldrh	r3, [r3, #0]
 80082d0:	b29b      	uxth	r3, r3
 80082d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80082d6:	b29a      	uxth	r2, r3
 80082d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082da:	801a      	strh	r2, [r3, #0]
 80082dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082de:	881b      	ldrh	r3, [r3, #0]
 80082e0:	b29b      	uxth	r3, r3
 80082e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80082e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80082ea:	b29a      	uxth	r2, r3
 80082ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082ee:	801a      	strh	r2, [r3, #0]
 80082f0:	e01a      	b.n	8008328 <HAL_PCD_EP_DB_Transmit+0xfa>
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	785b      	ldrb	r3, [r3, #1]
 80082f6:	2b01      	cmp	r3, #1
 80082f8:	d116      	bne.n	8008328 <HAL_PCD_EP_DB_Transmit+0xfa>
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008308:	b29b      	uxth	r3, r3
 800830a:	461a      	mov	r2, r3
 800830c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800830e:	4413      	add	r3, r2
 8008310:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008312:	68bb      	ldr	r3, [r7, #8]
 8008314:	781b      	ldrb	r3, [r3, #0]
 8008316:	00da      	lsls	r2, r3, #3
 8008318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800831a:	4413      	add	r3, r2
 800831c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008320:	637b      	str	r3, [r7, #52]	@ 0x34
 8008322:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008324:	2200      	movs	r2, #0
 8008326:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	785b      	ldrb	r3, [r3, #1]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d126      	bne.n	8008384 <HAL_PCD_EP_DB_Transmit+0x156>
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	623b      	str	r3, [r7, #32]
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008344:	b29b      	uxth	r3, r3
 8008346:	461a      	mov	r2, r3
 8008348:	6a3b      	ldr	r3, [r7, #32]
 800834a:	4413      	add	r3, r2
 800834c:	623b      	str	r3, [r7, #32]
 800834e:	68bb      	ldr	r3, [r7, #8]
 8008350:	781b      	ldrb	r3, [r3, #0]
 8008352:	00da      	lsls	r2, r3, #3
 8008354:	6a3b      	ldr	r3, [r7, #32]
 8008356:	4413      	add	r3, r2
 8008358:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800835c:	61fb      	str	r3, [r7, #28]
 800835e:	69fb      	ldr	r3, [r7, #28]
 8008360:	881b      	ldrh	r3, [r3, #0]
 8008362:	b29b      	uxth	r3, r3
 8008364:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008368:	b29a      	uxth	r2, r3
 800836a:	69fb      	ldr	r3, [r7, #28]
 800836c:	801a      	strh	r2, [r3, #0]
 800836e:	69fb      	ldr	r3, [r7, #28]
 8008370:	881b      	ldrh	r3, [r3, #0]
 8008372:	b29b      	uxth	r3, r3
 8008374:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008378:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800837c:	b29a      	uxth	r2, r3
 800837e:	69fb      	ldr	r3, [r7, #28]
 8008380:	801a      	strh	r2, [r3, #0]
 8008382:	e017      	b.n	80083b4 <HAL_PCD_EP_DB_Transmit+0x186>
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	785b      	ldrb	r3, [r3, #1]
 8008388:	2b01      	cmp	r3, #1
 800838a:	d113      	bne.n	80083b4 <HAL_PCD_EP_DB_Transmit+0x186>
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008394:	b29b      	uxth	r3, r3
 8008396:	461a      	mov	r2, r3
 8008398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800839a:	4413      	add	r3, r2
 800839c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	781b      	ldrb	r3, [r3, #0]
 80083a2:	00da      	lsls	r2, r3, #3
 80083a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083a6:	4413      	add	r3, r2
 80083a8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80083ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80083ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083b0:	2200      	movs	r2, #0
 80083b2:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	78db      	ldrb	r3, [r3, #3]
 80083b8:	2b02      	cmp	r3, #2
 80083ba:	d123      	bne.n	8008404 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	461a      	mov	r2, r3
 80083c2:	68bb      	ldr	r3, [r7, #8]
 80083c4:	781b      	ldrb	r3, [r3, #0]
 80083c6:	009b      	lsls	r3, r3, #2
 80083c8:	4413      	add	r3, r2
 80083ca:	881b      	ldrh	r3, [r3, #0]
 80083cc:	b29b      	uxth	r3, r3
 80083ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083d6:	837b      	strh	r3, [r7, #26]
 80083d8:	8b7b      	ldrh	r3, [r7, #26]
 80083da:	f083 0320 	eor.w	r3, r3, #32
 80083de:	837b      	strh	r3, [r7, #26]
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	461a      	mov	r2, r3
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	781b      	ldrb	r3, [r3, #0]
 80083ea:	009b      	lsls	r3, r3, #2
 80083ec:	441a      	add	r2, r3
 80083ee:	8b7b      	ldrh	r3, [r7, #26]
 80083f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008400:	b29b      	uxth	r3, r3
 8008402:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	781b      	ldrb	r3, [r3, #0]
 8008408:	4619      	mov	r1, r3
 800840a:	68f8      	ldr	r0, [r7, #12]
 800840c:	f005 fcb3 	bl	800dd76 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008410:	88fb      	ldrh	r3, [r7, #6]
 8008412:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008416:	2b00      	cmp	r3, #0
 8008418:	d01f      	beq.n	800845a <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	461a      	mov	r2, r3
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	781b      	ldrb	r3, [r3, #0]
 8008424:	009b      	lsls	r3, r3, #2
 8008426:	4413      	add	r3, r2
 8008428:	881b      	ldrh	r3, [r3, #0]
 800842a:	b29b      	uxth	r3, r3
 800842c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008430:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008434:	833b      	strh	r3, [r7, #24]
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	461a      	mov	r2, r3
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	781b      	ldrb	r3, [r3, #0]
 8008440:	009b      	lsls	r3, r3, #2
 8008442:	441a      	add	r2, r3
 8008444:	8b3b      	ldrh	r3, [r7, #24]
 8008446:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800844a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800844e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008452:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008456:	b29b      	uxth	r3, r3
 8008458:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800845a:	2300      	movs	r3, #0
 800845c:	e31f      	b.n	8008a9e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800845e:	88fb      	ldrh	r3, [r7, #6]
 8008460:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008464:	2b00      	cmp	r3, #0
 8008466:	d021      	beq.n	80084ac <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	461a      	mov	r2, r3
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	781b      	ldrb	r3, [r3, #0]
 8008472:	009b      	lsls	r3, r3, #2
 8008474:	4413      	add	r3, r2
 8008476:	881b      	ldrh	r3, [r3, #0]
 8008478:	b29b      	uxth	r3, r3
 800847a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800847e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008482:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	461a      	mov	r2, r3
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	781b      	ldrb	r3, [r3, #0]
 8008490:	009b      	lsls	r3, r3, #2
 8008492:	441a      	add	r2, r3
 8008494:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008498:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800849c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80084a0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80084a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084a8:	b29b      	uxth	r3, r3
 80084aa:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80084ac:	68bb      	ldr	r3, [r7, #8]
 80084ae:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80084b2:	2b01      	cmp	r3, #1
 80084b4:	f040 82ca 	bne.w	8008a4c <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80084b8:	68bb      	ldr	r3, [r7, #8]
 80084ba:	695a      	ldr	r2, [r3, #20]
 80084bc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80084c0:	441a      	add	r2, r3
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	69da      	ldr	r2, [r3, #28]
 80084ca:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80084ce:	441a      	add	r2, r3
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	6a1a      	ldr	r2, [r3, #32]
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	691b      	ldr	r3, [r3, #16]
 80084dc:	429a      	cmp	r2, r3
 80084de:	d309      	bcc.n	80084f4 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	691b      	ldr	r3, [r3, #16]
 80084e4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	6a1a      	ldr	r2, [r3, #32]
 80084ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80084ec:	1ad2      	subs	r2, r2, r3
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	621a      	str	r2, [r3, #32]
 80084f2:	e015      	b.n	8008520 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	6a1b      	ldr	r3, [r3, #32]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d107      	bne.n	800850c <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 80084fc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008500:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	2200      	movs	r2, #0
 8008506:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800850a:	e009      	b.n	8008520 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	2200      	movs	r2, #0
 8008510:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	6a1b      	ldr	r3, [r3, #32]
 8008518:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800851a:	68bb      	ldr	r3, [r7, #8]
 800851c:	2200      	movs	r2, #0
 800851e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008520:	68bb      	ldr	r3, [r7, #8]
 8008522:	785b      	ldrb	r3, [r3, #1]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d15f      	bne.n	80085e8 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	643b      	str	r3, [r7, #64]	@ 0x40
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008536:	b29b      	uxth	r3, r3
 8008538:	461a      	mov	r2, r3
 800853a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800853c:	4413      	add	r3, r2
 800853e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	781b      	ldrb	r3, [r3, #0]
 8008544:	00da      	lsls	r2, r3, #3
 8008546:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008548:	4413      	add	r3, r2
 800854a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800854e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008550:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008552:	881b      	ldrh	r3, [r3, #0]
 8008554:	b29b      	uxth	r3, r3
 8008556:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800855a:	b29a      	uxth	r2, r3
 800855c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800855e:	801a      	strh	r2, [r3, #0]
 8008560:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008562:	2b00      	cmp	r3, #0
 8008564:	d10a      	bne.n	800857c <HAL_PCD_EP_DB_Transmit+0x34e>
 8008566:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008568:	881b      	ldrh	r3, [r3, #0]
 800856a:	b29b      	uxth	r3, r3
 800856c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008570:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008574:	b29a      	uxth	r2, r3
 8008576:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008578:	801a      	strh	r2, [r3, #0]
 800857a:	e051      	b.n	8008620 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800857c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800857e:	2b3e      	cmp	r3, #62	@ 0x3e
 8008580:	d816      	bhi.n	80085b0 <HAL_PCD_EP_DB_Transmit+0x382>
 8008582:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008584:	085b      	lsrs	r3, r3, #1
 8008586:	653b      	str	r3, [r7, #80]	@ 0x50
 8008588:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800858a:	f003 0301 	and.w	r3, r3, #1
 800858e:	2b00      	cmp	r3, #0
 8008590:	d002      	beq.n	8008598 <HAL_PCD_EP_DB_Transmit+0x36a>
 8008592:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008594:	3301      	adds	r3, #1
 8008596:	653b      	str	r3, [r7, #80]	@ 0x50
 8008598:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800859a:	881b      	ldrh	r3, [r3, #0]
 800859c:	b29a      	uxth	r2, r3
 800859e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80085a0:	b29b      	uxth	r3, r3
 80085a2:	029b      	lsls	r3, r3, #10
 80085a4:	b29b      	uxth	r3, r3
 80085a6:	4313      	orrs	r3, r2
 80085a8:	b29a      	uxth	r2, r3
 80085aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085ac:	801a      	strh	r2, [r3, #0]
 80085ae:	e037      	b.n	8008620 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80085b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80085b2:	095b      	lsrs	r3, r3, #5
 80085b4:	653b      	str	r3, [r7, #80]	@ 0x50
 80085b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80085b8:	f003 031f 	and.w	r3, r3, #31
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d102      	bne.n	80085c6 <HAL_PCD_EP_DB_Transmit+0x398>
 80085c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80085c2:	3b01      	subs	r3, #1
 80085c4:	653b      	str	r3, [r7, #80]	@ 0x50
 80085c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085c8:	881b      	ldrh	r3, [r3, #0]
 80085ca:	b29a      	uxth	r2, r3
 80085cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80085ce:	b29b      	uxth	r3, r3
 80085d0:	029b      	lsls	r3, r3, #10
 80085d2:	b29b      	uxth	r3, r3
 80085d4:	4313      	orrs	r3, r2
 80085d6:	b29b      	uxth	r3, r3
 80085d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80085dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80085e0:	b29a      	uxth	r2, r3
 80085e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085e4:	801a      	strh	r2, [r3, #0]
 80085e6:	e01b      	b.n	8008620 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80085e8:	68bb      	ldr	r3, [r7, #8]
 80085ea:	785b      	ldrb	r3, [r3, #1]
 80085ec:	2b01      	cmp	r3, #1
 80085ee:	d117      	bne.n	8008620 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80085fe:	b29b      	uxth	r3, r3
 8008600:	461a      	mov	r2, r3
 8008602:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008604:	4413      	add	r3, r2
 8008606:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008608:	68bb      	ldr	r3, [r7, #8]
 800860a:	781b      	ldrb	r3, [r3, #0]
 800860c:	00da      	lsls	r2, r3, #3
 800860e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008610:	4413      	add	r3, r2
 8008612:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008616:	647b      	str	r3, [r7, #68]	@ 0x44
 8008618:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800861a:	b29a      	uxth	r2, r3
 800861c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800861e:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	6818      	ldr	r0, [r3, #0]
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	6959      	ldr	r1, [r3, #20]
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	891a      	ldrh	r2, [r3, #8]
 800862c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800862e:	b29b      	uxth	r3, r3
 8008630:	f003 f934 	bl	800b89c <USB_WritePMA>
 8008634:	e20a      	b.n	8008a4c <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800863e:	b29b      	uxth	r3, r3
 8008640:	461a      	mov	r2, r3
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	781b      	ldrb	r3, [r3, #0]
 8008646:	00db      	lsls	r3, r3, #3
 8008648:	4413      	add	r3, r2
 800864a:	68fa      	ldr	r2, [r7, #12]
 800864c:	6812      	ldr	r2, [r2, #0]
 800864e:	4413      	add	r3, r2
 8008650:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008654:	881b      	ldrh	r3, [r3, #0]
 8008656:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800865a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	699a      	ldr	r2, [r3, #24]
 8008662:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008666:	429a      	cmp	r2, r3
 8008668:	d307      	bcc.n	800867a <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	699a      	ldr	r2, [r3, #24]
 800866e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008672:	1ad2      	subs	r2, r2, r3
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	619a      	str	r2, [r3, #24]
 8008678:	e002      	b.n	8008680 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	2200      	movs	r2, #0
 800867e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	699b      	ldr	r3, [r3, #24]
 8008684:	2b00      	cmp	r3, #0
 8008686:	f040 80f6 	bne.w	8008876 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	785b      	ldrb	r3, [r3, #1]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d126      	bne.n	80086e0 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	677b      	str	r3, [r7, #116]	@ 0x74
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80086a0:	b29b      	uxth	r3, r3
 80086a2:	461a      	mov	r2, r3
 80086a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80086a6:	4413      	add	r3, r2
 80086a8:	677b      	str	r3, [r7, #116]	@ 0x74
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	781b      	ldrb	r3, [r3, #0]
 80086ae:	00da      	lsls	r2, r3, #3
 80086b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80086b2:	4413      	add	r3, r2
 80086b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80086b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80086ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80086bc:	881b      	ldrh	r3, [r3, #0]
 80086be:	b29b      	uxth	r3, r3
 80086c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80086c4:	b29a      	uxth	r2, r3
 80086c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80086c8:	801a      	strh	r2, [r3, #0]
 80086ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80086cc:	881b      	ldrh	r3, [r3, #0]
 80086ce:	b29b      	uxth	r3, r3
 80086d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086d8:	b29a      	uxth	r2, r3
 80086da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80086dc:	801a      	strh	r2, [r3, #0]
 80086de:	e01a      	b.n	8008716 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	785b      	ldrb	r3, [r3, #1]
 80086e4:	2b01      	cmp	r3, #1
 80086e6:	d116      	bne.n	8008716 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80086f6:	b29b      	uxth	r3, r3
 80086f8:	461a      	mov	r2, r3
 80086fa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80086fc:	4413      	add	r3, r2
 80086fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	781b      	ldrb	r3, [r3, #0]
 8008704:	00da      	lsls	r2, r3, #3
 8008706:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008708:	4413      	add	r3, r2
 800870a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800870e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008710:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008712:	2200      	movs	r2, #0
 8008714:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800871e:	68bb      	ldr	r3, [r7, #8]
 8008720:	785b      	ldrb	r3, [r3, #1]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d12f      	bne.n	8008786 <HAL_PCD_EP_DB_Transmit+0x558>
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008736:	b29b      	uxth	r3, r3
 8008738:	461a      	mov	r2, r3
 800873a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800873e:	4413      	add	r3, r2
 8008740:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	781b      	ldrb	r3, [r3, #0]
 8008748:	00da      	lsls	r2, r3, #3
 800874a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800874e:	4413      	add	r3, r2
 8008750:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008754:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008758:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800875c:	881b      	ldrh	r3, [r3, #0]
 800875e:	b29b      	uxth	r3, r3
 8008760:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008764:	b29a      	uxth	r2, r3
 8008766:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800876a:	801a      	strh	r2, [r3, #0]
 800876c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008770:	881b      	ldrh	r3, [r3, #0]
 8008772:	b29b      	uxth	r3, r3
 8008774:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008778:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800877c:	b29a      	uxth	r2, r3
 800877e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008782:	801a      	strh	r2, [r3, #0]
 8008784:	e01c      	b.n	80087c0 <HAL_PCD_EP_DB_Transmit+0x592>
 8008786:	68bb      	ldr	r3, [r7, #8]
 8008788:	785b      	ldrb	r3, [r3, #1]
 800878a:	2b01      	cmp	r3, #1
 800878c:	d118      	bne.n	80087c0 <HAL_PCD_EP_DB_Transmit+0x592>
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008796:	b29b      	uxth	r3, r3
 8008798:	461a      	mov	r2, r3
 800879a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800879e:	4413      	add	r3, r2
 80087a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	781b      	ldrb	r3, [r3, #0]
 80087a8:	00da      	lsls	r2, r3, #3
 80087aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80087ae:	4413      	add	r3, r2
 80087b0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80087b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80087b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80087bc:	2200      	movs	r2, #0
 80087be:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	78db      	ldrb	r3, [r3, #3]
 80087c4:	2b02      	cmp	r3, #2
 80087c6:	d127      	bne.n	8008818 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	461a      	mov	r2, r3
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	781b      	ldrb	r3, [r3, #0]
 80087d2:	009b      	lsls	r3, r3, #2
 80087d4:	4413      	add	r3, r2
 80087d6:	881b      	ldrh	r3, [r3, #0]
 80087d8:	b29b      	uxth	r3, r3
 80087da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80087de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087e2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80087e6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80087ea:	f083 0320 	eor.w	r3, r3, #32
 80087ee:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	461a      	mov	r2, r3
 80087f8:	68bb      	ldr	r3, [r7, #8]
 80087fa:	781b      	ldrb	r3, [r3, #0]
 80087fc:	009b      	lsls	r3, r3, #2
 80087fe:	441a      	add	r2, r3
 8008800:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008804:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008808:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800880c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008810:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008814:	b29b      	uxth	r3, r3
 8008816:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008818:	68bb      	ldr	r3, [r7, #8]
 800881a:	781b      	ldrb	r3, [r3, #0]
 800881c:	4619      	mov	r1, r3
 800881e:	68f8      	ldr	r0, [r7, #12]
 8008820:	f005 faa9 	bl	800dd76 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008824:	88fb      	ldrh	r3, [r7, #6]
 8008826:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800882a:	2b00      	cmp	r3, #0
 800882c:	d121      	bne.n	8008872 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	461a      	mov	r2, r3
 8008834:	68bb      	ldr	r3, [r7, #8]
 8008836:	781b      	ldrb	r3, [r3, #0]
 8008838:	009b      	lsls	r3, r3, #2
 800883a:	4413      	add	r3, r2
 800883c:	881b      	ldrh	r3, [r3, #0]
 800883e:	b29b      	uxth	r3, r3
 8008840:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008844:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008848:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	461a      	mov	r2, r3
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	781b      	ldrb	r3, [r3, #0]
 8008856:	009b      	lsls	r3, r3, #2
 8008858:	441a      	add	r2, r3
 800885a:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800885e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008862:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008866:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800886a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800886e:	b29b      	uxth	r3, r3
 8008870:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8008872:	2300      	movs	r3, #0
 8008874:	e113      	b.n	8008a9e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008876:	88fb      	ldrh	r3, [r7, #6]
 8008878:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800887c:	2b00      	cmp	r3, #0
 800887e:	d121      	bne.n	80088c4 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	461a      	mov	r2, r3
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	781b      	ldrb	r3, [r3, #0]
 800888a:	009b      	lsls	r3, r3, #2
 800888c:	4413      	add	r3, r2
 800888e:	881b      	ldrh	r3, [r3, #0]
 8008890:	b29b      	uxth	r3, r3
 8008892:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008896:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800889a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	461a      	mov	r2, r3
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	781b      	ldrb	r3, [r3, #0]
 80088a8:	009b      	lsls	r3, r3, #2
 80088aa:	441a      	add	r2, r3
 80088ac:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80088b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80088b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80088b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80088bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088c0:	b29b      	uxth	r3, r3
 80088c2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80088c4:	68bb      	ldr	r3, [r7, #8]
 80088c6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80088ca:	2b01      	cmp	r3, #1
 80088cc:	f040 80be 	bne.w	8008a4c <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80088d0:	68bb      	ldr	r3, [r7, #8]
 80088d2:	695a      	ldr	r2, [r3, #20]
 80088d4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80088d8:	441a      	add	r2, r3
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	69da      	ldr	r2, [r3, #28]
 80088e2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80088e6:	441a      	add	r2, r3
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	6a1a      	ldr	r2, [r3, #32]
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	691b      	ldr	r3, [r3, #16]
 80088f4:	429a      	cmp	r2, r3
 80088f6:	d309      	bcc.n	800890c <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	691b      	ldr	r3, [r3, #16]
 80088fc:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80088fe:	68bb      	ldr	r3, [r7, #8]
 8008900:	6a1a      	ldr	r2, [r3, #32]
 8008902:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008904:	1ad2      	subs	r2, r2, r3
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	621a      	str	r2, [r3, #32]
 800890a:	e015      	b.n	8008938 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	6a1b      	ldr	r3, [r3, #32]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d107      	bne.n	8008924 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8008914:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008918:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	2200      	movs	r2, #0
 800891e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008922:	e009      	b.n	8008938 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8008924:	68bb      	ldr	r3, [r7, #8]
 8008926:	6a1b      	ldr	r3, [r3, #32]
 8008928:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	2200      	movs	r2, #0
 800892e:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8008930:	68bb      	ldr	r3, [r7, #8]
 8008932:	2200      	movs	r2, #0
 8008934:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	785b      	ldrb	r3, [r3, #1]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d15f      	bne.n	8008a06 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008954:	b29b      	uxth	r3, r3
 8008956:	461a      	mov	r2, r3
 8008958:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800895a:	4413      	add	r3, r2
 800895c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	781b      	ldrb	r3, [r3, #0]
 8008962:	00da      	lsls	r2, r3, #3
 8008964:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008966:	4413      	add	r3, r2
 8008968:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800896c:	667b      	str	r3, [r7, #100]	@ 0x64
 800896e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008970:	881b      	ldrh	r3, [r3, #0]
 8008972:	b29b      	uxth	r3, r3
 8008974:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008978:	b29a      	uxth	r2, r3
 800897a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800897c:	801a      	strh	r2, [r3, #0]
 800897e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008980:	2b00      	cmp	r3, #0
 8008982:	d10a      	bne.n	800899a <HAL_PCD_EP_DB_Transmit+0x76c>
 8008984:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008986:	881b      	ldrh	r3, [r3, #0]
 8008988:	b29b      	uxth	r3, r3
 800898a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800898e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008992:	b29a      	uxth	r2, r3
 8008994:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008996:	801a      	strh	r2, [r3, #0]
 8008998:	e04e      	b.n	8008a38 <HAL_PCD_EP_DB_Transmit+0x80a>
 800899a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800899c:	2b3e      	cmp	r3, #62	@ 0x3e
 800899e:	d816      	bhi.n	80089ce <HAL_PCD_EP_DB_Transmit+0x7a0>
 80089a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80089a2:	085b      	lsrs	r3, r3, #1
 80089a4:	663b      	str	r3, [r7, #96]	@ 0x60
 80089a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80089a8:	f003 0301 	and.w	r3, r3, #1
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d002      	beq.n	80089b6 <HAL_PCD_EP_DB_Transmit+0x788>
 80089b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089b2:	3301      	adds	r3, #1
 80089b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80089b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089b8:	881b      	ldrh	r3, [r3, #0]
 80089ba:	b29a      	uxth	r2, r3
 80089bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089be:	b29b      	uxth	r3, r3
 80089c0:	029b      	lsls	r3, r3, #10
 80089c2:	b29b      	uxth	r3, r3
 80089c4:	4313      	orrs	r3, r2
 80089c6:	b29a      	uxth	r2, r3
 80089c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089ca:	801a      	strh	r2, [r3, #0]
 80089cc:	e034      	b.n	8008a38 <HAL_PCD_EP_DB_Transmit+0x80a>
 80089ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80089d0:	095b      	lsrs	r3, r3, #5
 80089d2:	663b      	str	r3, [r7, #96]	@ 0x60
 80089d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80089d6:	f003 031f 	and.w	r3, r3, #31
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d102      	bne.n	80089e4 <HAL_PCD_EP_DB_Transmit+0x7b6>
 80089de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089e0:	3b01      	subs	r3, #1
 80089e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80089e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089e6:	881b      	ldrh	r3, [r3, #0]
 80089e8:	b29a      	uxth	r2, r3
 80089ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089ec:	b29b      	uxth	r3, r3
 80089ee:	029b      	lsls	r3, r3, #10
 80089f0:	b29b      	uxth	r3, r3
 80089f2:	4313      	orrs	r3, r2
 80089f4:	b29b      	uxth	r3, r3
 80089f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089fe:	b29a      	uxth	r2, r3
 8008a00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008a02:	801a      	strh	r2, [r3, #0]
 8008a04:	e018      	b.n	8008a38 <HAL_PCD_EP_DB_Transmit+0x80a>
 8008a06:	68bb      	ldr	r3, [r7, #8]
 8008a08:	785b      	ldrb	r3, [r3, #1]
 8008a0a:	2b01      	cmp	r3, #1
 8008a0c:	d114      	bne.n	8008a38 <HAL_PCD_EP_DB_Transmit+0x80a>
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a16:	b29b      	uxth	r3, r3
 8008a18:	461a      	mov	r2, r3
 8008a1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008a1c:	4413      	add	r3, r2
 8008a1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	781b      	ldrb	r3, [r3, #0]
 8008a24:	00da      	lsls	r2, r3, #3
 8008a26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008a28:	4413      	add	r3, r2
 8008a2a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008a2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008a30:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008a32:	b29a      	uxth	r2, r3
 8008a34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a36:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	6818      	ldr	r0, [r3, #0]
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	6959      	ldr	r1, [r3, #20]
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	895a      	ldrh	r2, [r3, #10]
 8008a44:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008a46:	b29b      	uxth	r3, r3
 8008a48:	f002 ff28 	bl	800b89c <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	461a      	mov	r2, r3
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	781b      	ldrb	r3, [r3, #0]
 8008a56:	009b      	lsls	r3, r3, #2
 8008a58:	4413      	add	r3, r2
 8008a5a:	881b      	ldrh	r3, [r3, #0]
 8008a5c:	b29b      	uxth	r3, r3
 8008a5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a66:	82fb      	strh	r3, [r7, #22]
 8008a68:	8afb      	ldrh	r3, [r7, #22]
 8008a6a:	f083 0310 	eor.w	r3, r3, #16
 8008a6e:	82fb      	strh	r3, [r7, #22]
 8008a70:	8afb      	ldrh	r3, [r7, #22]
 8008a72:	f083 0320 	eor.w	r3, r3, #32
 8008a76:	82fb      	strh	r3, [r7, #22]
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	461a      	mov	r2, r3
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	781b      	ldrb	r3, [r3, #0]
 8008a82:	009b      	lsls	r3, r3, #2
 8008a84:	441a      	add	r2, r3
 8008a86:	8afb      	ldrh	r3, [r7, #22]
 8008a88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a98:	b29b      	uxth	r3, r3
 8008a9a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8008a9c:	2300      	movs	r3, #0
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3798      	adds	r7, #152	@ 0x98
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bd80      	pop	{r7, pc}

08008aa6 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8008aa6:	b480      	push	{r7}
 8008aa8:	b087      	sub	sp, #28
 8008aaa:	af00      	add	r7, sp, #0
 8008aac:	60f8      	str	r0, [r7, #12]
 8008aae:	607b      	str	r3, [r7, #4]
 8008ab0:	460b      	mov	r3, r1
 8008ab2:	817b      	strh	r3, [r7, #10]
 8008ab4:	4613      	mov	r3, r2
 8008ab6:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* Initialize ep structure */
  if ((0x80U & ep_addr) == 0x80U)
 8008ab8:	897b      	ldrh	r3, [r7, #10]
 8008aba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008abe:	b29b      	uxth	r3, r3
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d00b      	beq.n	8008adc <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008ac4:	897b      	ldrh	r3, [r7, #10]
 8008ac6:	f003 0207 	and.w	r2, r3, #7
 8008aca:	4613      	mov	r3, r2
 8008acc:	009b      	lsls	r3, r3, #2
 8008ace:	4413      	add	r3, r2
 8008ad0:	00db      	lsls	r3, r3, #3
 8008ad2:	3310      	adds	r3, #16
 8008ad4:	68fa      	ldr	r2, [r7, #12]
 8008ad6:	4413      	add	r3, r2
 8008ad8:	617b      	str	r3, [r7, #20]
 8008ada:	e009      	b.n	8008af0 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008adc:	897a      	ldrh	r2, [r7, #10]
 8008ade:	4613      	mov	r3, r2
 8008ae0:	009b      	lsls	r3, r3, #2
 8008ae2:	4413      	add	r3, r2
 8008ae4:	00db      	lsls	r3, r3, #3
 8008ae6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008aea:	68fa      	ldr	r2, [r7, #12]
 8008aec:	4413      	add	r3, r2
 8008aee:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8008af0:	893b      	ldrh	r3, [r7, #8]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d107      	bne.n	8008b06 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	2200      	movs	r2, #0
 8008afa:	731a      	strb	r2, [r3, #12]

    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	b29a      	uxth	r2, r3
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	80da      	strh	r2, [r3, #6]
 8008b04:	e00b      	b.n	8008b1e <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8008b06:	697b      	ldr	r3, [r7, #20]
 8008b08:	2201      	movs	r2, #1
 8008b0a:	731a      	strb	r2, [r3, #12]

    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	b29a      	uxth	r2, r3
 8008b10:	697b      	ldr	r3, [r7, #20]
 8008b12:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	0c1b      	lsrs	r3, r3, #16
 8008b18:	b29a      	uxth	r2, r3
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008b1e:	2300      	movs	r3, #0
}
 8008b20:	4618      	mov	r0, r3
 8008b22:	371c      	adds	r7, #28
 8008b24:	46bd      	mov	sp, r7
 8008b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2a:	4770      	bx	lr

08008b2c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	b085      	sub	sp, #20
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2201      	movs	r2, #1
 8008b3e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
  hpcd->LPM_State = LPM_L0;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2200      	movs	r2, #0
 8008b46:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008b50:	b29b      	uxth	r3, r3
 8008b52:	f043 0301 	orr.w	r3, r3, #1
 8008b56:	b29a      	uxth	r2, r3
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008b64:	b29b      	uxth	r3, r3
 8008b66:	f043 0302 	orr.w	r3, r3, #2
 8008b6a:	b29a      	uxth	r2, r3
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8008b72:	2300      	movs	r3, #0
}
 8008b74:	4618      	mov	r0, r3
 8008b76:	3714      	adds	r7, #20
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7e:	4770      	bx	lr

08008b80 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8008b80:	b480      	push	{r7}
 8008b82:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8008b84:	4b04      	ldr	r3, [pc, #16]	@ (8008b98 <HAL_PWREx_GetVoltageRange+0x18>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b94:	4770      	bx	lr
 8008b96:	bf00      	nop
 8008b98:	40007000 	.word	0x40007000

08008b9c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008b9c:	b480      	push	{r7}
 8008b9e:	b085      	sub	sp, #20
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008baa:	d130      	bne.n	8008c0e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8008bac:	4b23      	ldr	r3, [pc, #140]	@ (8008c3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008bb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bb8:	d038      	beq.n	8008c2c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008bba:	4b20      	ldr	r3, [pc, #128]	@ (8008c3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008bc2:	4a1e      	ldr	r2, [pc, #120]	@ (8008c3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008bc4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008bc8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008bca:	4b1d      	ldr	r3, [pc, #116]	@ (8008c40 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	2232      	movs	r2, #50	@ 0x32
 8008bd0:	fb02 f303 	mul.w	r3, r2, r3
 8008bd4:	4a1b      	ldr	r2, [pc, #108]	@ (8008c44 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8008bd6:	fba2 2303 	umull	r2, r3, r2, r3
 8008bda:	0c9b      	lsrs	r3, r3, #18
 8008bdc:	3301      	adds	r3, #1
 8008bde:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008be0:	e002      	b.n	8008be8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	3b01      	subs	r3, #1
 8008be6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008be8:	4b14      	ldr	r3, [pc, #80]	@ (8008c3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008bea:	695b      	ldr	r3, [r3, #20]
 8008bec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008bf0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008bf4:	d102      	bne.n	8008bfc <HAL_PWREx_ControlVoltageScaling+0x60>
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d1f2      	bne.n	8008be2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8008c3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008bfe:	695b      	ldr	r3, [r3, #20]
 8008c00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c08:	d110      	bne.n	8008c2c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8008c0a:	2303      	movs	r3, #3
 8008c0c:	e00f      	b.n	8008c2e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8008c0e:	4b0b      	ldr	r3, [pc, #44]	@ (8008c3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008c16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c1a:	d007      	beq.n	8008c2c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008c1c:	4b07      	ldr	r3, [pc, #28]	@ (8008c3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008c24:	4a05      	ldr	r2, [pc, #20]	@ (8008c3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008c26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008c2a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8008c2c:	2300      	movs	r3, #0
}
 8008c2e:	4618      	mov	r0, r3
 8008c30:	3714      	adds	r7, #20
 8008c32:	46bd      	mov	sp, r7
 8008c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c38:	4770      	bx	lr
 8008c3a:	bf00      	nop
 8008c3c:	40007000 	.word	0x40007000
 8008c40:	200000a0 	.word	0x200000a0
 8008c44:	431bde83 	.word	0x431bde83

08008c48 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8008c48:	b480      	push	{r7}
 8008c4a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8008c4c:	4b05      	ldr	r3, [pc, #20]	@ (8008c64 <HAL_PWREx_EnableVddUSB+0x1c>)
 8008c4e:	685b      	ldr	r3, [r3, #4]
 8008c50:	4a04      	ldr	r2, [pc, #16]	@ (8008c64 <HAL_PWREx_EnableVddUSB+0x1c>)
 8008c52:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008c56:	6053      	str	r3, [r2, #4]
}
 8008c58:	bf00      	nop
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c60:	4770      	bx	lr
 8008c62:	bf00      	nop
 8008c64:	40007000 	.word	0x40007000

08008c68 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b08a      	sub	sp, #40	@ 0x28
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d102      	bne.n	8008c7c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008c76:	2301      	movs	r3, #1
 8008c78:	f000 bc4f 	b.w	800951a <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008c7c:	4b97      	ldr	r3, [pc, #604]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008c7e:	689b      	ldr	r3, [r3, #8]
 8008c80:	f003 030c 	and.w	r3, r3, #12
 8008c84:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008c86:	4b95      	ldr	r3, [pc, #596]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008c88:	68db      	ldr	r3, [r3, #12]
 8008c8a:	f003 0303 	and.w	r3, r3, #3
 8008c8e:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f003 0310 	and.w	r3, r3, #16
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	f000 80e6 	beq.w	8008e6a <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008c9e:	6a3b      	ldr	r3, [r7, #32]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d007      	beq.n	8008cb4 <HAL_RCC_OscConfig+0x4c>
 8008ca4:	6a3b      	ldr	r3, [r7, #32]
 8008ca6:	2b0c      	cmp	r3, #12
 8008ca8:	f040 808d 	bne.w	8008dc6 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8008cac:	69fb      	ldr	r3, [r7, #28]
 8008cae:	2b01      	cmp	r3, #1
 8008cb0:	f040 8089 	bne.w	8008dc6 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008cb4:	4b89      	ldr	r3, [pc, #548]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f003 0302 	and.w	r3, r3, #2
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d006      	beq.n	8008cce <HAL_RCC_OscConfig+0x66>
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	69db      	ldr	r3, [r3, #28]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d102      	bne.n	8008cce <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8008cc8:	2301      	movs	r3, #1
 8008cca:	f000 bc26 	b.w	800951a <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008cd2:	4b82      	ldr	r3, [pc, #520]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f003 0308 	and.w	r3, r3, #8
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d004      	beq.n	8008ce8 <HAL_RCC_OscConfig+0x80>
 8008cde:	4b7f      	ldr	r3, [pc, #508]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008ce6:	e005      	b.n	8008cf4 <HAL_RCC_OscConfig+0x8c>
 8008ce8:	4b7c      	ldr	r3, [pc, #496]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008cea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008cee:	091b      	lsrs	r3, r3, #4
 8008cf0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d224      	bcs.n	8008d42 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	f000 fda1 	bl	8009844 <RCC_SetFlashLatencyFromMSIRange>
 8008d02:	4603      	mov	r3, r0
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d002      	beq.n	8008d0e <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8008d08:	2301      	movs	r3, #1
 8008d0a:	f000 bc06 	b.w	800951a <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008d0e:	4b73      	ldr	r3, [pc, #460]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	4a72      	ldr	r2, [pc, #456]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008d14:	f043 0308 	orr.w	r3, r3, #8
 8008d18:	6013      	str	r3, [r2, #0]
 8008d1a:	4b70      	ldr	r3, [pc, #448]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d26:	496d      	ldr	r1, [pc, #436]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008d2c:	4b6b      	ldr	r3, [pc, #428]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008d2e:	685b      	ldr	r3, [r3, #4]
 8008d30:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	6a1b      	ldr	r3, [r3, #32]
 8008d38:	021b      	lsls	r3, r3, #8
 8008d3a:	4968      	ldr	r1, [pc, #416]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008d3c:	4313      	orrs	r3, r2
 8008d3e:	604b      	str	r3, [r1, #4]
 8008d40:	e025      	b.n	8008d8e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008d42:	4b66      	ldr	r3, [pc, #408]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	4a65      	ldr	r2, [pc, #404]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008d48:	f043 0308 	orr.w	r3, r3, #8
 8008d4c:	6013      	str	r3, [r2, #0]
 8008d4e:	4b63      	ldr	r3, [pc, #396]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d5a:	4960      	ldr	r1, [pc, #384]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008d60:	4b5e      	ldr	r3, [pc, #376]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008d62:	685b      	ldr	r3, [r3, #4]
 8008d64:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	6a1b      	ldr	r3, [r3, #32]
 8008d6c:	021b      	lsls	r3, r3, #8
 8008d6e:	495b      	ldr	r1, [pc, #364]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008d70:	4313      	orrs	r3, r2
 8008d72:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008d74:	6a3b      	ldr	r3, [r7, #32]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d109      	bne.n	8008d8e <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d7e:	4618      	mov	r0, r3
 8008d80:	f000 fd60 	bl	8009844 <RCC_SetFlashLatencyFromMSIRange>
 8008d84:	4603      	mov	r3, r0
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d001      	beq.n	8008d8e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8008d8a:	2301      	movs	r3, #1
 8008d8c:	e3c5      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008d8e:	f000 fccd 	bl	800972c <HAL_RCC_GetSysClockFreq>
 8008d92:	4602      	mov	r2, r0
 8008d94:	4b51      	ldr	r3, [pc, #324]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008d96:	689b      	ldr	r3, [r3, #8]
 8008d98:	091b      	lsrs	r3, r3, #4
 8008d9a:	f003 030f 	and.w	r3, r3, #15
 8008d9e:	4950      	ldr	r1, [pc, #320]	@ (8008ee0 <HAL_RCC_OscConfig+0x278>)
 8008da0:	5ccb      	ldrb	r3, [r1, r3]
 8008da2:	f003 031f 	and.w	r3, r3, #31
 8008da6:	fa22 f303 	lsr.w	r3, r2, r3
 8008daa:	4a4e      	ldr	r2, [pc, #312]	@ (8008ee4 <HAL_RCC_OscConfig+0x27c>)
 8008dac:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8008dae:	4b4e      	ldr	r3, [pc, #312]	@ (8008ee8 <HAL_RCC_OscConfig+0x280>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	4618      	mov	r0, r3
 8008db4:	f7fb fcee 	bl	8004794 <HAL_InitTick>
 8008db8:	4603      	mov	r3, r0
 8008dba:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8008dbc:	7dfb      	ldrb	r3, [r7, #23]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d052      	beq.n	8008e68 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8008dc2:	7dfb      	ldrb	r3, [r7, #23]
 8008dc4:	e3a9      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	69db      	ldr	r3, [r3, #28]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d032      	beq.n	8008e34 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8008dce:	4b43      	ldr	r3, [pc, #268]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	4a42      	ldr	r2, [pc, #264]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008dd4:	f043 0301 	orr.w	r3, r3, #1
 8008dd8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008dda:	f7fb fd2b 	bl	8004834 <HAL_GetTick>
 8008dde:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008de0:	e008      	b.n	8008df4 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008de2:	f7fb fd27 	bl	8004834 <HAL_GetTick>
 8008de6:	4602      	mov	r2, r0
 8008de8:	69bb      	ldr	r3, [r7, #24]
 8008dea:	1ad3      	subs	r3, r2, r3
 8008dec:	2b02      	cmp	r3, #2
 8008dee:	d901      	bls.n	8008df4 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8008df0:	2303      	movs	r3, #3
 8008df2:	e392      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008df4:	4b39      	ldr	r3, [pc, #228]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f003 0302 	and.w	r3, r3, #2
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d0f0      	beq.n	8008de2 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008e00:	4b36      	ldr	r3, [pc, #216]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	4a35      	ldr	r2, [pc, #212]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008e06:	f043 0308 	orr.w	r3, r3, #8
 8008e0a:	6013      	str	r3, [r2, #0]
 8008e0c:	4b33      	ldr	r3, [pc, #204]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e18:	4930      	ldr	r1, [pc, #192]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008e1a:	4313      	orrs	r3, r2
 8008e1c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008e1e:	4b2f      	ldr	r3, [pc, #188]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008e20:	685b      	ldr	r3, [r3, #4]
 8008e22:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6a1b      	ldr	r3, [r3, #32]
 8008e2a:	021b      	lsls	r3, r3, #8
 8008e2c:	492b      	ldr	r1, [pc, #172]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008e2e:	4313      	orrs	r3, r2
 8008e30:	604b      	str	r3, [r1, #4]
 8008e32:	e01a      	b.n	8008e6a <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8008e34:	4b29      	ldr	r3, [pc, #164]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	4a28      	ldr	r2, [pc, #160]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008e3a:	f023 0301 	bic.w	r3, r3, #1
 8008e3e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008e40:	f7fb fcf8 	bl	8004834 <HAL_GetTick>
 8008e44:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008e46:	e008      	b.n	8008e5a <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008e48:	f7fb fcf4 	bl	8004834 <HAL_GetTick>
 8008e4c:	4602      	mov	r2, r0
 8008e4e:	69bb      	ldr	r3, [r7, #24]
 8008e50:	1ad3      	subs	r3, r2, r3
 8008e52:	2b02      	cmp	r3, #2
 8008e54:	d901      	bls.n	8008e5a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008e56:	2303      	movs	r3, #3
 8008e58:	e35f      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008e5a:	4b20      	ldr	r3, [pc, #128]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	f003 0302 	and.w	r3, r3, #2
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d1f0      	bne.n	8008e48 <HAL_RCC_OscConfig+0x1e0>
 8008e66:	e000      	b.n	8008e6a <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008e68:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	f003 0301 	and.w	r3, r3, #1
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d073      	beq.n	8008f5e <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8008e76:	6a3b      	ldr	r3, [r7, #32]
 8008e78:	2b08      	cmp	r3, #8
 8008e7a:	d005      	beq.n	8008e88 <HAL_RCC_OscConfig+0x220>
 8008e7c:	6a3b      	ldr	r3, [r7, #32]
 8008e7e:	2b0c      	cmp	r3, #12
 8008e80:	d10e      	bne.n	8008ea0 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8008e82:	69fb      	ldr	r3, [r7, #28]
 8008e84:	2b03      	cmp	r3, #3
 8008e86:	d10b      	bne.n	8008ea0 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008e88:	4b14      	ldr	r3, [pc, #80]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d063      	beq.n	8008f5c <HAL_RCC_OscConfig+0x2f4>
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	685b      	ldr	r3, [r3, #4]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d15f      	bne.n	8008f5c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8008e9c:	2301      	movs	r3, #1
 8008e9e:	e33c      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	685b      	ldr	r3, [r3, #4]
 8008ea4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ea8:	d106      	bne.n	8008eb8 <HAL_RCC_OscConfig+0x250>
 8008eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	4a0b      	ldr	r2, [pc, #44]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008eb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008eb4:	6013      	str	r3, [r2, #0]
 8008eb6:	e025      	b.n	8008f04 <HAL_RCC_OscConfig+0x29c>
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	685b      	ldr	r3, [r3, #4]
 8008ebc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008ec0:	d114      	bne.n	8008eec <HAL_RCC_OscConfig+0x284>
 8008ec2:	4b06      	ldr	r3, [pc, #24]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	4a05      	ldr	r2, [pc, #20]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008ec8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008ecc:	6013      	str	r3, [r2, #0]
 8008ece:	4b03      	ldr	r3, [pc, #12]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	4a02      	ldr	r2, [pc, #8]	@ (8008edc <HAL_RCC_OscConfig+0x274>)
 8008ed4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ed8:	6013      	str	r3, [r2, #0]
 8008eda:	e013      	b.n	8008f04 <HAL_RCC_OscConfig+0x29c>
 8008edc:	40021000 	.word	0x40021000
 8008ee0:	0800fa24 	.word	0x0800fa24
 8008ee4:	200000a0 	.word	0x200000a0
 8008ee8:	200000a4 	.word	0x200000a4
 8008eec:	4b8f      	ldr	r3, [pc, #572]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	4a8e      	ldr	r2, [pc, #568]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 8008ef2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008ef6:	6013      	str	r3, [r2, #0]
 8008ef8:	4b8c      	ldr	r3, [pc, #560]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	4a8b      	ldr	r2, [pc, #556]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 8008efe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008f02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d013      	beq.n	8008f34 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f0c:	f7fb fc92 	bl	8004834 <HAL_GetTick>
 8008f10:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008f12:	e008      	b.n	8008f26 <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008f14:	f7fb fc8e 	bl	8004834 <HAL_GetTick>
 8008f18:	4602      	mov	r2, r0
 8008f1a:	69bb      	ldr	r3, [r7, #24]
 8008f1c:	1ad3      	subs	r3, r2, r3
 8008f1e:	2b64      	cmp	r3, #100	@ 0x64
 8008f20:	d901      	bls.n	8008f26 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8008f22:	2303      	movs	r3, #3
 8008f24:	e2f9      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008f26:	4b81      	ldr	r3, [pc, #516]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d0f0      	beq.n	8008f14 <HAL_RCC_OscConfig+0x2ac>
 8008f32:	e014      	b.n	8008f5e <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f34:	f7fb fc7e 	bl	8004834 <HAL_GetTick>
 8008f38:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008f3a:	e008      	b.n	8008f4e <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008f3c:	f7fb fc7a 	bl	8004834 <HAL_GetTick>
 8008f40:	4602      	mov	r2, r0
 8008f42:	69bb      	ldr	r3, [r7, #24]
 8008f44:	1ad3      	subs	r3, r2, r3
 8008f46:	2b64      	cmp	r3, #100	@ 0x64
 8008f48:	d901      	bls.n	8008f4e <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8008f4a:	2303      	movs	r3, #3
 8008f4c:	e2e5      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008f4e:	4b77      	ldr	r3, [pc, #476]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d1f0      	bne.n	8008f3c <HAL_RCC_OscConfig+0x2d4>
 8008f5a:	e000      	b.n	8008f5e <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008f5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f003 0302 	and.w	r3, r3, #2
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d060      	beq.n	800902c <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8008f6a:	6a3b      	ldr	r3, [r7, #32]
 8008f6c:	2b04      	cmp	r3, #4
 8008f6e:	d005      	beq.n	8008f7c <HAL_RCC_OscConfig+0x314>
 8008f70:	6a3b      	ldr	r3, [r7, #32]
 8008f72:	2b0c      	cmp	r3, #12
 8008f74:	d119      	bne.n	8008faa <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8008f76:	69fb      	ldr	r3, [r7, #28]
 8008f78:	2b02      	cmp	r3, #2
 8008f7a:	d116      	bne.n	8008faa <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008f7c:	4b6b      	ldr	r3, [pc, #428]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d005      	beq.n	8008f94 <HAL_RCC_OscConfig+0x32c>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	68db      	ldr	r3, [r3, #12]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d101      	bne.n	8008f94 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8008f90:	2301      	movs	r3, #1
 8008f92:	e2c2      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008f94:	4b65      	ldr	r3, [pc, #404]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 8008f96:	685b      	ldr	r3, [r3, #4]
 8008f98:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	691b      	ldr	r3, [r3, #16]
 8008fa0:	061b      	lsls	r3, r3, #24
 8008fa2:	4962      	ldr	r1, [pc, #392]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 8008fa4:	4313      	orrs	r3, r2
 8008fa6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008fa8:	e040      	b.n	800902c <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	68db      	ldr	r3, [r3, #12]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d023      	beq.n	8008ffa <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008fb2:	4b5e      	ldr	r3, [pc, #376]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	4a5d      	ldr	r2, [pc, #372]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 8008fb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008fbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fbe:	f7fb fc39 	bl	8004834 <HAL_GetTick>
 8008fc2:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008fc4:	e008      	b.n	8008fd8 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008fc6:	f7fb fc35 	bl	8004834 <HAL_GetTick>
 8008fca:	4602      	mov	r2, r0
 8008fcc:	69bb      	ldr	r3, [r7, #24]
 8008fce:	1ad3      	subs	r3, r2, r3
 8008fd0:	2b02      	cmp	r3, #2
 8008fd2:	d901      	bls.n	8008fd8 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8008fd4:	2303      	movs	r3, #3
 8008fd6:	e2a0      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008fd8:	4b54      	ldr	r3, [pc, #336]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d0f0      	beq.n	8008fc6 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008fe4:	4b51      	ldr	r3, [pc, #324]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 8008fe6:	685b      	ldr	r3, [r3, #4]
 8008fe8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	691b      	ldr	r3, [r3, #16]
 8008ff0:	061b      	lsls	r3, r3, #24
 8008ff2:	494e      	ldr	r1, [pc, #312]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 8008ff4:	4313      	orrs	r3, r2
 8008ff6:	604b      	str	r3, [r1, #4]
 8008ff8:	e018      	b.n	800902c <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008ffa:	4b4c      	ldr	r3, [pc, #304]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	4a4b      	ldr	r2, [pc, #300]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 8009000:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009004:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009006:	f7fb fc15 	bl	8004834 <HAL_GetTick>
 800900a:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800900c:	e008      	b.n	8009020 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800900e:	f7fb fc11 	bl	8004834 <HAL_GetTick>
 8009012:	4602      	mov	r2, r0
 8009014:	69bb      	ldr	r3, [r7, #24]
 8009016:	1ad3      	subs	r3, r2, r3
 8009018:	2b02      	cmp	r3, #2
 800901a:	d901      	bls.n	8009020 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 800901c:	2303      	movs	r3, #3
 800901e:	e27c      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009020:	4b42      	ldr	r3, [pc, #264]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009028:	2b00      	cmp	r3, #0
 800902a:	d1f0      	bne.n	800900e <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f003 0308 	and.w	r3, r3, #8
 8009034:	2b00      	cmp	r3, #0
 8009036:	f000 8082 	beq.w	800913e <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	695b      	ldr	r3, [r3, #20]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d05f      	beq.n	8009102 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8009042:	4b3a      	ldr	r3, [pc, #232]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 8009044:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009048:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	699a      	ldr	r2, [r3, #24]
 800904e:	693b      	ldr	r3, [r7, #16]
 8009050:	f003 0310 	and.w	r3, r3, #16
 8009054:	429a      	cmp	r2, r3
 8009056:	d037      	beq.n	80090c8 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8009058:	693b      	ldr	r3, [r7, #16]
 800905a:	f003 0302 	and.w	r3, r3, #2
 800905e:	2b00      	cmp	r3, #0
 8009060:	d006      	beq.n	8009070 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8009062:	693b      	ldr	r3, [r7, #16]
 8009064:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8009068:	2b00      	cmp	r3, #0
 800906a:	d101      	bne.n	8009070 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 800906c:	2301      	movs	r3, #1
 800906e:	e254      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8009070:	693b      	ldr	r3, [r7, #16]
 8009072:	f003 0301 	and.w	r3, r3, #1
 8009076:	2b00      	cmp	r3, #0
 8009078:	d01b      	beq.n	80090b2 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 800907a:	4b2c      	ldr	r3, [pc, #176]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 800907c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009080:	4a2a      	ldr	r2, [pc, #168]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 8009082:	f023 0301 	bic.w	r3, r3, #1
 8009086:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800908a:	f7fb fbd3 	bl	8004834 <HAL_GetTick>
 800908e:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009090:	e008      	b.n	80090a4 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009092:	f7fb fbcf 	bl	8004834 <HAL_GetTick>
 8009096:	4602      	mov	r2, r0
 8009098:	69bb      	ldr	r3, [r7, #24]
 800909a:	1ad3      	subs	r3, r2, r3
 800909c:	2b11      	cmp	r3, #17
 800909e:	d901      	bls.n	80090a4 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 80090a0:	2303      	movs	r3, #3
 80090a2:	e23a      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80090a4:	4b21      	ldr	r3, [pc, #132]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 80090a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80090aa:	f003 0302 	and.w	r3, r3, #2
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d1ef      	bne.n	8009092 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 80090b2:	4b1e      	ldr	r3, [pc, #120]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 80090b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80090b8:	f023 0210 	bic.w	r2, r3, #16
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	699b      	ldr	r3, [r3, #24]
 80090c0:	491a      	ldr	r1, [pc, #104]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 80090c2:	4313      	orrs	r3, r2
 80090c4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80090c8:	4b18      	ldr	r3, [pc, #96]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 80090ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80090ce:	4a17      	ldr	r2, [pc, #92]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 80090d0:	f043 0301 	orr.w	r3, r3, #1
 80090d4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80090d8:	f7fb fbac 	bl	8004834 <HAL_GetTick>
 80090dc:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80090de:	e008      	b.n	80090f2 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80090e0:	f7fb fba8 	bl	8004834 <HAL_GetTick>
 80090e4:	4602      	mov	r2, r0
 80090e6:	69bb      	ldr	r3, [r7, #24]
 80090e8:	1ad3      	subs	r3, r2, r3
 80090ea:	2b11      	cmp	r3, #17
 80090ec:	d901      	bls.n	80090f2 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 80090ee:	2303      	movs	r3, #3
 80090f0:	e213      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80090f2:	4b0e      	ldr	r3, [pc, #56]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 80090f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80090f8:	f003 0302 	and.w	r3, r3, #2
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d0ef      	beq.n	80090e0 <HAL_RCC_OscConfig+0x478>
 8009100:	e01d      	b.n	800913e <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009102:	4b0a      	ldr	r3, [pc, #40]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 8009104:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009108:	4a08      	ldr	r2, [pc, #32]	@ (800912c <HAL_RCC_OscConfig+0x4c4>)
 800910a:	f023 0301 	bic.w	r3, r3, #1
 800910e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009112:	f7fb fb8f 	bl	8004834 <HAL_GetTick>
 8009116:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009118:	e00a      	b.n	8009130 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800911a:	f7fb fb8b 	bl	8004834 <HAL_GetTick>
 800911e:	4602      	mov	r2, r0
 8009120:	69bb      	ldr	r3, [r7, #24]
 8009122:	1ad3      	subs	r3, r2, r3
 8009124:	2b11      	cmp	r3, #17
 8009126:	d903      	bls.n	8009130 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8009128:	2303      	movs	r3, #3
 800912a:	e1f6      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
 800912c:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009130:	4ba9      	ldr	r3, [pc, #676]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 8009132:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009136:	f003 0302 	and.w	r3, r3, #2
 800913a:	2b00      	cmp	r3, #0
 800913c:	d1ed      	bne.n	800911a <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	f003 0304 	and.w	r3, r3, #4
 8009146:	2b00      	cmp	r3, #0
 8009148:	f000 80bd 	beq.w	80092c6 <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800914c:	2300      	movs	r3, #0
 800914e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8009152:	4ba1      	ldr	r3, [pc, #644]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 8009154:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009156:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800915a:	2b00      	cmp	r3, #0
 800915c:	d10e      	bne.n	800917c <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800915e:	4b9e      	ldr	r3, [pc, #632]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 8009160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009162:	4a9d      	ldr	r2, [pc, #628]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 8009164:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009168:	6593      	str	r3, [r2, #88]	@ 0x58
 800916a:	4b9b      	ldr	r3, [pc, #620]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 800916c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800916e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009172:	60fb      	str	r3, [r7, #12]
 8009174:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009176:	2301      	movs	r3, #1
 8009178:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800917c:	4b97      	ldr	r3, [pc, #604]	@ (80093dc <HAL_RCC_OscConfig+0x774>)
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009184:	2b00      	cmp	r3, #0
 8009186:	d118      	bne.n	80091ba <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009188:	4b94      	ldr	r3, [pc, #592]	@ (80093dc <HAL_RCC_OscConfig+0x774>)
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	4a93      	ldr	r2, [pc, #588]	@ (80093dc <HAL_RCC_OscConfig+0x774>)
 800918e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009192:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009194:	f7fb fb4e 	bl	8004834 <HAL_GetTick>
 8009198:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800919a:	e008      	b.n	80091ae <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800919c:	f7fb fb4a 	bl	8004834 <HAL_GetTick>
 80091a0:	4602      	mov	r2, r0
 80091a2:	69bb      	ldr	r3, [r7, #24]
 80091a4:	1ad3      	subs	r3, r2, r3
 80091a6:	2b02      	cmp	r3, #2
 80091a8:	d901      	bls.n	80091ae <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 80091aa:	2303      	movs	r3, #3
 80091ac:	e1b5      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80091ae:	4b8b      	ldr	r3, [pc, #556]	@ (80093dc <HAL_RCC_OscConfig+0x774>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d0f0      	beq.n	800919c <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	689b      	ldr	r3, [r3, #8]
 80091be:	f003 0301 	and.w	r3, r3, #1
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d02c      	beq.n	8009220 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 80091c6:	4b84      	ldr	r3, [pc, #528]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 80091c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091cc:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	689b      	ldr	r3, [r3, #8]
 80091d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091d8:	497f      	ldr	r1, [pc, #508]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 80091da:	4313      	orrs	r3, r2
 80091dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	689b      	ldr	r3, [r3, #8]
 80091e4:	f003 0304 	and.w	r3, r3, #4
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d010      	beq.n	800920e <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80091ec:	4b7a      	ldr	r3, [pc, #488]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 80091ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091f2:	4a79      	ldr	r2, [pc, #484]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 80091f4:	f043 0304 	orr.w	r3, r3, #4
 80091f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80091fc:	4b76      	ldr	r3, [pc, #472]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 80091fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009202:	4a75      	ldr	r2, [pc, #468]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 8009204:	f043 0301 	orr.w	r3, r3, #1
 8009208:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800920c:	e018      	b.n	8009240 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800920e:	4b72      	ldr	r3, [pc, #456]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 8009210:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009214:	4a70      	ldr	r2, [pc, #448]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 8009216:	f043 0301 	orr.w	r3, r3, #1
 800921a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800921e:	e00f      	b.n	8009240 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009220:	4b6d      	ldr	r3, [pc, #436]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 8009222:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009226:	4a6c      	ldr	r2, [pc, #432]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 8009228:	f023 0301 	bic.w	r3, r3, #1
 800922c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8009230:	4b69      	ldr	r3, [pc, #420]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 8009232:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009236:	4a68      	ldr	r2, [pc, #416]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 8009238:	f023 0304 	bic.w	r3, r3, #4
 800923c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	689b      	ldr	r3, [r3, #8]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d016      	beq.n	8009276 <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009248:	f7fb faf4 	bl	8004834 <HAL_GetTick>
 800924c:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800924e:	e00a      	b.n	8009266 <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009250:	f7fb faf0 	bl	8004834 <HAL_GetTick>
 8009254:	4602      	mov	r2, r0
 8009256:	69bb      	ldr	r3, [r7, #24]
 8009258:	1ad3      	subs	r3, r2, r3
 800925a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800925e:	4293      	cmp	r3, r2
 8009260:	d901      	bls.n	8009266 <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8009262:	2303      	movs	r3, #3
 8009264:	e159      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009266:	4b5c      	ldr	r3, [pc, #368]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 8009268:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800926c:	f003 0302 	and.w	r3, r3, #2
 8009270:	2b00      	cmp	r3, #0
 8009272:	d0ed      	beq.n	8009250 <HAL_RCC_OscConfig+0x5e8>
 8009274:	e01d      	b.n	80092b2 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009276:	f7fb fadd 	bl	8004834 <HAL_GetTick>
 800927a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800927c:	e00a      	b.n	8009294 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800927e:	f7fb fad9 	bl	8004834 <HAL_GetTick>
 8009282:	4602      	mov	r2, r0
 8009284:	69bb      	ldr	r3, [r7, #24]
 8009286:	1ad3      	subs	r3, r2, r3
 8009288:	f241 3288 	movw	r2, #5000	@ 0x1388
 800928c:	4293      	cmp	r3, r2
 800928e:	d901      	bls.n	8009294 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8009290:	2303      	movs	r3, #3
 8009292:	e142      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009294:	4b50      	ldr	r3, [pc, #320]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 8009296:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800929a:	f003 0302 	and.w	r3, r3, #2
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d1ed      	bne.n	800927e <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 80092a2:	4b4d      	ldr	r3, [pc, #308]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 80092a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092a8:	4a4b      	ldr	r2, [pc, #300]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 80092aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80092ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80092b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80092b6:	2b01      	cmp	r3, #1
 80092b8:	d105      	bne.n	80092c6 <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80092ba:	4b47      	ldr	r3, [pc, #284]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 80092bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092be:	4a46      	ldr	r2, [pc, #280]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 80092c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80092c4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f003 0320 	and.w	r3, r3, #32
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d03c      	beq.n	800934c <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d01c      	beq.n	8009314 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80092da:	4b3f      	ldr	r3, [pc, #252]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 80092dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80092e0:	4a3d      	ldr	r2, [pc, #244]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 80092e2:	f043 0301 	orr.w	r3, r3, #1
 80092e6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80092ea:	f7fb faa3 	bl	8004834 <HAL_GetTick>
 80092ee:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80092f0:	e008      	b.n	8009304 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80092f2:	f7fb fa9f 	bl	8004834 <HAL_GetTick>
 80092f6:	4602      	mov	r2, r0
 80092f8:	69bb      	ldr	r3, [r7, #24]
 80092fa:	1ad3      	subs	r3, r2, r3
 80092fc:	2b02      	cmp	r3, #2
 80092fe:	d901      	bls.n	8009304 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8009300:	2303      	movs	r3, #3
 8009302:	e10a      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009304:	4b34      	ldr	r3, [pc, #208]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 8009306:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800930a:	f003 0302 	and.w	r3, r3, #2
 800930e:	2b00      	cmp	r3, #0
 8009310:	d0ef      	beq.n	80092f2 <HAL_RCC_OscConfig+0x68a>
 8009312:	e01b      	b.n	800934c <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009314:	4b30      	ldr	r3, [pc, #192]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 8009316:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800931a:	4a2f      	ldr	r2, [pc, #188]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 800931c:	f023 0301 	bic.w	r3, r3, #1
 8009320:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009324:	f7fb fa86 	bl	8004834 <HAL_GetTick>
 8009328:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800932a:	e008      	b.n	800933e <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800932c:	f7fb fa82 	bl	8004834 <HAL_GetTick>
 8009330:	4602      	mov	r2, r0
 8009332:	69bb      	ldr	r3, [r7, #24]
 8009334:	1ad3      	subs	r3, r2, r3
 8009336:	2b02      	cmp	r3, #2
 8009338:	d901      	bls.n	800933e <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 800933a:	2303      	movs	r3, #3
 800933c:	e0ed      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800933e:	4b26      	ldr	r3, [pc, #152]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 8009340:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009344:	f003 0302 	and.w	r3, r3, #2
 8009348:	2b00      	cmp	r3, #0
 800934a:	d1ef      	bne.n	800932c <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009350:	2b00      	cmp	r3, #0
 8009352:	f000 80e1 	beq.w	8009518 <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800935a:	2b02      	cmp	r3, #2
 800935c:	f040 80b5 	bne.w	80094ca <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8009360:	4b1d      	ldr	r3, [pc, #116]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 8009362:	68db      	ldr	r3, [r3, #12]
 8009364:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009366:	69fb      	ldr	r3, [r7, #28]
 8009368:	f003 0203 	and.w	r2, r3, #3
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009370:	429a      	cmp	r2, r3
 8009372:	d124      	bne.n	80093be <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009374:	69fb      	ldr	r3, [r7, #28]
 8009376:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800937e:	3b01      	subs	r3, #1
 8009380:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009382:	429a      	cmp	r2, r3
 8009384:	d11b      	bne.n	80093be <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009386:	69fb      	ldr	r3, [r7, #28]
 8009388:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009390:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009392:	429a      	cmp	r2, r3
 8009394:	d113      	bne.n	80093be <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009396:	69fb      	ldr	r3, [r7, #28]
 8009398:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093a0:	085b      	lsrs	r3, r3, #1
 80093a2:	3b01      	subs	r3, #1
 80093a4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80093a6:	429a      	cmp	r2, r3
 80093a8:	d109      	bne.n	80093be <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80093aa:	69fb      	ldr	r3, [r7, #28]
 80093ac:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093b4:	085b      	lsrs	r3, r3, #1
 80093b6:	3b01      	subs	r3, #1
 80093b8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80093ba:	429a      	cmp	r2, r3
 80093bc:	d05f      	beq.n	800947e <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80093be:	6a3b      	ldr	r3, [r7, #32]
 80093c0:	2b0c      	cmp	r3, #12
 80093c2:	d05a      	beq.n	800947a <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80093c4:	4b04      	ldr	r3, [pc, #16]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	4a03      	ldr	r2, [pc, #12]	@ (80093d8 <HAL_RCC_OscConfig+0x770>)
 80093ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80093ce:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80093d0:	f7fb fa30 	bl	8004834 <HAL_GetTick>
 80093d4:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80093d6:	e00c      	b.n	80093f2 <HAL_RCC_OscConfig+0x78a>
 80093d8:	40021000 	.word	0x40021000
 80093dc:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80093e0:	f7fb fa28 	bl	8004834 <HAL_GetTick>
 80093e4:	4602      	mov	r2, r0
 80093e6:	69bb      	ldr	r3, [r7, #24]
 80093e8:	1ad3      	subs	r3, r2, r3
 80093ea:	2b02      	cmp	r3, #2
 80093ec:	d901      	bls.n	80093f2 <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 80093ee:	2303      	movs	r3, #3
 80093f0:	e093      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80093f2:	4b4c      	ldr	r3, [pc, #304]	@ (8009524 <HAL_RCC_OscConfig+0x8bc>)
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d1f0      	bne.n	80093e0 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80093fe:	4b49      	ldr	r3, [pc, #292]	@ (8009524 <HAL_RCC_OscConfig+0x8bc>)
 8009400:	68da      	ldr	r2, [r3, #12]
 8009402:	4b49      	ldr	r3, [pc, #292]	@ (8009528 <HAL_RCC_OscConfig+0x8c0>)
 8009404:	4013      	ands	r3, r2
 8009406:	687a      	ldr	r2, [r7, #4]
 8009408:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800940a:	687a      	ldr	r2, [r7, #4]
 800940c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800940e:	3a01      	subs	r2, #1
 8009410:	0112      	lsls	r2, r2, #4
 8009412:	4311      	orrs	r1, r2
 8009414:	687a      	ldr	r2, [r7, #4]
 8009416:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009418:	0212      	lsls	r2, r2, #8
 800941a:	4311      	orrs	r1, r2
 800941c:	687a      	ldr	r2, [r7, #4]
 800941e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009420:	0852      	lsrs	r2, r2, #1
 8009422:	3a01      	subs	r2, #1
 8009424:	0552      	lsls	r2, r2, #21
 8009426:	4311      	orrs	r1, r2
 8009428:	687a      	ldr	r2, [r7, #4]
 800942a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800942c:	0852      	lsrs	r2, r2, #1
 800942e:	3a01      	subs	r2, #1
 8009430:	0652      	lsls	r2, r2, #25
 8009432:	430a      	orrs	r2, r1
 8009434:	493b      	ldr	r1, [pc, #236]	@ (8009524 <HAL_RCC_OscConfig+0x8bc>)
 8009436:	4313      	orrs	r3, r2
 8009438:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800943a:	4b3a      	ldr	r3, [pc, #232]	@ (8009524 <HAL_RCC_OscConfig+0x8bc>)
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	4a39      	ldr	r2, [pc, #228]	@ (8009524 <HAL_RCC_OscConfig+0x8bc>)
 8009440:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009444:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009446:	4b37      	ldr	r3, [pc, #220]	@ (8009524 <HAL_RCC_OscConfig+0x8bc>)
 8009448:	68db      	ldr	r3, [r3, #12]
 800944a:	4a36      	ldr	r2, [pc, #216]	@ (8009524 <HAL_RCC_OscConfig+0x8bc>)
 800944c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009450:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009452:	f7fb f9ef 	bl	8004834 <HAL_GetTick>
 8009456:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009458:	e008      	b.n	800946c <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800945a:	f7fb f9eb 	bl	8004834 <HAL_GetTick>
 800945e:	4602      	mov	r2, r0
 8009460:	69bb      	ldr	r3, [r7, #24]
 8009462:	1ad3      	subs	r3, r2, r3
 8009464:	2b02      	cmp	r3, #2
 8009466:	d901      	bls.n	800946c <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 8009468:	2303      	movs	r3, #3
 800946a:	e056      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800946c:	4b2d      	ldr	r3, [pc, #180]	@ (8009524 <HAL_RCC_OscConfig+0x8bc>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009474:	2b00      	cmp	r3, #0
 8009476:	d0f0      	beq.n	800945a <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009478:	e04e      	b.n	8009518 <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800947a:	2301      	movs	r3, #1
 800947c:	e04d      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800947e:	4b29      	ldr	r3, [pc, #164]	@ (8009524 <HAL_RCC_OscConfig+0x8bc>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009486:	2b00      	cmp	r3, #0
 8009488:	d146      	bne.n	8009518 <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800948a:	4b26      	ldr	r3, [pc, #152]	@ (8009524 <HAL_RCC_OscConfig+0x8bc>)
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	4a25      	ldr	r2, [pc, #148]	@ (8009524 <HAL_RCC_OscConfig+0x8bc>)
 8009490:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009494:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009496:	4b23      	ldr	r3, [pc, #140]	@ (8009524 <HAL_RCC_OscConfig+0x8bc>)
 8009498:	68db      	ldr	r3, [r3, #12]
 800949a:	4a22      	ldr	r2, [pc, #136]	@ (8009524 <HAL_RCC_OscConfig+0x8bc>)
 800949c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80094a0:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80094a2:	f7fb f9c7 	bl	8004834 <HAL_GetTick>
 80094a6:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80094a8:	e008      	b.n	80094bc <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80094aa:	f7fb f9c3 	bl	8004834 <HAL_GetTick>
 80094ae:	4602      	mov	r2, r0
 80094b0:	69bb      	ldr	r3, [r7, #24]
 80094b2:	1ad3      	subs	r3, r2, r3
 80094b4:	2b02      	cmp	r3, #2
 80094b6:	d901      	bls.n	80094bc <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 80094b8:	2303      	movs	r3, #3
 80094ba:	e02e      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80094bc:	4b19      	ldr	r3, [pc, #100]	@ (8009524 <HAL_RCC_OscConfig+0x8bc>)
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d0f0      	beq.n	80094aa <HAL_RCC_OscConfig+0x842>
 80094c8:	e026      	b.n	8009518 <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80094ca:	6a3b      	ldr	r3, [r7, #32]
 80094cc:	2b0c      	cmp	r3, #12
 80094ce:	d021      	beq.n	8009514 <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80094d0:	4b14      	ldr	r3, [pc, #80]	@ (8009524 <HAL_RCC_OscConfig+0x8bc>)
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	4a13      	ldr	r2, [pc, #76]	@ (8009524 <HAL_RCC_OscConfig+0x8bc>)
 80094d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80094da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80094dc:	f7fb f9aa 	bl	8004834 <HAL_GetTick>
 80094e0:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80094e2:	e008      	b.n	80094f6 <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80094e4:	f7fb f9a6 	bl	8004834 <HAL_GetTick>
 80094e8:	4602      	mov	r2, r0
 80094ea:	69bb      	ldr	r3, [r7, #24]
 80094ec:	1ad3      	subs	r3, r2, r3
 80094ee:	2b02      	cmp	r3, #2
 80094f0:	d901      	bls.n	80094f6 <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 80094f2:	2303      	movs	r3, #3
 80094f4:	e011      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80094f6:	4b0b      	ldr	r3, [pc, #44]	@ (8009524 <HAL_RCC_OscConfig+0x8bc>)
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d1f0      	bne.n	80094e4 <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8009502:	4b08      	ldr	r3, [pc, #32]	@ (8009524 <HAL_RCC_OscConfig+0x8bc>)
 8009504:	68db      	ldr	r3, [r3, #12]
 8009506:	4a07      	ldr	r2, [pc, #28]	@ (8009524 <HAL_RCC_OscConfig+0x8bc>)
 8009508:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 800950c:	f023 0303 	bic.w	r3, r3, #3
 8009510:	60d3      	str	r3, [r2, #12]
 8009512:	e001      	b.n	8009518 <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8009514:	2301      	movs	r3, #1
 8009516:	e000      	b.n	800951a <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 8009518:	2300      	movs	r3, #0
}
 800951a:	4618      	mov	r0, r3
 800951c:	3728      	adds	r7, #40	@ 0x28
 800951e:	46bd      	mov	sp, r7
 8009520:	bd80      	pop	{r7, pc}
 8009522:	bf00      	nop
 8009524:	40021000 	.word	0x40021000
 8009528:	f99f808c 	.word	0xf99f808c

0800952c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800952c:	b580      	push	{r7, lr}
 800952e:	b084      	sub	sp, #16
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
 8009534:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d101      	bne.n	8009540 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800953c:	2301      	movs	r3, #1
 800953e:	e0e7      	b.n	8009710 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009540:	4b75      	ldr	r3, [pc, #468]	@ (8009718 <HAL_RCC_ClockConfig+0x1ec>)
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f003 0307 	and.w	r3, r3, #7
 8009548:	683a      	ldr	r2, [r7, #0]
 800954a:	429a      	cmp	r2, r3
 800954c:	d910      	bls.n	8009570 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800954e:	4b72      	ldr	r3, [pc, #456]	@ (8009718 <HAL_RCC_ClockConfig+0x1ec>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f023 0207 	bic.w	r2, r3, #7
 8009556:	4970      	ldr	r1, [pc, #448]	@ (8009718 <HAL_RCC_ClockConfig+0x1ec>)
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	4313      	orrs	r3, r2
 800955c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800955e:	4b6e      	ldr	r3, [pc, #440]	@ (8009718 <HAL_RCC_ClockConfig+0x1ec>)
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f003 0307 	and.w	r3, r3, #7
 8009566:	683a      	ldr	r2, [r7, #0]
 8009568:	429a      	cmp	r2, r3
 800956a:	d001      	beq.n	8009570 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800956c:	2301      	movs	r3, #1
 800956e:	e0cf      	b.n	8009710 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f003 0302 	and.w	r3, r3, #2
 8009578:	2b00      	cmp	r3, #0
 800957a:	d010      	beq.n	800959e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	689a      	ldr	r2, [r3, #8]
 8009580:	4b66      	ldr	r3, [pc, #408]	@ (800971c <HAL_RCC_ClockConfig+0x1f0>)
 8009582:	689b      	ldr	r3, [r3, #8]
 8009584:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009588:	429a      	cmp	r2, r3
 800958a:	d908      	bls.n	800959e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800958c:	4b63      	ldr	r3, [pc, #396]	@ (800971c <HAL_RCC_ClockConfig+0x1f0>)
 800958e:	689b      	ldr	r3, [r3, #8]
 8009590:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	689b      	ldr	r3, [r3, #8]
 8009598:	4960      	ldr	r1, [pc, #384]	@ (800971c <HAL_RCC_ClockConfig+0x1f0>)
 800959a:	4313      	orrs	r3, r2
 800959c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	f003 0301 	and.w	r3, r3, #1
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d04c      	beq.n	8009644 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	685b      	ldr	r3, [r3, #4]
 80095ae:	2b03      	cmp	r3, #3
 80095b0:	d107      	bne.n	80095c2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80095b2:	4b5a      	ldr	r3, [pc, #360]	@ (800971c <HAL_RCC_ClockConfig+0x1f0>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d121      	bne.n	8009602 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80095be:	2301      	movs	r3, #1
 80095c0:	e0a6      	b.n	8009710 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	685b      	ldr	r3, [r3, #4]
 80095c6:	2b02      	cmp	r3, #2
 80095c8:	d107      	bne.n	80095da <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80095ca:	4b54      	ldr	r3, [pc, #336]	@ (800971c <HAL_RCC_ClockConfig+0x1f0>)
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d115      	bne.n	8009602 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80095d6:	2301      	movs	r3, #1
 80095d8:	e09a      	b.n	8009710 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	685b      	ldr	r3, [r3, #4]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d107      	bne.n	80095f2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80095e2:	4b4e      	ldr	r3, [pc, #312]	@ (800971c <HAL_RCC_ClockConfig+0x1f0>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	f003 0302 	and.w	r3, r3, #2
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d109      	bne.n	8009602 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80095ee:	2301      	movs	r3, #1
 80095f0:	e08e      	b.n	8009710 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80095f2:	4b4a      	ldr	r3, [pc, #296]	@ (800971c <HAL_RCC_ClockConfig+0x1f0>)
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d101      	bne.n	8009602 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80095fe:	2301      	movs	r3, #1
 8009600:	e086      	b.n	8009710 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009602:	4b46      	ldr	r3, [pc, #280]	@ (800971c <HAL_RCC_ClockConfig+0x1f0>)
 8009604:	689b      	ldr	r3, [r3, #8]
 8009606:	f023 0203 	bic.w	r2, r3, #3
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	685b      	ldr	r3, [r3, #4]
 800960e:	4943      	ldr	r1, [pc, #268]	@ (800971c <HAL_RCC_ClockConfig+0x1f0>)
 8009610:	4313      	orrs	r3, r2
 8009612:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009614:	f7fb f90e 	bl	8004834 <HAL_GetTick>
 8009618:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800961a:	e00a      	b.n	8009632 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800961c:	f7fb f90a 	bl	8004834 <HAL_GetTick>
 8009620:	4602      	mov	r2, r0
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	1ad3      	subs	r3, r2, r3
 8009626:	f241 3288 	movw	r2, #5000	@ 0x1388
 800962a:	4293      	cmp	r3, r2
 800962c:	d901      	bls.n	8009632 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800962e:	2303      	movs	r3, #3
 8009630:	e06e      	b.n	8009710 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009632:	4b3a      	ldr	r3, [pc, #232]	@ (800971c <HAL_RCC_ClockConfig+0x1f0>)
 8009634:	689b      	ldr	r3, [r3, #8]
 8009636:	f003 020c 	and.w	r2, r3, #12
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	685b      	ldr	r3, [r3, #4]
 800963e:	009b      	lsls	r3, r3, #2
 8009640:	429a      	cmp	r2, r3
 8009642:	d1eb      	bne.n	800961c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	f003 0302 	and.w	r3, r3, #2
 800964c:	2b00      	cmp	r3, #0
 800964e:	d010      	beq.n	8009672 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	689a      	ldr	r2, [r3, #8]
 8009654:	4b31      	ldr	r3, [pc, #196]	@ (800971c <HAL_RCC_ClockConfig+0x1f0>)
 8009656:	689b      	ldr	r3, [r3, #8]
 8009658:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800965c:	429a      	cmp	r2, r3
 800965e:	d208      	bcs.n	8009672 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009660:	4b2e      	ldr	r3, [pc, #184]	@ (800971c <HAL_RCC_ClockConfig+0x1f0>)
 8009662:	689b      	ldr	r3, [r3, #8]
 8009664:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	689b      	ldr	r3, [r3, #8]
 800966c:	492b      	ldr	r1, [pc, #172]	@ (800971c <HAL_RCC_ClockConfig+0x1f0>)
 800966e:	4313      	orrs	r3, r2
 8009670:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009672:	4b29      	ldr	r3, [pc, #164]	@ (8009718 <HAL_RCC_ClockConfig+0x1ec>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	f003 0307 	and.w	r3, r3, #7
 800967a:	683a      	ldr	r2, [r7, #0]
 800967c:	429a      	cmp	r2, r3
 800967e:	d210      	bcs.n	80096a2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009680:	4b25      	ldr	r3, [pc, #148]	@ (8009718 <HAL_RCC_ClockConfig+0x1ec>)
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	f023 0207 	bic.w	r2, r3, #7
 8009688:	4923      	ldr	r1, [pc, #140]	@ (8009718 <HAL_RCC_ClockConfig+0x1ec>)
 800968a:	683b      	ldr	r3, [r7, #0]
 800968c:	4313      	orrs	r3, r2
 800968e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009690:	4b21      	ldr	r3, [pc, #132]	@ (8009718 <HAL_RCC_ClockConfig+0x1ec>)
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f003 0307 	and.w	r3, r3, #7
 8009698:	683a      	ldr	r2, [r7, #0]
 800969a:	429a      	cmp	r2, r3
 800969c:	d001      	beq.n	80096a2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800969e:	2301      	movs	r3, #1
 80096a0:	e036      	b.n	8009710 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	f003 0304 	and.w	r3, r3, #4
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d008      	beq.n	80096c0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80096ae:	4b1b      	ldr	r3, [pc, #108]	@ (800971c <HAL_RCC_ClockConfig+0x1f0>)
 80096b0:	689b      	ldr	r3, [r3, #8]
 80096b2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	68db      	ldr	r3, [r3, #12]
 80096ba:	4918      	ldr	r1, [pc, #96]	@ (800971c <HAL_RCC_ClockConfig+0x1f0>)
 80096bc:	4313      	orrs	r3, r2
 80096be:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	f003 0308 	and.w	r3, r3, #8
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d009      	beq.n	80096e0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80096cc:	4b13      	ldr	r3, [pc, #76]	@ (800971c <HAL_RCC_ClockConfig+0x1f0>)
 80096ce:	689b      	ldr	r3, [r3, #8]
 80096d0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	691b      	ldr	r3, [r3, #16]
 80096d8:	00db      	lsls	r3, r3, #3
 80096da:	4910      	ldr	r1, [pc, #64]	@ (800971c <HAL_RCC_ClockConfig+0x1f0>)
 80096dc:	4313      	orrs	r3, r2
 80096de:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80096e0:	f000 f824 	bl	800972c <HAL_RCC_GetSysClockFreq>
 80096e4:	4602      	mov	r2, r0
 80096e6:	4b0d      	ldr	r3, [pc, #52]	@ (800971c <HAL_RCC_ClockConfig+0x1f0>)
 80096e8:	689b      	ldr	r3, [r3, #8]
 80096ea:	091b      	lsrs	r3, r3, #4
 80096ec:	f003 030f 	and.w	r3, r3, #15
 80096f0:	490b      	ldr	r1, [pc, #44]	@ (8009720 <HAL_RCC_ClockConfig+0x1f4>)
 80096f2:	5ccb      	ldrb	r3, [r1, r3]
 80096f4:	f003 031f 	and.w	r3, r3, #31
 80096f8:	fa22 f303 	lsr.w	r3, r2, r3
 80096fc:	4a09      	ldr	r2, [pc, #36]	@ (8009724 <HAL_RCC_ClockConfig+0x1f8>)
 80096fe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8009700:	4b09      	ldr	r3, [pc, #36]	@ (8009728 <HAL_RCC_ClockConfig+0x1fc>)
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	4618      	mov	r0, r3
 8009706:	f7fb f845 	bl	8004794 <HAL_InitTick>
 800970a:	4603      	mov	r3, r0
 800970c:	72fb      	strb	r3, [r7, #11]

  return status;
 800970e:	7afb      	ldrb	r3, [r7, #11]
}
 8009710:	4618      	mov	r0, r3
 8009712:	3710      	adds	r7, #16
 8009714:	46bd      	mov	sp, r7
 8009716:	bd80      	pop	{r7, pc}
 8009718:	40022000 	.word	0x40022000
 800971c:	40021000 	.word	0x40021000
 8009720:	0800fa24 	.word	0x0800fa24
 8009724:	200000a0 	.word	0x200000a0
 8009728:	200000a4 	.word	0x200000a4

0800972c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800972c:	b480      	push	{r7}
 800972e:	b089      	sub	sp, #36	@ 0x24
 8009730:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8009732:	2300      	movs	r3, #0
 8009734:	61fb      	str	r3, [r7, #28]
 8009736:	2300      	movs	r3, #0
 8009738:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800973a:	4b3e      	ldr	r3, [pc, #248]	@ (8009834 <HAL_RCC_GetSysClockFreq+0x108>)
 800973c:	689b      	ldr	r3, [r3, #8]
 800973e:	f003 030c 	and.w	r3, r3, #12
 8009742:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009744:	4b3b      	ldr	r3, [pc, #236]	@ (8009834 <HAL_RCC_GetSysClockFreq+0x108>)
 8009746:	68db      	ldr	r3, [r3, #12]
 8009748:	f003 0303 	and.w	r3, r3, #3
 800974c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800974e:	693b      	ldr	r3, [r7, #16]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d005      	beq.n	8009760 <HAL_RCC_GetSysClockFreq+0x34>
 8009754:	693b      	ldr	r3, [r7, #16]
 8009756:	2b0c      	cmp	r3, #12
 8009758:	d121      	bne.n	800979e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	2b01      	cmp	r3, #1
 800975e:	d11e      	bne.n	800979e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8009760:	4b34      	ldr	r3, [pc, #208]	@ (8009834 <HAL_RCC_GetSysClockFreq+0x108>)
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	f003 0308 	and.w	r3, r3, #8
 8009768:	2b00      	cmp	r3, #0
 800976a:	d107      	bne.n	800977c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800976c:	4b31      	ldr	r3, [pc, #196]	@ (8009834 <HAL_RCC_GetSysClockFreq+0x108>)
 800976e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009772:	0a1b      	lsrs	r3, r3, #8
 8009774:	f003 030f 	and.w	r3, r3, #15
 8009778:	61fb      	str	r3, [r7, #28]
 800977a:	e005      	b.n	8009788 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800977c:	4b2d      	ldr	r3, [pc, #180]	@ (8009834 <HAL_RCC_GetSysClockFreq+0x108>)
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	091b      	lsrs	r3, r3, #4
 8009782:	f003 030f 	and.w	r3, r3, #15
 8009786:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8009788:	4a2b      	ldr	r2, [pc, #172]	@ (8009838 <HAL_RCC_GetSysClockFreq+0x10c>)
 800978a:	69fb      	ldr	r3, [r7, #28]
 800978c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009790:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009792:	693b      	ldr	r3, [r7, #16]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d10d      	bne.n	80097b4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8009798:	69fb      	ldr	r3, [r7, #28]
 800979a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800979c:	e00a      	b.n	80097b4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800979e:	693b      	ldr	r3, [r7, #16]
 80097a0:	2b04      	cmp	r3, #4
 80097a2:	d102      	bne.n	80097aa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80097a4:	4b25      	ldr	r3, [pc, #148]	@ (800983c <HAL_RCC_GetSysClockFreq+0x110>)
 80097a6:	61bb      	str	r3, [r7, #24]
 80097a8:	e004      	b.n	80097b4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80097aa:	693b      	ldr	r3, [r7, #16]
 80097ac:	2b08      	cmp	r3, #8
 80097ae:	d101      	bne.n	80097b4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80097b0:	4b23      	ldr	r3, [pc, #140]	@ (8009840 <HAL_RCC_GetSysClockFreq+0x114>)
 80097b2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80097b4:	693b      	ldr	r3, [r7, #16]
 80097b6:	2b0c      	cmp	r3, #12
 80097b8:	d134      	bne.n	8009824 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80097ba:	4b1e      	ldr	r3, [pc, #120]	@ (8009834 <HAL_RCC_GetSysClockFreq+0x108>)
 80097bc:	68db      	ldr	r3, [r3, #12]
 80097be:	f003 0303 	and.w	r3, r3, #3
 80097c2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	2b02      	cmp	r3, #2
 80097c8:	d003      	beq.n	80097d2 <HAL_RCC_GetSysClockFreq+0xa6>
 80097ca:	68bb      	ldr	r3, [r7, #8]
 80097cc:	2b03      	cmp	r3, #3
 80097ce:	d003      	beq.n	80097d8 <HAL_RCC_GetSysClockFreq+0xac>
 80097d0:	e005      	b.n	80097de <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80097d2:	4b1a      	ldr	r3, [pc, #104]	@ (800983c <HAL_RCC_GetSysClockFreq+0x110>)
 80097d4:	617b      	str	r3, [r7, #20]
      break;
 80097d6:	e005      	b.n	80097e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80097d8:	4b19      	ldr	r3, [pc, #100]	@ (8009840 <HAL_RCC_GetSysClockFreq+0x114>)
 80097da:	617b      	str	r3, [r7, #20]
      break;
 80097dc:	e002      	b.n	80097e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80097de:	69fb      	ldr	r3, [r7, #28]
 80097e0:	617b      	str	r3, [r7, #20]
      break;
 80097e2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80097e4:	4b13      	ldr	r3, [pc, #76]	@ (8009834 <HAL_RCC_GetSysClockFreq+0x108>)
 80097e6:	68db      	ldr	r3, [r3, #12]
 80097e8:	091b      	lsrs	r3, r3, #4
 80097ea:	f003 0307 	and.w	r3, r3, #7
 80097ee:	3301      	adds	r3, #1
 80097f0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80097f2:	4b10      	ldr	r3, [pc, #64]	@ (8009834 <HAL_RCC_GetSysClockFreq+0x108>)
 80097f4:	68db      	ldr	r3, [r3, #12]
 80097f6:	0a1b      	lsrs	r3, r3, #8
 80097f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80097fc:	697a      	ldr	r2, [r7, #20]
 80097fe:	fb03 f202 	mul.w	r2, r3, r2
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	fbb2 f3f3 	udiv	r3, r2, r3
 8009808:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800980a:	4b0a      	ldr	r3, [pc, #40]	@ (8009834 <HAL_RCC_GetSysClockFreq+0x108>)
 800980c:	68db      	ldr	r3, [r3, #12]
 800980e:	0e5b      	lsrs	r3, r3, #25
 8009810:	f003 0303 	and.w	r3, r3, #3
 8009814:	3301      	adds	r3, #1
 8009816:	005b      	lsls	r3, r3, #1
 8009818:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800981a:	697a      	ldr	r2, [r7, #20]
 800981c:	683b      	ldr	r3, [r7, #0]
 800981e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009822:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8009824:	69bb      	ldr	r3, [r7, #24]
}
 8009826:	4618      	mov	r0, r3
 8009828:	3724      	adds	r7, #36	@ 0x24
 800982a:	46bd      	mov	sp, r7
 800982c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009830:	4770      	bx	lr
 8009832:	bf00      	nop
 8009834:	40021000 	.word	0x40021000
 8009838:	0800fa34 	.word	0x0800fa34
 800983c:	00f42400 	.word	0x00f42400
 8009840:	007a1200 	.word	0x007a1200

08009844 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b086      	sub	sp, #24
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800984c:	2300      	movs	r3, #0
 800984e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8009850:	4b2a      	ldr	r3, [pc, #168]	@ (80098fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009852:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009854:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009858:	2b00      	cmp	r3, #0
 800985a:	d003      	beq.n	8009864 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800985c:	f7ff f990 	bl	8008b80 <HAL_PWREx_GetVoltageRange>
 8009860:	6178      	str	r0, [r7, #20]
 8009862:	e014      	b.n	800988e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8009864:	4b25      	ldr	r3, [pc, #148]	@ (80098fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009866:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009868:	4a24      	ldr	r2, [pc, #144]	@ (80098fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800986a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800986e:	6593      	str	r3, [r2, #88]	@ 0x58
 8009870:	4b22      	ldr	r3, [pc, #136]	@ (80098fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009872:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009874:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009878:	60fb      	str	r3, [r7, #12]
 800987a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800987c:	f7ff f980 	bl	8008b80 <HAL_PWREx_GetVoltageRange>
 8009880:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8009882:	4b1e      	ldr	r3, [pc, #120]	@ (80098fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009884:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009886:	4a1d      	ldr	r2, [pc, #116]	@ (80098fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009888:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800988c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800988e:	697b      	ldr	r3, [r7, #20]
 8009890:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009894:	d10b      	bne.n	80098ae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	2b80      	cmp	r3, #128	@ 0x80
 800989a:	d919      	bls.n	80098d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2ba0      	cmp	r3, #160	@ 0xa0
 80098a0:	d902      	bls.n	80098a8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80098a2:	2302      	movs	r3, #2
 80098a4:	613b      	str	r3, [r7, #16]
 80098a6:	e013      	b.n	80098d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80098a8:	2301      	movs	r3, #1
 80098aa:	613b      	str	r3, [r7, #16]
 80098ac:	e010      	b.n	80098d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	2b80      	cmp	r3, #128	@ 0x80
 80098b2:	d902      	bls.n	80098ba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80098b4:	2303      	movs	r3, #3
 80098b6:	613b      	str	r3, [r7, #16]
 80098b8:	e00a      	b.n	80098d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	2b80      	cmp	r3, #128	@ 0x80
 80098be:	d102      	bne.n	80098c6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80098c0:	2302      	movs	r3, #2
 80098c2:	613b      	str	r3, [r7, #16]
 80098c4:	e004      	b.n	80098d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2b70      	cmp	r3, #112	@ 0x70
 80098ca:	d101      	bne.n	80098d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80098cc:	2301      	movs	r3, #1
 80098ce:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80098d0:	4b0b      	ldr	r3, [pc, #44]	@ (8009900 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f023 0207 	bic.w	r2, r3, #7
 80098d8:	4909      	ldr	r1, [pc, #36]	@ (8009900 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80098da:	693b      	ldr	r3, [r7, #16]
 80098dc:	4313      	orrs	r3, r2
 80098de:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80098e0:	4b07      	ldr	r3, [pc, #28]	@ (8009900 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	f003 0307 	and.w	r3, r3, #7
 80098e8:	693a      	ldr	r2, [r7, #16]
 80098ea:	429a      	cmp	r2, r3
 80098ec:	d001      	beq.n	80098f2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80098ee:	2301      	movs	r3, #1
 80098f0:	e000      	b.n	80098f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80098f2:	2300      	movs	r3, #0
}
 80098f4:	4618      	mov	r0, r3
 80098f6:	3718      	adds	r7, #24
 80098f8:	46bd      	mov	sp, r7
 80098fa:	bd80      	pop	{r7, pc}
 80098fc:	40021000 	.word	0x40021000
 8009900:	40022000 	.word	0x40022000

08009904 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b086      	sub	sp, #24
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800990c:	2300      	movs	r3, #0
 800990e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009910:	2300      	movs	r3, #0
 8009912:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800991c:	2b00      	cmp	r3, #0
 800991e:	f000 809e 	beq.w	8009a5e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009922:	2300      	movs	r3, #0
 8009924:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009926:	4b46      	ldr	r3, [pc, #280]	@ (8009a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8009928:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800992a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800992e:	2b00      	cmp	r3, #0
 8009930:	d101      	bne.n	8009936 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8009932:	2301      	movs	r3, #1
 8009934:	e000      	b.n	8009938 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8009936:	2300      	movs	r3, #0
 8009938:	2b00      	cmp	r3, #0
 800993a:	d00d      	beq.n	8009958 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800993c:	4b40      	ldr	r3, [pc, #256]	@ (8009a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800993e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009940:	4a3f      	ldr	r2, [pc, #252]	@ (8009a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8009942:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009946:	6593      	str	r3, [r2, #88]	@ 0x58
 8009948:	4b3d      	ldr	r3, [pc, #244]	@ (8009a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800994a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800994c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009950:	60bb      	str	r3, [r7, #8]
 8009952:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009954:	2301      	movs	r3, #1
 8009956:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009958:	4b3a      	ldr	r3, [pc, #232]	@ (8009a44 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	4a39      	ldr	r2, [pc, #228]	@ (8009a44 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800995e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009962:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009964:	f7fa ff66 	bl	8004834 <HAL_GetTick>
 8009968:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800996a:	e009      	b.n	8009980 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800996c:	f7fa ff62 	bl	8004834 <HAL_GetTick>
 8009970:	4602      	mov	r2, r0
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	1ad3      	subs	r3, r2, r3
 8009976:	2b02      	cmp	r3, #2
 8009978:	d902      	bls.n	8009980 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 800997a:	2303      	movs	r3, #3
 800997c:	74fb      	strb	r3, [r7, #19]
        break;
 800997e:	e005      	b.n	800998c <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009980:	4b30      	ldr	r3, [pc, #192]	@ (8009a44 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009988:	2b00      	cmp	r3, #0
 800998a:	d0ef      	beq.n	800996c <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 800998c:	7cfb      	ldrb	r3, [r7, #19]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d15a      	bne.n	8009a48 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009992:	4b2b      	ldr	r3, [pc, #172]	@ (8009a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8009994:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009998:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800999c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800999e:	697b      	ldr	r3, [r7, #20]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d01e      	beq.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099a8:	697a      	ldr	r2, [r7, #20]
 80099aa:	429a      	cmp	r2, r3
 80099ac:	d019      	beq.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80099ae:	4b24      	ldr	r3, [pc, #144]	@ (8009a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80099b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80099b8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80099ba:	4b21      	ldr	r3, [pc, #132]	@ (8009a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80099bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099c0:	4a1f      	ldr	r2, [pc, #124]	@ (8009a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80099c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80099c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80099ca:	4b1d      	ldr	r3, [pc, #116]	@ (8009a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80099cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099d0:	4a1b      	ldr	r2, [pc, #108]	@ (8009a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80099d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80099d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80099da:	4a19      	ldr	r2, [pc, #100]	@ (8009a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80099dc:	697b      	ldr	r3, [r7, #20]
 80099de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80099e2:	697b      	ldr	r3, [r7, #20]
 80099e4:	f003 0301 	and.w	r3, r3, #1
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d016      	beq.n	8009a1a <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099ec:	f7fa ff22 	bl	8004834 <HAL_GetTick>
 80099f0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80099f2:	e00b      	b.n	8009a0c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80099f4:	f7fa ff1e 	bl	8004834 <HAL_GetTick>
 80099f8:	4602      	mov	r2, r0
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	1ad3      	subs	r3, r2, r3
 80099fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d902      	bls.n	8009a0c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 8009a06:	2303      	movs	r3, #3
 8009a08:	74fb      	strb	r3, [r7, #19]
            break;
 8009a0a:	e006      	b.n	8009a1a <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8009a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8009a0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a12:	f003 0302 	and.w	r3, r3, #2
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d0ec      	beq.n	80099f4 <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 8009a1a:	7cfb      	ldrb	r3, [r7, #19]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d10b      	bne.n	8009a38 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009a20:	4b07      	ldr	r3, [pc, #28]	@ (8009a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8009a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a26:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a2e:	4904      	ldr	r1, [pc, #16]	@ (8009a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8009a30:	4313      	orrs	r3, r2
 8009a32:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8009a36:	e009      	b.n	8009a4c <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009a38:	7cfb      	ldrb	r3, [r7, #19]
 8009a3a:	74bb      	strb	r3, [r7, #18]
 8009a3c:	e006      	b.n	8009a4c <HAL_RCCEx_PeriphCLKConfig+0x148>
 8009a3e:	bf00      	nop
 8009a40:	40021000 	.word	0x40021000
 8009a44:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a48:	7cfb      	ldrb	r3, [r7, #19]
 8009a4a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009a4c:	7c7b      	ldrb	r3, [r7, #17]
 8009a4e:	2b01      	cmp	r3, #1
 8009a50:	d105      	bne.n	8009a5e <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009a52:	4b6e      	ldr	r3, [pc, #440]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a56:	4a6d      	ldr	r2, [pc, #436]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009a58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009a5c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f003 0301 	and.w	r3, r3, #1
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d00a      	beq.n	8009a80 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009a6a:	4b68      	ldr	r3, [pc, #416]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a70:	f023 0203 	bic.w	r2, r3, #3
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	685b      	ldr	r3, [r3, #4]
 8009a78:	4964      	ldr	r1, [pc, #400]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009a7a:	4313      	orrs	r3, r2
 8009a7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	f003 0302 	and.w	r3, r3, #2
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d00a      	beq.n	8009aa2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009a8c:	4b5f      	ldr	r3, [pc, #380]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a92:	f023 020c 	bic.w	r2, r3, #12
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	689b      	ldr	r3, [r3, #8]
 8009a9a:	495c      	ldr	r1, [pc, #368]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009a9c:	4313      	orrs	r3, r2
 8009a9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f003 0304 	and.w	r3, r3, #4
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d00a      	beq.n	8009ac4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009aae:	4b57      	ldr	r3, [pc, #348]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ab4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	68db      	ldr	r3, [r3, #12]
 8009abc:	4953      	ldr	r1, [pc, #332]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009abe:	4313      	orrs	r3, r2
 8009ac0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f003 0320 	and.w	r3, r3, #32
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d00a      	beq.n	8009ae6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009ad0:	4b4e      	ldr	r3, [pc, #312]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ad6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	691b      	ldr	r3, [r3, #16]
 8009ade:	494b      	ldr	r1, [pc, #300]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009ae0:	4313      	orrs	r3, r2
 8009ae2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d00a      	beq.n	8009b08 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009af2:	4b46      	ldr	r3, [pc, #280]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009af8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	6a1b      	ldr	r3, [r3, #32]
 8009b00:	4942      	ldr	r1, [pc, #264]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009b02:	4313      	orrs	r3, r2
 8009b04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d00a      	beq.n	8009b2a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009b14:	4b3d      	ldr	r3, [pc, #244]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b1a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b22:	493a      	ldr	r1, [pc, #232]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009b24:	4313      	orrs	r3, r2
 8009b26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d00a      	beq.n	8009b4c <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009b36:	4b35      	ldr	r3, [pc, #212]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b3c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	695b      	ldr	r3, [r3, #20]
 8009b44:	4931      	ldr	r1, [pc, #196]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009b46:	4313      	orrs	r3, r2
 8009b48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d00a      	beq.n	8009b6e <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009b58:	4b2c      	ldr	r3, [pc, #176]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b5e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	699b      	ldr	r3, [r3, #24]
 8009b66:	4929      	ldr	r1, [pc, #164]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d00a      	beq.n	8009b90 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009b7a:	4b24      	ldr	r3, [pc, #144]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b80:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	69db      	ldr	r3, [r3, #28]
 8009b88:	4920      	ldr	r1, [pc, #128]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009b8a:	4313      	orrs	r3, r2
 8009b8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d015      	beq.n	8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009b9c:	4b1b      	ldr	r3, [pc, #108]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ba2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009baa:	4918      	ldr	r1, [pc, #96]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009bac:	4313      	orrs	r3, r2
 8009bae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bb6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009bba:	d105      	bne.n	8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009bbc:	4b13      	ldr	r3, [pc, #76]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009bbe:	68db      	ldr	r3, [r3, #12]
 8009bc0:	4a12      	ldr	r2, [pc, #72]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009bc2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009bc6:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d015      	beq.n	8009c00 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009bd4:	4b0d      	ldr	r3, [pc, #52]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bda:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009be2:	490a      	ldr	r1, [pc, #40]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009be4:	4313      	orrs	r3, r2
 8009be6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009bf2:	d105      	bne.n	8009c00 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009bf4:	4b05      	ldr	r3, [pc, #20]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009bf6:	68db      	ldr	r3, [r3, #12]
 8009bf8:	4a04      	ldr	r2, [pc, #16]	@ (8009c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8009bfa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009bfe:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8009c00:	7cbb      	ldrb	r3, [r7, #18]
}
 8009c02:	4618      	mov	r0, r3
 8009c04:	3718      	adds	r7, #24
 8009c06:	46bd      	mov	sp, r7
 8009c08:	bd80      	pop	{r7, pc}
 8009c0a:	bf00      	nop
 8009c0c:	40021000 	.word	0x40021000

08009c10 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8009c10:	b480      	push	{r7}
 8009c12:	b085      	sub	sp, #20
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	60f8      	str	r0, [r7, #12]
 8009c18:	4638      	mov	r0, r7
 8009c1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009c1e:	2300      	movs	r3, #0
}
 8009c20:	4618      	mov	r0, r3
 8009c22:	3714      	adds	r7, #20
 8009c24:	46bd      	mov	sp, r7
 8009c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2a:	4770      	bx	lr

08009c2c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8009c2c:	b480      	push	{r7}
 8009c2e:	b085      	sub	sp, #20
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2200      	movs	r2, #0
 8009c38:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009c3c:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8009c40:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	b29a      	uxth	r2, r3
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009c4c:	2300      	movs	r3, #0
}
 8009c4e:	4618      	mov	r0, r3
 8009c50:	3714      	adds	r7, #20
 8009c52:	46bd      	mov	sp, r7
 8009c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c58:	4770      	bx	lr

08009c5a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8009c5a:	b480      	push	{r7}
 8009c5c:	b085      	sub	sp, #20
 8009c5e:	af00      	add	r7, sp, #0
 8009c60:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009c62:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8009c66:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009c6e:	b29a      	uxth	r2, r3
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	b29b      	uxth	r3, r3
 8009c74:	43db      	mvns	r3, r3
 8009c76:	b29b      	uxth	r3, r3
 8009c78:	4013      	ands	r3, r2
 8009c7a:	b29a      	uxth	r2, r3
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009c82:	2300      	movs	r3, #0
}
 8009c84:	4618      	mov	r0, r3
 8009c86:	3714      	adds	r7, #20
 8009c88:	46bd      	mov	sp, r7
 8009c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8e:	4770      	bx	lr

08009c90 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8009c90:	b480      	push	{r7}
 8009c92:	b083      	sub	sp, #12
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
 8009c98:	460b      	mov	r3, r1
 8009c9a:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8009c9c:	2300      	movs	r3, #0
}
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	370c      	adds	r7, #12
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca8:	4770      	bx	lr

08009caa <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8009caa:	b480      	push	{r7}
 8009cac:	b085      	sub	sp, #20
 8009cae:	af00      	add	r7, sp, #0
 8009cb0:	60f8      	str	r0, [r7, #12]
 8009cb2:	4638      	mov	r0, r7
 8009cb4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	2201      	movs	r2, #1
 8009cbc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	2200      	movs	r2, #0
 8009ccc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8009cd8:	2300      	movs	r3, #0
}
 8009cda:	4618      	mov	r0, r3
 8009cdc:	3714      	adds	r7, #20
 8009cde:	46bd      	mov	sp, r7
 8009ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce4:	4770      	bx	lr
	...

08009ce8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009ce8:	b480      	push	{r7}
 8009cea:	b0a7      	sub	sp, #156	@ 0x9c
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]
 8009cf0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8009cf8:	687a      	ldr	r2, [r7, #4]
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	781b      	ldrb	r3, [r3, #0]
 8009cfe:	009b      	lsls	r3, r3, #2
 8009d00:	4413      	add	r3, r2
 8009d02:	881b      	ldrh	r3, [r3, #0]
 8009d04:	b29b      	uxth	r3, r3
 8009d06:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8009d0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d0e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8009d12:	683b      	ldr	r3, [r7, #0]
 8009d14:	78db      	ldrb	r3, [r3, #3]
 8009d16:	2b03      	cmp	r3, #3
 8009d18:	d81f      	bhi.n	8009d5a <USB_ActivateEndpoint+0x72>
 8009d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8009d20 <USB_ActivateEndpoint+0x38>)
 8009d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d20:	08009d31 	.word	0x08009d31
 8009d24:	08009d4d 	.word	0x08009d4d
 8009d28:	08009d63 	.word	0x08009d63
 8009d2c:	08009d3f 	.word	0x08009d3f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8009d30:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009d34:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009d38:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8009d3c:	e012      	b.n	8009d64 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8009d3e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009d42:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8009d46:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8009d4a:	e00b      	b.n	8009d64 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8009d4c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009d50:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009d54:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8009d58:	e004      	b.n	8009d64 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8009d5a:	2301      	movs	r3, #1
 8009d5c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8009d60:	e000      	b.n	8009d64 <USB_ActivateEndpoint+0x7c>
      break;
 8009d62:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8009d64:	687a      	ldr	r2, [r7, #4]
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	781b      	ldrb	r3, [r3, #0]
 8009d6a:	009b      	lsls	r3, r3, #2
 8009d6c:	441a      	add	r2, r3
 8009d6e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009d72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009d76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009d7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009d7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d82:	b29b      	uxth	r3, r3
 8009d84:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8009d86:	687a      	ldr	r2, [r7, #4]
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	781b      	ldrb	r3, [r3, #0]
 8009d8c:	009b      	lsls	r3, r3, #2
 8009d8e:	4413      	add	r3, r2
 8009d90:	881b      	ldrh	r3, [r3, #0]
 8009d92:	b29b      	uxth	r3, r3
 8009d94:	b21b      	sxth	r3, r3
 8009d96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009d9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d9e:	b21a      	sxth	r2, r3
 8009da0:	683b      	ldr	r3, [r7, #0]
 8009da2:	781b      	ldrb	r3, [r3, #0]
 8009da4:	b21b      	sxth	r3, r3
 8009da6:	4313      	orrs	r3, r2
 8009da8:	b21b      	sxth	r3, r3
 8009daa:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8009dae:	687a      	ldr	r2, [r7, #4]
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	781b      	ldrb	r3, [r3, #0]
 8009db4:	009b      	lsls	r3, r3, #2
 8009db6:	441a      	add	r2, r3
 8009db8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8009dbc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009dc0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009dc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009dc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009dcc:	b29b      	uxth	r3, r3
 8009dce:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8009dd0:	683b      	ldr	r3, [r7, #0]
 8009dd2:	7b1b      	ldrb	r3, [r3, #12]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	f040 8180 	bne.w	800a0da <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	785b      	ldrb	r3, [r3, #1]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	f000 8084 	beq.w	8009eec <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	61bb      	str	r3, [r7, #24]
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009dee:	b29b      	uxth	r3, r3
 8009df0:	461a      	mov	r2, r3
 8009df2:	69bb      	ldr	r3, [r7, #24]
 8009df4:	4413      	add	r3, r2
 8009df6:	61bb      	str	r3, [r7, #24]
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	781b      	ldrb	r3, [r3, #0]
 8009dfc:	00da      	lsls	r2, r3, #3
 8009dfe:	69bb      	ldr	r3, [r7, #24]
 8009e00:	4413      	add	r3, r2
 8009e02:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009e06:	617b      	str	r3, [r7, #20]
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	88db      	ldrh	r3, [r3, #6]
 8009e0c:	085b      	lsrs	r3, r3, #1
 8009e0e:	b29b      	uxth	r3, r3
 8009e10:	005b      	lsls	r3, r3, #1
 8009e12:	b29a      	uxth	r2, r3
 8009e14:	697b      	ldr	r3, [r7, #20]
 8009e16:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009e18:	687a      	ldr	r2, [r7, #4]
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	781b      	ldrb	r3, [r3, #0]
 8009e1e:	009b      	lsls	r3, r3, #2
 8009e20:	4413      	add	r3, r2
 8009e22:	881b      	ldrh	r3, [r3, #0]
 8009e24:	827b      	strh	r3, [r7, #18]
 8009e26:	8a7b      	ldrh	r3, [r7, #18]
 8009e28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d01b      	beq.n	8009e68 <USB_ActivateEndpoint+0x180>
 8009e30:	687a      	ldr	r2, [r7, #4]
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	781b      	ldrb	r3, [r3, #0]
 8009e36:	009b      	lsls	r3, r3, #2
 8009e38:	4413      	add	r3, r2
 8009e3a:	881b      	ldrh	r3, [r3, #0]
 8009e3c:	b29b      	uxth	r3, r3
 8009e3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009e42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e46:	823b      	strh	r3, [r7, #16]
 8009e48:	687a      	ldr	r2, [r7, #4]
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	781b      	ldrb	r3, [r3, #0]
 8009e4e:	009b      	lsls	r3, r3, #2
 8009e50:	441a      	add	r2, r3
 8009e52:	8a3b      	ldrh	r3, [r7, #16]
 8009e54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009e58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009e5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009e60:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009e64:	b29b      	uxth	r3, r3
 8009e66:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	78db      	ldrb	r3, [r3, #3]
 8009e6c:	2b01      	cmp	r3, #1
 8009e6e:	d020      	beq.n	8009eb2 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009e70:	687a      	ldr	r2, [r7, #4]
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	781b      	ldrb	r3, [r3, #0]
 8009e76:	009b      	lsls	r3, r3, #2
 8009e78:	4413      	add	r3, r2
 8009e7a:	881b      	ldrh	r3, [r3, #0]
 8009e7c:	b29b      	uxth	r3, r3
 8009e7e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009e82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e86:	81bb      	strh	r3, [r7, #12]
 8009e88:	89bb      	ldrh	r3, [r7, #12]
 8009e8a:	f083 0320 	eor.w	r3, r3, #32
 8009e8e:	81bb      	strh	r3, [r7, #12]
 8009e90:	687a      	ldr	r2, [r7, #4]
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	781b      	ldrb	r3, [r3, #0]
 8009e96:	009b      	lsls	r3, r3, #2
 8009e98:	441a      	add	r2, r3
 8009e9a:	89bb      	ldrh	r3, [r7, #12]
 8009e9c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009ea0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009ea4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009ea8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009eac:	b29b      	uxth	r3, r3
 8009eae:	8013      	strh	r3, [r2, #0]
 8009eb0:	e3f9      	b.n	800a6a6 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009eb2:	687a      	ldr	r2, [r7, #4]
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	781b      	ldrb	r3, [r3, #0]
 8009eb8:	009b      	lsls	r3, r3, #2
 8009eba:	4413      	add	r3, r2
 8009ebc:	881b      	ldrh	r3, [r3, #0]
 8009ebe:	b29b      	uxth	r3, r3
 8009ec0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009ec4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009ec8:	81fb      	strh	r3, [r7, #14]
 8009eca:	687a      	ldr	r2, [r7, #4]
 8009ecc:	683b      	ldr	r3, [r7, #0]
 8009ece:	781b      	ldrb	r3, [r3, #0]
 8009ed0:	009b      	lsls	r3, r3, #2
 8009ed2:	441a      	add	r2, r3
 8009ed4:	89fb      	ldrh	r3, [r7, #14]
 8009ed6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009eda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009ede:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009ee2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ee6:	b29b      	uxth	r3, r3
 8009ee8:	8013      	strh	r3, [r2, #0]
 8009eea:	e3dc      	b.n	800a6a6 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	633b      	str	r3, [r7, #48]	@ 0x30
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009ef6:	b29b      	uxth	r3, r3
 8009ef8:	461a      	mov	r2, r3
 8009efa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009efc:	4413      	add	r3, r2
 8009efe:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f00:	683b      	ldr	r3, [r7, #0]
 8009f02:	781b      	ldrb	r3, [r3, #0]
 8009f04:	00da      	lsls	r2, r3, #3
 8009f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f08:	4413      	add	r3, r2
 8009f0a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	88db      	ldrh	r3, [r3, #6]
 8009f14:	085b      	lsrs	r3, r3, #1
 8009f16:	b29b      	uxth	r3, r3
 8009f18:	005b      	lsls	r3, r3, #1
 8009f1a:	b29a      	uxth	r2, r3
 8009f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f1e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009f2a:	b29b      	uxth	r3, r3
 8009f2c:	461a      	mov	r2, r3
 8009f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f30:	4413      	add	r3, r2
 8009f32:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	781b      	ldrb	r3, [r3, #0]
 8009f38:	00da      	lsls	r2, r3, #3
 8009f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f3c:	4413      	add	r3, r2
 8009f3e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009f42:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f46:	881b      	ldrh	r3, [r3, #0]
 8009f48:	b29b      	uxth	r3, r3
 8009f4a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009f4e:	b29a      	uxth	r2, r3
 8009f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f52:	801a      	strh	r2, [r3, #0]
 8009f54:	683b      	ldr	r3, [r7, #0]
 8009f56:	691b      	ldr	r3, [r3, #16]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d10a      	bne.n	8009f72 <USB_ActivateEndpoint+0x28a>
 8009f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f5e:	881b      	ldrh	r3, [r3, #0]
 8009f60:	b29b      	uxth	r3, r3
 8009f62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009f66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009f6a:	b29a      	uxth	r2, r3
 8009f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f6e:	801a      	strh	r2, [r3, #0]
 8009f70:	e041      	b.n	8009ff6 <USB_ActivateEndpoint+0x30e>
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	691b      	ldr	r3, [r3, #16]
 8009f76:	2b3e      	cmp	r3, #62	@ 0x3e
 8009f78:	d81c      	bhi.n	8009fb4 <USB_ActivateEndpoint+0x2cc>
 8009f7a:	683b      	ldr	r3, [r7, #0]
 8009f7c:	691b      	ldr	r3, [r3, #16]
 8009f7e:	085b      	lsrs	r3, r3, #1
 8009f80:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	691b      	ldr	r3, [r3, #16]
 8009f88:	f003 0301 	and.w	r3, r3, #1
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d004      	beq.n	8009f9a <USB_ActivateEndpoint+0x2b2>
 8009f90:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009f94:	3301      	adds	r3, #1
 8009f96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f9c:	881b      	ldrh	r3, [r3, #0]
 8009f9e:	b29a      	uxth	r2, r3
 8009fa0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009fa4:	b29b      	uxth	r3, r3
 8009fa6:	029b      	lsls	r3, r3, #10
 8009fa8:	b29b      	uxth	r3, r3
 8009faa:	4313      	orrs	r3, r2
 8009fac:	b29a      	uxth	r2, r3
 8009fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fb0:	801a      	strh	r2, [r3, #0]
 8009fb2:	e020      	b.n	8009ff6 <USB_ActivateEndpoint+0x30e>
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	691b      	ldr	r3, [r3, #16]
 8009fb8:	095b      	lsrs	r3, r3, #5
 8009fba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009fbe:	683b      	ldr	r3, [r7, #0]
 8009fc0:	691b      	ldr	r3, [r3, #16]
 8009fc2:	f003 031f 	and.w	r3, r3, #31
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d104      	bne.n	8009fd4 <USB_ActivateEndpoint+0x2ec>
 8009fca:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009fce:	3b01      	subs	r3, #1
 8009fd0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fd6:	881b      	ldrh	r3, [r3, #0]
 8009fd8:	b29a      	uxth	r2, r3
 8009fda:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009fde:	b29b      	uxth	r3, r3
 8009fe0:	029b      	lsls	r3, r3, #10
 8009fe2:	b29b      	uxth	r3, r3
 8009fe4:	4313      	orrs	r3, r2
 8009fe6:	b29b      	uxth	r3, r3
 8009fe8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009fec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ff0:	b29a      	uxth	r2, r3
 8009ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ff4:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009ff6:	687a      	ldr	r2, [r7, #4]
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	781b      	ldrb	r3, [r3, #0]
 8009ffc:	009b      	lsls	r3, r3, #2
 8009ffe:	4413      	add	r3, r2
 800a000:	881b      	ldrh	r3, [r3, #0]
 800a002:	847b      	strh	r3, [r7, #34]	@ 0x22
 800a004:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a006:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d01b      	beq.n	800a046 <USB_ActivateEndpoint+0x35e>
 800a00e:	687a      	ldr	r2, [r7, #4]
 800a010:	683b      	ldr	r3, [r7, #0]
 800a012:	781b      	ldrb	r3, [r3, #0]
 800a014:	009b      	lsls	r3, r3, #2
 800a016:	4413      	add	r3, r2
 800a018:	881b      	ldrh	r3, [r3, #0]
 800a01a:	b29b      	uxth	r3, r3
 800a01c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a020:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a024:	843b      	strh	r3, [r7, #32]
 800a026:	687a      	ldr	r2, [r7, #4]
 800a028:	683b      	ldr	r3, [r7, #0]
 800a02a:	781b      	ldrb	r3, [r3, #0]
 800a02c:	009b      	lsls	r3, r3, #2
 800a02e:	441a      	add	r2, r3
 800a030:	8c3b      	ldrh	r3, [r7, #32]
 800a032:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a036:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a03a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a03e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a042:	b29b      	uxth	r3, r3
 800a044:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800a046:	683b      	ldr	r3, [r7, #0]
 800a048:	781b      	ldrb	r3, [r3, #0]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d124      	bne.n	800a098 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a04e:	687a      	ldr	r2, [r7, #4]
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	781b      	ldrb	r3, [r3, #0]
 800a054:	009b      	lsls	r3, r3, #2
 800a056:	4413      	add	r3, r2
 800a058:	881b      	ldrh	r3, [r3, #0]
 800a05a:	b29b      	uxth	r3, r3
 800a05c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a060:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a064:	83bb      	strh	r3, [r7, #28]
 800a066:	8bbb      	ldrh	r3, [r7, #28]
 800a068:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a06c:	83bb      	strh	r3, [r7, #28]
 800a06e:	8bbb      	ldrh	r3, [r7, #28]
 800a070:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a074:	83bb      	strh	r3, [r7, #28]
 800a076:	687a      	ldr	r2, [r7, #4]
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	781b      	ldrb	r3, [r3, #0]
 800a07c:	009b      	lsls	r3, r3, #2
 800a07e:	441a      	add	r2, r3
 800a080:	8bbb      	ldrh	r3, [r7, #28]
 800a082:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a086:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a08a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a08e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a092:	b29b      	uxth	r3, r3
 800a094:	8013      	strh	r3, [r2, #0]
 800a096:	e306      	b.n	800a6a6 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800a098:	687a      	ldr	r2, [r7, #4]
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	781b      	ldrb	r3, [r3, #0]
 800a09e:	009b      	lsls	r3, r3, #2
 800a0a0:	4413      	add	r3, r2
 800a0a2:	881b      	ldrh	r3, [r3, #0]
 800a0a4:	b29b      	uxth	r3, r3
 800a0a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a0aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a0ae:	83fb      	strh	r3, [r7, #30]
 800a0b0:	8bfb      	ldrh	r3, [r7, #30]
 800a0b2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a0b6:	83fb      	strh	r3, [r7, #30]
 800a0b8:	687a      	ldr	r2, [r7, #4]
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	781b      	ldrb	r3, [r3, #0]
 800a0be:	009b      	lsls	r3, r3, #2
 800a0c0:	441a      	add	r2, r3
 800a0c2:	8bfb      	ldrh	r3, [r7, #30]
 800a0c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a0c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a0cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a0d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0d4:	b29b      	uxth	r3, r3
 800a0d6:	8013      	strh	r3, [r2, #0]
 800a0d8:	e2e5      	b.n	800a6a6 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800a0da:	683b      	ldr	r3, [r7, #0]
 800a0dc:	78db      	ldrb	r3, [r3, #3]
 800a0de:	2b02      	cmp	r3, #2
 800a0e0:	d11e      	bne.n	800a120 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800a0e2:	687a      	ldr	r2, [r7, #4]
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	781b      	ldrb	r3, [r3, #0]
 800a0e8:	009b      	lsls	r3, r3, #2
 800a0ea:	4413      	add	r3, r2
 800a0ec:	881b      	ldrh	r3, [r3, #0]
 800a0ee:	b29b      	uxth	r3, r3
 800a0f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a0f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a0f8:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800a0fc:	687a      	ldr	r2, [r7, #4]
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	781b      	ldrb	r3, [r3, #0]
 800a102:	009b      	lsls	r3, r3, #2
 800a104:	441a      	add	r2, r3
 800a106:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800a10a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a10e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a112:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800a116:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a11a:	b29b      	uxth	r3, r3
 800a11c:	8013      	strh	r3, [r2, #0]
 800a11e:	e01d      	b.n	800a15c <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800a120:	687a      	ldr	r2, [r7, #4]
 800a122:	683b      	ldr	r3, [r7, #0]
 800a124:	781b      	ldrb	r3, [r3, #0]
 800a126:	009b      	lsls	r3, r3, #2
 800a128:	4413      	add	r3, r2
 800a12a:	881b      	ldrh	r3, [r3, #0]
 800a12c:	b29b      	uxth	r3, r3
 800a12e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800a132:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a136:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800a13a:	687a      	ldr	r2, [r7, #4]
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	781b      	ldrb	r3, [r3, #0]
 800a140:	009b      	lsls	r3, r3, #2
 800a142:	441a      	add	r2, r3
 800a144:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800a148:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a14c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a150:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a154:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a158:	b29b      	uxth	r3, r3
 800a15a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a166:	b29b      	uxth	r3, r3
 800a168:	461a      	mov	r2, r3
 800a16a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a16c:	4413      	add	r3, r2
 800a16e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a170:	683b      	ldr	r3, [r7, #0]
 800a172:	781b      	ldrb	r3, [r3, #0]
 800a174:	00da      	lsls	r2, r3, #3
 800a176:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a178:	4413      	add	r3, r2
 800a17a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a17e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a180:	683b      	ldr	r3, [r7, #0]
 800a182:	891b      	ldrh	r3, [r3, #8]
 800a184:	085b      	lsrs	r3, r3, #1
 800a186:	b29b      	uxth	r3, r3
 800a188:	005b      	lsls	r3, r3, #1
 800a18a:	b29a      	uxth	r2, r3
 800a18c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a18e:	801a      	strh	r2, [r3, #0]
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	677b      	str	r3, [r7, #116]	@ 0x74
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a19a:	b29b      	uxth	r3, r3
 800a19c:	461a      	mov	r2, r3
 800a19e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a1a0:	4413      	add	r3, r2
 800a1a2:	677b      	str	r3, [r7, #116]	@ 0x74
 800a1a4:	683b      	ldr	r3, [r7, #0]
 800a1a6:	781b      	ldrb	r3, [r3, #0]
 800a1a8:	00da      	lsls	r2, r3, #3
 800a1aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a1ac:	4413      	add	r3, r2
 800a1ae:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800a1b2:	673b      	str	r3, [r7, #112]	@ 0x70
 800a1b4:	683b      	ldr	r3, [r7, #0]
 800a1b6:	895b      	ldrh	r3, [r3, #10]
 800a1b8:	085b      	lsrs	r3, r3, #1
 800a1ba:	b29b      	uxth	r3, r3
 800a1bc:	005b      	lsls	r3, r3, #1
 800a1be:	b29a      	uxth	r2, r3
 800a1c0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a1c2:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	785b      	ldrb	r3, [r3, #1]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	f040 81af 	bne.w	800a52c <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a1ce:	687a      	ldr	r2, [r7, #4]
 800a1d0:	683b      	ldr	r3, [r7, #0]
 800a1d2:	781b      	ldrb	r3, [r3, #0]
 800a1d4:	009b      	lsls	r3, r3, #2
 800a1d6:	4413      	add	r3, r2
 800a1d8:	881b      	ldrh	r3, [r3, #0]
 800a1da:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800a1de:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800a1e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d01d      	beq.n	800a226 <USB_ActivateEndpoint+0x53e>
 800a1ea:	687a      	ldr	r2, [r7, #4]
 800a1ec:	683b      	ldr	r3, [r7, #0]
 800a1ee:	781b      	ldrb	r3, [r3, #0]
 800a1f0:	009b      	lsls	r3, r3, #2
 800a1f2:	4413      	add	r3, r2
 800a1f4:	881b      	ldrh	r3, [r3, #0]
 800a1f6:	b29b      	uxth	r3, r3
 800a1f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a1fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a200:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800a204:	687a      	ldr	r2, [r7, #4]
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	781b      	ldrb	r3, [r3, #0]
 800a20a:	009b      	lsls	r3, r3, #2
 800a20c:	441a      	add	r2, r3
 800a20e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800a212:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a216:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a21a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a21e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a222:	b29b      	uxth	r3, r3
 800a224:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a226:	687a      	ldr	r2, [r7, #4]
 800a228:	683b      	ldr	r3, [r7, #0]
 800a22a:	781b      	ldrb	r3, [r3, #0]
 800a22c:	009b      	lsls	r3, r3, #2
 800a22e:	4413      	add	r3, r2
 800a230:	881b      	ldrh	r3, [r3, #0]
 800a232:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800a236:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800a23a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d01d      	beq.n	800a27e <USB_ActivateEndpoint+0x596>
 800a242:	687a      	ldr	r2, [r7, #4]
 800a244:	683b      	ldr	r3, [r7, #0]
 800a246:	781b      	ldrb	r3, [r3, #0]
 800a248:	009b      	lsls	r3, r3, #2
 800a24a:	4413      	add	r3, r2
 800a24c:	881b      	ldrh	r3, [r3, #0]
 800a24e:	b29b      	uxth	r3, r3
 800a250:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a254:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a258:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800a25c:	687a      	ldr	r2, [r7, #4]
 800a25e:	683b      	ldr	r3, [r7, #0]
 800a260:	781b      	ldrb	r3, [r3, #0]
 800a262:	009b      	lsls	r3, r3, #2
 800a264:	441a      	add	r2, r3
 800a266:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800a26a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a26e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a272:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a276:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a27a:	b29b      	uxth	r3, r3
 800a27c:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	785b      	ldrb	r3, [r3, #1]
 800a282:	2b00      	cmp	r3, #0
 800a284:	d16b      	bne.n	800a35e <USB_ActivateEndpoint+0x676>
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a290:	b29b      	uxth	r3, r3
 800a292:	461a      	mov	r2, r3
 800a294:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a296:	4413      	add	r3, r2
 800a298:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a29a:	683b      	ldr	r3, [r7, #0]
 800a29c:	781b      	ldrb	r3, [r3, #0]
 800a29e:	00da      	lsls	r2, r3, #3
 800a2a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2a2:	4413      	add	r3, r2
 800a2a4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a2a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a2aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2ac:	881b      	ldrh	r3, [r3, #0]
 800a2ae:	b29b      	uxth	r3, r3
 800a2b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a2b4:	b29a      	uxth	r2, r3
 800a2b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2b8:	801a      	strh	r2, [r3, #0]
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	691b      	ldr	r3, [r3, #16]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d10a      	bne.n	800a2d8 <USB_ActivateEndpoint+0x5f0>
 800a2c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2c4:	881b      	ldrh	r3, [r3, #0]
 800a2c6:	b29b      	uxth	r3, r3
 800a2c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a2cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a2d0:	b29a      	uxth	r2, r3
 800a2d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2d4:	801a      	strh	r2, [r3, #0]
 800a2d6:	e05d      	b.n	800a394 <USB_ActivateEndpoint+0x6ac>
 800a2d8:	683b      	ldr	r3, [r7, #0]
 800a2da:	691b      	ldr	r3, [r3, #16]
 800a2dc:	2b3e      	cmp	r3, #62	@ 0x3e
 800a2de:	d81c      	bhi.n	800a31a <USB_ActivateEndpoint+0x632>
 800a2e0:	683b      	ldr	r3, [r7, #0]
 800a2e2:	691b      	ldr	r3, [r3, #16]
 800a2e4:	085b      	lsrs	r3, r3, #1
 800a2e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a2ea:	683b      	ldr	r3, [r7, #0]
 800a2ec:	691b      	ldr	r3, [r3, #16]
 800a2ee:	f003 0301 	and.w	r3, r3, #1
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d004      	beq.n	800a300 <USB_ActivateEndpoint+0x618>
 800a2f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a2fa:	3301      	adds	r3, #1
 800a2fc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a300:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a302:	881b      	ldrh	r3, [r3, #0]
 800a304:	b29a      	uxth	r2, r3
 800a306:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a30a:	b29b      	uxth	r3, r3
 800a30c:	029b      	lsls	r3, r3, #10
 800a30e:	b29b      	uxth	r3, r3
 800a310:	4313      	orrs	r3, r2
 800a312:	b29a      	uxth	r2, r3
 800a314:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a316:	801a      	strh	r2, [r3, #0]
 800a318:	e03c      	b.n	800a394 <USB_ActivateEndpoint+0x6ac>
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	691b      	ldr	r3, [r3, #16]
 800a31e:	095b      	lsrs	r3, r3, #5
 800a320:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a324:	683b      	ldr	r3, [r7, #0]
 800a326:	691b      	ldr	r3, [r3, #16]
 800a328:	f003 031f 	and.w	r3, r3, #31
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d104      	bne.n	800a33a <USB_ActivateEndpoint+0x652>
 800a330:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a334:	3b01      	subs	r3, #1
 800a336:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a33a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a33c:	881b      	ldrh	r3, [r3, #0]
 800a33e:	b29a      	uxth	r2, r3
 800a340:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a344:	b29b      	uxth	r3, r3
 800a346:	029b      	lsls	r3, r3, #10
 800a348:	b29b      	uxth	r3, r3
 800a34a:	4313      	orrs	r3, r2
 800a34c:	b29b      	uxth	r3, r3
 800a34e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a352:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a356:	b29a      	uxth	r2, r3
 800a358:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a35a:	801a      	strh	r2, [r3, #0]
 800a35c:	e01a      	b.n	800a394 <USB_ActivateEndpoint+0x6ac>
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	785b      	ldrb	r3, [r3, #1]
 800a362:	2b01      	cmp	r3, #1
 800a364:	d116      	bne.n	800a394 <USB_ActivateEndpoint+0x6ac>
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	657b      	str	r3, [r7, #84]	@ 0x54
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a370:	b29b      	uxth	r3, r3
 800a372:	461a      	mov	r2, r3
 800a374:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a376:	4413      	add	r3, r2
 800a378:	657b      	str	r3, [r7, #84]	@ 0x54
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	781b      	ldrb	r3, [r3, #0]
 800a37e:	00da      	lsls	r2, r3, #3
 800a380:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a382:	4413      	add	r3, r2
 800a384:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a388:	653b      	str	r3, [r7, #80]	@ 0x50
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	691b      	ldr	r3, [r3, #16]
 800a38e:	b29a      	uxth	r2, r3
 800a390:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a392:	801a      	strh	r2, [r3, #0]
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	647b      	str	r3, [r7, #68]	@ 0x44
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	785b      	ldrb	r3, [r3, #1]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d16b      	bne.n	800a478 <USB_ActivateEndpoint+0x790>
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a3aa:	b29b      	uxth	r3, r3
 800a3ac:	461a      	mov	r2, r3
 800a3ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3b0:	4413      	add	r3, r2
 800a3b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	781b      	ldrb	r3, [r3, #0]
 800a3b8:	00da      	lsls	r2, r3, #3
 800a3ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3bc:	4413      	add	r3, r2
 800a3be:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a3c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a3c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3c6:	881b      	ldrh	r3, [r3, #0]
 800a3c8:	b29b      	uxth	r3, r3
 800a3ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a3ce:	b29a      	uxth	r2, r3
 800a3d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3d2:	801a      	strh	r2, [r3, #0]
 800a3d4:	683b      	ldr	r3, [r7, #0]
 800a3d6:	691b      	ldr	r3, [r3, #16]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d10a      	bne.n	800a3f2 <USB_ActivateEndpoint+0x70a>
 800a3dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3de:	881b      	ldrh	r3, [r3, #0]
 800a3e0:	b29b      	uxth	r3, r3
 800a3e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a3e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a3ea:	b29a      	uxth	r2, r3
 800a3ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3ee:	801a      	strh	r2, [r3, #0]
 800a3f0:	e05b      	b.n	800a4aa <USB_ActivateEndpoint+0x7c2>
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	691b      	ldr	r3, [r3, #16]
 800a3f6:	2b3e      	cmp	r3, #62	@ 0x3e
 800a3f8:	d81c      	bhi.n	800a434 <USB_ActivateEndpoint+0x74c>
 800a3fa:	683b      	ldr	r3, [r7, #0]
 800a3fc:	691b      	ldr	r3, [r3, #16]
 800a3fe:	085b      	lsrs	r3, r3, #1
 800a400:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a404:	683b      	ldr	r3, [r7, #0]
 800a406:	691b      	ldr	r3, [r3, #16]
 800a408:	f003 0301 	and.w	r3, r3, #1
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d004      	beq.n	800a41a <USB_ActivateEndpoint+0x732>
 800a410:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a414:	3301      	adds	r3, #1
 800a416:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a41a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a41c:	881b      	ldrh	r3, [r3, #0]
 800a41e:	b29a      	uxth	r2, r3
 800a420:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a424:	b29b      	uxth	r3, r3
 800a426:	029b      	lsls	r3, r3, #10
 800a428:	b29b      	uxth	r3, r3
 800a42a:	4313      	orrs	r3, r2
 800a42c:	b29a      	uxth	r2, r3
 800a42e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a430:	801a      	strh	r2, [r3, #0]
 800a432:	e03a      	b.n	800a4aa <USB_ActivateEndpoint+0x7c2>
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	691b      	ldr	r3, [r3, #16]
 800a438:	095b      	lsrs	r3, r3, #5
 800a43a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a43e:	683b      	ldr	r3, [r7, #0]
 800a440:	691b      	ldr	r3, [r3, #16]
 800a442:	f003 031f 	and.w	r3, r3, #31
 800a446:	2b00      	cmp	r3, #0
 800a448:	d104      	bne.n	800a454 <USB_ActivateEndpoint+0x76c>
 800a44a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a44e:	3b01      	subs	r3, #1
 800a450:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a454:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a456:	881b      	ldrh	r3, [r3, #0]
 800a458:	b29a      	uxth	r2, r3
 800a45a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a45e:	b29b      	uxth	r3, r3
 800a460:	029b      	lsls	r3, r3, #10
 800a462:	b29b      	uxth	r3, r3
 800a464:	4313      	orrs	r3, r2
 800a466:	b29b      	uxth	r3, r3
 800a468:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a46c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a470:	b29a      	uxth	r2, r3
 800a472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a474:	801a      	strh	r2, [r3, #0]
 800a476:	e018      	b.n	800a4aa <USB_ActivateEndpoint+0x7c2>
 800a478:	683b      	ldr	r3, [r7, #0]
 800a47a:	785b      	ldrb	r3, [r3, #1]
 800a47c:	2b01      	cmp	r3, #1
 800a47e:	d114      	bne.n	800a4aa <USB_ActivateEndpoint+0x7c2>
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a486:	b29b      	uxth	r3, r3
 800a488:	461a      	mov	r2, r3
 800a48a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a48c:	4413      	add	r3, r2
 800a48e:	647b      	str	r3, [r7, #68]	@ 0x44
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	781b      	ldrb	r3, [r3, #0]
 800a494:	00da      	lsls	r2, r3, #3
 800a496:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a498:	4413      	add	r3, r2
 800a49a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a49e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a4a0:	683b      	ldr	r3, [r7, #0]
 800a4a2:	691b      	ldr	r3, [r3, #16]
 800a4a4:	b29a      	uxth	r2, r3
 800a4a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a4a8:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a4aa:	687a      	ldr	r2, [r7, #4]
 800a4ac:	683b      	ldr	r3, [r7, #0]
 800a4ae:	781b      	ldrb	r3, [r3, #0]
 800a4b0:	009b      	lsls	r3, r3, #2
 800a4b2:	4413      	add	r3, r2
 800a4b4:	881b      	ldrh	r3, [r3, #0]
 800a4b6:	b29b      	uxth	r3, r3
 800a4b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a4bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a4c0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800a4c2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a4c4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a4c8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800a4ca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a4cc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a4d0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800a4d2:	687a      	ldr	r2, [r7, #4]
 800a4d4:	683b      	ldr	r3, [r7, #0]
 800a4d6:	781b      	ldrb	r3, [r3, #0]
 800a4d8:	009b      	lsls	r3, r3, #2
 800a4da:	441a      	add	r2, r3
 800a4dc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a4de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a4e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a4e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a4ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4ee:	b29b      	uxth	r3, r3
 800a4f0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a4f2:	687a      	ldr	r2, [r7, #4]
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	781b      	ldrb	r3, [r3, #0]
 800a4f8:	009b      	lsls	r3, r3, #2
 800a4fa:	4413      	add	r3, r2
 800a4fc:	881b      	ldrh	r3, [r3, #0]
 800a4fe:	b29b      	uxth	r3, r3
 800a500:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a504:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a508:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800a50a:	687a      	ldr	r2, [r7, #4]
 800a50c:	683b      	ldr	r3, [r7, #0]
 800a50e:	781b      	ldrb	r3, [r3, #0]
 800a510:	009b      	lsls	r3, r3, #2
 800a512:	441a      	add	r2, r3
 800a514:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800a516:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a51a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a51e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a522:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a526:	b29b      	uxth	r3, r3
 800a528:	8013      	strh	r3, [r2, #0]
 800a52a:	e0bc      	b.n	800a6a6 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a52c:	687a      	ldr	r2, [r7, #4]
 800a52e:	683b      	ldr	r3, [r7, #0]
 800a530:	781b      	ldrb	r3, [r3, #0]
 800a532:	009b      	lsls	r3, r3, #2
 800a534:	4413      	add	r3, r2
 800a536:	881b      	ldrh	r3, [r3, #0]
 800a538:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800a53c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a540:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a544:	2b00      	cmp	r3, #0
 800a546:	d01d      	beq.n	800a584 <USB_ActivateEndpoint+0x89c>
 800a548:	687a      	ldr	r2, [r7, #4]
 800a54a:	683b      	ldr	r3, [r7, #0]
 800a54c:	781b      	ldrb	r3, [r3, #0]
 800a54e:	009b      	lsls	r3, r3, #2
 800a550:	4413      	add	r3, r2
 800a552:	881b      	ldrh	r3, [r3, #0]
 800a554:	b29b      	uxth	r3, r3
 800a556:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a55a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a55e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800a562:	687a      	ldr	r2, [r7, #4]
 800a564:	683b      	ldr	r3, [r7, #0]
 800a566:	781b      	ldrb	r3, [r3, #0]
 800a568:	009b      	lsls	r3, r3, #2
 800a56a:	441a      	add	r2, r3
 800a56c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800a570:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a574:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a578:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a57c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a580:	b29b      	uxth	r3, r3
 800a582:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a584:	687a      	ldr	r2, [r7, #4]
 800a586:	683b      	ldr	r3, [r7, #0]
 800a588:	781b      	ldrb	r3, [r3, #0]
 800a58a:	009b      	lsls	r3, r3, #2
 800a58c:	4413      	add	r3, r2
 800a58e:	881b      	ldrh	r3, [r3, #0]
 800a590:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800a594:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800a598:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d01d      	beq.n	800a5dc <USB_ActivateEndpoint+0x8f4>
 800a5a0:	687a      	ldr	r2, [r7, #4]
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	781b      	ldrb	r3, [r3, #0]
 800a5a6:	009b      	lsls	r3, r3, #2
 800a5a8:	4413      	add	r3, r2
 800a5aa:	881b      	ldrh	r3, [r3, #0]
 800a5ac:	b29b      	uxth	r3, r3
 800a5ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a5b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5b6:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800a5ba:	687a      	ldr	r2, [r7, #4]
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	781b      	ldrb	r3, [r3, #0]
 800a5c0:	009b      	lsls	r3, r3, #2
 800a5c2:	441a      	add	r2, r3
 800a5c4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800a5c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a5cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a5d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a5d4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a5d8:	b29b      	uxth	r3, r3
 800a5da:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a5dc:	683b      	ldr	r3, [r7, #0]
 800a5de:	78db      	ldrb	r3, [r3, #3]
 800a5e0:	2b01      	cmp	r3, #1
 800a5e2:	d024      	beq.n	800a62e <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a5e4:	687a      	ldr	r2, [r7, #4]
 800a5e6:	683b      	ldr	r3, [r7, #0]
 800a5e8:	781b      	ldrb	r3, [r3, #0]
 800a5ea:	009b      	lsls	r3, r3, #2
 800a5ec:	4413      	add	r3, r2
 800a5ee:	881b      	ldrh	r3, [r3, #0]
 800a5f0:	b29b      	uxth	r3, r3
 800a5f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a5f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a5fa:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800a5fe:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800a602:	f083 0320 	eor.w	r3, r3, #32
 800a606:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800a60a:	687a      	ldr	r2, [r7, #4]
 800a60c:	683b      	ldr	r3, [r7, #0]
 800a60e:	781b      	ldrb	r3, [r3, #0]
 800a610:	009b      	lsls	r3, r3, #2
 800a612:	441a      	add	r2, r3
 800a614:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800a618:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a61c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a620:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a624:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a628:	b29b      	uxth	r3, r3
 800a62a:	8013      	strh	r3, [r2, #0]
 800a62c:	e01d      	b.n	800a66a <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a62e:	687a      	ldr	r2, [r7, #4]
 800a630:	683b      	ldr	r3, [r7, #0]
 800a632:	781b      	ldrb	r3, [r3, #0]
 800a634:	009b      	lsls	r3, r3, #2
 800a636:	4413      	add	r3, r2
 800a638:	881b      	ldrh	r3, [r3, #0]
 800a63a:	b29b      	uxth	r3, r3
 800a63c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a640:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a644:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800a648:	687a      	ldr	r2, [r7, #4]
 800a64a:	683b      	ldr	r3, [r7, #0]
 800a64c:	781b      	ldrb	r3, [r3, #0]
 800a64e:	009b      	lsls	r3, r3, #2
 800a650:	441a      	add	r2, r3
 800a652:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800a656:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a65a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a65e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a662:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a666:	b29b      	uxth	r3, r3
 800a668:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a66a:	687a      	ldr	r2, [r7, #4]
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	781b      	ldrb	r3, [r3, #0]
 800a670:	009b      	lsls	r3, r3, #2
 800a672:	4413      	add	r3, r2
 800a674:	881b      	ldrh	r3, [r3, #0]
 800a676:	b29b      	uxth	r3, r3
 800a678:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a67c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a680:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800a684:	687a      	ldr	r2, [r7, #4]
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	781b      	ldrb	r3, [r3, #0]
 800a68a:	009b      	lsls	r3, r3, #2
 800a68c:	441a      	add	r2, r3
 800a68e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800a692:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a696:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a69a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a69e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6a2:	b29b      	uxth	r3, r3
 800a6a4:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800a6a6:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	379c      	adds	r7, #156	@ 0x9c
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b4:	4770      	bx	lr
 800a6b6:	bf00      	nop

0800a6b8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a6b8:	b480      	push	{r7}
 800a6ba:	b08d      	sub	sp, #52	@ 0x34
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
 800a6c0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800a6c2:	683b      	ldr	r3, [r7, #0]
 800a6c4:	7b1b      	ldrb	r3, [r3, #12]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	f040 808e 	bne.w	800a7e8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	785b      	ldrb	r3, [r3, #1]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d044      	beq.n	800a75e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a6d4:	687a      	ldr	r2, [r7, #4]
 800a6d6:	683b      	ldr	r3, [r7, #0]
 800a6d8:	781b      	ldrb	r3, [r3, #0]
 800a6da:	009b      	lsls	r3, r3, #2
 800a6dc:	4413      	add	r3, r2
 800a6de:	881b      	ldrh	r3, [r3, #0]
 800a6e0:	81bb      	strh	r3, [r7, #12]
 800a6e2:	89bb      	ldrh	r3, [r7, #12]
 800a6e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d01b      	beq.n	800a724 <USB_DeactivateEndpoint+0x6c>
 800a6ec:	687a      	ldr	r2, [r7, #4]
 800a6ee:	683b      	ldr	r3, [r7, #0]
 800a6f0:	781b      	ldrb	r3, [r3, #0]
 800a6f2:	009b      	lsls	r3, r3, #2
 800a6f4:	4413      	add	r3, r2
 800a6f6:	881b      	ldrh	r3, [r3, #0]
 800a6f8:	b29b      	uxth	r3, r3
 800a6fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a6fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a702:	817b      	strh	r3, [r7, #10]
 800a704:	687a      	ldr	r2, [r7, #4]
 800a706:	683b      	ldr	r3, [r7, #0]
 800a708:	781b      	ldrb	r3, [r3, #0]
 800a70a:	009b      	lsls	r3, r3, #2
 800a70c:	441a      	add	r2, r3
 800a70e:	897b      	ldrh	r3, [r7, #10]
 800a710:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a714:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a718:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a71c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a720:	b29b      	uxth	r3, r3
 800a722:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a724:	687a      	ldr	r2, [r7, #4]
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	781b      	ldrb	r3, [r3, #0]
 800a72a:	009b      	lsls	r3, r3, #2
 800a72c:	4413      	add	r3, r2
 800a72e:	881b      	ldrh	r3, [r3, #0]
 800a730:	b29b      	uxth	r3, r3
 800a732:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a736:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a73a:	813b      	strh	r3, [r7, #8]
 800a73c:	687a      	ldr	r2, [r7, #4]
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	781b      	ldrb	r3, [r3, #0]
 800a742:	009b      	lsls	r3, r3, #2
 800a744:	441a      	add	r2, r3
 800a746:	893b      	ldrh	r3, [r7, #8]
 800a748:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a74c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a750:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a754:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a758:	b29b      	uxth	r3, r3
 800a75a:	8013      	strh	r3, [r2, #0]
 800a75c:	e192      	b.n	800aa84 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a75e:	687a      	ldr	r2, [r7, #4]
 800a760:	683b      	ldr	r3, [r7, #0]
 800a762:	781b      	ldrb	r3, [r3, #0]
 800a764:	009b      	lsls	r3, r3, #2
 800a766:	4413      	add	r3, r2
 800a768:	881b      	ldrh	r3, [r3, #0]
 800a76a:	827b      	strh	r3, [r7, #18]
 800a76c:	8a7b      	ldrh	r3, [r7, #18]
 800a76e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a772:	2b00      	cmp	r3, #0
 800a774:	d01b      	beq.n	800a7ae <USB_DeactivateEndpoint+0xf6>
 800a776:	687a      	ldr	r2, [r7, #4]
 800a778:	683b      	ldr	r3, [r7, #0]
 800a77a:	781b      	ldrb	r3, [r3, #0]
 800a77c:	009b      	lsls	r3, r3, #2
 800a77e:	4413      	add	r3, r2
 800a780:	881b      	ldrh	r3, [r3, #0]
 800a782:	b29b      	uxth	r3, r3
 800a784:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a788:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a78c:	823b      	strh	r3, [r7, #16]
 800a78e:	687a      	ldr	r2, [r7, #4]
 800a790:	683b      	ldr	r3, [r7, #0]
 800a792:	781b      	ldrb	r3, [r3, #0]
 800a794:	009b      	lsls	r3, r3, #2
 800a796:	441a      	add	r2, r3
 800a798:	8a3b      	ldrh	r3, [r7, #16]
 800a79a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a79e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a7a2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a7a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7aa:	b29b      	uxth	r3, r3
 800a7ac:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a7ae:	687a      	ldr	r2, [r7, #4]
 800a7b0:	683b      	ldr	r3, [r7, #0]
 800a7b2:	781b      	ldrb	r3, [r3, #0]
 800a7b4:	009b      	lsls	r3, r3, #2
 800a7b6:	4413      	add	r3, r2
 800a7b8:	881b      	ldrh	r3, [r3, #0]
 800a7ba:	b29b      	uxth	r3, r3
 800a7bc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a7c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7c4:	81fb      	strh	r3, [r7, #14]
 800a7c6:	687a      	ldr	r2, [r7, #4]
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	781b      	ldrb	r3, [r3, #0]
 800a7cc:	009b      	lsls	r3, r3, #2
 800a7ce:	441a      	add	r2, r3
 800a7d0:	89fb      	ldrh	r3, [r7, #14]
 800a7d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a7d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a7da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a7de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7e2:	b29b      	uxth	r3, r3
 800a7e4:	8013      	strh	r3, [r2, #0]
 800a7e6:	e14d      	b.n	800aa84 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800a7e8:	683b      	ldr	r3, [r7, #0]
 800a7ea:	785b      	ldrb	r3, [r3, #1]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	f040 80a5 	bne.w	800a93c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a7f2:	687a      	ldr	r2, [r7, #4]
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	781b      	ldrb	r3, [r3, #0]
 800a7f8:	009b      	lsls	r3, r3, #2
 800a7fa:	4413      	add	r3, r2
 800a7fc:	881b      	ldrh	r3, [r3, #0]
 800a7fe:	843b      	strh	r3, [r7, #32]
 800a800:	8c3b      	ldrh	r3, [r7, #32]
 800a802:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a806:	2b00      	cmp	r3, #0
 800a808:	d01b      	beq.n	800a842 <USB_DeactivateEndpoint+0x18a>
 800a80a:	687a      	ldr	r2, [r7, #4]
 800a80c:	683b      	ldr	r3, [r7, #0]
 800a80e:	781b      	ldrb	r3, [r3, #0]
 800a810:	009b      	lsls	r3, r3, #2
 800a812:	4413      	add	r3, r2
 800a814:	881b      	ldrh	r3, [r3, #0]
 800a816:	b29b      	uxth	r3, r3
 800a818:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a81c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a820:	83fb      	strh	r3, [r7, #30]
 800a822:	687a      	ldr	r2, [r7, #4]
 800a824:	683b      	ldr	r3, [r7, #0]
 800a826:	781b      	ldrb	r3, [r3, #0]
 800a828:	009b      	lsls	r3, r3, #2
 800a82a:	441a      	add	r2, r3
 800a82c:	8bfb      	ldrh	r3, [r7, #30]
 800a82e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a832:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a836:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a83a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a83e:	b29b      	uxth	r3, r3
 800a840:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a842:	687a      	ldr	r2, [r7, #4]
 800a844:	683b      	ldr	r3, [r7, #0]
 800a846:	781b      	ldrb	r3, [r3, #0]
 800a848:	009b      	lsls	r3, r3, #2
 800a84a:	4413      	add	r3, r2
 800a84c:	881b      	ldrh	r3, [r3, #0]
 800a84e:	83bb      	strh	r3, [r7, #28]
 800a850:	8bbb      	ldrh	r3, [r7, #28]
 800a852:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a856:	2b00      	cmp	r3, #0
 800a858:	d01b      	beq.n	800a892 <USB_DeactivateEndpoint+0x1da>
 800a85a:	687a      	ldr	r2, [r7, #4]
 800a85c:	683b      	ldr	r3, [r7, #0]
 800a85e:	781b      	ldrb	r3, [r3, #0]
 800a860:	009b      	lsls	r3, r3, #2
 800a862:	4413      	add	r3, r2
 800a864:	881b      	ldrh	r3, [r3, #0]
 800a866:	b29b      	uxth	r3, r3
 800a868:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a86c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a870:	837b      	strh	r3, [r7, #26]
 800a872:	687a      	ldr	r2, [r7, #4]
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	781b      	ldrb	r3, [r3, #0]
 800a878:	009b      	lsls	r3, r3, #2
 800a87a:	441a      	add	r2, r3
 800a87c:	8b7b      	ldrh	r3, [r7, #26]
 800a87e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a882:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a886:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a88a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a88e:	b29b      	uxth	r3, r3
 800a890:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800a892:	687a      	ldr	r2, [r7, #4]
 800a894:	683b      	ldr	r3, [r7, #0]
 800a896:	781b      	ldrb	r3, [r3, #0]
 800a898:	009b      	lsls	r3, r3, #2
 800a89a:	4413      	add	r3, r2
 800a89c:	881b      	ldrh	r3, [r3, #0]
 800a89e:	b29b      	uxth	r3, r3
 800a8a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a8a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a8a8:	833b      	strh	r3, [r7, #24]
 800a8aa:	687a      	ldr	r2, [r7, #4]
 800a8ac:	683b      	ldr	r3, [r7, #0]
 800a8ae:	781b      	ldrb	r3, [r3, #0]
 800a8b0:	009b      	lsls	r3, r3, #2
 800a8b2:	441a      	add	r2, r3
 800a8b4:	8b3b      	ldrh	r3, [r7, #24]
 800a8b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a8ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a8be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a8c2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a8c6:	b29b      	uxth	r3, r3
 800a8c8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a8ca:	687a      	ldr	r2, [r7, #4]
 800a8cc:	683b      	ldr	r3, [r7, #0]
 800a8ce:	781b      	ldrb	r3, [r3, #0]
 800a8d0:	009b      	lsls	r3, r3, #2
 800a8d2:	4413      	add	r3, r2
 800a8d4:	881b      	ldrh	r3, [r3, #0]
 800a8d6:	b29b      	uxth	r3, r3
 800a8d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a8dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a8e0:	82fb      	strh	r3, [r7, #22]
 800a8e2:	687a      	ldr	r2, [r7, #4]
 800a8e4:	683b      	ldr	r3, [r7, #0]
 800a8e6:	781b      	ldrb	r3, [r3, #0]
 800a8e8:	009b      	lsls	r3, r3, #2
 800a8ea:	441a      	add	r2, r3
 800a8ec:	8afb      	ldrh	r3, [r7, #22]
 800a8ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a8f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a8f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a8fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8fe:	b29b      	uxth	r3, r3
 800a900:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a902:	687a      	ldr	r2, [r7, #4]
 800a904:	683b      	ldr	r3, [r7, #0]
 800a906:	781b      	ldrb	r3, [r3, #0]
 800a908:	009b      	lsls	r3, r3, #2
 800a90a:	4413      	add	r3, r2
 800a90c:	881b      	ldrh	r3, [r3, #0]
 800a90e:	b29b      	uxth	r3, r3
 800a910:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a914:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a918:	82bb      	strh	r3, [r7, #20]
 800a91a:	687a      	ldr	r2, [r7, #4]
 800a91c:	683b      	ldr	r3, [r7, #0]
 800a91e:	781b      	ldrb	r3, [r3, #0]
 800a920:	009b      	lsls	r3, r3, #2
 800a922:	441a      	add	r2, r3
 800a924:	8abb      	ldrh	r3, [r7, #20]
 800a926:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a92a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a92e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a932:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a936:	b29b      	uxth	r3, r3
 800a938:	8013      	strh	r3, [r2, #0]
 800a93a:	e0a3      	b.n	800aa84 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a93c:	687a      	ldr	r2, [r7, #4]
 800a93e:	683b      	ldr	r3, [r7, #0]
 800a940:	781b      	ldrb	r3, [r3, #0]
 800a942:	009b      	lsls	r3, r3, #2
 800a944:	4413      	add	r3, r2
 800a946:	881b      	ldrh	r3, [r3, #0]
 800a948:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800a94a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a94c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a950:	2b00      	cmp	r3, #0
 800a952:	d01b      	beq.n	800a98c <USB_DeactivateEndpoint+0x2d4>
 800a954:	687a      	ldr	r2, [r7, #4]
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	781b      	ldrb	r3, [r3, #0]
 800a95a:	009b      	lsls	r3, r3, #2
 800a95c:	4413      	add	r3, r2
 800a95e:	881b      	ldrh	r3, [r3, #0]
 800a960:	b29b      	uxth	r3, r3
 800a962:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a966:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a96a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800a96c:	687a      	ldr	r2, [r7, #4]
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	781b      	ldrb	r3, [r3, #0]
 800a972:	009b      	lsls	r3, r3, #2
 800a974:	441a      	add	r2, r3
 800a976:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800a978:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a97c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a980:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a984:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a988:	b29b      	uxth	r3, r3
 800a98a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a98c:	687a      	ldr	r2, [r7, #4]
 800a98e:	683b      	ldr	r3, [r7, #0]
 800a990:	781b      	ldrb	r3, [r3, #0]
 800a992:	009b      	lsls	r3, r3, #2
 800a994:	4413      	add	r3, r2
 800a996:	881b      	ldrh	r3, [r3, #0]
 800a998:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800a99a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a99c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d01b      	beq.n	800a9dc <USB_DeactivateEndpoint+0x324>
 800a9a4:	687a      	ldr	r2, [r7, #4]
 800a9a6:	683b      	ldr	r3, [r7, #0]
 800a9a8:	781b      	ldrb	r3, [r3, #0]
 800a9aa:	009b      	lsls	r3, r3, #2
 800a9ac:	4413      	add	r3, r2
 800a9ae:	881b      	ldrh	r3, [r3, #0]
 800a9b0:	b29b      	uxth	r3, r3
 800a9b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a9b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a9ba:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a9bc:	687a      	ldr	r2, [r7, #4]
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	781b      	ldrb	r3, [r3, #0]
 800a9c2:	009b      	lsls	r3, r3, #2
 800a9c4:	441a      	add	r2, r3
 800a9c6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a9c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a9cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a9d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a9d4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a9d8:	b29b      	uxth	r3, r3
 800a9da:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800a9dc:	687a      	ldr	r2, [r7, #4]
 800a9de:	683b      	ldr	r3, [r7, #0]
 800a9e0:	781b      	ldrb	r3, [r3, #0]
 800a9e2:	009b      	lsls	r3, r3, #2
 800a9e4:	4413      	add	r3, r2
 800a9e6:	881b      	ldrh	r3, [r3, #0]
 800a9e8:	b29b      	uxth	r3, r3
 800a9ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a9ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a9f2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800a9f4:	687a      	ldr	r2, [r7, #4]
 800a9f6:	683b      	ldr	r3, [r7, #0]
 800a9f8:	781b      	ldrb	r3, [r3, #0]
 800a9fa:	009b      	lsls	r3, r3, #2
 800a9fc:	441a      	add	r2, r3
 800a9fe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800aa00:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa04:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa08:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800aa0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa10:	b29b      	uxth	r3, r3
 800aa12:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800aa14:	687a      	ldr	r2, [r7, #4]
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	781b      	ldrb	r3, [r3, #0]
 800aa1a:	009b      	lsls	r3, r3, #2
 800aa1c:	4413      	add	r3, r2
 800aa1e:	881b      	ldrh	r3, [r3, #0]
 800aa20:	b29b      	uxth	r3, r3
 800aa22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aa26:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aa2a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800aa2c:	687a      	ldr	r2, [r7, #4]
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	781b      	ldrb	r3, [r3, #0]
 800aa32:	009b      	lsls	r3, r3, #2
 800aa34:	441a      	add	r2, r3
 800aa36:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800aa38:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa3c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa48:	b29b      	uxth	r3, r3
 800aa4a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800aa4c:	687a      	ldr	r2, [r7, #4]
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	781b      	ldrb	r3, [r3, #0]
 800aa52:	009b      	lsls	r3, r3, #2
 800aa54:	4413      	add	r3, r2
 800aa56:	881b      	ldrh	r3, [r3, #0]
 800aa58:	b29b      	uxth	r3, r3
 800aa5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800aa5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa62:	847b      	strh	r3, [r7, #34]	@ 0x22
 800aa64:	687a      	ldr	r2, [r7, #4]
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	781b      	ldrb	r3, [r3, #0]
 800aa6a:	009b      	lsls	r3, r3, #2
 800aa6c:	441a      	add	r2, r3
 800aa6e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800aa70:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa74:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa80:	b29b      	uxth	r3, r3
 800aa82:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800aa84:	2300      	movs	r3, #0
}
 800aa86:	4618      	mov	r0, r3
 800aa88:	3734      	adds	r7, #52	@ 0x34
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa90:	4770      	bx	lr

0800aa92 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800aa92:	b580      	push	{r7, lr}
 800aa94:	b0ac      	sub	sp, #176	@ 0xb0
 800aa96:	af00      	add	r7, sp, #0
 800aa98:	6078      	str	r0, [r7, #4]
 800aa9a:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800aa9c:	683b      	ldr	r3, [r7, #0]
 800aa9e:	785b      	ldrb	r3, [r3, #1]
 800aaa0:	2b01      	cmp	r3, #1
 800aaa2:	f040 84ca 	bne.w	800b43a <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	699a      	ldr	r2, [r3, #24]
 800aaaa:	683b      	ldr	r3, [r7, #0]
 800aaac:	691b      	ldr	r3, [r3, #16]
 800aaae:	429a      	cmp	r2, r3
 800aab0:	d904      	bls.n	800aabc <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800aab2:	683b      	ldr	r3, [r7, #0]
 800aab4:	691b      	ldr	r3, [r3, #16]
 800aab6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800aaba:	e003      	b.n	800aac4 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800aabc:	683b      	ldr	r3, [r7, #0]
 800aabe:	699b      	ldr	r3, [r3, #24]
 800aac0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800aac4:	683b      	ldr	r3, [r7, #0]
 800aac6:	7b1b      	ldrb	r3, [r3, #12]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d122      	bne.n	800ab12 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800aacc:	683b      	ldr	r3, [r7, #0]
 800aace:	6959      	ldr	r1, [r3, #20]
 800aad0:	683b      	ldr	r3, [r7, #0]
 800aad2:	88da      	ldrh	r2, [r3, #6]
 800aad4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aad8:	b29b      	uxth	r3, r3
 800aada:	6878      	ldr	r0, [r7, #4]
 800aadc:	f000 fede 	bl	800b89c <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	613b      	str	r3, [r7, #16]
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aaea:	b29b      	uxth	r3, r3
 800aaec:	461a      	mov	r2, r3
 800aaee:	693b      	ldr	r3, [r7, #16]
 800aaf0:	4413      	add	r3, r2
 800aaf2:	613b      	str	r3, [r7, #16]
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	781b      	ldrb	r3, [r3, #0]
 800aaf8:	00da      	lsls	r2, r3, #3
 800aafa:	693b      	ldr	r3, [r7, #16]
 800aafc:	4413      	add	r3, r2
 800aafe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ab02:	60fb      	str	r3, [r7, #12]
 800ab04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ab08:	b29a      	uxth	r2, r3
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	801a      	strh	r2, [r3, #0]
 800ab0e:	f000 bc6f 	b.w	800b3f0 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	78db      	ldrb	r3, [r3, #3]
 800ab16:	2b02      	cmp	r3, #2
 800ab18:	f040 831e 	bne.w	800b158 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800ab1c:	683b      	ldr	r3, [r7, #0]
 800ab1e:	6a1a      	ldr	r2, [r3, #32]
 800ab20:	683b      	ldr	r3, [r7, #0]
 800ab22:	691b      	ldr	r3, [r3, #16]
 800ab24:	429a      	cmp	r2, r3
 800ab26:	f240 82cf 	bls.w	800b0c8 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800ab2a:	687a      	ldr	r2, [r7, #4]
 800ab2c:	683b      	ldr	r3, [r7, #0]
 800ab2e:	781b      	ldrb	r3, [r3, #0]
 800ab30:	009b      	lsls	r3, r3, #2
 800ab32:	4413      	add	r3, r2
 800ab34:	881b      	ldrh	r3, [r3, #0]
 800ab36:	b29b      	uxth	r3, r3
 800ab38:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ab3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab40:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800ab44:	687a      	ldr	r2, [r7, #4]
 800ab46:	683b      	ldr	r3, [r7, #0]
 800ab48:	781b      	ldrb	r3, [r3, #0]
 800ab4a:	009b      	lsls	r3, r3, #2
 800ab4c:	441a      	add	r2, r3
 800ab4e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800ab52:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ab56:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ab5a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800ab5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab62:	b29b      	uxth	r3, r3
 800ab64:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800ab66:	683b      	ldr	r3, [r7, #0]
 800ab68:	6a1a      	ldr	r2, [r3, #32]
 800ab6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ab6e:	1ad2      	subs	r2, r2, r3
 800ab70:	683b      	ldr	r3, [r7, #0]
 800ab72:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ab74:	687a      	ldr	r2, [r7, #4]
 800ab76:	683b      	ldr	r3, [r7, #0]
 800ab78:	781b      	ldrb	r3, [r3, #0]
 800ab7a:	009b      	lsls	r3, r3, #2
 800ab7c:	4413      	add	r3, r2
 800ab7e:	881b      	ldrh	r3, [r3, #0]
 800ab80:	b29b      	uxth	r3, r3
 800ab82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	f000 814f 	beq.w	800ae2a <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ab90:	683b      	ldr	r3, [r7, #0]
 800ab92:	785b      	ldrb	r3, [r3, #1]
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d16b      	bne.n	800ac70 <USB_EPStartXfer+0x1de>
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aba2:	b29b      	uxth	r3, r3
 800aba4:	461a      	mov	r2, r3
 800aba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aba8:	4413      	add	r3, r2
 800abaa:	62bb      	str	r3, [r7, #40]	@ 0x28
 800abac:	683b      	ldr	r3, [r7, #0]
 800abae:	781b      	ldrb	r3, [r3, #0]
 800abb0:	00da      	lsls	r2, r3, #3
 800abb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abb4:	4413      	add	r3, r2
 800abb6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800abba:	627b      	str	r3, [r7, #36]	@ 0x24
 800abbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abbe:	881b      	ldrh	r3, [r3, #0]
 800abc0:	b29b      	uxth	r3, r3
 800abc2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800abc6:	b29a      	uxth	r2, r3
 800abc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abca:	801a      	strh	r2, [r3, #0]
 800abcc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d10a      	bne.n	800abea <USB_EPStartXfer+0x158>
 800abd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abd6:	881b      	ldrh	r3, [r3, #0]
 800abd8:	b29b      	uxth	r3, r3
 800abda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800abde:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800abe2:	b29a      	uxth	r2, r3
 800abe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abe6:	801a      	strh	r2, [r3, #0]
 800abe8:	e05b      	b.n	800aca2 <USB_EPStartXfer+0x210>
 800abea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800abee:	2b3e      	cmp	r3, #62	@ 0x3e
 800abf0:	d81c      	bhi.n	800ac2c <USB_EPStartXfer+0x19a>
 800abf2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800abf6:	085b      	lsrs	r3, r3, #1
 800abf8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800abfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac00:	f003 0301 	and.w	r3, r3, #1
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d004      	beq.n	800ac12 <USB_EPStartXfer+0x180>
 800ac08:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ac0c:	3301      	adds	r3, #1
 800ac0e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ac12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac14:	881b      	ldrh	r3, [r3, #0]
 800ac16:	b29a      	uxth	r2, r3
 800ac18:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ac1c:	b29b      	uxth	r3, r3
 800ac1e:	029b      	lsls	r3, r3, #10
 800ac20:	b29b      	uxth	r3, r3
 800ac22:	4313      	orrs	r3, r2
 800ac24:	b29a      	uxth	r2, r3
 800ac26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac28:	801a      	strh	r2, [r3, #0]
 800ac2a:	e03a      	b.n	800aca2 <USB_EPStartXfer+0x210>
 800ac2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac30:	095b      	lsrs	r3, r3, #5
 800ac32:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ac36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac3a:	f003 031f 	and.w	r3, r3, #31
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d104      	bne.n	800ac4c <USB_EPStartXfer+0x1ba>
 800ac42:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ac46:	3b01      	subs	r3, #1
 800ac48:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ac4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac4e:	881b      	ldrh	r3, [r3, #0]
 800ac50:	b29a      	uxth	r2, r3
 800ac52:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ac56:	b29b      	uxth	r3, r3
 800ac58:	029b      	lsls	r3, r3, #10
 800ac5a:	b29b      	uxth	r3, r3
 800ac5c:	4313      	orrs	r3, r2
 800ac5e:	b29b      	uxth	r3, r3
 800ac60:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ac64:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ac68:	b29a      	uxth	r2, r3
 800ac6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac6c:	801a      	strh	r2, [r3, #0]
 800ac6e:	e018      	b.n	800aca2 <USB_EPStartXfer+0x210>
 800ac70:	683b      	ldr	r3, [r7, #0]
 800ac72:	785b      	ldrb	r3, [r3, #1]
 800ac74:	2b01      	cmp	r3, #1
 800ac76:	d114      	bne.n	800aca2 <USB_EPStartXfer+0x210>
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ac7e:	b29b      	uxth	r3, r3
 800ac80:	461a      	mov	r2, r3
 800ac82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac84:	4413      	add	r3, r2
 800ac86:	633b      	str	r3, [r7, #48]	@ 0x30
 800ac88:	683b      	ldr	r3, [r7, #0]
 800ac8a:	781b      	ldrb	r3, [r3, #0]
 800ac8c:	00da      	lsls	r2, r3, #3
 800ac8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac90:	4413      	add	r3, r2
 800ac92:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ac96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ac98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac9c:	b29a      	uxth	r2, r3
 800ac9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aca0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800aca2:	683b      	ldr	r3, [r7, #0]
 800aca4:	895b      	ldrh	r3, [r3, #10]
 800aca6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800acaa:	683b      	ldr	r3, [r7, #0]
 800acac:	6959      	ldr	r1, [r3, #20]
 800acae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800acb2:	b29b      	uxth	r3, r3
 800acb4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800acb8:	6878      	ldr	r0, [r7, #4]
 800acba:	f000 fdef 	bl	800b89c <USB_WritePMA>
            ep->xfer_buff += len;
 800acbe:	683b      	ldr	r3, [r7, #0]
 800acc0:	695a      	ldr	r2, [r3, #20]
 800acc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800acc6:	441a      	add	r2, r3
 800acc8:	683b      	ldr	r3, [r7, #0]
 800acca:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800accc:	683b      	ldr	r3, [r7, #0]
 800acce:	6a1a      	ldr	r2, [r3, #32]
 800acd0:	683b      	ldr	r3, [r7, #0]
 800acd2:	691b      	ldr	r3, [r3, #16]
 800acd4:	429a      	cmp	r2, r3
 800acd6:	d907      	bls.n	800ace8 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	6a1a      	ldr	r2, [r3, #32]
 800acdc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ace0:	1ad2      	subs	r2, r2, r3
 800ace2:	683b      	ldr	r3, [r7, #0]
 800ace4:	621a      	str	r2, [r3, #32]
 800ace6:	e006      	b.n	800acf6 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800ace8:	683b      	ldr	r3, [r7, #0]
 800acea:	6a1b      	ldr	r3, [r3, #32]
 800acec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800acf0:	683b      	ldr	r3, [r7, #0]
 800acf2:	2200      	movs	r2, #0
 800acf4:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	785b      	ldrb	r3, [r3, #1]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d16b      	bne.n	800add6 <USB_EPStartXfer+0x344>
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	61bb      	str	r3, [r7, #24]
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ad08:	b29b      	uxth	r3, r3
 800ad0a:	461a      	mov	r2, r3
 800ad0c:	69bb      	ldr	r3, [r7, #24]
 800ad0e:	4413      	add	r3, r2
 800ad10:	61bb      	str	r3, [r7, #24]
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	781b      	ldrb	r3, [r3, #0]
 800ad16:	00da      	lsls	r2, r3, #3
 800ad18:	69bb      	ldr	r3, [r7, #24]
 800ad1a:	4413      	add	r3, r2
 800ad1c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ad20:	617b      	str	r3, [r7, #20]
 800ad22:	697b      	ldr	r3, [r7, #20]
 800ad24:	881b      	ldrh	r3, [r3, #0]
 800ad26:	b29b      	uxth	r3, r3
 800ad28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ad2c:	b29a      	uxth	r2, r3
 800ad2e:	697b      	ldr	r3, [r7, #20]
 800ad30:	801a      	strh	r2, [r3, #0]
 800ad32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d10a      	bne.n	800ad50 <USB_EPStartXfer+0x2be>
 800ad3a:	697b      	ldr	r3, [r7, #20]
 800ad3c:	881b      	ldrh	r3, [r3, #0]
 800ad3e:	b29b      	uxth	r3, r3
 800ad40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad48:	b29a      	uxth	r2, r3
 800ad4a:	697b      	ldr	r3, [r7, #20]
 800ad4c:	801a      	strh	r2, [r3, #0]
 800ad4e:	e05d      	b.n	800ae0c <USB_EPStartXfer+0x37a>
 800ad50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad54:	2b3e      	cmp	r3, #62	@ 0x3e
 800ad56:	d81c      	bhi.n	800ad92 <USB_EPStartXfer+0x300>
 800ad58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad5c:	085b      	lsrs	r3, r3, #1
 800ad5e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ad62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad66:	f003 0301 	and.w	r3, r3, #1
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d004      	beq.n	800ad78 <USB_EPStartXfer+0x2e6>
 800ad6e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ad72:	3301      	adds	r3, #1
 800ad74:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ad78:	697b      	ldr	r3, [r7, #20]
 800ad7a:	881b      	ldrh	r3, [r3, #0]
 800ad7c:	b29a      	uxth	r2, r3
 800ad7e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ad82:	b29b      	uxth	r3, r3
 800ad84:	029b      	lsls	r3, r3, #10
 800ad86:	b29b      	uxth	r3, r3
 800ad88:	4313      	orrs	r3, r2
 800ad8a:	b29a      	uxth	r2, r3
 800ad8c:	697b      	ldr	r3, [r7, #20]
 800ad8e:	801a      	strh	r2, [r3, #0]
 800ad90:	e03c      	b.n	800ae0c <USB_EPStartXfer+0x37a>
 800ad92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad96:	095b      	lsrs	r3, r3, #5
 800ad98:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ad9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ada0:	f003 031f 	and.w	r3, r3, #31
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d104      	bne.n	800adb2 <USB_EPStartXfer+0x320>
 800ada8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800adac:	3b01      	subs	r3, #1
 800adae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800adb2:	697b      	ldr	r3, [r7, #20]
 800adb4:	881b      	ldrh	r3, [r3, #0]
 800adb6:	b29a      	uxth	r2, r3
 800adb8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800adbc:	b29b      	uxth	r3, r3
 800adbe:	029b      	lsls	r3, r3, #10
 800adc0:	b29b      	uxth	r3, r3
 800adc2:	4313      	orrs	r3, r2
 800adc4:	b29b      	uxth	r3, r3
 800adc6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800adca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800adce:	b29a      	uxth	r2, r3
 800add0:	697b      	ldr	r3, [r7, #20]
 800add2:	801a      	strh	r2, [r3, #0]
 800add4:	e01a      	b.n	800ae0c <USB_EPStartXfer+0x37a>
 800add6:	683b      	ldr	r3, [r7, #0]
 800add8:	785b      	ldrb	r3, [r3, #1]
 800adda:	2b01      	cmp	r3, #1
 800addc:	d116      	bne.n	800ae0c <USB_EPStartXfer+0x37a>
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	623b      	str	r3, [r7, #32]
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ade8:	b29b      	uxth	r3, r3
 800adea:	461a      	mov	r2, r3
 800adec:	6a3b      	ldr	r3, [r7, #32]
 800adee:	4413      	add	r3, r2
 800adf0:	623b      	str	r3, [r7, #32]
 800adf2:	683b      	ldr	r3, [r7, #0]
 800adf4:	781b      	ldrb	r3, [r3, #0]
 800adf6:	00da      	lsls	r2, r3, #3
 800adf8:	6a3b      	ldr	r3, [r7, #32]
 800adfa:	4413      	add	r3, r2
 800adfc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ae00:	61fb      	str	r3, [r7, #28]
 800ae02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae06:	b29a      	uxth	r2, r3
 800ae08:	69fb      	ldr	r3, [r7, #28]
 800ae0a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800ae0c:	683b      	ldr	r3, [r7, #0]
 800ae0e:	891b      	ldrh	r3, [r3, #8]
 800ae10:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	6959      	ldr	r1, [r3, #20]
 800ae18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae1c:	b29b      	uxth	r3, r3
 800ae1e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ae22:	6878      	ldr	r0, [r7, #4]
 800ae24:	f000 fd3a 	bl	800b89c <USB_WritePMA>
 800ae28:	e2e2      	b.n	800b3f0 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ae2a:	683b      	ldr	r3, [r7, #0]
 800ae2c:	785b      	ldrb	r3, [r3, #1]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d16b      	bne.n	800af0a <USB_EPStartXfer+0x478>
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ae3c:	b29b      	uxth	r3, r3
 800ae3e:	461a      	mov	r2, r3
 800ae40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae42:	4413      	add	r3, r2
 800ae44:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ae46:	683b      	ldr	r3, [r7, #0]
 800ae48:	781b      	ldrb	r3, [r3, #0]
 800ae4a:	00da      	lsls	r2, r3, #3
 800ae4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae4e:	4413      	add	r3, r2
 800ae50:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ae54:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae58:	881b      	ldrh	r3, [r3, #0]
 800ae5a:	b29b      	uxth	r3, r3
 800ae5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ae60:	b29a      	uxth	r2, r3
 800ae62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae64:	801a      	strh	r2, [r3, #0]
 800ae66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d10a      	bne.n	800ae84 <USB_EPStartXfer+0x3f2>
 800ae6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae70:	881b      	ldrh	r3, [r3, #0]
 800ae72:	b29b      	uxth	r3, r3
 800ae74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ae78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ae7c:	b29a      	uxth	r2, r3
 800ae7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae80:	801a      	strh	r2, [r3, #0]
 800ae82:	e05d      	b.n	800af40 <USB_EPStartXfer+0x4ae>
 800ae84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae88:	2b3e      	cmp	r3, #62	@ 0x3e
 800ae8a:	d81c      	bhi.n	800aec6 <USB_EPStartXfer+0x434>
 800ae8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae90:	085b      	lsrs	r3, r3, #1
 800ae92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ae96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae9a:	f003 0301 	and.w	r3, r3, #1
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d004      	beq.n	800aeac <USB_EPStartXfer+0x41a>
 800aea2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aea6:	3301      	adds	r3, #1
 800aea8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800aeac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aeae:	881b      	ldrh	r3, [r3, #0]
 800aeb0:	b29a      	uxth	r2, r3
 800aeb2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aeb6:	b29b      	uxth	r3, r3
 800aeb8:	029b      	lsls	r3, r3, #10
 800aeba:	b29b      	uxth	r3, r3
 800aebc:	4313      	orrs	r3, r2
 800aebe:	b29a      	uxth	r2, r3
 800aec0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aec2:	801a      	strh	r2, [r3, #0]
 800aec4:	e03c      	b.n	800af40 <USB_EPStartXfer+0x4ae>
 800aec6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aeca:	095b      	lsrs	r3, r3, #5
 800aecc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800aed0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aed4:	f003 031f 	and.w	r3, r3, #31
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d104      	bne.n	800aee6 <USB_EPStartXfer+0x454>
 800aedc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aee0:	3b01      	subs	r3, #1
 800aee2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800aee6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aee8:	881b      	ldrh	r3, [r3, #0]
 800aeea:	b29a      	uxth	r2, r3
 800aeec:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aef0:	b29b      	uxth	r3, r3
 800aef2:	029b      	lsls	r3, r3, #10
 800aef4:	b29b      	uxth	r3, r3
 800aef6:	4313      	orrs	r3, r2
 800aef8:	b29b      	uxth	r3, r3
 800aefa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aefe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800af02:	b29a      	uxth	r2, r3
 800af04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af06:	801a      	strh	r2, [r3, #0]
 800af08:	e01a      	b.n	800af40 <USB_EPStartXfer+0x4ae>
 800af0a:	683b      	ldr	r3, [r7, #0]
 800af0c:	785b      	ldrb	r3, [r3, #1]
 800af0e:	2b01      	cmp	r3, #1
 800af10:	d116      	bne.n	800af40 <USB_EPStartXfer+0x4ae>
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	653b      	str	r3, [r7, #80]	@ 0x50
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800af1c:	b29b      	uxth	r3, r3
 800af1e:	461a      	mov	r2, r3
 800af20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800af22:	4413      	add	r3, r2
 800af24:	653b      	str	r3, [r7, #80]	@ 0x50
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	781b      	ldrb	r3, [r3, #0]
 800af2a:	00da      	lsls	r2, r3, #3
 800af2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800af2e:	4413      	add	r3, r2
 800af30:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800af34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800af36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af3a:	b29a      	uxth	r2, r3
 800af3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af3e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	891b      	ldrh	r3, [r3, #8]
 800af44:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800af48:	683b      	ldr	r3, [r7, #0]
 800af4a:	6959      	ldr	r1, [r3, #20]
 800af4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af50:	b29b      	uxth	r3, r3
 800af52:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800af56:	6878      	ldr	r0, [r7, #4]
 800af58:	f000 fca0 	bl	800b89c <USB_WritePMA>
            ep->xfer_buff += len;
 800af5c:	683b      	ldr	r3, [r7, #0]
 800af5e:	695a      	ldr	r2, [r3, #20]
 800af60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af64:	441a      	add	r2, r3
 800af66:	683b      	ldr	r3, [r7, #0]
 800af68:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	6a1a      	ldr	r2, [r3, #32]
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	691b      	ldr	r3, [r3, #16]
 800af72:	429a      	cmp	r2, r3
 800af74:	d907      	bls.n	800af86 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800af76:	683b      	ldr	r3, [r7, #0]
 800af78:	6a1a      	ldr	r2, [r3, #32]
 800af7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af7e:	1ad2      	subs	r2, r2, r3
 800af80:	683b      	ldr	r3, [r7, #0]
 800af82:	621a      	str	r2, [r3, #32]
 800af84:	e006      	b.n	800af94 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800af86:	683b      	ldr	r3, [r7, #0]
 800af88:	6a1b      	ldr	r3, [r3, #32]
 800af8a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800af8e:	683b      	ldr	r3, [r7, #0]
 800af90:	2200      	movs	r2, #0
 800af92:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	643b      	str	r3, [r7, #64]	@ 0x40
 800af98:	683b      	ldr	r3, [r7, #0]
 800af9a:	785b      	ldrb	r3, [r3, #1]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d16b      	bne.n	800b078 <USB_EPStartXfer+0x5e6>
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800afaa:	b29b      	uxth	r3, r3
 800afac:	461a      	mov	r2, r3
 800afae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afb0:	4413      	add	r3, r2
 800afb2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800afb4:	683b      	ldr	r3, [r7, #0]
 800afb6:	781b      	ldrb	r3, [r3, #0]
 800afb8:	00da      	lsls	r2, r3, #3
 800afba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afbc:	4413      	add	r3, r2
 800afbe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800afc2:	637b      	str	r3, [r7, #52]	@ 0x34
 800afc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afc6:	881b      	ldrh	r3, [r3, #0]
 800afc8:	b29b      	uxth	r3, r3
 800afca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800afce:	b29a      	uxth	r2, r3
 800afd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afd2:	801a      	strh	r2, [r3, #0]
 800afd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d10a      	bne.n	800aff2 <USB_EPStartXfer+0x560>
 800afdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afde:	881b      	ldrh	r3, [r3, #0]
 800afe0:	b29b      	uxth	r3, r3
 800afe2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800afe6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800afea:	b29a      	uxth	r2, r3
 800afec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afee:	801a      	strh	r2, [r3, #0]
 800aff0:	e05b      	b.n	800b0aa <USB_EPStartXfer+0x618>
 800aff2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aff6:	2b3e      	cmp	r3, #62	@ 0x3e
 800aff8:	d81c      	bhi.n	800b034 <USB_EPStartXfer+0x5a2>
 800affa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800affe:	085b      	lsrs	r3, r3, #1
 800b000:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b004:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b008:	f003 0301 	and.w	r3, r3, #1
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d004      	beq.n	800b01a <USB_EPStartXfer+0x588>
 800b010:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b014:	3301      	adds	r3, #1
 800b016:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b01a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b01c:	881b      	ldrh	r3, [r3, #0]
 800b01e:	b29a      	uxth	r2, r3
 800b020:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b024:	b29b      	uxth	r3, r3
 800b026:	029b      	lsls	r3, r3, #10
 800b028:	b29b      	uxth	r3, r3
 800b02a:	4313      	orrs	r3, r2
 800b02c:	b29a      	uxth	r2, r3
 800b02e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b030:	801a      	strh	r2, [r3, #0]
 800b032:	e03a      	b.n	800b0aa <USB_EPStartXfer+0x618>
 800b034:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b038:	095b      	lsrs	r3, r3, #5
 800b03a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b03e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b042:	f003 031f 	and.w	r3, r3, #31
 800b046:	2b00      	cmp	r3, #0
 800b048:	d104      	bne.n	800b054 <USB_EPStartXfer+0x5c2>
 800b04a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b04e:	3b01      	subs	r3, #1
 800b050:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b054:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b056:	881b      	ldrh	r3, [r3, #0]
 800b058:	b29a      	uxth	r2, r3
 800b05a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b05e:	b29b      	uxth	r3, r3
 800b060:	029b      	lsls	r3, r3, #10
 800b062:	b29b      	uxth	r3, r3
 800b064:	4313      	orrs	r3, r2
 800b066:	b29b      	uxth	r3, r3
 800b068:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b06c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b070:	b29a      	uxth	r2, r3
 800b072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b074:	801a      	strh	r2, [r3, #0]
 800b076:	e018      	b.n	800b0aa <USB_EPStartXfer+0x618>
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	785b      	ldrb	r3, [r3, #1]
 800b07c:	2b01      	cmp	r3, #1
 800b07e:	d114      	bne.n	800b0aa <USB_EPStartXfer+0x618>
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b086:	b29b      	uxth	r3, r3
 800b088:	461a      	mov	r2, r3
 800b08a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b08c:	4413      	add	r3, r2
 800b08e:	643b      	str	r3, [r7, #64]	@ 0x40
 800b090:	683b      	ldr	r3, [r7, #0]
 800b092:	781b      	ldrb	r3, [r3, #0]
 800b094:	00da      	lsls	r2, r3, #3
 800b096:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b098:	4413      	add	r3, r2
 800b09a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b09e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b0a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b0a4:	b29a      	uxth	r2, r3
 800b0a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0a8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b0aa:	683b      	ldr	r3, [r7, #0]
 800b0ac:	895b      	ldrh	r3, [r3, #10]
 800b0ae:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b0b2:	683b      	ldr	r3, [r7, #0]
 800b0b4:	6959      	ldr	r1, [r3, #20]
 800b0b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b0ba:	b29b      	uxth	r3, r3
 800b0bc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b0c0:	6878      	ldr	r0, [r7, #4]
 800b0c2:	f000 fbeb 	bl	800b89c <USB_WritePMA>
 800b0c6:	e193      	b.n	800b3f0 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800b0c8:	683b      	ldr	r3, [r7, #0]
 800b0ca:	6a1b      	ldr	r3, [r3, #32]
 800b0cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800b0d0:	687a      	ldr	r2, [r7, #4]
 800b0d2:	683b      	ldr	r3, [r7, #0]
 800b0d4:	781b      	ldrb	r3, [r3, #0]
 800b0d6:	009b      	lsls	r3, r3, #2
 800b0d8:	4413      	add	r3, r2
 800b0da:	881b      	ldrh	r3, [r3, #0]
 800b0dc:	b29b      	uxth	r3, r3
 800b0de:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800b0e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b0e6:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800b0ea:	687a      	ldr	r2, [r7, #4]
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	781b      	ldrb	r3, [r3, #0]
 800b0f0:	009b      	lsls	r3, r3, #2
 800b0f2:	441a      	add	r2, r3
 800b0f4:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800b0f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b0fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b100:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b104:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b108:	b29b      	uxth	r3, r3
 800b10a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b116:	b29b      	uxth	r3, r3
 800b118:	461a      	mov	r2, r3
 800b11a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b11c:	4413      	add	r3, r2
 800b11e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b120:	683b      	ldr	r3, [r7, #0]
 800b122:	781b      	ldrb	r3, [r3, #0]
 800b124:	00da      	lsls	r2, r3, #3
 800b126:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b128:	4413      	add	r3, r2
 800b12a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b12e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b130:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b134:	b29a      	uxth	r2, r3
 800b136:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b138:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b13a:	683b      	ldr	r3, [r7, #0]
 800b13c:	891b      	ldrh	r3, [r3, #8]
 800b13e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b142:	683b      	ldr	r3, [r7, #0]
 800b144:	6959      	ldr	r1, [r3, #20]
 800b146:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b14a:	b29b      	uxth	r3, r3
 800b14c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b150:	6878      	ldr	r0, [r7, #4]
 800b152:	f000 fba3 	bl	800b89c <USB_WritePMA>
 800b156:	e14b      	b.n	800b3f0 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800b158:	683b      	ldr	r3, [r7, #0]
 800b15a:	6a1a      	ldr	r2, [r3, #32]
 800b15c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b160:	1ad2      	subs	r2, r2, r3
 800b162:	683b      	ldr	r3, [r7, #0]
 800b164:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b166:	687a      	ldr	r2, [r7, #4]
 800b168:	683b      	ldr	r3, [r7, #0]
 800b16a:	781b      	ldrb	r3, [r3, #0]
 800b16c:	009b      	lsls	r3, r3, #2
 800b16e:	4413      	add	r3, r2
 800b170:	881b      	ldrh	r3, [r3, #0]
 800b172:	b29b      	uxth	r3, r3
 800b174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b178:	2b00      	cmp	r3, #0
 800b17a:	f000 809a 	beq.w	800b2b2 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	673b      	str	r3, [r7, #112]	@ 0x70
 800b182:	683b      	ldr	r3, [r7, #0]
 800b184:	785b      	ldrb	r3, [r3, #1]
 800b186:	2b00      	cmp	r3, #0
 800b188:	d16b      	bne.n	800b262 <USB_EPStartXfer+0x7d0>
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b194:	b29b      	uxth	r3, r3
 800b196:	461a      	mov	r2, r3
 800b198:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b19a:	4413      	add	r3, r2
 800b19c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b19e:	683b      	ldr	r3, [r7, #0]
 800b1a0:	781b      	ldrb	r3, [r3, #0]
 800b1a2:	00da      	lsls	r2, r3, #3
 800b1a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b1a6:	4413      	add	r3, r2
 800b1a8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b1ac:	667b      	str	r3, [r7, #100]	@ 0x64
 800b1ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b1b0:	881b      	ldrh	r3, [r3, #0]
 800b1b2:	b29b      	uxth	r3, r3
 800b1b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b1b8:	b29a      	uxth	r2, r3
 800b1ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b1bc:	801a      	strh	r2, [r3, #0]
 800b1be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d10a      	bne.n	800b1dc <USB_EPStartXfer+0x74a>
 800b1c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b1c8:	881b      	ldrh	r3, [r3, #0]
 800b1ca:	b29b      	uxth	r3, r3
 800b1cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b1d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b1d4:	b29a      	uxth	r2, r3
 800b1d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b1d8:	801a      	strh	r2, [r3, #0]
 800b1da:	e05b      	b.n	800b294 <USB_EPStartXfer+0x802>
 800b1dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1e0:	2b3e      	cmp	r3, #62	@ 0x3e
 800b1e2:	d81c      	bhi.n	800b21e <USB_EPStartXfer+0x78c>
 800b1e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1e8:	085b      	lsrs	r3, r3, #1
 800b1ea:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b1ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1f2:	f003 0301 	and.w	r3, r3, #1
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d004      	beq.n	800b204 <USB_EPStartXfer+0x772>
 800b1fa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b1fe:	3301      	adds	r3, #1
 800b200:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b204:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b206:	881b      	ldrh	r3, [r3, #0]
 800b208:	b29a      	uxth	r2, r3
 800b20a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b20e:	b29b      	uxth	r3, r3
 800b210:	029b      	lsls	r3, r3, #10
 800b212:	b29b      	uxth	r3, r3
 800b214:	4313      	orrs	r3, r2
 800b216:	b29a      	uxth	r2, r3
 800b218:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b21a:	801a      	strh	r2, [r3, #0]
 800b21c:	e03a      	b.n	800b294 <USB_EPStartXfer+0x802>
 800b21e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b222:	095b      	lsrs	r3, r3, #5
 800b224:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b228:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b22c:	f003 031f 	and.w	r3, r3, #31
 800b230:	2b00      	cmp	r3, #0
 800b232:	d104      	bne.n	800b23e <USB_EPStartXfer+0x7ac>
 800b234:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b238:	3b01      	subs	r3, #1
 800b23a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b23e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b240:	881b      	ldrh	r3, [r3, #0]
 800b242:	b29a      	uxth	r2, r3
 800b244:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b248:	b29b      	uxth	r3, r3
 800b24a:	029b      	lsls	r3, r3, #10
 800b24c:	b29b      	uxth	r3, r3
 800b24e:	4313      	orrs	r3, r2
 800b250:	b29b      	uxth	r3, r3
 800b252:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b256:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b25a:	b29a      	uxth	r2, r3
 800b25c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b25e:	801a      	strh	r2, [r3, #0]
 800b260:	e018      	b.n	800b294 <USB_EPStartXfer+0x802>
 800b262:	683b      	ldr	r3, [r7, #0]
 800b264:	785b      	ldrb	r3, [r3, #1]
 800b266:	2b01      	cmp	r3, #1
 800b268:	d114      	bne.n	800b294 <USB_EPStartXfer+0x802>
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b270:	b29b      	uxth	r3, r3
 800b272:	461a      	mov	r2, r3
 800b274:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b276:	4413      	add	r3, r2
 800b278:	673b      	str	r3, [r7, #112]	@ 0x70
 800b27a:	683b      	ldr	r3, [r7, #0]
 800b27c:	781b      	ldrb	r3, [r3, #0]
 800b27e:	00da      	lsls	r2, r3, #3
 800b280:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b282:	4413      	add	r3, r2
 800b284:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b288:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b28a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b28e:	b29a      	uxth	r2, r3
 800b290:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b292:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800b294:	683b      	ldr	r3, [r7, #0]
 800b296:	895b      	ldrh	r3, [r3, #10]
 800b298:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b29c:	683b      	ldr	r3, [r7, #0]
 800b29e:	6959      	ldr	r1, [r3, #20]
 800b2a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b2a4:	b29b      	uxth	r3, r3
 800b2a6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b2aa:	6878      	ldr	r0, [r7, #4]
 800b2ac:	f000 faf6 	bl	800b89c <USB_WritePMA>
 800b2b0:	e09e      	b.n	800b3f0 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b2b2:	683b      	ldr	r3, [r7, #0]
 800b2b4:	785b      	ldrb	r3, [r3, #1]
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d16b      	bne.n	800b392 <USB_EPStartXfer+0x900>
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b2c4:	b29b      	uxth	r3, r3
 800b2c6:	461a      	mov	r2, r3
 800b2c8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b2ca:	4413      	add	r3, r2
 800b2cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	781b      	ldrb	r3, [r3, #0]
 800b2d2:	00da      	lsls	r2, r3, #3
 800b2d4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b2d6:	4413      	add	r3, r2
 800b2d8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b2dc:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b2de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b2e0:	881b      	ldrh	r3, [r3, #0]
 800b2e2:	b29b      	uxth	r3, r3
 800b2e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b2e8:	b29a      	uxth	r2, r3
 800b2ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b2ec:	801a      	strh	r2, [r3, #0]
 800b2ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d10a      	bne.n	800b30c <USB_EPStartXfer+0x87a>
 800b2f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b2f8:	881b      	ldrh	r3, [r3, #0]
 800b2fa:	b29b      	uxth	r3, r3
 800b2fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b300:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b304:	b29a      	uxth	r2, r3
 800b306:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b308:	801a      	strh	r2, [r3, #0]
 800b30a:	e063      	b.n	800b3d4 <USB_EPStartXfer+0x942>
 800b30c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b310:	2b3e      	cmp	r3, #62	@ 0x3e
 800b312:	d81c      	bhi.n	800b34e <USB_EPStartXfer+0x8bc>
 800b314:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b318:	085b      	lsrs	r3, r3, #1
 800b31a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b31e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b322:	f003 0301 	and.w	r3, r3, #1
 800b326:	2b00      	cmp	r3, #0
 800b328:	d004      	beq.n	800b334 <USB_EPStartXfer+0x8a2>
 800b32a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b32e:	3301      	adds	r3, #1
 800b330:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b334:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b336:	881b      	ldrh	r3, [r3, #0]
 800b338:	b29a      	uxth	r2, r3
 800b33a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b33e:	b29b      	uxth	r3, r3
 800b340:	029b      	lsls	r3, r3, #10
 800b342:	b29b      	uxth	r3, r3
 800b344:	4313      	orrs	r3, r2
 800b346:	b29a      	uxth	r2, r3
 800b348:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b34a:	801a      	strh	r2, [r3, #0]
 800b34c:	e042      	b.n	800b3d4 <USB_EPStartXfer+0x942>
 800b34e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b352:	095b      	lsrs	r3, r3, #5
 800b354:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b358:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b35c:	f003 031f 	and.w	r3, r3, #31
 800b360:	2b00      	cmp	r3, #0
 800b362:	d104      	bne.n	800b36e <USB_EPStartXfer+0x8dc>
 800b364:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b368:	3b01      	subs	r3, #1
 800b36a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b36e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b370:	881b      	ldrh	r3, [r3, #0]
 800b372:	b29a      	uxth	r2, r3
 800b374:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b378:	b29b      	uxth	r3, r3
 800b37a:	029b      	lsls	r3, r3, #10
 800b37c:	b29b      	uxth	r3, r3
 800b37e:	4313      	orrs	r3, r2
 800b380:	b29b      	uxth	r3, r3
 800b382:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b386:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b38a:	b29a      	uxth	r2, r3
 800b38c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b38e:	801a      	strh	r2, [r3, #0]
 800b390:	e020      	b.n	800b3d4 <USB_EPStartXfer+0x942>
 800b392:	683b      	ldr	r3, [r7, #0]
 800b394:	785b      	ldrb	r3, [r3, #1]
 800b396:	2b01      	cmp	r3, #1
 800b398:	d11c      	bne.n	800b3d4 <USB_EPStartXfer+0x942>
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b3a6:	b29b      	uxth	r3, r3
 800b3a8:	461a      	mov	r2, r3
 800b3aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b3ae:	4413      	add	r3, r2
 800b3b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b3b4:	683b      	ldr	r3, [r7, #0]
 800b3b6:	781b      	ldrb	r3, [r3, #0]
 800b3b8:	00da      	lsls	r2, r3, #3
 800b3ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b3be:	4413      	add	r3, r2
 800b3c0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b3c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b3c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3cc:	b29a      	uxth	r2, r3
 800b3ce:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b3d2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	891b      	ldrh	r3, [r3, #8]
 800b3d8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b3dc:	683b      	ldr	r3, [r7, #0]
 800b3de:	6959      	ldr	r1, [r3, #20]
 800b3e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3e4:	b29b      	uxth	r3, r3
 800b3e6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b3ea:	6878      	ldr	r0, [r7, #4]
 800b3ec:	f000 fa56 	bl	800b89c <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800b3f0:	687a      	ldr	r2, [r7, #4]
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	781b      	ldrb	r3, [r3, #0]
 800b3f6:	009b      	lsls	r3, r3, #2
 800b3f8:	4413      	add	r3, r2
 800b3fa:	881b      	ldrh	r3, [r3, #0]
 800b3fc:	b29b      	uxth	r3, r3
 800b3fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b402:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b406:	817b      	strh	r3, [r7, #10]
 800b408:	897b      	ldrh	r3, [r7, #10]
 800b40a:	f083 0310 	eor.w	r3, r3, #16
 800b40e:	817b      	strh	r3, [r7, #10]
 800b410:	897b      	ldrh	r3, [r7, #10]
 800b412:	f083 0320 	eor.w	r3, r3, #32
 800b416:	817b      	strh	r3, [r7, #10]
 800b418:	687a      	ldr	r2, [r7, #4]
 800b41a:	683b      	ldr	r3, [r7, #0]
 800b41c:	781b      	ldrb	r3, [r3, #0]
 800b41e:	009b      	lsls	r3, r3, #2
 800b420:	441a      	add	r2, r3
 800b422:	897b      	ldrh	r3, [r7, #10]
 800b424:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b428:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b42c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b430:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b434:	b29b      	uxth	r3, r3
 800b436:	8013      	strh	r3, [r2, #0]
 800b438:	e0d5      	b.n	800b5e6 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	7b1b      	ldrb	r3, [r3, #12]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d156      	bne.n	800b4f0 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800b442:	683b      	ldr	r3, [r7, #0]
 800b444:	699b      	ldr	r3, [r3, #24]
 800b446:	2b00      	cmp	r3, #0
 800b448:	d122      	bne.n	800b490 <USB_EPStartXfer+0x9fe>
 800b44a:	683b      	ldr	r3, [r7, #0]
 800b44c:	78db      	ldrb	r3, [r3, #3]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d11e      	bne.n	800b490 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800b452:	687a      	ldr	r2, [r7, #4]
 800b454:	683b      	ldr	r3, [r7, #0]
 800b456:	781b      	ldrb	r3, [r3, #0]
 800b458:	009b      	lsls	r3, r3, #2
 800b45a:	4413      	add	r3, r2
 800b45c:	881b      	ldrh	r3, [r3, #0]
 800b45e:	b29b      	uxth	r3, r3
 800b460:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b464:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b468:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800b46c:	687a      	ldr	r2, [r7, #4]
 800b46e:	683b      	ldr	r3, [r7, #0]
 800b470:	781b      	ldrb	r3, [r3, #0]
 800b472:	009b      	lsls	r3, r3, #2
 800b474:	441a      	add	r2, r3
 800b476:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800b47a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b47e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b482:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800b486:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b48a:	b29b      	uxth	r3, r3
 800b48c:	8013      	strh	r3, [r2, #0]
 800b48e:	e01d      	b.n	800b4cc <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800b490:	687a      	ldr	r2, [r7, #4]
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	781b      	ldrb	r3, [r3, #0]
 800b496:	009b      	lsls	r3, r3, #2
 800b498:	4413      	add	r3, r2
 800b49a:	881b      	ldrh	r3, [r3, #0]
 800b49c:	b29b      	uxth	r3, r3
 800b49e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800b4a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b4a6:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800b4aa:	687a      	ldr	r2, [r7, #4]
 800b4ac:	683b      	ldr	r3, [r7, #0]
 800b4ae:	781b      	ldrb	r3, [r3, #0]
 800b4b0:	009b      	lsls	r3, r3, #2
 800b4b2:	441a      	add	r2, r3
 800b4b4:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800b4b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b4bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b4c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b4c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b4c8:	b29b      	uxth	r3, r3
 800b4ca:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	699a      	ldr	r2, [r3, #24]
 800b4d0:	683b      	ldr	r3, [r7, #0]
 800b4d2:	691b      	ldr	r3, [r3, #16]
 800b4d4:	429a      	cmp	r2, r3
 800b4d6:	d907      	bls.n	800b4e8 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800b4d8:	683b      	ldr	r3, [r7, #0]
 800b4da:	699a      	ldr	r2, [r3, #24]
 800b4dc:	683b      	ldr	r3, [r7, #0]
 800b4de:	691b      	ldr	r3, [r3, #16]
 800b4e0:	1ad2      	subs	r2, r2, r3
 800b4e2:	683b      	ldr	r3, [r7, #0]
 800b4e4:	619a      	str	r2, [r3, #24]
 800b4e6:	e054      	b.n	800b592 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	619a      	str	r2, [r3, #24]
 800b4ee:	e050      	b.n	800b592 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800b4f0:	683b      	ldr	r3, [r7, #0]
 800b4f2:	78db      	ldrb	r3, [r3, #3]
 800b4f4:	2b02      	cmp	r3, #2
 800b4f6:	d142      	bne.n	800b57e <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800b4f8:	683b      	ldr	r3, [r7, #0]
 800b4fa:	69db      	ldr	r3, [r3, #28]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d048      	beq.n	800b592 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800b500:	687a      	ldr	r2, [r7, #4]
 800b502:	683b      	ldr	r3, [r7, #0]
 800b504:	781b      	ldrb	r3, [r3, #0]
 800b506:	009b      	lsls	r3, r3, #2
 800b508:	4413      	add	r3, r2
 800b50a:	881b      	ldrh	r3, [r3, #0]
 800b50c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b510:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b514:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d005      	beq.n	800b528 <USB_EPStartXfer+0xa96>
 800b51c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b520:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b524:	2b00      	cmp	r3, #0
 800b526:	d10b      	bne.n	800b540 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b528:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b52c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b530:	2b00      	cmp	r3, #0
 800b532:	d12e      	bne.n	800b592 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b534:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b538:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d128      	bne.n	800b592 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800b540:	687a      	ldr	r2, [r7, #4]
 800b542:	683b      	ldr	r3, [r7, #0]
 800b544:	781b      	ldrb	r3, [r3, #0]
 800b546:	009b      	lsls	r3, r3, #2
 800b548:	4413      	add	r3, r2
 800b54a:	881b      	ldrh	r3, [r3, #0]
 800b54c:	b29b      	uxth	r3, r3
 800b54e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b552:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b556:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800b55a:	687a      	ldr	r2, [r7, #4]
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	781b      	ldrb	r3, [r3, #0]
 800b560:	009b      	lsls	r3, r3, #2
 800b562:	441a      	add	r2, r3
 800b564:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800b568:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b56c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b570:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b574:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b578:	b29b      	uxth	r3, r3
 800b57a:	8013      	strh	r3, [r2, #0]
 800b57c:	e009      	b.n	800b592 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800b57e:	683b      	ldr	r3, [r7, #0]
 800b580:	78db      	ldrb	r3, [r3, #3]
 800b582:	2b01      	cmp	r3, #1
 800b584:	d103      	bne.n	800b58e <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800b586:	683b      	ldr	r3, [r7, #0]
 800b588:	2200      	movs	r2, #0
 800b58a:	619a      	str	r2, [r3, #24]
 800b58c:	e001      	b.n	800b592 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800b58e:	2301      	movs	r3, #1
 800b590:	e02a      	b.n	800b5e8 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b592:	687a      	ldr	r2, [r7, #4]
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	781b      	ldrb	r3, [r3, #0]
 800b598:	009b      	lsls	r3, r3, #2
 800b59a:	4413      	add	r3, r2
 800b59c:	881b      	ldrh	r3, [r3, #0]
 800b59e:	b29b      	uxth	r3, r3
 800b5a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b5a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b5a8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800b5ac:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b5b0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b5b4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800b5b8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b5bc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b5c0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800b5c4:	687a      	ldr	r2, [r7, #4]
 800b5c6:	683b      	ldr	r3, [r7, #0]
 800b5c8:	781b      	ldrb	r3, [r3, #0]
 800b5ca:	009b      	lsls	r3, r3, #2
 800b5cc:	441a      	add	r2, r3
 800b5ce:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b5d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b5d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b5da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b5de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b5e2:	b29b      	uxth	r3, r3
 800b5e4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b5e6:	2300      	movs	r3, #0
}
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	37b0      	adds	r7, #176	@ 0xb0
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	bd80      	pop	{r7, pc}

0800b5f0 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b5f0:	b480      	push	{r7}
 800b5f2:	b085      	sub	sp, #20
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	6078      	str	r0, [r7, #4]
 800b5f8:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800b5fa:	683b      	ldr	r3, [r7, #0]
 800b5fc:	785b      	ldrb	r3, [r3, #1]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d020      	beq.n	800b644 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800b602:	687a      	ldr	r2, [r7, #4]
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	781b      	ldrb	r3, [r3, #0]
 800b608:	009b      	lsls	r3, r3, #2
 800b60a:	4413      	add	r3, r2
 800b60c:	881b      	ldrh	r3, [r3, #0]
 800b60e:	b29b      	uxth	r3, r3
 800b610:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b614:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b618:	81bb      	strh	r3, [r7, #12]
 800b61a:	89bb      	ldrh	r3, [r7, #12]
 800b61c:	f083 0310 	eor.w	r3, r3, #16
 800b620:	81bb      	strh	r3, [r7, #12]
 800b622:	687a      	ldr	r2, [r7, #4]
 800b624:	683b      	ldr	r3, [r7, #0]
 800b626:	781b      	ldrb	r3, [r3, #0]
 800b628:	009b      	lsls	r3, r3, #2
 800b62a:	441a      	add	r2, r3
 800b62c:	89bb      	ldrh	r3, [r7, #12]
 800b62e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b632:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b636:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b63a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b63e:	b29b      	uxth	r3, r3
 800b640:	8013      	strh	r3, [r2, #0]
 800b642:	e01f      	b.n	800b684 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800b644:	687a      	ldr	r2, [r7, #4]
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	781b      	ldrb	r3, [r3, #0]
 800b64a:	009b      	lsls	r3, r3, #2
 800b64c:	4413      	add	r3, r2
 800b64e:	881b      	ldrh	r3, [r3, #0]
 800b650:	b29b      	uxth	r3, r3
 800b652:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b656:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b65a:	81fb      	strh	r3, [r7, #14]
 800b65c:	89fb      	ldrh	r3, [r7, #14]
 800b65e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b662:	81fb      	strh	r3, [r7, #14]
 800b664:	687a      	ldr	r2, [r7, #4]
 800b666:	683b      	ldr	r3, [r7, #0]
 800b668:	781b      	ldrb	r3, [r3, #0]
 800b66a:	009b      	lsls	r3, r3, #2
 800b66c:	441a      	add	r2, r3
 800b66e:	89fb      	ldrh	r3, [r7, #14]
 800b670:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b674:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b678:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b67c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b680:	b29b      	uxth	r3, r3
 800b682:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b684:	2300      	movs	r3, #0
}
 800b686:	4618      	mov	r0, r3
 800b688:	3714      	adds	r7, #20
 800b68a:	46bd      	mov	sp, r7
 800b68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b690:	4770      	bx	lr

0800b692 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b692:	b480      	push	{r7}
 800b694:	b087      	sub	sp, #28
 800b696:	af00      	add	r7, sp, #0
 800b698:	6078      	str	r0, [r7, #4]
 800b69a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800b69c:	683b      	ldr	r3, [r7, #0]
 800b69e:	785b      	ldrb	r3, [r3, #1]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d04c      	beq.n	800b73e <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b6a4:	687a      	ldr	r2, [r7, #4]
 800b6a6:	683b      	ldr	r3, [r7, #0]
 800b6a8:	781b      	ldrb	r3, [r3, #0]
 800b6aa:	009b      	lsls	r3, r3, #2
 800b6ac:	4413      	add	r3, r2
 800b6ae:	881b      	ldrh	r3, [r3, #0]
 800b6b0:	823b      	strh	r3, [r7, #16]
 800b6b2:	8a3b      	ldrh	r3, [r7, #16]
 800b6b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d01b      	beq.n	800b6f4 <USB_EPClearStall+0x62>
 800b6bc:	687a      	ldr	r2, [r7, #4]
 800b6be:	683b      	ldr	r3, [r7, #0]
 800b6c0:	781b      	ldrb	r3, [r3, #0]
 800b6c2:	009b      	lsls	r3, r3, #2
 800b6c4:	4413      	add	r3, r2
 800b6c6:	881b      	ldrh	r3, [r3, #0]
 800b6c8:	b29b      	uxth	r3, r3
 800b6ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b6ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b6d2:	81fb      	strh	r3, [r7, #14]
 800b6d4:	687a      	ldr	r2, [r7, #4]
 800b6d6:	683b      	ldr	r3, [r7, #0]
 800b6d8:	781b      	ldrb	r3, [r3, #0]
 800b6da:	009b      	lsls	r3, r3, #2
 800b6dc:	441a      	add	r2, r3
 800b6de:	89fb      	ldrh	r3, [r7, #14]
 800b6e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b6e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b6e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b6ec:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b6f0:	b29b      	uxth	r3, r3
 800b6f2:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800b6f4:	683b      	ldr	r3, [r7, #0]
 800b6f6:	78db      	ldrb	r3, [r3, #3]
 800b6f8:	2b01      	cmp	r3, #1
 800b6fa:	d06c      	beq.n	800b7d6 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b6fc:	687a      	ldr	r2, [r7, #4]
 800b6fe:	683b      	ldr	r3, [r7, #0]
 800b700:	781b      	ldrb	r3, [r3, #0]
 800b702:	009b      	lsls	r3, r3, #2
 800b704:	4413      	add	r3, r2
 800b706:	881b      	ldrh	r3, [r3, #0]
 800b708:	b29b      	uxth	r3, r3
 800b70a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b70e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b712:	81bb      	strh	r3, [r7, #12]
 800b714:	89bb      	ldrh	r3, [r7, #12]
 800b716:	f083 0320 	eor.w	r3, r3, #32
 800b71a:	81bb      	strh	r3, [r7, #12]
 800b71c:	687a      	ldr	r2, [r7, #4]
 800b71e:	683b      	ldr	r3, [r7, #0]
 800b720:	781b      	ldrb	r3, [r3, #0]
 800b722:	009b      	lsls	r3, r3, #2
 800b724:	441a      	add	r2, r3
 800b726:	89bb      	ldrh	r3, [r7, #12]
 800b728:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b72c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b730:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b734:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b738:	b29b      	uxth	r3, r3
 800b73a:	8013      	strh	r3, [r2, #0]
 800b73c:	e04b      	b.n	800b7d6 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b73e:	687a      	ldr	r2, [r7, #4]
 800b740:	683b      	ldr	r3, [r7, #0]
 800b742:	781b      	ldrb	r3, [r3, #0]
 800b744:	009b      	lsls	r3, r3, #2
 800b746:	4413      	add	r3, r2
 800b748:	881b      	ldrh	r3, [r3, #0]
 800b74a:	82fb      	strh	r3, [r7, #22]
 800b74c:	8afb      	ldrh	r3, [r7, #22]
 800b74e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b752:	2b00      	cmp	r3, #0
 800b754:	d01b      	beq.n	800b78e <USB_EPClearStall+0xfc>
 800b756:	687a      	ldr	r2, [r7, #4]
 800b758:	683b      	ldr	r3, [r7, #0]
 800b75a:	781b      	ldrb	r3, [r3, #0]
 800b75c:	009b      	lsls	r3, r3, #2
 800b75e:	4413      	add	r3, r2
 800b760:	881b      	ldrh	r3, [r3, #0]
 800b762:	b29b      	uxth	r3, r3
 800b764:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b768:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b76c:	82bb      	strh	r3, [r7, #20]
 800b76e:	687a      	ldr	r2, [r7, #4]
 800b770:	683b      	ldr	r3, [r7, #0]
 800b772:	781b      	ldrb	r3, [r3, #0]
 800b774:	009b      	lsls	r3, r3, #2
 800b776:	441a      	add	r2, r3
 800b778:	8abb      	ldrh	r3, [r7, #20]
 800b77a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b77e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b782:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b786:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b78a:	b29b      	uxth	r3, r3
 800b78c:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b78e:	687a      	ldr	r2, [r7, #4]
 800b790:	683b      	ldr	r3, [r7, #0]
 800b792:	781b      	ldrb	r3, [r3, #0]
 800b794:	009b      	lsls	r3, r3, #2
 800b796:	4413      	add	r3, r2
 800b798:	881b      	ldrh	r3, [r3, #0]
 800b79a:	b29b      	uxth	r3, r3
 800b79c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b7a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b7a4:	827b      	strh	r3, [r7, #18]
 800b7a6:	8a7b      	ldrh	r3, [r7, #18]
 800b7a8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b7ac:	827b      	strh	r3, [r7, #18]
 800b7ae:	8a7b      	ldrh	r3, [r7, #18]
 800b7b0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b7b4:	827b      	strh	r3, [r7, #18]
 800b7b6:	687a      	ldr	r2, [r7, #4]
 800b7b8:	683b      	ldr	r3, [r7, #0]
 800b7ba:	781b      	ldrb	r3, [r3, #0]
 800b7bc:	009b      	lsls	r3, r3, #2
 800b7be:	441a      	add	r2, r3
 800b7c0:	8a7b      	ldrh	r3, [r7, #18]
 800b7c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b7c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b7ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b7ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7d2:	b29b      	uxth	r3, r3
 800b7d4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b7d6:	2300      	movs	r3, #0
}
 800b7d8:	4618      	mov	r0, r3
 800b7da:	371c      	adds	r7, #28
 800b7dc:	46bd      	mov	sp, r7
 800b7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e2:	4770      	bx	lr

0800b7e4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800b7e4:	b480      	push	{r7}
 800b7e6:	b083      	sub	sp, #12
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
 800b7ec:	460b      	mov	r3, r1
 800b7ee:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800b7f0:	78fb      	ldrb	r3, [r7, #3]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d103      	bne.n	800b7fe <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2280      	movs	r2, #128	@ 0x80
 800b7fa:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800b7fe:	2300      	movs	r3, #0
}
 800b800:	4618      	mov	r0, r3
 800b802:	370c      	adds	r7, #12
 800b804:	46bd      	mov	sp, r7
 800b806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b80a:	4770      	bx	lr

0800b80c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800b80c:	b480      	push	{r7}
 800b80e:	b083      	sub	sp, #12
 800b810:	af00      	add	r7, sp, #0
 800b812:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800b81a:	b29b      	uxth	r3, r3
 800b81c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b820:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b824:	b29a      	uxth	r2, r3
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800b82c:	2300      	movs	r3, #0
}
 800b82e:	4618      	mov	r0, r3
 800b830:	370c      	adds	r7, #12
 800b832:	46bd      	mov	sp, r7
 800b834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b838:	4770      	bx	lr

0800b83a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800b83a:	b480      	push	{r7}
 800b83c:	b083      	sub	sp, #12
 800b83e:	af00      	add	r7, sp, #0
 800b840:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800b848:	b29b      	uxth	r3, r3
 800b84a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b84e:	b29a      	uxth	r2, r3
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800b856:	2300      	movs	r3, #0
}
 800b858:	4618      	mov	r0, r3
 800b85a:	370c      	adds	r7, #12
 800b85c:	46bd      	mov	sp, r7
 800b85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b862:	4770      	bx	lr

0800b864 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800b864:	b480      	push	{r7}
 800b866:	b085      	sub	sp, #20
 800b868:	af00      	add	r7, sp, #0
 800b86a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b872:	b29b      	uxth	r3, r3
 800b874:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800b876:	68fb      	ldr	r3, [r7, #12]
}
 800b878:	4618      	mov	r0, r3
 800b87a:	3714      	adds	r7, #20
 800b87c:	46bd      	mov	sp, r7
 800b87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b882:	4770      	bx	lr

0800b884 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800b884:	b480      	push	{r7}
 800b886:	b083      	sub	sp, #12
 800b888:	af00      	add	r7, sp, #0
 800b88a:	6078      	str	r0, [r7, #4]
 800b88c:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800b88e:	2300      	movs	r3, #0
}
 800b890:	4618      	mov	r0, r3
 800b892:	370c      	adds	r7, #12
 800b894:	46bd      	mov	sp, r7
 800b896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b89a:	4770      	bx	lr

0800b89c <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b89c:	b480      	push	{r7}
 800b89e:	b08b      	sub	sp, #44	@ 0x2c
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	60f8      	str	r0, [r7, #12]
 800b8a4:	60b9      	str	r1, [r7, #8]
 800b8a6:	4611      	mov	r1, r2
 800b8a8:	461a      	mov	r2, r3
 800b8aa:	460b      	mov	r3, r1
 800b8ac:	80fb      	strh	r3, [r7, #6]
 800b8ae:	4613      	mov	r3, r2
 800b8b0:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800b8b2:	88bb      	ldrh	r3, [r7, #4]
 800b8b4:	3301      	adds	r3, #1
 800b8b6:	085b      	lsrs	r3, r3, #1
 800b8b8:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800b8be:	68bb      	ldr	r3, [r7, #8]
 800b8c0:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800b8c2:	88fa      	ldrh	r2, [r7, #6]
 800b8c4:	697b      	ldr	r3, [r7, #20]
 800b8c6:	4413      	add	r3, r2
 800b8c8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b8cc:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800b8ce:	69bb      	ldr	r3, [r7, #24]
 800b8d0:	627b      	str	r3, [r7, #36]	@ 0x24
 800b8d2:	e01c      	b.n	800b90e <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800b8d4:	69fb      	ldr	r3, [r7, #28]
 800b8d6:	781b      	ldrb	r3, [r3, #0]
 800b8d8:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800b8da:	69fb      	ldr	r3, [r7, #28]
 800b8dc:	3301      	adds	r3, #1
 800b8de:	781b      	ldrb	r3, [r3, #0]
 800b8e0:	b21b      	sxth	r3, r3
 800b8e2:	021b      	lsls	r3, r3, #8
 800b8e4:	b21a      	sxth	r2, r3
 800b8e6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b8ea:	4313      	orrs	r3, r2
 800b8ec:	b21b      	sxth	r3, r3
 800b8ee:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800b8f0:	6a3b      	ldr	r3, [r7, #32]
 800b8f2:	8a7a      	ldrh	r2, [r7, #18]
 800b8f4:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800b8f6:	6a3b      	ldr	r3, [r7, #32]
 800b8f8:	3302      	adds	r3, #2
 800b8fa:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800b8fc:	69fb      	ldr	r3, [r7, #28]
 800b8fe:	3301      	adds	r3, #1
 800b900:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800b902:	69fb      	ldr	r3, [r7, #28]
 800b904:	3301      	adds	r3, #1
 800b906:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800b908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b90a:	3b01      	subs	r3, #1
 800b90c:	627b      	str	r3, [r7, #36]	@ 0x24
 800b90e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b910:	2b00      	cmp	r3, #0
 800b912:	d1df      	bne.n	800b8d4 <USB_WritePMA+0x38>
  }
}
 800b914:	bf00      	nop
 800b916:	bf00      	nop
 800b918:	372c      	adds	r7, #44	@ 0x2c
 800b91a:	46bd      	mov	sp, r7
 800b91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b920:	4770      	bx	lr

0800b922 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b922:	b480      	push	{r7}
 800b924:	b08b      	sub	sp, #44	@ 0x2c
 800b926:	af00      	add	r7, sp, #0
 800b928:	60f8      	str	r0, [r7, #12]
 800b92a:	60b9      	str	r1, [r7, #8]
 800b92c:	4611      	mov	r1, r2
 800b92e:	461a      	mov	r2, r3
 800b930:	460b      	mov	r3, r1
 800b932:	80fb      	strh	r3, [r7, #6]
 800b934:	4613      	mov	r3, r2
 800b936:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800b938:	88bb      	ldrh	r3, [r7, #4]
 800b93a:	085b      	lsrs	r3, r3, #1
 800b93c:	b29b      	uxth	r3, r3
 800b93e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800b944:	68bb      	ldr	r3, [r7, #8]
 800b946:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800b948:	88fa      	ldrh	r2, [r7, #6]
 800b94a:	697b      	ldr	r3, [r7, #20]
 800b94c:	4413      	add	r3, r2
 800b94e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b952:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800b954:	69bb      	ldr	r3, [r7, #24]
 800b956:	627b      	str	r3, [r7, #36]	@ 0x24
 800b958:	e018      	b.n	800b98c <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800b95a:	6a3b      	ldr	r3, [r7, #32]
 800b95c:	881b      	ldrh	r3, [r3, #0]
 800b95e:	b29b      	uxth	r3, r3
 800b960:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800b962:	6a3b      	ldr	r3, [r7, #32]
 800b964:	3302      	adds	r3, #2
 800b966:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800b968:	693b      	ldr	r3, [r7, #16]
 800b96a:	b2da      	uxtb	r2, r3
 800b96c:	69fb      	ldr	r3, [r7, #28]
 800b96e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800b970:	69fb      	ldr	r3, [r7, #28]
 800b972:	3301      	adds	r3, #1
 800b974:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800b976:	693b      	ldr	r3, [r7, #16]
 800b978:	0a1b      	lsrs	r3, r3, #8
 800b97a:	b2da      	uxtb	r2, r3
 800b97c:	69fb      	ldr	r3, [r7, #28]
 800b97e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800b980:	69fb      	ldr	r3, [r7, #28]
 800b982:	3301      	adds	r3, #1
 800b984:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800b986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b988:	3b01      	subs	r3, #1
 800b98a:	627b      	str	r3, [r7, #36]	@ 0x24
 800b98c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d1e3      	bne.n	800b95a <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800b992:	88bb      	ldrh	r3, [r7, #4]
 800b994:	f003 0301 	and.w	r3, r3, #1
 800b998:	b29b      	uxth	r3, r3
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d007      	beq.n	800b9ae <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800b99e:	6a3b      	ldr	r3, [r7, #32]
 800b9a0:	881b      	ldrh	r3, [r3, #0]
 800b9a2:	b29b      	uxth	r3, r3
 800b9a4:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800b9a6:	693b      	ldr	r3, [r7, #16]
 800b9a8:	b2da      	uxtb	r2, r3
 800b9aa:	69fb      	ldr	r3, [r7, #28]
 800b9ac:	701a      	strb	r2, [r3, #0]
  }
}
 800b9ae:	bf00      	nop
 800b9b0:	372c      	adds	r7, #44	@ 0x2c
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b8:	4770      	bx	lr
	...

0800b9bc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b9bc:	b580      	push	{r7, lr}
 800b9be:	b084      	sub	sp, #16
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	6078      	str	r0, [r7, #4]
 800b9c4:	460b      	mov	r3, r1
 800b9c6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b9c8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800b9cc:	f002 fce0 	bl	800e390 <USBD_static_malloc>
 800b9d0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d109      	bne.n	800b9ec <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	32b0      	adds	r2, #176	@ 0xb0
 800b9e2:	2100      	movs	r1, #0
 800b9e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800b9e8:	2302      	movs	r3, #2
 800b9ea:	e0d4      	b.n	800bb96 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800b9ec:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800b9f0:	2100      	movs	r1, #0
 800b9f2:	68f8      	ldr	r0, [r7, #12]
 800b9f4:	f002 fd0c 	bl	800e410 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	32b0      	adds	r2, #176	@ 0xb0
 800ba02:	68f9      	ldr	r1, [r7, #12]
 800ba04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	32b0      	adds	r2, #176	@ 0xb0
 800ba12:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	7c1b      	ldrb	r3, [r3, #16]
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d138      	bne.n	800ba96 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ba24:	4b5e      	ldr	r3, [pc, #376]	@ (800bba0 <USBD_CDC_Init+0x1e4>)
 800ba26:	7819      	ldrb	r1, [r3, #0]
 800ba28:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ba2c:	2202      	movs	r2, #2
 800ba2e:	6878      	ldr	r0, [r7, #4]
 800ba30:	f002 fab2 	bl	800df98 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800ba34:	4b5a      	ldr	r3, [pc, #360]	@ (800bba0 <USBD_CDC_Init+0x1e4>)
 800ba36:	781b      	ldrb	r3, [r3, #0]
 800ba38:	f003 020f 	and.w	r2, r3, #15
 800ba3c:	6879      	ldr	r1, [r7, #4]
 800ba3e:	4613      	mov	r3, r2
 800ba40:	009b      	lsls	r3, r3, #2
 800ba42:	4413      	add	r3, r2
 800ba44:	009b      	lsls	r3, r3, #2
 800ba46:	440b      	add	r3, r1
 800ba48:	3323      	adds	r3, #35	@ 0x23
 800ba4a:	2201      	movs	r2, #1
 800ba4c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ba4e:	4b55      	ldr	r3, [pc, #340]	@ (800bba4 <USBD_CDC_Init+0x1e8>)
 800ba50:	7819      	ldrb	r1, [r3, #0]
 800ba52:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ba56:	2202      	movs	r2, #2
 800ba58:	6878      	ldr	r0, [r7, #4]
 800ba5a:	f002 fa9d 	bl	800df98 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800ba5e:	4b51      	ldr	r3, [pc, #324]	@ (800bba4 <USBD_CDC_Init+0x1e8>)
 800ba60:	781b      	ldrb	r3, [r3, #0]
 800ba62:	f003 020f 	and.w	r2, r3, #15
 800ba66:	6879      	ldr	r1, [r7, #4]
 800ba68:	4613      	mov	r3, r2
 800ba6a:	009b      	lsls	r3, r3, #2
 800ba6c:	4413      	add	r3, r2
 800ba6e:	009b      	lsls	r3, r3, #2
 800ba70:	440b      	add	r3, r1
 800ba72:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800ba76:	2201      	movs	r2, #1
 800ba78:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ba7a:	4b4b      	ldr	r3, [pc, #300]	@ (800bba8 <USBD_CDC_Init+0x1ec>)
 800ba7c:	781b      	ldrb	r3, [r3, #0]
 800ba7e:	f003 020f 	and.w	r2, r3, #15
 800ba82:	6879      	ldr	r1, [r7, #4]
 800ba84:	4613      	mov	r3, r2
 800ba86:	009b      	lsls	r3, r3, #2
 800ba88:	4413      	add	r3, r2
 800ba8a:	009b      	lsls	r3, r3, #2
 800ba8c:	440b      	add	r3, r1
 800ba8e:	331c      	adds	r3, #28
 800ba90:	2210      	movs	r2, #16
 800ba92:	601a      	str	r2, [r3, #0]
 800ba94:	e035      	b.n	800bb02 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ba96:	4b42      	ldr	r3, [pc, #264]	@ (800bba0 <USBD_CDC_Init+0x1e4>)
 800ba98:	7819      	ldrb	r1, [r3, #0]
 800ba9a:	2340      	movs	r3, #64	@ 0x40
 800ba9c:	2202      	movs	r2, #2
 800ba9e:	6878      	ldr	r0, [r7, #4]
 800baa0:	f002 fa7a 	bl	800df98 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800baa4:	4b3e      	ldr	r3, [pc, #248]	@ (800bba0 <USBD_CDC_Init+0x1e4>)
 800baa6:	781b      	ldrb	r3, [r3, #0]
 800baa8:	f003 020f 	and.w	r2, r3, #15
 800baac:	6879      	ldr	r1, [r7, #4]
 800baae:	4613      	mov	r3, r2
 800bab0:	009b      	lsls	r3, r3, #2
 800bab2:	4413      	add	r3, r2
 800bab4:	009b      	lsls	r3, r3, #2
 800bab6:	440b      	add	r3, r1
 800bab8:	3323      	adds	r3, #35	@ 0x23
 800baba:	2201      	movs	r2, #1
 800babc:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800babe:	4b39      	ldr	r3, [pc, #228]	@ (800bba4 <USBD_CDC_Init+0x1e8>)
 800bac0:	7819      	ldrb	r1, [r3, #0]
 800bac2:	2340      	movs	r3, #64	@ 0x40
 800bac4:	2202      	movs	r2, #2
 800bac6:	6878      	ldr	r0, [r7, #4]
 800bac8:	f002 fa66 	bl	800df98 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800bacc:	4b35      	ldr	r3, [pc, #212]	@ (800bba4 <USBD_CDC_Init+0x1e8>)
 800bace:	781b      	ldrb	r3, [r3, #0]
 800bad0:	f003 020f 	and.w	r2, r3, #15
 800bad4:	6879      	ldr	r1, [r7, #4]
 800bad6:	4613      	mov	r3, r2
 800bad8:	009b      	lsls	r3, r3, #2
 800bada:	4413      	add	r3, r2
 800badc:	009b      	lsls	r3, r3, #2
 800bade:	440b      	add	r3, r1
 800bae0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800bae4:	2201      	movs	r2, #1
 800bae6:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800bae8:	4b2f      	ldr	r3, [pc, #188]	@ (800bba8 <USBD_CDC_Init+0x1ec>)
 800baea:	781b      	ldrb	r3, [r3, #0]
 800baec:	f003 020f 	and.w	r2, r3, #15
 800baf0:	6879      	ldr	r1, [r7, #4]
 800baf2:	4613      	mov	r3, r2
 800baf4:	009b      	lsls	r3, r3, #2
 800baf6:	4413      	add	r3, r2
 800baf8:	009b      	lsls	r3, r3, #2
 800bafa:	440b      	add	r3, r1
 800bafc:	331c      	adds	r3, #28
 800bafe:	2210      	movs	r2, #16
 800bb00:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800bb02:	4b29      	ldr	r3, [pc, #164]	@ (800bba8 <USBD_CDC_Init+0x1ec>)
 800bb04:	7819      	ldrb	r1, [r3, #0]
 800bb06:	2308      	movs	r3, #8
 800bb08:	2203      	movs	r2, #3
 800bb0a:	6878      	ldr	r0, [r7, #4]
 800bb0c:	f002 fa44 	bl	800df98 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800bb10:	4b25      	ldr	r3, [pc, #148]	@ (800bba8 <USBD_CDC_Init+0x1ec>)
 800bb12:	781b      	ldrb	r3, [r3, #0]
 800bb14:	f003 020f 	and.w	r2, r3, #15
 800bb18:	6879      	ldr	r1, [r7, #4]
 800bb1a:	4613      	mov	r3, r2
 800bb1c:	009b      	lsls	r3, r3, #2
 800bb1e:	4413      	add	r3, r2
 800bb20:	009b      	lsls	r3, r3, #2
 800bb22:	440b      	add	r3, r1
 800bb24:	3323      	adds	r3, #35	@ 0x23
 800bb26:	2201      	movs	r2, #1
 800bb28:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bb38:	687a      	ldr	r2, [r7, #4]
 800bb3a:	33b0      	adds	r3, #176	@ 0xb0
 800bb3c:	009b      	lsls	r3, r3, #2
 800bb3e:	4413      	add	r3, r2
 800bb40:	685b      	ldr	r3, [r3, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	2200      	movs	r2, #0
 800bb4a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	2200      	movs	r2, #0
 800bb52:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d101      	bne.n	800bb64 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800bb60:	2302      	movs	r3, #2
 800bb62:	e018      	b.n	800bb96 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	7c1b      	ldrb	r3, [r3, #16]
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d10a      	bne.n	800bb82 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800bb6c:	4b0d      	ldr	r3, [pc, #52]	@ (800bba4 <USBD_CDC_Init+0x1e8>)
 800bb6e:	7819      	ldrb	r1, [r3, #0]
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bb76:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bb7a:	6878      	ldr	r0, [r7, #4]
 800bb7c:	f002 fb86 	bl	800e28c <USBD_LL_PrepareReceive>
 800bb80:	e008      	b.n	800bb94 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800bb82:	4b08      	ldr	r3, [pc, #32]	@ (800bba4 <USBD_CDC_Init+0x1e8>)
 800bb84:	7819      	ldrb	r1, [r3, #0]
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bb8c:	2340      	movs	r3, #64	@ 0x40
 800bb8e:	6878      	ldr	r0, [r7, #4]
 800bb90:	f002 fb7c 	bl	800e28c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800bb94:	2300      	movs	r3, #0
}
 800bb96:	4618      	mov	r0, r3
 800bb98:	3710      	adds	r7, #16
 800bb9a:	46bd      	mov	sp, r7
 800bb9c:	bd80      	pop	{r7, pc}
 800bb9e:	bf00      	nop
 800bba0:	20000133 	.word	0x20000133
 800bba4:	20000134 	.word	0x20000134
 800bba8:	20000135 	.word	0x20000135

0800bbac <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bbac:	b580      	push	{r7, lr}
 800bbae:	b082      	sub	sp, #8
 800bbb0:	af00      	add	r7, sp, #0
 800bbb2:	6078      	str	r0, [r7, #4]
 800bbb4:	460b      	mov	r3, r1
 800bbb6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800bbb8:	4b3a      	ldr	r3, [pc, #232]	@ (800bca4 <USBD_CDC_DeInit+0xf8>)
 800bbba:	781b      	ldrb	r3, [r3, #0]
 800bbbc:	4619      	mov	r1, r3
 800bbbe:	6878      	ldr	r0, [r7, #4]
 800bbc0:	f002 fa28 	bl	800e014 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800bbc4:	4b37      	ldr	r3, [pc, #220]	@ (800bca4 <USBD_CDC_DeInit+0xf8>)
 800bbc6:	781b      	ldrb	r3, [r3, #0]
 800bbc8:	f003 020f 	and.w	r2, r3, #15
 800bbcc:	6879      	ldr	r1, [r7, #4]
 800bbce:	4613      	mov	r3, r2
 800bbd0:	009b      	lsls	r3, r3, #2
 800bbd2:	4413      	add	r3, r2
 800bbd4:	009b      	lsls	r3, r3, #2
 800bbd6:	440b      	add	r3, r1
 800bbd8:	3323      	adds	r3, #35	@ 0x23
 800bbda:	2200      	movs	r2, #0
 800bbdc:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800bbde:	4b32      	ldr	r3, [pc, #200]	@ (800bca8 <USBD_CDC_DeInit+0xfc>)
 800bbe0:	781b      	ldrb	r3, [r3, #0]
 800bbe2:	4619      	mov	r1, r3
 800bbe4:	6878      	ldr	r0, [r7, #4]
 800bbe6:	f002 fa15 	bl	800e014 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800bbea:	4b2f      	ldr	r3, [pc, #188]	@ (800bca8 <USBD_CDC_DeInit+0xfc>)
 800bbec:	781b      	ldrb	r3, [r3, #0]
 800bbee:	f003 020f 	and.w	r2, r3, #15
 800bbf2:	6879      	ldr	r1, [r7, #4]
 800bbf4:	4613      	mov	r3, r2
 800bbf6:	009b      	lsls	r3, r3, #2
 800bbf8:	4413      	add	r3, r2
 800bbfa:	009b      	lsls	r3, r3, #2
 800bbfc:	440b      	add	r3, r1
 800bbfe:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800bc02:	2200      	movs	r2, #0
 800bc04:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800bc06:	4b29      	ldr	r3, [pc, #164]	@ (800bcac <USBD_CDC_DeInit+0x100>)
 800bc08:	781b      	ldrb	r3, [r3, #0]
 800bc0a:	4619      	mov	r1, r3
 800bc0c:	6878      	ldr	r0, [r7, #4]
 800bc0e:	f002 fa01 	bl	800e014 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800bc12:	4b26      	ldr	r3, [pc, #152]	@ (800bcac <USBD_CDC_DeInit+0x100>)
 800bc14:	781b      	ldrb	r3, [r3, #0]
 800bc16:	f003 020f 	and.w	r2, r3, #15
 800bc1a:	6879      	ldr	r1, [r7, #4]
 800bc1c:	4613      	mov	r3, r2
 800bc1e:	009b      	lsls	r3, r3, #2
 800bc20:	4413      	add	r3, r2
 800bc22:	009b      	lsls	r3, r3, #2
 800bc24:	440b      	add	r3, r1
 800bc26:	3323      	adds	r3, #35	@ 0x23
 800bc28:	2200      	movs	r2, #0
 800bc2a:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800bc2c:	4b1f      	ldr	r3, [pc, #124]	@ (800bcac <USBD_CDC_DeInit+0x100>)
 800bc2e:	781b      	ldrb	r3, [r3, #0]
 800bc30:	f003 020f 	and.w	r2, r3, #15
 800bc34:	6879      	ldr	r1, [r7, #4]
 800bc36:	4613      	mov	r3, r2
 800bc38:	009b      	lsls	r3, r3, #2
 800bc3a:	4413      	add	r3, r2
 800bc3c:	009b      	lsls	r3, r3, #2
 800bc3e:	440b      	add	r3, r1
 800bc40:	331c      	adds	r3, #28
 800bc42:	2200      	movs	r2, #0
 800bc44:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	32b0      	adds	r2, #176	@ 0xb0
 800bc50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d01f      	beq.n	800bc98 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bc5e:	687a      	ldr	r2, [r7, #4]
 800bc60:	33b0      	adds	r3, #176	@ 0xb0
 800bc62:	009b      	lsls	r3, r3, #2
 800bc64:	4413      	add	r3, r2
 800bc66:	685b      	ldr	r3, [r3, #4]
 800bc68:	685b      	ldr	r3, [r3, #4]
 800bc6a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	32b0      	adds	r2, #176	@ 0xb0
 800bc76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	f002 fb96 	bl	800e3ac <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	32b0      	adds	r2, #176	@ 0xb0
 800bc8a:	2100      	movs	r1, #0
 800bc8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	2200      	movs	r2, #0
 800bc94:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800bc98:	2300      	movs	r3, #0
}
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	3708      	adds	r7, #8
 800bc9e:	46bd      	mov	sp, r7
 800bca0:	bd80      	pop	{r7, pc}
 800bca2:	bf00      	nop
 800bca4:	20000133 	.word	0x20000133
 800bca8:	20000134 	.word	0x20000134
 800bcac:	20000135 	.word	0x20000135

0800bcb0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800bcb0:	b580      	push	{r7, lr}
 800bcb2:	b086      	sub	sp, #24
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	6078      	str	r0, [r7, #4]
 800bcb8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	32b0      	adds	r2, #176	@ 0xb0
 800bcc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcc8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800bcca:	2300      	movs	r3, #0
 800bccc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800bcce:	2300      	movs	r3, #0
 800bcd0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800bcd6:	693b      	ldr	r3, [r7, #16]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d101      	bne.n	800bce0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800bcdc:	2303      	movs	r3, #3
 800bcde:	e0bf      	b.n	800be60 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bce0:	683b      	ldr	r3, [r7, #0]
 800bce2:	781b      	ldrb	r3, [r3, #0]
 800bce4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d050      	beq.n	800bd8e <USBD_CDC_Setup+0xde>
 800bcec:	2b20      	cmp	r3, #32
 800bcee:	f040 80af 	bne.w	800be50 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800bcf2:	683b      	ldr	r3, [r7, #0]
 800bcf4:	88db      	ldrh	r3, [r3, #6]
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d03a      	beq.n	800bd70 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800bcfa:	683b      	ldr	r3, [r7, #0]
 800bcfc:	781b      	ldrb	r3, [r3, #0]
 800bcfe:	b25b      	sxtb	r3, r3
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	da1b      	bge.n	800bd3c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bd0a:	687a      	ldr	r2, [r7, #4]
 800bd0c:	33b0      	adds	r3, #176	@ 0xb0
 800bd0e:	009b      	lsls	r3, r3, #2
 800bd10:	4413      	add	r3, r2
 800bd12:	685b      	ldr	r3, [r3, #4]
 800bd14:	689b      	ldr	r3, [r3, #8]
 800bd16:	683a      	ldr	r2, [r7, #0]
 800bd18:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800bd1a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800bd1c:	683a      	ldr	r2, [r7, #0]
 800bd1e:	88d2      	ldrh	r2, [r2, #6]
 800bd20:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	88db      	ldrh	r3, [r3, #6]
 800bd26:	2b07      	cmp	r3, #7
 800bd28:	bf28      	it	cs
 800bd2a:	2307      	movcs	r3, #7
 800bd2c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800bd2e:	693b      	ldr	r3, [r7, #16]
 800bd30:	89fa      	ldrh	r2, [r7, #14]
 800bd32:	4619      	mov	r1, r3
 800bd34:	6878      	ldr	r0, [r7, #4]
 800bd36:	f001 fd01 	bl	800d73c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800bd3a:	e090      	b.n	800be5e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800bd3c:	683b      	ldr	r3, [r7, #0]
 800bd3e:	785a      	ldrb	r2, [r3, #1]
 800bd40:	693b      	ldr	r3, [r7, #16]
 800bd42:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	88db      	ldrh	r3, [r3, #6]
 800bd4a:	2b3f      	cmp	r3, #63	@ 0x3f
 800bd4c:	d803      	bhi.n	800bd56 <USBD_CDC_Setup+0xa6>
 800bd4e:	683b      	ldr	r3, [r7, #0]
 800bd50:	88db      	ldrh	r3, [r3, #6]
 800bd52:	b2da      	uxtb	r2, r3
 800bd54:	e000      	b.n	800bd58 <USBD_CDC_Setup+0xa8>
 800bd56:	2240      	movs	r2, #64	@ 0x40
 800bd58:	693b      	ldr	r3, [r7, #16]
 800bd5a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800bd5e:	6939      	ldr	r1, [r7, #16]
 800bd60:	693b      	ldr	r3, [r7, #16]
 800bd62:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800bd66:	461a      	mov	r2, r3
 800bd68:	6878      	ldr	r0, [r7, #4]
 800bd6a:	f001 fd16 	bl	800d79a <USBD_CtlPrepareRx>
      break;
 800bd6e:	e076      	b.n	800be5e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bd76:	687a      	ldr	r2, [r7, #4]
 800bd78:	33b0      	adds	r3, #176	@ 0xb0
 800bd7a:	009b      	lsls	r3, r3, #2
 800bd7c:	4413      	add	r3, r2
 800bd7e:	685b      	ldr	r3, [r3, #4]
 800bd80:	689b      	ldr	r3, [r3, #8]
 800bd82:	683a      	ldr	r2, [r7, #0]
 800bd84:	7850      	ldrb	r0, [r2, #1]
 800bd86:	2200      	movs	r2, #0
 800bd88:	6839      	ldr	r1, [r7, #0]
 800bd8a:	4798      	blx	r3
      break;
 800bd8c:	e067      	b.n	800be5e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bd8e:	683b      	ldr	r3, [r7, #0]
 800bd90:	785b      	ldrb	r3, [r3, #1]
 800bd92:	2b0b      	cmp	r3, #11
 800bd94:	d851      	bhi.n	800be3a <USBD_CDC_Setup+0x18a>
 800bd96:	a201      	add	r2, pc, #4	@ (adr r2, 800bd9c <USBD_CDC_Setup+0xec>)
 800bd98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd9c:	0800bdcd 	.word	0x0800bdcd
 800bda0:	0800be49 	.word	0x0800be49
 800bda4:	0800be3b 	.word	0x0800be3b
 800bda8:	0800be3b 	.word	0x0800be3b
 800bdac:	0800be3b 	.word	0x0800be3b
 800bdb0:	0800be3b 	.word	0x0800be3b
 800bdb4:	0800be3b 	.word	0x0800be3b
 800bdb8:	0800be3b 	.word	0x0800be3b
 800bdbc:	0800be3b 	.word	0x0800be3b
 800bdc0:	0800be3b 	.word	0x0800be3b
 800bdc4:	0800bdf7 	.word	0x0800bdf7
 800bdc8:	0800be21 	.word	0x0800be21
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bdd2:	b2db      	uxtb	r3, r3
 800bdd4:	2b03      	cmp	r3, #3
 800bdd6:	d107      	bne.n	800bde8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800bdd8:	f107 030a 	add.w	r3, r7, #10
 800bddc:	2202      	movs	r2, #2
 800bdde:	4619      	mov	r1, r3
 800bde0:	6878      	ldr	r0, [r7, #4]
 800bde2:	f001 fcab 	bl	800d73c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bde6:	e032      	b.n	800be4e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800bde8:	6839      	ldr	r1, [r7, #0]
 800bdea:	6878      	ldr	r0, [r7, #4]
 800bdec:	f001 fc29 	bl	800d642 <USBD_CtlError>
            ret = USBD_FAIL;
 800bdf0:	2303      	movs	r3, #3
 800bdf2:	75fb      	strb	r3, [r7, #23]
          break;
 800bdf4:	e02b      	b.n	800be4e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bdfc:	b2db      	uxtb	r3, r3
 800bdfe:	2b03      	cmp	r3, #3
 800be00:	d107      	bne.n	800be12 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800be02:	f107 030d 	add.w	r3, r7, #13
 800be06:	2201      	movs	r2, #1
 800be08:	4619      	mov	r1, r3
 800be0a:	6878      	ldr	r0, [r7, #4]
 800be0c:	f001 fc96 	bl	800d73c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800be10:	e01d      	b.n	800be4e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800be12:	6839      	ldr	r1, [r7, #0]
 800be14:	6878      	ldr	r0, [r7, #4]
 800be16:	f001 fc14 	bl	800d642 <USBD_CtlError>
            ret = USBD_FAIL;
 800be1a:	2303      	movs	r3, #3
 800be1c:	75fb      	strb	r3, [r7, #23]
          break;
 800be1e:	e016      	b.n	800be4e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be26:	b2db      	uxtb	r3, r3
 800be28:	2b03      	cmp	r3, #3
 800be2a:	d00f      	beq.n	800be4c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800be2c:	6839      	ldr	r1, [r7, #0]
 800be2e:	6878      	ldr	r0, [r7, #4]
 800be30:	f001 fc07 	bl	800d642 <USBD_CtlError>
            ret = USBD_FAIL;
 800be34:	2303      	movs	r3, #3
 800be36:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800be38:	e008      	b.n	800be4c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800be3a:	6839      	ldr	r1, [r7, #0]
 800be3c:	6878      	ldr	r0, [r7, #4]
 800be3e:	f001 fc00 	bl	800d642 <USBD_CtlError>
          ret = USBD_FAIL;
 800be42:	2303      	movs	r3, #3
 800be44:	75fb      	strb	r3, [r7, #23]
          break;
 800be46:	e002      	b.n	800be4e <USBD_CDC_Setup+0x19e>
          break;
 800be48:	bf00      	nop
 800be4a:	e008      	b.n	800be5e <USBD_CDC_Setup+0x1ae>
          break;
 800be4c:	bf00      	nop
      }
      break;
 800be4e:	e006      	b.n	800be5e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800be50:	6839      	ldr	r1, [r7, #0]
 800be52:	6878      	ldr	r0, [r7, #4]
 800be54:	f001 fbf5 	bl	800d642 <USBD_CtlError>
      ret = USBD_FAIL;
 800be58:	2303      	movs	r3, #3
 800be5a:	75fb      	strb	r3, [r7, #23]
      break;
 800be5c:	bf00      	nop
  }

  return (uint8_t)ret;
 800be5e:	7dfb      	ldrb	r3, [r7, #23]
}
 800be60:	4618      	mov	r0, r3
 800be62:	3718      	adds	r7, #24
 800be64:	46bd      	mov	sp, r7
 800be66:	bd80      	pop	{r7, pc}

0800be68 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800be68:	b580      	push	{r7, lr}
 800be6a:	b084      	sub	sp, #16
 800be6c:	af00      	add	r7, sp, #0
 800be6e:	6078      	str	r0, [r7, #4]
 800be70:	460b      	mov	r3, r1
 800be72:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800be7a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	32b0      	adds	r2, #176	@ 0xb0
 800be86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d101      	bne.n	800be92 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800be8e:	2303      	movs	r3, #3
 800be90:	e065      	b.n	800bf5e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	32b0      	adds	r2, #176	@ 0xb0
 800be9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bea0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800bea2:	78fb      	ldrb	r3, [r7, #3]
 800bea4:	f003 020f 	and.w	r2, r3, #15
 800bea8:	6879      	ldr	r1, [r7, #4]
 800beaa:	4613      	mov	r3, r2
 800beac:	009b      	lsls	r3, r3, #2
 800beae:	4413      	add	r3, r2
 800beb0:	009b      	lsls	r3, r3, #2
 800beb2:	440b      	add	r3, r1
 800beb4:	3314      	adds	r3, #20
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d02f      	beq.n	800bf1c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800bebc:	78fb      	ldrb	r3, [r7, #3]
 800bebe:	f003 020f 	and.w	r2, r3, #15
 800bec2:	6879      	ldr	r1, [r7, #4]
 800bec4:	4613      	mov	r3, r2
 800bec6:	009b      	lsls	r3, r3, #2
 800bec8:	4413      	add	r3, r2
 800beca:	009b      	lsls	r3, r3, #2
 800becc:	440b      	add	r3, r1
 800bece:	3314      	adds	r3, #20
 800bed0:	681a      	ldr	r2, [r3, #0]
 800bed2:	78fb      	ldrb	r3, [r7, #3]
 800bed4:	f003 010f 	and.w	r1, r3, #15
 800bed8:	68f8      	ldr	r0, [r7, #12]
 800beda:	460b      	mov	r3, r1
 800bedc:	009b      	lsls	r3, r3, #2
 800bede:	440b      	add	r3, r1
 800bee0:	00db      	lsls	r3, r3, #3
 800bee2:	4403      	add	r3, r0
 800bee4:	3320      	adds	r3, #32
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	fbb2 f1f3 	udiv	r1, r2, r3
 800beec:	fb01 f303 	mul.w	r3, r1, r3
 800bef0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d112      	bne.n	800bf1c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800bef6:	78fb      	ldrb	r3, [r7, #3]
 800bef8:	f003 020f 	and.w	r2, r3, #15
 800befc:	6879      	ldr	r1, [r7, #4]
 800befe:	4613      	mov	r3, r2
 800bf00:	009b      	lsls	r3, r3, #2
 800bf02:	4413      	add	r3, r2
 800bf04:	009b      	lsls	r3, r3, #2
 800bf06:	440b      	add	r3, r1
 800bf08:	3314      	adds	r3, #20
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800bf0e:	78f9      	ldrb	r1, [r7, #3]
 800bf10:	2300      	movs	r3, #0
 800bf12:	2200      	movs	r2, #0
 800bf14:	6878      	ldr	r0, [r7, #4]
 800bf16:	f002 f981 	bl	800e21c <USBD_LL_Transmit>
 800bf1a:	e01f      	b.n	800bf5c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800bf1c:	68bb      	ldr	r3, [r7, #8]
 800bf1e:	2200      	movs	r2, #0
 800bf20:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bf2a:	687a      	ldr	r2, [r7, #4]
 800bf2c:	33b0      	adds	r3, #176	@ 0xb0
 800bf2e:	009b      	lsls	r3, r3, #2
 800bf30:	4413      	add	r3, r2
 800bf32:	685b      	ldr	r3, [r3, #4]
 800bf34:	691b      	ldr	r3, [r3, #16]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d010      	beq.n	800bf5c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bf40:	687a      	ldr	r2, [r7, #4]
 800bf42:	33b0      	adds	r3, #176	@ 0xb0
 800bf44:	009b      	lsls	r3, r3, #2
 800bf46:	4413      	add	r3, r2
 800bf48:	685b      	ldr	r3, [r3, #4]
 800bf4a:	691b      	ldr	r3, [r3, #16]
 800bf4c:	68ba      	ldr	r2, [r7, #8]
 800bf4e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800bf52:	68ba      	ldr	r2, [r7, #8]
 800bf54:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800bf58:	78fa      	ldrb	r2, [r7, #3]
 800bf5a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800bf5c:	2300      	movs	r3, #0
}
 800bf5e:	4618      	mov	r0, r3
 800bf60:	3710      	adds	r7, #16
 800bf62:	46bd      	mov	sp, r7
 800bf64:	bd80      	pop	{r7, pc}

0800bf66 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bf66:	b580      	push	{r7, lr}
 800bf68:	b084      	sub	sp, #16
 800bf6a:	af00      	add	r7, sp, #0
 800bf6c:	6078      	str	r0, [r7, #4]
 800bf6e:	460b      	mov	r3, r1
 800bf70:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	32b0      	adds	r2, #176	@ 0xb0
 800bf7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf80:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	32b0      	adds	r2, #176	@ 0xb0
 800bf8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d101      	bne.n	800bf98 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800bf94:	2303      	movs	r3, #3
 800bf96:	e01a      	b.n	800bfce <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800bf98:	78fb      	ldrb	r3, [r7, #3]
 800bf9a:	4619      	mov	r1, r3
 800bf9c:	6878      	ldr	r0, [r7, #4]
 800bf9e:	f002 f9ad 	bl	800e2fc <USBD_LL_GetRxDataSize>
 800bfa2:	4602      	mov	r2, r0
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bfb0:	687a      	ldr	r2, [r7, #4]
 800bfb2:	33b0      	adds	r3, #176	@ 0xb0
 800bfb4:	009b      	lsls	r3, r3, #2
 800bfb6:	4413      	add	r3, r2
 800bfb8:	685b      	ldr	r3, [r3, #4]
 800bfba:	68db      	ldr	r3, [r3, #12]
 800bfbc:	68fa      	ldr	r2, [r7, #12]
 800bfbe:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800bfc2:	68fa      	ldr	r2, [r7, #12]
 800bfc4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800bfc8:	4611      	mov	r1, r2
 800bfca:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800bfcc:	2300      	movs	r3, #0
}
 800bfce:	4618      	mov	r0, r3
 800bfd0:	3710      	adds	r7, #16
 800bfd2:	46bd      	mov	sp, r7
 800bfd4:	bd80      	pop	{r7, pc}

0800bfd6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800bfd6:	b580      	push	{r7, lr}
 800bfd8:	b084      	sub	sp, #16
 800bfda:	af00      	add	r7, sp, #0
 800bfdc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	32b0      	adds	r2, #176	@ 0xb0
 800bfe8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfec:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d101      	bne.n	800bff8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bff4:	2303      	movs	r3, #3
 800bff6:	e024      	b.n	800c042 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bffe:	687a      	ldr	r2, [r7, #4]
 800c000:	33b0      	adds	r3, #176	@ 0xb0
 800c002:	009b      	lsls	r3, r3, #2
 800c004:	4413      	add	r3, r2
 800c006:	685b      	ldr	r3, [r3, #4]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d019      	beq.n	800c040 <USBD_CDC_EP0_RxReady+0x6a>
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800c012:	2bff      	cmp	r3, #255	@ 0xff
 800c014:	d014      	beq.n	800c040 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c01c:	687a      	ldr	r2, [r7, #4]
 800c01e:	33b0      	adds	r3, #176	@ 0xb0
 800c020:	009b      	lsls	r3, r3, #2
 800c022:	4413      	add	r3, r2
 800c024:	685b      	ldr	r3, [r3, #4]
 800c026:	689b      	ldr	r3, [r3, #8]
 800c028:	68fa      	ldr	r2, [r7, #12]
 800c02a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800c02e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800c030:	68fa      	ldr	r2, [r7, #12]
 800c032:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c036:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	22ff      	movs	r2, #255	@ 0xff
 800c03c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800c040:	2300      	movs	r3, #0
}
 800c042:	4618      	mov	r0, r3
 800c044:	3710      	adds	r7, #16
 800c046:	46bd      	mov	sp, r7
 800c048:	bd80      	pop	{r7, pc}
	...

0800c04c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c04c:	b580      	push	{r7, lr}
 800c04e:	b086      	sub	sp, #24
 800c050:	af00      	add	r7, sp, #0
 800c052:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c054:	2182      	movs	r1, #130	@ 0x82
 800c056:	4818      	ldr	r0, [pc, #96]	@ (800c0b8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c058:	f000 fc90 	bl	800c97c <USBD_GetEpDesc>
 800c05c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c05e:	2101      	movs	r1, #1
 800c060:	4815      	ldr	r0, [pc, #84]	@ (800c0b8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c062:	f000 fc8b 	bl	800c97c <USBD_GetEpDesc>
 800c066:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c068:	2181      	movs	r1, #129	@ 0x81
 800c06a:	4813      	ldr	r0, [pc, #76]	@ (800c0b8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c06c:	f000 fc86 	bl	800c97c <USBD_GetEpDesc>
 800c070:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c072:	697b      	ldr	r3, [r7, #20]
 800c074:	2b00      	cmp	r3, #0
 800c076:	d002      	beq.n	800c07e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c078:	697b      	ldr	r3, [r7, #20]
 800c07a:	2210      	movs	r2, #16
 800c07c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c07e:	693b      	ldr	r3, [r7, #16]
 800c080:	2b00      	cmp	r3, #0
 800c082:	d006      	beq.n	800c092 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c084:	693b      	ldr	r3, [r7, #16]
 800c086:	2200      	movs	r2, #0
 800c088:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c08c:	711a      	strb	r2, [r3, #4]
 800c08e:	2200      	movs	r2, #0
 800c090:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	2b00      	cmp	r3, #0
 800c096:	d006      	beq.n	800c0a6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	2200      	movs	r2, #0
 800c09c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c0a0:	711a      	strb	r2, [r3, #4]
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	2243      	movs	r2, #67	@ 0x43
 800c0aa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c0ac:	4b02      	ldr	r3, [pc, #8]	@ (800c0b8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	3718      	adds	r7, #24
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	bd80      	pop	{r7, pc}
 800c0b6:	bf00      	nop
 800c0b8:	200000f0 	.word	0x200000f0

0800c0bc <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c0bc:	b580      	push	{r7, lr}
 800c0be:	b086      	sub	sp, #24
 800c0c0:	af00      	add	r7, sp, #0
 800c0c2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c0c4:	2182      	movs	r1, #130	@ 0x82
 800c0c6:	4818      	ldr	r0, [pc, #96]	@ (800c128 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c0c8:	f000 fc58 	bl	800c97c <USBD_GetEpDesc>
 800c0cc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c0ce:	2101      	movs	r1, #1
 800c0d0:	4815      	ldr	r0, [pc, #84]	@ (800c128 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c0d2:	f000 fc53 	bl	800c97c <USBD_GetEpDesc>
 800c0d6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c0d8:	2181      	movs	r1, #129	@ 0x81
 800c0da:	4813      	ldr	r0, [pc, #76]	@ (800c128 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c0dc:	f000 fc4e 	bl	800c97c <USBD_GetEpDesc>
 800c0e0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c0e2:	697b      	ldr	r3, [r7, #20]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d002      	beq.n	800c0ee <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800c0e8:	697b      	ldr	r3, [r7, #20]
 800c0ea:	2210      	movs	r2, #16
 800c0ec:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c0ee:	693b      	ldr	r3, [r7, #16]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d006      	beq.n	800c102 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c0f4:	693b      	ldr	r3, [r7, #16]
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	711a      	strb	r2, [r3, #4]
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	f042 0202 	orr.w	r2, r2, #2
 800c100:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	2b00      	cmp	r3, #0
 800c106:	d006      	beq.n	800c116 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	2200      	movs	r2, #0
 800c10c:	711a      	strb	r2, [r3, #4]
 800c10e:	2200      	movs	r2, #0
 800c110:	f042 0202 	orr.w	r2, r2, #2
 800c114:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	2243      	movs	r2, #67	@ 0x43
 800c11a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c11c:	4b02      	ldr	r3, [pc, #8]	@ (800c128 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800c11e:	4618      	mov	r0, r3
 800c120:	3718      	adds	r7, #24
 800c122:	46bd      	mov	sp, r7
 800c124:	bd80      	pop	{r7, pc}
 800c126:	bf00      	nop
 800c128:	200000f0 	.word	0x200000f0

0800c12c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c12c:	b580      	push	{r7, lr}
 800c12e:	b086      	sub	sp, #24
 800c130:	af00      	add	r7, sp, #0
 800c132:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c134:	2182      	movs	r1, #130	@ 0x82
 800c136:	4818      	ldr	r0, [pc, #96]	@ (800c198 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c138:	f000 fc20 	bl	800c97c <USBD_GetEpDesc>
 800c13c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c13e:	2101      	movs	r1, #1
 800c140:	4815      	ldr	r0, [pc, #84]	@ (800c198 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c142:	f000 fc1b 	bl	800c97c <USBD_GetEpDesc>
 800c146:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c148:	2181      	movs	r1, #129	@ 0x81
 800c14a:	4813      	ldr	r0, [pc, #76]	@ (800c198 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c14c:	f000 fc16 	bl	800c97c <USBD_GetEpDesc>
 800c150:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c152:	697b      	ldr	r3, [r7, #20]
 800c154:	2b00      	cmp	r3, #0
 800c156:	d002      	beq.n	800c15e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c158:	697b      	ldr	r3, [r7, #20]
 800c15a:	2210      	movs	r2, #16
 800c15c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c15e:	693b      	ldr	r3, [r7, #16]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d006      	beq.n	800c172 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c164:	693b      	ldr	r3, [r7, #16]
 800c166:	2200      	movs	r2, #0
 800c168:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c16c:	711a      	strb	r2, [r3, #4]
 800c16e:	2200      	movs	r2, #0
 800c170:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	2b00      	cmp	r3, #0
 800c176:	d006      	beq.n	800c186 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	2200      	movs	r2, #0
 800c17c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c180:	711a      	strb	r2, [r3, #4]
 800c182:	2200      	movs	r2, #0
 800c184:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	2243      	movs	r2, #67	@ 0x43
 800c18a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c18c:	4b02      	ldr	r3, [pc, #8]	@ (800c198 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800c18e:	4618      	mov	r0, r3
 800c190:	3718      	adds	r7, #24
 800c192:	46bd      	mov	sp, r7
 800c194:	bd80      	pop	{r7, pc}
 800c196:	bf00      	nop
 800c198:	200000f0 	.word	0x200000f0

0800c19c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c19c:	b480      	push	{r7}
 800c19e:	b083      	sub	sp, #12
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	220a      	movs	r2, #10
 800c1a8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c1aa:	4b03      	ldr	r3, [pc, #12]	@ (800c1b8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c1ac:	4618      	mov	r0, r3
 800c1ae:	370c      	adds	r7, #12
 800c1b0:	46bd      	mov	sp, r7
 800c1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b6:	4770      	bx	lr
 800c1b8:	200000ac 	.word	0x200000ac

0800c1bc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c1bc:	b480      	push	{r7}
 800c1be:	b083      	sub	sp, #12
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	6078      	str	r0, [r7, #4]
 800c1c4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c1c6:	683b      	ldr	r3, [r7, #0]
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d101      	bne.n	800c1d0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c1cc:	2303      	movs	r3, #3
 800c1ce:	e009      	b.n	800c1e4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c1d6:	687a      	ldr	r2, [r7, #4]
 800c1d8:	33b0      	adds	r3, #176	@ 0xb0
 800c1da:	009b      	lsls	r3, r3, #2
 800c1dc:	4413      	add	r3, r2
 800c1de:	683a      	ldr	r2, [r7, #0]
 800c1e0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800c1e2:	2300      	movs	r3, #0
}
 800c1e4:	4618      	mov	r0, r3
 800c1e6:	370c      	adds	r7, #12
 800c1e8:	46bd      	mov	sp, r7
 800c1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ee:	4770      	bx	lr

0800c1f0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c1f0:	b480      	push	{r7}
 800c1f2:	b087      	sub	sp, #28
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	60f8      	str	r0, [r7, #12]
 800c1f8:	60b9      	str	r1, [r7, #8]
 800c1fa:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	32b0      	adds	r2, #176	@ 0xb0
 800c206:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c20a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800c20c:	697b      	ldr	r3, [r7, #20]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d101      	bne.n	800c216 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800c212:	2303      	movs	r3, #3
 800c214:	e008      	b.n	800c228 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800c216:	697b      	ldr	r3, [r7, #20]
 800c218:	68ba      	ldr	r2, [r7, #8]
 800c21a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800c21e:	697b      	ldr	r3, [r7, #20]
 800c220:	687a      	ldr	r2, [r7, #4]
 800c222:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800c226:	2300      	movs	r3, #0
}
 800c228:	4618      	mov	r0, r3
 800c22a:	371c      	adds	r7, #28
 800c22c:	46bd      	mov	sp, r7
 800c22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c232:	4770      	bx	lr

0800c234 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c234:	b480      	push	{r7}
 800c236:	b085      	sub	sp, #20
 800c238:	af00      	add	r7, sp, #0
 800c23a:	6078      	str	r0, [r7, #4]
 800c23c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	32b0      	adds	r2, #176	@ 0xb0
 800c248:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c24c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d101      	bne.n	800c258 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800c254:	2303      	movs	r3, #3
 800c256:	e004      	b.n	800c262 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	683a      	ldr	r2, [r7, #0]
 800c25c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800c260:	2300      	movs	r3, #0
}
 800c262:	4618      	mov	r0, r3
 800c264:	3714      	adds	r7, #20
 800c266:	46bd      	mov	sp, r7
 800c268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26c:	4770      	bx	lr
	...

0800c270 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c270:	b580      	push	{r7, lr}
 800c272:	b084      	sub	sp, #16
 800c274:	af00      	add	r7, sp, #0
 800c276:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	32b0      	adds	r2, #176	@ 0xb0
 800c282:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c286:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	32b0      	adds	r2, #176	@ 0xb0
 800c292:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c296:	2b00      	cmp	r3, #0
 800c298:	d101      	bne.n	800c29e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800c29a:	2303      	movs	r3, #3
 800c29c:	e018      	b.n	800c2d0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	7c1b      	ldrb	r3, [r3, #16]
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d10a      	bne.n	800c2bc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c2a6:	4b0c      	ldr	r3, [pc, #48]	@ (800c2d8 <USBD_CDC_ReceivePacket+0x68>)
 800c2a8:	7819      	ldrb	r1, [r3, #0]
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c2b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c2b4:	6878      	ldr	r0, [r7, #4]
 800c2b6:	f001 ffe9 	bl	800e28c <USBD_LL_PrepareReceive>
 800c2ba:	e008      	b.n	800c2ce <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c2bc:	4b06      	ldr	r3, [pc, #24]	@ (800c2d8 <USBD_CDC_ReceivePacket+0x68>)
 800c2be:	7819      	ldrb	r1, [r3, #0]
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c2c6:	2340      	movs	r3, #64	@ 0x40
 800c2c8:	6878      	ldr	r0, [r7, #4]
 800c2ca:	f001 ffdf 	bl	800e28c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c2ce:	2300      	movs	r3, #0
}
 800c2d0:	4618      	mov	r0, r3
 800c2d2:	3710      	adds	r7, #16
 800c2d4:	46bd      	mov	sp, r7
 800c2d6:	bd80      	pop	{r7, pc}
 800c2d8:	20000134 	.word	0x20000134

0800c2dc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c2dc:	b580      	push	{r7, lr}
 800c2de:	b086      	sub	sp, #24
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	60f8      	str	r0, [r7, #12]
 800c2e4:	60b9      	str	r1, [r7, #8]
 800c2e6:	4613      	mov	r3, r2
 800c2e8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d101      	bne.n	800c2f4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c2f0:	2303      	movs	r3, #3
 800c2f2:	e01f      	b.n	800c334 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	2200      	movs	r2, #0
 800c2f8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	2200      	movs	r2, #0
 800c300:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	2200      	movs	r2, #0
 800c308:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c30c:	68bb      	ldr	r3, [r7, #8]
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d003      	beq.n	800c31a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	68ba      	ldr	r2, [r7, #8]
 800c316:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	2201      	movs	r2, #1
 800c31e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	79fa      	ldrb	r2, [r7, #7]
 800c326:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c328:	68f8      	ldr	r0, [r7, #12]
 800c32a:	f001 fda1 	bl	800de70 <USBD_LL_Init>
 800c32e:	4603      	mov	r3, r0
 800c330:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c332:	7dfb      	ldrb	r3, [r7, #23]
}
 800c334:	4618      	mov	r0, r3
 800c336:	3718      	adds	r7, #24
 800c338:	46bd      	mov	sp, r7
 800c33a:	bd80      	pop	{r7, pc}

0800c33c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b084      	sub	sp, #16
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
 800c344:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c346:	2300      	movs	r3, #0
 800c348:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c34a:	683b      	ldr	r3, [r7, #0]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d101      	bne.n	800c354 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c350:	2303      	movs	r3, #3
 800c352:	e025      	b.n	800c3a0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	683a      	ldr	r2, [r7, #0]
 800c358:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	32ae      	adds	r2, #174	@ 0xae
 800c366:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c36a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d00f      	beq.n	800c390 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	32ae      	adds	r2, #174	@ 0xae
 800c37a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c37e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c380:	f107 020e 	add.w	r2, r7, #14
 800c384:	4610      	mov	r0, r2
 800c386:	4798      	blx	r3
 800c388:	4602      	mov	r2, r0
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c396:	1c5a      	adds	r2, r3, #1
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800c39e:	2300      	movs	r3, #0
}
 800c3a0:	4618      	mov	r0, r3
 800c3a2:	3710      	adds	r7, #16
 800c3a4:	46bd      	mov	sp, r7
 800c3a6:	bd80      	pop	{r7, pc}

0800c3a8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b082      	sub	sp, #8
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c3b0:	6878      	ldr	r0, [r7, #4]
 800c3b2:	f001 fdbf 	bl	800df34 <USBD_LL_Start>
 800c3b6:	4603      	mov	r3, r0
}
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	3708      	adds	r7, #8
 800c3bc:	46bd      	mov	sp, r7
 800c3be:	bd80      	pop	{r7, pc}

0800c3c0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800c3c0:	b480      	push	{r7}
 800c3c2:	b083      	sub	sp, #12
 800c3c4:	af00      	add	r7, sp, #0
 800c3c6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c3c8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	370c      	adds	r7, #12
 800c3ce:	46bd      	mov	sp, r7
 800c3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d4:	4770      	bx	lr

0800c3d6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c3d6:	b580      	push	{r7, lr}
 800c3d8:	b084      	sub	sp, #16
 800c3da:	af00      	add	r7, sp, #0
 800c3dc:	6078      	str	r0, [r7, #4]
 800c3de:	460b      	mov	r3, r1
 800c3e0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d009      	beq.n	800c404 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	78fa      	ldrb	r2, [r7, #3]
 800c3fa:	4611      	mov	r1, r2
 800c3fc:	6878      	ldr	r0, [r7, #4]
 800c3fe:	4798      	blx	r3
 800c400:	4603      	mov	r3, r0
 800c402:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c404:	7bfb      	ldrb	r3, [r7, #15]
}
 800c406:	4618      	mov	r0, r3
 800c408:	3710      	adds	r7, #16
 800c40a:	46bd      	mov	sp, r7
 800c40c:	bd80      	pop	{r7, pc}

0800c40e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c40e:	b580      	push	{r7, lr}
 800c410:	b084      	sub	sp, #16
 800c412:	af00      	add	r7, sp, #0
 800c414:	6078      	str	r0, [r7, #4]
 800c416:	460b      	mov	r3, r1
 800c418:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c41a:	2300      	movs	r3, #0
 800c41c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c424:	685b      	ldr	r3, [r3, #4]
 800c426:	78fa      	ldrb	r2, [r7, #3]
 800c428:	4611      	mov	r1, r2
 800c42a:	6878      	ldr	r0, [r7, #4]
 800c42c:	4798      	blx	r3
 800c42e:	4603      	mov	r3, r0
 800c430:	2b00      	cmp	r3, #0
 800c432:	d001      	beq.n	800c438 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800c434:	2303      	movs	r3, #3
 800c436:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c438:	7bfb      	ldrb	r3, [r7, #15]
}
 800c43a:	4618      	mov	r0, r3
 800c43c:	3710      	adds	r7, #16
 800c43e:	46bd      	mov	sp, r7
 800c440:	bd80      	pop	{r7, pc}

0800c442 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c442:	b580      	push	{r7, lr}
 800c444:	b084      	sub	sp, #16
 800c446:	af00      	add	r7, sp, #0
 800c448:	6078      	str	r0, [r7, #4]
 800c44a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c452:	6839      	ldr	r1, [r7, #0]
 800c454:	4618      	mov	r0, r3
 800c456:	f001 f8ba 	bl	800d5ce <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	2201      	movs	r2, #1
 800c45e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800c468:	461a      	mov	r2, r3
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c476:	f003 031f 	and.w	r3, r3, #31
 800c47a:	2b02      	cmp	r3, #2
 800c47c:	d01a      	beq.n	800c4b4 <USBD_LL_SetupStage+0x72>
 800c47e:	2b02      	cmp	r3, #2
 800c480:	d822      	bhi.n	800c4c8 <USBD_LL_SetupStage+0x86>
 800c482:	2b00      	cmp	r3, #0
 800c484:	d002      	beq.n	800c48c <USBD_LL_SetupStage+0x4a>
 800c486:	2b01      	cmp	r3, #1
 800c488:	d00a      	beq.n	800c4a0 <USBD_LL_SetupStage+0x5e>
 800c48a:	e01d      	b.n	800c4c8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c492:	4619      	mov	r1, r3
 800c494:	6878      	ldr	r0, [r7, #4]
 800c496:	f000 fae5 	bl	800ca64 <USBD_StdDevReq>
 800c49a:	4603      	mov	r3, r0
 800c49c:	73fb      	strb	r3, [r7, #15]
      break;
 800c49e:	e020      	b.n	800c4e2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c4a6:	4619      	mov	r1, r3
 800c4a8:	6878      	ldr	r0, [r7, #4]
 800c4aa:	f000 fb4d 	bl	800cb48 <USBD_StdItfReq>
 800c4ae:	4603      	mov	r3, r0
 800c4b0:	73fb      	strb	r3, [r7, #15]
      break;
 800c4b2:	e016      	b.n	800c4e2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c4ba:	4619      	mov	r1, r3
 800c4bc:	6878      	ldr	r0, [r7, #4]
 800c4be:	f000 fbaf 	bl	800cc20 <USBD_StdEPReq>
 800c4c2:	4603      	mov	r3, r0
 800c4c4:	73fb      	strb	r3, [r7, #15]
      break;
 800c4c6:	e00c      	b.n	800c4e2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c4ce:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c4d2:	b2db      	uxtb	r3, r3
 800c4d4:	4619      	mov	r1, r3
 800c4d6:	6878      	ldr	r0, [r7, #4]
 800c4d8:	f001 fdd2 	bl	800e080 <USBD_LL_StallEP>
 800c4dc:	4603      	mov	r3, r0
 800c4de:	73fb      	strb	r3, [r7, #15]
      break;
 800c4e0:	bf00      	nop
  }

  return ret;
 800c4e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	3710      	adds	r7, #16
 800c4e8:	46bd      	mov	sp, r7
 800c4ea:	bd80      	pop	{r7, pc}

0800c4ec <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c4ec:	b580      	push	{r7, lr}
 800c4ee:	b086      	sub	sp, #24
 800c4f0:	af00      	add	r7, sp, #0
 800c4f2:	60f8      	str	r0, [r7, #12]
 800c4f4:	460b      	mov	r3, r1
 800c4f6:	607a      	str	r2, [r7, #4]
 800c4f8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800c4fe:	7afb      	ldrb	r3, [r7, #11]
 800c500:	2b00      	cmp	r3, #0
 800c502:	d177      	bne.n	800c5f4 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800c50a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c512:	2b03      	cmp	r3, #3
 800c514:	f040 80a1 	bne.w	800c65a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800c518:	693b      	ldr	r3, [r7, #16]
 800c51a:	685b      	ldr	r3, [r3, #4]
 800c51c:	693a      	ldr	r2, [r7, #16]
 800c51e:	8992      	ldrh	r2, [r2, #12]
 800c520:	4293      	cmp	r3, r2
 800c522:	d91c      	bls.n	800c55e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800c524:	693b      	ldr	r3, [r7, #16]
 800c526:	685b      	ldr	r3, [r3, #4]
 800c528:	693a      	ldr	r2, [r7, #16]
 800c52a:	8992      	ldrh	r2, [r2, #12]
 800c52c:	1a9a      	subs	r2, r3, r2
 800c52e:	693b      	ldr	r3, [r7, #16]
 800c530:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800c532:	693b      	ldr	r3, [r7, #16]
 800c534:	691b      	ldr	r3, [r3, #16]
 800c536:	693a      	ldr	r2, [r7, #16]
 800c538:	8992      	ldrh	r2, [r2, #12]
 800c53a:	441a      	add	r2, r3
 800c53c:	693b      	ldr	r3, [r7, #16]
 800c53e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800c540:	693b      	ldr	r3, [r7, #16]
 800c542:	6919      	ldr	r1, [r3, #16]
 800c544:	693b      	ldr	r3, [r7, #16]
 800c546:	899b      	ldrh	r3, [r3, #12]
 800c548:	461a      	mov	r2, r3
 800c54a:	693b      	ldr	r3, [r7, #16]
 800c54c:	685b      	ldr	r3, [r3, #4]
 800c54e:	4293      	cmp	r3, r2
 800c550:	bf38      	it	cc
 800c552:	4613      	movcc	r3, r2
 800c554:	461a      	mov	r2, r3
 800c556:	68f8      	ldr	r0, [r7, #12]
 800c558:	f001 f940 	bl	800d7dc <USBD_CtlContinueRx>
 800c55c:	e07d      	b.n	800c65a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c564:	f003 031f 	and.w	r3, r3, #31
 800c568:	2b02      	cmp	r3, #2
 800c56a:	d014      	beq.n	800c596 <USBD_LL_DataOutStage+0xaa>
 800c56c:	2b02      	cmp	r3, #2
 800c56e:	d81d      	bhi.n	800c5ac <USBD_LL_DataOutStage+0xc0>
 800c570:	2b00      	cmp	r3, #0
 800c572:	d002      	beq.n	800c57a <USBD_LL_DataOutStage+0x8e>
 800c574:	2b01      	cmp	r3, #1
 800c576:	d003      	beq.n	800c580 <USBD_LL_DataOutStage+0x94>
 800c578:	e018      	b.n	800c5ac <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800c57a:	2300      	movs	r3, #0
 800c57c:	75bb      	strb	r3, [r7, #22]
            break;
 800c57e:	e018      	b.n	800c5b2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800c586:	b2db      	uxtb	r3, r3
 800c588:	4619      	mov	r1, r3
 800c58a:	68f8      	ldr	r0, [r7, #12]
 800c58c:	f000 f9dc 	bl	800c948 <USBD_CoreFindIF>
 800c590:	4603      	mov	r3, r0
 800c592:	75bb      	strb	r3, [r7, #22]
            break;
 800c594:	e00d      	b.n	800c5b2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800c59c:	b2db      	uxtb	r3, r3
 800c59e:	4619      	mov	r1, r3
 800c5a0:	68f8      	ldr	r0, [r7, #12]
 800c5a2:	f000 f9de 	bl	800c962 <USBD_CoreFindEP>
 800c5a6:	4603      	mov	r3, r0
 800c5a8:	75bb      	strb	r3, [r7, #22]
            break;
 800c5aa:	e002      	b.n	800c5b2 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	75bb      	strb	r3, [r7, #22]
            break;
 800c5b0:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800c5b2:	7dbb      	ldrb	r3, [r7, #22]
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d119      	bne.n	800c5ec <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c5be:	b2db      	uxtb	r3, r3
 800c5c0:	2b03      	cmp	r3, #3
 800c5c2:	d113      	bne.n	800c5ec <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800c5c4:	7dba      	ldrb	r2, [r7, #22]
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	32ae      	adds	r2, #174	@ 0xae
 800c5ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5ce:	691b      	ldr	r3, [r3, #16]
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d00b      	beq.n	800c5ec <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800c5d4:	7dba      	ldrb	r2, [r7, #22]
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800c5dc:	7dba      	ldrb	r2, [r7, #22]
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	32ae      	adds	r2, #174	@ 0xae
 800c5e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5e6:	691b      	ldr	r3, [r3, #16]
 800c5e8:	68f8      	ldr	r0, [r7, #12]
 800c5ea:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800c5ec:	68f8      	ldr	r0, [r7, #12]
 800c5ee:	f001 f906 	bl	800d7fe <USBD_CtlSendStatus>
 800c5f2:	e032      	b.n	800c65a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800c5f4:	7afb      	ldrb	r3, [r7, #11]
 800c5f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c5fa:	b2db      	uxtb	r3, r3
 800c5fc:	4619      	mov	r1, r3
 800c5fe:	68f8      	ldr	r0, [r7, #12]
 800c600:	f000 f9af 	bl	800c962 <USBD_CoreFindEP>
 800c604:	4603      	mov	r3, r0
 800c606:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c608:	7dbb      	ldrb	r3, [r7, #22]
 800c60a:	2bff      	cmp	r3, #255	@ 0xff
 800c60c:	d025      	beq.n	800c65a <USBD_LL_DataOutStage+0x16e>
 800c60e:	7dbb      	ldrb	r3, [r7, #22]
 800c610:	2b00      	cmp	r3, #0
 800c612:	d122      	bne.n	800c65a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c61a:	b2db      	uxtb	r3, r3
 800c61c:	2b03      	cmp	r3, #3
 800c61e:	d117      	bne.n	800c650 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800c620:	7dba      	ldrb	r2, [r7, #22]
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	32ae      	adds	r2, #174	@ 0xae
 800c626:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c62a:	699b      	ldr	r3, [r3, #24]
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d00f      	beq.n	800c650 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800c630:	7dba      	ldrb	r2, [r7, #22]
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800c638:	7dba      	ldrb	r2, [r7, #22]
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	32ae      	adds	r2, #174	@ 0xae
 800c63e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c642:	699b      	ldr	r3, [r3, #24]
 800c644:	7afa      	ldrb	r2, [r7, #11]
 800c646:	4611      	mov	r1, r2
 800c648:	68f8      	ldr	r0, [r7, #12]
 800c64a:	4798      	blx	r3
 800c64c:	4603      	mov	r3, r0
 800c64e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800c650:	7dfb      	ldrb	r3, [r7, #23]
 800c652:	2b00      	cmp	r3, #0
 800c654:	d001      	beq.n	800c65a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800c656:	7dfb      	ldrb	r3, [r7, #23]
 800c658:	e000      	b.n	800c65c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800c65a:	2300      	movs	r3, #0
}
 800c65c:	4618      	mov	r0, r3
 800c65e:	3718      	adds	r7, #24
 800c660:	46bd      	mov	sp, r7
 800c662:	bd80      	pop	{r7, pc}

0800c664 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c664:	b580      	push	{r7, lr}
 800c666:	b086      	sub	sp, #24
 800c668:	af00      	add	r7, sp, #0
 800c66a:	60f8      	str	r0, [r7, #12]
 800c66c:	460b      	mov	r3, r1
 800c66e:	607a      	str	r2, [r7, #4]
 800c670:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800c672:	7afb      	ldrb	r3, [r7, #11]
 800c674:	2b00      	cmp	r3, #0
 800c676:	d178      	bne.n	800c76a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	3314      	adds	r3, #20
 800c67c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c684:	2b02      	cmp	r3, #2
 800c686:	d163      	bne.n	800c750 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800c688:	693b      	ldr	r3, [r7, #16]
 800c68a:	685b      	ldr	r3, [r3, #4]
 800c68c:	693a      	ldr	r2, [r7, #16]
 800c68e:	8992      	ldrh	r2, [r2, #12]
 800c690:	4293      	cmp	r3, r2
 800c692:	d91c      	bls.n	800c6ce <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800c694:	693b      	ldr	r3, [r7, #16]
 800c696:	685b      	ldr	r3, [r3, #4]
 800c698:	693a      	ldr	r2, [r7, #16]
 800c69a:	8992      	ldrh	r2, [r2, #12]
 800c69c:	1a9a      	subs	r2, r3, r2
 800c69e:	693b      	ldr	r3, [r7, #16]
 800c6a0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800c6a2:	693b      	ldr	r3, [r7, #16]
 800c6a4:	691b      	ldr	r3, [r3, #16]
 800c6a6:	693a      	ldr	r2, [r7, #16]
 800c6a8:	8992      	ldrh	r2, [r2, #12]
 800c6aa:	441a      	add	r2, r3
 800c6ac:	693b      	ldr	r3, [r7, #16]
 800c6ae:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800c6b0:	693b      	ldr	r3, [r7, #16]
 800c6b2:	6919      	ldr	r1, [r3, #16]
 800c6b4:	693b      	ldr	r3, [r7, #16]
 800c6b6:	685b      	ldr	r3, [r3, #4]
 800c6b8:	461a      	mov	r2, r3
 800c6ba:	68f8      	ldr	r0, [r7, #12]
 800c6bc:	f001 f85c 	bl	800d778 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c6c0:	2300      	movs	r3, #0
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	2100      	movs	r1, #0
 800c6c6:	68f8      	ldr	r0, [r7, #12]
 800c6c8:	f001 fde0 	bl	800e28c <USBD_LL_PrepareReceive>
 800c6cc:	e040      	b.n	800c750 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c6ce:	693b      	ldr	r3, [r7, #16]
 800c6d0:	899b      	ldrh	r3, [r3, #12]
 800c6d2:	461a      	mov	r2, r3
 800c6d4:	693b      	ldr	r3, [r7, #16]
 800c6d6:	685b      	ldr	r3, [r3, #4]
 800c6d8:	429a      	cmp	r2, r3
 800c6da:	d11c      	bne.n	800c716 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800c6dc:	693b      	ldr	r3, [r7, #16]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	693a      	ldr	r2, [r7, #16]
 800c6e2:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c6e4:	4293      	cmp	r3, r2
 800c6e6:	d316      	bcc.n	800c716 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800c6e8:	693b      	ldr	r3, [r7, #16]
 800c6ea:	681a      	ldr	r2, [r3, #0]
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c6f2:	429a      	cmp	r2, r3
 800c6f4:	d20f      	bcs.n	800c716 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c6f6:	2200      	movs	r2, #0
 800c6f8:	2100      	movs	r1, #0
 800c6fa:	68f8      	ldr	r0, [r7, #12]
 800c6fc:	f001 f83c 	bl	800d778 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	2200      	movs	r2, #0
 800c704:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c708:	2300      	movs	r3, #0
 800c70a:	2200      	movs	r2, #0
 800c70c:	2100      	movs	r1, #0
 800c70e:	68f8      	ldr	r0, [r7, #12]
 800c710:	f001 fdbc 	bl	800e28c <USBD_LL_PrepareReceive>
 800c714:	e01c      	b.n	800c750 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c71c:	b2db      	uxtb	r3, r3
 800c71e:	2b03      	cmp	r3, #3
 800c720:	d10f      	bne.n	800c742 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c728:	68db      	ldr	r3, [r3, #12]
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d009      	beq.n	800c742 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	2200      	movs	r2, #0
 800c732:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c73c:	68db      	ldr	r3, [r3, #12]
 800c73e:	68f8      	ldr	r0, [r7, #12]
 800c740:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c742:	2180      	movs	r1, #128	@ 0x80
 800c744:	68f8      	ldr	r0, [r7, #12]
 800c746:	f001 fc9b 	bl	800e080 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c74a:	68f8      	ldr	r0, [r7, #12]
 800c74c:	f001 f86a 	bl	800d824 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800c756:	2b00      	cmp	r3, #0
 800c758:	d03a      	beq.n	800c7d0 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800c75a:	68f8      	ldr	r0, [r7, #12]
 800c75c:	f7ff fe30 	bl	800c3c0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	2200      	movs	r2, #0
 800c764:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800c768:	e032      	b.n	800c7d0 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800c76a:	7afb      	ldrb	r3, [r7, #11]
 800c76c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c770:	b2db      	uxtb	r3, r3
 800c772:	4619      	mov	r1, r3
 800c774:	68f8      	ldr	r0, [r7, #12]
 800c776:	f000 f8f4 	bl	800c962 <USBD_CoreFindEP>
 800c77a:	4603      	mov	r3, r0
 800c77c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c77e:	7dfb      	ldrb	r3, [r7, #23]
 800c780:	2bff      	cmp	r3, #255	@ 0xff
 800c782:	d025      	beq.n	800c7d0 <USBD_LL_DataInStage+0x16c>
 800c784:	7dfb      	ldrb	r3, [r7, #23]
 800c786:	2b00      	cmp	r3, #0
 800c788:	d122      	bne.n	800c7d0 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c790:	b2db      	uxtb	r3, r3
 800c792:	2b03      	cmp	r3, #3
 800c794:	d11c      	bne.n	800c7d0 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800c796:	7dfa      	ldrb	r2, [r7, #23]
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	32ae      	adds	r2, #174	@ 0xae
 800c79c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7a0:	695b      	ldr	r3, [r3, #20]
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d014      	beq.n	800c7d0 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800c7a6:	7dfa      	ldrb	r2, [r7, #23]
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800c7ae:	7dfa      	ldrb	r2, [r7, #23]
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	32ae      	adds	r2, #174	@ 0xae
 800c7b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7b8:	695b      	ldr	r3, [r3, #20]
 800c7ba:	7afa      	ldrb	r2, [r7, #11]
 800c7bc:	4611      	mov	r1, r2
 800c7be:	68f8      	ldr	r0, [r7, #12]
 800c7c0:	4798      	blx	r3
 800c7c2:	4603      	mov	r3, r0
 800c7c4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800c7c6:	7dbb      	ldrb	r3, [r7, #22]
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d001      	beq.n	800c7d0 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800c7cc:	7dbb      	ldrb	r3, [r7, #22]
 800c7ce:	e000      	b.n	800c7d2 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800c7d0:	2300      	movs	r3, #0
}
 800c7d2:	4618      	mov	r0, r3
 800c7d4:	3718      	adds	r7, #24
 800c7d6:	46bd      	mov	sp, r7
 800c7d8:	bd80      	pop	{r7, pc}

0800c7da <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c7da:	b580      	push	{r7, lr}
 800c7dc:	b084      	sub	sp, #16
 800c7de:	af00      	add	r7, sp, #0
 800c7e0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800c7e2:	2300      	movs	r3, #0
 800c7e4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	2201      	movs	r2, #1
 800c7ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	2200      	movs	r2, #0
 800c7f2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	2200      	movs	r2, #0
 800c7fa:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	2200      	movs	r2, #0
 800c800:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	2200      	movs	r2, #0
 800c808:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c812:	2b00      	cmp	r3, #0
 800c814:	d014      	beq.n	800c840 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c81c:	685b      	ldr	r3, [r3, #4]
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d00e      	beq.n	800c840 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c828:	685b      	ldr	r3, [r3, #4]
 800c82a:	687a      	ldr	r2, [r7, #4]
 800c82c:	6852      	ldr	r2, [r2, #4]
 800c82e:	b2d2      	uxtb	r2, r2
 800c830:	4611      	mov	r1, r2
 800c832:	6878      	ldr	r0, [r7, #4]
 800c834:	4798      	blx	r3
 800c836:	4603      	mov	r3, r0
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d001      	beq.n	800c840 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800c83c:	2303      	movs	r3, #3
 800c83e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c840:	2340      	movs	r3, #64	@ 0x40
 800c842:	2200      	movs	r2, #0
 800c844:	2100      	movs	r1, #0
 800c846:	6878      	ldr	r0, [r7, #4]
 800c848:	f001 fba6 	bl	800df98 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	2201      	movs	r2, #1
 800c850:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	2240      	movs	r2, #64	@ 0x40
 800c858:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c85c:	2340      	movs	r3, #64	@ 0x40
 800c85e:	2200      	movs	r2, #0
 800c860:	2180      	movs	r1, #128	@ 0x80
 800c862:	6878      	ldr	r0, [r7, #4]
 800c864:	f001 fb98 	bl	800df98 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	2201      	movs	r2, #1
 800c86c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	2240      	movs	r2, #64	@ 0x40
 800c874:	841a      	strh	r2, [r3, #32]

  return ret;
 800c876:	7bfb      	ldrb	r3, [r7, #15]
}
 800c878:	4618      	mov	r0, r3
 800c87a:	3710      	adds	r7, #16
 800c87c:	46bd      	mov	sp, r7
 800c87e:	bd80      	pop	{r7, pc}

0800c880 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c880:	b480      	push	{r7}
 800c882:	b083      	sub	sp, #12
 800c884:	af00      	add	r7, sp, #0
 800c886:	6078      	str	r0, [r7, #4]
 800c888:	460b      	mov	r3, r1
 800c88a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	78fa      	ldrb	r2, [r7, #3]
 800c890:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c892:	2300      	movs	r3, #0
}
 800c894:	4618      	mov	r0, r3
 800c896:	370c      	adds	r7, #12
 800c898:	46bd      	mov	sp, r7
 800c89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c89e:	4770      	bx	lr

0800c8a0 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c8a0:	b480      	push	{r7}
 800c8a2:	b083      	sub	sp, #12
 800c8a4:	af00      	add	r7, sp, #0
 800c8a6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c8ae:	b2db      	uxtb	r3, r3
 800c8b0:	2b04      	cmp	r3, #4
 800c8b2:	d006      	beq.n	800c8c2 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c8ba:	b2da      	uxtb	r2, r3
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	2204      	movs	r2, #4
 800c8c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800c8ca:	2300      	movs	r3, #0
}
 800c8cc:	4618      	mov	r0, r3
 800c8ce:	370c      	adds	r7, #12
 800c8d0:	46bd      	mov	sp, r7
 800c8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d6:	4770      	bx	lr

0800c8d8 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c8d8:	b480      	push	{r7}
 800c8da:	b083      	sub	sp, #12
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c8e6:	b2db      	uxtb	r3, r3
 800c8e8:	2b04      	cmp	r3, #4
 800c8ea:	d106      	bne.n	800c8fa <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800c8f2:	b2da      	uxtb	r2, r3
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800c8fa:	2300      	movs	r3, #0
}
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	370c      	adds	r7, #12
 800c900:	46bd      	mov	sp, r7
 800c902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c906:	4770      	bx	lr

0800c908 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c908:	b580      	push	{r7, lr}
 800c90a:	b082      	sub	sp, #8
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c916:	b2db      	uxtb	r3, r3
 800c918:	2b03      	cmp	r3, #3
 800c91a:	d110      	bne.n	800c93e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c922:	2b00      	cmp	r3, #0
 800c924:	d00b      	beq.n	800c93e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c92c:	69db      	ldr	r3, [r3, #28]
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d005      	beq.n	800c93e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c938:	69db      	ldr	r3, [r3, #28]
 800c93a:	6878      	ldr	r0, [r7, #4]
 800c93c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800c93e:	2300      	movs	r3, #0
}
 800c940:	4618      	mov	r0, r3
 800c942:	3708      	adds	r7, #8
 800c944:	46bd      	mov	sp, r7
 800c946:	bd80      	pop	{r7, pc}

0800c948 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c948:	b480      	push	{r7}
 800c94a:	b083      	sub	sp, #12
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
 800c950:	460b      	mov	r3, r1
 800c952:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c954:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c956:	4618      	mov	r0, r3
 800c958:	370c      	adds	r7, #12
 800c95a:	46bd      	mov	sp, r7
 800c95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c960:	4770      	bx	lr

0800c962 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c962:	b480      	push	{r7}
 800c964:	b083      	sub	sp, #12
 800c966:	af00      	add	r7, sp, #0
 800c968:	6078      	str	r0, [r7, #4]
 800c96a:	460b      	mov	r3, r1
 800c96c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c96e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c970:	4618      	mov	r0, r3
 800c972:	370c      	adds	r7, #12
 800c974:	46bd      	mov	sp, r7
 800c976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c97a:	4770      	bx	lr

0800c97c <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800c97c:	b580      	push	{r7, lr}
 800c97e:	b086      	sub	sp, #24
 800c980:	af00      	add	r7, sp, #0
 800c982:	6078      	str	r0, [r7, #4]
 800c984:	460b      	mov	r3, r1
 800c986:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800c990:	2300      	movs	r3, #0
 800c992:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	885b      	ldrh	r3, [r3, #2]
 800c998:	b29b      	uxth	r3, r3
 800c99a:	68fa      	ldr	r2, [r7, #12]
 800c99c:	7812      	ldrb	r2, [r2, #0]
 800c99e:	4293      	cmp	r3, r2
 800c9a0:	d91f      	bls.n	800c9e2 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	781b      	ldrb	r3, [r3, #0]
 800c9a6:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800c9a8:	e013      	b.n	800c9d2 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800c9aa:	f107 030a 	add.w	r3, r7, #10
 800c9ae:	4619      	mov	r1, r3
 800c9b0:	6978      	ldr	r0, [r7, #20]
 800c9b2:	f000 f81b 	bl	800c9ec <USBD_GetNextDesc>
 800c9b6:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c9b8:	697b      	ldr	r3, [r7, #20]
 800c9ba:	785b      	ldrb	r3, [r3, #1]
 800c9bc:	2b05      	cmp	r3, #5
 800c9be:	d108      	bne.n	800c9d2 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800c9c0:	697b      	ldr	r3, [r7, #20]
 800c9c2:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800c9c4:	693b      	ldr	r3, [r7, #16]
 800c9c6:	789b      	ldrb	r3, [r3, #2]
 800c9c8:	78fa      	ldrb	r2, [r7, #3]
 800c9ca:	429a      	cmp	r2, r3
 800c9cc:	d008      	beq.n	800c9e0 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	885b      	ldrh	r3, [r3, #2]
 800c9d6:	b29a      	uxth	r2, r3
 800c9d8:	897b      	ldrh	r3, [r7, #10]
 800c9da:	429a      	cmp	r2, r3
 800c9dc:	d8e5      	bhi.n	800c9aa <USBD_GetEpDesc+0x2e>
 800c9de:	e000      	b.n	800c9e2 <USBD_GetEpDesc+0x66>
          break;
 800c9e0:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800c9e2:	693b      	ldr	r3, [r7, #16]
}
 800c9e4:	4618      	mov	r0, r3
 800c9e6:	3718      	adds	r7, #24
 800c9e8:	46bd      	mov	sp, r7
 800c9ea:	bd80      	pop	{r7, pc}

0800c9ec <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c9ec:	b480      	push	{r7}
 800c9ee:	b085      	sub	sp, #20
 800c9f0:	af00      	add	r7, sp, #0
 800c9f2:	6078      	str	r0, [r7, #4]
 800c9f4:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800c9fa:	683b      	ldr	r3, [r7, #0]
 800c9fc:	881b      	ldrh	r3, [r3, #0]
 800c9fe:	68fa      	ldr	r2, [r7, #12]
 800ca00:	7812      	ldrb	r2, [r2, #0]
 800ca02:	4413      	add	r3, r2
 800ca04:	b29a      	uxth	r2, r3
 800ca06:	683b      	ldr	r3, [r7, #0]
 800ca08:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	781b      	ldrb	r3, [r3, #0]
 800ca0e:	461a      	mov	r2, r3
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	4413      	add	r3, r2
 800ca14:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800ca16:	68fb      	ldr	r3, [r7, #12]
}
 800ca18:	4618      	mov	r0, r3
 800ca1a:	3714      	adds	r7, #20
 800ca1c:	46bd      	mov	sp, r7
 800ca1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca22:	4770      	bx	lr

0800ca24 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ca24:	b480      	push	{r7}
 800ca26:	b087      	sub	sp, #28
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ca30:	697b      	ldr	r3, [r7, #20]
 800ca32:	781b      	ldrb	r3, [r3, #0]
 800ca34:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ca36:	697b      	ldr	r3, [r7, #20]
 800ca38:	3301      	adds	r3, #1
 800ca3a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ca3c:	697b      	ldr	r3, [r7, #20]
 800ca3e:	781b      	ldrb	r3, [r3, #0]
 800ca40:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ca42:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800ca46:	021b      	lsls	r3, r3, #8
 800ca48:	b21a      	sxth	r2, r3
 800ca4a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ca4e:	4313      	orrs	r3, r2
 800ca50:	b21b      	sxth	r3, r3
 800ca52:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ca54:	89fb      	ldrh	r3, [r7, #14]
}
 800ca56:	4618      	mov	r0, r3
 800ca58:	371c      	adds	r7, #28
 800ca5a:	46bd      	mov	sp, r7
 800ca5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca60:	4770      	bx	lr
	...

0800ca64 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ca64:	b580      	push	{r7, lr}
 800ca66:	b084      	sub	sp, #16
 800ca68:	af00      	add	r7, sp, #0
 800ca6a:	6078      	str	r0, [r7, #4]
 800ca6c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ca6e:	2300      	movs	r3, #0
 800ca70:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ca72:	683b      	ldr	r3, [r7, #0]
 800ca74:	781b      	ldrb	r3, [r3, #0]
 800ca76:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ca7a:	2b40      	cmp	r3, #64	@ 0x40
 800ca7c:	d005      	beq.n	800ca8a <USBD_StdDevReq+0x26>
 800ca7e:	2b40      	cmp	r3, #64	@ 0x40
 800ca80:	d857      	bhi.n	800cb32 <USBD_StdDevReq+0xce>
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d00f      	beq.n	800caa6 <USBD_StdDevReq+0x42>
 800ca86:	2b20      	cmp	r3, #32
 800ca88:	d153      	bne.n	800cb32 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	32ae      	adds	r2, #174	@ 0xae
 800ca94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca98:	689b      	ldr	r3, [r3, #8]
 800ca9a:	6839      	ldr	r1, [r7, #0]
 800ca9c:	6878      	ldr	r0, [r7, #4]
 800ca9e:	4798      	blx	r3
 800caa0:	4603      	mov	r3, r0
 800caa2:	73fb      	strb	r3, [r7, #15]
      break;
 800caa4:	e04a      	b.n	800cb3c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800caa6:	683b      	ldr	r3, [r7, #0]
 800caa8:	785b      	ldrb	r3, [r3, #1]
 800caaa:	2b09      	cmp	r3, #9
 800caac:	d83b      	bhi.n	800cb26 <USBD_StdDevReq+0xc2>
 800caae:	a201      	add	r2, pc, #4	@ (adr r2, 800cab4 <USBD_StdDevReq+0x50>)
 800cab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cab4:	0800cb09 	.word	0x0800cb09
 800cab8:	0800cb1d 	.word	0x0800cb1d
 800cabc:	0800cb27 	.word	0x0800cb27
 800cac0:	0800cb13 	.word	0x0800cb13
 800cac4:	0800cb27 	.word	0x0800cb27
 800cac8:	0800cae7 	.word	0x0800cae7
 800cacc:	0800cadd 	.word	0x0800cadd
 800cad0:	0800cb27 	.word	0x0800cb27
 800cad4:	0800caff 	.word	0x0800caff
 800cad8:	0800caf1 	.word	0x0800caf1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800cadc:	6839      	ldr	r1, [r7, #0]
 800cade:	6878      	ldr	r0, [r7, #4]
 800cae0:	f000 fa3e 	bl	800cf60 <USBD_GetDescriptor>
          break;
 800cae4:	e024      	b.n	800cb30 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800cae6:	6839      	ldr	r1, [r7, #0]
 800cae8:	6878      	ldr	r0, [r7, #4]
 800caea:	f000 fbcd 	bl	800d288 <USBD_SetAddress>
          break;
 800caee:	e01f      	b.n	800cb30 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800caf0:	6839      	ldr	r1, [r7, #0]
 800caf2:	6878      	ldr	r0, [r7, #4]
 800caf4:	f000 fc0c 	bl	800d310 <USBD_SetConfig>
 800caf8:	4603      	mov	r3, r0
 800cafa:	73fb      	strb	r3, [r7, #15]
          break;
 800cafc:	e018      	b.n	800cb30 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800cafe:	6839      	ldr	r1, [r7, #0]
 800cb00:	6878      	ldr	r0, [r7, #4]
 800cb02:	f000 fcaf 	bl	800d464 <USBD_GetConfig>
          break;
 800cb06:	e013      	b.n	800cb30 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800cb08:	6839      	ldr	r1, [r7, #0]
 800cb0a:	6878      	ldr	r0, [r7, #4]
 800cb0c:	f000 fce0 	bl	800d4d0 <USBD_GetStatus>
          break;
 800cb10:	e00e      	b.n	800cb30 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800cb12:	6839      	ldr	r1, [r7, #0]
 800cb14:	6878      	ldr	r0, [r7, #4]
 800cb16:	f000 fd0f 	bl	800d538 <USBD_SetFeature>
          break;
 800cb1a:	e009      	b.n	800cb30 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800cb1c:	6839      	ldr	r1, [r7, #0]
 800cb1e:	6878      	ldr	r0, [r7, #4]
 800cb20:	f000 fd33 	bl	800d58a <USBD_ClrFeature>
          break;
 800cb24:	e004      	b.n	800cb30 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800cb26:	6839      	ldr	r1, [r7, #0]
 800cb28:	6878      	ldr	r0, [r7, #4]
 800cb2a:	f000 fd8a 	bl	800d642 <USBD_CtlError>
          break;
 800cb2e:	bf00      	nop
      }
      break;
 800cb30:	e004      	b.n	800cb3c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800cb32:	6839      	ldr	r1, [r7, #0]
 800cb34:	6878      	ldr	r0, [r7, #4]
 800cb36:	f000 fd84 	bl	800d642 <USBD_CtlError>
      break;
 800cb3a:	bf00      	nop
  }

  return ret;
 800cb3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb3e:	4618      	mov	r0, r3
 800cb40:	3710      	adds	r7, #16
 800cb42:	46bd      	mov	sp, r7
 800cb44:	bd80      	pop	{r7, pc}
 800cb46:	bf00      	nop

0800cb48 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb48:	b580      	push	{r7, lr}
 800cb4a:	b084      	sub	sp, #16
 800cb4c:	af00      	add	r7, sp, #0
 800cb4e:	6078      	str	r0, [r7, #4]
 800cb50:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cb52:	2300      	movs	r3, #0
 800cb54:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cb56:	683b      	ldr	r3, [r7, #0]
 800cb58:	781b      	ldrb	r3, [r3, #0]
 800cb5a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cb5e:	2b40      	cmp	r3, #64	@ 0x40
 800cb60:	d005      	beq.n	800cb6e <USBD_StdItfReq+0x26>
 800cb62:	2b40      	cmp	r3, #64	@ 0x40
 800cb64:	d852      	bhi.n	800cc0c <USBD_StdItfReq+0xc4>
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d001      	beq.n	800cb6e <USBD_StdItfReq+0x26>
 800cb6a:	2b20      	cmp	r3, #32
 800cb6c:	d14e      	bne.n	800cc0c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cb74:	b2db      	uxtb	r3, r3
 800cb76:	3b01      	subs	r3, #1
 800cb78:	2b02      	cmp	r3, #2
 800cb7a:	d840      	bhi.n	800cbfe <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800cb7c:	683b      	ldr	r3, [r7, #0]
 800cb7e:	889b      	ldrh	r3, [r3, #4]
 800cb80:	b2db      	uxtb	r3, r3
 800cb82:	2b01      	cmp	r3, #1
 800cb84:	d836      	bhi.n	800cbf4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800cb86:	683b      	ldr	r3, [r7, #0]
 800cb88:	889b      	ldrh	r3, [r3, #4]
 800cb8a:	b2db      	uxtb	r3, r3
 800cb8c:	4619      	mov	r1, r3
 800cb8e:	6878      	ldr	r0, [r7, #4]
 800cb90:	f7ff feda 	bl	800c948 <USBD_CoreFindIF>
 800cb94:	4603      	mov	r3, r0
 800cb96:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cb98:	7bbb      	ldrb	r3, [r7, #14]
 800cb9a:	2bff      	cmp	r3, #255	@ 0xff
 800cb9c:	d01d      	beq.n	800cbda <USBD_StdItfReq+0x92>
 800cb9e:	7bbb      	ldrb	r3, [r7, #14]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d11a      	bne.n	800cbda <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800cba4:	7bba      	ldrb	r2, [r7, #14]
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	32ae      	adds	r2, #174	@ 0xae
 800cbaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbae:	689b      	ldr	r3, [r3, #8]
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d00f      	beq.n	800cbd4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800cbb4:	7bba      	ldrb	r2, [r7, #14]
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800cbbc:	7bba      	ldrb	r2, [r7, #14]
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	32ae      	adds	r2, #174	@ 0xae
 800cbc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbc6:	689b      	ldr	r3, [r3, #8]
 800cbc8:	6839      	ldr	r1, [r7, #0]
 800cbca:	6878      	ldr	r0, [r7, #4]
 800cbcc:	4798      	blx	r3
 800cbce:	4603      	mov	r3, r0
 800cbd0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800cbd2:	e004      	b.n	800cbde <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800cbd4:	2303      	movs	r3, #3
 800cbd6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800cbd8:	e001      	b.n	800cbde <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800cbda:	2303      	movs	r3, #3
 800cbdc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800cbde:	683b      	ldr	r3, [r7, #0]
 800cbe0:	88db      	ldrh	r3, [r3, #6]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d110      	bne.n	800cc08 <USBD_StdItfReq+0xc0>
 800cbe6:	7bfb      	ldrb	r3, [r7, #15]
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d10d      	bne.n	800cc08 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800cbec:	6878      	ldr	r0, [r7, #4]
 800cbee:	f000 fe06 	bl	800d7fe <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800cbf2:	e009      	b.n	800cc08 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800cbf4:	6839      	ldr	r1, [r7, #0]
 800cbf6:	6878      	ldr	r0, [r7, #4]
 800cbf8:	f000 fd23 	bl	800d642 <USBD_CtlError>
          break;
 800cbfc:	e004      	b.n	800cc08 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800cbfe:	6839      	ldr	r1, [r7, #0]
 800cc00:	6878      	ldr	r0, [r7, #4]
 800cc02:	f000 fd1e 	bl	800d642 <USBD_CtlError>
          break;
 800cc06:	e000      	b.n	800cc0a <USBD_StdItfReq+0xc2>
          break;
 800cc08:	bf00      	nop
      }
      break;
 800cc0a:	e004      	b.n	800cc16 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800cc0c:	6839      	ldr	r1, [r7, #0]
 800cc0e:	6878      	ldr	r0, [r7, #4]
 800cc10:	f000 fd17 	bl	800d642 <USBD_CtlError>
      break;
 800cc14:	bf00      	nop
  }

  return ret;
 800cc16:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc18:	4618      	mov	r0, r3
 800cc1a:	3710      	adds	r7, #16
 800cc1c:	46bd      	mov	sp, r7
 800cc1e:	bd80      	pop	{r7, pc}

0800cc20 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cc20:	b580      	push	{r7, lr}
 800cc22:	b084      	sub	sp, #16
 800cc24:	af00      	add	r7, sp, #0
 800cc26:	6078      	str	r0, [r7, #4]
 800cc28:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800cc2e:	683b      	ldr	r3, [r7, #0]
 800cc30:	889b      	ldrh	r3, [r3, #4]
 800cc32:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cc34:	683b      	ldr	r3, [r7, #0]
 800cc36:	781b      	ldrb	r3, [r3, #0]
 800cc38:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cc3c:	2b40      	cmp	r3, #64	@ 0x40
 800cc3e:	d007      	beq.n	800cc50 <USBD_StdEPReq+0x30>
 800cc40:	2b40      	cmp	r3, #64	@ 0x40
 800cc42:	f200 8181 	bhi.w	800cf48 <USBD_StdEPReq+0x328>
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d02a      	beq.n	800cca0 <USBD_StdEPReq+0x80>
 800cc4a:	2b20      	cmp	r3, #32
 800cc4c:	f040 817c 	bne.w	800cf48 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800cc50:	7bbb      	ldrb	r3, [r7, #14]
 800cc52:	4619      	mov	r1, r3
 800cc54:	6878      	ldr	r0, [r7, #4]
 800cc56:	f7ff fe84 	bl	800c962 <USBD_CoreFindEP>
 800cc5a:	4603      	mov	r3, r0
 800cc5c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cc5e:	7b7b      	ldrb	r3, [r7, #13]
 800cc60:	2bff      	cmp	r3, #255	@ 0xff
 800cc62:	f000 8176 	beq.w	800cf52 <USBD_StdEPReq+0x332>
 800cc66:	7b7b      	ldrb	r3, [r7, #13]
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	f040 8172 	bne.w	800cf52 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800cc6e:	7b7a      	ldrb	r2, [r7, #13]
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800cc76:	7b7a      	ldrb	r2, [r7, #13]
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	32ae      	adds	r2, #174	@ 0xae
 800cc7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc80:	689b      	ldr	r3, [r3, #8]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	f000 8165 	beq.w	800cf52 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800cc88:	7b7a      	ldrb	r2, [r7, #13]
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	32ae      	adds	r2, #174	@ 0xae
 800cc8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc92:	689b      	ldr	r3, [r3, #8]
 800cc94:	6839      	ldr	r1, [r7, #0]
 800cc96:	6878      	ldr	r0, [r7, #4]
 800cc98:	4798      	blx	r3
 800cc9a:	4603      	mov	r3, r0
 800cc9c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800cc9e:	e158      	b.n	800cf52 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cca0:	683b      	ldr	r3, [r7, #0]
 800cca2:	785b      	ldrb	r3, [r3, #1]
 800cca4:	2b03      	cmp	r3, #3
 800cca6:	d008      	beq.n	800ccba <USBD_StdEPReq+0x9a>
 800cca8:	2b03      	cmp	r3, #3
 800ccaa:	f300 8147 	bgt.w	800cf3c <USBD_StdEPReq+0x31c>
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	f000 809b 	beq.w	800cdea <USBD_StdEPReq+0x1ca>
 800ccb4:	2b01      	cmp	r3, #1
 800ccb6:	d03c      	beq.n	800cd32 <USBD_StdEPReq+0x112>
 800ccb8:	e140      	b.n	800cf3c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ccc0:	b2db      	uxtb	r3, r3
 800ccc2:	2b02      	cmp	r3, #2
 800ccc4:	d002      	beq.n	800cccc <USBD_StdEPReq+0xac>
 800ccc6:	2b03      	cmp	r3, #3
 800ccc8:	d016      	beq.n	800ccf8 <USBD_StdEPReq+0xd8>
 800ccca:	e02c      	b.n	800cd26 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cccc:	7bbb      	ldrb	r3, [r7, #14]
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d00d      	beq.n	800ccee <USBD_StdEPReq+0xce>
 800ccd2:	7bbb      	ldrb	r3, [r7, #14]
 800ccd4:	2b80      	cmp	r3, #128	@ 0x80
 800ccd6:	d00a      	beq.n	800ccee <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ccd8:	7bbb      	ldrb	r3, [r7, #14]
 800ccda:	4619      	mov	r1, r3
 800ccdc:	6878      	ldr	r0, [r7, #4]
 800ccde:	f001 f9cf 	bl	800e080 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cce2:	2180      	movs	r1, #128	@ 0x80
 800cce4:	6878      	ldr	r0, [r7, #4]
 800cce6:	f001 f9cb 	bl	800e080 <USBD_LL_StallEP>
 800ccea:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ccec:	e020      	b.n	800cd30 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800ccee:	6839      	ldr	r1, [r7, #0]
 800ccf0:	6878      	ldr	r0, [r7, #4]
 800ccf2:	f000 fca6 	bl	800d642 <USBD_CtlError>
              break;
 800ccf6:	e01b      	b.n	800cd30 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ccf8:	683b      	ldr	r3, [r7, #0]
 800ccfa:	885b      	ldrh	r3, [r3, #2]
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d10e      	bne.n	800cd1e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800cd00:	7bbb      	ldrb	r3, [r7, #14]
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d00b      	beq.n	800cd1e <USBD_StdEPReq+0xfe>
 800cd06:	7bbb      	ldrb	r3, [r7, #14]
 800cd08:	2b80      	cmp	r3, #128	@ 0x80
 800cd0a:	d008      	beq.n	800cd1e <USBD_StdEPReq+0xfe>
 800cd0c:	683b      	ldr	r3, [r7, #0]
 800cd0e:	88db      	ldrh	r3, [r3, #6]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d104      	bne.n	800cd1e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800cd14:	7bbb      	ldrb	r3, [r7, #14]
 800cd16:	4619      	mov	r1, r3
 800cd18:	6878      	ldr	r0, [r7, #4]
 800cd1a:	f001 f9b1 	bl	800e080 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800cd1e:	6878      	ldr	r0, [r7, #4]
 800cd20:	f000 fd6d 	bl	800d7fe <USBD_CtlSendStatus>

              break;
 800cd24:	e004      	b.n	800cd30 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800cd26:	6839      	ldr	r1, [r7, #0]
 800cd28:	6878      	ldr	r0, [r7, #4]
 800cd2a:	f000 fc8a 	bl	800d642 <USBD_CtlError>
              break;
 800cd2e:	bf00      	nop
          }
          break;
 800cd30:	e109      	b.n	800cf46 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cd38:	b2db      	uxtb	r3, r3
 800cd3a:	2b02      	cmp	r3, #2
 800cd3c:	d002      	beq.n	800cd44 <USBD_StdEPReq+0x124>
 800cd3e:	2b03      	cmp	r3, #3
 800cd40:	d016      	beq.n	800cd70 <USBD_StdEPReq+0x150>
 800cd42:	e04b      	b.n	800cddc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cd44:	7bbb      	ldrb	r3, [r7, #14]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d00d      	beq.n	800cd66 <USBD_StdEPReq+0x146>
 800cd4a:	7bbb      	ldrb	r3, [r7, #14]
 800cd4c:	2b80      	cmp	r3, #128	@ 0x80
 800cd4e:	d00a      	beq.n	800cd66 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800cd50:	7bbb      	ldrb	r3, [r7, #14]
 800cd52:	4619      	mov	r1, r3
 800cd54:	6878      	ldr	r0, [r7, #4]
 800cd56:	f001 f993 	bl	800e080 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cd5a:	2180      	movs	r1, #128	@ 0x80
 800cd5c:	6878      	ldr	r0, [r7, #4]
 800cd5e:	f001 f98f 	bl	800e080 <USBD_LL_StallEP>
 800cd62:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800cd64:	e040      	b.n	800cde8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800cd66:	6839      	ldr	r1, [r7, #0]
 800cd68:	6878      	ldr	r0, [r7, #4]
 800cd6a:	f000 fc6a 	bl	800d642 <USBD_CtlError>
              break;
 800cd6e:	e03b      	b.n	800cde8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cd70:	683b      	ldr	r3, [r7, #0]
 800cd72:	885b      	ldrh	r3, [r3, #2]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d136      	bne.n	800cde6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800cd78:	7bbb      	ldrb	r3, [r7, #14]
 800cd7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d004      	beq.n	800cd8c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800cd82:	7bbb      	ldrb	r3, [r7, #14]
 800cd84:	4619      	mov	r1, r3
 800cd86:	6878      	ldr	r0, [r7, #4]
 800cd88:	f001 f9b0 	bl	800e0ec <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800cd8c:	6878      	ldr	r0, [r7, #4]
 800cd8e:	f000 fd36 	bl	800d7fe <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800cd92:	7bbb      	ldrb	r3, [r7, #14]
 800cd94:	4619      	mov	r1, r3
 800cd96:	6878      	ldr	r0, [r7, #4]
 800cd98:	f7ff fde3 	bl	800c962 <USBD_CoreFindEP>
 800cd9c:	4603      	mov	r3, r0
 800cd9e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cda0:	7b7b      	ldrb	r3, [r7, #13]
 800cda2:	2bff      	cmp	r3, #255	@ 0xff
 800cda4:	d01f      	beq.n	800cde6 <USBD_StdEPReq+0x1c6>
 800cda6:	7b7b      	ldrb	r3, [r7, #13]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d11c      	bne.n	800cde6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800cdac:	7b7a      	ldrb	r2, [r7, #13]
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800cdb4:	7b7a      	ldrb	r2, [r7, #13]
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	32ae      	adds	r2, #174	@ 0xae
 800cdba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdbe:	689b      	ldr	r3, [r3, #8]
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d010      	beq.n	800cde6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800cdc4:	7b7a      	ldrb	r2, [r7, #13]
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	32ae      	adds	r2, #174	@ 0xae
 800cdca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdce:	689b      	ldr	r3, [r3, #8]
 800cdd0:	6839      	ldr	r1, [r7, #0]
 800cdd2:	6878      	ldr	r0, [r7, #4]
 800cdd4:	4798      	blx	r3
 800cdd6:	4603      	mov	r3, r0
 800cdd8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800cdda:	e004      	b.n	800cde6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800cddc:	6839      	ldr	r1, [r7, #0]
 800cdde:	6878      	ldr	r0, [r7, #4]
 800cde0:	f000 fc2f 	bl	800d642 <USBD_CtlError>
              break;
 800cde4:	e000      	b.n	800cde8 <USBD_StdEPReq+0x1c8>
              break;
 800cde6:	bf00      	nop
          }
          break;
 800cde8:	e0ad      	b.n	800cf46 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cdf0:	b2db      	uxtb	r3, r3
 800cdf2:	2b02      	cmp	r3, #2
 800cdf4:	d002      	beq.n	800cdfc <USBD_StdEPReq+0x1dc>
 800cdf6:	2b03      	cmp	r3, #3
 800cdf8:	d033      	beq.n	800ce62 <USBD_StdEPReq+0x242>
 800cdfa:	e099      	b.n	800cf30 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cdfc:	7bbb      	ldrb	r3, [r7, #14]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d007      	beq.n	800ce12 <USBD_StdEPReq+0x1f2>
 800ce02:	7bbb      	ldrb	r3, [r7, #14]
 800ce04:	2b80      	cmp	r3, #128	@ 0x80
 800ce06:	d004      	beq.n	800ce12 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800ce08:	6839      	ldr	r1, [r7, #0]
 800ce0a:	6878      	ldr	r0, [r7, #4]
 800ce0c:	f000 fc19 	bl	800d642 <USBD_CtlError>
                break;
 800ce10:	e093      	b.n	800cf3a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ce12:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	da0b      	bge.n	800ce32 <USBD_StdEPReq+0x212>
 800ce1a:	7bbb      	ldrb	r3, [r7, #14]
 800ce1c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ce20:	4613      	mov	r3, r2
 800ce22:	009b      	lsls	r3, r3, #2
 800ce24:	4413      	add	r3, r2
 800ce26:	009b      	lsls	r3, r3, #2
 800ce28:	3310      	adds	r3, #16
 800ce2a:	687a      	ldr	r2, [r7, #4]
 800ce2c:	4413      	add	r3, r2
 800ce2e:	3304      	adds	r3, #4
 800ce30:	e00b      	b.n	800ce4a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ce32:	7bbb      	ldrb	r3, [r7, #14]
 800ce34:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ce38:	4613      	mov	r3, r2
 800ce3a:	009b      	lsls	r3, r3, #2
 800ce3c:	4413      	add	r3, r2
 800ce3e:	009b      	lsls	r3, r3, #2
 800ce40:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ce44:	687a      	ldr	r2, [r7, #4]
 800ce46:	4413      	add	r3, r2
 800ce48:	3304      	adds	r3, #4
 800ce4a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ce4c:	68bb      	ldr	r3, [r7, #8]
 800ce4e:	2200      	movs	r2, #0
 800ce50:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ce52:	68bb      	ldr	r3, [r7, #8]
 800ce54:	330e      	adds	r3, #14
 800ce56:	2202      	movs	r2, #2
 800ce58:	4619      	mov	r1, r3
 800ce5a:	6878      	ldr	r0, [r7, #4]
 800ce5c:	f000 fc6e 	bl	800d73c <USBD_CtlSendData>
              break;
 800ce60:	e06b      	b.n	800cf3a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ce62:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	da11      	bge.n	800ce8e <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ce6a:	7bbb      	ldrb	r3, [r7, #14]
 800ce6c:	f003 020f 	and.w	r2, r3, #15
 800ce70:	6879      	ldr	r1, [r7, #4]
 800ce72:	4613      	mov	r3, r2
 800ce74:	009b      	lsls	r3, r3, #2
 800ce76:	4413      	add	r3, r2
 800ce78:	009b      	lsls	r3, r3, #2
 800ce7a:	440b      	add	r3, r1
 800ce7c:	3323      	adds	r3, #35	@ 0x23
 800ce7e:	781b      	ldrb	r3, [r3, #0]
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d117      	bne.n	800ceb4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800ce84:	6839      	ldr	r1, [r7, #0]
 800ce86:	6878      	ldr	r0, [r7, #4]
 800ce88:	f000 fbdb 	bl	800d642 <USBD_CtlError>
                  break;
 800ce8c:	e055      	b.n	800cf3a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ce8e:	7bbb      	ldrb	r3, [r7, #14]
 800ce90:	f003 020f 	and.w	r2, r3, #15
 800ce94:	6879      	ldr	r1, [r7, #4]
 800ce96:	4613      	mov	r3, r2
 800ce98:	009b      	lsls	r3, r3, #2
 800ce9a:	4413      	add	r3, r2
 800ce9c:	009b      	lsls	r3, r3, #2
 800ce9e:	440b      	add	r3, r1
 800cea0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800cea4:	781b      	ldrb	r3, [r3, #0]
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d104      	bne.n	800ceb4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800ceaa:	6839      	ldr	r1, [r7, #0]
 800ceac:	6878      	ldr	r0, [r7, #4]
 800ceae:	f000 fbc8 	bl	800d642 <USBD_CtlError>
                  break;
 800ceb2:	e042      	b.n	800cf3a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ceb4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	da0b      	bge.n	800ced4 <USBD_StdEPReq+0x2b4>
 800cebc:	7bbb      	ldrb	r3, [r7, #14]
 800cebe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cec2:	4613      	mov	r3, r2
 800cec4:	009b      	lsls	r3, r3, #2
 800cec6:	4413      	add	r3, r2
 800cec8:	009b      	lsls	r3, r3, #2
 800ceca:	3310      	adds	r3, #16
 800cecc:	687a      	ldr	r2, [r7, #4]
 800cece:	4413      	add	r3, r2
 800ced0:	3304      	adds	r3, #4
 800ced2:	e00b      	b.n	800ceec <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ced4:	7bbb      	ldrb	r3, [r7, #14]
 800ced6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ceda:	4613      	mov	r3, r2
 800cedc:	009b      	lsls	r3, r3, #2
 800cede:	4413      	add	r3, r2
 800cee0:	009b      	lsls	r3, r3, #2
 800cee2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cee6:	687a      	ldr	r2, [r7, #4]
 800cee8:	4413      	add	r3, r2
 800ceea:	3304      	adds	r3, #4
 800ceec:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ceee:	7bbb      	ldrb	r3, [r7, #14]
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d002      	beq.n	800cefa <USBD_StdEPReq+0x2da>
 800cef4:	7bbb      	ldrb	r3, [r7, #14]
 800cef6:	2b80      	cmp	r3, #128	@ 0x80
 800cef8:	d103      	bne.n	800cf02 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800cefa:	68bb      	ldr	r3, [r7, #8]
 800cefc:	2200      	movs	r2, #0
 800cefe:	739a      	strb	r2, [r3, #14]
 800cf00:	e00e      	b.n	800cf20 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800cf02:	7bbb      	ldrb	r3, [r7, #14]
 800cf04:	4619      	mov	r1, r3
 800cf06:	6878      	ldr	r0, [r7, #4]
 800cf08:	f001 f926 	bl	800e158 <USBD_LL_IsStallEP>
 800cf0c:	4603      	mov	r3, r0
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d003      	beq.n	800cf1a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800cf12:	68bb      	ldr	r3, [r7, #8]
 800cf14:	2201      	movs	r2, #1
 800cf16:	739a      	strb	r2, [r3, #14]
 800cf18:	e002      	b.n	800cf20 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800cf1a:	68bb      	ldr	r3, [r7, #8]
 800cf1c:	2200      	movs	r2, #0
 800cf1e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cf20:	68bb      	ldr	r3, [r7, #8]
 800cf22:	330e      	adds	r3, #14
 800cf24:	2202      	movs	r2, #2
 800cf26:	4619      	mov	r1, r3
 800cf28:	6878      	ldr	r0, [r7, #4]
 800cf2a:	f000 fc07 	bl	800d73c <USBD_CtlSendData>
              break;
 800cf2e:	e004      	b.n	800cf3a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800cf30:	6839      	ldr	r1, [r7, #0]
 800cf32:	6878      	ldr	r0, [r7, #4]
 800cf34:	f000 fb85 	bl	800d642 <USBD_CtlError>
              break;
 800cf38:	bf00      	nop
          }
          break;
 800cf3a:	e004      	b.n	800cf46 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800cf3c:	6839      	ldr	r1, [r7, #0]
 800cf3e:	6878      	ldr	r0, [r7, #4]
 800cf40:	f000 fb7f 	bl	800d642 <USBD_CtlError>
          break;
 800cf44:	bf00      	nop
      }
      break;
 800cf46:	e005      	b.n	800cf54 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800cf48:	6839      	ldr	r1, [r7, #0]
 800cf4a:	6878      	ldr	r0, [r7, #4]
 800cf4c:	f000 fb79 	bl	800d642 <USBD_CtlError>
      break;
 800cf50:	e000      	b.n	800cf54 <USBD_StdEPReq+0x334>
      break;
 800cf52:	bf00      	nop
  }

  return ret;
 800cf54:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf56:	4618      	mov	r0, r3
 800cf58:	3710      	adds	r7, #16
 800cf5a:	46bd      	mov	sp, r7
 800cf5c:	bd80      	pop	{r7, pc}
	...

0800cf60 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cf60:	b580      	push	{r7, lr}
 800cf62:	b084      	sub	sp, #16
 800cf64:	af00      	add	r7, sp, #0
 800cf66:	6078      	str	r0, [r7, #4]
 800cf68:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800cf6e:	2300      	movs	r3, #0
 800cf70:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800cf72:	2300      	movs	r3, #0
 800cf74:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800cf76:	683b      	ldr	r3, [r7, #0]
 800cf78:	885b      	ldrh	r3, [r3, #2]
 800cf7a:	0a1b      	lsrs	r3, r3, #8
 800cf7c:	b29b      	uxth	r3, r3
 800cf7e:	3b01      	subs	r3, #1
 800cf80:	2b0e      	cmp	r3, #14
 800cf82:	f200 8152 	bhi.w	800d22a <USBD_GetDescriptor+0x2ca>
 800cf86:	a201      	add	r2, pc, #4	@ (adr r2, 800cf8c <USBD_GetDescriptor+0x2c>)
 800cf88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf8c:	0800cffd 	.word	0x0800cffd
 800cf90:	0800d015 	.word	0x0800d015
 800cf94:	0800d055 	.word	0x0800d055
 800cf98:	0800d22b 	.word	0x0800d22b
 800cf9c:	0800d22b 	.word	0x0800d22b
 800cfa0:	0800d1cb 	.word	0x0800d1cb
 800cfa4:	0800d1f7 	.word	0x0800d1f7
 800cfa8:	0800d22b 	.word	0x0800d22b
 800cfac:	0800d22b 	.word	0x0800d22b
 800cfb0:	0800d22b 	.word	0x0800d22b
 800cfb4:	0800d22b 	.word	0x0800d22b
 800cfb8:	0800d22b 	.word	0x0800d22b
 800cfbc:	0800d22b 	.word	0x0800d22b
 800cfc0:	0800d22b 	.word	0x0800d22b
 800cfc4:	0800cfc9 	.word	0x0800cfc9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cfce:	69db      	ldr	r3, [r3, #28]
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d00b      	beq.n	800cfec <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cfda:	69db      	ldr	r3, [r3, #28]
 800cfdc:	687a      	ldr	r2, [r7, #4]
 800cfde:	7c12      	ldrb	r2, [r2, #16]
 800cfe0:	f107 0108 	add.w	r1, r7, #8
 800cfe4:	4610      	mov	r0, r2
 800cfe6:	4798      	blx	r3
 800cfe8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cfea:	e126      	b.n	800d23a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800cfec:	6839      	ldr	r1, [r7, #0]
 800cfee:	6878      	ldr	r0, [r7, #4]
 800cff0:	f000 fb27 	bl	800d642 <USBD_CtlError>
        err++;
 800cff4:	7afb      	ldrb	r3, [r7, #11]
 800cff6:	3301      	adds	r3, #1
 800cff8:	72fb      	strb	r3, [r7, #11]
      break;
 800cffa:	e11e      	b.n	800d23a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	687a      	ldr	r2, [r7, #4]
 800d006:	7c12      	ldrb	r2, [r2, #16]
 800d008:	f107 0108 	add.w	r1, r7, #8
 800d00c:	4610      	mov	r0, r2
 800d00e:	4798      	blx	r3
 800d010:	60f8      	str	r0, [r7, #12]
      break;
 800d012:	e112      	b.n	800d23a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	7c1b      	ldrb	r3, [r3, #16]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d10d      	bne.n	800d038 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d024:	f107 0208 	add.w	r2, r7, #8
 800d028:	4610      	mov	r0, r2
 800d02a:	4798      	blx	r3
 800d02c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	3301      	adds	r3, #1
 800d032:	2202      	movs	r2, #2
 800d034:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d036:	e100      	b.n	800d23a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d03e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d040:	f107 0208 	add.w	r2, r7, #8
 800d044:	4610      	mov	r0, r2
 800d046:	4798      	blx	r3
 800d048:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	3301      	adds	r3, #1
 800d04e:	2202      	movs	r2, #2
 800d050:	701a      	strb	r2, [r3, #0]
      break;
 800d052:	e0f2      	b.n	800d23a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d054:	683b      	ldr	r3, [r7, #0]
 800d056:	885b      	ldrh	r3, [r3, #2]
 800d058:	b2db      	uxtb	r3, r3
 800d05a:	2b05      	cmp	r3, #5
 800d05c:	f200 80ac 	bhi.w	800d1b8 <USBD_GetDescriptor+0x258>
 800d060:	a201      	add	r2, pc, #4	@ (adr r2, 800d068 <USBD_GetDescriptor+0x108>)
 800d062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d066:	bf00      	nop
 800d068:	0800d081 	.word	0x0800d081
 800d06c:	0800d0b5 	.word	0x0800d0b5
 800d070:	0800d0e9 	.word	0x0800d0e9
 800d074:	0800d11d 	.word	0x0800d11d
 800d078:	0800d151 	.word	0x0800d151
 800d07c:	0800d185 	.word	0x0800d185
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d086:	685b      	ldr	r3, [r3, #4]
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d00b      	beq.n	800d0a4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d092:	685b      	ldr	r3, [r3, #4]
 800d094:	687a      	ldr	r2, [r7, #4]
 800d096:	7c12      	ldrb	r2, [r2, #16]
 800d098:	f107 0108 	add.w	r1, r7, #8
 800d09c:	4610      	mov	r0, r2
 800d09e:	4798      	blx	r3
 800d0a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d0a2:	e091      	b.n	800d1c8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d0a4:	6839      	ldr	r1, [r7, #0]
 800d0a6:	6878      	ldr	r0, [r7, #4]
 800d0a8:	f000 facb 	bl	800d642 <USBD_CtlError>
            err++;
 800d0ac:	7afb      	ldrb	r3, [r7, #11]
 800d0ae:	3301      	adds	r3, #1
 800d0b0:	72fb      	strb	r3, [r7, #11]
          break;
 800d0b2:	e089      	b.n	800d1c8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d0ba:	689b      	ldr	r3, [r3, #8]
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d00b      	beq.n	800d0d8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d0c6:	689b      	ldr	r3, [r3, #8]
 800d0c8:	687a      	ldr	r2, [r7, #4]
 800d0ca:	7c12      	ldrb	r2, [r2, #16]
 800d0cc:	f107 0108 	add.w	r1, r7, #8
 800d0d0:	4610      	mov	r0, r2
 800d0d2:	4798      	blx	r3
 800d0d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d0d6:	e077      	b.n	800d1c8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d0d8:	6839      	ldr	r1, [r7, #0]
 800d0da:	6878      	ldr	r0, [r7, #4]
 800d0dc:	f000 fab1 	bl	800d642 <USBD_CtlError>
            err++;
 800d0e0:	7afb      	ldrb	r3, [r7, #11]
 800d0e2:	3301      	adds	r3, #1
 800d0e4:	72fb      	strb	r3, [r7, #11]
          break;
 800d0e6:	e06f      	b.n	800d1c8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d0ee:	68db      	ldr	r3, [r3, #12]
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d00b      	beq.n	800d10c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d0fa:	68db      	ldr	r3, [r3, #12]
 800d0fc:	687a      	ldr	r2, [r7, #4]
 800d0fe:	7c12      	ldrb	r2, [r2, #16]
 800d100:	f107 0108 	add.w	r1, r7, #8
 800d104:	4610      	mov	r0, r2
 800d106:	4798      	blx	r3
 800d108:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d10a:	e05d      	b.n	800d1c8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d10c:	6839      	ldr	r1, [r7, #0]
 800d10e:	6878      	ldr	r0, [r7, #4]
 800d110:	f000 fa97 	bl	800d642 <USBD_CtlError>
            err++;
 800d114:	7afb      	ldrb	r3, [r7, #11]
 800d116:	3301      	adds	r3, #1
 800d118:	72fb      	strb	r3, [r7, #11]
          break;
 800d11a:	e055      	b.n	800d1c8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d122:	691b      	ldr	r3, [r3, #16]
 800d124:	2b00      	cmp	r3, #0
 800d126:	d00b      	beq.n	800d140 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d12e:	691b      	ldr	r3, [r3, #16]
 800d130:	687a      	ldr	r2, [r7, #4]
 800d132:	7c12      	ldrb	r2, [r2, #16]
 800d134:	f107 0108 	add.w	r1, r7, #8
 800d138:	4610      	mov	r0, r2
 800d13a:	4798      	blx	r3
 800d13c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d13e:	e043      	b.n	800d1c8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d140:	6839      	ldr	r1, [r7, #0]
 800d142:	6878      	ldr	r0, [r7, #4]
 800d144:	f000 fa7d 	bl	800d642 <USBD_CtlError>
            err++;
 800d148:	7afb      	ldrb	r3, [r7, #11]
 800d14a:	3301      	adds	r3, #1
 800d14c:	72fb      	strb	r3, [r7, #11]
          break;
 800d14e:	e03b      	b.n	800d1c8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d156:	695b      	ldr	r3, [r3, #20]
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d00b      	beq.n	800d174 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d162:	695b      	ldr	r3, [r3, #20]
 800d164:	687a      	ldr	r2, [r7, #4]
 800d166:	7c12      	ldrb	r2, [r2, #16]
 800d168:	f107 0108 	add.w	r1, r7, #8
 800d16c:	4610      	mov	r0, r2
 800d16e:	4798      	blx	r3
 800d170:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d172:	e029      	b.n	800d1c8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d174:	6839      	ldr	r1, [r7, #0]
 800d176:	6878      	ldr	r0, [r7, #4]
 800d178:	f000 fa63 	bl	800d642 <USBD_CtlError>
            err++;
 800d17c:	7afb      	ldrb	r3, [r7, #11]
 800d17e:	3301      	adds	r3, #1
 800d180:	72fb      	strb	r3, [r7, #11]
          break;
 800d182:	e021      	b.n	800d1c8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d18a:	699b      	ldr	r3, [r3, #24]
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d00b      	beq.n	800d1a8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d196:	699b      	ldr	r3, [r3, #24]
 800d198:	687a      	ldr	r2, [r7, #4]
 800d19a:	7c12      	ldrb	r2, [r2, #16]
 800d19c:	f107 0108 	add.w	r1, r7, #8
 800d1a0:	4610      	mov	r0, r2
 800d1a2:	4798      	blx	r3
 800d1a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d1a6:	e00f      	b.n	800d1c8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d1a8:	6839      	ldr	r1, [r7, #0]
 800d1aa:	6878      	ldr	r0, [r7, #4]
 800d1ac:	f000 fa49 	bl	800d642 <USBD_CtlError>
            err++;
 800d1b0:	7afb      	ldrb	r3, [r7, #11]
 800d1b2:	3301      	adds	r3, #1
 800d1b4:	72fb      	strb	r3, [r7, #11]
          break;
 800d1b6:	e007      	b.n	800d1c8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d1b8:	6839      	ldr	r1, [r7, #0]
 800d1ba:	6878      	ldr	r0, [r7, #4]
 800d1bc:	f000 fa41 	bl	800d642 <USBD_CtlError>
          err++;
 800d1c0:	7afb      	ldrb	r3, [r7, #11]
 800d1c2:	3301      	adds	r3, #1
 800d1c4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800d1c6:	bf00      	nop
      }
      break;
 800d1c8:	e037      	b.n	800d23a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	7c1b      	ldrb	r3, [r3, #16]
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d109      	bne.n	800d1e6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d1d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d1da:	f107 0208 	add.w	r2, r7, #8
 800d1de:	4610      	mov	r0, r2
 800d1e0:	4798      	blx	r3
 800d1e2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d1e4:	e029      	b.n	800d23a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d1e6:	6839      	ldr	r1, [r7, #0]
 800d1e8:	6878      	ldr	r0, [r7, #4]
 800d1ea:	f000 fa2a 	bl	800d642 <USBD_CtlError>
        err++;
 800d1ee:	7afb      	ldrb	r3, [r7, #11]
 800d1f0:	3301      	adds	r3, #1
 800d1f2:	72fb      	strb	r3, [r7, #11]
      break;
 800d1f4:	e021      	b.n	800d23a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	7c1b      	ldrb	r3, [r3, #16]
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d10d      	bne.n	800d21a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d206:	f107 0208 	add.w	r2, r7, #8
 800d20a:	4610      	mov	r0, r2
 800d20c:	4798      	blx	r3
 800d20e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	3301      	adds	r3, #1
 800d214:	2207      	movs	r2, #7
 800d216:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d218:	e00f      	b.n	800d23a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d21a:	6839      	ldr	r1, [r7, #0]
 800d21c:	6878      	ldr	r0, [r7, #4]
 800d21e:	f000 fa10 	bl	800d642 <USBD_CtlError>
        err++;
 800d222:	7afb      	ldrb	r3, [r7, #11]
 800d224:	3301      	adds	r3, #1
 800d226:	72fb      	strb	r3, [r7, #11]
      break;
 800d228:	e007      	b.n	800d23a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800d22a:	6839      	ldr	r1, [r7, #0]
 800d22c:	6878      	ldr	r0, [r7, #4]
 800d22e:	f000 fa08 	bl	800d642 <USBD_CtlError>
      err++;
 800d232:	7afb      	ldrb	r3, [r7, #11]
 800d234:	3301      	adds	r3, #1
 800d236:	72fb      	strb	r3, [r7, #11]
      break;
 800d238:	bf00      	nop
  }

  if (err != 0U)
 800d23a:	7afb      	ldrb	r3, [r7, #11]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d11e      	bne.n	800d27e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800d240:	683b      	ldr	r3, [r7, #0]
 800d242:	88db      	ldrh	r3, [r3, #6]
 800d244:	2b00      	cmp	r3, #0
 800d246:	d016      	beq.n	800d276 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800d248:	893b      	ldrh	r3, [r7, #8]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d00e      	beq.n	800d26c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800d24e:	683b      	ldr	r3, [r7, #0]
 800d250:	88da      	ldrh	r2, [r3, #6]
 800d252:	893b      	ldrh	r3, [r7, #8]
 800d254:	4293      	cmp	r3, r2
 800d256:	bf28      	it	cs
 800d258:	4613      	movcs	r3, r2
 800d25a:	b29b      	uxth	r3, r3
 800d25c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800d25e:	893b      	ldrh	r3, [r7, #8]
 800d260:	461a      	mov	r2, r3
 800d262:	68f9      	ldr	r1, [r7, #12]
 800d264:	6878      	ldr	r0, [r7, #4]
 800d266:	f000 fa69 	bl	800d73c <USBD_CtlSendData>
 800d26a:	e009      	b.n	800d280 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800d26c:	6839      	ldr	r1, [r7, #0]
 800d26e:	6878      	ldr	r0, [r7, #4]
 800d270:	f000 f9e7 	bl	800d642 <USBD_CtlError>
 800d274:	e004      	b.n	800d280 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800d276:	6878      	ldr	r0, [r7, #4]
 800d278:	f000 fac1 	bl	800d7fe <USBD_CtlSendStatus>
 800d27c:	e000      	b.n	800d280 <USBD_GetDescriptor+0x320>
    return;
 800d27e:	bf00      	nop
  }
}
 800d280:	3710      	adds	r7, #16
 800d282:	46bd      	mov	sp, r7
 800d284:	bd80      	pop	{r7, pc}
 800d286:	bf00      	nop

0800d288 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d288:	b580      	push	{r7, lr}
 800d28a:	b084      	sub	sp, #16
 800d28c:	af00      	add	r7, sp, #0
 800d28e:	6078      	str	r0, [r7, #4]
 800d290:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d292:	683b      	ldr	r3, [r7, #0]
 800d294:	889b      	ldrh	r3, [r3, #4]
 800d296:	2b00      	cmp	r3, #0
 800d298:	d131      	bne.n	800d2fe <USBD_SetAddress+0x76>
 800d29a:	683b      	ldr	r3, [r7, #0]
 800d29c:	88db      	ldrh	r3, [r3, #6]
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d12d      	bne.n	800d2fe <USBD_SetAddress+0x76>
 800d2a2:	683b      	ldr	r3, [r7, #0]
 800d2a4:	885b      	ldrh	r3, [r3, #2]
 800d2a6:	2b7f      	cmp	r3, #127	@ 0x7f
 800d2a8:	d829      	bhi.n	800d2fe <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d2aa:	683b      	ldr	r3, [r7, #0]
 800d2ac:	885b      	ldrh	r3, [r3, #2]
 800d2ae:	b2db      	uxtb	r3, r3
 800d2b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d2b4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d2bc:	b2db      	uxtb	r3, r3
 800d2be:	2b03      	cmp	r3, #3
 800d2c0:	d104      	bne.n	800d2cc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800d2c2:	6839      	ldr	r1, [r7, #0]
 800d2c4:	6878      	ldr	r0, [r7, #4]
 800d2c6:	f000 f9bc 	bl	800d642 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d2ca:	e01d      	b.n	800d308 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	7bfa      	ldrb	r2, [r7, #15]
 800d2d0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d2d4:	7bfb      	ldrb	r3, [r7, #15]
 800d2d6:	4619      	mov	r1, r3
 800d2d8:	6878      	ldr	r0, [r7, #4]
 800d2da:	f000 ff69 	bl	800e1b0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d2de:	6878      	ldr	r0, [r7, #4]
 800d2e0:	f000 fa8d 	bl	800d7fe <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d2e4:	7bfb      	ldrb	r3, [r7, #15]
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d004      	beq.n	800d2f4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	2202      	movs	r2, #2
 800d2ee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d2f2:	e009      	b.n	800d308 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	2201      	movs	r2, #1
 800d2f8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d2fc:	e004      	b.n	800d308 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d2fe:	6839      	ldr	r1, [r7, #0]
 800d300:	6878      	ldr	r0, [r7, #4]
 800d302:	f000 f99e 	bl	800d642 <USBD_CtlError>
  }
}
 800d306:	bf00      	nop
 800d308:	bf00      	nop
 800d30a:	3710      	adds	r7, #16
 800d30c:	46bd      	mov	sp, r7
 800d30e:	bd80      	pop	{r7, pc}

0800d310 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d310:	b580      	push	{r7, lr}
 800d312:	b084      	sub	sp, #16
 800d314:	af00      	add	r7, sp, #0
 800d316:	6078      	str	r0, [r7, #4]
 800d318:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d31a:	2300      	movs	r3, #0
 800d31c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d31e:	683b      	ldr	r3, [r7, #0]
 800d320:	885b      	ldrh	r3, [r3, #2]
 800d322:	b2da      	uxtb	r2, r3
 800d324:	4b4e      	ldr	r3, [pc, #312]	@ (800d460 <USBD_SetConfig+0x150>)
 800d326:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d328:	4b4d      	ldr	r3, [pc, #308]	@ (800d460 <USBD_SetConfig+0x150>)
 800d32a:	781b      	ldrb	r3, [r3, #0]
 800d32c:	2b01      	cmp	r3, #1
 800d32e:	d905      	bls.n	800d33c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800d330:	6839      	ldr	r1, [r7, #0]
 800d332:	6878      	ldr	r0, [r7, #4]
 800d334:	f000 f985 	bl	800d642 <USBD_CtlError>
    return USBD_FAIL;
 800d338:	2303      	movs	r3, #3
 800d33a:	e08c      	b.n	800d456 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d342:	b2db      	uxtb	r3, r3
 800d344:	2b02      	cmp	r3, #2
 800d346:	d002      	beq.n	800d34e <USBD_SetConfig+0x3e>
 800d348:	2b03      	cmp	r3, #3
 800d34a:	d029      	beq.n	800d3a0 <USBD_SetConfig+0x90>
 800d34c:	e075      	b.n	800d43a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800d34e:	4b44      	ldr	r3, [pc, #272]	@ (800d460 <USBD_SetConfig+0x150>)
 800d350:	781b      	ldrb	r3, [r3, #0]
 800d352:	2b00      	cmp	r3, #0
 800d354:	d020      	beq.n	800d398 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800d356:	4b42      	ldr	r3, [pc, #264]	@ (800d460 <USBD_SetConfig+0x150>)
 800d358:	781b      	ldrb	r3, [r3, #0]
 800d35a:	461a      	mov	r2, r3
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d360:	4b3f      	ldr	r3, [pc, #252]	@ (800d460 <USBD_SetConfig+0x150>)
 800d362:	781b      	ldrb	r3, [r3, #0]
 800d364:	4619      	mov	r1, r3
 800d366:	6878      	ldr	r0, [r7, #4]
 800d368:	f7ff f835 	bl	800c3d6 <USBD_SetClassConfig>
 800d36c:	4603      	mov	r3, r0
 800d36e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800d370:	7bfb      	ldrb	r3, [r7, #15]
 800d372:	2b00      	cmp	r3, #0
 800d374:	d008      	beq.n	800d388 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800d376:	6839      	ldr	r1, [r7, #0]
 800d378:	6878      	ldr	r0, [r7, #4]
 800d37a:	f000 f962 	bl	800d642 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	2202      	movs	r2, #2
 800d382:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d386:	e065      	b.n	800d454 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d388:	6878      	ldr	r0, [r7, #4]
 800d38a:	f000 fa38 	bl	800d7fe <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	2203      	movs	r2, #3
 800d392:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d396:	e05d      	b.n	800d454 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d398:	6878      	ldr	r0, [r7, #4]
 800d39a:	f000 fa30 	bl	800d7fe <USBD_CtlSendStatus>
      break;
 800d39e:	e059      	b.n	800d454 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d3a0:	4b2f      	ldr	r3, [pc, #188]	@ (800d460 <USBD_SetConfig+0x150>)
 800d3a2:	781b      	ldrb	r3, [r3, #0]
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d112      	bne.n	800d3ce <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	2202      	movs	r2, #2
 800d3ac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800d3b0:	4b2b      	ldr	r3, [pc, #172]	@ (800d460 <USBD_SetConfig+0x150>)
 800d3b2:	781b      	ldrb	r3, [r3, #0]
 800d3b4:	461a      	mov	r2, r3
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d3ba:	4b29      	ldr	r3, [pc, #164]	@ (800d460 <USBD_SetConfig+0x150>)
 800d3bc:	781b      	ldrb	r3, [r3, #0]
 800d3be:	4619      	mov	r1, r3
 800d3c0:	6878      	ldr	r0, [r7, #4]
 800d3c2:	f7ff f824 	bl	800c40e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800d3c6:	6878      	ldr	r0, [r7, #4]
 800d3c8:	f000 fa19 	bl	800d7fe <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d3cc:	e042      	b.n	800d454 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800d3ce:	4b24      	ldr	r3, [pc, #144]	@ (800d460 <USBD_SetConfig+0x150>)
 800d3d0:	781b      	ldrb	r3, [r3, #0]
 800d3d2:	461a      	mov	r2, r3
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	685b      	ldr	r3, [r3, #4]
 800d3d8:	429a      	cmp	r2, r3
 800d3da:	d02a      	beq.n	800d432 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	685b      	ldr	r3, [r3, #4]
 800d3e0:	b2db      	uxtb	r3, r3
 800d3e2:	4619      	mov	r1, r3
 800d3e4:	6878      	ldr	r0, [r7, #4]
 800d3e6:	f7ff f812 	bl	800c40e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d3ea:	4b1d      	ldr	r3, [pc, #116]	@ (800d460 <USBD_SetConfig+0x150>)
 800d3ec:	781b      	ldrb	r3, [r3, #0]
 800d3ee:	461a      	mov	r2, r3
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d3f4:	4b1a      	ldr	r3, [pc, #104]	@ (800d460 <USBD_SetConfig+0x150>)
 800d3f6:	781b      	ldrb	r3, [r3, #0]
 800d3f8:	4619      	mov	r1, r3
 800d3fa:	6878      	ldr	r0, [r7, #4]
 800d3fc:	f7fe ffeb 	bl	800c3d6 <USBD_SetClassConfig>
 800d400:	4603      	mov	r3, r0
 800d402:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800d404:	7bfb      	ldrb	r3, [r7, #15]
 800d406:	2b00      	cmp	r3, #0
 800d408:	d00f      	beq.n	800d42a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800d40a:	6839      	ldr	r1, [r7, #0]
 800d40c:	6878      	ldr	r0, [r7, #4]
 800d40e:	f000 f918 	bl	800d642 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	685b      	ldr	r3, [r3, #4]
 800d416:	b2db      	uxtb	r3, r3
 800d418:	4619      	mov	r1, r3
 800d41a:	6878      	ldr	r0, [r7, #4]
 800d41c:	f7fe fff7 	bl	800c40e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	2202      	movs	r2, #2
 800d424:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d428:	e014      	b.n	800d454 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d42a:	6878      	ldr	r0, [r7, #4]
 800d42c:	f000 f9e7 	bl	800d7fe <USBD_CtlSendStatus>
      break;
 800d430:	e010      	b.n	800d454 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d432:	6878      	ldr	r0, [r7, #4]
 800d434:	f000 f9e3 	bl	800d7fe <USBD_CtlSendStatus>
      break;
 800d438:	e00c      	b.n	800d454 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800d43a:	6839      	ldr	r1, [r7, #0]
 800d43c:	6878      	ldr	r0, [r7, #4]
 800d43e:	f000 f900 	bl	800d642 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d442:	4b07      	ldr	r3, [pc, #28]	@ (800d460 <USBD_SetConfig+0x150>)
 800d444:	781b      	ldrb	r3, [r3, #0]
 800d446:	4619      	mov	r1, r3
 800d448:	6878      	ldr	r0, [r7, #4]
 800d44a:	f7fe ffe0 	bl	800c40e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800d44e:	2303      	movs	r3, #3
 800d450:	73fb      	strb	r3, [r7, #15]
      break;
 800d452:	bf00      	nop
  }

  return ret;
 800d454:	7bfb      	ldrb	r3, [r7, #15]
}
 800d456:	4618      	mov	r0, r3
 800d458:	3710      	adds	r7, #16
 800d45a:	46bd      	mov	sp, r7
 800d45c:	bd80      	pop	{r7, pc}
 800d45e:	bf00      	nop
 800d460:	20000c94 	.word	0x20000c94

0800d464 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d464:	b580      	push	{r7, lr}
 800d466:	b082      	sub	sp, #8
 800d468:	af00      	add	r7, sp, #0
 800d46a:	6078      	str	r0, [r7, #4]
 800d46c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d46e:	683b      	ldr	r3, [r7, #0]
 800d470:	88db      	ldrh	r3, [r3, #6]
 800d472:	2b01      	cmp	r3, #1
 800d474:	d004      	beq.n	800d480 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d476:	6839      	ldr	r1, [r7, #0]
 800d478:	6878      	ldr	r0, [r7, #4]
 800d47a:	f000 f8e2 	bl	800d642 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d47e:	e023      	b.n	800d4c8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d486:	b2db      	uxtb	r3, r3
 800d488:	2b02      	cmp	r3, #2
 800d48a:	dc02      	bgt.n	800d492 <USBD_GetConfig+0x2e>
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	dc03      	bgt.n	800d498 <USBD_GetConfig+0x34>
 800d490:	e015      	b.n	800d4be <USBD_GetConfig+0x5a>
 800d492:	2b03      	cmp	r3, #3
 800d494:	d00b      	beq.n	800d4ae <USBD_GetConfig+0x4a>
 800d496:	e012      	b.n	800d4be <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	2200      	movs	r2, #0
 800d49c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	3308      	adds	r3, #8
 800d4a2:	2201      	movs	r2, #1
 800d4a4:	4619      	mov	r1, r3
 800d4a6:	6878      	ldr	r0, [r7, #4]
 800d4a8:	f000 f948 	bl	800d73c <USBD_CtlSendData>
        break;
 800d4ac:	e00c      	b.n	800d4c8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	3304      	adds	r3, #4
 800d4b2:	2201      	movs	r2, #1
 800d4b4:	4619      	mov	r1, r3
 800d4b6:	6878      	ldr	r0, [r7, #4]
 800d4b8:	f000 f940 	bl	800d73c <USBD_CtlSendData>
        break;
 800d4bc:	e004      	b.n	800d4c8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d4be:	6839      	ldr	r1, [r7, #0]
 800d4c0:	6878      	ldr	r0, [r7, #4]
 800d4c2:	f000 f8be 	bl	800d642 <USBD_CtlError>
        break;
 800d4c6:	bf00      	nop
}
 800d4c8:	bf00      	nop
 800d4ca:	3708      	adds	r7, #8
 800d4cc:	46bd      	mov	sp, r7
 800d4ce:	bd80      	pop	{r7, pc}

0800d4d0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d4d0:	b580      	push	{r7, lr}
 800d4d2:	b082      	sub	sp, #8
 800d4d4:	af00      	add	r7, sp, #0
 800d4d6:	6078      	str	r0, [r7, #4]
 800d4d8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d4e0:	b2db      	uxtb	r3, r3
 800d4e2:	3b01      	subs	r3, #1
 800d4e4:	2b02      	cmp	r3, #2
 800d4e6:	d81e      	bhi.n	800d526 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d4e8:	683b      	ldr	r3, [r7, #0]
 800d4ea:	88db      	ldrh	r3, [r3, #6]
 800d4ec:	2b02      	cmp	r3, #2
 800d4ee:	d004      	beq.n	800d4fa <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d4f0:	6839      	ldr	r1, [r7, #0]
 800d4f2:	6878      	ldr	r0, [r7, #4]
 800d4f4:	f000 f8a5 	bl	800d642 <USBD_CtlError>
        break;
 800d4f8:	e01a      	b.n	800d530 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	2201      	movs	r2, #1
 800d4fe:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800d506:	2b00      	cmp	r3, #0
 800d508:	d005      	beq.n	800d516 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	68db      	ldr	r3, [r3, #12]
 800d50e:	f043 0202 	orr.w	r2, r3, #2
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	330c      	adds	r3, #12
 800d51a:	2202      	movs	r2, #2
 800d51c:	4619      	mov	r1, r3
 800d51e:	6878      	ldr	r0, [r7, #4]
 800d520:	f000 f90c 	bl	800d73c <USBD_CtlSendData>
      break;
 800d524:	e004      	b.n	800d530 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d526:	6839      	ldr	r1, [r7, #0]
 800d528:	6878      	ldr	r0, [r7, #4]
 800d52a:	f000 f88a 	bl	800d642 <USBD_CtlError>
      break;
 800d52e:	bf00      	nop
  }
}
 800d530:	bf00      	nop
 800d532:	3708      	adds	r7, #8
 800d534:	46bd      	mov	sp, r7
 800d536:	bd80      	pop	{r7, pc}

0800d538 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d538:	b580      	push	{r7, lr}
 800d53a:	b082      	sub	sp, #8
 800d53c:	af00      	add	r7, sp, #0
 800d53e:	6078      	str	r0, [r7, #4]
 800d540:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d542:	683b      	ldr	r3, [r7, #0]
 800d544:	885b      	ldrh	r3, [r3, #2]
 800d546:	2b01      	cmp	r3, #1
 800d548:	d107      	bne.n	800d55a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	2201      	movs	r2, #1
 800d54e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d552:	6878      	ldr	r0, [r7, #4]
 800d554:	f000 f953 	bl	800d7fe <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800d558:	e013      	b.n	800d582 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800d55a:	683b      	ldr	r3, [r7, #0]
 800d55c:	885b      	ldrh	r3, [r3, #2]
 800d55e:	2b02      	cmp	r3, #2
 800d560:	d10b      	bne.n	800d57a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800d562:	683b      	ldr	r3, [r7, #0]
 800d564:	889b      	ldrh	r3, [r3, #4]
 800d566:	0a1b      	lsrs	r3, r3, #8
 800d568:	b29b      	uxth	r3, r3
 800d56a:	b2da      	uxtb	r2, r3
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800d572:	6878      	ldr	r0, [r7, #4]
 800d574:	f000 f943 	bl	800d7fe <USBD_CtlSendStatus>
}
 800d578:	e003      	b.n	800d582 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800d57a:	6839      	ldr	r1, [r7, #0]
 800d57c:	6878      	ldr	r0, [r7, #4]
 800d57e:	f000 f860 	bl	800d642 <USBD_CtlError>
}
 800d582:	bf00      	nop
 800d584:	3708      	adds	r7, #8
 800d586:	46bd      	mov	sp, r7
 800d588:	bd80      	pop	{r7, pc}

0800d58a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d58a:	b580      	push	{r7, lr}
 800d58c:	b082      	sub	sp, #8
 800d58e:	af00      	add	r7, sp, #0
 800d590:	6078      	str	r0, [r7, #4]
 800d592:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d59a:	b2db      	uxtb	r3, r3
 800d59c:	3b01      	subs	r3, #1
 800d59e:	2b02      	cmp	r3, #2
 800d5a0:	d80b      	bhi.n	800d5ba <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d5a2:	683b      	ldr	r3, [r7, #0]
 800d5a4:	885b      	ldrh	r3, [r3, #2]
 800d5a6:	2b01      	cmp	r3, #1
 800d5a8:	d10c      	bne.n	800d5c4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	2200      	movs	r2, #0
 800d5ae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d5b2:	6878      	ldr	r0, [r7, #4]
 800d5b4:	f000 f923 	bl	800d7fe <USBD_CtlSendStatus>
      }
      break;
 800d5b8:	e004      	b.n	800d5c4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d5ba:	6839      	ldr	r1, [r7, #0]
 800d5bc:	6878      	ldr	r0, [r7, #4]
 800d5be:	f000 f840 	bl	800d642 <USBD_CtlError>
      break;
 800d5c2:	e000      	b.n	800d5c6 <USBD_ClrFeature+0x3c>
      break;
 800d5c4:	bf00      	nop
  }
}
 800d5c6:	bf00      	nop
 800d5c8:	3708      	adds	r7, #8
 800d5ca:	46bd      	mov	sp, r7
 800d5cc:	bd80      	pop	{r7, pc}

0800d5ce <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d5ce:	b580      	push	{r7, lr}
 800d5d0:	b084      	sub	sp, #16
 800d5d2:	af00      	add	r7, sp, #0
 800d5d4:	6078      	str	r0, [r7, #4]
 800d5d6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d5d8:	683b      	ldr	r3, [r7, #0]
 800d5da:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d5dc:	68fb      	ldr	r3, [r7, #12]
 800d5de:	781a      	ldrb	r2, [r3, #0]
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	3301      	adds	r3, #1
 800d5e8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	781a      	ldrb	r2, [r3, #0]
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	3301      	adds	r3, #1
 800d5f6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d5f8:	68f8      	ldr	r0, [r7, #12]
 800d5fa:	f7ff fa13 	bl	800ca24 <SWAPBYTE>
 800d5fe:	4603      	mov	r3, r0
 800d600:	461a      	mov	r2, r3
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	3301      	adds	r3, #1
 800d60a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	3301      	adds	r3, #1
 800d610:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d612:	68f8      	ldr	r0, [r7, #12]
 800d614:	f7ff fa06 	bl	800ca24 <SWAPBYTE>
 800d618:	4603      	mov	r3, r0
 800d61a:	461a      	mov	r2, r3
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d620:	68fb      	ldr	r3, [r7, #12]
 800d622:	3301      	adds	r3, #1
 800d624:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	3301      	adds	r3, #1
 800d62a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d62c:	68f8      	ldr	r0, [r7, #12]
 800d62e:	f7ff f9f9 	bl	800ca24 <SWAPBYTE>
 800d632:	4603      	mov	r3, r0
 800d634:	461a      	mov	r2, r3
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	80da      	strh	r2, [r3, #6]
}
 800d63a:	bf00      	nop
 800d63c:	3710      	adds	r7, #16
 800d63e:	46bd      	mov	sp, r7
 800d640:	bd80      	pop	{r7, pc}

0800d642 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d642:	b580      	push	{r7, lr}
 800d644:	b082      	sub	sp, #8
 800d646:	af00      	add	r7, sp, #0
 800d648:	6078      	str	r0, [r7, #4]
 800d64a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d64c:	2180      	movs	r1, #128	@ 0x80
 800d64e:	6878      	ldr	r0, [r7, #4]
 800d650:	f000 fd16 	bl	800e080 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d654:	2100      	movs	r1, #0
 800d656:	6878      	ldr	r0, [r7, #4]
 800d658:	f000 fd12 	bl	800e080 <USBD_LL_StallEP>
}
 800d65c:	bf00      	nop
 800d65e:	3708      	adds	r7, #8
 800d660:	46bd      	mov	sp, r7
 800d662:	bd80      	pop	{r7, pc}

0800d664 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d664:	b580      	push	{r7, lr}
 800d666:	b086      	sub	sp, #24
 800d668:	af00      	add	r7, sp, #0
 800d66a:	60f8      	str	r0, [r7, #12]
 800d66c:	60b9      	str	r1, [r7, #8]
 800d66e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d670:	2300      	movs	r3, #0
 800d672:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	2b00      	cmp	r3, #0
 800d678:	d042      	beq.n	800d700 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800d67e:	6938      	ldr	r0, [r7, #16]
 800d680:	f000 f842 	bl	800d708 <USBD_GetLen>
 800d684:	4603      	mov	r3, r0
 800d686:	3301      	adds	r3, #1
 800d688:	005b      	lsls	r3, r3, #1
 800d68a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d68e:	d808      	bhi.n	800d6a2 <USBD_GetString+0x3e>
 800d690:	6938      	ldr	r0, [r7, #16]
 800d692:	f000 f839 	bl	800d708 <USBD_GetLen>
 800d696:	4603      	mov	r3, r0
 800d698:	3301      	adds	r3, #1
 800d69a:	b29b      	uxth	r3, r3
 800d69c:	005b      	lsls	r3, r3, #1
 800d69e:	b29a      	uxth	r2, r3
 800d6a0:	e001      	b.n	800d6a6 <USBD_GetString+0x42>
 800d6a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d6aa:	7dfb      	ldrb	r3, [r7, #23]
 800d6ac:	68ba      	ldr	r2, [r7, #8]
 800d6ae:	4413      	add	r3, r2
 800d6b0:	687a      	ldr	r2, [r7, #4]
 800d6b2:	7812      	ldrb	r2, [r2, #0]
 800d6b4:	701a      	strb	r2, [r3, #0]
  idx++;
 800d6b6:	7dfb      	ldrb	r3, [r7, #23]
 800d6b8:	3301      	adds	r3, #1
 800d6ba:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d6bc:	7dfb      	ldrb	r3, [r7, #23]
 800d6be:	68ba      	ldr	r2, [r7, #8]
 800d6c0:	4413      	add	r3, r2
 800d6c2:	2203      	movs	r2, #3
 800d6c4:	701a      	strb	r2, [r3, #0]
  idx++;
 800d6c6:	7dfb      	ldrb	r3, [r7, #23]
 800d6c8:	3301      	adds	r3, #1
 800d6ca:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d6cc:	e013      	b.n	800d6f6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800d6ce:	7dfb      	ldrb	r3, [r7, #23]
 800d6d0:	68ba      	ldr	r2, [r7, #8]
 800d6d2:	4413      	add	r3, r2
 800d6d4:	693a      	ldr	r2, [r7, #16]
 800d6d6:	7812      	ldrb	r2, [r2, #0]
 800d6d8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d6da:	693b      	ldr	r3, [r7, #16]
 800d6dc:	3301      	adds	r3, #1
 800d6de:	613b      	str	r3, [r7, #16]
    idx++;
 800d6e0:	7dfb      	ldrb	r3, [r7, #23]
 800d6e2:	3301      	adds	r3, #1
 800d6e4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d6e6:	7dfb      	ldrb	r3, [r7, #23]
 800d6e8:	68ba      	ldr	r2, [r7, #8]
 800d6ea:	4413      	add	r3, r2
 800d6ec:	2200      	movs	r2, #0
 800d6ee:	701a      	strb	r2, [r3, #0]
    idx++;
 800d6f0:	7dfb      	ldrb	r3, [r7, #23]
 800d6f2:	3301      	adds	r3, #1
 800d6f4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d6f6:	693b      	ldr	r3, [r7, #16]
 800d6f8:	781b      	ldrb	r3, [r3, #0]
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d1e7      	bne.n	800d6ce <USBD_GetString+0x6a>
 800d6fe:	e000      	b.n	800d702 <USBD_GetString+0x9e>
    return;
 800d700:	bf00      	nop
  }
}
 800d702:	3718      	adds	r7, #24
 800d704:	46bd      	mov	sp, r7
 800d706:	bd80      	pop	{r7, pc}

0800d708 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d708:	b480      	push	{r7}
 800d70a:	b085      	sub	sp, #20
 800d70c:	af00      	add	r7, sp, #0
 800d70e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d710:	2300      	movs	r3, #0
 800d712:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d718:	e005      	b.n	800d726 <USBD_GetLen+0x1e>
  {
    len++;
 800d71a:	7bfb      	ldrb	r3, [r7, #15]
 800d71c:	3301      	adds	r3, #1
 800d71e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d720:	68bb      	ldr	r3, [r7, #8]
 800d722:	3301      	adds	r3, #1
 800d724:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d726:	68bb      	ldr	r3, [r7, #8]
 800d728:	781b      	ldrb	r3, [r3, #0]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d1f5      	bne.n	800d71a <USBD_GetLen+0x12>
  }

  return len;
 800d72e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d730:	4618      	mov	r0, r3
 800d732:	3714      	adds	r7, #20
 800d734:	46bd      	mov	sp, r7
 800d736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d73a:	4770      	bx	lr

0800d73c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d73c:	b580      	push	{r7, lr}
 800d73e:	b084      	sub	sp, #16
 800d740:	af00      	add	r7, sp, #0
 800d742:	60f8      	str	r0, [r7, #12]
 800d744:	60b9      	str	r1, [r7, #8]
 800d746:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	2202      	movs	r2, #2
 800d74c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	687a      	ldr	r2, [r7, #4]
 800d754:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	68ba      	ldr	r2, [r7, #8]
 800d75a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d75c:	68fb      	ldr	r3, [r7, #12]
 800d75e:	687a      	ldr	r2, [r7, #4]
 800d760:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	68ba      	ldr	r2, [r7, #8]
 800d766:	2100      	movs	r1, #0
 800d768:	68f8      	ldr	r0, [r7, #12]
 800d76a:	f000 fd57 	bl	800e21c <USBD_LL_Transmit>

  return USBD_OK;
 800d76e:	2300      	movs	r3, #0
}
 800d770:	4618      	mov	r0, r3
 800d772:	3710      	adds	r7, #16
 800d774:	46bd      	mov	sp, r7
 800d776:	bd80      	pop	{r7, pc}

0800d778 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d778:	b580      	push	{r7, lr}
 800d77a:	b084      	sub	sp, #16
 800d77c:	af00      	add	r7, sp, #0
 800d77e:	60f8      	str	r0, [r7, #12]
 800d780:	60b9      	str	r1, [r7, #8]
 800d782:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	68ba      	ldr	r2, [r7, #8]
 800d788:	2100      	movs	r1, #0
 800d78a:	68f8      	ldr	r0, [r7, #12]
 800d78c:	f000 fd46 	bl	800e21c <USBD_LL_Transmit>

  return USBD_OK;
 800d790:	2300      	movs	r3, #0
}
 800d792:	4618      	mov	r0, r3
 800d794:	3710      	adds	r7, #16
 800d796:	46bd      	mov	sp, r7
 800d798:	bd80      	pop	{r7, pc}

0800d79a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d79a:	b580      	push	{r7, lr}
 800d79c:	b084      	sub	sp, #16
 800d79e:	af00      	add	r7, sp, #0
 800d7a0:	60f8      	str	r0, [r7, #12]
 800d7a2:	60b9      	str	r1, [r7, #8]
 800d7a4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	2203      	movs	r2, #3
 800d7aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	687a      	ldr	r2, [r7, #4]
 800d7b2:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	68ba      	ldr	r2, [r7, #8]
 800d7ba:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800d7be:	68fb      	ldr	r3, [r7, #12]
 800d7c0:	687a      	ldr	r2, [r7, #4]
 800d7c2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	68ba      	ldr	r2, [r7, #8]
 800d7ca:	2100      	movs	r1, #0
 800d7cc:	68f8      	ldr	r0, [r7, #12]
 800d7ce:	f000 fd5d 	bl	800e28c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d7d2:	2300      	movs	r3, #0
}
 800d7d4:	4618      	mov	r0, r3
 800d7d6:	3710      	adds	r7, #16
 800d7d8:	46bd      	mov	sp, r7
 800d7da:	bd80      	pop	{r7, pc}

0800d7dc <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d7dc:	b580      	push	{r7, lr}
 800d7de:	b084      	sub	sp, #16
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	60f8      	str	r0, [r7, #12]
 800d7e4:	60b9      	str	r1, [r7, #8]
 800d7e6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	68ba      	ldr	r2, [r7, #8]
 800d7ec:	2100      	movs	r1, #0
 800d7ee:	68f8      	ldr	r0, [r7, #12]
 800d7f0:	f000 fd4c 	bl	800e28c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d7f4:	2300      	movs	r3, #0
}
 800d7f6:	4618      	mov	r0, r3
 800d7f8:	3710      	adds	r7, #16
 800d7fa:	46bd      	mov	sp, r7
 800d7fc:	bd80      	pop	{r7, pc}

0800d7fe <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d7fe:	b580      	push	{r7, lr}
 800d800:	b082      	sub	sp, #8
 800d802:	af00      	add	r7, sp, #0
 800d804:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	2204      	movs	r2, #4
 800d80a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d80e:	2300      	movs	r3, #0
 800d810:	2200      	movs	r2, #0
 800d812:	2100      	movs	r1, #0
 800d814:	6878      	ldr	r0, [r7, #4]
 800d816:	f000 fd01 	bl	800e21c <USBD_LL_Transmit>

  return USBD_OK;
 800d81a:	2300      	movs	r3, #0
}
 800d81c:	4618      	mov	r0, r3
 800d81e:	3708      	adds	r7, #8
 800d820:	46bd      	mov	sp, r7
 800d822:	bd80      	pop	{r7, pc}

0800d824 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d824:	b580      	push	{r7, lr}
 800d826:	b082      	sub	sp, #8
 800d828:	af00      	add	r7, sp, #0
 800d82a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	2205      	movs	r2, #5
 800d830:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d834:	2300      	movs	r3, #0
 800d836:	2200      	movs	r2, #0
 800d838:	2100      	movs	r1, #0
 800d83a:	6878      	ldr	r0, [r7, #4]
 800d83c:	f000 fd26 	bl	800e28c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d840:	2300      	movs	r3, #0
}
 800d842:	4618      	mov	r0, r3
 800d844:	3708      	adds	r7, #8
 800d846:	46bd      	mov	sp, r7
 800d848:	bd80      	pop	{r7, pc}
	...

0800d84c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d84c:	b580      	push	{r7, lr}
 800d84e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d850:	2200      	movs	r2, #0
 800d852:	4912      	ldr	r1, [pc, #72]	@ (800d89c <MX_USB_DEVICE_Init+0x50>)
 800d854:	4812      	ldr	r0, [pc, #72]	@ (800d8a0 <MX_USB_DEVICE_Init+0x54>)
 800d856:	f7fe fd41 	bl	800c2dc <USBD_Init>
 800d85a:	4603      	mov	r3, r0
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d001      	beq.n	800d864 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d860:	f7f4 f95c 	bl	8001b1c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d864:	490f      	ldr	r1, [pc, #60]	@ (800d8a4 <MX_USB_DEVICE_Init+0x58>)
 800d866:	480e      	ldr	r0, [pc, #56]	@ (800d8a0 <MX_USB_DEVICE_Init+0x54>)
 800d868:	f7fe fd68 	bl	800c33c <USBD_RegisterClass>
 800d86c:	4603      	mov	r3, r0
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d001      	beq.n	800d876 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d872:	f7f4 f953 	bl	8001b1c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d876:	490c      	ldr	r1, [pc, #48]	@ (800d8a8 <MX_USB_DEVICE_Init+0x5c>)
 800d878:	4809      	ldr	r0, [pc, #36]	@ (800d8a0 <MX_USB_DEVICE_Init+0x54>)
 800d87a:	f7fe fc9f 	bl	800c1bc <USBD_CDC_RegisterInterface>
 800d87e:	4603      	mov	r3, r0
 800d880:	2b00      	cmp	r3, #0
 800d882:	d001      	beq.n	800d888 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d884:	f7f4 f94a 	bl	8001b1c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d888:	4805      	ldr	r0, [pc, #20]	@ (800d8a0 <MX_USB_DEVICE_Init+0x54>)
 800d88a:	f7fe fd8d 	bl	800c3a8 <USBD_Start>
 800d88e:	4603      	mov	r3, r0
 800d890:	2b00      	cmp	r3, #0
 800d892:	d001      	beq.n	800d898 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d894:	f7f4 f942 	bl	8001b1c <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d898:	bf00      	nop
 800d89a:	bd80      	pop	{r7, pc}
 800d89c:	20000154 	.word	0x20000154
 800d8a0:	20000c98 	.word	0x20000c98
 800d8a4:	200000b8 	.word	0x200000b8
 800d8a8:	20000140 	.word	0x20000140

0800d8ac <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d8ac:	b580      	push	{r7, lr}
 800d8ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d8b0:	2200      	movs	r2, #0
 800d8b2:	4905      	ldr	r1, [pc, #20]	@ (800d8c8 <CDC_Init_FS+0x1c>)
 800d8b4:	4805      	ldr	r0, [pc, #20]	@ (800d8cc <CDC_Init_FS+0x20>)
 800d8b6:	f7fe fc9b 	bl	800c1f0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d8ba:	4905      	ldr	r1, [pc, #20]	@ (800d8d0 <CDC_Init_FS+0x24>)
 800d8bc:	4803      	ldr	r0, [pc, #12]	@ (800d8cc <CDC_Init_FS+0x20>)
 800d8be:	f7fe fcb9 	bl	800c234 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d8c2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	bd80      	pop	{r7, pc}
 800d8c8:	20001374 	.word	0x20001374
 800d8cc:	20000c98 	.word	0x20000c98
 800d8d0:	20000f74 	.word	0x20000f74

0800d8d4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d8d4:	b480      	push	{r7}
 800d8d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d8d8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d8da:	4618      	mov	r0, r3
 800d8dc:	46bd      	mov	sp, r7
 800d8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8e2:	4770      	bx	lr

0800d8e4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d8e4:	b480      	push	{r7}
 800d8e6:	b083      	sub	sp, #12
 800d8e8:	af00      	add	r7, sp, #0
 800d8ea:	4603      	mov	r3, r0
 800d8ec:	6039      	str	r1, [r7, #0]
 800d8ee:	71fb      	strb	r3, [r7, #7]
 800d8f0:	4613      	mov	r3, r2
 800d8f2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d8f4:	79fb      	ldrb	r3, [r7, #7]
 800d8f6:	2b23      	cmp	r3, #35	@ 0x23
 800d8f8:	d85c      	bhi.n	800d9b4 <CDC_Control_FS+0xd0>
 800d8fa:	a201      	add	r2, pc, #4	@ (adr r2, 800d900 <CDC_Control_FS+0x1c>)
 800d8fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d900:	0800d9b5 	.word	0x0800d9b5
 800d904:	0800d9b5 	.word	0x0800d9b5
 800d908:	0800d9b5 	.word	0x0800d9b5
 800d90c:	0800d9b5 	.word	0x0800d9b5
 800d910:	0800d9b5 	.word	0x0800d9b5
 800d914:	0800d9b5 	.word	0x0800d9b5
 800d918:	0800d9b5 	.word	0x0800d9b5
 800d91c:	0800d9b5 	.word	0x0800d9b5
 800d920:	0800d9b5 	.word	0x0800d9b5
 800d924:	0800d9b5 	.word	0x0800d9b5
 800d928:	0800d9b5 	.word	0x0800d9b5
 800d92c:	0800d9b5 	.word	0x0800d9b5
 800d930:	0800d9b5 	.word	0x0800d9b5
 800d934:	0800d9b5 	.word	0x0800d9b5
 800d938:	0800d9b5 	.word	0x0800d9b5
 800d93c:	0800d9b5 	.word	0x0800d9b5
 800d940:	0800d9b5 	.word	0x0800d9b5
 800d944:	0800d9b5 	.word	0x0800d9b5
 800d948:	0800d9b5 	.word	0x0800d9b5
 800d94c:	0800d9b5 	.word	0x0800d9b5
 800d950:	0800d9b5 	.word	0x0800d9b5
 800d954:	0800d9b5 	.word	0x0800d9b5
 800d958:	0800d9b5 	.word	0x0800d9b5
 800d95c:	0800d9b5 	.word	0x0800d9b5
 800d960:	0800d9b5 	.word	0x0800d9b5
 800d964:	0800d9b5 	.word	0x0800d9b5
 800d968:	0800d9b5 	.word	0x0800d9b5
 800d96c:	0800d9b5 	.word	0x0800d9b5
 800d970:	0800d9b5 	.word	0x0800d9b5
 800d974:	0800d9b5 	.word	0x0800d9b5
 800d978:	0800d9b5 	.word	0x0800d9b5
 800d97c:	0800d9b5 	.word	0x0800d9b5
 800d980:	0800d991 	.word	0x0800d991
 800d984:	0800d9a3 	.word	0x0800d9a3
 800d988:	0800d9b5 	.word	0x0800d9b5
 800d98c:	0800d9b5 	.word	0x0800d9b5
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800d990:	4b0c      	ldr	r3, [pc, #48]	@ (800d9c4 <CDC_Control_FS+0xe0>)
 800d992:	683a      	ldr	r2, [r7, #0]
 800d994:	6810      	ldr	r0, [r2, #0]
 800d996:	6018      	str	r0, [r3, #0]
 800d998:	8891      	ldrh	r1, [r2, #4]
 800d99a:	7992      	ldrb	r2, [r2, #6]
 800d99c:	8099      	strh	r1, [r3, #4]
 800d99e:	719a      	strb	r2, [r3, #6]
    break;
 800d9a0:	e009      	b.n	800d9b6 <CDC_Control_FS+0xd2>

    case CDC_GET_LINE_CODING:
    	memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800d9a2:	683b      	ldr	r3, [r7, #0]
 800d9a4:	4a07      	ldr	r2, [pc, #28]	@ (800d9c4 <CDC_Control_FS+0xe0>)
 800d9a6:	6810      	ldr	r0, [r2, #0]
 800d9a8:	6018      	str	r0, [r3, #0]
 800d9aa:	8891      	ldrh	r1, [r2, #4]
 800d9ac:	7992      	ldrb	r2, [r2, #6]
 800d9ae:	8099      	strh	r1, [r3, #4]
 800d9b0:	719a      	strb	r2, [r3, #6]
    break;
 800d9b2:	e000      	b.n	800d9b6 <CDC_Control_FS+0xd2>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d9b4:	bf00      	nop
  }

  return (USBD_OK);
 800d9b6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	370c      	adds	r7, #12
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c2:	4770      	bx	lr
 800d9c4:	20000138 	.word	0x20000138

0800d9c8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d9c8:	b580      	push	{r7, lr}
 800d9ca:	b082      	sub	sp, #8
 800d9cc:	af00      	add	r7, sp, #0
 800d9ce:	6078      	str	r0, [r7, #4]
 800d9d0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d9d2:	6879      	ldr	r1, [r7, #4]
 800d9d4:	4805      	ldr	r0, [pc, #20]	@ (800d9ec <CDC_Receive_FS+0x24>)
 800d9d6:	f7fe fc2d 	bl	800c234 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d9da:	4804      	ldr	r0, [pc, #16]	@ (800d9ec <CDC_Receive_FS+0x24>)
 800d9dc:	f7fe fc48 	bl	800c270 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d9e0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	3708      	adds	r7, #8
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	bd80      	pop	{r7, pc}
 800d9ea:	bf00      	nop
 800d9ec:	20000c98 	.word	0x20000c98

0800d9f0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d9f0:	b480      	push	{r7}
 800d9f2:	b087      	sub	sp, #28
 800d9f4:	af00      	add	r7, sp, #0
 800d9f6:	60f8      	str	r0, [r7, #12]
 800d9f8:	60b9      	str	r1, [r7, #8]
 800d9fa:	4613      	mov	r3, r2
 800d9fc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d9fe:	2300      	movs	r3, #0
 800da00:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800da02:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800da06:	4618      	mov	r0, r3
 800da08:	371c      	adds	r7, #28
 800da0a:	46bd      	mov	sp, r7
 800da0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da10:	4770      	bx	lr
	...

0800da14 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800da14:	b480      	push	{r7}
 800da16:	b083      	sub	sp, #12
 800da18:	af00      	add	r7, sp, #0
 800da1a:	4603      	mov	r3, r0
 800da1c:	6039      	str	r1, [r7, #0]
 800da1e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800da20:	683b      	ldr	r3, [r7, #0]
 800da22:	2212      	movs	r2, #18
 800da24:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800da26:	4b03      	ldr	r3, [pc, #12]	@ (800da34 <USBD_FS_DeviceDescriptor+0x20>)
}
 800da28:	4618      	mov	r0, r3
 800da2a:	370c      	adds	r7, #12
 800da2c:	46bd      	mov	sp, r7
 800da2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da32:	4770      	bx	lr
 800da34:	20000174 	.word	0x20000174

0800da38 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800da38:	b480      	push	{r7}
 800da3a:	b083      	sub	sp, #12
 800da3c:	af00      	add	r7, sp, #0
 800da3e:	4603      	mov	r3, r0
 800da40:	6039      	str	r1, [r7, #0]
 800da42:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800da44:	683b      	ldr	r3, [r7, #0]
 800da46:	2204      	movs	r2, #4
 800da48:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800da4a:	4b03      	ldr	r3, [pc, #12]	@ (800da58 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800da4c:	4618      	mov	r0, r3
 800da4e:	370c      	adds	r7, #12
 800da50:	46bd      	mov	sp, r7
 800da52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da56:	4770      	bx	lr
 800da58:	20000194 	.word	0x20000194

0800da5c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800da5c:	b580      	push	{r7, lr}
 800da5e:	b082      	sub	sp, #8
 800da60:	af00      	add	r7, sp, #0
 800da62:	4603      	mov	r3, r0
 800da64:	6039      	str	r1, [r7, #0]
 800da66:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800da68:	79fb      	ldrb	r3, [r7, #7]
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d105      	bne.n	800da7a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800da6e:	683a      	ldr	r2, [r7, #0]
 800da70:	4907      	ldr	r1, [pc, #28]	@ (800da90 <USBD_FS_ProductStrDescriptor+0x34>)
 800da72:	4808      	ldr	r0, [pc, #32]	@ (800da94 <USBD_FS_ProductStrDescriptor+0x38>)
 800da74:	f7ff fdf6 	bl	800d664 <USBD_GetString>
 800da78:	e004      	b.n	800da84 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800da7a:	683a      	ldr	r2, [r7, #0]
 800da7c:	4904      	ldr	r1, [pc, #16]	@ (800da90 <USBD_FS_ProductStrDescriptor+0x34>)
 800da7e:	4805      	ldr	r0, [pc, #20]	@ (800da94 <USBD_FS_ProductStrDescriptor+0x38>)
 800da80:	f7ff fdf0 	bl	800d664 <USBD_GetString>
  }
  return USBD_StrDesc;
 800da84:	4b02      	ldr	r3, [pc, #8]	@ (800da90 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800da86:	4618      	mov	r0, r3
 800da88:	3708      	adds	r7, #8
 800da8a:	46bd      	mov	sp, r7
 800da8c:	bd80      	pop	{r7, pc}
 800da8e:	bf00      	nop
 800da90:	20001774 	.word	0x20001774
 800da94:	0800f10c 	.word	0x0800f10c

0800da98 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800da98:	b580      	push	{r7, lr}
 800da9a:	b082      	sub	sp, #8
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	4603      	mov	r3, r0
 800daa0:	6039      	str	r1, [r7, #0]
 800daa2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800daa4:	683a      	ldr	r2, [r7, #0]
 800daa6:	4904      	ldr	r1, [pc, #16]	@ (800dab8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800daa8:	4804      	ldr	r0, [pc, #16]	@ (800dabc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800daaa:	f7ff fddb 	bl	800d664 <USBD_GetString>
  return USBD_StrDesc;
 800daae:	4b02      	ldr	r3, [pc, #8]	@ (800dab8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800dab0:	4618      	mov	r0, r3
 800dab2:	3708      	adds	r7, #8
 800dab4:	46bd      	mov	sp, r7
 800dab6:	bd80      	pop	{r7, pc}
 800dab8:	20001774 	.word	0x20001774
 800dabc:	0800f124 	.word	0x0800f124

0800dac0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dac0:	b580      	push	{r7, lr}
 800dac2:	b082      	sub	sp, #8
 800dac4:	af00      	add	r7, sp, #0
 800dac6:	4603      	mov	r3, r0
 800dac8:	6039      	str	r1, [r7, #0]
 800daca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800dacc:	683b      	ldr	r3, [r7, #0]
 800dace:	221a      	movs	r2, #26
 800dad0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800dad2:	f000 f855 	bl	800db80 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800dad6:	4b02      	ldr	r3, [pc, #8]	@ (800dae0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800dad8:	4618      	mov	r0, r3
 800dada:	3708      	adds	r7, #8
 800dadc:	46bd      	mov	sp, r7
 800dade:	bd80      	pop	{r7, pc}
 800dae0:	20000198 	.word	0x20000198

0800dae4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dae4:	b580      	push	{r7, lr}
 800dae6:	b082      	sub	sp, #8
 800dae8:	af00      	add	r7, sp, #0
 800daea:	4603      	mov	r3, r0
 800daec:	6039      	str	r1, [r7, #0]
 800daee:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800daf0:	79fb      	ldrb	r3, [r7, #7]
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d105      	bne.n	800db02 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800daf6:	683a      	ldr	r2, [r7, #0]
 800daf8:	4907      	ldr	r1, [pc, #28]	@ (800db18 <USBD_FS_ConfigStrDescriptor+0x34>)
 800dafa:	4808      	ldr	r0, [pc, #32]	@ (800db1c <USBD_FS_ConfigStrDescriptor+0x38>)
 800dafc:	f7ff fdb2 	bl	800d664 <USBD_GetString>
 800db00:	e004      	b.n	800db0c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800db02:	683a      	ldr	r2, [r7, #0]
 800db04:	4904      	ldr	r1, [pc, #16]	@ (800db18 <USBD_FS_ConfigStrDescriptor+0x34>)
 800db06:	4805      	ldr	r0, [pc, #20]	@ (800db1c <USBD_FS_ConfigStrDescriptor+0x38>)
 800db08:	f7ff fdac 	bl	800d664 <USBD_GetString>
  }
  return USBD_StrDesc;
 800db0c:	4b02      	ldr	r3, [pc, #8]	@ (800db18 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800db0e:	4618      	mov	r0, r3
 800db10:	3708      	adds	r7, #8
 800db12:	46bd      	mov	sp, r7
 800db14:	bd80      	pop	{r7, pc}
 800db16:	bf00      	nop
 800db18:	20001774 	.word	0x20001774
 800db1c:	0800f138 	.word	0x0800f138

0800db20 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db20:	b580      	push	{r7, lr}
 800db22:	b082      	sub	sp, #8
 800db24:	af00      	add	r7, sp, #0
 800db26:	4603      	mov	r3, r0
 800db28:	6039      	str	r1, [r7, #0]
 800db2a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800db2c:	79fb      	ldrb	r3, [r7, #7]
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d105      	bne.n	800db3e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800db32:	683a      	ldr	r2, [r7, #0]
 800db34:	4907      	ldr	r1, [pc, #28]	@ (800db54 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800db36:	4808      	ldr	r0, [pc, #32]	@ (800db58 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800db38:	f7ff fd94 	bl	800d664 <USBD_GetString>
 800db3c:	e004      	b.n	800db48 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800db3e:	683a      	ldr	r2, [r7, #0]
 800db40:	4904      	ldr	r1, [pc, #16]	@ (800db54 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800db42:	4805      	ldr	r0, [pc, #20]	@ (800db58 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800db44:	f7ff fd8e 	bl	800d664 <USBD_GetString>
  }
  return USBD_StrDesc;
 800db48:	4b02      	ldr	r3, [pc, #8]	@ (800db54 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800db4a:	4618      	mov	r0, r3
 800db4c:	3708      	adds	r7, #8
 800db4e:	46bd      	mov	sp, r7
 800db50:	bd80      	pop	{r7, pc}
 800db52:	bf00      	nop
 800db54:	20001774 	.word	0x20001774
 800db58:	0800f144 	.word	0x0800f144

0800db5c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db5c:	b480      	push	{r7}
 800db5e:	b083      	sub	sp, #12
 800db60:	af00      	add	r7, sp, #0
 800db62:	4603      	mov	r3, r0
 800db64:	6039      	str	r1, [r7, #0]
 800db66:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800db68:	683b      	ldr	r3, [r7, #0]
 800db6a:	220c      	movs	r2, #12
 800db6c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800db6e:	4b03      	ldr	r3, [pc, #12]	@ (800db7c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800db70:	4618      	mov	r0, r3
 800db72:	370c      	adds	r7, #12
 800db74:	46bd      	mov	sp, r7
 800db76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db7a:	4770      	bx	lr
 800db7c:	20000188 	.word	0x20000188

0800db80 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800db80:	b580      	push	{r7, lr}
 800db82:	b084      	sub	sp, #16
 800db84:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800db86:	4b0f      	ldr	r3, [pc, #60]	@ (800dbc4 <Get_SerialNum+0x44>)
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800db8c:	4b0e      	ldr	r3, [pc, #56]	@ (800dbc8 <Get_SerialNum+0x48>)
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800db92:	4b0e      	ldr	r3, [pc, #56]	@ (800dbcc <Get_SerialNum+0x4c>)
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800db98:	68fa      	ldr	r2, [r7, #12]
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	4413      	add	r3, r2
 800db9e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d009      	beq.n	800dbba <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800dba6:	2208      	movs	r2, #8
 800dba8:	4909      	ldr	r1, [pc, #36]	@ (800dbd0 <Get_SerialNum+0x50>)
 800dbaa:	68f8      	ldr	r0, [r7, #12]
 800dbac:	f000 f814 	bl	800dbd8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800dbb0:	2204      	movs	r2, #4
 800dbb2:	4908      	ldr	r1, [pc, #32]	@ (800dbd4 <Get_SerialNum+0x54>)
 800dbb4:	68b8      	ldr	r0, [r7, #8]
 800dbb6:	f000 f80f 	bl	800dbd8 <IntToUnicode>
  }
}
 800dbba:	bf00      	nop
 800dbbc:	3710      	adds	r7, #16
 800dbbe:	46bd      	mov	sp, r7
 800dbc0:	bd80      	pop	{r7, pc}
 800dbc2:	bf00      	nop
 800dbc4:	1fff7590 	.word	0x1fff7590
 800dbc8:	1fff7594 	.word	0x1fff7594
 800dbcc:	1fff7598 	.word	0x1fff7598
 800dbd0:	2000019a 	.word	0x2000019a
 800dbd4:	200001aa 	.word	0x200001aa

0800dbd8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800dbd8:	b480      	push	{r7}
 800dbda:	b087      	sub	sp, #28
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	60f8      	str	r0, [r7, #12]
 800dbe0:	60b9      	str	r1, [r7, #8]
 800dbe2:	4613      	mov	r3, r2
 800dbe4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800dbe6:	2300      	movs	r3, #0
 800dbe8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800dbea:	2300      	movs	r3, #0
 800dbec:	75fb      	strb	r3, [r7, #23]
 800dbee:	e027      	b.n	800dc40 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	0f1b      	lsrs	r3, r3, #28
 800dbf4:	2b09      	cmp	r3, #9
 800dbf6:	d80b      	bhi.n	800dc10 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	0f1b      	lsrs	r3, r3, #28
 800dbfc:	b2da      	uxtb	r2, r3
 800dbfe:	7dfb      	ldrb	r3, [r7, #23]
 800dc00:	005b      	lsls	r3, r3, #1
 800dc02:	4619      	mov	r1, r3
 800dc04:	68bb      	ldr	r3, [r7, #8]
 800dc06:	440b      	add	r3, r1
 800dc08:	3230      	adds	r2, #48	@ 0x30
 800dc0a:	b2d2      	uxtb	r2, r2
 800dc0c:	701a      	strb	r2, [r3, #0]
 800dc0e:	e00a      	b.n	800dc26 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	0f1b      	lsrs	r3, r3, #28
 800dc14:	b2da      	uxtb	r2, r3
 800dc16:	7dfb      	ldrb	r3, [r7, #23]
 800dc18:	005b      	lsls	r3, r3, #1
 800dc1a:	4619      	mov	r1, r3
 800dc1c:	68bb      	ldr	r3, [r7, #8]
 800dc1e:	440b      	add	r3, r1
 800dc20:	3237      	adds	r2, #55	@ 0x37
 800dc22:	b2d2      	uxtb	r2, r2
 800dc24:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	011b      	lsls	r3, r3, #4
 800dc2a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800dc2c:	7dfb      	ldrb	r3, [r7, #23]
 800dc2e:	005b      	lsls	r3, r3, #1
 800dc30:	3301      	adds	r3, #1
 800dc32:	68ba      	ldr	r2, [r7, #8]
 800dc34:	4413      	add	r3, r2
 800dc36:	2200      	movs	r2, #0
 800dc38:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800dc3a:	7dfb      	ldrb	r3, [r7, #23]
 800dc3c:	3301      	adds	r3, #1
 800dc3e:	75fb      	strb	r3, [r7, #23]
 800dc40:	7dfa      	ldrb	r2, [r7, #23]
 800dc42:	79fb      	ldrb	r3, [r7, #7]
 800dc44:	429a      	cmp	r2, r3
 800dc46:	d3d3      	bcc.n	800dbf0 <IntToUnicode+0x18>
  }
}
 800dc48:	bf00      	nop
 800dc4a:	bf00      	nop
 800dc4c:	371c      	adds	r7, #28
 800dc4e:	46bd      	mov	sp, r7
 800dc50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc54:	4770      	bx	lr
	...

0800dc58 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800dc58:	b580      	push	{r7, lr}
 800dc5a:	b096      	sub	sp, #88	@ 0x58
 800dc5c:	af00      	add	r7, sp, #0
 800dc5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800dc60:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800dc64:	2200      	movs	r2, #0
 800dc66:	601a      	str	r2, [r3, #0]
 800dc68:	605a      	str	r2, [r3, #4]
 800dc6a:	609a      	str	r2, [r3, #8]
 800dc6c:	60da      	str	r2, [r3, #12]
 800dc6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800dc70:	f107 0310 	add.w	r3, r7, #16
 800dc74:	2234      	movs	r2, #52	@ 0x34
 800dc76:	2100      	movs	r1, #0
 800dc78:	4618      	mov	r0, r3
 800dc7a:	f000 fbc9 	bl	800e410 <memset>
  if(pcdHandle->Instance==USB)
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	4a24      	ldr	r2, [pc, #144]	@ (800dd14 <HAL_PCD_MspInit+0xbc>)
 800dc84:	4293      	cmp	r3, r2
 800dc86:	d140      	bne.n	800dd0a <HAL_PCD_MspInit+0xb2>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800dc88:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800dc8c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800dc8e:	2300      	movs	r3, #0
 800dc90:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800dc92:	f107 0310 	add.w	r3, r7, #16
 800dc96:	4618      	mov	r0, r3
 800dc98:	f7fb fe34 	bl	8009904 <HAL_RCCEx_PeriphCLKConfig>
 800dc9c:	4603      	mov	r3, r0
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d001      	beq.n	800dca6 <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 800dca2:	f7f3 ff3b 	bl	8001b1c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800dca6:	4b1c      	ldr	r3, [pc, #112]	@ (800dd18 <HAL_PCD_MspInit+0xc0>)
 800dca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dcaa:	4a1b      	ldr	r2, [pc, #108]	@ (800dd18 <HAL_PCD_MspInit+0xc0>)
 800dcac:	f043 0301 	orr.w	r3, r3, #1
 800dcb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800dcb2:	4b19      	ldr	r3, [pc, #100]	@ (800dd18 <HAL_PCD_MspInit+0xc0>)
 800dcb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dcb6:	f003 0301 	and.w	r3, r3, #1
 800dcba:	60fb      	str	r3, [r7, #12]
 800dcbc:	68fb      	ldr	r3, [r7, #12]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800dcbe:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800dcc2:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dcc4:	2302      	movs	r3, #2
 800dcc6:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dcc8:	2300      	movs	r3, #0
 800dcca:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dccc:	2303      	movs	r3, #3
 800dcce:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF10_USB_FS;
 800dcd0:	230a      	movs	r3, #10
 800dcd2:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800dcd4:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800dcd8:	4619      	mov	r1, r3
 800dcda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800dcde:	f7f8 fa47 	bl	8006170 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800dce2:	4b0d      	ldr	r3, [pc, #52]	@ (800dd18 <HAL_PCD_MspInit+0xc0>)
 800dce4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dce6:	4a0c      	ldr	r2, [pc, #48]	@ (800dd18 <HAL_PCD_MspInit+0xc0>)
 800dce8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800dcec:	6593      	str	r3, [r2, #88]	@ 0x58
 800dcee:	4b0a      	ldr	r3, [pc, #40]	@ (800dd18 <HAL_PCD_MspInit+0xc0>)
 800dcf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dcf2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800dcf6:	60bb      	str	r3, [r7, #8]
 800dcf8:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 800dcfa:	2200      	movs	r2, #0
 800dcfc:	2100      	movs	r1, #0
 800dcfe:	2043      	movs	r0, #67	@ 0x43
 800dd00:	f7f8 f9ff 	bl	8006102 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 800dd04:	2043      	movs	r0, #67	@ 0x43
 800dd06:	f7f8 fa18 	bl	800613a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800dd0a:	bf00      	nop
 800dd0c:	3758      	adds	r7, #88	@ 0x58
 800dd0e:	46bd      	mov	sp, r7
 800dd10:	bd80      	pop	{r7, pc}
 800dd12:	bf00      	nop
 800dd14:	40006800 	.word	0x40006800
 800dd18:	40021000 	.word	0x40021000

0800dd1c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd1c:	b580      	push	{r7, lr}
 800dd1e:	b082      	sub	sp, #8
 800dd20:	af00      	add	r7, sp, #0
 800dd22:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	f8d3 22dc 	ldr.w	r2, [r3, #732]	@ 0x2dc
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800dd30:	4619      	mov	r1, r3
 800dd32:	4610      	mov	r0, r2
 800dd34:	f7fe fb85 	bl	800c442 <USBD_LL_SetupStage>
}
 800dd38:	bf00      	nop
 800dd3a:	3708      	adds	r7, #8
 800dd3c:	46bd      	mov	sp, r7
 800dd3e:	bd80      	pop	{r7, pc}

0800dd40 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd40:	b580      	push	{r7, lr}
 800dd42:	b082      	sub	sp, #8
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	6078      	str	r0, [r7, #4]
 800dd48:	460b      	mov	r3, r1
 800dd4a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	f8d3 02dc 	ldr.w	r0, [r3, #732]	@ 0x2dc
 800dd52:	78fa      	ldrb	r2, [r7, #3]
 800dd54:	6879      	ldr	r1, [r7, #4]
 800dd56:	4613      	mov	r3, r2
 800dd58:	009b      	lsls	r3, r3, #2
 800dd5a:	4413      	add	r3, r2
 800dd5c:	00db      	lsls	r3, r3, #3
 800dd5e:	440b      	add	r3, r1
 800dd60:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800dd64:	681a      	ldr	r2, [r3, #0]
 800dd66:	78fb      	ldrb	r3, [r7, #3]
 800dd68:	4619      	mov	r1, r3
 800dd6a:	f7fe fbbf 	bl	800c4ec <USBD_LL_DataOutStage>
}
 800dd6e:	bf00      	nop
 800dd70:	3708      	adds	r7, #8
 800dd72:	46bd      	mov	sp, r7
 800dd74:	bd80      	pop	{r7, pc}

0800dd76 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd76:	b580      	push	{r7, lr}
 800dd78:	b082      	sub	sp, #8
 800dd7a:	af00      	add	r7, sp, #0
 800dd7c:	6078      	str	r0, [r7, #4]
 800dd7e:	460b      	mov	r3, r1
 800dd80:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	f8d3 02dc 	ldr.w	r0, [r3, #732]	@ 0x2dc
 800dd88:	78fa      	ldrb	r2, [r7, #3]
 800dd8a:	6879      	ldr	r1, [r7, #4]
 800dd8c:	4613      	mov	r3, r2
 800dd8e:	009b      	lsls	r3, r3, #2
 800dd90:	4413      	add	r3, r2
 800dd92:	00db      	lsls	r3, r3, #3
 800dd94:	440b      	add	r3, r1
 800dd96:	3324      	adds	r3, #36	@ 0x24
 800dd98:	681a      	ldr	r2, [r3, #0]
 800dd9a:	78fb      	ldrb	r3, [r7, #3]
 800dd9c:	4619      	mov	r1, r3
 800dd9e:	f7fe fc61 	bl	800c664 <USBD_LL_DataInStage>
}
 800dda2:	bf00      	nop
 800dda4:	3708      	adds	r7, #8
 800dda6:	46bd      	mov	sp, r7
 800dda8:	bd80      	pop	{r7, pc}

0800ddaa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ddaa:	b580      	push	{r7, lr}
 800ddac:	b082      	sub	sp, #8
 800ddae:	af00      	add	r7, sp, #0
 800ddb0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800ddb8:	4618      	mov	r0, r3
 800ddba:	f7fe fda5 	bl	800c908 <USBD_LL_SOF>
}
 800ddbe:	bf00      	nop
 800ddc0:	3708      	adds	r7, #8
 800ddc2:	46bd      	mov	sp, r7
 800ddc4:	bd80      	pop	{r7, pc}

0800ddc6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ddc6:	b580      	push	{r7, lr}
 800ddc8:	b084      	sub	sp, #16
 800ddca:	af00      	add	r7, sp, #0
 800ddcc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ddce:	2301      	movs	r3, #1
 800ddd0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	799b      	ldrb	r3, [r3, #6]
 800ddd6:	2b02      	cmp	r3, #2
 800ddd8:	d001      	beq.n	800ddde <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ddda:	f7f3 fe9f 	bl	8001b1c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800dde4:	7bfa      	ldrb	r2, [r7, #15]
 800dde6:	4611      	mov	r1, r2
 800dde8:	4618      	mov	r0, r3
 800ddea:	f7fe fd49 	bl	800c880 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	f7fe fcf0 	bl	800c7da <USBD_LL_Reset>
}
 800ddfa:	bf00      	nop
 800ddfc:	3710      	adds	r7, #16
 800ddfe:	46bd      	mov	sp, r7
 800de00:	bd80      	pop	{r7, pc}
	...

0800de04 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de04:	b580      	push	{r7, lr}
 800de06:	b082      	sub	sp, #8
 800de08:	af00      	add	r7, sp, #0
 800de0a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800de12:	4618      	mov	r0, r3
 800de14:	f7fe fd44 	bl	800c8a0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	7a9b      	ldrb	r3, [r3, #10]
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d005      	beq.n	800de2c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800de20:	4b04      	ldr	r3, [pc, #16]	@ (800de34 <HAL_PCD_SuspendCallback+0x30>)
 800de22:	691b      	ldr	r3, [r3, #16]
 800de24:	4a03      	ldr	r2, [pc, #12]	@ (800de34 <HAL_PCD_SuspendCallback+0x30>)
 800de26:	f043 0306 	orr.w	r3, r3, #6
 800de2a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800de2c:	bf00      	nop
 800de2e:	3708      	adds	r7, #8
 800de30:	46bd      	mov	sp, r7
 800de32:	bd80      	pop	{r7, pc}
 800de34:	e000ed00 	.word	0xe000ed00

0800de38 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de38:	b580      	push	{r7, lr}
 800de3a:	b082      	sub	sp, #8
 800de3c:	af00      	add	r7, sp, #0
 800de3e:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	7a9b      	ldrb	r3, [r3, #10]
 800de44:	2b00      	cmp	r3, #0
 800de46:	d007      	beq.n	800de58 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800de48:	4b08      	ldr	r3, [pc, #32]	@ (800de6c <HAL_PCD_ResumeCallback+0x34>)
 800de4a:	691b      	ldr	r3, [r3, #16]
 800de4c:	4a07      	ldr	r2, [pc, #28]	@ (800de6c <HAL_PCD_ResumeCallback+0x34>)
 800de4e:	f023 0306 	bic.w	r3, r3, #6
 800de52:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800de54:	f000 fab4 	bl	800e3c0 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800de5e:	4618      	mov	r0, r3
 800de60:	f7fe fd3a 	bl	800c8d8 <USBD_LL_Resume>
}
 800de64:	bf00      	nop
 800de66:	3708      	adds	r7, #8
 800de68:	46bd      	mov	sp, r7
 800de6a:	bd80      	pop	{r7, pc}
 800de6c:	e000ed00 	.word	0xe000ed00

0800de70 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800de70:	b580      	push	{r7, lr}
 800de72:	b082      	sub	sp, #8
 800de74:	af00      	add	r7, sp, #0
 800de76:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 800de78:	f7fa fee6 	bl	8008c48 <HAL_PWREx_EnableVddUSB>
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800de7c:	4a2b      	ldr	r2, [pc, #172]	@ (800df2c <USBD_LL_Init+0xbc>)
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	f8c2 32dc 	str.w	r3, [r2, #732]	@ 0x2dc
  pdev->pData = &hpcd_USB_FS;
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	4a29      	ldr	r2, [pc, #164]	@ (800df2c <USBD_LL_Init+0xbc>)
 800de88:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_FS.Instance = USB;
 800de8c:	4b27      	ldr	r3, [pc, #156]	@ (800df2c <USBD_LL_Init+0xbc>)
 800de8e:	4a28      	ldr	r2, [pc, #160]	@ (800df30 <USBD_LL_Init+0xc0>)
 800de90:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800de92:	4b26      	ldr	r3, [pc, #152]	@ (800df2c <USBD_LL_Init+0xbc>)
 800de94:	2208      	movs	r2, #8
 800de96:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800de98:	4b24      	ldr	r3, [pc, #144]	@ (800df2c <USBD_LL_Init+0xbc>)
 800de9a:	2202      	movs	r2, #2
 800de9c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800de9e:	4b23      	ldr	r3, [pc, #140]	@ (800df2c <USBD_LL_Init+0xbc>)
 800dea0:	2202      	movs	r2, #2
 800dea2:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800dea4:	4b21      	ldr	r3, [pc, #132]	@ (800df2c <USBD_LL_Init+0xbc>)
 800dea6:	2200      	movs	r2, #0
 800dea8:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800deaa:	4b20      	ldr	r3, [pc, #128]	@ (800df2c <USBD_LL_Init+0xbc>)
 800deac:	2200      	movs	r2, #0
 800deae:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800deb0:	4b1e      	ldr	r3, [pc, #120]	@ (800df2c <USBD_LL_Init+0xbc>)
 800deb2:	2200      	movs	r2, #0
 800deb4:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800deb6:	4b1d      	ldr	r3, [pc, #116]	@ (800df2c <USBD_LL_Init+0xbc>)
 800deb8:	2200      	movs	r2, #0
 800deba:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800debc:	481b      	ldr	r0, [pc, #108]	@ (800df2c <USBD_LL_Init+0xbc>)
 800debe:	f7f9 f8e0 	bl	8007082 <HAL_PCD_Init>
 800dec2:	4603      	mov	r3, r0
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d001      	beq.n	800decc <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 800dec8:	f7f3 fe28 	bl	8001b1c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ded2:	2318      	movs	r3, #24
 800ded4:	2200      	movs	r2, #0
 800ded6:	2100      	movs	r1, #0
 800ded8:	f7fa fde5 	bl	8008aa6 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800dee2:	2358      	movs	r3, #88	@ 0x58
 800dee4:	2200      	movs	r2, #0
 800dee6:	2180      	movs	r1, #128	@ 0x80
 800dee8:	f7fa fddd 	bl	8008aa6 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800def2:	23c0      	movs	r3, #192	@ 0xc0
 800def4:	2200      	movs	r2, #0
 800def6:	2181      	movs	r1, #129	@ 0x81
 800def8:	f7fa fdd5 	bl	8008aa6 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800df02:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800df06:	2200      	movs	r2, #0
 800df08:	2101      	movs	r1, #1
 800df0a:	f7fa fdcc 	bl	8008aa6 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800df14:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800df18:	2200      	movs	r2, #0
 800df1a:	2182      	movs	r1, #130	@ 0x82
 800df1c:	f7fa fdc3 	bl	8008aa6 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800df20:	2300      	movs	r3, #0
}
 800df22:	4618      	mov	r0, r3
 800df24:	3708      	adds	r7, #8
 800df26:	46bd      	mov	sp, r7
 800df28:	bd80      	pop	{r7, pc}
 800df2a:	bf00      	nop
 800df2c:	20001974 	.word	0x20001974
 800df30:	40006800 	.word	0x40006800

0800df34 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800df34:	b580      	push	{r7, lr}
 800df36:	b084      	sub	sp, #16
 800df38:	af00      	add	r7, sp, #0
 800df3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800df3c:	2300      	movs	r3, #0
 800df3e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800df40:	2300      	movs	r3, #0
 800df42:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800df4a:	4618      	mov	r0, r3
 800df4c:	f7f9 f996 	bl	800727c <HAL_PCD_Start>
 800df50:	4603      	mov	r3, r0
 800df52:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800df54:	7bbb      	ldrb	r3, [r7, #14]
 800df56:	2b03      	cmp	r3, #3
 800df58:	d816      	bhi.n	800df88 <USBD_LL_Start+0x54>
 800df5a:	a201      	add	r2, pc, #4	@ (adr r2, 800df60 <USBD_LL_Start+0x2c>)
 800df5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df60:	0800df71 	.word	0x0800df71
 800df64:	0800df77 	.word	0x0800df77
 800df68:	0800df7d 	.word	0x0800df7d
 800df6c:	0800df83 	.word	0x0800df83
    case HAL_OK :
      usb_status = USBD_OK;
 800df70:	2300      	movs	r3, #0
 800df72:	73fb      	strb	r3, [r7, #15]
    break;
 800df74:	e00b      	b.n	800df8e <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800df76:	2303      	movs	r3, #3
 800df78:	73fb      	strb	r3, [r7, #15]
    break;
 800df7a:	e008      	b.n	800df8e <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800df7c:	2301      	movs	r3, #1
 800df7e:	73fb      	strb	r3, [r7, #15]
    break;
 800df80:	e005      	b.n	800df8e <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800df82:	2303      	movs	r3, #3
 800df84:	73fb      	strb	r3, [r7, #15]
    break;
 800df86:	e002      	b.n	800df8e <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800df88:	2303      	movs	r3, #3
 800df8a:	73fb      	strb	r3, [r7, #15]
    break;
 800df8c:	bf00      	nop
  }
  return usb_status;
 800df8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800df90:	4618      	mov	r0, r3
 800df92:	3710      	adds	r7, #16
 800df94:	46bd      	mov	sp, r7
 800df96:	bd80      	pop	{r7, pc}

0800df98 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800df98:	b580      	push	{r7, lr}
 800df9a:	b084      	sub	sp, #16
 800df9c:	af00      	add	r7, sp, #0
 800df9e:	6078      	str	r0, [r7, #4]
 800dfa0:	4608      	mov	r0, r1
 800dfa2:	4611      	mov	r1, r2
 800dfa4:	461a      	mov	r2, r3
 800dfa6:	4603      	mov	r3, r0
 800dfa8:	70fb      	strb	r3, [r7, #3]
 800dfaa:	460b      	mov	r3, r1
 800dfac:	70bb      	strb	r3, [r7, #2]
 800dfae:	4613      	mov	r3, r2
 800dfb0:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dfb2:	2300      	movs	r3, #0
 800dfb4:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dfb6:	2300      	movs	r3, #0
 800dfb8:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800dfc0:	78bb      	ldrb	r3, [r7, #2]
 800dfc2:	883a      	ldrh	r2, [r7, #0]
 800dfc4:	78f9      	ldrb	r1, [r7, #3]
 800dfc6:	f7f9 fac6 	bl	8007556 <HAL_PCD_EP_Open>
 800dfca:	4603      	mov	r3, r0
 800dfcc:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800dfce:	7bbb      	ldrb	r3, [r7, #14]
 800dfd0:	2b03      	cmp	r3, #3
 800dfd2:	d817      	bhi.n	800e004 <USBD_LL_OpenEP+0x6c>
 800dfd4:	a201      	add	r2, pc, #4	@ (adr r2, 800dfdc <USBD_LL_OpenEP+0x44>)
 800dfd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfda:	bf00      	nop
 800dfdc:	0800dfed 	.word	0x0800dfed
 800dfe0:	0800dff3 	.word	0x0800dff3
 800dfe4:	0800dff9 	.word	0x0800dff9
 800dfe8:	0800dfff 	.word	0x0800dfff
    case HAL_OK :
      usb_status = USBD_OK;
 800dfec:	2300      	movs	r3, #0
 800dfee:	73fb      	strb	r3, [r7, #15]
    break;
 800dff0:	e00b      	b.n	800e00a <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800dff2:	2303      	movs	r3, #3
 800dff4:	73fb      	strb	r3, [r7, #15]
    break;
 800dff6:	e008      	b.n	800e00a <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800dff8:	2301      	movs	r3, #1
 800dffa:	73fb      	strb	r3, [r7, #15]
    break;
 800dffc:	e005      	b.n	800e00a <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800dffe:	2303      	movs	r3, #3
 800e000:	73fb      	strb	r3, [r7, #15]
    break;
 800e002:	e002      	b.n	800e00a <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800e004:	2303      	movs	r3, #3
 800e006:	73fb      	strb	r3, [r7, #15]
    break;
 800e008:	bf00      	nop
  }
  return usb_status;
 800e00a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e00c:	4618      	mov	r0, r3
 800e00e:	3710      	adds	r7, #16
 800e010:	46bd      	mov	sp, r7
 800e012:	bd80      	pop	{r7, pc}

0800e014 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e014:	b580      	push	{r7, lr}
 800e016:	b084      	sub	sp, #16
 800e018:	af00      	add	r7, sp, #0
 800e01a:	6078      	str	r0, [r7, #4]
 800e01c:	460b      	mov	r3, r1
 800e01e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e020:	2300      	movs	r3, #0
 800e022:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e024:	2300      	movs	r3, #0
 800e026:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e02e:	78fa      	ldrb	r2, [r7, #3]
 800e030:	4611      	mov	r1, r2
 800e032:	4618      	mov	r0, r3
 800e034:	f7f9 faee 	bl	8007614 <HAL_PCD_EP_Close>
 800e038:	4603      	mov	r3, r0
 800e03a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800e03c:	7bbb      	ldrb	r3, [r7, #14]
 800e03e:	2b03      	cmp	r3, #3
 800e040:	d816      	bhi.n	800e070 <USBD_LL_CloseEP+0x5c>
 800e042:	a201      	add	r2, pc, #4	@ (adr r2, 800e048 <USBD_LL_CloseEP+0x34>)
 800e044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e048:	0800e059 	.word	0x0800e059
 800e04c:	0800e05f 	.word	0x0800e05f
 800e050:	0800e065 	.word	0x0800e065
 800e054:	0800e06b 	.word	0x0800e06b
    case HAL_OK :
      usb_status = USBD_OK;
 800e058:	2300      	movs	r3, #0
 800e05a:	73fb      	strb	r3, [r7, #15]
    break;
 800e05c:	e00b      	b.n	800e076 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e05e:	2303      	movs	r3, #3
 800e060:	73fb      	strb	r3, [r7, #15]
    break;
 800e062:	e008      	b.n	800e076 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e064:	2301      	movs	r3, #1
 800e066:	73fb      	strb	r3, [r7, #15]
    break;
 800e068:	e005      	b.n	800e076 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e06a:	2303      	movs	r3, #3
 800e06c:	73fb      	strb	r3, [r7, #15]
    break;
 800e06e:	e002      	b.n	800e076 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800e070:	2303      	movs	r3, #3
 800e072:	73fb      	strb	r3, [r7, #15]
    break;
 800e074:	bf00      	nop
  }
  return usb_status;
 800e076:	7bfb      	ldrb	r3, [r7, #15]
}
 800e078:	4618      	mov	r0, r3
 800e07a:	3710      	adds	r7, #16
 800e07c:	46bd      	mov	sp, r7
 800e07e:	bd80      	pop	{r7, pc}

0800e080 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e080:	b580      	push	{r7, lr}
 800e082:	b084      	sub	sp, #16
 800e084:	af00      	add	r7, sp, #0
 800e086:	6078      	str	r0, [r7, #4]
 800e088:	460b      	mov	r3, r1
 800e08a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e08c:	2300      	movs	r3, #0
 800e08e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e090:	2300      	movs	r3, #0
 800e092:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e09a:	78fa      	ldrb	r2, [r7, #3]
 800e09c:	4611      	mov	r1, r2
 800e09e:	4618      	mov	r0, r3
 800e0a0:	f7f9 fb80 	bl	80077a4 <HAL_PCD_EP_SetStall>
 800e0a4:	4603      	mov	r3, r0
 800e0a6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800e0a8:	7bbb      	ldrb	r3, [r7, #14]
 800e0aa:	2b03      	cmp	r3, #3
 800e0ac:	d816      	bhi.n	800e0dc <USBD_LL_StallEP+0x5c>
 800e0ae:	a201      	add	r2, pc, #4	@ (adr r2, 800e0b4 <USBD_LL_StallEP+0x34>)
 800e0b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0b4:	0800e0c5 	.word	0x0800e0c5
 800e0b8:	0800e0cb 	.word	0x0800e0cb
 800e0bc:	0800e0d1 	.word	0x0800e0d1
 800e0c0:	0800e0d7 	.word	0x0800e0d7
    case HAL_OK :
      usb_status = USBD_OK;
 800e0c4:	2300      	movs	r3, #0
 800e0c6:	73fb      	strb	r3, [r7, #15]
    break;
 800e0c8:	e00b      	b.n	800e0e2 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e0ca:	2303      	movs	r3, #3
 800e0cc:	73fb      	strb	r3, [r7, #15]
    break;
 800e0ce:	e008      	b.n	800e0e2 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e0d0:	2301      	movs	r3, #1
 800e0d2:	73fb      	strb	r3, [r7, #15]
    break;
 800e0d4:	e005      	b.n	800e0e2 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e0d6:	2303      	movs	r3, #3
 800e0d8:	73fb      	strb	r3, [r7, #15]
    break;
 800e0da:	e002      	b.n	800e0e2 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800e0dc:	2303      	movs	r3, #3
 800e0de:	73fb      	strb	r3, [r7, #15]
    break;
 800e0e0:	bf00      	nop
  }
  return usb_status;
 800e0e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0e4:	4618      	mov	r0, r3
 800e0e6:	3710      	adds	r7, #16
 800e0e8:	46bd      	mov	sp, r7
 800e0ea:	bd80      	pop	{r7, pc}

0800e0ec <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	b084      	sub	sp, #16
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	6078      	str	r0, [r7, #4]
 800e0f4:	460b      	mov	r3, r1
 800e0f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e0f8:	2300      	movs	r3, #0
 800e0fa:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e0fc:	2300      	movs	r3, #0
 800e0fe:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e106:	78fa      	ldrb	r2, [r7, #3]
 800e108:	4611      	mov	r1, r2
 800e10a:	4618      	mov	r0, r3
 800e10c:	f7f9 fbaa 	bl	8007864 <HAL_PCD_EP_ClrStall>
 800e110:	4603      	mov	r3, r0
 800e112:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800e114:	7bbb      	ldrb	r3, [r7, #14]
 800e116:	2b03      	cmp	r3, #3
 800e118:	d816      	bhi.n	800e148 <USBD_LL_ClearStallEP+0x5c>
 800e11a:	a201      	add	r2, pc, #4	@ (adr r2, 800e120 <USBD_LL_ClearStallEP+0x34>)
 800e11c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e120:	0800e131 	.word	0x0800e131
 800e124:	0800e137 	.word	0x0800e137
 800e128:	0800e13d 	.word	0x0800e13d
 800e12c:	0800e143 	.word	0x0800e143
    case HAL_OK :
      usb_status = USBD_OK;
 800e130:	2300      	movs	r3, #0
 800e132:	73fb      	strb	r3, [r7, #15]
    break;
 800e134:	e00b      	b.n	800e14e <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e136:	2303      	movs	r3, #3
 800e138:	73fb      	strb	r3, [r7, #15]
    break;
 800e13a:	e008      	b.n	800e14e <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e13c:	2301      	movs	r3, #1
 800e13e:	73fb      	strb	r3, [r7, #15]
    break;
 800e140:	e005      	b.n	800e14e <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e142:	2303      	movs	r3, #3
 800e144:	73fb      	strb	r3, [r7, #15]
    break;
 800e146:	e002      	b.n	800e14e <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800e148:	2303      	movs	r3, #3
 800e14a:	73fb      	strb	r3, [r7, #15]
    break;
 800e14c:	bf00      	nop
  }
  return usb_status;
 800e14e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e150:	4618      	mov	r0, r3
 800e152:	3710      	adds	r7, #16
 800e154:	46bd      	mov	sp, r7
 800e156:	bd80      	pop	{r7, pc}

0800e158 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e158:	b480      	push	{r7}
 800e15a:	b085      	sub	sp, #20
 800e15c:	af00      	add	r7, sp, #0
 800e15e:	6078      	str	r0, [r7, #4]
 800e160:	460b      	mov	r3, r1
 800e162:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e16a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e16c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e170:	2b00      	cmp	r3, #0
 800e172:	da0b      	bge.n	800e18c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e174:	78fb      	ldrb	r3, [r7, #3]
 800e176:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e17a:	68f9      	ldr	r1, [r7, #12]
 800e17c:	4613      	mov	r3, r2
 800e17e:	009b      	lsls	r3, r3, #2
 800e180:	4413      	add	r3, r2
 800e182:	00db      	lsls	r3, r3, #3
 800e184:	440b      	add	r3, r1
 800e186:	3312      	adds	r3, #18
 800e188:	781b      	ldrb	r3, [r3, #0]
 800e18a:	e00b      	b.n	800e1a4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e18c:	78fb      	ldrb	r3, [r7, #3]
 800e18e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e192:	68f9      	ldr	r1, [r7, #12]
 800e194:	4613      	mov	r3, r2
 800e196:	009b      	lsls	r3, r3, #2
 800e198:	4413      	add	r3, r2
 800e19a:	00db      	lsls	r3, r3, #3
 800e19c:	440b      	add	r3, r1
 800e19e:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800e1a2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	3714      	adds	r7, #20
 800e1a8:	46bd      	mov	sp, r7
 800e1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ae:	4770      	bx	lr

0800e1b0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b084      	sub	sp, #16
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	6078      	str	r0, [r7, #4]
 800e1b8:	460b      	mov	r3, r1
 800e1ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1bc:	2300      	movs	r3, #0
 800e1be:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e1c0:	2300      	movs	r3, #0
 800e1c2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e1ca:	78fa      	ldrb	r2, [r7, #3]
 800e1cc:	4611      	mov	r1, r2
 800e1ce:	4618      	mov	r0, r3
 800e1d0:	f7f9 f99d 	bl	800750e <HAL_PCD_SetAddress>
 800e1d4:	4603      	mov	r3, r0
 800e1d6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800e1d8:	7bbb      	ldrb	r3, [r7, #14]
 800e1da:	2b03      	cmp	r3, #3
 800e1dc:	d816      	bhi.n	800e20c <USBD_LL_SetUSBAddress+0x5c>
 800e1de:	a201      	add	r2, pc, #4	@ (adr r2, 800e1e4 <USBD_LL_SetUSBAddress+0x34>)
 800e1e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1e4:	0800e1f5 	.word	0x0800e1f5
 800e1e8:	0800e1fb 	.word	0x0800e1fb
 800e1ec:	0800e201 	.word	0x0800e201
 800e1f0:	0800e207 	.word	0x0800e207
    case HAL_OK :
      usb_status = USBD_OK;
 800e1f4:	2300      	movs	r3, #0
 800e1f6:	73fb      	strb	r3, [r7, #15]
    break;
 800e1f8:	e00b      	b.n	800e212 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e1fa:	2303      	movs	r3, #3
 800e1fc:	73fb      	strb	r3, [r7, #15]
    break;
 800e1fe:	e008      	b.n	800e212 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e200:	2301      	movs	r3, #1
 800e202:	73fb      	strb	r3, [r7, #15]
    break;
 800e204:	e005      	b.n	800e212 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e206:	2303      	movs	r3, #3
 800e208:	73fb      	strb	r3, [r7, #15]
    break;
 800e20a:	e002      	b.n	800e212 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800e20c:	2303      	movs	r3, #3
 800e20e:	73fb      	strb	r3, [r7, #15]
    break;
 800e210:	bf00      	nop
  }
  return usb_status;
 800e212:	7bfb      	ldrb	r3, [r7, #15]
}
 800e214:	4618      	mov	r0, r3
 800e216:	3710      	adds	r7, #16
 800e218:	46bd      	mov	sp, r7
 800e21a:	bd80      	pop	{r7, pc}

0800e21c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e21c:	b580      	push	{r7, lr}
 800e21e:	b086      	sub	sp, #24
 800e220:	af00      	add	r7, sp, #0
 800e222:	60f8      	str	r0, [r7, #12]
 800e224:	607a      	str	r2, [r7, #4]
 800e226:	603b      	str	r3, [r7, #0]
 800e228:	460b      	mov	r3, r1
 800e22a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e22c:	2300      	movs	r3, #0
 800e22e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e230:	2300      	movs	r3, #0
 800e232:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e23a:	7af9      	ldrb	r1, [r7, #11]
 800e23c:	683b      	ldr	r3, [r7, #0]
 800e23e:	687a      	ldr	r2, [r7, #4]
 800e240:	f7f9 fa79 	bl	8007736 <HAL_PCD_EP_Transmit>
 800e244:	4603      	mov	r3, r0
 800e246:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800e248:	7dbb      	ldrb	r3, [r7, #22]
 800e24a:	2b03      	cmp	r3, #3
 800e24c:	d816      	bhi.n	800e27c <USBD_LL_Transmit+0x60>
 800e24e:	a201      	add	r2, pc, #4	@ (adr r2, 800e254 <USBD_LL_Transmit+0x38>)
 800e250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e254:	0800e265 	.word	0x0800e265
 800e258:	0800e26b 	.word	0x0800e26b
 800e25c:	0800e271 	.word	0x0800e271
 800e260:	0800e277 	.word	0x0800e277
    case HAL_OK :
      usb_status = USBD_OK;
 800e264:	2300      	movs	r3, #0
 800e266:	75fb      	strb	r3, [r7, #23]
    break;
 800e268:	e00b      	b.n	800e282 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e26a:	2303      	movs	r3, #3
 800e26c:	75fb      	strb	r3, [r7, #23]
    break;
 800e26e:	e008      	b.n	800e282 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e270:	2301      	movs	r3, #1
 800e272:	75fb      	strb	r3, [r7, #23]
    break;
 800e274:	e005      	b.n	800e282 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e276:	2303      	movs	r3, #3
 800e278:	75fb      	strb	r3, [r7, #23]
    break;
 800e27a:	e002      	b.n	800e282 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800e27c:	2303      	movs	r3, #3
 800e27e:	75fb      	strb	r3, [r7, #23]
    break;
 800e280:	bf00      	nop
  }
  return usb_status;
 800e282:	7dfb      	ldrb	r3, [r7, #23]
}
 800e284:	4618      	mov	r0, r3
 800e286:	3718      	adds	r7, #24
 800e288:	46bd      	mov	sp, r7
 800e28a:	bd80      	pop	{r7, pc}

0800e28c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e28c:	b580      	push	{r7, lr}
 800e28e:	b086      	sub	sp, #24
 800e290:	af00      	add	r7, sp, #0
 800e292:	60f8      	str	r0, [r7, #12]
 800e294:	607a      	str	r2, [r7, #4]
 800e296:	603b      	str	r3, [r7, #0]
 800e298:	460b      	mov	r3, r1
 800e29a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e29c:	2300      	movs	r3, #0
 800e29e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e2a0:	2300      	movs	r3, #0
 800e2a2:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e2aa:	7af9      	ldrb	r1, [r7, #11]
 800e2ac:	683b      	ldr	r3, [r7, #0]
 800e2ae:	687a      	ldr	r2, [r7, #4]
 800e2b0:	f7f9 f9f8 	bl	80076a4 <HAL_PCD_EP_Receive>
 800e2b4:	4603      	mov	r3, r0
 800e2b6:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800e2b8:	7dbb      	ldrb	r3, [r7, #22]
 800e2ba:	2b03      	cmp	r3, #3
 800e2bc:	d816      	bhi.n	800e2ec <USBD_LL_PrepareReceive+0x60>
 800e2be:	a201      	add	r2, pc, #4	@ (adr r2, 800e2c4 <USBD_LL_PrepareReceive+0x38>)
 800e2c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2c4:	0800e2d5 	.word	0x0800e2d5
 800e2c8:	0800e2db 	.word	0x0800e2db
 800e2cc:	0800e2e1 	.word	0x0800e2e1
 800e2d0:	0800e2e7 	.word	0x0800e2e7
    case HAL_OK :
      usb_status = USBD_OK;
 800e2d4:	2300      	movs	r3, #0
 800e2d6:	75fb      	strb	r3, [r7, #23]
    break;
 800e2d8:	e00b      	b.n	800e2f2 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e2da:	2303      	movs	r3, #3
 800e2dc:	75fb      	strb	r3, [r7, #23]
    break;
 800e2de:	e008      	b.n	800e2f2 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e2e0:	2301      	movs	r3, #1
 800e2e2:	75fb      	strb	r3, [r7, #23]
    break;
 800e2e4:	e005      	b.n	800e2f2 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e2e6:	2303      	movs	r3, #3
 800e2e8:	75fb      	strb	r3, [r7, #23]
    break;
 800e2ea:	e002      	b.n	800e2f2 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800e2ec:	2303      	movs	r3, #3
 800e2ee:	75fb      	strb	r3, [r7, #23]
    break;
 800e2f0:	bf00      	nop
  }
  return usb_status;
 800e2f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e2f4:	4618      	mov	r0, r3
 800e2f6:	3718      	adds	r7, #24
 800e2f8:	46bd      	mov	sp, r7
 800e2fa:	bd80      	pop	{r7, pc}

0800e2fc <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e2fc:	b580      	push	{r7, lr}
 800e2fe:	b082      	sub	sp, #8
 800e300:	af00      	add	r7, sp, #0
 800e302:	6078      	str	r0, [r7, #4]
 800e304:	460b      	mov	r3, r1
 800e306:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e30e:	78fa      	ldrb	r2, [r7, #3]
 800e310:	4611      	mov	r1, r2
 800e312:	4618      	mov	r0, r3
 800e314:	f7f9 f9f7 	bl	8007706 <HAL_PCD_EP_GetRxCount>
 800e318:	4603      	mov	r3, r0
}
 800e31a:	4618      	mov	r0, r3
 800e31c:	3708      	adds	r7, #8
 800e31e:	46bd      	mov	sp, r7
 800e320:	bd80      	pop	{r7, pc}
	...

0800e324 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800e324:	b580      	push	{r7, lr}
 800e326:	b082      	sub	sp, #8
 800e328:	af00      	add	r7, sp, #0
 800e32a:	6078      	str	r0, [r7, #4]
 800e32c:	460b      	mov	r3, r1
 800e32e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800e330:	78fb      	ldrb	r3, [r7, #3]
 800e332:	2b00      	cmp	r3, #0
 800e334:	d002      	beq.n	800e33c <HAL_PCDEx_LPM_Callback+0x18>
 800e336:	2b01      	cmp	r3, #1
 800e338:	d013      	beq.n	800e362 <HAL_PCDEx_LPM_Callback+0x3e>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800e33a:	e023      	b.n	800e384 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	7a9b      	ldrb	r3, [r3, #10]
 800e340:	2b00      	cmp	r3, #0
 800e342:	d007      	beq.n	800e354 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800e344:	f000 f83c 	bl	800e3c0 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e348:	4b10      	ldr	r3, [pc, #64]	@ (800e38c <HAL_PCDEx_LPM_Callback+0x68>)
 800e34a:	691b      	ldr	r3, [r3, #16]
 800e34c:	4a0f      	ldr	r2, [pc, #60]	@ (800e38c <HAL_PCDEx_LPM_Callback+0x68>)
 800e34e:	f023 0306 	bic.w	r3, r3, #6
 800e352:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800e35a:	4618      	mov	r0, r3
 800e35c:	f7fe fabc 	bl	800c8d8 <USBD_LL_Resume>
    break;
 800e360:	e010      	b.n	800e384 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800e368:	4618      	mov	r0, r3
 800e36a:	f7fe fa99 	bl	800c8a0 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	7a9b      	ldrb	r3, [r3, #10]
 800e372:	2b00      	cmp	r3, #0
 800e374:	d005      	beq.n	800e382 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e376:	4b05      	ldr	r3, [pc, #20]	@ (800e38c <HAL_PCDEx_LPM_Callback+0x68>)
 800e378:	691b      	ldr	r3, [r3, #16]
 800e37a:	4a04      	ldr	r2, [pc, #16]	@ (800e38c <HAL_PCDEx_LPM_Callback+0x68>)
 800e37c:	f043 0306 	orr.w	r3, r3, #6
 800e380:	6113      	str	r3, [r2, #16]
    break;
 800e382:	bf00      	nop
}
 800e384:	bf00      	nop
 800e386:	3708      	adds	r7, #8
 800e388:	46bd      	mov	sp, r7
 800e38a:	bd80      	pop	{r7, pc}
 800e38c:	e000ed00 	.word	0xe000ed00

0800e390 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e390:	b480      	push	{r7}
 800e392:	b083      	sub	sp, #12
 800e394:	af00      	add	r7, sp, #0
 800e396:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e398:	4b03      	ldr	r3, [pc, #12]	@ (800e3a8 <USBD_static_malloc+0x18>)
}
 800e39a:	4618      	mov	r0, r3
 800e39c:	370c      	adds	r7, #12
 800e39e:	46bd      	mov	sp, r7
 800e3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3a4:	4770      	bx	lr
 800e3a6:	bf00      	nop
 800e3a8:	20001c54 	.word	0x20001c54

0800e3ac <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e3ac:	b480      	push	{r7}
 800e3ae:	b083      	sub	sp, #12
 800e3b0:	af00      	add	r7, sp, #0
 800e3b2:	6078      	str	r0, [r7, #4]

}
 800e3b4:	bf00      	nop
 800e3b6:	370c      	adds	r7, #12
 800e3b8:	46bd      	mov	sp, r7
 800e3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3be:	4770      	bx	lr

0800e3c0 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800e3c0:	b580      	push	{r7, lr}
 800e3c2:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800e3c4:	f7f3 fa0e 	bl	80017e4 <SystemClock_Config>
}
 800e3c8:	bf00      	nop
 800e3ca:	bd80      	pop	{r7, pc}

0800e3cc <siprintf>:
 800e3cc:	b40e      	push	{r1, r2, r3}
 800e3ce:	b510      	push	{r4, lr}
 800e3d0:	b09d      	sub	sp, #116	@ 0x74
 800e3d2:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e3d4:	9002      	str	r0, [sp, #8]
 800e3d6:	9006      	str	r0, [sp, #24]
 800e3d8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e3dc:	480a      	ldr	r0, [pc, #40]	@ (800e408 <siprintf+0x3c>)
 800e3de:	9107      	str	r1, [sp, #28]
 800e3e0:	9104      	str	r1, [sp, #16]
 800e3e2:	490a      	ldr	r1, [pc, #40]	@ (800e40c <siprintf+0x40>)
 800e3e4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e3e8:	9105      	str	r1, [sp, #20]
 800e3ea:	2400      	movs	r4, #0
 800e3ec:	a902      	add	r1, sp, #8
 800e3ee:	6800      	ldr	r0, [r0, #0]
 800e3f0:	9301      	str	r3, [sp, #4]
 800e3f2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e3f4:	f000 f8aa 	bl	800e54c <_svfiprintf_r>
 800e3f8:	9b02      	ldr	r3, [sp, #8]
 800e3fa:	701c      	strb	r4, [r3, #0]
 800e3fc:	b01d      	add	sp, #116	@ 0x74
 800e3fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e402:	b003      	add	sp, #12
 800e404:	4770      	bx	lr
 800e406:	bf00      	nop
 800e408:	200001b4 	.word	0x200001b4
 800e40c:	ffff0208 	.word	0xffff0208

0800e410 <memset>:
 800e410:	4402      	add	r2, r0
 800e412:	4603      	mov	r3, r0
 800e414:	4293      	cmp	r3, r2
 800e416:	d100      	bne.n	800e41a <memset+0xa>
 800e418:	4770      	bx	lr
 800e41a:	f803 1b01 	strb.w	r1, [r3], #1
 800e41e:	e7f9      	b.n	800e414 <memset+0x4>

0800e420 <__errno>:
 800e420:	4b01      	ldr	r3, [pc, #4]	@ (800e428 <__errno+0x8>)
 800e422:	6818      	ldr	r0, [r3, #0]
 800e424:	4770      	bx	lr
 800e426:	bf00      	nop
 800e428:	200001b4 	.word	0x200001b4

0800e42c <__libc_init_array>:
 800e42c:	b570      	push	{r4, r5, r6, lr}
 800e42e:	4d0d      	ldr	r5, [pc, #52]	@ (800e464 <__libc_init_array+0x38>)
 800e430:	4c0d      	ldr	r4, [pc, #52]	@ (800e468 <__libc_init_array+0x3c>)
 800e432:	1b64      	subs	r4, r4, r5
 800e434:	10a4      	asrs	r4, r4, #2
 800e436:	2600      	movs	r6, #0
 800e438:	42a6      	cmp	r6, r4
 800e43a:	d109      	bne.n	800e450 <__libc_init_array+0x24>
 800e43c:	4d0b      	ldr	r5, [pc, #44]	@ (800e46c <__libc_init_array+0x40>)
 800e43e:	4c0c      	ldr	r4, [pc, #48]	@ (800e470 <__libc_init_array+0x44>)
 800e440:	f000 fdb8 	bl	800efb4 <_init>
 800e444:	1b64      	subs	r4, r4, r5
 800e446:	10a4      	asrs	r4, r4, #2
 800e448:	2600      	movs	r6, #0
 800e44a:	42a6      	cmp	r6, r4
 800e44c:	d105      	bne.n	800e45a <__libc_init_array+0x2e>
 800e44e:	bd70      	pop	{r4, r5, r6, pc}
 800e450:	f855 3b04 	ldr.w	r3, [r5], #4
 800e454:	4798      	blx	r3
 800e456:	3601      	adds	r6, #1
 800e458:	e7ee      	b.n	800e438 <__libc_init_array+0xc>
 800e45a:	f855 3b04 	ldr.w	r3, [r5], #4
 800e45e:	4798      	blx	r3
 800e460:	3601      	adds	r6, #1
 800e462:	e7f2      	b.n	800e44a <__libc_init_array+0x1e>
 800e464:	0800fd48 	.word	0x0800fd48
 800e468:	0800fd48 	.word	0x0800fd48
 800e46c:	0800fd48 	.word	0x0800fd48
 800e470:	0800fd4c 	.word	0x0800fd4c

0800e474 <__retarget_lock_acquire_recursive>:
 800e474:	4770      	bx	lr

0800e476 <__retarget_lock_release_recursive>:
 800e476:	4770      	bx	lr

0800e478 <memcpy>:
 800e478:	440a      	add	r2, r1
 800e47a:	4291      	cmp	r1, r2
 800e47c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800e480:	d100      	bne.n	800e484 <memcpy+0xc>
 800e482:	4770      	bx	lr
 800e484:	b510      	push	{r4, lr}
 800e486:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e48a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e48e:	4291      	cmp	r1, r2
 800e490:	d1f9      	bne.n	800e486 <memcpy+0xe>
 800e492:	bd10      	pop	{r4, pc}

0800e494 <__ssputs_r>:
 800e494:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e498:	688e      	ldr	r6, [r1, #8]
 800e49a:	461f      	mov	r7, r3
 800e49c:	42be      	cmp	r6, r7
 800e49e:	680b      	ldr	r3, [r1, #0]
 800e4a0:	4682      	mov	sl, r0
 800e4a2:	460c      	mov	r4, r1
 800e4a4:	4690      	mov	r8, r2
 800e4a6:	d82d      	bhi.n	800e504 <__ssputs_r+0x70>
 800e4a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e4ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e4b0:	d026      	beq.n	800e500 <__ssputs_r+0x6c>
 800e4b2:	6965      	ldr	r5, [r4, #20]
 800e4b4:	6909      	ldr	r1, [r1, #16]
 800e4b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e4ba:	eba3 0901 	sub.w	r9, r3, r1
 800e4be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e4c2:	1c7b      	adds	r3, r7, #1
 800e4c4:	444b      	add	r3, r9
 800e4c6:	106d      	asrs	r5, r5, #1
 800e4c8:	429d      	cmp	r5, r3
 800e4ca:	bf38      	it	cc
 800e4cc:	461d      	movcc	r5, r3
 800e4ce:	0553      	lsls	r3, r2, #21
 800e4d0:	d527      	bpl.n	800e522 <__ssputs_r+0x8e>
 800e4d2:	4629      	mov	r1, r5
 800e4d4:	f000 f958 	bl	800e788 <_malloc_r>
 800e4d8:	4606      	mov	r6, r0
 800e4da:	b360      	cbz	r0, 800e536 <__ssputs_r+0xa2>
 800e4dc:	6921      	ldr	r1, [r4, #16]
 800e4de:	464a      	mov	r2, r9
 800e4e0:	f7ff ffca 	bl	800e478 <memcpy>
 800e4e4:	89a3      	ldrh	r3, [r4, #12]
 800e4e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e4ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e4ee:	81a3      	strh	r3, [r4, #12]
 800e4f0:	6126      	str	r6, [r4, #16]
 800e4f2:	6165      	str	r5, [r4, #20]
 800e4f4:	444e      	add	r6, r9
 800e4f6:	eba5 0509 	sub.w	r5, r5, r9
 800e4fa:	6026      	str	r6, [r4, #0]
 800e4fc:	60a5      	str	r5, [r4, #8]
 800e4fe:	463e      	mov	r6, r7
 800e500:	42be      	cmp	r6, r7
 800e502:	d900      	bls.n	800e506 <__ssputs_r+0x72>
 800e504:	463e      	mov	r6, r7
 800e506:	6820      	ldr	r0, [r4, #0]
 800e508:	4632      	mov	r2, r6
 800e50a:	4641      	mov	r1, r8
 800e50c:	f000 fb82 	bl	800ec14 <memmove>
 800e510:	68a3      	ldr	r3, [r4, #8]
 800e512:	1b9b      	subs	r3, r3, r6
 800e514:	60a3      	str	r3, [r4, #8]
 800e516:	6823      	ldr	r3, [r4, #0]
 800e518:	4433      	add	r3, r6
 800e51a:	6023      	str	r3, [r4, #0]
 800e51c:	2000      	movs	r0, #0
 800e51e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e522:	462a      	mov	r2, r5
 800e524:	f000 fb48 	bl	800ebb8 <_realloc_r>
 800e528:	4606      	mov	r6, r0
 800e52a:	2800      	cmp	r0, #0
 800e52c:	d1e0      	bne.n	800e4f0 <__ssputs_r+0x5c>
 800e52e:	6921      	ldr	r1, [r4, #16]
 800e530:	4650      	mov	r0, sl
 800e532:	f000 fb99 	bl	800ec68 <_free_r>
 800e536:	230c      	movs	r3, #12
 800e538:	f8ca 3000 	str.w	r3, [sl]
 800e53c:	89a3      	ldrh	r3, [r4, #12]
 800e53e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e542:	81a3      	strh	r3, [r4, #12]
 800e544:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e548:	e7e9      	b.n	800e51e <__ssputs_r+0x8a>
	...

0800e54c <_svfiprintf_r>:
 800e54c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e550:	4698      	mov	r8, r3
 800e552:	898b      	ldrh	r3, [r1, #12]
 800e554:	061b      	lsls	r3, r3, #24
 800e556:	b09d      	sub	sp, #116	@ 0x74
 800e558:	4607      	mov	r7, r0
 800e55a:	460d      	mov	r5, r1
 800e55c:	4614      	mov	r4, r2
 800e55e:	d510      	bpl.n	800e582 <_svfiprintf_r+0x36>
 800e560:	690b      	ldr	r3, [r1, #16]
 800e562:	b973      	cbnz	r3, 800e582 <_svfiprintf_r+0x36>
 800e564:	2140      	movs	r1, #64	@ 0x40
 800e566:	f000 f90f 	bl	800e788 <_malloc_r>
 800e56a:	6028      	str	r0, [r5, #0]
 800e56c:	6128      	str	r0, [r5, #16]
 800e56e:	b930      	cbnz	r0, 800e57e <_svfiprintf_r+0x32>
 800e570:	230c      	movs	r3, #12
 800e572:	603b      	str	r3, [r7, #0]
 800e574:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e578:	b01d      	add	sp, #116	@ 0x74
 800e57a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e57e:	2340      	movs	r3, #64	@ 0x40
 800e580:	616b      	str	r3, [r5, #20]
 800e582:	2300      	movs	r3, #0
 800e584:	9309      	str	r3, [sp, #36]	@ 0x24
 800e586:	2320      	movs	r3, #32
 800e588:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e58c:	f8cd 800c 	str.w	r8, [sp, #12]
 800e590:	2330      	movs	r3, #48	@ 0x30
 800e592:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e730 <_svfiprintf_r+0x1e4>
 800e596:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e59a:	f04f 0901 	mov.w	r9, #1
 800e59e:	4623      	mov	r3, r4
 800e5a0:	469a      	mov	sl, r3
 800e5a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e5a6:	b10a      	cbz	r2, 800e5ac <_svfiprintf_r+0x60>
 800e5a8:	2a25      	cmp	r2, #37	@ 0x25
 800e5aa:	d1f9      	bne.n	800e5a0 <_svfiprintf_r+0x54>
 800e5ac:	ebba 0b04 	subs.w	fp, sl, r4
 800e5b0:	d00b      	beq.n	800e5ca <_svfiprintf_r+0x7e>
 800e5b2:	465b      	mov	r3, fp
 800e5b4:	4622      	mov	r2, r4
 800e5b6:	4629      	mov	r1, r5
 800e5b8:	4638      	mov	r0, r7
 800e5ba:	f7ff ff6b 	bl	800e494 <__ssputs_r>
 800e5be:	3001      	adds	r0, #1
 800e5c0:	f000 80a7 	beq.w	800e712 <_svfiprintf_r+0x1c6>
 800e5c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e5c6:	445a      	add	r2, fp
 800e5c8:	9209      	str	r2, [sp, #36]	@ 0x24
 800e5ca:	f89a 3000 	ldrb.w	r3, [sl]
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	f000 809f 	beq.w	800e712 <_svfiprintf_r+0x1c6>
 800e5d4:	2300      	movs	r3, #0
 800e5d6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e5da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e5de:	f10a 0a01 	add.w	sl, sl, #1
 800e5e2:	9304      	str	r3, [sp, #16]
 800e5e4:	9307      	str	r3, [sp, #28]
 800e5e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e5ea:	931a      	str	r3, [sp, #104]	@ 0x68
 800e5ec:	4654      	mov	r4, sl
 800e5ee:	2205      	movs	r2, #5
 800e5f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5f4:	484e      	ldr	r0, [pc, #312]	@ (800e730 <_svfiprintf_r+0x1e4>)
 800e5f6:	f7f1 fdf3 	bl	80001e0 <memchr>
 800e5fa:	9a04      	ldr	r2, [sp, #16]
 800e5fc:	b9d8      	cbnz	r0, 800e636 <_svfiprintf_r+0xea>
 800e5fe:	06d0      	lsls	r0, r2, #27
 800e600:	bf44      	itt	mi
 800e602:	2320      	movmi	r3, #32
 800e604:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e608:	0711      	lsls	r1, r2, #28
 800e60a:	bf44      	itt	mi
 800e60c:	232b      	movmi	r3, #43	@ 0x2b
 800e60e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e612:	f89a 3000 	ldrb.w	r3, [sl]
 800e616:	2b2a      	cmp	r3, #42	@ 0x2a
 800e618:	d015      	beq.n	800e646 <_svfiprintf_r+0xfa>
 800e61a:	9a07      	ldr	r2, [sp, #28]
 800e61c:	4654      	mov	r4, sl
 800e61e:	2000      	movs	r0, #0
 800e620:	f04f 0c0a 	mov.w	ip, #10
 800e624:	4621      	mov	r1, r4
 800e626:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e62a:	3b30      	subs	r3, #48	@ 0x30
 800e62c:	2b09      	cmp	r3, #9
 800e62e:	d94b      	bls.n	800e6c8 <_svfiprintf_r+0x17c>
 800e630:	b1b0      	cbz	r0, 800e660 <_svfiprintf_r+0x114>
 800e632:	9207      	str	r2, [sp, #28]
 800e634:	e014      	b.n	800e660 <_svfiprintf_r+0x114>
 800e636:	eba0 0308 	sub.w	r3, r0, r8
 800e63a:	fa09 f303 	lsl.w	r3, r9, r3
 800e63e:	4313      	orrs	r3, r2
 800e640:	9304      	str	r3, [sp, #16]
 800e642:	46a2      	mov	sl, r4
 800e644:	e7d2      	b.n	800e5ec <_svfiprintf_r+0xa0>
 800e646:	9b03      	ldr	r3, [sp, #12]
 800e648:	1d19      	adds	r1, r3, #4
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	9103      	str	r1, [sp, #12]
 800e64e:	2b00      	cmp	r3, #0
 800e650:	bfbb      	ittet	lt
 800e652:	425b      	neglt	r3, r3
 800e654:	f042 0202 	orrlt.w	r2, r2, #2
 800e658:	9307      	strge	r3, [sp, #28]
 800e65a:	9307      	strlt	r3, [sp, #28]
 800e65c:	bfb8      	it	lt
 800e65e:	9204      	strlt	r2, [sp, #16]
 800e660:	7823      	ldrb	r3, [r4, #0]
 800e662:	2b2e      	cmp	r3, #46	@ 0x2e
 800e664:	d10a      	bne.n	800e67c <_svfiprintf_r+0x130>
 800e666:	7863      	ldrb	r3, [r4, #1]
 800e668:	2b2a      	cmp	r3, #42	@ 0x2a
 800e66a:	d132      	bne.n	800e6d2 <_svfiprintf_r+0x186>
 800e66c:	9b03      	ldr	r3, [sp, #12]
 800e66e:	1d1a      	adds	r2, r3, #4
 800e670:	681b      	ldr	r3, [r3, #0]
 800e672:	9203      	str	r2, [sp, #12]
 800e674:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e678:	3402      	adds	r4, #2
 800e67a:	9305      	str	r3, [sp, #20]
 800e67c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e740 <_svfiprintf_r+0x1f4>
 800e680:	7821      	ldrb	r1, [r4, #0]
 800e682:	2203      	movs	r2, #3
 800e684:	4650      	mov	r0, sl
 800e686:	f7f1 fdab 	bl	80001e0 <memchr>
 800e68a:	b138      	cbz	r0, 800e69c <_svfiprintf_r+0x150>
 800e68c:	9b04      	ldr	r3, [sp, #16]
 800e68e:	eba0 000a 	sub.w	r0, r0, sl
 800e692:	2240      	movs	r2, #64	@ 0x40
 800e694:	4082      	lsls	r2, r0
 800e696:	4313      	orrs	r3, r2
 800e698:	3401      	adds	r4, #1
 800e69a:	9304      	str	r3, [sp, #16]
 800e69c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e6a0:	4824      	ldr	r0, [pc, #144]	@ (800e734 <_svfiprintf_r+0x1e8>)
 800e6a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e6a6:	2206      	movs	r2, #6
 800e6a8:	f7f1 fd9a 	bl	80001e0 <memchr>
 800e6ac:	2800      	cmp	r0, #0
 800e6ae:	d036      	beq.n	800e71e <_svfiprintf_r+0x1d2>
 800e6b0:	4b21      	ldr	r3, [pc, #132]	@ (800e738 <_svfiprintf_r+0x1ec>)
 800e6b2:	bb1b      	cbnz	r3, 800e6fc <_svfiprintf_r+0x1b0>
 800e6b4:	9b03      	ldr	r3, [sp, #12]
 800e6b6:	3307      	adds	r3, #7
 800e6b8:	f023 0307 	bic.w	r3, r3, #7
 800e6bc:	3308      	adds	r3, #8
 800e6be:	9303      	str	r3, [sp, #12]
 800e6c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6c2:	4433      	add	r3, r6
 800e6c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e6c6:	e76a      	b.n	800e59e <_svfiprintf_r+0x52>
 800e6c8:	fb0c 3202 	mla	r2, ip, r2, r3
 800e6cc:	460c      	mov	r4, r1
 800e6ce:	2001      	movs	r0, #1
 800e6d0:	e7a8      	b.n	800e624 <_svfiprintf_r+0xd8>
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	3401      	adds	r4, #1
 800e6d6:	9305      	str	r3, [sp, #20]
 800e6d8:	4619      	mov	r1, r3
 800e6da:	f04f 0c0a 	mov.w	ip, #10
 800e6de:	4620      	mov	r0, r4
 800e6e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e6e4:	3a30      	subs	r2, #48	@ 0x30
 800e6e6:	2a09      	cmp	r2, #9
 800e6e8:	d903      	bls.n	800e6f2 <_svfiprintf_r+0x1a6>
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	d0c6      	beq.n	800e67c <_svfiprintf_r+0x130>
 800e6ee:	9105      	str	r1, [sp, #20]
 800e6f0:	e7c4      	b.n	800e67c <_svfiprintf_r+0x130>
 800e6f2:	fb0c 2101 	mla	r1, ip, r1, r2
 800e6f6:	4604      	mov	r4, r0
 800e6f8:	2301      	movs	r3, #1
 800e6fa:	e7f0      	b.n	800e6de <_svfiprintf_r+0x192>
 800e6fc:	ab03      	add	r3, sp, #12
 800e6fe:	9300      	str	r3, [sp, #0]
 800e700:	462a      	mov	r2, r5
 800e702:	4b0e      	ldr	r3, [pc, #56]	@ (800e73c <_svfiprintf_r+0x1f0>)
 800e704:	a904      	add	r1, sp, #16
 800e706:	4638      	mov	r0, r7
 800e708:	f3af 8000 	nop.w
 800e70c:	1c42      	adds	r2, r0, #1
 800e70e:	4606      	mov	r6, r0
 800e710:	d1d6      	bne.n	800e6c0 <_svfiprintf_r+0x174>
 800e712:	89ab      	ldrh	r3, [r5, #12]
 800e714:	065b      	lsls	r3, r3, #25
 800e716:	f53f af2d 	bmi.w	800e574 <_svfiprintf_r+0x28>
 800e71a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e71c:	e72c      	b.n	800e578 <_svfiprintf_r+0x2c>
 800e71e:	ab03      	add	r3, sp, #12
 800e720:	9300      	str	r3, [sp, #0]
 800e722:	462a      	mov	r2, r5
 800e724:	4b05      	ldr	r3, [pc, #20]	@ (800e73c <_svfiprintf_r+0x1f0>)
 800e726:	a904      	add	r1, sp, #16
 800e728:	4638      	mov	r0, r7
 800e72a:	f000 f91b 	bl	800e964 <_printf_i>
 800e72e:	e7ed      	b.n	800e70c <_svfiprintf_r+0x1c0>
 800e730:	0800fcf4 	.word	0x0800fcf4
 800e734:	0800fcfe 	.word	0x0800fcfe
 800e738:	00000000 	.word	0x00000000
 800e73c:	0800e495 	.word	0x0800e495
 800e740:	0800fcfa 	.word	0x0800fcfa

0800e744 <sbrk_aligned>:
 800e744:	b570      	push	{r4, r5, r6, lr}
 800e746:	4e0f      	ldr	r6, [pc, #60]	@ (800e784 <sbrk_aligned+0x40>)
 800e748:	460c      	mov	r4, r1
 800e74a:	6831      	ldr	r1, [r6, #0]
 800e74c:	4605      	mov	r5, r0
 800e74e:	b911      	cbnz	r1, 800e756 <sbrk_aligned+0x12>
 800e750:	f000 fa7a 	bl	800ec48 <_sbrk_r>
 800e754:	6030      	str	r0, [r6, #0]
 800e756:	4621      	mov	r1, r4
 800e758:	4628      	mov	r0, r5
 800e75a:	f000 fa75 	bl	800ec48 <_sbrk_r>
 800e75e:	1c43      	adds	r3, r0, #1
 800e760:	d103      	bne.n	800e76a <sbrk_aligned+0x26>
 800e762:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800e766:	4620      	mov	r0, r4
 800e768:	bd70      	pop	{r4, r5, r6, pc}
 800e76a:	1cc4      	adds	r4, r0, #3
 800e76c:	f024 0403 	bic.w	r4, r4, #3
 800e770:	42a0      	cmp	r0, r4
 800e772:	d0f8      	beq.n	800e766 <sbrk_aligned+0x22>
 800e774:	1a21      	subs	r1, r4, r0
 800e776:	4628      	mov	r0, r5
 800e778:	f000 fa66 	bl	800ec48 <_sbrk_r>
 800e77c:	3001      	adds	r0, #1
 800e77e:	d1f2      	bne.n	800e766 <sbrk_aligned+0x22>
 800e780:	e7ef      	b.n	800e762 <sbrk_aligned+0x1e>
 800e782:	bf00      	nop
 800e784:	20001fb0 	.word	0x20001fb0

0800e788 <_malloc_r>:
 800e788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e78c:	1ccd      	adds	r5, r1, #3
 800e78e:	f025 0503 	bic.w	r5, r5, #3
 800e792:	3508      	adds	r5, #8
 800e794:	2d0c      	cmp	r5, #12
 800e796:	bf38      	it	cc
 800e798:	250c      	movcc	r5, #12
 800e79a:	2d00      	cmp	r5, #0
 800e79c:	4606      	mov	r6, r0
 800e79e:	db01      	blt.n	800e7a4 <_malloc_r+0x1c>
 800e7a0:	42a9      	cmp	r1, r5
 800e7a2:	d904      	bls.n	800e7ae <_malloc_r+0x26>
 800e7a4:	230c      	movs	r3, #12
 800e7a6:	6033      	str	r3, [r6, #0]
 800e7a8:	2000      	movs	r0, #0
 800e7aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e7ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e884 <_malloc_r+0xfc>
 800e7b2:	f000 f9f5 	bl	800eba0 <__malloc_lock>
 800e7b6:	f8d8 3000 	ldr.w	r3, [r8]
 800e7ba:	461c      	mov	r4, r3
 800e7bc:	bb44      	cbnz	r4, 800e810 <_malloc_r+0x88>
 800e7be:	4629      	mov	r1, r5
 800e7c0:	4630      	mov	r0, r6
 800e7c2:	f7ff ffbf 	bl	800e744 <sbrk_aligned>
 800e7c6:	1c43      	adds	r3, r0, #1
 800e7c8:	4604      	mov	r4, r0
 800e7ca:	d158      	bne.n	800e87e <_malloc_r+0xf6>
 800e7cc:	f8d8 4000 	ldr.w	r4, [r8]
 800e7d0:	4627      	mov	r7, r4
 800e7d2:	2f00      	cmp	r7, #0
 800e7d4:	d143      	bne.n	800e85e <_malloc_r+0xd6>
 800e7d6:	2c00      	cmp	r4, #0
 800e7d8:	d04b      	beq.n	800e872 <_malloc_r+0xea>
 800e7da:	6823      	ldr	r3, [r4, #0]
 800e7dc:	4639      	mov	r1, r7
 800e7de:	4630      	mov	r0, r6
 800e7e0:	eb04 0903 	add.w	r9, r4, r3
 800e7e4:	f000 fa30 	bl	800ec48 <_sbrk_r>
 800e7e8:	4581      	cmp	r9, r0
 800e7ea:	d142      	bne.n	800e872 <_malloc_r+0xea>
 800e7ec:	6821      	ldr	r1, [r4, #0]
 800e7ee:	1a6d      	subs	r5, r5, r1
 800e7f0:	4629      	mov	r1, r5
 800e7f2:	4630      	mov	r0, r6
 800e7f4:	f7ff ffa6 	bl	800e744 <sbrk_aligned>
 800e7f8:	3001      	adds	r0, #1
 800e7fa:	d03a      	beq.n	800e872 <_malloc_r+0xea>
 800e7fc:	6823      	ldr	r3, [r4, #0]
 800e7fe:	442b      	add	r3, r5
 800e800:	6023      	str	r3, [r4, #0]
 800e802:	f8d8 3000 	ldr.w	r3, [r8]
 800e806:	685a      	ldr	r2, [r3, #4]
 800e808:	bb62      	cbnz	r2, 800e864 <_malloc_r+0xdc>
 800e80a:	f8c8 7000 	str.w	r7, [r8]
 800e80e:	e00f      	b.n	800e830 <_malloc_r+0xa8>
 800e810:	6822      	ldr	r2, [r4, #0]
 800e812:	1b52      	subs	r2, r2, r5
 800e814:	d420      	bmi.n	800e858 <_malloc_r+0xd0>
 800e816:	2a0b      	cmp	r2, #11
 800e818:	d917      	bls.n	800e84a <_malloc_r+0xc2>
 800e81a:	1961      	adds	r1, r4, r5
 800e81c:	42a3      	cmp	r3, r4
 800e81e:	6025      	str	r5, [r4, #0]
 800e820:	bf18      	it	ne
 800e822:	6059      	strne	r1, [r3, #4]
 800e824:	6863      	ldr	r3, [r4, #4]
 800e826:	bf08      	it	eq
 800e828:	f8c8 1000 	streq.w	r1, [r8]
 800e82c:	5162      	str	r2, [r4, r5]
 800e82e:	604b      	str	r3, [r1, #4]
 800e830:	4630      	mov	r0, r6
 800e832:	f000 f9bb 	bl	800ebac <__malloc_unlock>
 800e836:	f104 000b 	add.w	r0, r4, #11
 800e83a:	1d23      	adds	r3, r4, #4
 800e83c:	f020 0007 	bic.w	r0, r0, #7
 800e840:	1ac2      	subs	r2, r0, r3
 800e842:	bf1c      	itt	ne
 800e844:	1a1b      	subne	r3, r3, r0
 800e846:	50a3      	strne	r3, [r4, r2]
 800e848:	e7af      	b.n	800e7aa <_malloc_r+0x22>
 800e84a:	6862      	ldr	r2, [r4, #4]
 800e84c:	42a3      	cmp	r3, r4
 800e84e:	bf0c      	ite	eq
 800e850:	f8c8 2000 	streq.w	r2, [r8]
 800e854:	605a      	strne	r2, [r3, #4]
 800e856:	e7eb      	b.n	800e830 <_malloc_r+0xa8>
 800e858:	4623      	mov	r3, r4
 800e85a:	6864      	ldr	r4, [r4, #4]
 800e85c:	e7ae      	b.n	800e7bc <_malloc_r+0x34>
 800e85e:	463c      	mov	r4, r7
 800e860:	687f      	ldr	r7, [r7, #4]
 800e862:	e7b6      	b.n	800e7d2 <_malloc_r+0x4a>
 800e864:	461a      	mov	r2, r3
 800e866:	685b      	ldr	r3, [r3, #4]
 800e868:	42a3      	cmp	r3, r4
 800e86a:	d1fb      	bne.n	800e864 <_malloc_r+0xdc>
 800e86c:	2300      	movs	r3, #0
 800e86e:	6053      	str	r3, [r2, #4]
 800e870:	e7de      	b.n	800e830 <_malloc_r+0xa8>
 800e872:	230c      	movs	r3, #12
 800e874:	6033      	str	r3, [r6, #0]
 800e876:	4630      	mov	r0, r6
 800e878:	f000 f998 	bl	800ebac <__malloc_unlock>
 800e87c:	e794      	b.n	800e7a8 <_malloc_r+0x20>
 800e87e:	6005      	str	r5, [r0, #0]
 800e880:	e7d6      	b.n	800e830 <_malloc_r+0xa8>
 800e882:	bf00      	nop
 800e884:	20001fb4 	.word	0x20001fb4

0800e888 <_printf_common>:
 800e888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e88c:	4616      	mov	r6, r2
 800e88e:	4698      	mov	r8, r3
 800e890:	688a      	ldr	r2, [r1, #8]
 800e892:	690b      	ldr	r3, [r1, #16]
 800e894:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e898:	4293      	cmp	r3, r2
 800e89a:	bfb8      	it	lt
 800e89c:	4613      	movlt	r3, r2
 800e89e:	6033      	str	r3, [r6, #0]
 800e8a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e8a4:	4607      	mov	r7, r0
 800e8a6:	460c      	mov	r4, r1
 800e8a8:	b10a      	cbz	r2, 800e8ae <_printf_common+0x26>
 800e8aa:	3301      	adds	r3, #1
 800e8ac:	6033      	str	r3, [r6, #0]
 800e8ae:	6823      	ldr	r3, [r4, #0]
 800e8b0:	0699      	lsls	r1, r3, #26
 800e8b2:	bf42      	ittt	mi
 800e8b4:	6833      	ldrmi	r3, [r6, #0]
 800e8b6:	3302      	addmi	r3, #2
 800e8b8:	6033      	strmi	r3, [r6, #0]
 800e8ba:	6825      	ldr	r5, [r4, #0]
 800e8bc:	f015 0506 	ands.w	r5, r5, #6
 800e8c0:	d106      	bne.n	800e8d0 <_printf_common+0x48>
 800e8c2:	f104 0a19 	add.w	sl, r4, #25
 800e8c6:	68e3      	ldr	r3, [r4, #12]
 800e8c8:	6832      	ldr	r2, [r6, #0]
 800e8ca:	1a9b      	subs	r3, r3, r2
 800e8cc:	42ab      	cmp	r3, r5
 800e8ce:	dc26      	bgt.n	800e91e <_printf_common+0x96>
 800e8d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e8d4:	6822      	ldr	r2, [r4, #0]
 800e8d6:	3b00      	subs	r3, #0
 800e8d8:	bf18      	it	ne
 800e8da:	2301      	movne	r3, #1
 800e8dc:	0692      	lsls	r2, r2, #26
 800e8de:	d42b      	bmi.n	800e938 <_printf_common+0xb0>
 800e8e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e8e4:	4641      	mov	r1, r8
 800e8e6:	4638      	mov	r0, r7
 800e8e8:	47c8      	blx	r9
 800e8ea:	3001      	adds	r0, #1
 800e8ec:	d01e      	beq.n	800e92c <_printf_common+0xa4>
 800e8ee:	6823      	ldr	r3, [r4, #0]
 800e8f0:	6922      	ldr	r2, [r4, #16]
 800e8f2:	f003 0306 	and.w	r3, r3, #6
 800e8f6:	2b04      	cmp	r3, #4
 800e8f8:	bf02      	ittt	eq
 800e8fa:	68e5      	ldreq	r5, [r4, #12]
 800e8fc:	6833      	ldreq	r3, [r6, #0]
 800e8fe:	1aed      	subeq	r5, r5, r3
 800e900:	68a3      	ldr	r3, [r4, #8]
 800e902:	bf0c      	ite	eq
 800e904:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e908:	2500      	movne	r5, #0
 800e90a:	4293      	cmp	r3, r2
 800e90c:	bfc4      	itt	gt
 800e90e:	1a9b      	subgt	r3, r3, r2
 800e910:	18ed      	addgt	r5, r5, r3
 800e912:	2600      	movs	r6, #0
 800e914:	341a      	adds	r4, #26
 800e916:	42b5      	cmp	r5, r6
 800e918:	d11a      	bne.n	800e950 <_printf_common+0xc8>
 800e91a:	2000      	movs	r0, #0
 800e91c:	e008      	b.n	800e930 <_printf_common+0xa8>
 800e91e:	2301      	movs	r3, #1
 800e920:	4652      	mov	r2, sl
 800e922:	4641      	mov	r1, r8
 800e924:	4638      	mov	r0, r7
 800e926:	47c8      	blx	r9
 800e928:	3001      	adds	r0, #1
 800e92a:	d103      	bne.n	800e934 <_printf_common+0xac>
 800e92c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e934:	3501      	adds	r5, #1
 800e936:	e7c6      	b.n	800e8c6 <_printf_common+0x3e>
 800e938:	18e1      	adds	r1, r4, r3
 800e93a:	1c5a      	adds	r2, r3, #1
 800e93c:	2030      	movs	r0, #48	@ 0x30
 800e93e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e942:	4422      	add	r2, r4
 800e944:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e948:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e94c:	3302      	adds	r3, #2
 800e94e:	e7c7      	b.n	800e8e0 <_printf_common+0x58>
 800e950:	2301      	movs	r3, #1
 800e952:	4622      	mov	r2, r4
 800e954:	4641      	mov	r1, r8
 800e956:	4638      	mov	r0, r7
 800e958:	47c8      	blx	r9
 800e95a:	3001      	adds	r0, #1
 800e95c:	d0e6      	beq.n	800e92c <_printf_common+0xa4>
 800e95e:	3601      	adds	r6, #1
 800e960:	e7d9      	b.n	800e916 <_printf_common+0x8e>
	...

0800e964 <_printf_i>:
 800e964:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e968:	7e0f      	ldrb	r7, [r1, #24]
 800e96a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e96c:	2f78      	cmp	r7, #120	@ 0x78
 800e96e:	4691      	mov	r9, r2
 800e970:	4680      	mov	r8, r0
 800e972:	460c      	mov	r4, r1
 800e974:	469a      	mov	sl, r3
 800e976:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e97a:	d807      	bhi.n	800e98c <_printf_i+0x28>
 800e97c:	2f62      	cmp	r7, #98	@ 0x62
 800e97e:	d80a      	bhi.n	800e996 <_printf_i+0x32>
 800e980:	2f00      	cmp	r7, #0
 800e982:	f000 80d1 	beq.w	800eb28 <_printf_i+0x1c4>
 800e986:	2f58      	cmp	r7, #88	@ 0x58
 800e988:	f000 80b8 	beq.w	800eafc <_printf_i+0x198>
 800e98c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e990:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e994:	e03a      	b.n	800ea0c <_printf_i+0xa8>
 800e996:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e99a:	2b15      	cmp	r3, #21
 800e99c:	d8f6      	bhi.n	800e98c <_printf_i+0x28>
 800e99e:	a101      	add	r1, pc, #4	@ (adr r1, 800e9a4 <_printf_i+0x40>)
 800e9a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e9a4:	0800e9fd 	.word	0x0800e9fd
 800e9a8:	0800ea11 	.word	0x0800ea11
 800e9ac:	0800e98d 	.word	0x0800e98d
 800e9b0:	0800e98d 	.word	0x0800e98d
 800e9b4:	0800e98d 	.word	0x0800e98d
 800e9b8:	0800e98d 	.word	0x0800e98d
 800e9bc:	0800ea11 	.word	0x0800ea11
 800e9c0:	0800e98d 	.word	0x0800e98d
 800e9c4:	0800e98d 	.word	0x0800e98d
 800e9c8:	0800e98d 	.word	0x0800e98d
 800e9cc:	0800e98d 	.word	0x0800e98d
 800e9d0:	0800eb0f 	.word	0x0800eb0f
 800e9d4:	0800ea3b 	.word	0x0800ea3b
 800e9d8:	0800eac9 	.word	0x0800eac9
 800e9dc:	0800e98d 	.word	0x0800e98d
 800e9e0:	0800e98d 	.word	0x0800e98d
 800e9e4:	0800eb31 	.word	0x0800eb31
 800e9e8:	0800e98d 	.word	0x0800e98d
 800e9ec:	0800ea3b 	.word	0x0800ea3b
 800e9f0:	0800e98d 	.word	0x0800e98d
 800e9f4:	0800e98d 	.word	0x0800e98d
 800e9f8:	0800ead1 	.word	0x0800ead1
 800e9fc:	6833      	ldr	r3, [r6, #0]
 800e9fe:	1d1a      	adds	r2, r3, #4
 800ea00:	681b      	ldr	r3, [r3, #0]
 800ea02:	6032      	str	r2, [r6, #0]
 800ea04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ea08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ea0c:	2301      	movs	r3, #1
 800ea0e:	e09c      	b.n	800eb4a <_printf_i+0x1e6>
 800ea10:	6833      	ldr	r3, [r6, #0]
 800ea12:	6820      	ldr	r0, [r4, #0]
 800ea14:	1d19      	adds	r1, r3, #4
 800ea16:	6031      	str	r1, [r6, #0]
 800ea18:	0606      	lsls	r6, r0, #24
 800ea1a:	d501      	bpl.n	800ea20 <_printf_i+0xbc>
 800ea1c:	681d      	ldr	r5, [r3, #0]
 800ea1e:	e003      	b.n	800ea28 <_printf_i+0xc4>
 800ea20:	0645      	lsls	r5, r0, #25
 800ea22:	d5fb      	bpl.n	800ea1c <_printf_i+0xb8>
 800ea24:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ea28:	2d00      	cmp	r5, #0
 800ea2a:	da03      	bge.n	800ea34 <_printf_i+0xd0>
 800ea2c:	232d      	movs	r3, #45	@ 0x2d
 800ea2e:	426d      	negs	r5, r5
 800ea30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ea34:	4858      	ldr	r0, [pc, #352]	@ (800eb98 <_printf_i+0x234>)
 800ea36:	230a      	movs	r3, #10
 800ea38:	e011      	b.n	800ea5e <_printf_i+0xfa>
 800ea3a:	6821      	ldr	r1, [r4, #0]
 800ea3c:	6833      	ldr	r3, [r6, #0]
 800ea3e:	0608      	lsls	r0, r1, #24
 800ea40:	f853 5b04 	ldr.w	r5, [r3], #4
 800ea44:	d402      	bmi.n	800ea4c <_printf_i+0xe8>
 800ea46:	0649      	lsls	r1, r1, #25
 800ea48:	bf48      	it	mi
 800ea4a:	b2ad      	uxthmi	r5, r5
 800ea4c:	2f6f      	cmp	r7, #111	@ 0x6f
 800ea4e:	4852      	ldr	r0, [pc, #328]	@ (800eb98 <_printf_i+0x234>)
 800ea50:	6033      	str	r3, [r6, #0]
 800ea52:	bf14      	ite	ne
 800ea54:	230a      	movne	r3, #10
 800ea56:	2308      	moveq	r3, #8
 800ea58:	2100      	movs	r1, #0
 800ea5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ea5e:	6866      	ldr	r6, [r4, #4]
 800ea60:	60a6      	str	r6, [r4, #8]
 800ea62:	2e00      	cmp	r6, #0
 800ea64:	db05      	blt.n	800ea72 <_printf_i+0x10e>
 800ea66:	6821      	ldr	r1, [r4, #0]
 800ea68:	432e      	orrs	r6, r5
 800ea6a:	f021 0104 	bic.w	r1, r1, #4
 800ea6e:	6021      	str	r1, [r4, #0]
 800ea70:	d04b      	beq.n	800eb0a <_printf_i+0x1a6>
 800ea72:	4616      	mov	r6, r2
 800ea74:	fbb5 f1f3 	udiv	r1, r5, r3
 800ea78:	fb03 5711 	mls	r7, r3, r1, r5
 800ea7c:	5dc7      	ldrb	r7, [r0, r7]
 800ea7e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ea82:	462f      	mov	r7, r5
 800ea84:	42bb      	cmp	r3, r7
 800ea86:	460d      	mov	r5, r1
 800ea88:	d9f4      	bls.n	800ea74 <_printf_i+0x110>
 800ea8a:	2b08      	cmp	r3, #8
 800ea8c:	d10b      	bne.n	800eaa6 <_printf_i+0x142>
 800ea8e:	6823      	ldr	r3, [r4, #0]
 800ea90:	07df      	lsls	r7, r3, #31
 800ea92:	d508      	bpl.n	800eaa6 <_printf_i+0x142>
 800ea94:	6923      	ldr	r3, [r4, #16]
 800ea96:	6861      	ldr	r1, [r4, #4]
 800ea98:	4299      	cmp	r1, r3
 800ea9a:	bfde      	ittt	le
 800ea9c:	2330      	movle	r3, #48	@ 0x30
 800ea9e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800eaa2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800eaa6:	1b92      	subs	r2, r2, r6
 800eaa8:	6122      	str	r2, [r4, #16]
 800eaaa:	f8cd a000 	str.w	sl, [sp]
 800eaae:	464b      	mov	r3, r9
 800eab0:	aa03      	add	r2, sp, #12
 800eab2:	4621      	mov	r1, r4
 800eab4:	4640      	mov	r0, r8
 800eab6:	f7ff fee7 	bl	800e888 <_printf_common>
 800eaba:	3001      	adds	r0, #1
 800eabc:	d14a      	bne.n	800eb54 <_printf_i+0x1f0>
 800eabe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800eac2:	b004      	add	sp, #16
 800eac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eac8:	6823      	ldr	r3, [r4, #0]
 800eaca:	f043 0320 	orr.w	r3, r3, #32
 800eace:	6023      	str	r3, [r4, #0]
 800ead0:	4832      	ldr	r0, [pc, #200]	@ (800eb9c <_printf_i+0x238>)
 800ead2:	2778      	movs	r7, #120	@ 0x78
 800ead4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ead8:	6823      	ldr	r3, [r4, #0]
 800eada:	6831      	ldr	r1, [r6, #0]
 800eadc:	061f      	lsls	r7, r3, #24
 800eade:	f851 5b04 	ldr.w	r5, [r1], #4
 800eae2:	d402      	bmi.n	800eaea <_printf_i+0x186>
 800eae4:	065f      	lsls	r7, r3, #25
 800eae6:	bf48      	it	mi
 800eae8:	b2ad      	uxthmi	r5, r5
 800eaea:	6031      	str	r1, [r6, #0]
 800eaec:	07d9      	lsls	r1, r3, #31
 800eaee:	bf44      	itt	mi
 800eaf0:	f043 0320 	orrmi.w	r3, r3, #32
 800eaf4:	6023      	strmi	r3, [r4, #0]
 800eaf6:	b11d      	cbz	r5, 800eb00 <_printf_i+0x19c>
 800eaf8:	2310      	movs	r3, #16
 800eafa:	e7ad      	b.n	800ea58 <_printf_i+0xf4>
 800eafc:	4826      	ldr	r0, [pc, #152]	@ (800eb98 <_printf_i+0x234>)
 800eafe:	e7e9      	b.n	800ead4 <_printf_i+0x170>
 800eb00:	6823      	ldr	r3, [r4, #0]
 800eb02:	f023 0320 	bic.w	r3, r3, #32
 800eb06:	6023      	str	r3, [r4, #0]
 800eb08:	e7f6      	b.n	800eaf8 <_printf_i+0x194>
 800eb0a:	4616      	mov	r6, r2
 800eb0c:	e7bd      	b.n	800ea8a <_printf_i+0x126>
 800eb0e:	6833      	ldr	r3, [r6, #0]
 800eb10:	6825      	ldr	r5, [r4, #0]
 800eb12:	6961      	ldr	r1, [r4, #20]
 800eb14:	1d18      	adds	r0, r3, #4
 800eb16:	6030      	str	r0, [r6, #0]
 800eb18:	062e      	lsls	r6, r5, #24
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	d501      	bpl.n	800eb22 <_printf_i+0x1be>
 800eb1e:	6019      	str	r1, [r3, #0]
 800eb20:	e002      	b.n	800eb28 <_printf_i+0x1c4>
 800eb22:	0668      	lsls	r0, r5, #25
 800eb24:	d5fb      	bpl.n	800eb1e <_printf_i+0x1ba>
 800eb26:	8019      	strh	r1, [r3, #0]
 800eb28:	2300      	movs	r3, #0
 800eb2a:	6123      	str	r3, [r4, #16]
 800eb2c:	4616      	mov	r6, r2
 800eb2e:	e7bc      	b.n	800eaaa <_printf_i+0x146>
 800eb30:	6833      	ldr	r3, [r6, #0]
 800eb32:	1d1a      	adds	r2, r3, #4
 800eb34:	6032      	str	r2, [r6, #0]
 800eb36:	681e      	ldr	r6, [r3, #0]
 800eb38:	6862      	ldr	r2, [r4, #4]
 800eb3a:	2100      	movs	r1, #0
 800eb3c:	4630      	mov	r0, r6
 800eb3e:	f7f1 fb4f 	bl	80001e0 <memchr>
 800eb42:	b108      	cbz	r0, 800eb48 <_printf_i+0x1e4>
 800eb44:	1b80      	subs	r0, r0, r6
 800eb46:	6060      	str	r0, [r4, #4]
 800eb48:	6863      	ldr	r3, [r4, #4]
 800eb4a:	6123      	str	r3, [r4, #16]
 800eb4c:	2300      	movs	r3, #0
 800eb4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800eb52:	e7aa      	b.n	800eaaa <_printf_i+0x146>
 800eb54:	6923      	ldr	r3, [r4, #16]
 800eb56:	4632      	mov	r2, r6
 800eb58:	4649      	mov	r1, r9
 800eb5a:	4640      	mov	r0, r8
 800eb5c:	47d0      	blx	sl
 800eb5e:	3001      	adds	r0, #1
 800eb60:	d0ad      	beq.n	800eabe <_printf_i+0x15a>
 800eb62:	6823      	ldr	r3, [r4, #0]
 800eb64:	079b      	lsls	r3, r3, #30
 800eb66:	d413      	bmi.n	800eb90 <_printf_i+0x22c>
 800eb68:	68e0      	ldr	r0, [r4, #12]
 800eb6a:	9b03      	ldr	r3, [sp, #12]
 800eb6c:	4298      	cmp	r0, r3
 800eb6e:	bfb8      	it	lt
 800eb70:	4618      	movlt	r0, r3
 800eb72:	e7a6      	b.n	800eac2 <_printf_i+0x15e>
 800eb74:	2301      	movs	r3, #1
 800eb76:	4632      	mov	r2, r6
 800eb78:	4649      	mov	r1, r9
 800eb7a:	4640      	mov	r0, r8
 800eb7c:	47d0      	blx	sl
 800eb7e:	3001      	adds	r0, #1
 800eb80:	d09d      	beq.n	800eabe <_printf_i+0x15a>
 800eb82:	3501      	adds	r5, #1
 800eb84:	68e3      	ldr	r3, [r4, #12]
 800eb86:	9903      	ldr	r1, [sp, #12]
 800eb88:	1a5b      	subs	r3, r3, r1
 800eb8a:	42ab      	cmp	r3, r5
 800eb8c:	dcf2      	bgt.n	800eb74 <_printf_i+0x210>
 800eb8e:	e7eb      	b.n	800eb68 <_printf_i+0x204>
 800eb90:	2500      	movs	r5, #0
 800eb92:	f104 0619 	add.w	r6, r4, #25
 800eb96:	e7f5      	b.n	800eb84 <_printf_i+0x220>
 800eb98:	0800fd05 	.word	0x0800fd05
 800eb9c:	0800fd16 	.word	0x0800fd16

0800eba0 <__malloc_lock>:
 800eba0:	4801      	ldr	r0, [pc, #4]	@ (800eba8 <__malloc_lock+0x8>)
 800eba2:	f7ff bc67 	b.w	800e474 <__retarget_lock_acquire_recursive>
 800eba6:	bf00      	nop
 800eba8:	20001fac 	.word	0x20001fac

0800ebac <__malloc_unlock>:
 800ebac:	4801      	ldr	r0, [pc, #4]	@ (800ebb4 <__malloc_unlock+0x8>)
 800ebae:	f7ff bc62 	b.w	800e476 <__retarget_lock_release_recursive>
 800ebb2:	bf00      	nop
 800ebb4:	20001fac 	.word	0x20001fac

0800ebb8 <_realloc_r>:
 800ebb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebbc:	4607      	mov	r7, r0
 800ebbe:	4614      	mov	r4, r2
 800ebc0:	460d      	mov	r5, r1
 800ebc2:	b921      	cbnz	r1, 800ebce <_realloc_r+0x16>
 800ebc4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ebc8:	4611      	mov	r1, r2
 800ebca:	f7ff bddd 	b.w	800e788 <_malloc_r>
 800ebce:	b92a      	cbnz	r2, 800ebdc <_realloc_r+0x24>
 800ebd0:	f000 f84a 	bl	800ec68 <_free_r>
 800ebd4:	4625      	mov	r5, r4
 800ebd6:	4628      	mov	r0, r5
 800ebd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ebdc:	f000 f88e 	bl	800ecfc <_malloc_usable_size_r>
 800ebe0:	4284      	cmp	r4, r0
 800ebe2:	4606      	mov	r6, r0
 800ebe4:	d802      	bhi.n	800ebec <_realloc_r+0x34>
 800ebe6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ebea:	d8f4      	bhi.n	800ebd6 <_realloc_r+0x1e>
 800ebec:	4621      	mov	r1, r4
 800ebee:	4638      	mov	r0, r7
 800ebf0:	f7ff fdca 	bl	800e788 <_malloc_r>
 800ebf4:	4680      	mov	r8, r0
 800ebf6:	b908      	cbnz	r0, 800ebfc <_realloc_r+0x44>
 800ebf8:	4645      	mov	r5, r8
 800ebfa:	e7ec      	b.n	800ebd6 <_realloc_r+0x1e>
 800ebfc:	42b4      	cmp	r4, r6
 800ebfe:	4622      	mov	r2, r4
 800ec00:	4629      	mov	r1, r5
 800ec02:	bf28      	it	cs
 800ec04:	4632      	movcs	r2, r6
 800ec06:	f7ff fc37 	bl	800e478 <memcpy>
 800ec0a:	4629      	mov	r1, r5
 800ec0c:	4638      	mov	r0, r7
 800ec0e:	f000 f82b 	bl	800ec68 <_free_r>
 800ec12:	e7f1      	b.n	800ebf8 <_realloc_r+0x40>

0800ec14 <memmove>:
 800ec14:	4288      	cmp	r0, r1
 800ec16:	b510      	push	{r4, lr}
 800ec18:	eb01 0402 	add.w	r4, r1, r2
 800ec1c:	d902      	bls.n	800ec24 <memmove+0x10>
 800ec1e:	4284      	cmp	r4, r0
 800ec20:	4623      	mov	r3, r4
 800ec22:	d807      	bhi.n	800ec34 <memmove+0x20>
 800ec24:	1e43      	subs	r3, r0, #1
 800ec26:	42a1      	cmp	r1, r4
 800ec28:	d008      	beq.n	800ec3c <memmove+0x28>
 800ec2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ec2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ec32:	e7f8      	b.n	800ec26 <memmove+0x12>
 800ec34:	4402      	add	r2, r0
 800ec36:	4601      	mov	r1, r0
 800ec38:	428a      	cmp	r2, r1
 800ec3a:	d100      	bne.n	800ec3e <memmove+0x2a>
 800ec3c:	bd10      	pop	{r4, pc}
 800ec3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ec42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ec46:	e7f7      	b.n	800ec38 <memmove+0x24>

0800ec48 <_sbrk_r>:
 800ec48:	b538      	push	{r3, r4, r5, lr}
 800ec4a:	4d06      	ldr	r5, [pc, #24]	@ (800ec64 <_sbrk_r+0x1c>)
 800ec4c:	2300      	movs	r3, #0
 800ec4e:	4604      	mov	r4, r0
 800ec50:	4608      	mov	r0, r1
 800ec52:	602b      	str	r3, [r5, #0]
 800ec54:	f7f3 fb3e 	bl	80022d4 <_sbrk>
 800ec58:	1c43      	adds	r3, r0, #1
 800ec5a:	d102      	bne.n	800ec62 <_sbrk_r+0x1a>
 800ec5c:	682b      	ldr	r3, [r5, #0]
 800ec5e:	b103      	cbz	r3, 800ec62 <_sbrk_r+0x1a>
 800ec60:	6023      	str	r3, [r4, #0]
 800ec62:	bd38      	pop	{r3, r4, r5, pc}
 800ec64:	20001fb8 	.word	0x20001fb8

0800ec68 <_free_r>:
 800ec68:	b538      	push	{r3, r4, r5, lr}
 800ec6a:	4605      	mov	r5, r0
 800ec6c:	2900      	cmp	r1, #0
 800ec6e:	d041      	beq.n	800ecf4 <_free_r+0x8c>
 800ec70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ec74:	1f0c      	subs	r4, r1, #4
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	bfb8      	it	lt
 800ec7a:	18e4      	addlt	r4, r4, r3
 800ec7c:	f7ff ff90 	bl	800eba0 <__malloc_lock>
 800ec80:	4a1d      	ldr	r2, [pc, #116]	@ (800ecf8 <_free_r+0x90>)
 800ec82:	6813      	ldr	r3, [r2, #0]
 800ec84:	b933      	cbnz	r3, 800ec94 <_free_r+0x2c>
 800ec86:	6063      	str	r3, [r4, #4]
 800ec88:	6014      	str	r4, [r2, #0]
 800ec8a:	4628      	mov	r0, r5
 800ec8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ec90:	f7ff bf8c 	b.w	800ebac <__malloc_unlock>
 800ec94:	42a3      	cmp	r3, r4
 800ec96:	d908      	bls.n	800ecaa <_free_r+0x42>
 800ec98:	6820      	ldr	r0, [r4, #0]
 800ec9a:	1821      	adds	r1, r4, r0
 800ec9c:	428b      	cmp	r3, r1
 800ec9e:	bf01      	itttt	eq
 800eca0:	6819      	ldreq	r1, [r3, #0]
 800eca2:	685b      	ldreq	r3, [r3, #4]
 800eca4:	1809      	addeq	r1, r1, r0
 800eca6:	6021      	streq	r1, [r4, #0]
 800eca8:	e7ed      	b.n	800ec86 <_free_r+0x1e>
 800ecaa:	461a      	mov	r2, r3
 800ecac:	685b      	ldr	r3, [r3, #4]
 800ecae:	b10b      	cbz	r3, 800ecb4 <_free_r+0x4c>
 800ecb0:	42a3      	cmp	r3, r4
 800ecb2:	d9fa      	bls.n	800ecaa <_free_r+0x42>
 800ecb4:	6811      	ldr	r1, [r2, #0]
 800ecb6:	1850      	adds	r0, r2, r1
 800ecb8:	42a0      	cmp	r0, r4
 800ecba:	d10b      	bne.n	800ecd4 <_free_r+0x6c>
 800ecbc:	6820      	ldr	r0, [r4, #0]
 800ecbe:	4401      	add	r1, r0
 800ecc0:	1850      	adds	r0, r2, r1
 800ecc2:	4283      	cmp	r3, r0
 800ecc4:	6011      	str	r1, [r2, #0]
 800ecc6:	d1e0      	bne.n	800ec8a <_free_r+0x22>
 800ecc8:	6818      	ldr	r0, [r3, #0]
 800ecca:	685b      	ldr	r3, [r3, #4]
 800eccc:	6053      	str	r3, [r2, #4]
 800ecce:	4408      	add	r0, r1
 800ecd0:	6010      	str	r0, [r2, #0]
 800ecd2:	e7da      	b.n	800ec8a <_free_r+0x22>
 800ecd4:	d902      	bls.n	800ecdc <_free_r+0x74>
 800ecd6:	230c      	movs	r3, #12
 800ecd8:	602b      	str	r3, [r5, #0]
 800ecda:	e7d6      	b.n	800ec8a <_free_r+0x22>
 800ecdc:	6820      	ldr	r0, [r4, #0]
 800ecde:	1821      	adds	r1, r4, r0
 800ece0:	428b      	cmp	r3, r1
 800ece2:	bf04      	itt	eq
 800ece4:	6819      	ldreq	r1, [r3, #0]
 800ece6:	685b      	ldreq	r3, [r3, #4]
 800ece8:	6063      	str	r3, [r4, #4]
 800ecea:	bf04      	itt	eq
 800ecec:	1809      	addeq	r1, r1, r0
 800ecee:	6021      	streq	r1, [r4, #0]
 800ecf0:	6054      	str	r4, [r2, #4]
 800ecf2:	e7ca      	b.n	800ec8a <_free_r+0x22>
 800ecf4:	bd38      	pop	{r3, r4, r5, pc}
 800ecf6:	bf00      	nop
 800ecf8:	20001fb4 	.word	0x20001fb4

0800ecfc <_malloc_usable_size_r>:
 800ecfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ed00:	1f18      	subs	r0, r3, #4
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	bfbc      	itt	lt
 800ed06:	580b      	ldrlt	r3, [r1, r0]
 800ed08:	18c0      	addlt	r0, r0, r3
 800ed0a:	4770      	bx	lr

0800ed0c <expf>:
 800ed0c:	b508      	push	{r3, lr}
 800ed0e:	ed2d 8b02 	vpush	{d8}
 800ed12:	eef0 8a40 	vmov.f32	s17, s0
 800ed16:	f000 f857 	bl	800edc8 <__ieee754_expf>
 800ed1a:	eeb0 8a40 	vmov.f32	s16, s0
 800ed1e:	eeb0 0a68 	vmov.f32	s0, s17
 800ed22:	f000 f847 	bl	800edb4 <finitef>
 800ed26:	b160      	cbz	r0, 800ed42 <expf+0x36>
 800ed28:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 800ed68 <expf+0x5c>
 800ed2c:	eef4 8ae7 	vcmpe.f32	s17, s15
 800ed30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed34:	dd0a      	ble.n	800ed4c <expf+0x40>
 800ed36:	f7ff fb73 	bl	800e420 <__errno>
 800ed3a:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 800ed6c <expf+0x60>
 800ed3e:	2322      	movs	r3, #34	@ 0x22
 800ed40:	6003      	str	r3, [r0, #0]
 800ed42:	eeb0 0a48 	vmov.f32	s0, s16
 800ed46:	ecbd 8b02 	vpop	{d8}
 800ed4a:	bd08      	pop	{r3, pc}
 800ed4c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800ed70 <expf+0x64>
 800ed50:	eef4 8ae7 	vcmpe.f32	s17, s15
 800ed54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed58:	d5f3      	bpl.n	800ed42 <expf+0x36>
 800ed5a:	f7ff fb61 	bl	800e420 <__errno>
 800ed5e:	2322      	movs	r3, #34	@ 0x22
 800ed60:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 800ed74 <expf+0x68>
 800ed64:	6003      	str	r3, [r0, #0]
 800ed66:	e7ec      	b.n	800ed42 <expf+0x36>
 800ed68:	42b17217 	.word	0x42b17217
 800ed6c:	7f800000 	.word	0x7f800000
 800ed70:	c2cff1b5 	.word	0xc2cff1b5
 800ed74:	00000000 	.word	0x00000000

0800ed78 <sqrtf>:
 800ed78:	b508      	push	{r3, lr}
 800ed7a:	ed2d 8b02 	vpush	{d8}
 800ed7e:	eeb0 8a40 	vmov.f32	s16, s0
 800ed82:	f000 f8ef 	bl	800ef64 <__ieee754_sqrtf>
 800ed86:	eeb4 8a48 	vcmp.f32	s16, s16
 800ed8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed8e:	d60c      	bvs.n	800edaa <sqrtf+0x32>
 800ed90:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800edb0 <sqrtf+0x38>
 800ed94:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ed98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed9c:	d505      	bpl.n	800edaa <sqrtf+0x32>
 800ed9e:	f7ff fb3f 	bl	800e420 <__errno>
 800eda2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800eda6:	2321      	movs	r3, #33	@ 0x21
 800eda8:	6003      	str	r3, [r0, #0]
 800edaa:	ecbd 8b02 	vpop	{d8}
 800edae:	bd08      	pop	{r3, pc}
 800edb0:	00000000 	.word	0x00000000

0800edb4 <finitef>:
 800edb4:	ee10 3a10 	vmov	r3, s0
 800edb8:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800edbc:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800edc0:	bfac      	ite	ge
 800edc2:	2000      	movge	r0, #0
 800edc4:	2001      	movlt	r0, #1
 800edc6:	4770      	bx	lr

0800edc8 <__ieee754_expf>:
 800edc8:	ee10 2a10 	vmov	r2, s0
 800edcc:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 800edd0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800edd4:	d902      	bls.n	800eddc <__ieee754_expf+0x14>
 800edd6:	ee30 0a00 	vadd.f32	s0, s0, s0
 800edda:	4770      	bx	lr
 800eddc:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 800ede0:	d106      	bne.n	800edf0 <__ieee754_expf+0x28>
 800ede2:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 800ef1c <__ieee754_expf+0x154>
 800ede6:	2900      	cmp	r1, #0
 800ede8:	bf18      	it	ne
 800edea:	eeb0 0a67 	vmovne.f32	s0, s15
 800edee:	4770      	bx	lr
 800edf0:	484b      	ldr	r0, [pc, #300]	@ (800ef20 <__ieee754_expf+0x158>)
 800edf2:	4282      	cmp	r2, r0
 800edf4:	dd02      	ble.n	800edfc <__ieee754_expf+0x34>
 800edf6:	2000      	movs	r0, #0
 800edf8:	f000 b8d6 	b.w	800efa8 <__math_oflowf>
 800edfc:	2a00      	cmp	r2, #0
 800edfe:	da05      	bge.n	800ee0c <__ieee754_expf+0x44>
 800ee00:	4a48      	ldr	r2, [pc, #288]	@ (800ef24 <__ieee754_expf+0x15c>)
 800ee02:	4293      	cmp	r3, r2
 800ee04:	d902      	bls.n	800ee0c <__ieee754_expf+0x44>
 800ee06:	2000      	movs	r0, #0
 800ee08:	f000 b8c8 	b.w	800ef9c <__math_uflowf>
 800ee0c:	4a46      	ldr	r2, [pc, #280]	@ (800ef28 <__ieee754_expf+0x160>)
 800ee0e:	4293      	cmp	r3, r2
 800ee10:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800ee14:	d952      	bls.n	800eebc <__ieee754_expf+0xf4>
 800ee16:	4a45      	ldr	r2, [pc, #276]	@ (800ef2c <__ieee754_expf+0x164>)
 800ee18:	4293      	cmp	r3, r2
 800ee1a:	ea4f 0281 	mov.w	r2, r1, lsl #2
 800ee1e:	d834      	bhi.n	800ee8a <__ieee754_expf+0xc2>
 800ee20:	4b43      	ldr	r3, [pc, #268]	@ (800ef30 <__ieee754_expf+0x168>)
 800ee22:	4413      	add	r3, r2
 800ee24:	ed93 7a00 	vldr	s14, [r3]
 800ee28:	4b42      	ldr	r3, [pc, #264]	@ (800ef34 <__ieee754_expf+0x16c>)
 800ee2a:	4413      	add	r3, r2
 800ee2c:	ee30 7a47 	vsub.f32	s14, s0, s14
 800ee30:	f081 0201 	eor.w	r2, r1, #1
 800ee34:	edd3 7a00 	vldr	s15, [r3]
 800ee38:	1a52      	subs	r2, r2, r1
 800ee3a:	ee37 0a67 	vsub.f32	s0, s14, s15
 800ee3e:	ee20 6a00 	vmul.f32	s12, s0, s0
 800ee42:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 800ef38 <__ieee754_expf+0x170>
 800ee46:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800ef3c <__ieee754_expf+0x174>
 800ee4a:	eee6 6a05 	vfma.f32	s13, s12, s10
 800ee4e:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 800ef40 <__ieee754_expf+0x178>
 800ee52:	eea6 5a86 	vfma.f32	s10, s13, s12
 800ee56:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800ef44 <__ieee754_expf+0x17c>
 800ee5a:	eee5 6a06 	vfma.f32	s13, s10, s12
 800ee5e:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 800ef48 <__ieee754_expf+0x180>
 800ee62:	eea6 5a86 	vfma.f32	s10, s13, s12
 800ee66:	eef0 6a40 	vmov.f32	s13, s0
 800ee6a:	eee5 6a46 	vfms.f32	s13, s10, s12
 800ee6e:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800ee72:	ee20 5a26 	vmul.f32	s10, s0, s13
 800ee76:	bb92      	cbnz	r2, 800eede <__ieee754_expf+0x116>
 800ee78:	ee76 6ac6 	vsub.f32	s13, s13, s12
 800ee7c:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800ee80:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800ee84:	ee35 0ac0 	vsub.f32	s0, s11, s0
 800ee88:	4770      	bx	lr
 800ee8a:	4b30      	ldr	r3, [pc, #192]	@ (800ef4c <__ieee754_expf+0x184>)
 800ee8c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800ef50 <__ieee754_expf+0x188>
 800ee90:	eddf 6a30 	vldr	s13, [pc, #192]	@ 800ef54 <__ieee754_expf+0x18c>
 800ee94:	4413      	add	r3, r2
 800ee96:	edd3 7a00 	vldr	s15, [r3]
 800ee9a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800ee9e:	eeb0 7a40 	vmov.f32	s14, s0
 800eea2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800eea6:	ee17 2a90 	vmov	r2, s15
 800eeaa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800eeae:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800eeb2:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800ef58 <__ieee754_expf+0x190>
 800eeb6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800eeba:	e7be      	b.n	800ee3a <__ieee754_expf+0x72>
 800eebc:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 800eec0:	d20b      	bcs.n	800eeda <__ieee754_expf+0x112>
 800eec2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800ef5c <__ieee754_expf+0x194>
 800eec6:	ee70 6a26 	vadd.f32	s13, s0, s13
 800eeca:	eef4 6ae5 	vcmpe.f32	s13, s11
 800eece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eed2:	dd02      	ble.n	800eeda <__ieee754_expf+0x112>
 800eed4:	ee30 0a25 	vadd.f32	s0, s0, s11
 800eed8:	4770      	bx	lr
 800eeda:	2200      	movs	r2, #0
 800eedc:	e7af      	b.n	800ee3e <__ieee754_expf+0x76>
 800eede:	ee36 6a66 	vsub.f32	s12, s12, s13
 800eee2:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 800eee6:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800eeea:	bfb8      	it	lt
 800eeec:	3264      	addlt	r2, #100	@ 0x64
 800eeee:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800eef2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800eef6:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800eefa:	ee17 3a90 	vmov	r3, s15
 800eefe:	bfab      	itete	ge
 800ef00:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800ef04:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 800ef08:	ee00 3a10 	vmovge	s0, r3
 800ef0c:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 800ef60 <__ieee754_expf+0x198>
 800ef10:	bfbc      	itt	lt
 800ef12:	ee00 3a10 	vmovlt	s0, r3
 800ef16:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800ef1a:	4770      	bx	lr
 800ef1c:	00000000 	.word	0x00000000
 800ef20:	42b17217 	.word	0x42b17217
 800ef24:	42cff1b5 	.word	0x42cff1b5
 800ef28:	3eb17218 	.word	0x3eb17218
 800ef2c:	3f851591 	.word	0x3f851591
 800ef30:	0800fd30 	.word	0x0800fd30
 800ef34:	0800fd28 	.word	0x0800fd28
 800ef38:	3331bb4c 	.word	0x3331bb4c
 800ef3c:	b5ddea0e 	.word	0xb5ddea0e
 800ef40:	388ab355 	.word	0x388ab355
 800ef44:	bb360b61 	.word	0xbb360b61
 800ef48:	3e2aaaab 	.word	0x3e2aaaab
 800ef4c:	0800fd38 	.word	0x0800fd38
 800ef50:	3fb8aa3b 	.word	0x3fb8aa3b
 800ef54:	3f317180 	.word	0x3f317180
 800ef58:	3717f7d1 	.word	0x3717f7d1
 800ef5c:	7149f2ca 	.word	0x7149f2ca
 800ef60:	0d800000 	.word	0x0d800000

0800ef64 <__ieee754_sqrtf>:
 800ef64:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800ef68:	4770      	bx	lr

0800ef6a <with_errnof>:
 800ef6a:	b510      	push	{r4, lr}
 800ef6c:	ed2d 8b02 	vpush	{d8}
 800ef70:	eeb0 8a40 	vmov.f32	s16, s0
 800ef74:	4604      	mov	r4, r0
 800ef76:	f7ff fa53 	bl	800e420 <__errno>
 800ef7a:	eeb0 0a48 	vmov.f32	s0, s16
 800ef7e:	ecbd 8b02 	vpop	{d8}
 800ef82:	6004      	str	r4, [r0, #0]
 800ef84:	bd10      	pop	{r4, pc}

0800ef86 <xflowf>:
 800ef86:	b130      	cbz	r0, 800ef96 <xflowf+0x10>
 800ef88:	eef1 7a40 	vneg.f32	s15, s0
 800ef8c:	ee27 0a80 	vmul.f32	s0, s15, s0
 800ef90:	2022      	movs	r0, #34	@ 0x22
 800ef92:	f7ff bfea 	b.w	800ef6a <with_errnof>
 800ef96:	eef0 7a40 	vmov.f32	s15, s0
 800ef9a:	e7f7      	b.n	800ef8c <xflowf+0x6>

0800ef9c <__math_uflowf>:
 800ef9c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800efa4 <__math_uflowf+0x8>
 800efa0:	f7ff bff1 	b.w	800ef86 <xflowf>
 800efa4:	10000000 	.word	0x10000000

0800efa8 <__math_oflowf>:
 800efa8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800efb0 <__math_oflowf+0x8>
 800efac:	f7ff bfeb 	b.w	800ef86 <xflowf>
 800efb0:	70000000 	.word	0x70000000

0800efb4 <_init>:
 800efb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efb6:	bf00      	nop
 800efb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800efba:	bc08      	pop	{r3}
 800efbc:	469e      	mov	lr, r3
 800efbe:	4770      	bx	lr

0800efc0 <_fini>:
 800efc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efc2:	bf00      	nop
 800efc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800efc6:	bc08      	pop	{r3}
 800efc8:	469e      	mov	lr, r3
 800efca:	4770      	bx	lr
