<def f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='336' ll='341' type='unsigned int llvm::CCState::getFirstUnallocated(ArrayRef&lt;llvm::MCPhysReg&gt; Regs) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='371' u='c' c='_ZN4llvm7CCState11AllocateRegENS_8ArrayRefItEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='412' u='c' c='_ZN4llvm7CCState11AllocateRegENS_8ArrayRefItEEPKt'/>
<doc f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='334'>/// getFirstUnallocated - Return the index of the first unallocated register
  /// in the set, or Regs.size() if they are all allocated.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4856' u='c' c='_ZNK4llvm21AArch64TargetLowering19saveVarArgRegistersERNS_7CCStateERNS_12SelectionDAGERKNS_5SDLocERNS_7SDValueE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4894' u='c' c='_ZNK4llvm21AArch64TargetLowering19saveVarArgRegistersERNS_7CCStateERNS_12SelectionDAGERKNS_5SDLocERNS_7SDValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1833' u='c' c='_ZL19allocateVGPR32InputRN4llvm7CCStateEjNS_13ArgDescriptorE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1855' u='c' c='_ZL23allocateSGPR32InputImplRN4llvm7CCStateEPKNS_19TargetRegisterClassEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallingConv.cpp' l='201' u='c' c='_ZL29CC_ARM_AAPCS_Custom_AggregatejN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallingConv.cpp' l='248' u='c' c='_ZL29CC_ARM_AAPCS_Custom_AggregatejN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4161' u='c' c='_ZNK4llvm17ARMTargetLowering14StoreByValRegsERNS_7CCStateERNS_12SelectionDAGERKNS_5SDLocERNS_7SDValueEPKNS_5ValueEjij'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4300' u='c' c='_ZNK4llvm17ARMTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='145' u='c' c='_ZL10CC_SkipOddRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='466' u='c' c='_ZNK4llvm16MipsCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='2900' u='c' c='_ZL10CC_MipsO32jN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateENS_8ArrayRefItEE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4471' u='c' c='_ZNK4llvm18MipsTargetLowering15writeVarArgRegsERSt6vectorINS_7SDValueESaIS2_EES2_RKNS_5SDLocERNS_12SelectionDAGERNS_7CCStateE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4537' u='c' c='_ZNK4llvm18MipsTargetLowering11HandleByValEPNS_7CCStateERjNS_5AlignE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCCallingConv.cpp' l='42' u='c' c='_ZL33CC_PPC32_SVR4_Custom_AlignArgRegsRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCCallingConv.cpp' l='67' u='c' c='_ZL43CC_PPC32_SVR4_Custom_SkipLastArgRegsPPCF128RjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCCallingConv.cpp' l='93' u='c' c='_ZL35CC_PPC32_SVR4_Custom_AlignFPArgRegsRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3911' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_32SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3912' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_32SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='2942' u='c' c='_ZL8CC_RISCVRKN4llvm10DataLayoutENS_8RISCVABI3ABIEjNS_3MVTES5_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateEbbPNS_4TypeERKNS_19RISCVTarget15976203'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='2969' u='c' c='_ZL8CC_RISCVRKN4llvm10DataLayoutENS_8RISCVABI3ABIEjNS_3MVTES5_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateEbbPNS_4TypeERKNS_19RISCVTarget15976203'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3507' u='c' c='_ZNK4llvm19RISCVTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='537' u='c' c='_ZNK4llvm19SparcTargetLowering23LowerFormalArguments_32ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='169' u='c' c='_ZN12_GLOBAL__N_123X86OutgoingValueHandler9assignArgEjN4llvm3MVTES2_NS1_11CCValAssign7LocInfoERKNS1_12CallLowering7ArgInfoENS1_3ISD10ArgFlagsTyERNS1_7CCStateE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallingConv.cpp' l='277' u='c' c='_ZL18CC_X86_32_MCUInRegRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='3490' u='c' c='_ZN12_GLOBAL__N_111X86FastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3463' u='c' c='_ZN12_GLOBAL__N_121VarArgsLoweringHelper33createVarArgAreaAndStoreRegistersERN4llvm7SDValueEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3464' u='c' c='_ZN12_GLOBAL__N_121VarArgsLoweringHelper33createVarArgAreaAndStoreRegistersERN4llvm7SDValueEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4201' u='c' c='_ZNK4llvm17X86TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1349' u='c' c='_ZNK4llvm19XCoreTargetLowering17LowerCCCArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
