
build/main.elf:     file format elf32-littlearm


Disassembly of section .text:

08000000 <vectors>:
 8000000:	20005000 	andcs	r5, r0, r0
 8000004:	08001079 	stmdaeq	r0, {r0, r3, r4, r5, r6, ip}
	...
 800003c:	080010d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, ip}
	...
 800004c:	080010e9 	stmdaeq	r0, {r0, r3, r5, r6, r7, ip}
	...
 80000e4:	08001125 	stmdaeq	r0, {r0, r2, r5, r8, ip}

080000e8 <main>:
 80000e8:	b580      	push	{r7, lr}
 80000ea:	b084      	sub	sp, #16
 80000ec:	af00      	add	r7, sp, #0
 80000ee:	f001 f8d9 	bl	80012a4 <__disable_irq>
 80000f2:	f000 fed9 	bl	8000ea8 <systickInit>
 80000f6:	f001 f82f 	bl	8001158 <initRTC>
 80000fa:	f001 f8ff 	bl	80012fc <__enable_irq>
 80000fe:	2002      	movs	r0, #2
 8000100:	f000 fc4c 	bl	800099c <oledInit>
 8000104:	2002      	movs	r0, #2
 8000106:	f000 fd07 	bl	8000b18 <oledBlank>
 800010a:	2300      	movs	r3, #0
 800010c:	2203      	movs	r2, #3
 800010e:	210d      	movs	r1, #13
 8000110:	2003      	movs	r0, #3
 8000112:	f000 f897 	bl	8000244 <initGPIO>
 8000116:	230a      	movs	r3, #10
 8000118:	71bb      	strb	r3, [r7, #6]
 800011a:	4b44      	ldr	r3, [pc, #272]	; (800022c <main+0x144>)
 800011c:	681b      	ldr	r3, [r3, #0]
 800011e:	2b3b      	cmp	r3, #59	; 0x3b
 8000120:	dd1a      	ble.n	8000158 <main+0x70>
 8000122:	4b42      	ldr	r3, [pc, #264]	; (800022c <main+0x144>)
 8000124:	2200      	movs	r2, #0
 8000126:	601a      	str	r2, [r3, #0]
 8000128:	4b41      	ldr	r3, [pc, #260]	; (8000230 <main+0x148>)
 800012a:	681b      	ldr	r3, [r3, #0]
 800012c:	3301      	adds	r3, #1
 800012e:	4a40      	ldr	r2, [pc, #256]	; (8000230 <main+0x148>)
 8000130:	6013      	str	r3, [r2, #0]
 8000132:	4b3f      	ldr	r3, [pc, #252]	; (8000230 <main+0x148>)
 8000134:	681b      	ldr	r3, [r3, #0]
 8000136:	2b3b      	cmp	r3, #59	; 0x3b
 8000138:	dd0e      	ble.n	8000158 <main+0x70>
 800013a:	4b3d      	ldr	r3, [pc, #244]	; (8000230 <main+0x148>)
 800013c:	2200      	movs	r2, #0
 800013e:	601a      	str	r2, [r3, #0]
 8000140:	4b3c      	ldr	r3, [pc, #240]	; (8000234 <main+0x14c>)
 8000142:	681b      	ldr	r3, [r3, #0]
 8000144:	3301      	adds	r3, #1
 8000146:	4a3b      	ldr	r2, [pc, #236]	; (8000234 <main+0x14c>)
 8000148:	6013      	str	r3, [r2, #0]
 800014a:	4b3a      	ldr	r3, [pc, #232]	; (8000234 <main+0x14c>)
 800014c:	681b      	ldr	r3, [r3, #0]
 800014e:	2b17      	cmp	r3, #23
 8000150:	dd02      	ble.n	8000158 <main+0x70>
 8000152:	4b38      	ldr	r3, [pc, #224]	; (8000234 <main+0x14c>)
 8000154:	2200      	movs	r2, #0
 8000156:	601a      	str	r2, [r3, #0]
 8000158:	4b36      	ldr	r3, [pc, #216]	; (8000234 <main+0x14c>)
 800015a:	681b      	ldr	r3, [r3, #0]
 800015c:	4a36      	ldr	r2, [pc, #216]	; (8000238 <main+0x150>)
 800015e:	fb82 1203 	smull	r1, r2, r2, r3
 8000162:	1092      	asrs	r2, r2, #2
 8000164:	17db      	asrs	r3, r3, #31
 8000166:	1ad2      	subs	r2, r2, r3
 8000168:	4b33      	ldr	r3, [pc, #204]	; (8000238 <main+0x150>)
 800016a:	fb83 1302 	smull	r1, r3, r3, r2
 800016e:	1099      	asrs	r1, r3, #2
 8000170:	17d3      	asrs	r3, r2, #31
 8000172:	1ac9      	subs	r1, r1, r3
 8000174:	460b      	mov	r3, r1
 8000176:	009b      	lsls	r3, r3, #2
 8000178:	440b      	add	r3, r1
 800017a:	005b      	lsls	r3, r3, #1
 800017c:	1ad1      	subs	r1, r2, r3
 800017e:	b2cb      	uxtb	r3, r1
 8000180:	713b      	strb	r3, [r7, #4]
 8000182:	4b2c      	ldr	r3, [pc, #176]	; (8000234 <main+0x14c>)
 8000184:	681a      	ldr	r2, [r3, #0]
 8000186:	4b2c      	ldr	r3, [pc, #176]	; (8000238 <main+0x150>)
 8000188:	fb83 1302 	smull	r1, r3, r3, r2
 800018c:	1099      	asrs	r1, r3, #2
 800018e:	17d3      	asrs	r3, r2, #31
 8000190:	1ac9      	subs	r1, r1, r3
 8000192:	460b      	mov	r3, r1
 8000194:	009b      	lsls	r3, r3, #2
 8000196:	440b      	add	r3, r1
 8000198:	005b      	lsls	r3, r3, #1
 800019a:	1ad1      	subs	r1, r2, r3
 800019c:	b2cb      	uxtb	r3, r1
 800019e:	717b      	strb	r3, [r7, #5]
 80001a0:	4b23      	ldr	r3, [pc, #140]	; (8000230 <main+0x148>)
 80001a2:	681b      	ldr	r3, [r3, #0]
 80001a4:	4a24      	ldr	r2, [pc, #144]	; (8000238 <main+0x150>)
 80001a6:	fb82 1203 	smull	r1, r2, r2, r3
 80001aa:	1092      	asrs	r2, r2, #2
 80001ac:	17db      	asrs	r3, r3, #31
 80001ae:	1ad2      	subs	r2, r2, r3
 80001b0:	4b21      	ldr	r3, [pc, #132]	; (8000238 <main+0x150>)
 80001b2:	fb83 1302 	smull	r1, r3, r3, r2
 80001b6:	1099      	asrs	r1, r3, #2
 80001b8:	17d3      	asrs	r3, r2, #31
 80001ba:	1ac9      	subs	r1, r1, r3
 80001bc:	460b      	mov	r3, r1
 80001be:	009b      	lsls	r3, r3, #2
 80001c0:	440b      	add	r3, r1
 80001c2:	005b      	lsls	r3, r3, #1
 80001c4:	1ad1      	subs	r1, r2, r3
 80001c6:	b2cb      	uxtb	r3, r1
 80001c8:	71fb      	strb	r3, [r7, #7]
 80001ca:	4b19      	ldr	r3, [pc, #100]	; (8000230 <main+0x148>)
 80001cc:	681a      	ldr	r2, [r3, #0]
 80001ce:	4b1a      	ldr	r3, [pc, #104]	; (8000238 <main+0x150>)
 80001d0:	fb83 1302 	smull	r1, r3, r3, r2
 80001d4:	1099      	asrs	r1, r3, #2
 80001d6:	17d3      	asrs	r3, r2, #31
 80001d8:	1ac9      	subs	r1, r1, r3
 80001da:	460b      	mov	r3, r1
 80001dc:	009b      	lsls	r3, r3, #2
 80001de:	440b      	add	r3, r1
 80001e0:	005b      	lsls	r3, r3, #1
 80001e2:	1ad1      	subs	r1, r2, r3
 80001e4:	b2cb      	uxtb	r3, r1
 80001e6:	723b      	strb	r3, [r7, #8]
 80001e8:	2300      	movs	r3, #0
 80001ea:	60fb      	str	r3, [r7, #12]
 80001ec:	e01a      	b.n	8000224 <main+0x13c>
 80001ee:	4813      	ldr	r0, [pc, #76]	; (800023c <main+0x154>)
 80001f0:	f000 fd32 	bl	8000c58 <oledClearBuffer>
 80001f4:	4a12      	ldr	r2, [pc, #72]	; (8000240 <main+0x158>)
 80001f6:	68fb      	ldr	r3, [r7, #12]
 80001f8:	009b      	lsls	r3, r3, #2
 80001fa:	4413      	add	r3, r2
 80001fc:	685b      	ldr	r3, [r3, #4]
 80001fe:	490f      	ldr	r1, [pc, #60]	; (800023c <main+0x154>)
 8000200:	4618      	mov	r0, r3
 8000202:	f000 fd4d 	bl	8000ca0 <oledUpdateBuffer>
 8000206:	1d3b      	adds	r3, r7, #4
 8000208:	490c      	ldr	r1, [pc, #48]	; (800023c <main+0x154>)
 800020a:	4618      	mov	r0, r3
 800020c:	f000 fd76 	bl	8000cfc <updateTimeBuffer>
 8000210:	2005      	movs	r0, #5
 8000212:	f000 fe9f 	bl	8000f54 <delayMs>
 8000216:	4909      	ldr	r1, [pc, #36]	; (800023c <main+0x154>)
 8000218:	2002      	movs	r0, #2
 800021a:	f000 fe15 	bl	8000e48 <printBuffer>
 800021e:	68fb      	ldr	r3, [r7, #12]
 8000220:	3301      	adds	r3, #1
 8000222:	60fb      	str	r3, [r7, #12]
 8000224:	68fb      	ldr	r3, [r7, #12]
 8000226:	2b04      	cmp	r3, #4
 8000228:	dde1      	ble.n	80001ee <main+0x106>
 800022a:	e776      	b.n	800011a <main+0x32>
 800022c:	20004064 	andcs	r4, r0, r4, rrx
 8000230:	20001410 	andcs	r1, r0, r0, lsl r4
 8000234:	20001414 	andcs	r1, r0, r4, lsl r4
 8000238:	66666667 	strbtvs	r6, [r6], -r7, ror #12
 800023c:	20003c64 	andcs	r3, r0, r4, ror #24
 8000240:	20001418 	andcs	r1, r0, r8, lsl r4

08000244 <initGPIO>:
 8000244:	b490      	push	{r4, r7}
 8000246:	b082      	sub	sp, #8
 8000248:	af00      	add	r7, sp, #0
 800024a:	4604      	mov	r4, r0
 800024c:	4608      	mov	r0, r1
 800024e:	4611      	mov	r1, r2
 8000250:	461a      	mov	r2, r3
 8000252:	4623      	mov	r3, r4
 8000254:	71fb      	strb	r3, [r7, #7]
 8000256:	4603      	mov	r3, r0
 8000258:	71bb      	strb	r3, [r7, #6]
 800025a:	460b      	mov	r3, r1
 800025c:	717b      	strb	r3, [r7, #5]
 800025e:	4613      	mov	r3, r2
 8000260:	713b      	strb	r3, [r7, #4]
 8000262:	4b6e      	ldr	r3, [pc, #440]	; (800041c <initGPIO+0x1d8>)
 8000264:	699b      	ldr	r3, [r3, #24]
 8000266:	79fa      	ldrb	r2, [r7, #7]
 8000268:	3201      	adds	r2, #1
 800026a:	2101      	movs	r1, #1
 800026c:	fa01 f202 	lsl.w	r2, r1, r2
 8000270:	4611      	mov	r1, r2
 8000272:	4a6a      	ldr	r2, [pc, #424]	; (800041c <initGPIO+0x1d8>)
 8000274:	430b      	orrs	r3, r1
 8000276:	6193      	str	r3, [r2, #24]
 8000278:	79bb      	ldrb	r3, [r7, #6]
 800027a:	2b07      	cmp	r3, #7
 800027c:	d863      	bhi.n	8000346 <initGPIO+0x102>
 800027e:	79fb      	ldrb	r3, [r7, #7]
 8000280:	2b01      	cmp	r3, #1
 8000282:	d11d      	bne.n	80002c0 <initGPIO+0x7c>
 8000284:	4b66      	ldr	r3, [pc, #408]	; (8000420 <initGPIO+0x1dc>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	79ba      	ldrb	r2, [r7, #6]
 800028a:	0092      	lsls	r2, r2, #2
 800028c:	210f      	movs	r1, #15
 800028e:	fa01 f202 	lsl.w	r2, r1, r2
 8000292:	43d2      	mvns	r2, r2
 8000294:	4611      	mov	r1, r2
 8000296:	4a62      	ldr	r2, [pc, #392]	; (8000420 <initGPIO+0x1dc>)
 8000298:	400b      	ands	r3, r1
 800029a:	6013      	str	r3, [r2, #0]
 800029c:	4b60      	ldr	r3, [pc, #384]	; (8000420 <initGPIO+0x1dc>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	7979      	ldrb	r1, [r7, #5]
 80002a2:	79ba      	ldrb	r2, [r7, #6]
 80002a4:	0092      	lsls	r2, r2, #2
 80002a6:	4091      	lsls	r1, r2
 80002a8:	7938      	ldrb	r0, [r7, #4]
 80002aa:	79ba      	ldrb	r2, [r7, #6]
 80002ac:	0092      	lsls	r2, r2, #2
 80002ae:	3202      	adds	r2, #2
 80002b0:	fa00 f202 	lsl.w	r2, r0, r2
 80002b4:	430a      	orrs	r2, r1
 80002b6:	4611      	mov	r1, r2
 80002b8:	4a59      	ldr	r2, [pc, #356]	; (8000420 <initGPIO+0x1dc>)
 80002ba:	430b      	orrs	r3, r1
 80002bc:	6013      	str	r3, [r2, #0]
 80002be:	e0a7      	b.n	8000410 <initGPIO+0x1cc>
 80002c0:	79fb      	ldrb	r3, [r7, #7]
 80002c2:	2b02      	cmp	r3, #2
 80002c4:	d11d      	bne.n	8000302 <initGPIO+0xbe>
 80002c6:	4b57      	ldr	r3, [pc, #348]	; (8000424 <initGPIO+0x1e0>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	79ba      	ldrb	r2, [r7, #6]
 80002cc:	0092      	lsls	r2, r2, #2
 80002ce:	210f      	movs	r1, #15
 80002d0:	fa01 f202 	lsl.w	r2, r1, r2
 80002d4:	43d2      	mvns	r2, r2
 80002d6:	4611      	mov	r1, r2
 80002d8:	4a52      	ldr	r2, [pc, #328]	; (8000424 <initGPIO+0x1e0>)
 80002da:	400b      	ands	r3, r1
 80002dc:	6013      	str	r3, [r2, #0]
 80002de:	4b51      	ldr	r3, [pc, #324]	; (8000424 <initGPIO+0x1e0>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	7979      	ldrb	r1, [r7, #5]
 80002e4:	79ba      	ldrb	r2, [r7, #6]
 80002e6:	0092      	lsls	r2, r2, #2
 80002e8:	4091      	lsls	r1, r2
 80002ea:	7938      	ldrb	r0, [r7, #4]
 80002ec:	79ba      	ldrb	r2, [r7, #6]
 80002ee:	0092      	lsls	r2, r2, #2
 80002f0:	3202      	adds	r2, #2
 80002f2:	fa00 f202 	lsl.w	r2, r0, r2
 80002f6:	430a      	orrs	r2, r1
 80002f8:	4611      	mov	r1, r2
 80002fa:	4a4a      	ldr	r2, [pc, #296]	; (8000424 <initGPIO+0x1e0>)
 80002fc:	430b      	orrs	r3, r1
 80002fe:	6013      	str	r3, [r2, #0]
 8000300:	e086      	b.n	8000410 <initGPIO+0x1cc>
 8000302:	79fb      	ldrb	r3, [r7, #7]
 8000304:	2b03      	cmp	r3, #3
 8000306:	f040 8083 	bne.w	8000410 <initGPIO+0x1cc>
 800030a:	4b47      	ldr	r3, [pc, #284]	; (8000428 <initGPIO+0x1e4>)
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	79ba      	ldrb	r2, [r7, #6]
 8000310:	0092      	lsls	r2, r2, #2
 8000312:	210f      	movs	r1, #15
 8000314:	fa01 f202 	lsl.w	r2, r1, r2
 8000318:	43d2      	mvns	r2, r2
 800031a:	4611      	mov	r1, r2
 800031c:	4a42      	ldr	r2, [pc, #264]	; (8000428 <initGPIO+0x1e4>)
 800031e:	400b      	ands	r3, r1
 8000320:	6013      	str	r3, [r2, #0]
 8000322:	4b41      	ldr	r3, [pc, #260]	; (8000428 <initGPIO+0x1e4>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	7979      	ldrb	r1, [r7, #5]
 8000328:	79ba      	ldrb	r2, [r7, #6]
 800032a:	0092      	lsls	r2, r2, #2
 800032c:	4091      	lsls	r1, r2
 800032e:	7938      	ldrb	r0, [r7, #4]
 8000330:	79ba      	ldrb	r2, [r7, #6]
 8000332:	0092      	lsls	r2, r2, #2
 8000334:	3202      	adds	r2, #2
 8000336:	fa00 f202 	lsl.w	r2, r0, r2
 800033a:	430a      	orrs	r2, r1
 800033c:	4611      	mov	r1, r2
 800033e:	4a3a      	ldr	r2, [pc, #232]	; (8000428 <initGPIO+0x1e4>)
 8000340:	430b      	orrs	r3, r1
 8000342:	6013      	str	r3, [r2, #0]
 8000344:	e064      	b.n	8000410 <initGPIO+0x1cc>
 8000346:	79bb      	ldrb	r3, [r7, #6]
 8000348:	3b08      	subs	r3, #8
 800034a:	71bb      	strb	r3, [r7, #6]
 800034c:	79fb      	ldrb	r3, [r7, #7]
 800034e:	2b01      	cmp	r3, #1
 8000350:	d11d      	bne.n	800038e <initGPIO+0x14a>
 8000352:	4b33      	ldr	r3, [pc, #204]	; (8000420 <initGPIO+0x1dc>)
 8000354:	685b      	ldr	r3, [r3, #4]
 8000356:	79ba      	ldrb	r2, [r7, #6]
 8000358:	0092      	lsls	r2, r2, #2
 800035a:	210f      	movs	r1, #15
 800035c:	fa01 f202 	lsl.w	r2, r1, r2
 8000360:	43d2      	mvns	r2, r2
 8000362:	4611      	mov	r1, r2
 8000364:	4a2e      	ldr	r2, [pc, #184]	; (8000420 <initGPIO+0x1dc>)
 8000366:	400b      	ands	r3, r1
 8000368:	6053      	str	r3, [r2, #4]
 800036a:	4b2d      	ldr	r3, [pc, #180]	; (8000420 <initGPIO+0x1dc>)
 800036c:	685b      	ldr	r3, [r3, #4]
 800036e:	7979      	ldrb	r1, [r7, #5]
 8000370:	79ba      	ldrb	r2, [r7, #6]
 8000372:	0092      	lsls	r2, r2, #2
 8000374:	4091      	lsls	r1, r2
 8000376:	7938      	ldrb	r0, [r7, #4]
 8000378:	79ba      	ldrb	r2, [r7, #6]
 800037a:	0092      	lsls	r2, r2, #2
 800037c:	3202      	adds	r2, #2
 800037e:	fa00 f202 	lsl.w	r2, r0, r2
 8000382:	430a      	orrs	r2, r1
 8000384:	4611      	mov	r1, r2
 8000386:	4a26      	ldr	r2, [pc, #152]	; (8000420 <initGPIO+0x1dc>)
 8000388:	430b      	orrs	r3, r1
 800038a:	6053      	str	r3, [r2, #4]
 800038c:	e040      	b.n	8000410 <initGPIO+0x1cc>
 800038e:	79fb      	ldrb	r3, [r7, #7]
 8000390:	2b02      	cmp	r3, #2
 8000392:	d11d      	bne.n	80003d0 <initGPIO+0x18c>
 8000394:	4b23      	ldr	r3, [pc, #140]	; (8000424 <initGPIO+0x1e0>)
 8000396:	685b      	ldr	r3, [r3, #4]
 8000398:	79ba      	ldrb	r2, [r7, #6]
 800039a:	0092      	lsls	r2, r2, #2
 800039c:	210f      	movs	r1, #15
 800039e:	fa01 f202 	lsl.w	r2, r1, r2
 80003a2:	43d2      	mvns	r2, r2
 80003a4:	4611      	mov	r1, r2
 80003a6:	4a1f      	ldr	r2, [pc, #124]	; (8000424 <initGPIO+0x1e0>)
 80003a8:	400b      	ands	r3, r1
 80003aa:	6053      	str	r3, [r2, #4]
 80003ac:	4b1d      	ldr	r3, [pc, #116]	; (8000424 <initGPIO+0x1e0>)
 80003ae:	685b      	ldr	r3, [r3, #4]
 80003b0:	7979      	ldrb	r1, [r7, #5]
 80003b2:	79ba      	ldrb	r2, [r7, #6]
 80003b4:	0092      	lsls	r2, r2, #2
 80003b6:	4091      	lsls	r1, r2
 80003b8:	7938      	ldrb	r0, [r7, #4]
 80003ba:	79ba      	ldrb	r2, [r7, #6]
 80003bc:	0092      	lsls	r2, r2, #2
 80003be:	3202      	adds	r2, #2
 80003c0:	fa00 f202 	lsl.w	r2, r0, r2
 80003c4:	430a      	orrs	r2, r1
 80003c6:	4611      	mov	r1, r2
 80003c8:	4a16      	ldr	r2, [pc, #88]	; (8000424 <initGPIO+0x1e0>)
 80003ca:	430b      	orrs	r3, r1
 80003cc:	6053      	str	r3, [r2, #4]
 80003ce:	e01f      	b.n	8000410 <initGPIO+0x1cc>
 80003d0:	79fb      	ldrb	r3, [r7, #7]
 80003d2:	2b03      	cmp	r3, #3
 80003d4:	d11c      	bne.n	8000410 <initGPIO+0x1cc>
 80003d6:	4b14      	ldr	r3, [pc, #80]	; (8000428 <initGPIO+0x1e4>)
 80003d8:	685b      	ldr	r3, [r3, #4]
 80003da:	79ba      	ldrb	r2, [r7, #6]
 80003dc:	0092      	lsls	r2, r2, #2
 80003de:	210f      	movs	r1, #15
 80003e0:	fa01 f202 	lsl.w	r2, r1, r2
 80003e4:	43d2      	mvns	r2, r2
 80003e6:	4611      	mov	r1, r2
 80003e8:	4a0f      	ldr	r2, [pc, #60]	; (8000428 <initGPIO+0x1e4>)
 80003ea:	400b      	ands	r3, r1
 80003ec:	6053      	str	r3, [r2, #4]
 80003ee:	4b0e      	ldr	r3, [pc, #56]	; (8000428 <initGPIO+0x1e4>)
 80003f0:	685b      	ldr	r3, [r3, #4]
 80003f2:	7979      	ldrb	r1, [r7, #5]
 80003f4:	79ba      	ldrb	r2, [r7, #6]
 80003f6:	0092      	lsls	r2, r2, #2
 80003f8:	4091      	lsls	r1, r2
 80003fa:	7938      	ldrb	r0, [r7, #4]
 80003fc:	79ba      	ldrb	r2, [r7, #6]
 80003fe:	0092      	lsls	r2, r2, #2
 8000400:	3202      	adds	r2, #2
 8000402:	fa00 f202 	lsl.w	r2, r0, r2
 8000406:	430a      	orrs	r2, r1
 8000408:	4611      	mov	r1, r2
 800040a:	4a07      	ldr	r2, [pc, #28]	; (8000428 <initGPIO+0x1e4>)
 800040c:	430b      	orrs	r3, r1
 800040e:	6053      	str	r3, [r2, #4]
 8000410:	bf00      	nop
 8000412:	3708      	adds	r7, #8
 8000414:	46bd      	mov	sp, r7
 8000416:	bc90      	pop	{r4, r7}
 8000418:	4770      	bx	lr
 800041a:	bf00      	nop
 800041c:	40021000 	andmi	r1, r2, r0
 8000420:	40010800 	andmi	r0, r1, r0, lsl #16
 8000424:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000428:	40011000 	andmi	r1, r1, r0

0800042c <writeGPIO>:
 800042c:	b480      	push	{r7}
 800042e:	b083      	sub	sp, #12
 8000430:	af00      	add	r7, sp, #0
 8000432:	4603      	mov	r3, r0
 8000434:	71fb      	strb	r3, [r7, #7]
 8000436:	460b      	mov	r3, r1
 8000438:	71bb      	strb	r3, [r7, #6]
 800043a:	4613      	mov	r3, r2
 800043c:	717b      	strb	r3, [r7, #5]
 800043e:	79fb      	ldrb	r3, [r7, #7]
 8000440:	2b01      	cmp	r3, #1
 8000442:	d119      	bne.n	8000478 <writeGPIO+0x4c>
 8000444:	797b      	ldrb	r3, [r7, #5]
 8000446:	2b00      	cmp	r3, #0
 8000448:	d00a      	beq.n	8000460 <writeGPIO+0x34>
 800044a:	4b2a      	ldr	r3, [pc, #168]	; (80004f4 <writeGPIO+0xc8>)
 800044c:	68db      	ldr	r3, [r3, #12]
 800044e:	7979      	ldrb	r1, [r7, #5]
 8000450:	79ba      	ldrb	r2, [r7, #6]
 8000452:	fa01 f202 	lsl.w	r2, r1, r2
 8000456:	4611      	mov	r1, r2
 8000458:	4a26      	ldr	r2, [pc, #152]	; (80004f4 <writeGPIO+0xc8>)
 800045a:	430b      	orrs	r3, r1
 800045c:	60d3      	str	r3, [r2, #12]
 800045e:	e044      	b.n	80004ea <writeGPIO+0xbe>
 8000460:	4b24      	ldr	r3, [pc, #144]	; (80004f4 <writeGPIO+0xc8>)
 8000462:	68db      	ldr	r3, [r3, #12]
 8000464:	79ba      	ldrb	r2, [r7, #6]
 8000466:	2101      	movs	r1, #1
 8000468:	fa01 f202 	lsl.w	r2, r1, r2
 800046c:	43d2      	mvns	r2, r2
 800046e:	4611      	mov	r1, r2
 8000470:	4a20      	ldr	r2, [pc, #128]	; (80004f4 <writeGPIO+0xc8>)
 8000472:	400b      	ands	r3, r1
 8000474:	60d3      	str	r3, [r2, #12]
 8000476:	e038      	b.n	80004ea <writeGPIO+0xbe>
 8000478:	79fb      	ldrb	r3, [r7, #7]
 800047a:	2b02      	cmp	r3, #2
 800047c:	d119      	bne.n	80004b2 <writeGPIO+0x86>
 800047e:	797b      	ldrb	r3, [r7, #5]
 8000480:	2b00      	cmp	r3, #0
 8000482:	d00a      	beq.n	800049a <writeGPIO+0x6e>
 8000484:	4b1c      	ldr	r3, [pc, #112]	; (80004f8 <writeGPIO+0xcc>)
 8000486:	68db      	ldr	r3, [r3, #12]
 8000488:	7979      	ldrb	r1, [r7, #5]
 800048a:	79ba      	ldrb	r2, [r7, #6]
 800048c:	fa01 f202 	lsl.w	r2, r1, r2
 8000490:	4611      	mov	r1, r2
 8000492:	4a19      	ldr	r2, [pc, #100]	; (80004f8 <writeGPIO+0xcc>)
 8000494:	430b      	orrs	r3, r1
 8000496:	60d3      	str	r3, [r2, #12]
 8000498:	e027      	b.n	80004ea <writeGPIO+0xbe>
 800049a:	4b17      	ldr	r3, [pc, #92]	; (80004f8 <writeGPIO+0xcc>)
 800049c:	68db      	ldr	r3, [r3, #12]
 800049e:	79ba      	ldrb	r2, [r7, #6]
 80004a0:	2101      	movs	r1, #1
 80004a2:	fa01 f202 	lsl.w	r2, r1, r2
 80004a6:	43d2      	mvns	r2, r2
 80004a8:	4611      	mov	r1, r2
 80004aa:	4a13      	ldr	r2, [pc, #76]	; (80004f8 <writeGPIO+0xcc>)
 80004ac:	400b      	ands	r3, r1
 80004ae:	60d3      	str	r3, [r2, #12]
 80004b0:	e01b      	b.n	80004ea <writeGPIO+0xbe>
 80004b2:	79fb      	ldrb	r3, [r7, #7]
 80004b4:	2b03      	cmp	r3, #3
 80004b6:	d118      	bne.n	80004ea <writeGPIO+0xbe>
 80004b8:	797b      	ldrb	r3, [r7, #5]
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d00a      	beq.n	80004d4 <writeGPIO+0xa8>
 80004be:	4b0f      	ldr	r3, [pc, #60]	; (80004fc <writeGPIO+0xd0>)
 80004c0:	68db      	ldr	r3, [r3, #12]
 80004c2:	7979      	ldrb	r1, [r7, #5]
 80004c4:	79ba      	ldrb	r2, [r7, #6]
 80004c6:	fa01 f202 	lsl.w	r2, r1, r2
 80004ca:	4611      	mov	r1, r2
 80004cc:	4a0b      	ldr	r2, [pc, #44]	; (80004fc <writeGPIO+0xd0>)
 80004ce:	430b      	orrs	r3, r1
 80004d0:	60d3      	str	r3, [r2, #12]
 80004d2:	e00a      	b.n	80004ea <writeGPIO+0xbe>
 80004d4:	4b09      	ldr	r3, [pc, #36]	; (80004fc <writeGPIO+0xd0>)
 80004d6:	68db      	ldr	r3, [r3, #12]
 80004d8:	79ba      	ldrb	r2, [r7, #6]
 80004da:	2101      	movs	r1, #1
 80004dc:	fa01 f202 	lsl.w	r2, r1, r2
 80004e0:	43d2      	mvns	r2, r2
 80004e2:	4611      	mov	r1, r2
 80004e4:	4a05      	ldr	r2, [pc, #20]	; (80004fc <writeGPIO+0xd0>)
 80004e6:	400b      	ands	r3, r1
 80004e8:	60d3      	str	r3, [r2, #12]
 80004ea:	bf00      	nop
 80004ec:	370c      	adds	r7, #12
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bc80      	pop	{r7}
 80004f2:	4770      	bx	lr
 80004f4:	40010800 	andmi	r0, r1, r0, lsl #16
 80004f8:	40010c00 	andmi	r0, r1, r0, lsl #24
 80004fc:	40011000 	andmi	r1, r1, r0

08000500 <readGPIO>:
 8000500:	b480      	push	{r7}
 8000502:	b083      	sub	sp, #12
 8000504:	af00      	add	r7, sp, #0
 8000506:	4603      	mov	r3, r0
 8000508:	460a      	mov	r2, r1
 800050a:	71fb      	strb	r3, [r7, #7]
 800050c:	4613      	mov	r3, r2
 800050e:	71bb      	strb	r3, [r7, #6]
 8000510:	79fb      	ldrb	r3, [r7, #7]
 8000512:	2b01      	cmp	r3, #1
 8000514:	d10a      	bne.n	800052c <readGPIO+0x2c>
 8000516:	4b16      	ldr	r3, [pc, #88]	; (8000570 <readGPIO+0x70>)
 8000518:	689b      	ldr	r3, [r3, #8]
 800051a:	79ba      	ldrb	r2, [r7, #6]
 800051c:	2101      	movs	r1, #1
 800051e:	fa01 f202 	lsl.w	r2, r1, r2
 8000522:	401a      	ands	r2, r3
 8000524:	79bb      	ldrb	r3, [r7, #6]
 8000526:	fa22 f303 	lsr.w	r3, r2, r3
 800052a:	e01b      	b.n	8000564 <readGPIO+0x64>
 800052c:	79fb      	ldrb	r3, [r7, #7]
 800052e:	2b02      	cmp	r3, #2
 8000530:	d10a      	bne.n	8000548 <readGPIO+0x48>
 8000532:	4b10      	ldr	r3, [pc, #64]	; (8000574 <readGPIO+0x74>)
 8000534:	689b      	ldr	r3, [r3, #8]
 8000536:	79ba      	ldrb	r2, [r7, #6]
 8000538:	2101      	movs	r1, #1
 800053a:	fa01 f202 	lsl.w	r2, r1, r2
 800053e:	401a      	ands	r2, r3
 8000540:	79bb      	ldrb	r3, [r7, #6]
 8000542:	fa22 f303 	lsr.w	r3, r2, r3
 8000546:	e00d      	b.n	8000564 <readGPIO+0x64>
 8000548:	79fb      	ldrb	r3, [r7, #7]
 800054a:	2b03      	cmp	r3, #3
 800054c:	d10a      	bne.n	8000564 <readGPIO+0x64>
 800054e:	4b0a      	ldr	r3, [pc, #40]	; (8000578 <readGPIO+0x78>)
 8000550:	689b      	ldr	r3, [r3, #8]
 8000552:	79ba      	ldrb	r2, [r7, #6]
 8000554:	2101      	movs	r1, #1
 8000556:	fa01 f202 	lsl.w	r2, r1, r2
 800055a:	401a      	ands	r2, r3
 800055c:	79bb      	ldrb	r3, [r7, #6]
 800055e:	fa22 f303 	lsr.w	r3, r2, r3
 8000562:	e7ff      	b.n	8000564 <readGPIO+0x64>
 8000564:	4618      	mov	r0, r3
 8000566:	370c      	adds	r7, #12
 8000568:	46bd      	mov	sp, r7
 800056a:	bc80      	pop	{r7}
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop
 8000570:	40010800 	andmi	r0, r1, r0, lsl #16
 8000574:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000578:	40011000 	andmi	r1, r1, r0

0800057c <toggleGPIO>:
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	4603      	mov	r3, r0
 8000584:	460a      	mov	r2, r1
 8000586:	71fb      	strb	r3, [r7, #7]
 8000588:	4613      	mov	r3, r2
 800058a:	71bb      	strb	r3, [r7, #6]
 800058c:	79ba      	ldrb	r2, [r7, #6]
 800058e:	79fb      	ldrb	r3, [r7, #7]
 8000590:	4611      	mov	r1, r2
 8000592:	4618      	mov	r0, r3
 8000594:	f7ff ffb4 	bl	8000500 <readGPIO>
 8000598:	4603      	mov	r3, r0
 800059a:	2b00      	cmp	r3, #0
 800059c:	d006      	beq.n	80005ac <toggleGPIO+0x30>
 800059e:	79b9      	ldrb	r1, [r7, #6]
 80005a0:	79fb      	ldrb	r3, [r7, #7]
 80005a2:	2200      	movs	r2, #0
 80005a4:	4618      	mov	r0, r3
 80005a6:	f7ff ff41 	bl	800042c <writeGPIO>
 80005aa:	e005      	b.n	80005b8 <toggleGPIO+0x3c>
 80005ac:	79b9      	ldrb	r1, [r7, #6]
 80005ae:	79fb      	ldrb	r3, [r7, #7]
 80005b0:	2201      	movs	r2, #1
 80005b2:	4618      	mov	r0, r3
 80005b4:	f7ff ff3a 	bl	800042c <writeGPIO>
 80005b8:	bf00      	nop
 80005ba:	3708      	adds	r7, #8
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}

080005c0 <i2cInit>:
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	4603      	mov	r3, r0
 80005c8:	460a      	mov	r2, r1
 80005ca:	71fb      	strb	r3, [r7, #7]
 80005cc:	4613      	mov	r3, r2
 80005ce:	80bb      	strh	r3, [r7, #4]
 80005d0:	4b33      	ldr	r3, [pc, #204]	; (80006a0 <i2cInit+0xe0>)
 80005d2:	699b      	ldr	r3, [r3, #24]
 80005d4:	4a32      	ldr	r2, [pc, #200]	; (80006a0 <i2cInit+0xe0>)
 80005d6:	f043 0301 	orr.w	r3, r3, #1
 80005da:	6193      	str	r3, [r2, #24]
 80005dc:	79fb      	ldrb	r3, [r7, #7]
 80005de:	2b01      	cmp	r3, #1
 80005e0:	d12d      	bne.n	800063e <i2cInit+0x7e>
 80005e2:	4b2f      	ldr	r3, [pc, #188]	; (80006a0 <i2cInit+0xe0>)
 80005e4:	69db      	ldr	r3, [r3, #28]
 80005e6:	4a2e      	ldr	r2, [pc, #184]	; (80006a0 <i2cInit+0xe0>)
 80005e8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80005ec:	61d3      	str	r3, [r2, #28]
 80005ee:	2303      	movs	r3, #3
 80005f0:	2203      	movs	r2, #3
 80005f2:	2106      	movs	r1, #6
 80005f4:	2002      	movs	r0, #2
 80005f6:	f7ff fe25 	bl	8000244 <initGPIO>
 80005fa:	2303      	movs	r3, #3
 80005fc:	2203      	movs	r2, #3
 80005fe:	2107      	movs	r1, #7
 8000600:	2002      	movs	r0, #2
 8000602:	f7ff fe1f 	bl	8000244 <initGPIO>
 8000606:	4b27      	ldr	r3, [pc, #156]	; (80006a4 <i2cInit+0xe4>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	4a26      	ldr	r2, [pc, #152]	; (80006a4 <i2cInit+0xe4>)
 800060c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000610:	6013      	str	r3, [r2, #0]
 8000612:	4b24      	ldr	r3, [pc, #144]	; (80006a4 <i2cInit+0xe4>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	4a23      	ldr	r2, [pc, #140]	; (80006a4 <i2cInit+0xe4>)
 8000618:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800061c:	6013      	str	r3, [r2, #0]
 800061e:	4b21      	ldr	r3, [pc, #132]	; (80006a4 <i2cInit+0xe4>)
 8000620:	2208      	movs	r2, #8
 8000622:	605a      	str	r2, [r3, #4]
 8000624:	4a1f      	ldr	r2, [pc, #124]	; (80006a4 <i2cInit+0xe4>)
 8000626:	88bb      	ldrh	r3, [r7, #4]
 8000628:	61d3      	str	r3, [r2, #28]
 800062a:	4b1e      	ldr	r3, [pc, #120]	; (80006a4 <i2cInit+0xe4>)
 800062c:	2209      	movs	r2, #9
 800062e:	621a      	str	r2, [r3, #32]
 8000630:	4b1c      	ldr	r3, [pc, #112]	; (80006a4 <i2cInit+0xe4>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a1b      	ldr	r2, [pc, #108]	; (80006a4 <i2cInit+0xe4>)
 8000636:	f043 0301 	orr.w	r3, r3, #1
 800063a:	6013      	str	r3, [r2, #0]
 800063c:	e02c      	b.n	8000698 <i2cInit+0xd8>
 800063e:	4b18      	ldr	r3, [pc, #96]	; (80006a0 <i2cInit+0xe0>)
 8000640:	69db      	ldr	r3, [r3, #28]
 8000642:	4a17      	ldr	r2, [pc, #92]	; (80006a0 <i2cInit+0xe0>)
 8000644:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000648:	61d3      	str	r3, [r2, #28]
 800064a:	2303      	movs	r3, #3
 800064c:	2203      	movs	r2, #3
 800064e:	210a      	movs	r1, #10
 8000650:	2002      	movs	r0, #2
 8000652:	f7ff fdf7 	bl	8000244 <initGPIO>
 8000656:	2303      	movs	r3, #3
 8000658:	2203      	movs	r2, #3
 800065a:	210b      	movs	r1, #11
 800065c:	2002      	movs	r0, #2
 800065e:	f7ff fdf1 	bl	8000244 <initGPIO>
 8000662:	4b11      	ldr	r3, [pc, #68]	; (80006a8 <i2cInit+0xe8>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	4a10      	ldr	r2, [pc, #64]	; (80006a8 <i2cInit+0xe8>)
 8000668:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800066c:	6013      	str	r3, [r2, #0]
 800066e:	4b0e      	ldr	r3, [pc, #56]	; (80006a8 <i2cInit+0xe8>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	4a0d      	ldr	r2, [pc, #52]	; (80006a8 <i2cInit+0xe8>)
 8000674:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000678:	6013      	str	r3, [r2, #0]
 800067a:	4b0b      	ldr	r3, [pc, #44]	; (80006a8 <i2cInit+0xe8>)
 800067c:	2208      	movs	r2, #8
 800067e:	605a      	str	r2, [r3, #4]
 8000680:	4a09      	ldr	r2, [pc, #36]	; (80006a8 <i2cInit+0xe8>)
 8000682:	88bb      	ldrh	r3, [r7, #4]
 8000684:	61d3      	str	r3, [r2, #28]
 8000686:	4b08      	ldr	r3, [pc, #32]	; (80006a8 <i2cInit+0xe8>)
 8000688:	2209      	movs	r2, #9
 800068a:	621a      	str	r2, [r3, #32]
 800068c:	4b06      	ldr	r3, [pc, #24]	; (80006a8 <i2cInit+0xe8>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a05      	ldr	r2, [pc, #20]	; (80006a8 <i2cInit+0xe8>)
 8000692:	f043 0301 	orr.w	r3, r3, #1
 8000696:	6013      	str	r3, [r2, #0]
 8000698:	bf00      	nop
 800069a:	3708      	adds	r7, #8
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	40021000 	andmi	r1, r2, r0
 80006a4:	40005400 	andmi	r5, r0, r0, lsl #8
 80006a8:	40005800 	andmi	r5, r0, r0, lsl #16

080006ac <i2cAdd>:
 80006ac:	b480      	push	{r7}
 80006ae:	b085      	sub	sp, #20
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	4603      	mov	r3, r0
 80006b4:	71fb      	strb	r3, [r7, #7]
 80006b6:	460b      	mov	r3, r1
 80006b8:	71bb      	strb	r3, [r7, #6]
 80006ba:	4613      	mov	r3, r2
 80006bc:	717b      	strb	r3, [r7, #5]
 80006be:	79fb      	ldrb	r3, [r7, #7]
 80006c0:	2b01      	cmp	r3, #1
 80006c2:	d11e      	bne.n	8000702 <i2cAdd+0x56>
 80006c4:	79ba      	ldrb	r2, [r7, #6]
 80006c6:	797b      	ldrb	r3, [r7, #5]
 80006c8:	4313      	orrs	r3, r2
 80006ca:	b2da      	uxtb	r2, r3
 80006cc:	4b22      	ldr	r3, [pc, #136]	; (8000758 <i2cAdd+0xac>)
 80006ce:	611a      	str	r2, [r3, #16]
 80006d0:	bf00      	nop
 80006d2:	4b21      	ldr	r3, [pc, #132]	; (8000758 <i2cAdd+0xac>)
 80006d4:	695b      	ldr	r3, [r3, #20]
 80006d6:	f003 0302 	and.w	r3, r3, #2
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d0f9      	beq.n	80006d2 <i2cAdd+0x26>
 80006de:	e009      	b.n	80006f4 <i2cAdd+0x48>
 80006e0:	4b1d      	ldr	r3, [pc, #116]	; (8000758 <i2cAdd+0xac>)
 80006e2:	695b      	ldr	r3, [r3, #20]
 80006e4:	60fb      	str	r3, [r7, #12]
 80006e6:	4b1c      	ldr	r3, [pc, #112]	; (8000758 <i2cAdd+0xac>)
 80006e8:	699b      	ldr	r3, [r3, #24]
 80006ea:	60fb      	str	r3, [r7, #12]
 80006ec:	4b1a      	ldr	r3, [pc, #104]	; (8000758 <i2cAdd+0xac>)
 80006ee:	695b      	ldr	r3, [r3, #20]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d028      	beq.n	8000746 <i2cAdd+0x9a>
 80006f4:	4b18      	ldr	r3, [pc, #96]	; (8000758 <i2cAdd+0xac>)
 80006f6:	695b      	ldr	r3, [r3, #20]
 80006f8:	f003 0302 	and.w	r3, r3, #2
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d1ef      	bne.n	80006e0 <i2cAdd+0x34>
 8000700:	e024      	b.n	800074c <i2cAdd+0xa0>
 8000702:	79fb      	ldrb	r3, [r7, #7]
 8000704:	2b02      	cmp	r3, #2
 8000706:	d121      	bne.n	800074c <i2cAdd+0xa0>
 8000708:	79ba      	ldrb	r2, [r7, #6]
 800070a:	797b      	ldrb	r3, [r7, #5]
 800070c:	4313      	orrs	r3, r2
 800070e:	b2da      	uxtb	r2, r3
 8000710:	4b12      	ldr	r3, [pc, #72]	; (800075c <i2cAdd+0xb0>)
 8000712:	611a      	str	r2, [r3, #16]
 8000714:	bf00      	nop
 8000716:	4b11      	ldr	r3, [pc, #68]	; (800075c <i2cAdd+0xb0>)
 8000718:	695b      	ldr	r3, [r3, #20]
 800071a:	f003 0302 	and.w	r3, r3, #2
 800071e:	2b00      	cmp	r3, #0
 8000720:	d0f9      	beq.n	8000716 <i2cAdd+0x6a>
 8000722:	e009      	b.n	8000738 <i2cAdd+0x8c>
 8000724:	4b0d      	ldr	r3, [pc, #52]	; (800075c <i2cAdd+0xb0>)
 8000726:	695b      	ldr	r3, [r3, #20]
 8000728:	60fb      	str	r3, [r7, #12]
 800072a:	4b0c      	ldr	r3, [pc, #48]	; (800075c <i2cAdd+0xb0>)
 800072c:	699b      	ldr	r3, [r3, #24]
 800072e:	60fb      	str	r3, [r7, #12]
 8000730:	4b0a      	ldr	r3, [pc, #40]	; (800075c <i2cAdd+0xb0>)
 8000732:	695b      	ldr	r3, [r3, #20]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d008      	beq.n	800074a <i2cAdd+0x9e>
 8000738:	4b08      	ldr	r3, [pc, #32]	; (800075c <i2cAdd+0xb0>)
 800073a:	695b      	ldr	r3, [r3, #20]
 800073c:	f003 0302 	and.w	r3, r3, #2
 8000740:	2b00      	cmp	r3, #0
 8000742:	d1ef      	bne.n	8000724 <i2cAdd+0x78>
 8000744:	e002      	b.n	800074c <i2cAdd+0xa0>
 8000746:	bf00      	nop
 8000748:	e000      	b.n	800074c <i2cAdd+0xa0>
 800074a:	bf00      	nop
 800074c:	bf00      	nop
 800074e:	3714      	adds	r7, #20
 8000750:	46bd      	mov	sp, r7
 8000752:	bc80      	pop	{r7}
 8000754:	4770      	bx	lr
 8000756:	bf00      	nop
 8000758:	40005400 	andmi	r5, r0, r0, lsl #8
 800075c:	40005800 	andmi	r5, r0, r0, lsl #16

08000760 <i2cStart>:
 8000760:	b480      	push	{r7}
 8000762:	b083      	sub	sp, #12
 8000764:	af00      	add	r7, sp, #0
 8000766:	4603      	mov	r3, r0
 8000768:	71fb      	strb	r3, [r7, #7]
 800076a:	79fb      	ldrb	r3, [r7, #7]
 800076c:	2b01      	cmp	r3, #1
 800076e:	d10d      	bne.n	800078c <i2cStart+0x2c>
 8000770:	4b11      	ldr	r3, [pc, #68]	; (80007b8 <i2cStart+0x58>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a10      	ldr	r2, [pc, #64]	; (80007b8 <i2cStart+0x58>)
 8000776:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800077a:	6013      	str	r3, [r2, #0]
 800077c:	bf00      	nop
 800077e:	4b0e      	ldr	r3, [pc, #56]	; (80007b8 <i2cStart+0x58>)
 8000780:	695b      	ldr	r3, [r3, #20]
 8000782:	f003 0301 	and.w	r3, r3, #1
 8000786:	2b00      	cmp	r3, #0
 8000788:	d0f9      	beq.n	800077e <i2cStart+0x1e>
 800078a:	e00f      	b.n	80007ac <i2cStart+0x4c>
 800078c:	79fb      	ldrb	r3, [r7, #7]
 800078e:	2b02      	cmp	r3, #2
 8000790:	d10c      	bne.n	80007ac <i2cStart+0x4c>
 8000792:	4b0a      	ldr	r3, [pc, #40]	; (80007bc <i2cStart+0x5c>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4a09      	ldr	r2, [pc, #36]	; (80007bc <i2cStart+0x5c>)
 8000798:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800079c:	6013      	str	r3, [r2, #0]
 800079e:	bf00      	nop
 80007a0:	4b06      	ldr	r3, [pc, #24]	; (80007bc <i2cStart+0x5c>)
 80007a2:	695b      	ldr	r3, [r3, #20]
 80007a4:	f003 0301 	and.w	r3, r3, #1
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d0f9      	beq.n	80007a0 <i2cStart+0x40>
 80007ac:	bf00      	nop
 80007ae:	370c      	adds	r7, #12
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bc80      	pop	{r7}
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	40005400 	andmi	r5, r0, r0, lsl #8
 80007bc:	40005800 	andmi	r5, r0, r0, lsl #16

080007c0 <i2cData>:
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	4603      	mov	r3, r0
 80007c8:	460a      	mov	r2, r1
 80007ca:	71fb      	strb	r3, [r7, #7]
 80007cc:	4613      	mov	r3, r2
 80007ce:	71bb      	strb	r3, [r7, #6]
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	2b01      	cmp	r3, #1
 80007d4:	d111      	bne.n	80007fa <i2cData+0x3a>
 80007d6:	bf00      	nop
 80007d8:	4b14      	ldr	r3, [pc, #80]	; (800082c <i2cData+0x6c>)
 80007da:	695b      	ldr	r3, [r3, #20]
 80007dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d0f9      	beq.n	80007d8 <i2cData+0x18>
 80007e4:	4a11      	ldr	r2, [pc, #68]	; (800082c <i2cData+0x6c>)
 80007e6:	79bb      	ldrb	r3, [r7, #6]
 80007e8:	6113      	str	r3, [r2, #16]
 80007ea:	bf00      	nop
 80007ec:	4b0f      	ldr	r3, [pc, #60]	; (800082c <i2cData+0x6c>)
 80007ee:	695b      	ldr	r3, [r3, #20]
 80007f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d0f9      	beq.n	80007ec <i2cData+0x2c>
 80007f8:	e013      	b.n	8000822 <i2cData+0x62>
 80007fa:	79fb      	ldrb	r3, [r7, #7]
 80007fc:	2b02      	cmp	r3, #2
 80007fe:	d110      	bne.n	8000822 <i2cData+0x62>
 8000800:	bf00      	nop
 8000802:	4b0b      	ldr	r3, [pc, #44]	; (8000830 <i2cData+0x70>)
 8000804:	695b      	ldr	r3, [r3, #20]
 8000806:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800080a:	2b00      	cmp	r3, #0
 800080c:	d0f9      	beq.n	8000802 <i2cData+0x42>
 800080e:	4a08      	ldr	r2, [pc, #32]	; (8000830 <i2cData+0x70>)
 8000810:	79bb      	ldrb	r3, [r7, #6]
 8000812:	6113      	str	r3, [r2, #16]
 8000814:	bf00      	nop
 8000816:	4b06      	ldr	r3, [pc, #24]	; (8000830 <i2cData+0x70>)
 8000818:	695b      	ldr	r3, [r3, #20]
 800081a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800081e:	2b00      	cmp	r3, #0
 8000820:	d0f9      	beq.n	8000816 <i2cData+0x56>
 8000822:	bf00      	nop
 8000824:	370c      	adds	r7, #12
 8000826:	46bd      	mov	sp, r7
 8000828:	bc80      	pop	{r7}
 800082a:	4770      	bx	lr
 800082c:	40005400 	andmi	r5, r0, r0, lsl #8
 8000830:	40005800 	andmi	r5, r0, r0, lsl #16

08000834 <i2cStop>:
 8000834:	b480      	push	{r7}
 8000836:	b085      	sub	sp, #20
 8000838:	af00      	add	r7, sp, #0
 800083a:	4603      	mov	r3, r0
 800083c:	71fb      	strb	r3, [r7, #7]
 800083e:	79fb      	ldrb	r3, [r7, #7]
 8000840:	2b01      	cmp	r3, #1
 8000842:	d10c      	bne.n	800085e <i2cStop+0x2a>
 8000844:	4b10      	ldr	r3, [pc, #64]	; (8000888 <i2cStop+0x54>)
 8000846:	695b      	ldr	r3, [r3, #20]
 8000848:	60fb      	str	r3, [r7, #12]
 800084a:	4b0f      	ldr	r3, [pc, #60]	; (8000888 <i2cStop+0x54>)
 800084c:	699b      	ldr	r3, [r3, #24]
 800084e:	60fb      	str	r3, [r7, #12]
 8000850:	4b0d      	ldr	r3, [pc, #52]	; (8000888 <i2cStop+0x54>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a0c      	ldr	r2, [pc, #48]	; (8000888 <i2cStop+0x54>)
 8000856:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800085a:	6013      	str	r3, [r2, #0]
 800085c:	e00e      	b.n	800087c <i2cStop+0x48>
 800085e:	79fb      	ldrb	r3, [r7, #7]
 8000860:	2b02      	cmp	r3, #2
 8000862:	d10b      	bne.n	800087c <i2cStop+0x48>
 8000864:	4b09      	ldr	r3, [pc, #36]	; (800088c <i2cStop+0x58>)
 8000866:	695b      	ldr	r3, [r3, #20]
 8000868:	60fb      	str	r3, [r7, #12]
 800086a:	4b08      	ldr	r3, [pc, #32]	; (800088c <i2cStop+0x58>)
 800086c:	699b      	ldr	r3, [r3, #24]
 800086e:	60fb      	str	r3, [r7, #12]
 8000870:	4b06      	ldr	r3, [pc, #24]	; (800088c <i2cStop+0x58>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a05      	ldr	r2, [pc, #20]	; (800088c <i2cStop+0x58>)
 8000876:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800087a:	6013      	str	r3, [r2, #0]
 800087c:	bf00      	nop
 800087e:	3714      	adds	r7, #20
 8000880:	46bd      	mov	sp, r7
 8000882:	bc80      	pop	{r7}
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	40005400 	andmi	r5, r0, r0, lsl #8
 800088c:	40005800 	andmi	r5, r0, r0, lsl #16

08000890 <i2c_write>:
 8000890:	b580      	push	{r7, lr}
 8000892:	b084      	sub	sp, #16
 8000894:	af00      	add	r7, sp, #0
 8000896:	4603      	mov	r3, r0
 8000898:	603a      	str	r2, [r7, #0]
 800089a:	71fb      	strb	r3, [r7, #7]
 800089c:	460b      	mov	r3, r1
 800089e:	71bb      	strb	r3, [r7, #6]
 80008a0:	2300      	movs	r3, #0
 80008a2:	60fb      	str	r3, [r7, #12]
 80008a4:	79fb      	ldrb	r3, [r7, #7]
 80008a6:	4618      	mov	r0, r3
 80008a8:	f7ff ff5a 	bl	8000760 <i2cStart>
 80008ac:	79b9      	ldrb	r1, [r7, #6]
 80008ae:	79fb      	ldrb	r3, [r7, #7]
 80008b0:	2200      	movs	r2, #0
 80008b2:	4618      	mov	r0, r3
 80008b4:	f7ff fefa 	bl	80006ac <i2cAdd>
 80008b8:	e00b      	b.n	80008d2 <i2c_write+0x42>
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	683a      	ldr	r2, [r7, #0]
 80008be:	4413      	add	r3, r2
 80008c0:	781a      	ldrb	r2, [r3, #0]
 80008c2:	79fb      	ldrb	r3, [r7, #7]
 80008c4:	4611      	mov	r1, r2
 80008c6:	4618      	mov	r0, r3
 80008c8:	f7ff ff7a 	bl	80007c0 <i2cData>
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	3301      	adds	r3, #1
 80008d0:	60fb      	str	r3, [r7, #12]
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	683a      	ldr	r2, [r7, #0]
 80008d6:	4413      	add	r3, r2
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d1ed      	bne.n	80008ba <i2c_write+0x2a>
 80008de:	79fb      	ldrb	r3, [r7, #7]
 80008e0:	4618      	mov	r0, r3
 80008e2:	f7ff ffa7 	bl	8000834 <i2cStop>
 80008e6:	bf00      	nop
 80008e8:	3710      	adds	r7, #16
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop

080008f0 <oledCmd1Byte>:
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	4603      	mov	r3, r0
 80008f8:	460a      	mov	r2, r1
 80008fa:	71fb      	strb	r3, [r7, #7]
 80008fc:	4613      	mov	r3, r2
 80008fe:	71bb      	strb	r3, [r7, #6]
 8000900:	79fb      	ldrb	r3, [r7, #7]
 8000902:	4618      	mov	r0, r3
 8000904:	f7ff ff2c 	bl	8000760 <i2cStart>
 8000908:	79fb      	ldrb	r3, [r7, #7]
 800090a:	2200      	movs	r2, #0
 800090c:	2178      	movs	r1, #120	; 0x78
 800090e:	4618      	mov	r0, r3
 8000910:	f7ff fecc 	bl	80006ac <i2cAdd>
 8000914:	79fb      	ldrb	r3, [r7, #7]
 8000916:	2100      	movs	r1, #0
 8000918:	4618      	mov	r0, r3
 800091a:	f7ff ff51 	bl	80007c0 <i2cData>
 800091e:	79ba      	ldrb	r2, [r7, #6]
 8000920:	79fb      	ldrb	r3, [r7, #7]
 8000922:	4611      	mov	r1, r2
 8000924:	4618      	mov	r0, r3
 8000926:	f7ff ff4b 	bl	80007c0 <i2cData>
 800092a:	79fb      	ldrb	r3, [r7, #7]
 800092c:	4618      	mov	r0, r3
 800092e:	f7ff ff81 	bl	8000834 <i2cStop>
 8000932:	bf00      	nop
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <oledCmd2Byte>:
 800093a:	b580      	push	{r7, lr}
 800093c:	b084      	sub	sp, #16
 800093e:	af00      	add	r7, sp, #0
 8000940:	4603      	mov	r3, r0
 8000942:	6039      	str	r1, [r7, #0]
 8000944:	71fb      	strb	r3, [r7, #7]
 8000946:	2300      	movs	r3, #0
 8000948:	60fb      	str	r3, [r7, #12]
 800094a:	79fb      	ldrb	r3, [r7, #7]
 800094c:	4618      	mov	r0, r3
 800094e:	f7ff ff07 	bl	8000760 <i2cStart>
 8000952:	79fb      	ldrb	r3, [r7, #7]
 8000954:	2200      	movs	r2, #0
 8000956:	2178      	movs	r1, #120	; 0x78
 8000958:	4618      	mov	r0, r3
 800095a:	f7ff fea7 	bl	80006ac <i2cAdd>
 800095e:	79fb      	ldrb	r3, [r7, #7]
 8000960:	2100      	movs	r1, #0
 8000962:	4618      	mov	r0, r3
 8000964:	f7ff ff2c 	bl	80007c0 <i2cData>
 8000968:	2300      	movs	r3, #0
 800096a:	60fb      	str	r3, [r7, #12]
 800096c:	e00b      	b.n	8000986 <oledCmd2Byte+0x4c>
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	683a      	ldr	r2, [r7, #0]
 8000972:	4413      	add	r3, r2
 8000974:	781a      	ldrb	r2, [r3, #0]
 8000976:	79fb      	ldrb	r3, [r7, #7]
 8000978:	4611      	mov	r1, r2
 800097a:	4618      	mov	r0, r3
 800097c:	f7ff ff20 	bl	80007c0 <i2cData>
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	3301      	adds	r3, #1
 8000984:	60fb      	str	r3, [r7, #12]
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	2b01      	cmp	r3, #1
 800098a:	ddf0      	ble.n	800096e <oledCmd2Byte+0x34>
 800098c:	79fb      	ldrb	r3, [r7, #7]
 800098e:	4618      	mov	r0, r3
 8000990:	f7ff ff50 	bl	8000834 <i2cStop>
 8000994:	bf00      	nop
 8000996:	3710      	adds	r7, #16
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}

0800099c <oledInit>:
 800099c:	b580      	push	{r7, lr}
 800099e:	b08a      	sub	sp, #40	; 0x28
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	4603      	mov	r3, r0
 80009a4:	71fb      	strb	r3, [r7, #7]
 80009a6:	79fb      	ldrb	r3, [r7, #7]
 80009a8:	212d      	movs	r1, #45	; 0x2d
 80009aa:	4618      	mov	r0, r3
 80009ac:	f7ff fe08 	bl	80005c0 <i2cInit>
 80009b0:	f643 73a8 	movw	r3, #16296	; 0x3fa8
 80009b4:	84bb      	strh	r3, [r7, #36]	; 0x24
 80009b6:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80009ba:	79fb      	ldrb	r3, [r7, #7]
 80009bc:	4611      	mov	r1, r2
 80009be:	4618      	mov	r0, r3
 80009c0:	f7ff ffbb 	bl	800093a <oledCmd2Byte>
 80009c4:	23d3      	movs	r3, #211	; 0xd3
 80009c6:	843b      	strh	r3, [r7, #32]
 80009c8:	f107 0220 	add.w	r2, r7, #32
 80009cc:	79fb      	ldrb	r3, [r7, #7]
 80009ce:	4611      	mov	r1, r2
 80009d0:	4618      	mov	r0, r3
 80009d2:	f7ff ffb2 	bl	800093a <oledCmd2Byte>
 80009d6:	79fb      	ldrb	r3, [r7, #7]
 80009d8:	2140      	movs	r1, #64	; 0x40
 80009da:	4618      	mov	r0, r3
 80009dc:	f7ff ff88 	bl	80008f0 <oledCmd1Byte>
 80009e0:	79fb      	ldrb	r3, [r7, #7]
 80009e2:	21a1      	movs	r1, #161	; 0xa1
 80009e4:	4618      	mov	r0, r3
 80009e6:	f7ff ff83 	bl	80008f0 <oledCmd1Byte>
 80009ea:	79fb      	ldrb	r3, [r7, #7]
 80009ec:	21c8      	movs	r1, #200	; 0xc8
 80009ee:	4618      	mov	r0, r3
 80009f0:	f7ff ff7e 	bl	80008f0 <oledCmd1Byte>
 80009f4:	f241 23da 	movw	r3, #4826	; 0x12da
 80009f8:	83bb      	strh	r3, [r7, #28]
 80009fa:	f107 021c 	add.w	r2, r7, #28
 80009fe:	79fb      	ldrb	r3, [r7, #7]
 8000a00:	4611      	mov	r1, r2
 8000a02:	4618      	mov	r0, r3
 8000a04:	f7ff ff99 	bl	800093a <oledCmd2Byte>
 8000a08:	f647 7381 	movw	r3, #32641	; 0x7f81
 8000a0c:	833b      	strh	r3, [r7, #24]
 8000a0e:	f107 0218 	add.w	r2, r7, #24
 8000a12:	79fb      	ldrb	r3, [r7, #7]
 8000a14:	4611      	mov	r1, r2
 8000a16:	4618      	mov	r0, r3
 8000a18:	f7ff ff8f 	bl	800093a <oledCmd2Byte>
 8000a1c:	79fb      	ldrb	r3, [r7, #7]
 8000a1e:	21a4      	movs	r1, #164	; 0xa4
 8000a20:	4618      	mov	r0, r3
 8000a22:	f7ff ff65 	bl	80008f0 <oledCmd1Byte>
 8000a26:	79fb      	ldrb	r3, [r7, #7]
 8000a28:	21a6      	movs	r1, #166	; 0xa6
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f7ff ff60 	bl	80008f0 <oledCmd1Byte>
 8000a30:	f248 03d5 	movw	r3, #32981	; 0x80d5
 8000a34:	82bb      	strh	r3, [r7, #20]
 8000a36:	f107 0214 	add.w	r2, r7, #20
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	4611      	mov	r1, r2
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f7ff ff7b 	bl	800093a <oledCmd2Byte>
 8000a44:	f241 438d 	movw	r3, #5261	; 0x148d
 8000a48:	823b      	strh	r3, [r7, #16]
 8000a4a:	f107 0210 	add.w	r2, r7, #16
 8000a4e:	79fb      	ldrb	r3, [r7, #7]
 8000a50:	4611      	mov	r1, r2
 8000a52:	4618      	mov	r0, r3
 8000a54:	f7ff ff71 	bl	800093a <oledCmd2Byte>
 8000a58:	79fb      	ldrb	r3, [r7, #7]
 8000a5a:	21af      	movs	r1, #175	; 0xaf
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff ff47 	bl	80008f0 <oledCmd1Byte>
 8000a62:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 8000a66:	81bb      	strh	r3, [r7, #12]
 8000a68:	f107 020c 	add.w	r2, r7, #12
 8000a6c:	79fb      	ldrb	r3, [r7, #7]
 8000a6e:	4611      	mov	r1, r2
 8000a70:	4618      	mov	r0, r3
 8000a72:	f7ff ff62 	bl	800093a <oledCmd2Byte>
 8000a76:	bf00      	nop
 8000a78:	3728      	adds	r7, #40	; 0x28
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}

08000a7e <oledData>:
 8000a7e:	b580      	push	{r7, lr}
 8000a80:	b082      	sub	sp, #8
 8000a82:	af00      	add	r7, sp, #0
 8000a84:	4603      	mov	r3, r0
 8000a86:	460a      	mov	r2, r1
 8000a88:	71fb      	strb	r3, [r7, #7]
 8000a8a:	4613      	mov	r3, r2
 8000a8c:	71bb      	strb	r3, [r7, #6]
 8000a8e:	79fb      	ldrb	r3, [r7, #7]
 8000a90:	4618      	mov	r0, r3
 8000a92:	f7ff fe65 	bl	8000760 <i2cStart>
 8000a96:	79fb      	ldrb	r3, [r7, #7]
 8000a98:	2200      	movs	r2, #0
 8000a9a:	2178      	movs	r1, #120	; 0x78
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff fe05 	bl	80006ac <i2cAdd>
 8000aa2:	79fb      	ldrb	r3, [r7, #7]
 8000aa4:	2140      	movs	r1, #64	; 0x40
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f7ff fe8a 	bl	80007c0 <i2cData>
 8000aac:	79ba      	ldrb	r2, [r7, #6]
 8000aae:	79fb      	ldrb	r3, [r7, #7]
 8000ab0:	4611      	mov	r1, r2
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f7ff fe84 	bl	80007c0 <i2cData>
 8000ab8:	79fb      	ldrb	r3, [r7, #7]
 8000aba:	4618      	mov	r0, r3
 8000abc:	f7ff feba 	bl	8000834 <i2cStop>
 8000ac0:	bf00      	nop
 8000ac2:	3708      	adds	r7, #8
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}

08000ac8 <oledPos>:
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	4603      	mov	r3, r0
 8000ad0:	71fb      	strb	r3, [r7, #7]
 8000ad2:	460b      	mov	r3, r1
 8000ad4:	71bb      	strb	r3, [r7, #6]
 8000ad6:	4613      	mov	r3, r2
 8000ad8:	717b      	strb	r3, [r7, #5]
 8000ada:	797b      	ldrb	r3, [r7, #5]
 8000adc:	f003 030f 	and.w	r3, r3, #15
 8000ae0:	b2da      	uxtb	r2, r3
 8000ae2:	79fb      	ldrb	r3, [r7, #7]
 8000ae4:	4611      	mov	r1, r2
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f7ff ff02 	bl	80008f0 <oledCmd1Byte>
 8000aec:	797b      	ldrb	r3, [r7, #5]
 8000aee:	091b      	lsrs	r3, r3, #4
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	3310      	adds	r3, #16
 8000af4:	b2da      	uxtb	r2, r3
 8000af6:	79fb      	ldrb	r3, [r7, #7]
 8000af8:	4611      	mov	r1, r2
 8000afa:	4618      	mov	r0, r3
 8000afc:	f7ff fef8 	bl	80008f0 <oledCmd1Byte>
 8000b00:	79bb      	ldrb	r3, [r7, #6]
 8000b02:	3b50      	subs	r3, #80	; 0x50
 8000b04:	b2da      	uxtb	r2, r3
 8000b06:	79fb      	ldrb	r3, [r7, #7]
 8000b08:	4611      	mov	r1, r2
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f7ff fef0 	bl	80008f0 <oledCmd1Byte>
 8000b10:	bf00      	nop
 8000b12:	3708      	adds	r7, #8
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}

08000b18 <oledBlank>:
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	71fb      	strb	r3, [r7, #7]
 8000b22:	79fb      	ldrb	r3, [r7, #7]
 8000b24:	2200      	movs	r2, #0
 8000b26:	2100      	movs	r1, #0
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f7ff ffcd 	bl	8000ac8 <oledPos>
 8000b2e:	2300      	movs	r3, #0
 8000b30:	60fb      	str	r3, [r7, #12]
 8000b32:	e010      	b.n	8000b56 <oledBlank+0x3e>
 8000b34:	2300      	movs	r3, #0
 8000b36:	60bb      	str	r3, [r7, #8]
 8000b38:	e007      	b.n	8000b4a <oledBlank+0x32>
 8000b3a:	79fb      	ldrb	r3, [r7, #7]
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f7ff ff9d 	bl	8000a7e <oledData>
 8000b44:	68bb      	ldr	r3, [r7, #8]
 8000b46:	3301      	adds	r3, #1
 8000b48:	60bb      	str	r3, [r7, #8]
 8000b4a:	68bb      	ldr	r3, [r7, #8]
 8000b4c:	2b7f      	cmp	r3, #127	; 0x7f
 8000b4e:	ddf4      	ble.n	8000b3a <oledBlank+0x22>
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	3301      	adds	r3, #1
 8000b54:	60fb      	str	r3, [r7, #12]
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	2b07      	cmp	r3, #7
 8000b5a:	ddeb      	ble.n	8000b34 <oledBlank+0x1c>
 8000b5c:	79fb      	ldrb	r3, [r7, #7]
 8000b5e:	2200      	movs	r2, #0
 8000b60:	2100      	movs	r1, #0
 8000b62:	4618      	mov	r0, r3
 8000b64:	f7ff ffb0 	bl	8000ac8 <oledPos>
 8000b68:	bf00      	nop
 8000b6a:	3710      	adds	r7, #16
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}

08000b70 <oledPrint>:
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b084      	sub	sp, #16
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	4603      	mov	r3, r0
 8000b78:	6039      	str	r1, [r7, #0]
 8000b7a:	71fb      	strb	r3, [r7, #7]
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	60fb      	str	r3, [r7, #12]
 8000b80:	e01e      	b.n	8000bc0 <oledPrint+0x50>
 8000b82:	2300      	movs	r3, #0
 8000b84:	60bb      	str	r3, [r7, #8]
 8000b86:	e015      	b.n	8000bb4 <oledPrint+0x44>
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	683a      	ldr	r2, [r7, #0]
 8000b8c:	4413      	add	r3, r2
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	f1a3 0220 	sub.w	r2, r3, #32
 8000b94:	4910      	ldr	r1, [pc, #64]	; (8000bd8 <oledPrint+0x68>)
 8000b96:	4613      	mov	r3, r2
 8000b98:	009b      	lsls	r3, r3, #2
 8000b9a:	4413      	add	r3, r2
 8000b9c:	18ca      	adds	r2, r1, r3
 8000b9e:	68bb      	ldr	r3, [r7, #8]
 8000ba0:	4413      	add	r3, r2
 8000ba2:	781a      	ldrb	r2, [r3, #0]
 8000ba4:	79fb      	ldrb	r3, [r7, #7]
 8000ba6:	4611      	mov	r1, r2
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f7ff ff68 	bl	8000a7e <oledData>
 8000bae:	68bb      	ldr	r3, [r7, #8]
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	60bb      	str	r3, [r7, #8]
 8000bb4:	68bb      	ldr	r3, [r7, #8]
 8000bb6:	2b04      	cmp	r3, #4
 8000bb8:	dde6      	ble.n	8000b88 <oledPrint+0x18>
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	3301      	adds	r3, #1
 8000bbe:	60fb      	str	r3, [r7, #12]
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	683a      	ldr	r2, [r7, #0]
 8000bc4:	4413      	add	r3, r2
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d1da      	bne.n	8000b82 <oledPrint+0x12>
 8000bcc:	bf00      	nop
 8000bce:	bf00      	nop
 8000bd0:	3710      	adds	r7, #16
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	080018d4 	stmdaeq	r0, {r2, r4, r6, r7, fp, ip}

08000bdc <oledMsg>:
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	603b      	str	r3, [r7, #0]
 8000be4:	4603      	mov	r3, r0
 8000be6:	71fb      	strb	r3, [r7, #7]
 8000be8:	460b      	mov	r3, r1
 8000bea:	71bb      	strb	r3, [r7, #6]
 8000bec:	4613      	mov	r3, r2
 8000bee:	717b      	strb	r3, [r7, #5]
 8000bf0:	797a      	ldrb	r2, [r7, #5]
 8000bf2:	79b9      	ldrb	r1, [r7, #6]
 8000bf4:	79fb      	ldrb	r3, [r7, #7]
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f7ff ff66 	bl	8000ac8 <oledPos>
 8000bfc:	79fb      	ldrb	r3, [r7, #7]
 8000bfe:	6839      	ldr	r1, [r7, #0]
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff ffb5 	bl	8000b70 <oledPrint>
 8000c06:	bf00      	nop
 8000c08:	3708      	adds	r7, #8
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}

08000c0e <oledAprint>:
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	b084      	sub	sp, #16
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	4603      	mov	r3, r0
 8000c16:	6039      	str	r1, [r7, #0]
 8000c18:	71fb      	strb	r3, [r7, #7]
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	60fb      	str	r3, [r7, #12]
 8000c1e:	e010      	b.n	8000c42 <oledAprint+0x34>
 8000c20:	490c      	ldr	r1, [pc, #48]	; (8000c54 <oledAprint+0x46>)
 8000c22:	683a      	ldr	r2, [r7, #0]
 8000c24:	4613      	mov	r3, r2
 8000c26:	009b      	lsls	r3, r3, #2
 8000c28:	4413      	add	r3, r2
 8000c2a:	18ca      	adds	r2, r1, r3
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	4413      	add	r3, r2
 8000c30:	781a      	ldrb	r2, [r3, #0]
 8000c32:	79fb      	ldrb	r3, [r7, #7]
 8000c34:	4611      	mov	r1, r2
 8000c36:	4618      	mov	r0, r3
 8000c38:	f7ff ff21 	bl	8000a7e <oledData>
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	3301      	adds	r3, #1
 8000c40:	60fb      	str	r3, [r7, #12]
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	2b04      	cmp	r3, #4
 8000c46:	ddeb      	ble.n	8000c20 <oledAprint+0x12>
 8000c48:	bf00      	nop
 8000c4a:	bf00      	nop
 8000c4c:	3710      	adds	r7, #16
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	080018d4 	stmdaeq	r0, {r2, r4, r6, r7, fp, ip}

08000c58 <oledClearBuffer>:
 8000c58:	b480      	push	{r7}
 8000c5a:	b085      	sub	sp, #20
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	2300      	movs	r3, #0
 8000c62:	60fb      	str	r3, [r7, #12]
 8000c64:	e013      	b.n	8000c8e <oledClearBuffer+0x36>
 8000c66:	2300      	movs	r3, #0
 8000c68:	60bb      	str	r3, [r7, #8]
 8000c6a:	e00a      	b.n	8000c82 <oledClearBuffer+0x2a>
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	01db      	lsls	r3, r3, #7
 8000c70:	687a      	ldr	r2, [r7, #4]
 8000c72:	441a      	add	r2, r3
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	4413      	add	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	701a      	strb	r2, [r3, #0]
 8000c7c:	68bb      	ldr	r3, [r7, #8]
 8000c7e:	3301      	adds	r3, #1
 8000c80:	60bb      	str	r3, [r7, #8]
 8000c82:	68bb      	ldr	r3, [r7, #8]
 8000c84:	2b7f      	cmp	r3, #127	; 0x7f
 8000c86:	ddf1      	ble.n	8000c6c <oledClearBuffer+0x14>
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	60fb      	str	r3, [r7, #12]
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	2b07      	cmp	r3, #7
 8000c92:	dde8      	ble.n	8000c66 <oledClearBuffer+0xe>
 8000c94:	bf00      	nop
 8000c96:	bf00      	nop
 8000c98:	3714      	adds	r7, #20
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bc80      	pop	{r7}
 8000c9e:	4770      	bx	lr

08000ca0 <oledUpdateBuffer>:
 8000ca0:	b480      	push	{r7}
 8000ca2:	b087      	sub	sp, #28
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
 8000ca8:	6039      	str	r1, [r7, #0]
 8000caa:	2300      	movs	r3, #0
 8000cac:	60fb      	str	r3, [r7, #12]
 8000cae:	2301      	movs	r3, #1
 8000cb0:	617b      	str	r3, [r7, #20]
 8000cb2:	e01a      	b.n	8000cea <oledUpdateBuffer+0x4a>
 8000cb4:	233c      	movs	r3, #60	; 0x3c
 8000cb6:	613b      	str	r3, [r7, #16]
 8000cb8:	e011      	b.n	8000cde <oledUpdateBuffer+0x3e>
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	3301      	adds	r3, #1
 8000cbe:	60fb      	str	r3, [r7, #12]
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	687a      	ldr	r2, [r7, #4]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	697a      	ldr	r2, [r7, #20]
 8000cc8:	01d2      	lsls	r2, r2, #7
 8000cca:	6839      	ldr	r1, [r7, #0]
 8000ccc:	440a      	add	r2, r1
 8000cce:	7819      	ldrb	r1, [r3, #0]
 8000cd0:	693b      	ldr	r3, [r7, #16]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	460a      	mov	r2, r1
 8000cd6:	701a      	strb	r2, [r3, #0]
 8000cd8:	693b      	ldr	r3, [r7, #16]
 8000cda:	3301      	adds	r3, #1
 8000cdc:	613b      	str	r3, [r7, #16]
 8000cde:	693b      	ldr	r3, [r7, #16]
 8000ce0:	2b6b      	cmp	r3, #107	; 0x6b
 8000ce2:	ddea      	ble.n	8000cba <oledUpdateBuffer+0x1a>
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	3301      	adds	r3, #1
 8000ce8:	617b      	str	r3, [r7, #20]
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	2b07      	cmp	r3, #7
 8000cee:	dde1      	ble.n	8000cb4 <oledUpdateBuffer+0x14>
 8000cf0:	bf00      	nop
 8000cf2:	bf00      	nop
 8000cf4:	371c      	adds	r7, #28
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bc80      	pop	{r7}
 8000cfa:	4770      	bx	lr

08000cfc <updateTimeBuffer>:
 8000cfc:	b490      	push	{r4, r7}
 8000cfe:	b086      	sub	sp, #24
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
 8000d04:	6039      	str	r1, [r7, #0]
 8000d06:	2300      	movs	r3, #0
 8000d08:	60bb      	str	r3, [r7, #8]
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	60fb      	str	r3, [r7, #12]
 8000d0e:	2301      	movs	r3, #1
 8000d10:	617b      	str	r3, [r7, #20]
 8000d12:	e034      	b.n	8000d7e <updateTimeBuffer+0x82>
 8000d14:	2300      	movs	r3, #0
 8000d16:	613b      	str	r3, [r7, #16]
 8000d18:	e029      	b.n	8000d6e <updateTimeBuffer+0x72>
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	3b01      	subs	r3, #1
 8000d1e:	687a      	ldr	r2, [r7, #4]
 8000d20:	4413      	add	r3, r2
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	461c      	mov	r4, r3
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	01db      	lsls	r3, r3, #7
 8000d2a:	683a      	ldr	r2, [r7, #0]
 8000d2c:	18d1      	adds	r1, r2, r3
 8000d2e:	4818      	ldr	r0, [pc, #96]	; (8000d90 <updateTimeBuffer+0x94>)
 8000d30:	4623      	mov	r3, r4
 8000d32:	005b      	lsls	r3, r3, #1
 8000d34:	4423      	add	r3, r4
 8000d36:	011a      	lsls	r2, r3, #4
 8000d38:	1ad2      	subs	r2, r2, r3
 8000d3a:	4402      	add	r2, r0
 8000d3c:	693b      	ldr	r3, [r7, #16]
 8000d3e:	4413      	add	r3, r2
 8000d40:	781a      	ldrb	r2, [r3, #0]
 8000d42:	68bb      	ldr	r3, [r7, #8]
 8000d44:	440b      	add	r3, r1
 8000d46:	701a      	strb	r2, [r3, #0]
 8000d48:	697a      	ldr	r2, [r7, #20]
 8000d4a:	4613      	mov	r3, r2
 8000d4c:	011b      	lsls	r3, r3, #4
 8000d4e:	1a9b      	subs	r3, r3, r2
 8000d50:	68ba      	ldr	r2, [r7, #8]
 8000d52:	429a      	cmp	r2, r3
 8000d54:	db05      	blt.n	8000d62 <updateTimeBuffer+0x66>
 8000d56:	68bb      	ldr	r3, [r7, #8]
 8000d58:	3b0f      	subs	r3, #15
 8000d5a:	60bb      	str	r3, [r7, #8]
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	60fb      	str	r3, [r7, #12]
 8000d62:	68bb      	ldr	r3, [r7, #8]
 8000d64:	3301      	adds	r3, #1
 8000d66:	60bb      	str	r3, [r7, #8]
 8000d68:	693b      	ldr	r3, [r7, #16]
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	613b      	str	r3, [r7, #16]
 8000d6e:	693b      	ldr	r3, [r7, #16]
 8000d70:	2b2c      	cmp	r3, #44	; 0x2c
 8000d72:	ddd2      	ble.n	8000d1a <updateTimeBuffer+0x1e>
 8000d74:	697b      	ldr	r3, [r7, #20]
 8000d76:	3301      	adds	r3, #1
 8000d78:	617b      	str	r3, [r7, #20]
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	60fb      	str	r3, [r7, #12]
 8000d7e:	697b      	ldr	r3, [r7, #20]
 8000d80:	2b05      	cmp	r3, #5
 8000d82:	ddc7      	ble.n	8000d14 <updateTimeBuffer+0x18>
 8000d84:	bf00      	nop
 8000d86:	bf00      	nop
 8000d88:	3718      	adds	r7, #24
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bc90      	pop	{r4, r7}
 8000d8e:	4770      	bx	lr
 8000d90:	080016e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, ip}

08000d94 <updateStrBuffer>:
 8000d94:	b480      	push	{r7}
 8000d96:	b089      	sub	sp, #36	; 0x24
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	60ba      	str	r2, [r7, #8]
 8000d9c:	607b      	str	r3, [r7, #4]
 8000d9e:	4603      	mov	r3, r0
 8000da0:	81fb      	strh	r3, [r7, #14]
 8000da2:	460b      	mov	r3, r1
 8000da4:	81bb      	strh	r3, [r7, #12]
 8000da6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000daa:	617b      	str	r3, [r7, #20]
 8000dac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000db0:	613b      	str	r3, [r7, #16]
 8000db2:	2300      	movs	r3, #0
 8000db4:	61fb      	str	r3, [r7, #28]
 8000db6:	e037      	b.n	8000e28 <updateStrBuffer+0x94>
 8000db8:	693b      	ldr	r3, [r7, #16]
 8000dba:	2b08      	cmp	r3, #8
 8000dbc:	dc3b      	bgt.n	8000e36 <updateStrBuffer+0xa2>
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	61bb      	str	r3, [r7, #24]
 8000dc2:	e029      	b.n	8000e18 <updateStrBuffer+0x84>
 8000dc4:	69fb      	ldr	r3, [r7, #28]
 8000dc6:	68ba      	ldr	r2, [r7, #8]
 8000dc8:	4413      	add	r3, r2
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	f1a3 0220 	sub.w	r2, r3, #32
 8000dd0:	693b      	ldr	r3, [r7, #16]
 8000dd2:	01db      	lsls	r3, r3, #7
 8000dd4:	6879      	ldr	r1, [r7, #4]
 8000dd6:	4419      	add	r1, r3
 8000dd8:	481a      	ldr	r0, [pc, #104]	; (8000e44 <updateStrBuffer+0xb0>)
 8000dda:	4613      	mov	r3, r2
 8000ddc:	005b      	lsls	r3, r3, #1
 8000dde:	4413      	add	r3, r2
 8000de0:	011a      	lsls	r2, r3, #4
 8000de2:	1ad2      	subs	r2, r2, r3
 8000de4:	4402      	add	r2, r0
 8000de6:	69bb      	ldr	r3, [r7, #24]
 8000de8:	4413      	add	r3, r2
 8000dea:	781a      	ldrb	r2, [r3, #0]
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	440b      	add	r3, r1
 8000df0:	701a      	strb	r2, [r3, #0]
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	2b7e      	cmp	r3, #126	; 0x7e
 8000df6:	dd09      	ble.n	8000e0c <updateStrBuffer+0x78>
 8000df8:	693b      	ldr	r3, [r7, #16]
 8000dfa:	2b07      	cmp	r3, #7
 8000dfc:	dc10      	bgt.n	8000e20 <updateStrBuffer+0x8c>
 8000dfe:	693b      	ldr	r3, [r7, #16]
 8000e00:	3301      	adds	r3, #1
 8000e02:	613b      	str	r3, [r7, #16]
 8000e04:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000e08:	617b      	str	r3, [r7, #20]
 8000e0a:	e002      	b.n	8000e12 <updateStrBuffer+0x7e>
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	3301      	adds	r3, #1
 8000e10:	617b      	str	r3, [r7, #20]
 8000e12:	69bb      	ldr	r3, [r7, #24]
 8000e14:	3301      	adds	r3, #1
 8000e16:	61bb      	str	r3, [r7, #24]
 8000e18:	69bb      	ldr	r3, [r7, #24]
 8000e1a:	2b04      	cmp	r3, #4
 8000e1c:	ddd2      	ble.n	8000dc4 <updateStrBuffer+0x30>
 8000e1e:	e000      	b.n	8000e22 <updateStrBuffer+0x8e>
 8000e20:	bf00      	nop
 8000e22:	69fb      	ldr	r3, [r7, #28]
 8000e24:	3301      	adds	r3, #1
 8000e26:	61fb      	str	r3, [r7, #28]
 8000e28:	69fb      	ldr	r3, [r7, #28]
 8000e2a:	68ba      	ldr	r2, [r7, #8]
 8000e2c:	4413      	add	r3, r2
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d1c1      	bne.n	8000db8 <updateStrBuffer+0x24>
 8000e34:	e000      	b.n	8000e38 <updateStrBuffer+0xa4>
 8000e36:	bf00      	nop
 8000e38:	bf00      	nop
 8000e3a:	3724      	adds	r7, #36	; 0x24
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bc80      	pop	{r7}
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	080016e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, ip}

08000e48 <printBuffer>:
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b084      	sub	sp, #16
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	4603      	mov	r3, r0
 8000e50:	6039      	str	r1, [r7, #0]
 8000e52:	71fb      	strb	r3, [r7, #7]
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	2200      	movs	r2, #0
 8000e58:	2100      	movs	r1, #0
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f7ff fe34 	bl	8000ac8 <oledPos>
 8000e60:	2300      	movs	r3, #0
 8000e62:	60fb      	str	r3, [r7, #12]
 8000e64:	e017      	b.n	8000e96 <printBuffer+0x4e>
 8000e66:	2300      	movs	r3, #0
 8000e68:	60bb      	str	r3, [r7, #8]
 8000e6a:	e00e      	b.n	8000e8a <printBuffer+0x42>
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	01db      	lsls	r3, r3, #7
 8000e70:	683a      	ldr	r2, [r7, #0]
 8000e72:	441a      	add	r2, r3
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	4413      	add	r3, r2
 8000e78:	781a      	ldrb	r2, [r3, #0]
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	4611      	mov	r1, r2
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f7ff fdfd 	bl	8000a7e <oledData>
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	3301      	adds	r3, #1
 8000e88:	60bb      	str	r3, [r7, #8]
 8000e8a:	68bb      	ldr	r3, [r7, #8]
 8000e8c:	2b7f      	cmp	r3, #127	; 0x7f
 8000e8e:	dded      	ble.n	8000e6c <printBuffer+0x24>
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	3301      	adds	r3, #1
 8000e94:	60fb      	str	r3, [r7, #12]
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	2b07      	cmp	r3, #7
 8000e9a:	dde4      	ble.n	8000e66 <printBuffer+0x1e>
 8000e9c:	bf00      	nop
 8000e9e:	bf00      	nop
 8000ea0:	3710      	adds	r7, #16
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop

08000ea8 <systickInit>:
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	4b08      	ldr	r3, [pc, #32]	; (8000ed0 <systickInit+0x28>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	601a      	str	r2, [r3, #0]
 8000eb2:	4b07      	ldr	r3, [pc, #28]	; (8000ed0 <systickInit+0x28>)
 8000eb4:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	4b05      	ldr	r3, [pc, #20]	; (8000ed0 <systickInit+0x28>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	609a      	str	r2, [r3, #8]
 8000ec0:	4b03      	ldr	r3, [pc, #12]	; (8000ed0 <systickInit+0x28>)
 8000ec2:	2205      	movs	r2, #5
 8000ec4:	601a      	str	r2, [r3, #0]
 8000ec6:	bf00      	nop
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bc80      	pop	{r7}
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	e000e010 	and	lr, r0, r0, lsl r0

08000ed4 <delayMicro>:
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	4b08      	ldr	r3, [pc, #32]	; (8000efc <delayMicro+0x28>)
 8000eda:	2248      	movs	r2, #72	; 0x48
 8000edc:	605a      	str	r2, [r3, #4]
 8000ede:	4b07      	ldr	r3, [pc, #28]	; (8000efc <delayMicro+0x28>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	609a      	str	r2, [r3, #8]
 8000ee4:	bf00      	nop
 8000ee6:	4b05      	ldr	r3, [pc, #20]	; (8000efc <delayMicro+0x28>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d0f9      	beq.n	8000ee6 <delayMicro+0x12>
 8000ef2:	bf00      	nop
 8000ef4:	bf00      	nop
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bc80      	pop	{r7}
 8000efa:	4770      	bx	lr
 8000efc:	e000e010 	and	lr, r0, r0, lsl r0

08000f00 <delayUs>:
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	e004      	b.n	8000f14 <delayUs+0x14>
 8000f0a:	f7ff ffe3 	bl	8000ed4 <delayMicro>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	3b01      	subs	r3, #1
 8000f12:	607b      	str	r3, [r7, #4]
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d1f7      	bne.n	8000f0a <delayUs+0xa>
 8000f1a:	bf00      	nop
 8000f1c:	bf00      	nop
 8000f1e:	3708      	adds	r7, #8
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <delayMillis>:
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	4b08      	ldr	r3, [pc, #32]	; (8000f4c <delayMillis+0x28>)
 8000f2a:	4a09      	ldr	r2, [pc, #36]	; (8000f50 <delayMillis+0x2c>)
 8000f2c:	605a      	str	r2, [r3, #4]
 8000f2e:	4b07      	ldr	r3, [pc, #28]	; (8000f4c <delayMillis+0x28>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	609a      	str	r2, [r3, #8]
 8000f34:	bf00      	nop
 8000f36:	4b05      	ldr	r3, [pc, #20]	; (8000f4c <delayMillis+0x28>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d0f9      	beq.n	8000f36 <delayMillis+0x12>
 8000f42:	bf00      	nop
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bc80      	pop	{r7}
 8000f4a:	4770      	bx	lr
 8000f4c:	e000e010 	and	lr, r0, r0, lsl r0
 8000f50:	00011940 	andeq	r1, r1, r0, asr #18

08000f54 <delayMs>:
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	e004      	b.n	8000f68 <delayMs+0x14>
 8000f5e:	f7ff ffe1 	bl	8000f24 <delayMillis>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	3b01      	subs	r3, #1
 8000f66:	607b      	str	r3, [r7, #4]
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d1f7      	bne.n	8000f5e <delayMs+0xa>
 8000f6e:	bf00      	nop
 8000f70:	bf00      	nop
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <systickIntStart>:
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	f000 f992 	bl	80012a4 <__disable_irq>
 8000f80:	4b09      	ldr	r3, [pc, #36]	; (8000fa8 <systickIntStart+0x30>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	4b08      	ldr	r3, [pc, #32]	; (8000fa8 <systickIntStart+0x30>)
 8000f88:	4a08      	ldr	r2, [pc, #32]	; (8000fac <systickIntStart+0x34>)
 8000f8a:	605a      	str	r2, [r3, #4]
 8000f8c:	4b06      	ldr	r3, [pc, #24]	; (8000fa8 <systickIntStart+0x30>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	609a      	str	r2, [r3, #8]
 8000f92:	4b05      	ldr	r3, [pc, #20]	; (8000fa8 <systickIntStart+0x30>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	4a04      	ldr	r2, [pc, #16]	; (8000fa8 <systickIntStart+0x30>)
 8000f98:	f043 0307 	orr.w	r3, r3, #7
 8000f9c:	6013      	str	r3, [r2, #0]
 8000f9e:	f000 f9ad 	bl	80012fc <__enable_irq>
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	e000e010 	and	lr, r0, r0, lsl r0
 8000fac:	006ddcff 	strdeq	sp, [sp], #-207	; 0xffffff31	; <UNPREDICTABLE>

08000fb0 <systickInt>:
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	60f8      	str	r0, [r7, #12]
 8000fb8:	60b9      	str	r1, [r7, #8]
 8000fba:	607a      	str	r2, [r7, #4]
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	881b      	ldrh	r3, [r3, #0]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d019      	beq.n	8000ff8 <systickInt+0x48>
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	330c      	adds	r3, #12
 8000fc8:	881b      	ldrh	r3, [r3, #0]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d10d      	bne.n	8000fea <systickInt+0x3a>
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	801a      	strh	r2, [r3, #0]
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	3302      	adds	r3, #2
 8000fd8:	2201      	movs	r2, #1
 8000fda:	801a      	strh	r2, [r3, #0]
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	330a      	adds	r3, #10
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	801a      	strh	r2, [r3, #0]
 8000fe4:	f7ff ff60 	bl	8000ea8 <systickInit>
 8000fe8:	e041      	b.n	800106e <systickInt+0xbe>
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	330c      	adds	r3, #12
 8000fee:	881a      	ldrh	r2, [r3, #0]
 8000ff0:	3a01      	subs	r2, #1
 8000ff2:	b292      	uxth	r2, r2
 8000ff4:	801a      	strh	r2, [r3, #0]
 8000ff6:	e03a      	b.n	800106e <systickInt+0xbe>
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	881b      	ldrh	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d019      	beq.n	8001034 <systickInt+0x84>
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	330c      	adds	r3, #12
 8001004:	881b      	ldrh	r3, [r3, #0]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d10d      	bne.n	8001026 <systickInt+0x76>
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	2200      	movs	r2, #0
 800100e:	801a      	strh	r2, [r3, #0]
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	3302      	adds	r3, #2
 8001014:	2201      	movs	r2, #1
 8001016:	801a      	strh	r2, [r3, #0]
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	330a      	adds	r3, #10
 800101c:	2200      	movs	r2, #0
 800101e:	801a      	strh	r2, [r3, #0]
 8001020:	f7ff ff42 	bl	8000ea8 <systickInit>
 8001024:	e023      	b.n	800106e <systickInt+0xbe>
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	330c      	adds	r3, #12
 800102a:	881a      	ldrh	r2, [r3, #0]
 800102c:	3a01      	subs	r2, #1
 800102e:	b292      	uxth	r2, r2
 8001030:	801a      	strh	r2, [r3, #0]
 8001032:	e01c      	b.n	800106e <systickInt+0xbe>
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	881b      	ldrh	r3, [r3, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d018      	beq.n	800106e <systickInt+0xbe>
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	330c      	adds	r3, #12
 8001040:	881b      	ldrh	r3, [r3, #0]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d10d      	bne.n	8001062 <systickInt+0xb2>
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2200      	movs	r2, #0
 800104a:	801a      	strh	r2, [r3, #0]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	3302      	adds	r3, #2
 8001050:	2201      	movs	r2, #1
 8001052:	801a      	strh	r2, [r3, #0]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	330a      	adds	r3, #10
 8001058:	2200      	movs	r2, #0
 800105a:	801a      	strh	r2, [r3, #0]
 800105c:	f7ff ff24 	bl	8000ea8 <systickInit>
 8001060:	e005      	b.n	800106e <systickInt+0xbe>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	330c      	adds	r3, #12
 8001066:	881a      	ldrh	r2, [r3, #0]
 8001068:	3a01      	subs	r2, #1
 800106a:	b292      	uxth	r2, r2
 800106c:	801a      	strh	r2, [r3, #0]
 800106e:	bf00      	nop
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop

08001078 <Reset_Handler>:
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	4b11      	ldr	r3, [pc, #68]	; (80010c4 <Reset_Handler+0x4c>)
 8001080:	607b      	str	r3, [r7, #4]
 8001082:	4b11      	ldr	r3, [pc, #68]	; (80010c8 <Reset_Handler+0x50>)
 8001084:	603b      	str	r3, [r7, #0]
 8001086:	e007      	b.n	8001098 <Reset_Handler+0x20>
 8001088:	687a      	ldr	r2, [r7, #4]
 800108a:	1d13      	adds	r3, r2, #4
 800108c:	607b      	str	r3, [r7, #4]
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	1d19      	adds	r1, r3, #4
 8001092:	6039      	str	r1, [r7, #0]
 8001094:	6812      	ldr	r2, [r2, #0]
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	4a0c      	ldr	r2, [pc, #48]	; (80010cc <Reset_Handler+0x54>)
 800109c:	4293      	cmp	r3, r2
 800109e:	d3f3      	bcc.n	8001088 <Reset_Handler+0x10>
 80010a0:	4b0b      	ldr	r3, [pc, #44]	; (80010d0 <Reset_Handler+0x58>)
 80010a2:	603b      	str	r3, [r7, #0]
 80010a4:	e004      	b.n	80010b0 <Reset_Handler+0x38>
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	1d1a      	adds	r2, r3, #4
 80010aa:	603a      	str	r2, [r7, #0]
 80010ac:	2200      	movs	r2, #0
 80010ae:	601a      	str	r2, [r3, #0]
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	4a08      	ldr	r2, [pc, #32]	; (80010d4 <Reset_Handler+0x5c>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d3f6      	bcc.n	80010a6 <Reset_Handler+0x2e>
 80010b8:	f7ff f816 	bl	80000e8 <main>
 80010bc:	bf00      	nop
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	08001e84 	stmdaeq	r0, {r2, r7, r9, sl, fp, ip}
 80010c8:	20000000 	andcs	r0, r0, r0
 80010cc:	20003c64 	andcs	r3, r0, r4, ror #24
 80010d0:	20003c64 	andcs	r3, r0, r4, ror #24
 80010d4:	20004068 	andcs	r4, r0, r8, rrx

080010d8 <SysTick_Handler>:
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
 80010dc:	210d      	movs	r1, #13
 80010de:	2003      	movs	r0, #3
 80010e0:	f7ff fa4c 	bl	800057c <toggleGPIO>
 80010e4:	bf00      	nop
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <RTC_Handler>:
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	4b0a      	ldr	r3, [pc, #40]	; (8001118 <RTC_Handler+0x30>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	3305      	adds	r3, #5
 80010f2:	4a09      	ldr	r2, [pc, #36]	; (8001118 <RTC_Handler+0x30>)
 80010f4:	6013      	str	r3, [r2, #0]
 80010f6:	4b09      	ldr	r3, [pc, #36]	; (800111c <RTC_Handler+0x34>)
 80010f8:	2208      	movs	r2, #8
 80010fa:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
 80010fe:	4b08      	ldr	r3, [pc, #32]	; (8001120 <RTC_Handler+0x38>)
 8001100:	889b      	ldrh	r3, [r3, #4]
 8001102:	b29b      	uxth	r3, r3
 8001104:	4a06      	ldr	r2, [pc, #24]	; (8001120 <RTC_Handler+0x38>)
 8001106:	f023 0301 	bic.w	r3, r3, #1
 800110a:	b29b      	uxth	r3, r3
 800110c:	8093      	strh	r3, [r2, #4]
 800110e:	bf00      	nop
 8001110:	46bd      	mov	sp, r7
 8001112:	bc80      	pop	{r7}
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	20004064 	andcs	r4, r0, r4, rrx
 800111c:	e000e100 	and	lr, r0, r0, lsl #2
 8001120:	40002800 	andmi	r2, r0, r0, lsl #16

08001124 <RTC_Alarm_Handler>:
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
 8001128:	210d      	movs	r1, #13
 800112a:	2003      	movs	r0, #3
 800112c:	f7ff fa26 	bl	800057c <toggleGPIO>
 8001130:	4b07      	ldr	r3, [pc, #28]	; (8001150 <RTC_Alarm_Handler+0x2c>)
 8001132:	695b      	ldr	r3, [r3, #20]
 8001134:	4a06      	ldr	r2, [pc, #24]	; (8001150 <RTC_Alarm_Handler+0x2c>)
 8001136:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800113a:	6153      	str	r3, [r2, #20]
 800113c:	4b05      	ldr	r3, [pc, #20]	; (8001154 <RTC_Alarm_Handler+0x30>)
 800113e:	889b      	ldrh	r3, [r3, #4]
 8001140:	b29b      	uxth	r3, r3
 8001142:	4a04      	ldr	r2, [pc, #16]	; (8001154 <RTC_Alarm_Handler+0x30>)
 8001144:	f023 0302 	bic.w	r3, r3, #2
 8001148:	b29b      	uxth	r3, r3
 800114a:	8093      	strh	r3, [r2, #4]
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}
 8001150:	40010400 	andmi	r0, r1, r0, lsl #8
 8001154:	40002800 	andmi	r2, r0, r0, lsl #16

08001158 <initRTC>:
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
 800115c:	4b39      	ldr	r3, [pc, #228]	; (8001244 <initRTC+0xec>)
 800115e:	69db      	ldr	r3, [r3, #28]
 8001160:	4a38      	ldr	r2, [pc, #224]	; (8001244 <initRTC+0xec>)
 8001162:	f043 53c0 	orr.w	r3, r3, #402653184	; 0x18000000
 8001166:	61d3      	str	r3, [r2, #28]
 8001168:	4b37      	ldr	r3, [pc, #220]	; (8001248 <initRTC+0xf0>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a36      	ldr	r2, [pc, #216]	; (8001248 <initRTC+0xf0>)
 800116e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001172:	6013      	str	r3, [r2, #0]
 8001174:	4b33      	ldr	r3, [pc, #204]	; (8001244 <initRTC+0xec>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a32      	ldr	r2, [pc, #200]	; (8001244 <initRTC+0xec>)
 800117a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800117e:	6013      	str	r3, [r2, #0]
 8001180:	bf00      	nop
 8001182:	4b30      	ldr	r3, [pc, #192]	; (8001244 <initRTC+0xec>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800118a:	2b00      	cmp	r3, #0
 800118c:	d0f9      	beq.n	8001182 <initRTC+0x2a>
 800118e:	4b2d      	ldr	r3, [pc, #180]	; (8001244 <initRTC+0xec>)
 8001190:	6a1b      	ldr	r3, [r3, #32]
 8001192:	4a2c      	ldr	r2, [pc, #176]	; (8001244 <initRTC+0xec>)
 8001194:	f443 4303 	orr.w	r3, r3, #33536	; 0x8300
 8001198:	6213      	str	r3, [r2, #32]
 800119a:	bf00      	nop
 800119c:	4b2b      	ldr	r3, [pc, #172]	; (800124c <initRTC+0xf4>)
 800119e:	889b      	ldrh	r3, [r3, #4]
 80011a0:	b29b      	uxth	r3, r3
 80011a2:	f003 0320 	and.w	r3, r3, #32
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d0f8      	beq.n	800119c <initRTC+0x44>
 80011aa:	4b28      	ldr	r3, [pc, #160]	; (800124c <initRTC+0xf4>)
 80011ac:	889b      	ldrh	r3, [r3, #4]
 80011ae:	b29b      	uxth	r3, r3
 80011b0:	4a26      	ldr	r2, [pc, #152]	; (800124c <initRTC+0xf4>)
 80011b2:	f043 0310 	orr.w	r3, r3, #16
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	8093      	strh	r3, [r2, #4]
 80011ba:	4b24      	ldr	r3, [pc, #144]	; (800124c <initRTC+0xf4>)
 80011bc:	889b      	ldrh	r3, [r3, #4]
 80011be:	b29b      	uxth	r3, r3
 80011c0:	4a22      	ldr	r2, [pc, #136]	; (800124c <initRTC+0xf4>)
 80011c2:	f023 0301 	bic.w	r3, r3, #1
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	8093      	strh	r3, [r2, #4]
 80011ca:	4b20      	ldr	r3, [pc, #128]	; (800124c <initRTC+0xf4>)
 80011cc:	891b      	ldrh	r3, [r3, #8]
 80011ce:	4b1f      	ldr	r3, [pc, #124]	; (800124c <initRTC+0xf4>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	811a      	strh	r2, [r3, #8]
 80011d4:	4b1d      	ldr	r3, [pc, #116]	; (800124c <initRTC+0xf4>)
 80011d6:	891b      	ldrh	r3, [r3, #8]
 80011d8:	b29b      	uxth	r3, r3
 80011da:	4a1c      	ldr	r2, [pc, #112]	; (800124c <initRTC+0xf4>)
 80011dc:	f043 0304 	orr.w	r3, r3, #4
 80011e0:	b29b      	uxth	r3, r3
 80011e2:	8113      	strh	r3, [r2, #8]
 80011e4:	4b19      	ldr	r3, [pc, #100]	; (800124c <initRTC+0xf4>)
 80011e6:	899b      	ldrh	r3, [r3, #12]
 80011e8:	4b18      	ldr	r3, [pc, #96]	; (800124c <initRTC+0xf4>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	819a      	strh	r2, [r3, #12]
 80011ee:	4b17      	ldr	r3, [pc, #92]	; (800124c <initRTC+0xf4>)
 80011f0:	899b      	ldrh	r3, [r3, #12]
 80011f2:	b29a      	uxth	r2, r3
 80011f4:	4915      	ldr	r1, [pc, #84]	; (800124c <initRTC+0xf4>)
 80011f6:	4b16      	ldr	r3, [pc, #88]	; (8001250 <initRTC+0xf8>)
 80011f8:	4313      	orrs	r3, r2
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	818b      	strh	r3, [r1, #12]
 80011fe:	4b13      	ldr	r3, [pc, #76]	; (800124c <initRTC+0xf4>)
 8001200:	881b      	ldrh	r3, [r3, #0]
 8001202:	b29b      	uxth	r3, r3
 8001204:	4a11      	ldr	r2, [pc, #68]	; (800124c <initRTC+0xf4>)
 8001206:	f043 0301 	orr.w	r3, r3, #1
 800120a:	b29b      	uxth	r3, r3
 800120c:	8013      	strh	r3, [r2, #0]
 800120e:	4b0f      	ldr	r3, [pc, #60]	; (800124c <initRTC+0xf4>)
 8001210:	889b      	ldrh	r3, [r3, #4]
 8001212:	b29b      	uxth	r3, r3
 8001214:	4a0d      	ldr	r2, [pc, #52]	; (800124c <initRTC+0xf4>)
 8001216:	f023 0310 	bic.w	r3, r3, #16
 800121a:	b29b      	uxth	r3, r3
 800121c:	8093      	strh	r3, [r2, #4]
 800121e:	e006      	b.n	800122e <initRTC+0xd6>
 8001220:	210d      	movs	r1, #13
 8001222:	2003      	movs	r0, #3
 8001224:	f7ff f9aa 	bl	800057c <toggleGPIO>
 8001228:	2014      	movs	r0, #20
 800122a:	f7ff fe93 	bl	8000f54 <delayMs>
 800122e:	4b07      	ldr	r3, [pc, #28]	; (800124c <initRTC+0xf4>)
 8001230:	889b      	ldrh	r3, [r3, #4]
 8001232:	b29b      	uxth	r3, r3
 8001234:	f003 0320 	and.w	r3, r3, #32
 8001238:	2b00      	cmp	r3, #0
 800123a:	d0f1      	beq.n	8001220 <initRTC+0xc8>
 800123c:	bf00      	nop
 800123e:	bf00      	nop
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40021000 	andmi	r1, r2, r0
 8001248:	40007000 	andmi	r7, r0, r0
 800124c:	40002800 	andmi	r2, r0, r0, lsl #16
 8001250:	ffffc4b3 			; <UNDEFINED> instruction: 0xffffc4b3

08001254 <initAlarm>:
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
 8001258:	4b0b      	ldr	r3, [pc, #44]	; (8001288 <initAlarm+0x34>)
 800125a:	689b      	ldr	r3, [r3, #8]
 800125c:	4a0a      	ldr	r2, [pc, #40]	; (8001288 <initAlarm+0x34>)
 800125e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001262:	6093      	str	r3, [r2, #8]
 8001264:	4b08      	ldr	r3, [pc, #32]	; (8001288 <initAlarm+0x34>)
 8001266:	68db      	ldr	r3, [r3, #12]
 8001268:	4a07      	ldr	r2, [pc, #28]	; (8001288 <initAlarm+0x34>)
 800126a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800126e:	f423 0372 	bic.w	r3, r3, #15859712	; 0xf20000
 8001272:	60d3      	str	r3, [r2, #12]
 8001274:	4b04      	ldr	r3, [pc, #16]	; (8001288 <initAlarm+0x34>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a03      	ldr	r2, [pc, #12]	; (8001288 <initAlarm+0x34>)
 800127a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800127e:	6013      	str	r3, [r2, #0]
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	bc80      	pop	{r7}
 8001286:	4770      	bx	lr
 8001288:	40010400 	andmi	r0, r1, r0, lsl #8

0800128c <readSysTime>:
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
 8001290:	4b03      	ldr	r3, [pc, #12]	; (80012a0 <readSysTime+0x14>)
 8001292:	8b9b      	ldrh	r3, [r3, #28]
 8001294:	b29b      	uxth	r3, r3
 8001296:	4618      	mov	r0, r3
 8001298:	46bd      	mov	sp, r7
 800129a:	bc80      	pop	{r7}
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	40002800 	andmi	r2, r0, r0, lsl #16

080012a4 <__disable_irq>:
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	2300      	movs	r3, #0
 80012ac:	607b      	str	r3, [r7, #4]
 80012ae:	e01a      	b.n	80012e6 <__disable_irq+0x42>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	f003 021f 	and.w	r2, r3, #31
 80012b6:	4910      	ldr	r1, [pc, #64]	; (80012f8 <__disable_irq+0x54>)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	095b      	lsrs	r3, r3, #5
 80012bc:	2001      	movs	r0, #1
 80012be:	fa00 f202 	lsl.w	r2, r0, r2
 80012c2:	3320      	adds	r3, #32
 80012c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	f003 021f 	and.w	r2, r3, #31
 80012ce:	490a      	ldr	r1, [pc, #40]	; (80012f8 <__disable_irq+0x54>)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	095b      	lsrs	r3, r3, #5
 80012d4:	2001      	movs	r0, #1
 80012d6:	fa00 f202 	lsl.w	r2, r0, r2
 80012da:	3360      	adds	r3, #96	; 0x60
 80012dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	3301      	adds	r3, #1
 80012e4:	607b      	str	r3, [r7, #4]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	2b42      	cmp	r3, #66	; 0x42
 80012ea:	dde1      	ble.n	80012b0 <__disable_irq+0xc>
 80012ec:	bf00      	nop
 80012ee:	bf00      	nop
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bc80      	pop	{r7}
 80012f6:	4770      	bx	lr
 80012f8:	e000e100 	and	lr, r0, r0, lsl #2

080012fc <__enable_irq>:
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
 8001300:	4b03      	ldr	r3, [pc, #12]	; (8001310 <__enable_irq+0x14>)
 8001302:	2208      	movs	r2, #8
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	bf00      	nop
 8001308:	46bd      	mov	sp, r7
 800130a:	bc80      	pop	{r7}
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	e000e100 	and	lr, r0, r0, lsl #2

08001314 <BIGASCII>:
 8001314:	80000000 	andhi	r0, r0, r0
 8001318:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 800131c:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
 8001320:	00000000 	andeq	r0, r0, r0
 8001324:	0103fffc 	strdeq	pc, [r3, -ip]
 8001328:	00000000 	andeq	r0, r0, r0
 800132c:	ff030100 			; <UNDEFINED> instruction: 0xff030100
 8001330:	030000fc 	movweq	r0, #252	; 0xfc
 8001334:	30381c0f 	eorscc	r1, r8, pc, lsl #24
 8001338:	30303030 	eorscc	r3, r0, r0, lsr r0
 800133c:	030f1c38 	movweq	r1, #64568	; 0xfc38
 8001340:	00000000 	andeq	r0, r0, r0
 8001344:	80000000 	andhi	r0, r0, r0
 8001348:	000080c0 	andeq	r8, r0, r0, asr #1
	...
 8001354:	ffff0302 			; <UNDEFINED> instruction: 0xffff0302
 8001358:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 800135c:	00000000 	andeq	r0, r0, r0
 8001360:	38100000 	ldmdacc	r0, {}	; <UNPREDICTABLE>
 8001364:	3f3f3f38 	svccc	0x003f3f38
 8001368:	00103838 	andseq	r3, r0, r8, lsr r8
 800136c:	00000000 	andeq	r0, r0, r0
 8001370:	c0808000 	addgt	r8, r0, r0
 8001374:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001378:	00008080 	andeq	r8, r0, r0, lsl #1
 800137c:	03000000 	movweq	r0, #0
 8001380:	80010103 	andhi	r0, r1, r3, lsl #2
 8001384:	e1c1c080 	bic	ip, r1, r0, lsl #1
 8001388:	00003e7f 	andeq	r3, r0, pc, ror lr
 800138c:	3e3c0000 	cdpcc	0, 3, cr0, cr12, cr0, {0}
 8001390:	31313337 	teqcc	r1, r7, lsr r3
 8001394:	38303030 	ldmdacc	r0!, {r4, r5, ip, sp}
 8001398:	00000038 	andeq	r0, r0, r8, lsr r0
 800139c:	c0c08000 	sbcgt	r8, r0, r0
 80013a0:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 80013a4:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
 80013a8:	00000000 	andeq	r0, r0, r0
 80013ac:	00010303 	andeq	r0, r1, r3, lsl #6
 80013b0:	60000000 	andvs	r0, r0, r0
 80013b4:	009ffff1 			; <UNDEFINED> instruction: 0x009ffff1
 80013b8:	1c000000 	stcne	0, cr0, [r0], {-0}
 80013bc:	3030383c 	eorscc	r3, r0, ip, lsr r8
 80013c0:	38303030 	ldmdacc	r0!, {r4, r5, ip, sp}
 80013c4:	00001f3f 	andeq	r1, r0, pc, lsr pc
 80013c8:	c0c00000 	sbcgt	r0, r0, r0
 80013cc:	00000000 	andeq	r0, r0, r0
 80013d0:	c0c00000 	sbcgt	r0, r0, r0
 80013d4:	00000000 	andeq	r0, r0, r0
 80013d8:	c0ffff00 	rscsgt	pc, pc, r0, lsl #30
 80013dc:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 80013e0:	c0ffffc0 	rscsgt	pc, pc, r0, asr #31
	...
 80013f0:	00003f3f 	andeq	r3, r0, pc, lsr pc
 80013f4:	c0000000 	andgt	r0, r0, r0
 80013f8:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 80013fc:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001400:	0000c0c0 	andeq	ip, r0, r0, asr #1
 8001404:	1f0f0000 	svcne	0x000f0000
 8001408:	30303038 	eorscc	r3, r0, r8, lsr r0
 800140c:	e0703030 	rsbs	r3, r0, r0, lsr r0
 8001410:	000000c0 	andeq	r0, r0, r0, asr #1
 8001414:	381c0c00 	ldmdacc	ip, {sl, fp}
 8001418:	30303030 	eorscc	r3, r0, r0, lsr r0
 800141c:	0f1f3830 	svceq	0x001f3830
 8001420:	00000000 	andeq	r0, r0, r0
 8001424:	c0c08000 	sbcgt	r8, r0, r0
 8001428:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 800142c:	000080c0 	andeq	r8, r0, r0, asr #1
 8001430:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
 8001434:	303073ff 	ldrshtcc	r7, [r0], -pc
 8001438:	71303030 	teqvc	r0, r0, lsr r0
 800143c:	0000c0e1 	andeq	ip, r0, r1, ror #1
 8001440:	1f0f0000 	svcne	0x000f0000
 8001444:	30303038 	eorscc	r3, r0, r8, lsr r0
 8001448:	1f383030 	svcne	0x00383030
 800144c:	0000000f 	andeq	r0, r0, pc
 8001450:	c0c0c000 	sbcgt	ip, r0, r0
 8001454:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001458:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
	...
 8001464:	f0c00000 			; <UNDEFINED> instruction: 0xf0c00000
 8001468:	00071f7c 	andeq	r1, r7, ip, ror pc
 800146c:	00000000 	andeq	r0, r0, r0
 8001470:	3c300000 	ldccc	0, cr0, [r0], #-0
 8001474:	0001071f 	andeq	r0, r1, pc, lsl r7
 8001478:	00000000 	andeq	r0, r0, r0
 800147c:	80000000 	andhi	r0, r0, r0
 8001480:	c0c0c080 	sbcgt	ip, r0, r0, lsl #1
 8001484:	8080c0c0 	addhi	ip, r0, r0, asr #1
 8001488:	00000000 	andeq	r0, r0, r0
 800148c:	f9df8f00 			; <UNDEFINED> instruction: 0xf9df8f00
 8001490:	30303070 	eorscc	r3, r0, r0, ror r0
 8001494:	8fdff970 	svchi	0x00dff970
 8001498:	00000000 	andeq	r0, r0, r0
 800149c:	30181f0f 	andscc	r1, r8, pc, lsl #30
 80014a0:	30303030 	eorscc	r3, r0, r0, lsr r0
 80014a4:	000f1f18 	andeq	r1, pc, r8, lsl pc	; <UNPREDICTABLE>
 80014a8:	00000000 	andeq	r0, r0, r0
 80014ac:	c0c0c080 	sbcgt	ip, r0, r0, lsl #1
 80014b0:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 80014b4:	00000080 	andeq	r0, r0, r0, lsl #1
 80014b8:	7f3f0000 	svcvc	0x003f0000
 80014bc:	c0c0c0e1 	sbcgt	ip, r0, r1, ror #1
 80014c0:	ffe1c0c0 			; <UNDEFINED> instruction: 0xffe1c0c0
 80014c4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 80014c8:	38180000 	ldmdacc	r8, {}	; <UNPREDICTABLE>
 80014cc:	30303030 	eorscc	r3, r0, r0, lsr r0
 80014d0:	071f3c30 			; <UNDEFINED> instruction: 0x071f3c30
	...
 80014e8:	06000000 	streq	r0, [r0], -r0
 80014ec:	00000006 	andeq	r0, r0, r6
	...
 80014f8:	03030000 	movweq	r0, #12288	; 0x3000
	...

08001504 <ASCII>:
 8001504:	00000000 	andeq	r0, r0, r0
 8001508:	5f000000 	svcpl	0x00000000
 800150c:	07000000 	streq	r0, [r0, -r0]
 8001510:	14000700 	strne	r0, [r0], #-1792	; 0xfffff900
 8001514:	147f147f 	ldrbtne	r1, [pc], #-1151	; 800151c <ASCII+0x18>
 8001518:	2a7f2a24 	bcs	9fcbdb0 <_etext+0x1fc9f2c>
 800151c:	08132312 	ldmdaeq	r3, {r1, r4, r8, r9, sp}
 8001520:	49366264 	ldmdbmi	r6!, {r2, r5, r6, r9, sp, lr}
 8001524:	00502255 	subseq	r2, r0, r5, asr r2
 8001528:	00000305 	andeq	r0, r0, r5, lsl #6
 800152c:	41221c00 			; <UNDEFINED> instruction: 0x41221c00
 8001530:	22410000 	subcs	r0, r1, #0
 8001534:	0814001c 	ldmdaeq	r4, {r2, r3, r4}
 8001538:	0814083e 	ldmdaeq	r4, {r1, r2, r3, r4, r5, fp}
 800153c:	08083e08 	stmdaeq	r8, {r3, r9, sl, fp, ip, sp}
 8001540:	00305000 	eorseq	r5, r0, r0
 8001544:	08080800 	stmdaeq	r8, {fp}
 8001548:	60000808 	andvs	r0, r0, r8, lsl #16
 800154c:	20000060 	andcs	r0, r0, r0, rrx
 8001550:	02040810 	andeq	r0, r4, #16, 16	; 0x100000
 8001554:	4549513e 	strbmi	r5, [r9, #-318]	; 0xfffffec2
 8001558:	7f42003e 	svcvc	0x0042003e
 800155c:	61420040 	cmpvs	r2, r0, asr #32
 8001560:	21464951 	cmpcs	r6, r1, asr r9
 8001564:	314b4541 	cmpcc	fp, r1, asr #10
 8001568:	7f121418 	svcvc	0x00121418
 800156c:	45452710 	strbmi	r2, [r5, #-1808]	; 0xfffff8f0
 8001570:	4a3c3945 	bmi	8f0fa8c <_etext+0xf0dc08>
 8001574:	01304949 	teqeq	r0, r9, asr #18
 8001578:	03050971 	movweq	r0, #22897	; 0x5971
 800157c:	49494936 	stmdbmi	r9, {r1, r2, r4, r5, r8, fp, lr}^
 8001580:	49490636 	stmdbmi	r9, {r1, r2, r4, r5, r9, sl}^
 8001584:	36001e29 	strcc	r1, [r0], -r9, lsr #28
 8001588:	00000036 	andeq	r0, r0, r6, lsr r0
 800158c:	00003656 	andeq	r3, r0, r6, asr r6
 8001590:	41221408 			; <UNDEFINED> instruction: 0x41221408
 8001594:	14141400 	ldrne	r1, [r4], #-1024	; 0xfffffc00
 8001598:	41001414 	tstmi	r0, r4, lsl r4
 800159c:	02081422 	andeq	r1, r8, #570425344	; 0x22000000
 80015a0:	06095101 	streq	r5, [r9], -r1, lsl #2
 80015a4:	41794932 	cmnmi	r9, r2, lsr r9
 80015a8:	11117e3e 	tstne	r1, lr, lsr lr
 80015ac:	497f7e11 	ldmdbmi	pc!, {r0, r4, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 80015b0:	3e364949 	vsubcc.f16	s8, s12, s18	; <UNPREDICTABLE>
 80015b4:	22414141 	subcs	r4, r1, #1073741840	; 0x40000010
 80015b8:	2241417f 	subcs	r4, r1, #-1073741793	; 0xc000001f
 80015bc:	49497f1c 	stmdbmi	r9, {r2, r3, r4, r8, r9, sl, fp, ip, sp, lr}^
 80015c0:	097f4149 	ldmdbeq	pc!, {r0, r3, r6, r8, lr}^	; <UNPREDICTABLE>
 80015c4:	3e010909 	vmlacc.f16	s0, s2, s18	; <UNPREDICTABLE>
 80015c8:	7a494941 	bvc	9253ad4 <_etext+0x1251c50>
 80015cc:	0808087f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, fp}
 80015d0:	7f41007f 	svcvc	0x0041007f
 80015d4:	40200041 	eormi	r0, r0, r1, asr #32
 80015d8:	7f013f41 	svcvc	0x00013f41
 80015dc:	41221408 			; <UNDEFINED> instruction: 0x41221408
 80015e0:	4040407f 	submi	r4, r0, pc, ror r0
 80015e4:	0c027f40 	stceq	15, cr7, [r2], {64}	; 0x40
 80015e8:	047f7f02 	ldrbteq	r7, [pc], #-3842	; 80015f0 <ASCII+0xec>
 80015ec:	3e7f1008 	cdpcc	0, 7, cr1, cr15, cr8, {0}
 80015f0:	3e414141 	dvfccsm	f4, f1, f1
 80015f4:	0909097f 	stmdbeq	r9, {r0, r1, r2, r3, r4, r5, r6, r8, fp}
 80015f8:	51413e06 	cmppl	r1, r6, lsl #28
 80015fc:	097f5e21 	ldmdbeq	pc!, {r0, r5, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
 8001600:	46462919 			; <UNDEFINED> instruction: 0x46462919
 8001604:	31494949 	cmpcc	r9, r9, asr #18
 8001608:	017f0101 	cmneq	pc, r1, lsl #2
 800160c:	40403f01 	submi	r3, r0, r1, lsl #30
 8001610:	201f3f40 	andscs	r3, pc, r0, asr #30
 8001614:	3f1f2040 	svccc	0x001f2040
 8001618:	3f403840 	svccc	0x00403840
 800161c:	14081463 	strne	r1, [r8], #-1123	; 0xfffffb9d
 8001620:	70080763 	andvc	r0, r8, r3, ror #14
 8001624:	51610708 	cmnpl	r1, r8, lsl #14
 8001628:	00434549 	subeq	r4, r3, r9, asr #10
 800162c:	0041417f 	subeq	r4, r1, pc, ror r1
 8001630:	10080402 	andne	r0, r8, r2, lsl #8
 8001634:	41410020 	cmpmi	r1, r0, lsr #32
 8001638:	0204007f 	andeq	r0, r4, #127	; 0x7f
 800163c:	40040201 	andmi	r0, r4, r1, lsl #4
 8001640:	40404040 	submi	r4, r0, r0, asr #32
 8001644:	04020100 	streq	r0, [r2], #-256	; 0xffffff00
 8001648:	54542000 	ldrbpl	r2, [r4], #-0
 800164c:	487f7854 	ldmdami	pc!, {r2, r4, r6, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 8001650:	38384444 	ldmdacc	r8!, {r2, r6, sl, lr}
 8001654:	20444444 	subcs	r4, r4, r4, asr #8
 8001658:	48444438 	stmdami	r4, {r3, r4, r5, sl, lr}^
 800165c:	5454387f 	ldrbpl	r3, [r4], #-2175	; 0xfffff781
 8001660:	7e081854 	mcrvc	8, 0, r1, cr8, cr4, {2}
 8001664:	0c020109 	stfeqs	f0, [r2], {9}
 8001668:	3e525252 	mrccc	2, 2, r5, cr2, cr2, {2}
 800166c:	0404087f 	streq	r0, [r4], #-2175	; 0xfffff781
 8001670:	7d440078 	stclvc	0, cr0, [r4, #-480]	; 0xfffffe20
 8001674:	40200040 	eormi	r0, r0, r0, asr #32
 8001678:	7f003d44 	svcvc	0x00003d44
 800167c:	00442810 	subeq	r2, r4, r0, lsl r8
 8001680:	407f4100 	rsbsmi	r4, pc, r0, lsl #2
 8001684:	18047c00 	stmdane	r4, {sl, fp, ip, sp, lr}
 8001688:	087c7804 	ldmdaeq	ip!, {r2, fp, ip, sp, lr}^
 800168c:	38780404 	ldmdacc	r8!, {r2, sl}^
 8001690:	38444444 	stmdacc	r4, {r2, r6, sl, lr}^
 8001694:	1414147c 	ldrne	r1, [r4], #-1148	; 0xfffffb84
 8001698:	14140808 	ldrne	r0, [r4], #-2056	; 0xfffff7f8
 800169c:	087c7c18 	ldmdaeq	ip!, {r3, r4, sl, fp, ip, sp, lr}^
 80016a0:	48080404 	stmdami	r8, {r2, sl}
 80016a4:	20545454 	subscs	r5, r4, r4, asr r4
 80016a8:	40443f04 	submi	r3, r4, r4, lsl #30
 80016ac:	40403c20 	submi	r3, r0, r0, lsr #24
 80016b0:	201c7c20 	andscs	r7, ip, r0, lsr #24
 80016b4:	3c1c2040 	ldccc	0, cr2, [ip], {64}	; 0x40
 80016b8:	3c403040 	mcrrcc	0, 4, r3, r0, cr0
 80016bc:	28102844 	ldmdacs	r0, {r2, r6, fp, sp}
 80016c0:	50500c44 	subspl	r0, r0, r4, asr #24
 80016c4:	64443c50 	strbvs	r3, [r4], #-3152	; 0xfffff3b0
 80016c8:	00444c54 	subeq	r4, r4, r4, asr ip
 80016cc:	00413608 	subeq	r3, r1, r8, lsl #12
 80016d0:	007f0000 	rsbseq	r0, pc, r0
 80016d4:	36410000 	strbcc	r0, [r1], -r0
 80016d8:	08100008 	ldmdaeq	r0, {r3}
 80016dc:	78081008 	stmdavc	r8, {r3, ip}
 80016e0:	78464146 	stmdavc	r6, {r1, r2, r6, r8, lr}^

080016e4 <BIGASCII>:
 80016e4:	80000000 	andhi	r0, r0, r0
 80016e8:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 80016ec:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
 80016f0:	00000000 	andeq	r0, r0, r0
 80016f4:	0103fffc 	strdeq	pc, [r3, -ip]
 80016f8:	00000000 	andeq	r0, r0, r0
 80016fc:	ff030100 			; <UNDEFINED> instruction: 0xff030100
 8001700:	030000fc 	movweq	r0, #252	; 0xfc
 8001704:	30381c0f 	eorscc	r1, r8, pc, lsl #24
 8001708:	30303030 	eorscc	r3, r0, r0, lsr r0
 800170c:	030f1c38 	movweq	r1, #64568	; 0xfc38
 8001710:	00000000 	andeq	r0, r0, r0
 8001714:	80000000 	andhi	r0, r0, r0
 8001718:	000080c0 	andeq	r8, r0, r0, asr #1
	...
 8001724:	ffff0302 			; <UNDEFINED> instruction: 0xffff0302
 8001728:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 800172c:	00000000 	andeq	r0, r0, r0
 8001730:	38100000 	ldmdacc	r0, {}	; <UNPREDICTABLE>
 8001734:	3f3f3f38 	svccc	0x003f3f38
 8001738:	00103838 	andseq	r3, r0, r8, lsr r8
 800173c:	00000000 	andeq	r0, r0, r0
 8001740:	c0808000 	addgt	r8, r0, r0
 8001744:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001748:	00008080 	andeq	r8, r0, r0, lsl #1
 800174c:	03000000 	movweq	r0, #0
 8001750:	80010103 	andhi	r0, r1, r3, lsl #2
 8001754:	e1c1c080 	bic	ip, r1, r0, lsl #1
 8001758:	00003e7f 	andeq	r3, r0, pc, ror lr
 800175c:	3e3c0000 	cdpcc	0, 3, cr0, cr12, cr0, {0}
 8001760:	31313337 	teqcc	r1, r7, lsr r3
 8001764:	38303030 	ldmdacc	r0!, {r4, r5, ip, sp}
 8001768:	00000038 	andeq	r0, r0, r8, lsr r0
 800176c:	c0c08000 	sbcgt	r8, r0, r0
 8001770:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001774:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
 8001778:	00000000 	andeq	r0, r0, r0
 800177c:	00010303 	andeq	r0, r1, r3, lsl #6
 8001780:	60000000 	andvs	r0, r0, r0
 8001784:	009ffff1 			; <UNDEFINED> instruction: 0x009ffff1
 8001788:	1c000000 	stcne	0, cr0, [r0], {-0}
 800178c:	3030383c 	eorscc	r3, r0, ip, lsr r8
 8001790:	38303030 	ldmdacc	r0!, {r4, r5, ip, sp}
 8001794:	00001f3f 	andeq	r1, r0, pc, lsr pc
 8001798:	c0c00000 	sbcgt	r0, r0, r0
 800179c:	00000000 	andeq	r0, r0, r0
 80017a0:	c0c00000 	sbcgt	r0, r0, r0
 80017a4:	00000000 	andeq	r0, r0, r0
 80017a8:	c0ffff00 	rscsgt	pc, pc, r0, lsl #30
 80017ac:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 80017b0:	c0ffffc0 	rscsgt	pc, pc, r0, asr #31
	...
 80017c0:	00003f3f 	andeq	r3, r0, pc, lsr pc
 80017c4:	c0000000 	andgt	r0, r0, r0
 80017c8:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 80017cc:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 80017d0:	0000c0c0 	andeq	ip, r0, r0, asr #1
 80017d4:	1f0f0000 	svcne	0x000f0000
 80017d8:	30303038 	eorscc	r3, r0, r8, lsr r0
 80017dc:	e0703030 	rsbs	r3, r0, r0, lsr r0
 80017e0:	000000c0 	andeq	r0, r0, r0, asr #1
 80017e4:	381c0c00 	ldmdacc	ip, {sl, fp}
 80017e8:	30303030 	eorscc	r3, r0, r0, lsr r0
 80017ec:	0f1f3830 	svceq	0x001f3830
 80017f0:	00000000 	andeq	r0, r0, r0
 80017f4:	c0c08000 	sbcgt	r8, r0, r0
 80017f8:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 80017fc:	000080c0 	andeq	r8, r0, r0, asr #1
 8001800:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
 8001804:	303073ff 	ldrshtcc	r7, [r0], -pc
 8001808:	71303030 	teqvc	r0, r0, lsr r0
 800180c:	0000c0e1 	andeq	ip, r0, r1, ror #1
 8001810:	1f0f0000 	svcne	0x000f0000
 8001814:	30303038 	eorscc	r3, r0, r8, lsr r0
 8001818:	1f383030 	svcne	0x00383030
 800181c:	0000000f 	andeq	r0, r0, pc
 8001820:	c0c0c000 	sbcgt	ip, r0, r0
 8001824:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001828:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
	...
 8001834:	f0c00000 			; <UNDEFINED> instruction: 0xf0c00000
 8001838:	00071f7c 	andeq	r1, r7, ip, ror pc
 800183c:	00000000 	andeq	r0, r0, r0
 8001840:	3c300000 	ldccc	0, cr0, [r0], #-0
 8001844:	0001071f 	andeq	r0, r1, pc, lsl r7
 8001848:	00000000 	andeq	r0, r0, r0
 800184c:	80000000 	andhi	r0, r0, r0
 8001850:	c0c0c080 	sbcgt	ip, r0, r0, lsl #1
 8001854:	8080c0c0 	addhi	ip, r0, r0, asr #1
 8001858:	00000000 	andeq	r0, r0, r0
 800185c:	f9df8f00 			; <UNDEFINED> instruction: 0xf9df8f00
 8001860:	30303070 	eorscc	r3, r0, r0, ror r0
 8001864:	8fdff970 	svchi	0x00dff970
 8001868:	00000000 	andeq	r0, r0, r0
 800186c:	30181f0f 	andscc	r1, r8, pc, lsl #30
 8001870:	30303030 	eorscc	r3, r0, r0, lsr r0
 8001874:	000f1f18 	andeq	r1, pc, r8, lsl pc	; <UNPREDICTABLE>
 8001878:	00000000 	andeq	r0, r0, r0
 800187c:	c0c0c080 	sbcgt	ip, r0, r0, lsl #1
 8001880:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001884:	00000080 	andeq	r0, r0, r0, lsl #1
 8001888:	7f3f0000 	svcvc	0x003f0000
 800188c:	c0c0c0e1 	sbcgt	ip, r0, r1, ror #1
 8001890:	ffe1c0c0 			; <UNDEFINED> instruction: 0xffe1c0c0
 8001894:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 8001898:	38180000 	ldmdacc	r8, {}	; <UNPREDICTABLE>
 800189c:	30303030 	eorscc	r3, r0, r0, lsr r0
 80018a0:	071f3c30 			; <UNDEFINED> instruction: 0x071f3c30
	...
 80018b8:	06000000 	streq	r0, [r0], -r0
 80018bc:	00000006 	andeq	r0, r0, r6
	...
 80018c8:	03030000 	movweq	r0, #12288	; 0x3000
	...

080018d4 <ASCII>:
 80018d4:	00000000 	andeq	r0, r0, r0
 80018d8:	5f000000 	svcpl	0x00000000
 80018dc:	07000000 	streq	r0, [r0, -r0]
 80018e0:	14000700 	strne	r0, [r0], #-1792	; 0xfffff900
 80018e4:	147f147f 	ldrbtne	r1, [pc], #-1151	; 80018ec <ASCII+0x18>
 80018e8:	2a7f2a24 	bcs	9fcc180 <_etext+0x1fca2fc>
 80018ec:	08132312 	ldmdaeq	r3, {r1, r4, r8, r9, sp}
 80018f0:	49366264 	ldmdbmi	r6!, {r2, r5, r6, r9, sp, lr}
 80018f4:	00502255 	subseq	r2, r0, r5, asr r2
 80018f8:	00000305 	andeq	r0, r0, r5, lsl #6
 80018fc:	41221c00 			; <UNDEFINED> instruction: 0x41221c00
 8001900:	22410000 	subcs	r0, r1, #0
 8001904:	0814001c 	ldmdaeq	r4, {r2, r3, r4}
 8001908:	0814083e 	ldmdaeq	r4, {r1, r2, r3, r4, r5, fp}
 800190c:	08083e08 	stmdaeq	r8, {r3, r9, sl, fp, ip, sp}
 8001910:	00305000 	eorseq	r5, r0, r0
 8001914:	08080800 	stmdaeq	r8, {fp}
 8001918:	60000808 	andvs	r0, r0, r8, lsl #16
 800191c:	20000060 	andcs	r0, r0, r0, rrx
 8001920:	02040810 	andeq	r0, r4, #16, 16	; 0x100000
 8001924:	4549513e 	strbmi	r5, [r9, #-318]	; 0xfffffec2
 8001928:	7f42003e 	svcvc	0x0042003e
 800192c:	61420040 	cmpvs	r2, r0, asr #32
 8001930:	21464951 	cmpcs	r6, r1, asr r9
 8001934:	314b4541 	cmpcc	fp, r1, asr #10
 8001938:	7f121418 	svcvc	0x00121418
 800193c:	45452710 	strbmi	r2, [r5, #-1808]	; 0xfffff8f0
 8001940:	4a3c3945 	bmi	8f0fe5c <_etext+0xf0dfd8>
 8001944:	01304949 	teqeq	r0, r9, asr #18
 8001948:	03050971 	movweq	r0, #22897	; 0x5971
 800194c:	49494936 	stmdbmi	r9, {r1, r2, r4, r5, r8, fp, lr}^
 8001950:	49490636 	stmdbmi	r9, {r1, r2, r4, r5, r9, sl}^
 8001954:	36001e29 	strcc	r1, [r0], -r9, lsr #28
 8001958:	00000036 	andeq	r0, r0, r6, lsr r0
 800195c:	00003656 	andeq	r3, r0, r6, asr r6
 8001960:	41221408 			; <UNDEFINED> instruction: 0x41221408
 8001964:	14141400 	ldrne	r1, [r4], #-1024	; 0xfffffc00
 8001968:	41001414 	tstmi	r0, r4, lsl r4
 800196c:	02081422 	andeq	r1, r8, #570425344	; 0x22000000
 8001970:	06095101 	streq	r5, [r9], -r1, lsl #2
 8001974:	41794932 	cmnmi	r9, r2, lsr r9
 8001978:	11117e3e 	tstne	r1, lr, lsr lr
 800197c:	497f7e11 	ldmdbmi	pc!, {r0, r4, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 8001980:	3e364949 	vsubcc.f16	s8, s12, s18	; <UNPREDICTABLE>
 8001984:	22414141 	subcs	r4, r1, #1073741840	; 0x40000010
 8001988:	2241417f 	subcs	r4, r1, #-1073741793	; 0xc000001f
 800198c:	49497f1c 	stmdbmi	r9, {r2, r3, r4, r8, r9, sl, fp, ip, sp, lr}^
 8001990:	097f4149 	ldmdbeq	pc!, {r0, r3, r6, r8, lr}^	; <UNPREDICTABLE>
 8001994:	3e010909 	vmlacc.f16	s0, s2, s18	; <UNPREDICTABLE>
 8001998:	7a494941 	bvc	9253ea4 <_etext+0x1252020>
 800199c:	0808087f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, fp}
 80019a0:	7f41007f 	svcvc	0x0041007f
 80019a4:	40200041 	eormi	r0, r0, r1, asr #32
 80019a8:	7f013f41 	svcvc	0x00013f41
 80019ac:	41221408 			; <UNDEFINED> instruction: 0x41221408
 80019b0:	4040407f 	submi	r4, r0, pc, ror r0
 80019b4:	0c027f40 	stceq	15, cr7, [r2], {64}	; 0x40
 80019b8:	047f7f02 	ldrbteq	r7, [pc], #-3842	; 80019c0 <ASCII+0xec>
 80019bc:	3e7f1008 	cdpcc	0, 7, cr1, cr15, cr8, {0}
 80019c0:	3e414141 	dvfccsm	f4, f1, f1
 80019c4:	0909097f 	stmdbeq	r9, {r0, r1, r2, r3, r4, r5, r6, r8, fp}
 80019c8:	51413e06 	cmppl	r1, r6, lsl #28
 80019cc:	097f5e21 	ldmdbeq	pc!, {r0, r5, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
 80019d0:	46462919 			; <UNDEFINED> instruction: 0x46462919
 80019d4:	31494949 	cmpcc	r9, r9, asr #18
 80019d8:	017f0101 	cmneq	pc, r1, lsl #2
 80019dc:	40403f01 	submi	r3, r0, r1, lsl #30
 80019e0:	201f3f40 	andscs	r3, pc, r0, asr #30
 80019e4:	3f1f2040 	svccc	0x001f2040
 80019e8:	3f403840 	svccc	0x00403840
 80019ec:	14081463 	strne	r1, [r8], #-1123	; 0xfffffb9d
 80019f0:	70080763 	andvc	r0, r8, r3, ror #14
 80019f4:	51610708 	cmnpl	r1, r8, lsl #14
 80019f8:	00434549 	subeq	r4, r3, r9, asr #10
 80019fc:	0041417f 	subeq	r4, r1, pc, ror r1
 8001a00:	10080402 	andne	r0, r8, r2, lsl #8
 8001a04:	41410020 	cmpmi	r1, r0, lsr #32
 8001a08:	0204007f 	andeq	r0, r4, #127	; 0x7f
 8001a0c:	40040201 	andmi	r0, r4, r1, lsl #4
 8001a10:	40404040 	submi	r4, r0, r0, asr #32
 8001a14:	04020100 	streq	r0, [r2], #-256	; 0xffffff00
 8001a18:	54542000 	ldrbpl	r2, [r4], #-0
 8001a1c:	487f7854 	ldmdami	pc!, {r2, r4, r6, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 8001a20:	38384444 	ldmdacc	r8!, {r2, r6, sl, lr}
 8001a24:	20444444 	subcs	r4, r4, r4, asr #8
 8001a28:	48444438 	stmdami	r4, {r3, r4, r5, sl, lr}^
 8001a2c:	5454387f 	ldrbpl	r3, [r4], #-2175	; 0xfffff781
 8001a30:	7e081854 	mcrvc	8, 0, r1, cr8, cr4, {2}
 8001a34:	0c020109 	stfeqs	f0, [r2], {9}
 8001a38:	3e525252 	mrccc	2, 2, r5, cr2, cr2, {2}
 8001a3c:	0404087f 	streq	r0, [r4], #-2175	; 0xfffff781
 8001a40:	7d440078 	stclvc	0, cr0, [r4, #-480]	; 0xfffffe20
 8001a44:	40200040 	eormi	r0, r0, r0, asr #32
 8001a48:	7f003d44 	svcvc	0x00003d44
 8001a4c:	00442810 	subeq	r2, r4, r0, lsl r8
 8001a50:	407f4100 	rsbsmi	r4, pc, r0, lsl #2
 8001a54:	18047c00 	stmdane	r4, {sl, fp, ip, sp, lr}
 8001a58:	087c7804 	ldmdaeq	ip!, {r2, fp, ip, sp, lr}^
 8001a5c:	38780404 	ldmdacc	r8!, {r2, sl}^
 8001a60:	38444444 	stmdacc	r4, {r2, r6, sl, lr}^
 8001a64:	1414147c 	ldrne	r1, [r4], #-1148	; 0xfffffb84
 8001a68:	14140808 	ldrne	r0, [r4], #-2056	; 0xfffff7f8
 8001a6c:	087c7c18 	ldmdaeq	ip!, {r3, r4, sl, fp, ip, sp, lr}^
 8001a70:	48080404 	stmdami	r8, {r2, sl}
 8001a74:	20545454 	subscs	r5, r4, r4, asr r4
 8001a78:	40443f04 	submi	r3, r4, r4, lsl #30
 8001a7c:	40403c20 	submi	r3, r0, r0, lsr #24
 8001a80:	201c7c20 	andscs	r7, ip, r0, lsr #24
 8001a84:	3c1c2040 	ldccc	0, cr2, [ip], {64}	; 0x40
 8001a88:	3c403040 	mcrrcc	0, 4, r3, r0, cr0
 8001a8c:	28102844 	ldmdacs	r0, {r2, r6, fp, sp}
 8001a90:	50500c44 	subspl	r0, r0, r4, asr #24
 8001a94:	64443c50 	strbvs	r3, [r4], #-3152	; 0xfffff3b0
 8001a98:	00444c54 	subeq	r4, r4, r4, asr ip
 8001a9c:	00413608 	subeq	r3, r1, r8, lsl #12
 8001aa0:	007f0000 	rsbseq	r0, pc, r0
 8001aa4:	36410000 	strbcc	r0, [r1], -r0
 8001aa8:	08100008 	ldmdaeq	r0, {r3}
 8001aac:	78081008 	stmdavc	r8, {r3, ip}
 8001ab0:	78464146 	stmdavc	r6, {r1, r2, r6, r8, lr}^

08001ab4 <BIGASCII>:
 8001ab4:	80000000 	andhi	r0, r0, r0
 8001ab8:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001abc:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
 8001ac0:	00000000 	andeq	r0, r0, r0
 8001ac4:	0103fffc 	strdeq	pc, [r3, -ip]
 8001ac8:	00000000 	andeq	r0, r0, r0
 8001acc:	ff030100 			; <UNDEFINED> instruction: 0xff030100
 8001ad0:	030000fc 	movweq	r0, #252	; 0xfc
 8001ad4:	30381c0f 	eorscc	r1, r8, pc, lsl #24
 8001ad8:	30303030 	eorscc	r3, r0, r0, lsr r0
 8001adc:	030f1c38 	movweq	r1, #64568	; 0xfc38
 8001ae0:	00000000 	andeq	r0, r0, r0
 8001ae4:	80000000 	andhi	r0, r0, r0
 8001ae8:	000080c0 	andeq	r8, r0, r0, asr #1
	...
 8001af4:	ffff0302 			; <UNDEFINED> instruction: 0xffff0302
 8001af8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 8001afc:	00000000 	andeq	r0, r0, r0
 8001b00:	38100000 	ldmdacc	r0, {}	; <UNPREDICTABLE>
 8001b04:	3f3f3f38 	svccc	0x003f3f38
 8001b08:	00103838 	andseq	r3, r0, r8, lsr r8
 8001b0c:	00000000 	andeq	r0, r0, r0
 8001b10:	c0808000 	addgt	r8, r0, r0
 8001b14:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001b18:	00008080 	andeq	r8, r0, r0, lsl #1
 8001b1c:	03000000 	movweq	r0, #0
 8001b20:	80010103 	andhi	r0, r1, r3, lsl #2
 8001b24:	e1c1c080 	bic	ip, r1, r0, lsl #1
 8001b28:	00003e7f 	andeq	r3, r0, pc, ror lr
 8001b2c:	3e3c0000 	cdpcc	0, 3, cr0, cr12, cr0, {0}
 8001b30:	31313337 	teqcc	r1, r7, lsr r3
 8001b34:	38303030 	ldmdacc	r0!, {r4, r5, ip, sp}
 8001b38:	00000038 	andeq	r0, r0, r8, lsr r0
 8001b3c:	c0c08000 	sbcgt	r8, r0, r0
 8001b40:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001b44:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
 8001b48:	00000000 	andeq	r0, r0, r0
 8001b4c:	00010303 	andeq	r0, r1, r3, lsl #6
 8001b50:	60000000 	andvs	r0, r0, r0
 8001b54:	009ffff1 			; <UNDEFINED> instruction: 0x009ffff1
 8001b58:	1c000000 	stcne	0, cr0, [r0], {-0}
 8001b5c:	3030383c 	eorscc	r3, r0, ip, lsr r8
 8001b60:	38303030 	ldmdacc	r0!, {r4, r5, ip, sp}
 8001b64:	00001f3f 	andeq	r1, r0, pc, lsr pc
 8001b68:	c0c00000 	sbcgt	r0, r0, r0
 8001b6c:	00000000 	andeq	r0, r0, r0
 8001b70:	c0c00000 	sbcgt	r0, r0, r0
 8001b74:	00000000 	andeq	r0, r0, r0
 8001b78:	c0ffff00 	rscsgt	pc, pc, r0, lsl #30
 8001b7c:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001b80:	c0ffffc0 	rscsgt	pc, pc, r0, asr #31
	...
 8001b90:	00003f3f 	andeq	r3, r0, pc, lsr pc
 8001b94:	c0000000 	andgt	r0, r0, r0
 8001b98:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001b9c:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001ba0:	0000c0c0 	andeq	ip, r0, r0, asr #1
 8001ba4:	1f0f0000 	svcne	0x000f0000
 8001ba8:	30303038 	eorscc	r3, r0, r8, lsr r0
 8001bac:	e0703030 	rsbs	r3, r0, r0, lsr r0
 8001bb0:	000000c0 	andeq	r0, r0, r0, asr #1
 8001bb4:	381c0c00 	ldmdacc	ip, {sl, fp}
 8001bb8:	30303030 	eorscc	r3, r0, r0, lsr r0
 8001bbc:	0f1f3830 	svceq	0x001f3830
 8001bc0:	00000000 	andeq	r0, r0, r0
 8001bc4:	c0c08000 	sbcgt	r8, r0, r0
 8001bc8:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001bcc:	000080c0 	andeq	r8, r0, r0, asr #1
 8001bd0:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
 8001bd4:	303073ff 	ldrshtcc	r7, [r0], -pc
 8001bd8:	71303030 	teqvc	r0, r0, lsr r0
 8001bdc:	0000c0e1 	andeq	ip, r0, r1, ror #1
 8001be0:	1f0f0000 	svcne	0x000f0000
 8001be4:	30303038 	eorscc	r3, r0, r8, lsr r0
 8001be8:	1f383030 	svcne	0x00383030
 8001bec:	0000000f 	andeq	r0, r0, pc
 8001bf0:	c0c0c000 	sbcgt	ip, r0, r0
 8001bf4:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001bf8:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
	...
 8001c04:	f0c00000 			; <UNDEFINED> instruction: 0xf0c00000
 8001c08:	00071f7c 	andeq	r1, r7, ip, ror pc
 8001c0c:	00000000 	andeq	r0, r0, r0
 8001c10:	3c300000 	ldccc	0, cr0, [r0], #-0
 8001c14:	0001071f 	andeq	r0, r1, pc, lsl r7
 8001c18:	00000000 	andeq	r0, r0, r0
 8001c1c:	80000000 	andhi	r0, r0, r0
 8001c20:	c0c0c080 	sbcgt	ip, r0, r0, lsl #1
 8001c24:	8080c0c0 	addhi	ip, r0, r0, asr #1
 8001c28:	00000000 	andeq	r0, r0, r0
 8001c2c:	f9df8f00 			; <UNDEFINED> instruction: 0xf9df8f00
 8001c30:	30303070 	eorscc	r3, r0, r0, ror r0
 8001c34:	8fdff970 	svchi	0x00dff970
 8001c38:	00000000 	andeq	r0, r0, r0
 8001c3c:	30181f0f 	andscc	r1, r8, pc, lsl #30
 8001c40:	30303030 	eorscc	r3, r0, r0, lsr r0
 8001c44:	000f1f18 	andeq	r1, pc, r8, lsl pc	; <UNPREDICTABLE>
 8001c48:	00000000 	andeq	r0, r0, r0
 8001c4c:	c0c0c080 	sbcgt	ip, r0, r0, lsl #1
 8001c50:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001c54:	00000080 	andeq	r0, r0, r0, lsl #1
 8001c58:	7f3f0000 	svcvc	0x003f0000
 8001c5c:	c0c0c0e1 	sbcgt	ip, r0, r1, ror #1
 8001c60:	ffe1c0c0 			; <UNDEFINED> instruction: 0xffe1c0c0
 8001c64:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 8001c68:	38180000 	ldmdacc	r8, {}	; <UNPREDICTABLE>
 8001c6c:	30303030 	eorscc	r3, r0, r0, lsr r0
 8001c70:	071f3c30 			; <UNDEFINED> instruction: 0x071f3c30
	...
 8001c88:	06000000 	streq	r0, [r0], -r0
 8001c8c:	00000006 	andeq	r0, r0, r6
	...
 8001c98:	03030000 	movweq	r0, #12288	; 0x3000
	...

08001ca4 <ASCII>:
 8001ca4:	00000000 	andeq	r0, r0, r0
 8001ca8:	5f000000 	svcpl	0x00000000
 8001cac:	07000000 	streq	r0, [r0, -r0]
 8001cb0:	14000700 	strne	r0, [r0], #-1792	; 0xfffff900
 8001cb4:	147f147f 	ldrbtne	r1, [pc], #-1151	; 8001cbc <ASCII+0x18>
 8001cb8:	2a7f2a24 	bcs	9fcc550 <_etext+0x1fca6cc>
 8001cbc:	08132312 	ldmdaeq	r3, {r1, r4, r8, r9, sp}
 8001cc0:	49366264 	ldmdbmi	r6!, {r2, r5, r6, r9, sp, lr}
 8001cc4:	00502255 	subseq	r2, r0, r5, asr r2
 8001cc8:	00000305 	andeq	r0, r0, r5, lsl #6
 8001ccc:	41221c00 			; <UNDEFINED> instruction: 0x41221c00
 8001cd0:	22410000 	subcs	r0, r1, #0
 8001cd4:	0814001c 	ldmdaeq	r4, {r2, r3, r4}
 8001cd8:	0814083e 	ldmdaeq	r4, {r1, r2, r3, r4, r5, fp}
 8001cdc:	08083e08 	stmdaeq	r8, {r3, r9, sl, fp, ip, sp}
 8001ce0:	00305000 	eorseq	r5, r0, r0
 8001ce4:	08080800 	stmdaeq	r8, {fp}
 8001ce8:	60000808 	andvs	r0, r0, r8, lsl #16
 8001cec:	20000060 	andcs	r0, r0, r0, rrx
 8001cf0:	02040810 	andeq	r0, r4, #16, 16	; 0x100000
 8001cf4:	4549513e 	strbmi	r5, [r9, #-318]	; 0xfffffec2
 8001cf8:	7f42003e 	svcvc	0x0042003e
 8001cfc:	61420040 	cmpvs	r2, r0, asr #32
 8001d00:	21464951 	cmpcs	r6, r1, asr r9
 8001d04:	314b4541 	cmpcc	fp, r1, asr #10
 8001d08:	7f121418 	svcvc	0x00121418
 8001d0c:	45452710 	strbmi	r2, [r5, #-1808]	; 0xfffff8f0
 8001d10:	4a3c3945 	bmi	8f1022c <_etext+0xf0e3a8>
 8001d14:	01304949 	teqeq	r0, r9, asr #18
 8001d18:	03050971 	movweq	r0, #22897	; 0x5971
 8001d1c:	49494936 	stmdbmi	r9, {r1, r2, r4, r5, r8, fp, lr}^
 8001d20:	49490636 	stmdbmi	r9, {r1, r2, r4, r5, r9, sl}^
 8001d24:	36001e29 	strcc	r1, [r0], -r9, lsr #28
 8001d28:	00000036 	andeq	r0, r0, r6, lsr r0
 8001d2c:	00003656 	andeq	r3, r0, r6, asr r6
 8001d30:	41221408 			; <UNDEFINED> instruction: 0x41221408
 8001d34:	14141400 	ldrne	r1, [r4], #-1024	; 0xfffffc00
 8001d38:	41001414 	tstmi	r0, r4, lsl r4
 8001d3c:	02081422 	andeq	r1, r8, #570425344	; 0x22000000
 8001d40:	06095101 	streq	r5, [r9], -r1, lsl #2
 8001d44:	41794932 	cmnmi	r9, r2, lsr r9
 8001d48:	11117e3e 	tstne	r1, lr, lsr lr
 8001d4c:	497f7e11 	ldmdbmi	pc!, {r0, r4, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 8001d50:	3e364949 	vsubcc.f16	s8, s12, s18	; <UNPREDICTABLE>
 8001d54:	22414141 	subcs	r4, r1, #1073741840	; 0x40000010
 8001d58:	2241417f 	subcs	r4, r1, #-1073741793	; 0xc000001f
 8001d5c:	49497f1c 	stmdbmi	r9, {r2, r3, r4, r8, r9, sl, fp, ip, sp, lr}^
 8001d60:	097f4149 	ldmdbeq	pc!, {r0, r3, r6, r8, lr}^	; <UNPREDICTABLE>
 8001d64:	3e010909 	vmlacc.f16	s0, s2, s18	; <UNPREDICTABLE>
 8001d68:	7a494941 	bvc	9254274 <_etext+0x12523f0>
 8001d6c:	0808087f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, fp}
 8001d70:	7f41007f 	svcvc	0x0041007f
 8001d74:	40200041 	eormi	r0, r0, r1, asr #32
 8001d78:	7f013f41 	svcvc	0x00013f41
 8001d7c:	41221408 			; <UNDEFINED> instruction: 0x41221408
 8001d80:	4040407f 	submi	r4, r0, pc, ror r0
 8001d84:	0c027f40 	stceq	15, cr7, [r2], {64}	; 0x40
 8001d88:	047f7f02 	ldrbteq	r7, [pc], #-3842	; 8001d90 <ASCII+0xec>
 8001d8c:	3e7f1008 	cdpcc	0, 7, cr1, cr15, cr8, {0}
 8001d90:	3e414141 	dvfccsm	f4, f1, f1
 8001d94:	0909097f 	stmdbeq	r9, {r0, r1, r2, r3, r4, r5, r6, r8, fp}
 8001d98:	51413e06 	cmppl	r1, r6, lsl #28
 8001d9c:	097f5e21 	ldmdbeq	pc!, {r0, r5, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
 8001da0:	46462919 			; <UNDEFINED> instruction: 0x46462919
 8001da4:	31494949 	cmpcc	r9, r9, asr #18
 8001da8:	017f0101 	cmneq	pc, r1, lsl #2
 8001dac:	40403f01 	submi	r3, r0, r1, lsl #30
 8001db0:	201f3f40 	andscs	r3, pc, r0, asr #30
 8001db4:	3f1f2040 	svccc	0x001f2040
 8001db8:	3f403840 	svccc	0x00403840
 8001dbc:	14081463 	strne	r1, [r8], #-1123	; 0xfffffb9d
 8001dc0:	70080763 	andvc	r0, r8, r3, ror #14
 8001dc4:	51610708 	cmnpl	r1, r8, lsl #14
 8001dc8:	00434549 	subeq	r4, r3, r9, asr #10
 8001dcc:	0041417f 	subeq	r4, r1, pc, ror r1
 8001dd0:	10080402 	andne	r0, r8, r2, lsl #8
 8001dd4:	41410020 	cmpmi	r1, r0, lsr #32
 8001dd8:	0204007f 	andeq	r0, r4, #127	; 0x7f
 8001ddc:	40040201 	andmi	r0, r4, r1, lsl #4
 8001de0:	40404040 	submi	r4, r0, r0, asr #32
 8001de4:	04020100 	streq	r0, [r2], #-256	; 0xffffff00
 8001de8:	54542000 	ldrbpl	r2, [r4], #-0
 8001dec:	487f7854 	ldmdami	pc!, {r2, r4, r6, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 8001df0:	38384444 	ldmdacc	r8!, {r2, r6, sl, lr}
 8001df4:	20444444 	subcs	r4, r4, r4, asr #8
 8001df8:	48444438 	stmdami	r4, {r3, r4, r5, sl, lr}^
 8001dfc:	5454387f 	ldrbpl	r3, [r4], #-2175	; 0xfffff781
 8001e00:	7e081854 	mcrvc	8, 0, r1, cr8, cr4, {2}
 8001e04:	0c020109 	stfeqs	f0, [r2], {9}
 8001e08:	3e525252 	mrccc	2, 2, r5, cr2, cr2, {2}
 8001e0c:	0404087f 	streq	r0, [r4], #-2175	; 0xfffff781
 8001e10:	7d440078 	stclvc	0, cr0, [r4, #-480]	; 0xfffffe20
 8001e14:	40200040 	eormi	r0, r0, r0, asr #32
 8001e18:	7f003d44 	svcvc	0x00003d44
 8001e1c:	00442810 	subeq	r2, r4, r0, lsl r8
 8001e20:	407f4100 	rsbsmi	r4, pc, r0, lsl #2
 8001e24:	18047c00 	stmdane	r4, {sl, fp, ip, sp, lr}
 8001e28:	087c7804 	ldmdaeq	ip!, {r2, fp, ip, sp, lr}^
 8001e2c:	38780404 	ldmdacc	r8!, {r2, sl}^
 8001e30:	38444444 	stmdacc	r4, {r2, r6, sl, lr}^
 8001e34:	1414147c 	ldrne	r1, [r4], #-1148	; 0xfffffb84
 8001e38:	14140808 	ldrne	r0, [r4], #-2056	; 0xfffff7f8
 8001e3c:	087c7c18 	ldmdaeq	ip!, {r3, r4, sl, fp, ip, sp, lr}^
 8001e40:	48080404 	stmdami	r8, {r2, sl}
 8001e44:	20545454 	subscs	r5, r4, r4, asr r4
 8001e48:	40443f04 	submi	r3, r4, r4, lsl #30
 8001e4c:	40403c20 	submi	r3, r0, r0, lsr #24
 8001e50:	201c7c20 	andscs	r7, ip, r0, lsr #24
 8001e54:	3c1c2040 	ldccc	0, cr2, [ip], {64}	; 0x40
 8001e58:	3c403040 	mcrrcc	0, 4, r3, r0, cr0
 8001e5c:	28102844 	ldmdacs	r0, {r2, r6, fp, sp}
 8001e60:	50500c44 	subspl	r0, r0, r4, asr #24
 8001e64:	64443c50 	strbvs	r3, [r4], #-3152	; 0xfffff3b0
 8001e68:	00444c54 	subeq	r4, r4, r4, asr ip
 8001e6c:	00413608 	subeq	r3, r1, r8, lsl #12
 8001e70:	007f0000 	rsbseq	r0, pc, r0
 8001e74:	36410000 	strbcc	r0, [r1], -r0
 8001e78:	08100008 	ldmdaeq	r0, {r3}
 8001e7c:	78081008 	stmdavc	r8, {r3, ip}
 8001e80:	78464146 	stmdavc	r6, {r1, r2, r6, r8, lr}^

Disassembly of section .data:

20000000 <jakesleep0>:
20000000:	02020282 	andeq	r0, r2, #536870920	; 0x20000008
20000004:	bf060002 	svclt	0x00060002
20000008:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
2000000c:	00000000 	andeq	r0, r0, r0
20000010:	70c00000 	sbcvc	r0, r0, r0
20000014:	07070f3c 	smladxeq	r7, ip, pc, r0	; <UNPREDICTABLE>
20000018:	e0901f0f 	adds	r1, r0, pc, lsl #30
2000001c:	80c0c0e0 	sbchi	ip, r0, r0, ror #1
20000020:	ffff0080 			; <UNDEFINED> instruction: 0xffff0080
20000024:	80808080 	addhi	r8, r0, r0, lsl #1
20000028:	ffffffc0 			; <UNDEFINED> instruction: 0xffffffc0
2000002c:	7f7fffff 	svcvc	0x007fffff
20000030:	1f1f3f3f 	svcne	0x001f3f3f
20000034:	0f0f0d0f 	svceq	0x000f0d0f
20000038:	989c8c0f 	ldmls	ip, {r0, r1, r2, r3, sl, fp, pc}
2000003c:	fff9f8b8 			; <UNDEFINED> instruction: 0xfff9f8b8
20000040:	fffffffb 			; <UNDEFINED> instruction: 0xfffffffb
20000044:	f7f7f7ff 			; <UNDEFINED> instruction: 0xf7f7f7ff
20000048:	f3f3f3f3 	vrsra.u64	<illegal reg q15.5>, <illegal reg q9.5>, #13
2000004c:	fbf1f3f3 	blx	1fc7d022 <_etext+0x17c7b19e>
20000050:	fff3f1f3 			; <UNDEFINED> instruction: 0xfff3f1f3
20000054:	f0f0fbff 			; <UNDEFINED> instruction: 0xf0f0fbff
20000058:	f0f0fff8 			; <UNDEFINED> instruction: 0xf0f0fff8
2000005c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20000060:	00000000 	andeq	r0, r0, r0
20000064:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
20000068:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
2000006c:	110101b9 			; <UNDEFINED> instruction: 0x110101b9
20000070:	ff010131 			; <UNDEFINED> instruction: 0xff010131
20000074:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20000078:	fcf80000 	ldc2l	0, cr0, [r8]
2000007c:	1e3ffffe 	mrcne	15, 1, APSR_nzcv, cr15, cr14, {7}
20000080:	4f8f0e1e 	svcmi	0x008f0e1e
20000084:	0f1f172f 	svceq	0x001f172f
20000088:	03070707 	movweq	r0, #30471	; 0x7707
2000008c:	01010103 	tsteq	r1, r3, lsl #2
20000090:	00000001 	andeq	r0, r0, r1
20000094:	01010204 	tsteq	r1, r4, lsl #4
	...
200000a0:	0e3cf0c0 	cdpeq	0, 3, cr15, cr12, cr0, {6}
200000a4:	1121e103 			; <UNDEFINED> instruction: 0x1121e103
200000a8:	10101111 	andsne	r1, r0, r1, lsl r1
200000ac:	30301010 	eorscc	r1, r0, r0, lsl r0
200000b0:	0183ff7f 	orreq	pc, r3, pc, ror pc	; <UNPREDICTABLE>
200000b4:	01000101 	tsteq	r0, r1, lsl #2
200000b8:	ffff8301 			; <UNDEFINED> instruction: 0xffff8301
200000bc:	3f1f3fff 	svccc	0x001f3fff
200000c0:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
200000c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200000c8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
200000cc:	00000000 	andeq	r0, r0, r0
200000d0:	0000f7ff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
200000d4:	fffffff0 			; <UNDEFINED> instruction: 0xfffffff0
200000d8:	21418181 	smlalbbcs	r8, r1, r1, r1
200000dc:	efc3a121 	svc	0x00c3a121
200000e0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
200000e4:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
200000e8:	60e0ffff 	strdvs	pc, [r0], #255	; 0xff	; <UNPREDICTABLE>
200000ec:	0000031c 	andeq	r0, r0, ip, lsl r3
	...
20000108:	fee00000 	cdp2	0, 14, cr0, cr0, cr0, {0}
2000010c:	00000007 	andeq	r0, r0, r7
20000110:	06030100 	streq	r0, [r3], -r0, lsl #2
20000114:	8c8484fc 	cfstrshi	mvf8, [r4], {252}	; 0xfc
20000118:	fefefefc 	mrc2	14, 7, pc, cr14, cr12, {7}
2000011c:	030100fc 	movweq	r0, #4348	; 0x10fc
20000120:	0f8efeff 	svceq	0x008efeff
20000124:	03030707 	movweq	r0, #14087	; 0x3707
20000128:	00000001 	andeq	r0, r0, r1
2000012c:	0f030000 	svceq	0x00030000
20000130:	1f3fffff 	svcne	0x003fffff
20000134:	00001f3f 	andeq	r1, r0, pc, lsr pc
20000138:	00000000 	andeq	r0, r0, r0
2000013c:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20000140:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000144:	c2c240c6 	sbcgt	r4, r2, #198	; 0xc6
20000148:	e1c0c1c2 	bic	ip, r0, r2, asr #3
2000014c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20000150:	07030000 	streq	r0, [r3, -r0]
20000154:	0003ff87 	andeq	pc, r3, r7, lsl #31
	...
20000174:	01ff0000 	mvnseq	r0, r0
20000178:	00000000 	andeq	r0, r0, r0
2000017c:	43663e00 	cmnmi	r6, #0, 28
20000180:	40414141 	submi	r4, r1, r1, asr #2
20000184:	e1c1c140 	bic	ip, r1, r0, asr #2
20000188:	0608f0f0 			; <UNDEFINED> instruction: 0x0608f0f0
2000018c:	07030303 	streq	r0, [r3, -r3, lsl #6]
20000190:	f0fcfe9f 			; <UNDEFINED> instruction: 0xf0fcfe9f
20000194:	00000000 	andeq	r0, r0, r0
20000198:	c0c08080 	sbcgt	r8, r0, r0, lsl #1
2000019c:	f0feffff 			; <UNDEFINED> instruction: 0xf0feffff
200001a0:	00f0f0f0 	ldrshteq	pc, [r0], #0	; <UNPREDICTABLE>
200001a4:	00000000 	andeq	r0, r0, r0
200001a8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
200001ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200001b0:	04040406 	streq	r0, [r4], #-1030	; 0xfffffbfa
200001b4:	87060404 	strhi	r0, [r6, -r4, lsl #8]
200001b8:	06868687 	streq	r8, [r6], r7, lsl #13
200001bc:	f161c183 			; <UNDEFINED> instruction: 0xf161c183
200001c0:	e0f8fff9 	ldrsht	pc, [r8], #249	; 0xf9	; <UNPREDICTABLE>
200001c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200001c8:	c0e0e0e0 	rscgt	lr, r0, r0, ror #1
200001cc:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
200001d0:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
200001d4:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
200001d8:	e0808080 	add	r8, r0, r0, lsl #1
200001dc:	80808080 	addhi	r8, r0, r0, lsl #1
200001e0:	f0bf8080 			; <UNDEFINED> instruction: 0xf0bf8080
200001e4:	808080c0 	addhi	r8, r0, r0, asr #1
200001e8:	80808080 	addhi	r8, r0, r0, lsl #1
200001ec:	80808080 	addhi	r8, r0, r0, lsl #1
200001f0:	87818080 	strhi	r8, [r1, r0, lsl #1]
200001f4:	fedfcf8f 	cdp2	15, 13, cr12, cr15, cr15, {4}
200001f8:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
200001fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000200:	9fbfbe3e 	svcls	0x00bfbe3e
20000204:	8fcf8f87 	svchi	0x00cf8f87
20000208:	83838387 	orrhi	r8, r3, #469762050	; 0x1c000002
2000020c:	00ffff87 	rscseq	pc, pc, r7, lsl #31
20000210:	00000000 	andeq	r0, r0, r0
20000214:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20000218:	ff7f0703 			; <UNDEFINED> instruction: 0xff7f0703
2000021c:	02020213 	andeq	r0, r2, #805306369	; 0x30000001
20000220:	0c0b1a12 			; <UNDEFINED> instruction: 0x0c0b1a12
20000224:	00010204 	andeq	r0, r1, r4, lsl #4
20000228:	000087ff 	strdeq	r8, [r0], -pc	; <UNPREDICTABLE>
2000022c:	00000000 	andeq	r0, r0, r0
20000230:	f9f80000 			; <UNDEFINED> instruction: 0xf9f80000
20000234:	f9ff0100 			; <UNDEFINED> instruction: 0xf9ff0100
20000238:	01010101 	tsteq	r1, r1, lsl #2
2000023c:	c1c10101 	bicgt	r0, r1, r1, lsl #2
20000240:	c1c1e1e1 	bicgt	lr, r1, r1, ror #3
20000244:	03030101 	movweq	r0, #12545	; 0x3101
20000248:	03030303 	movweq	r0, #13059	; 0x3303
2000024c:	03030303 	movweq	r0, #13059	; 0x3303
20000250:	07030303 	streq	r0, [r3, -r3, lsl #6]
20000254:	03038707 	movweq	r8, #14087	; 0x3707
20000258:	07070707 	streq	r0, [r7, -r7, lsl #14]
2000025c:	ffff0707 			; <UNDEFINED> instruction: 0xffff0707
20000260:	07ffffff 			; <UNDEFINED> instruction: 0x07ffffff
20000264:	397dff17 	ldmdbcc	sp!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
20000268:	00000010 	andeq	r0, r0, r0, lsl r0
2000026c:	ff7f0f03 			; <UNDEFINED> instruction: 0xff7f0f03
20000270:	0101f9f9 	strdeq	pc, [r1, -r9]
20000274:	07070701 	streq	r0, [r7, -r1, lsl #14]
20000278:	07070707 	streq	r0, [r7, -r7, lsl #14]
2000027c:	01070f07 	tsteq	r7, r7, lsl #30
20000280:	06030301 	streq	r0, [r3], -r1, lsl #6
20000284:	206060fc 	strdcs	r6, [r0], #-12	; <UNPREDICTABLE>
20000288:	21212133 			; <UNDEFINED> instruction: 0x21212133
2000028c:	20202121 	eorcs	r2, r0, r1, lsr #2
20000290:	23222222 			; <UNDEFINED> instruction: 0x23222222
20000294:	8080ff7f 	addhi	pc, r0, pc, ror pc	; <UNPREDICTABLE>
20000298:	80808080 	addhi	r8, r0, r0, lsl #1
2000029c:	01010080 	smlabbeq	r1, r0, r0, r0
200002a0:	030f0000 	movweq	r0, #61440	; 0xf000
200002a4:	00000000 	andeq	r0, r0, r0
200002a8:	0f070000 	svceq	0x00070000
200002ac:	0f0f0f0f 	svceq	0x000f0f0f
200002b0:	00000003 	andeq	r0, r0, r3
	...
200002c0:	ff3eff08 			; <UNDEFINED> instruction: 0xff3eff08
200002c4:	00000000 	andeq	r0, r0, r0
200002c8:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
200002cc:	7cffffff 	ldclvc	15, cr15, [pc], #1020	; 200006d0 <jakesleep2+0x10>
200002d0:	e0c0c3de 	ldrd	ip, [r0], #62	; 0x3e
200002d4:	f0f0f0e0 			; <UNDEFINED> instruction: 0xf0f0f0e0
200002d8:	fffcfcf8 			; <UNDEFINED> instruction: 0xfffcfcf8
200002dc:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
	...
200002f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002f4:	40808080 	addmi	r8, r0, r0, lsl #1
200002f8:	e0a02000 	adc	r2, r0, r0
200002fc:	00000000 	andeq	r0, r0, r0
20000300:	03ff0000 	mvnseq	r0, #0
20000304:	01010101 	tsteq	r1, r1, lsl #2
20000308:	fff1c181 			; <UNDEFINED> instruction: 0xfff1c181
2000030c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000310:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000314:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000318:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000031c:	fefeffff 	mrc2	15, 7, pc, cr14, cr15, {7}
20000320:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20000324:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20000328:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
2000032c:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000330:	fcfcfcfe 	ldc2l	12, cr15, [ip], #1016	; 0x3f8
20000334:	fffffefc 			; <UNDEFINED> instruction: 0xfffffefc
20000338:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000033c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000340:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000344:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000348:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
2000034c:	80000000 	andhi	r0, r0, r0
20000350:	00008000 	andeq	r8, r0, r0
20000354:	00000000 	andeq	r0, r0, r0
20000358:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
2000035c:	fcfcffff 	ldc2l	15, cr15, [ip], #1020	; 0x3fc

20000360 <jakesleep1>:
20000360:	02020282 	andeq	r0, r2, #536870920	; 0x20000008
20000364:	bf060002 	svclt	0x00060002
20000368:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
2000036c:	00000000 	andeq	r0, r0, r0
20000370:	70c00000 	sbcvc	r0, r0, r0
20000374:	07070f3c 	smladxeq	r7, ip, pc, r0	; <UNPREDICTABLE>
20000378:	e0901f0f 	adds	r1, r0, pc, lsl #30
2000037c:	80c0c0e0 	sbchi	ip, r0, r0, ror #1
20000380:	ffff0080 			; <UNDEFINED> instruction: 0xffff0080
20000384:	80808080 	addhi	r8, r0, r0, lsl #1
20000388:	ffffffc0 			; <UNDEFINED> instruction: 0xffffffc0
2000038c:	7f7fffff 	svcvc	0x007fffff
20000390:	1f1f3f3f 	svcne	0x001f3f3f
20000394:	0f0f0d0f 	svceq	0x000f0d0f
20000398:	989c8c0f 	ldmls	ip, {r0, r1, r2, r3, sl, fp, pc}
2000039c:	fff9f8b8 			; <UNDEFINED> instruction: 0xfff9f8b8
200003a0:	fffffffb 			; <UNDEFINED> instruction: 0xfffffffb
200003a4:	f7f7f7ff 			; <UNDEFINED> instruction: 0xf7f7f7ff
200003a8:	f3f3f3f3 	vrsra.u64	<illegal reg q15.5>, <illegal reg q9.5>, #13
200003ac:	fbf1f3f3 	blx	1fc7d382 <_etext+0x17c7b4fe>
200003b0:	fff3f1f3 			; <UNDEFINED> instruction: 0xfff3f1f3
200003b4:	f0f0fbff 			; <UNDEFINED> instruction: 0xf0f0fbff
200003b8:	f0f0fff8 			; <UNDEFINED> instruction: 0xf0f0fff8
200003bc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
200003c0:	00000000 	andeq	r0, r0, r0
200003c4:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
200003c8:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
200003cc:	110101b9 			; <UNDEFINED> instruction: 0x110101b9
200003d0:	ff010131 			; <UNDEFINED> instruction: 0xff010131
200003d4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
200003d8:	fcf80000 	ldc2l	0, cr0, [r8]
200003dc:	1e3ffffe 	mrcne	15, 1, APSR_nzcv, cr15, cr14, {7}
200003e0:	4f8f0e1e 	svcmi	0x008f0e1e
200003e4:	0f1f172f 	svceq	0x001f172f
200003e8:	03070707 	movweq	r0, #30471	; 0x7707
200003ec:	01010103 	tsteq	r1, r3, lsl #2
200003f0:	00000001 	andeq	r0, r0, r1
200003f4:	01010204 	tsteq	r1, r4, lsl #4
	...
20000400:	0e3cf0c0 	cdpeq	0, 3, cr15, cr12, cr0, {6}
20000404:	1121e103 			; <UNDEFINED> instruction: 0x1121e103
20000408:	10101111 	andsne	r1, r0, r1, lsl r1
2000040c:	50509010 	subspl	r9, r0, r0, lsl r0
20000410:	81437f7f 	hvchi	14335	; 0x37ff
20000414:	01000101 	tsteq	r0, r1, lsl #2
20000418:	ffff8301 			; <UNDEFINED> instruction: 0xffff8301
2000041c:	3f1f3fff 	svccc	0x001f3fff
20000420:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
20000424:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000428:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
2000042c:	00000000 	andeq	r0, r0, r0
20000430:	0000f7ff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20000434:	fffffff0 			; <UNDEFINED> instruction: 0xfffffff0
20000438:	21418181 	smlalbbcs	r8, r1, r1, r1
2000043c:	efc3a121 	svc	0x00c3a121
20000440:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20000444:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20000448:	60e0ffff 	strdvs	pc, [r0], #255	; 0xff	; <UNPREDICTABLE>
2000044c:	0000031c 	andeq	r0, r0, ip, lsl r3
	...
20000468:	fee00000 	cdp2	0, 14, cr0, cr0, cr0, {0}
2000046c:	00000007 	andeq	r0, r0, r7
20000470:	06030100 	streq	r0, [r3], -r0, lsl #2
20000474:	8c8484fc 	cfstrshi	mvf8, [r4], {252}	; 0xfc
20000478:	e7effefc 			; <UNDEFINED> instruction: 0xe7effefc
2000047c:	132e2deb 			; <UNDEFINED> instruction: 0x132e2deb
20000480:	0f8efeff 	svceq	0x008efeff
20000484:	03030707 	movweq	r0, #14087	; 0x3707
20000488:	00000001 	andeq	r0, r0, r1
2000048c:	0f030000 	svceq	0x00030000
20000490:	1f3fffff 	svcne	0x003fffff
20000494:	00001f3f 	andeq	r1, r0, pc, lsr pc
20000498:	00000000 	andeq	r0, r0, r0
2000049c:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
200004a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004a4:	c2c240c6 	sbcgt	r4, r2, #198	; 0xc6
200004a8:	e1c0c1c2 	bic	ip, r0, r2, asr #3
200004ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
200004b0:	07030000 	streq	r0, [r3, -r0]
200004b4:	0003ff87 	andeq	pc, r3, r7, lsl #31
	...
200004d4:	01ff0000 	mvnseq	r0, r0
200004d8:	00000000 	andeq	r0, r0, r0
200004dc:	43663e00 	cmnmi	r6, #0, 28
200004e0:	40414141 	submi	r4, r1, r1, asr #2
200004e4:	e1c1c140 	bic	ip, r1, r0, asr #2
200004e8:	0608f0f0 			; <UNDEFINED> instruction: 0x0608f0f0
200004ec:	07030303 	streq	r0, [r3, -r3, lsl #6]
200004f0:	f0fcfe9f 			; <UNDEFINED> instruction: 0xf0fcfe9f
200004f4:	00000000 	andeq	r0, r0, r0
200004f8:	c0c08080 	sbcgt	r8, r0, r0, lsl #1
200004fc:	f0feffff 			; <UNDEFINED> instruction: 0xf0feffff
20000500:	00f0f0f0 	ldrshteq	pc, [r0], #0	; <UNPREDICTABLE>
20000504:	00000000 	andeq	r0, r0, r0
20000508:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
2000050c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000510:	04040406 	streq	r0, [r4], #-1030	; 0xfffffbfa
20000514:	87060404 	strhi	r0, [r6, -r4, lsl #8]
20000518:	06868687 	streq	r8, [r6], r7, lsl #13
2000051c:	f161c183 			; <UNDEFINED> instruction: 0xf161c183
20000520:	e0f8fff9 	ldrsht	pc, [r8], #249	; 0xf9	; <UNPREDICTABLE>
20000524:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
20000528:	c0e0e0e0 	rscgt	lr, r0, r0, ror #1
2000052c:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20000530:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20000534:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
20000538:	e0808080 	add	r8, r0, r0, lsl #1
2000053c:	80808080 	addhi	r8, r0, r0, lsl #1
20000540:	f0bf8080 			; <UNDEFINED> instruction: 0xf0bf8080
20000544:	808080c0 	addhi	r8, r0, r0, asr #1
20000548:	80808080 	addhi	r8, r0, r0, lsl #1
2000054c:	80808080 	addhi	r8, r0, r0, lsl #1
20000550:	87818080 	strhi	r8, [r1, r0, lsl #1]
20000554:	fedfcf8f 	cdp2	15, 13, cr12, cr15, cr15, {4}
20000558:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
2000055c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000560:	9fbfbe3e 	svcls	0x00bfbe3e
20000564:	8fcf8f87 	svchi	0x00cf8f87
20000568:	83838387 	orrhi	r8, r3, #469762050	; 0x1c000002
2000056c:	00ffff87 	rscseq	pc, pc, r7, lsl #31
20000570:	00000000 	andeq	r0, r0, r0
20000574:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20000578:	ff7f0703 			; <UNDEFINED> instruction: 0xff7f0703
2000057c:	02020213 	andeq	r0, r2, #805306369	; 0x30000001
20000580:	0c0b1a12 			; <UNDEFINED> instruction: 0x0c0b1a12
20000584:	00010204 	andeq	r0, r1, r4, lsl #4
20000588:	000087ff 	strdeq	r8, [r0], -pc	; <UNPREDICTABLE>
2000058c:	00000000 	andeq	r0, r0, r0
20000590:	f9f80000 			; <UNDEFINED> instruction: 0xf9f80000
20000594:	f9ff0100 			; <UNDEFINED> instruction: 0xf9ff0100
20000598:	01010101 	tsteq	r1, r1, lsl #2
2000059c:	c1c10101 	bicgt	r0, r1, r1, lsl #2
200005a0:	c1c1e1e1 	bicgt	lr, r1, r1, ror #3
200005a4:	03030101 	movweq	r0, #12545	; 0x3101
200005a8:	03030303 	movweq	r0, #13059	; 0x3303
200005ac:	03030303 	movweq	r0, #13059	; 0x3303
200005b0:	07030303 	streq	r0, [r3, -r3, lsl #6]
200005b4:	03038707 	movweq	r8, #14087	; 0x3707
200005b8:	07070707 	streq	r0, [r7, -r7, lsl #14]
200005bc:	ffff0707 			; <UNDEFINED> instruction: 0xffff0707
200005c0:	07ffffff 			; <UNDEFINED> instruction: 0x07ffffff
200005c4:	397dff17 	ldmdbcc	sp!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
200005c8:	00000010 	andeq	r0, r0, r0, lsl r0
200005cc:	ff7f0f03 			; <UNDEFINED> instruction: 0xff7f0f03
200005d0:	0101f9f9 	strdeq	pc, [r1, -r9]
200005d4:	07070701 	streq	r0, [r7, -r1, lsl #14]
200005d8:	07070707 	streq	r0, [r7, -r7, lsl #14]
200005dc:	01070f07 	tsteq	r7, r7, lsl #30
200005e0:	06030301 	streq	r0, [r3], -r1, lsl #6
200005e4:	206060fc 	strdcs	r6, [r0], #-12	; <UNPREDICTABLE>
200005e8:	21212133 			; <UNDEFINED> instruction: 0x21212133
200005ec:	20202121 	eorcs	r2, r0, r1, lsr #2
200005f0:	23222222 			; <UNDEFINED> instruction: 0x23222222
200005f4:	8080ff7f 	addhi	pc, r0, pc, ror pc	; <UNPREDICTABLE>
200005f8:	80808080 	addhi	r8, r0, r0, lsl #1
200005fc:	01010080 	smlabbeq	r1, r0, r0, r0
20000600:	030f0000 	movweq	r0, #61440	; 0xf000
20000604:	00000000 	andeq	r0, r0, r0
20000608:	0f070000 	svceq	0x00070000
2000060c:	0f0f0f0f 	svceq	0x000f0f0f
20000610:	00000003 	andeq	r0, r0, r3
	...
20000620:	ff3eff08 			; <UNDEFINED> instruction: 0xff3eff08
20000624:	00000000 	andeq	r0, r0, r0
20000628:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
2000062c:	7cffffff 	ldclvc	15, cr15, [pc], #1020	; 20000a30 <jakesleep3+0x10>
20000630:	e0c0c3de 	ldrd	ip, [r0], #62	; 0x3e
20000634:	f0f0f0e0 			; <UNDEFINED> instruction: 0xf0f0f0e0
20000638:	fffcfcf8 			; <UNDEFINED> instruction: 0xfffcfcf8
2000063c:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
	...
20000650:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000654:	40808080 	addmi	r8, r0, r0, lsl #1
20000658:	e0a02000 	adc	r2, r0, r0
2000065c:	00000000 	andeq	r0, r0, r0
20000660:	03ff0000 	mvnseq	r0, #0
20000664:	01010101 	tsteq	r1, r1, lsl #2
20000668:	fff1c181 			; <UNDEFINED> instruction: 0xfff1c181
2000066c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000670:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000674:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000678:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000067c:	fefeffff 	mrc2	15, 7, pc, cr14, cr15, {7}
20000680:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20000684:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20000688:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
2000068c:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000690:	fcfcfcfe 	ldc2l	12, cr15, [ip], #1016	; 0x3f8
20000694:	fffffefc 			; <UNDEFINED> instruction: 0xfffffefc
20000698:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000069c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200006a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200006a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200006a8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
200006ac:	80000000 	andhi	r0, r0, r0
200006b0:	00008000 	andeq	r8, r0, r0
200006b4:	00000000 	andeq	r0, r0, r0
200006b8:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
200006bc:	fcfcffff 	ldc2l	15, cr15, [ip], #1020	; 0x3fc

200006c0 <jakesleep2>:
200006c0:	02020282 	andeq	r0, r2, #536870920	; 0x20000008
200006c4:	bf060002 	svclt	0x00060002
200006c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
200006cc:	00000000 	andeq	r0, r0, r0
200006d0:	70c00000 	sbcvc	r0, r0, r0
200006d4:	07070f3c 	smladxeq	r7, ip, pc, r0	; <UNPREDICTABLE>
200006d8:	e0901f0f 	adds	r1, r0, pc, lsl #30
200006dc:	80c0c0e0 	sbchi	ip, r0, r0, ror #1
200006e0:	ffff0080 			; <UNDEFINED> instruction: 0xffff0080
200006e4:	80808080 	addhi	r8, r0, r0, lsl #1
200006e8:	ffffffc0 			; <UNDEFINED> instruction: 0xffffffc0
200006ec:	7f7fffff 	svcvc	0x007fffff
200006f0:	1f1f3f3f 	svcne	0x001f3f3f
200006f4:	0f0f0d0f 	svceq	0x000f0d0f
200006f8:	989c8c0f 	ldmls	ip, {r0, r1, r2, r3, sl, fp, pc}
200006fc:	fff9f8b8 			; <UNDEFINED> instruction: 0xfff9f8b8
20000700:	fffffffb 			; <UNDEFINED> instruction: 0xfffffffb
20000704:	f7f7f7ff 			; <UNDEFINED> instruction: 0xf7f7f7ff
20000708:	f3f3f3f3 	vrsra.u64	<illegal reg q15.5>, <illegal reg q9.5>, #13
2000070c:	fbf1f3f3 	blx	1fc7d6e2 <_etext+0x17c7b85e>
20000710:	fff3f1f3 			; <UNDEFINED> instruction: 0xfff3f1f3
20000714:	f0f0fbff 			; <UNDEFINED> instruction: 0xf0f0fbff
20000718:	f0f0fff8 			; <UNDEFINED> instruction: 0xf0f0fff8
2000071c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20000720:	00000000 	andeq	r0, r0, r0
20000724:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
20000728:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
2000072c:	110101b9 			; <UNDEFINED> instruction: 0x110101b9
20000730:	ff010131 			; <UNDEFINED> instruction: 0xff010131
20000734:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20000738:	fcf80000 	ldc2l	0, cr0, [r8]
2000073c:	1e3ffffe 	mrcne	15, 1, APSR_nzcv, cr15, cr14, {7}
20000740:	4f8f0e1e 	svcmi	0x008f0e1e
20000744:	0f1f172f 	svceq	0x001f172f
20000748:	03070707 	movweq	r0, #30471	; 0x7707
2000074c:	01010103 	tsteq	r1, r3, lsl #2
20000750:	00000001 	andeq	r0, r0, r1
20000754:	01010204 	tsteq	r1, r4, lsl #4
	...
20000760:	0e3cf0c0 	cdpeq	0, 3, cr15, cr12, cr0, {6}
20000764:	1121e103 			; <UNDEFINED> instruction: 0x1121e103
20000768:	10101111 	andsne	r1, r0, r1, lsl r1
2000076c:	50509010 	subspl	r9, r0, r0, lsl r0
20000770:	e3437f7f 	movt	r7, #16255	; 0x3f7f
20000774:	5a564a52 	bpl	215930c4 <_stack_ptr+0x158e0c4>
20000778:	ffffa754 			; <UNDEFINED> instruction: 0xffffa754
2000077c:	3f1f3fff 	svccc	0x001f3fff
20000780:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
20000784:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000788:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
2000078c:	00000000 	andeq	r0, r0, r0
20000790:	0000f7ff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20000794:	fffffff0 			; <UNDEFINED> instruction: 0xfffffff0
20000798:	21418181 	smlalbbcs	r8, r1, r1, r1
2000079c:	efc3a121 	svc	0x00c3a121
200007a0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
200007a4:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
200007a8:	60e0ffff 	strdvs	pc, [r0], #255	; 0xff	; <UNPREDICTABLE>
200007ac:	0000031c 	andeq	r0, r0, ip, lsl r3
	...
200007c8:	fee00000 	cdp2	0, 14, cr0, cr0, cr0, {0}
200007cc:	00000007 	andeq	r0, r0, r7
200007d0:	06030100 	streq	r0, [r3], -r0, lsl #2
200007d4:	8c8484fc 	cfstrshi	mvf8, [r4], {252}	; 0xfc
200007d8:	e7effefc 			; <UNDEFINED> instruction: 0xe7effefc
200007dc:	132e2deb 			; <UNDEFINED> instruction: 0x132e2deb
200007e0:	0f8efeff 	svceq	0x008efeff
200007e4:	03030707 	movweq	r0, #14087	; 0x3707
200007e8:	00000001 	andeq	r0, r0, r1
200007ec:	0f030000 	svceq	0x00030000
200007f0:	1f3fffff 	svcne	0x003fffff
200007f4:	00001f3f 	andeq	r1, r0, pc, lsr pc
200007f8:	00000000 	andeq	r0, r0, r0
200007fc:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20000800:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000804:	c2c240c6 	sbcgt	r4, r2, #198	; 0xc6
20000808:	e1c0c1c2 	bic	ip, r0, r2, asr #3
2000080c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20000810:	07030000 	streq	r0, [r3, -r0]
20000814:	0003ff87 	andeq	pc, r3, r7, lsl #31
	...
20000834:	01ff0000 	mvnseq	r0, r0
20000838:	00000000 	andeq	r0, r0, r0
2000083c:	43663e00 	cmnmi	r6, #0, 28
20000840:	40414141 	submi	r4, r1, r1, asr #2
20000844:	e1c1c140 	bic	ip, r1, r0, asr #2
20000848:	0608f0f0 			; <UNDEFINED> instruction: 0x0608f0f0
2000084c:	07030303 	streq	r0, [r3, -r3, lsl #6]
20000850:	f0fcfe9f 			; <UNDEFINED> instruction: 0xf0fcfe9f
20000854:	00000000 	andeq	r0, r0, r0
20000858:	c0c08080 	sbcgt	r8, r0, r0, lsl #1
2000085c:	f0feffff 			; <UNDEFINED> instruction: 0xf0feffff
20000860:	00f0f0f0 	ldrshteq	pc, [r0], #0	; <UNPREDICTABLE>
20000864:	00000000 	andeq	r0, r0, r0
20000868:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
2000086c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000870:	04040406 	streq	r0, [r4], #-1030	; 0xfffffbfa
20000874:	87060404 	strhi	r0, [r6, -r4, lsl #8]
20000878:	06868687 	streq	r8, [r6], r7, lsl #13
2000087c:	f161c183 			; <UNDEFINED> instruction: 0xf161c183
20000880:	e0f8fff9 	ldrsht	pc, [r8], #249	; 0xf9	; <UNPREDICTABLE>
20000884:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
20000888:	c0e0e0e0 	rscgt	lr, r0, r0, ror #1
2000088c:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20000890:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20000894:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
20000898:	e0808080 	add	r8, r0, r0, lsl #1
2000089c:	80808080 	addhi	r8, r0, r0, lsl #1
200008a0:	f0bf8080 			; <UNDEFINED> instruction: 0xf0bf8080
200008a4:	808080c0 	addhi	r8, r0, r0, asr #1
200008a8:	80808080 	addhi	r8, r0, r0, lsl #1
200008ac:	80808080 	addhi	r8, r0, r0, lsl #1
200008b0:	87818080 	strhi	r8, [r1, r0, lsl #1]
200008b4:	fedfcf8f 	cdp2	15, 13, cr12, cr15, cr15, {4}
200008b8:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
200008bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200008c0:	9fbfbe3e 	svcls	0x00bfbe3e
200008c4:	8fcf8f87 	svchi	0x00cf8f87
200008c8:	83838387 	orrhi	r8, r3, #469762050	; 0x1c000002
200008cc:	00ffff87 	rscseq	pc, pc, r7, lsl #31
200008d0:	00000000 	andeq	r0, r0, r0
200008d4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
200008d8:	ff7f0703 			; <UNDEFINED> instruction: 0xff7f0703
200008dc:	02020213 	andeq	r0, r2, #805306369	; 0x30000001
200008e0:	0c0b1a12 			; <UNDEFINED> instruction: 0x0c0b1a12
200008e4:	00010204 	andeq	r0, r1, r4, lsl #4
200008e8:	000087ff 	strdeq	r8, [r0], -pc	; <UNPREDICTABLE>
200008ec:	00000000 	andeq	r0, r0, r0
200008f0:	f9f80000 			; <UNDEFINED> instruction: 0xf9f80000
200008f4:	f9ff0100 			; <UNDEFINED> instruction: 0xf9ff0100
200008f8:	01010101 	tsteq	r1, r1, lsl #2
200008fc:	c1c10101 	bicgt	r0, r1, r1, lsl #2
20000900:	c1c1e1e1 	bicgt	lr, r1, r1, ror #3
20000904:	03030101 	movweq	r0, #12545	; 0x3101
20000908:	03030303 	movweq	r0, #13059	; 0x3303
2000090c:	03030303 	movweq	r0, #13059	; 0x3303
20000910:	07030303 	streq	r0, [r3, -r3, lsl #6]
20000914:	03038707 	movweq	r8, #14087	; 0x3707
20000918:	07070707 	streq	r0, [r7, -r7, lsl #14]
2000091c:	ffff0707 			; <UNDEFINED> instruction: 0xffff0707
20000920:	07ffffff 			; <UNDEFINED> instruction: 0x07ffffff
20000924:	397dff17 	ldmdbcc	sp!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
20000928:	00000010 	andeq	r0, r0, r0, lsl r0
2000092c:	ff7f0f03 			; <UNDEFINED> instruction: 0xff7f0f03
20000930:	0101f9f9 	strdeq	pc, [r1, -r9]
20000934:	07070701 	streq	r0, [r7, -r1, lsl #14]
20000938:	07070707 	streq	r0, [r7, -r7, lsl #14]
2000093c:	01070f07 	tsteq	r7, r7, lsl #30
20000940:	06030301 	streq	r0, [r3], -r1, lsl #6
20000944:	206060fc 	strdcs	r6, [r0], #-12	; <UNPREDICTABLE>
20000948:	21212133 			; <UNDEFINED> instruction: 0x21212133
2000094c:	20202121 	eorcs	r2, r0, r1, lsr #2
20000950:	23222222 			; <UNDEFINED> instruction: 0x23222222
20000954:	8080ff7f 	addhi	pc, r0, pc, ror pc	; <UNPREDICTABLE>
20000958:	80808080 	addhi	r8, r0, r0, lsl #1
2000095c:	01010080 	smlabbeq	r1, r0, r0, r0
20000960:	030f0000 	movweq	r0, #61440	; 0xf000
20000964:	00000000 	andeq	r0, r0, r0
20000968:	0f070000 	svceq	0x00070000
2000096c:	0f0f0f0f 	svceq	0x000f0f0f
20000970:	00000003 	andeq	r0, r0, r3
	...
20000980:	ff3eff08 			; <UNDEFINED> instruction: 0xff3eff08
20000984:	00000000 	andeq	r0, r0, r0
20000988:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
2000098c:	7cffffff 	ldclvc	15, cr15, [pc], #1020	; 20000d90 <jakefart0+0x10>
20000990:	e0c0c3de 	ldrd	ip, [r0], #62	; 0x3e
20000994:	f0f0f0e0 			; <UNDEFINED> instruction: 0xf0f0f0e0
20000998:	fffcfcf8 			; <UNDEFINED> instruction: 0xfffcfcf8
2000099c:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
	...
200009b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200009b4:	40808080 	addmi	r8, r0, r0, lsl #1
200009b8:	e0a02000 	adc	r2, r0, r0
200009bc:	00000000 	andeq	r0, r0, r0
200009c0:	03ff0000 	mvnseq	r0, #0
200009c4:	01010101 	tsteq	r1, r1, lsl #2
200009c8:	fff1c181 			; <UNDEFINED> instruction: 0xfff1c181
200009cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200009d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200009d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200009d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200009dc:	fefeffff 	mrc2	15, 7, pc, cr14, cr15, {7}
200009e0:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
200009e4:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
200009e8:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
200009ec:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
200009f0:	fcfcfcfe 	ldc2l	12, cr15, [ip], #1016	; 0x3f8
200009f4:	fffffefc 			; <UNDEFINED> instruction: 0xfffffefc
200009f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200009fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a08:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20000a0c:	80000000 	andhi	r0, r0, r0
20000a10:	00008000 	andeq	r8, r0, r0
20000a14:	00000000 	andeq	r0, r0, r0
20000a18:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
20000a1c:	fcfcffff 	ldc2l	15, cr15, [ip], #1020	; 0x3fc

20000a20 <jakesleep3>:
20000a20:	02020282 	andeq	r0, r2, #536870920	; 0x20000008
20000a24:	bf060002 	svclt	0x00060002
20000a28:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20000a2c:	00000000 	andeq	r0, r0, r0
20000a30:	70c00000 	sbcvc	r0, r0, r0
20000a34:	07070f3c 	smladxeq	r7, ip, pc, r0	; <UNPREDICTABLE>
20000a38:	e0901f0f 	adds	r1, r0, pc, lsl #30
20000a3c:	80c0c0e0 	sbchi	ip, r0, r0, ror #1
20000a40:	ffff0080 			; <UNDEFINED> instruction: 0xffff0080
20000a44:	80808080 	addhi	r8, r0, r0, lsl #1
20000a48:	ffffffc0 			; <UNDEFINED> instruction: 0xffffffc0
20000a4c:	7f7fffff 	svcvc	0x007fffff
20000a50:	1f1f3f3f 	svcne	0x001f3f3f
20000a54:	0f0f0d0f 	svceq	0x000f0d0f
20000a58:	989c8c0f 	ldmls	ip, {r0, r1, r2, r3, sl, fp, pc}
20000a5c:	fff9f8b8 			; <UNDEFINED> instruction: 0xfff9f8b8
20000a60:	fffffffb 			; <UNDEFINED> instruction: 0xfffffffb
20000a64:	f7f7f7ff 			; <UNDEFINED> instruction: 0xf7f7f7ff
20000a68:	f3f3f3f3 	vrsra.u64	<illegal reg q15.5>, <illegal reg q9.5>, #13
20000a6c:	3b7bfff3 	blcc	21f00a40 <_stack_ptr+0x1efba40>
20000a70:	ff736b5b 			; <UNDEFINED> instruction: 0xff736b5b
20000a74:	f0f0fbff 			; <UNDEFINED> instruction: 0xf0f0fbff
20000a78:	f0f0fff8 			; <UNDEFINED> instruction: 0xf0f0fff8
20000a7c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20000a80:	00000000 	andeq	r0, r0, r0
20000a84:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
20000a88:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
20000a8c:	110101b9 			; <UNDEFINED> instruction: 0x110101b9
20000a90:	ff010131 			; <UNDEFINED> instruction: 0xff010131
20000a94:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20000a98:	fcf80000 	ldc2l	0, cr0, [r8]
20000a9c:	1e3ffffe 	mrcne	15, 1, APSR_nzcv, cr15, cr14, {7}
20000aa0:	4f8f0e1e 	svcmi	0x008f0e1e
20000aa4:	0f1f172f 	svceq	0x001f172f
20000aa8:	03070707 	movweq	r0, #30471	; 0x7707
20000aac:	01010103 	tsteq	r1, r3, lsl #2
20000ab0:	00000001 	andeq	r0, r0, r1
20000ab4:	01010204 	tsteq	r1, r4, lsl #4
	...
20000ac0:	0e3cf0c0 	cdpeq	0, 3, cr15, cr12, cr0, {6}
20000ac4:	1121e103 			; <UNDEFINED> instruction: 0x1121e103
20000ac8:	10101111 	andsne	r1, r0, r1, lsl r1
20000acc:	50509010 	subspl	r9, r0, r0, lsl r0
20000ad0:	e3437f7f 	movt	r7, #16255	; 0x3f7f
20000ad4:	5a564a52 	bpl	21593424 <_stack_ptr+0x158e424>
20000ad8:	ffffa754 			; <UNDEFINED> instruction: 0xffffa754
20000adc:	3f1f3fff 	svccc	0x001f3fff
20000ae0:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
20000ae4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000ae8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20000aec:	00000000 	andeq	r0, r0, r0
20000af0:	0000f7ff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20000af4:	fffffff0 			; <UNDEFINED> instruction: 0xfffffff0
20000af8:	21418181 	smlalbbcs	r8, r1, r1, r1
20000afc:	efc3a121 	svc	0x00c3a121
20000b00:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20000b04:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20000b08:	60e0ffff 	strdvs	pc, [r0], #255	; 0xff	; <UNPREDICTABLE>
20000b0c:	0000031c 	andeq	r0, r0, ip, lsl r3
	...
20000b28:	fee00000 	cdp2	0, 14, cr0, cr0, cr0, {0}
20000b2c:	00000007 	andeq	r0, r0, r7
20000b30:	06030100 	streq	r0, [r3], -r0, lsl #2
20000b34:	8c8484fc 	cfstrshi	mvf8, [r4], {252}	; 0xfc
20000b38:	e7effefc 			; <UNDEFINED> instruction: 0xe7effefc
20000b3c:	132e2deb 			; <UNDEFINED> instruction: 0x132e2deb
20000b40:	0f8efeff 	svceq	0x008efeff
20000b44:	03030707 	movweq	r0, #14087	; 0x3707
20000b48:	00000001 	andeq	r0, r0, r1
20000b4c:	0f030000 	svceq	0x00030000
20000b50:	1f3fffff 	svcne	0x003fffff
20000b54:	00001f3f 	andeq	r1, r0, pc, lsr pc
20000b58:	00000000 	andeq	r0, r0, r0
20000b5c:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20000b60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b64:	c2c240c6 	sbcgt	r4, r2, #198	; 0xc6
20000b68:	e1c0c1c2 	bic	ip, r0, r2, asr #3
20000b6c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20000b70:	07030000 	streq	r0, [r3, -r0]
20000b74:	0003ff87 	andeq	pc, r3, r7, lsl #31
	...
20000b94:	01ff0000 	mvnseq	r0, r0
20000b98:	00000000 	andeq	r0, r0, r0
20000b9c:	43663e00 	cmnmi	r6, #0, 28
20000ba0:	40414141 	submi	r4, r1, r1, asr #2
20000ba4:	e1c1c140 	bic	ip, r1, r0, asr #2
20000ba8:	0608f0f0 			; <UNDEFINED> instruction: 0x0608f0f0
20000bac:	07030303 	streq	r0, [r3, -r3, lsl #6]
20000bb0:	f0fcfe9f 			; <UNDEFINED> instruction: 0xf0fcfe9f
20000bb4:	00000000 	andeq	r0, r0, r0
20000bb8:	c0c08080 	sbcgt	r8, r0, r0, lsl #1
20000bbc:	f0feffff 			; <UNDEFINED> instruction: 0xf0feffff
20000bc0:	00f0f0f0 	ldrshteq	pc, [r0], #0	; <UNPREDICTABLE>
20000bc4:	00000000 	andeq	r0, r0, r0
20000bc8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20000bcc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000bd0:	04040406 	streq	r0, [r4], #-1030	; 0xfffffbfa
20000bd4:	87060404 	strhi	r0, [r6, -r4, lsl #8]
20000bd8:	06868687 	streq	r8, [r6], r7, lsl #13
20000bdc:	f161c183 			; <UNDEFINED> instruction: 0xf161c183
20000be0:	e0f8fff9 	ldrsht	pc, [r8], #249	; 0xf9	; <UNPREDICTABLE>
20000be4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
20000be8:	c0e0e0e0 	rscgt	lr, r0, r0, ror #1
20000bec:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20000bf0:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20000bf4:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
20000bf8:	e0808080 	add	r8, r0, r0, lsl #1
20000bfc:	80808080 	addhi	r8, r0, r0, lsl #1
20000c00:	f0bf8080 			; <UNDEFINED> instruction: 0xf0bf8080
20000c04:	808080c0 	addhi	r8, r0, r0, asr #1
20000c08:	80808080 	addhi	r8, r0, r0, lsl #1
20000c0c:	80808080 	addhi	r8, r0, r0, lsl #1
20000c10:	87818080 	strhi	r8, [r1, r0, lsl #1]
20000c14:	fedfcf8f 	cdp2	15, 13, cr12, cr15, cr15, {4}
20000c18:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20000c1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c20:	9fbfbe3e 	svcls	0x00bfbe3e
20000c24:	8fcf8f87 	svchi	0x00cf8f87
20000c28:	83838387 	orrhi	r8, r3, #469762050	; 0x1c000002
20000c2c:	00ffff87 	rscseq	pc, pc, r7, lsl #31
20000c30:	00000000 	andeq	r0, r0, r0
20000c34:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20000c38:	ff7f0703 			; <UNDEFINED> instruction: 0xff7f0703
20000c3c:	02020213 	andeq	r0, r2, #805306369	; 0x30000001
20000c40:	0c0b1a12 			; <UNDEFINED> instruction: 0x0c0b1a12
20000c44:	00010204 	andeq	r0, r1, r4, lsl #4
20000c48:	000087ff 	strdeq	r8, [r0], -pc	; <UNPREDICTABLE>
20000c4c:	00000000 	andeq	r0, r0, r0
20000c50:	f9f80000 			; <UNDEFINED> instruction: 0xf9f80000
20000c54:	f9ff0100 			; <UNDEFINED> instruction: 0xf9ff0100
20000c58:	01010101 	tsteq	r1, r1, lsl #2
20000c5c:	c1c10101 	bicgt	r0, r1, r1, lsl #2
20000c60:	c1c1e1e1 	bicgt	lr, r1, r1, ror #3
20000c64:	03030101 	movweq	r0, #12545	; 0x3101
20000c68:	03030303 	movweq	r0, #13059	; 0x3303
20000c6c:	03030303 	movweq	r0, #13059	; 0x3303
20000c70:	07030303 	streq	r0, [r3, -r3, lsl #6]
20000c74:	03038707 	movweq	r8, #14087	; 0x3707
20000c78:	07070707 	streq	r0, [r7, -r7, lsl #14]
20000c7c:	ffff0707 			; <UNDEFINED> instruction: 0xffff0707
20000c80:	07ffffff 			; <UNDEFINED> instruction: 0x07ffffff
20000c84:	397dff17 	ldmdbcc	sp!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
20000c88:	00000010 	andeq	r0, r0, r0, lsl r0
20000c8c:	ff7f0f03 			; <UNDEFINED> instruction: 0xff7f0f03
20000c90:	0101f9f9 	strdeq	pc, [r1, -r9]
20000c94:	07070701 	streq	r0, [r7, -r1, lsl #14]
20000c98:	07070707 	streq	r0, [r7, -r7, lsl #14]
20000c9c:	01070f07 	tsteq	r7, r7, lsl #30
20000ca0:	06030301 	streq	r0, [r3], -r1, lsl #6
20000ca4:	206060fc 	strdcs	r6, [r0], #-12	; <UNPREDICTABLE>
20000ca8:	21212133 			; <UNDEFINED> instruction: 0x21212133
20000cac:	20202121 	eorcs	r2, r0, r1, lsr #2
20000cb0:	23222222 			; <UNDEFINED> instruction: 0x23222222
20000cb4:	8080ff7f 	addhi	pc, r0, pc, ror pc	; <UNPREDICTABLE>
20000cb8:	80808080 	addhi	r8, r0, r0, lsl #1
20000cbc:	01010080 	smlabbeq	r1, r0, r0, r0
20000cc0:	030f0000 	movweq	r0, #61440	; 0xf000
20000cc4:	00000000 	andeq	r0, r0, r0
20000cc8:	0f070000 	svceq	0x00070000
20000ccc:	0f0f0f0f 	svceq	0x000f0f0f
20000cd0:	00000003 	andeq	r0, r0, r3
	...
20000ce0:	ff3eff08 			; <UNDEFINED> instruction: 0xff3eff08
20000ce4:	00000000 	andeq	r0, r0, r0
20000ce8:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20000cec:	7cffffff 	ldclvc	15, cr15, [pc], #1020	; 200010f0 <jakefart2+0xd0>
20000cf0:	e0c0c3de 	ldrd	ip, [r0], #62	; 0x3e
20000cf4:	f0f0f0e0 			; <UNDEFINED> instruction: 0xf0f0f0e0
20000cf8:	fffcfcf8 			; <UNDEFINED> instruction: 0xfffcfcf8
20000cfc:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
	...
20000d10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d14:	40808080 	addmi	r8, r0, r0, lsl #1
20000d18:	e0a02000 	adc	r2, r0, r0
20000d1c:	00000000 	andeq	r0, r0, r0
20000d20:	03ff0000 	mvnseq	r0, #0
20000d24:	01010101 	tsteq	r1, r1, lsl #2
20000d28:	fff1c181 			; <UNDEFINED> instruction: 0xfff1c181
20000d2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d3c:	fefeffff 	mrc2	15, 7, pc, cr14, cr15, {7}
20000d40:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20000d44:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20000d48:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20000d4c:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000d50:	fcfcfcfe 	ldc2l	12, cr15, [ip], #1016	; 0x3f8
20000d54:	fffffefc 			; <UNDEFINED> instruction: 0xfffffefc
20000d58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d68:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20000d6c:	80000000 	andhi	r0, r0, r0
20000d70:	00008000 	andeq	r8, r0, r0
20000d74:	00000000 	andeq	r0, r0, r0
20000d78:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
20000d7c:	fcfcffff 	ldc2l	15, cr15, [ip], #1020	; 0x3fc

20000d80 <jakefart0>:
20000d80:	c0404040 	subgt	r4, r0, r0, asr #32
20000d84:	40404040 	submi	r4, r0, r0, asr #32
20000d88:	40404040 	submi	r4, r0, r0, asr #32
20000d8c:	40404040 	submi	r4, r0, r0, asr #32
20000d90:	40404040 	submi	r4, r0, r0, asr #32
20000d94:	40404040 	submi	r4, r0, r0, asr #32
20000d98:	40404040 	submi	r4, r0, r0, asr #32
20000d9c:	40404040 	submi	r4, r0, r0, asr #32
20000da0:	40404040 	submi	r4, r0, r0, asr #32
20000da4:	40404040 	submi	r4, r0, r0, asr #32
20000da8:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20000dac:	c040c0c0 	subgt	ip, r0, r0, asr #1
20000db0:	01061860 	tsteq	r6, r0, ror #16
	...
20000dc4:	c8800000 	stmgt	r0, {}	; <UNPREDICTABLE>
20000dc8:	00010102 	andeq	r0, r1, r2, lsl #2
20000dcc:	81010000 	mrshi	r0, (UNDEF: 1)
20000dd0:	03f3ffff 	mvnseq	pc, #1020	; 0x3fc
20000dd4:	87830303 	strhi	r0, [r3, r3, lsl #6]
20000dd8:	7f7f7f4f 	svcvc	0x007f7f4f
20000ddc:	0100ffff 	strdeq	pc, [r0, -pc]
	...
20000dec:	c0c08000 	sbcgt	r8, r0, r0
20000df0:	1830f0e0 	ldmdane	r0!, {r5, r6, r7, ip, sp, lr, pc}
20000df4:	c0010306 	andgt	r0, r1, r6, lsl #6
20000df8:	060e1b73 			; <UNDEFINED> instruction: 0x060e1b73
20000dfc:	7b7bfb82 	blvc	21effc0c <_stack_ptr+0x1efac0c>
20000e00:	0473fb7b 	ldrbteq	pc, [r3], #-2939	; 0xfffff485	; <UNPREDICTABLE>
20000e04:	c0e11e0c 	rscgt	r1, r1, ip, lsl #28
20000e08:	80808080 	addhi	r8, r0, r0, lsl #1
20000e0c:	000003c0 	andeq	r0, r0, r0, asr #7
	...
20000e18:	fc300000 	ldc2	0, cr0, [r0], #-0
20000e1c:	3c080186 	stfccs	f0, [r8], {134}	; 0x86
20000e20:	40404023 	submi	r4, r0, r3, lsr #32
20000e24:	41404040 	cmpmi	r0, r0, asr #32
20000e28:	02068482 	andeq	r8, r6, #-2113929216	; 0x82000000
20000e2c:	01010001 	tsteq	r1, r1
20000e30:	4040633f 	submi	r6, r0, pc, lsr r3
20000e34:	c70f3020 	strgt	r3, [pc, -r0, lsr #32]
20000e38:	0f3fffff 	svceq	0x003fffff
	...
20000e48:	fcc00000 	stc2l	0, cr0, [r0], {0}
20000e4c:	c623234f 	strtgt	r2, [r3], -pc, asr #6
20000e50:	04040606 	streq	r0, [r4], #-1542	; 0xfffff9fa
20000e54:	1a0c0c04 	bne	20303e6c <_stack_ptr+0x2fee6c>
20000e58:	3e1f0f1f 	mrccc	15, 0, r0, cr15, cr15, {0}
20000e5c:	c262233f 	rsbgt	r2, r2, #-67108864	; 0xfc000000
20000e60:	e0300804 	eors	r0, r0, r4, lsl #16
20000e64:	1f7ffcf0 	svcne	0x007ffcf0
20000e68:	00000107 	andeq	r0, r0, r7, lsl #2
	...
20000e74:	b0f06000 	rscslt	r6, r0, r0
20000e78:	c10f3e30 	tstgt	pc, r0, lsr lr	; <UNPREDICTABLE>
20000e7c:	0f06bcf0 	svceq	0x0006bcf0
20000e80:	00000000 	andeq	r0, r0, r0
20000e84:	20408000 	subcs	r8, r0, r0
20000e88:	e0f0f0d0 	ldrsbt	pc, [r0], #0	; <UNPREDICTABLE>
20000e8c:	7df0e0c0 	ldclvc	0, cr14, [r0, #768]!	; 0x300
20000e90:	070e1e3f 	smladxeq	lr, pc, lr, r1	; <UNPREDICTABLE>
20000e94:	00000003 	andeq	r0, r0, r3
	...
20000ea0:	b8bcfcfc 	ldmlt	ip!, {r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
20000ea4:	e3f1f0f8 	mvns	pc, #248	; 0xf8
20000ea8:	c7eee6e6 	strbgt	lr, [lr, r6, ror #13]!
20000eac:	fe8783c7 	cdp2	3, 8, cr8, cr7, cr7, {6}
20000eb0:	fcfcfcdc 	ldc2l	12, cr15, [ip], #880	; 0x370
20000eb4:	9fbef9fe 	svcls	0x00bef9fe
20000eb8:	878f8f9f 			; <UNDEFINED> instruction: 0x878f8f9f
20000ebc:	80808183 	addhi	r8, r0, r3, lsl #3
20000ec0:	80808080 	addhi	r8, r0, r0, lsl #1
20000ec4:	80808080 	addhi	r8, r0, r0, lsl #1
20000ec8:	80808080 	addhi	r8, r0, r0, lsl #1
20000ecc:	80808080 	addhi	r8, r0, r0, lsl #1

20000ed0 <jakefart1>:
20000ed0:	c0404040 	subgt	r4, r0, r0, asr #32
20000ed4:	40404040 	submi	r4, r0, r0, asr #32
20000ed8:	40404040 	submi	r4, r0, r0, asr #32
20000edc:	40404040 	submi	r4, r0, r0, asr #32
20000ee0:	40404040 	submi	r4, r0, r0, asr #32
20000ee4:	40404040 	submi	r4, r0, r0, asr #32
20000ee8:	40404040 	submi	r4, r0, r0, asr #32
20000eec:	40404040 	submi	r4, r0, r0, asr #32
20000ef0:	40c04040 	sbcmi	r4, r0, r0, asr #32
20000ef4:	40404040 	submi	r4, r0, r0, asr #32
20000ef8:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20000efc:	c040c0c0 	subgt	ip, r0, r0, asr #1
20000f00:	00061860 	andeq	r1, r6, r0, ror #16
	...
20000f14:	c0800000 	addgt	r0, r0, r0
20000f18:	08183060 	ldmdaeq	r8, {r5, r6, ip, sp}
20000f1c:	72c2040c 	sbcvc	r0, r2, #12, 8	; 0xc000000
20000f20:	09090913 	stmdbeq	r9, {r0, r1, r4, r8, fp}
20000f24:	130b0909 	movwne	r0, #47369	; 0xb909
20000f28:	0f070763 	svceq	0x00070763
20000f2c:	0100ff0f 	tsteq	r0, pc, lsl #30	; <UNPREDICTABLE>
	...
20000f40:	3870c080 	ldmdacc	r0!, {r7, lr, pc}^
20000f44:	8081031e 	addhi	r0, r1, lr, lsl r3
20000f48:	00000000 	andeq	r0, r0, r0
20000f4c:	3e1f0000 	cdpcc	0, 1, cr0, cr15, cr0, {0}
20000f50:	6060f078 	rsbvs	pc, r0, r8, ror r0	; <UNPREDICTABLE>
20000f54:	b8302020 	ldmdalt	r0!, {r5, sp}
20000f58:	c0c0e3be 	strhgt	lr, [r0], #62	; 0x3e
20000f5c:	00000ffe 	strdeq	r0, [r0], -lr
	...
20000f6c:	e37e60c0 	cmn	lr, #192	; 0xc0
20000f70:	1a0c80c1 	bne	2032127c <_stack_ptr+0x31c27c>
20000f74:	00804123 	addeq	r4, r0, r3, lsr #2
20000f78:	00000000 	andeq	r0, r0, r0
20000f7c:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
20000f80:	30404043 	subcc	r4, r0, r3, asr #32
20000f84:	f7130a0c 			; <UNDEFINED> instruction: 0xf7130a0c
20000f88:	073fffff 			; <UNDEFINED> instruction: 0x073fffff
	...
20000f98:	0f7ce000 	svceq	0x007ce000
20000f9c:	00000001 	andeq	r0, r0, r1
20000fa0:	06030101 	streq	r0, [r3], -r1, lsl #2
20000fa4:	7330180c 	teqvc	r0, #12, 16	; 0xc0000
20000fa8:	00103c7e 	andseq	r3, r0, lr, ror ip
20000fac:	c0800000 	addgt	r0, r0, r0
20000fb0:	f0404040 			; <UNDEFINED> instruction: 0xf0404040
20000fb4:	1f7ffef8 	svcne	0x007ffef8
20000fb8:	00000107 	andeq	r0, r0, r7, lsl #2
	...
20000fc8:	e0781f00 	rsbs	r1, r8, r0, lsl #30
20000fcc:	0424c480 	strteq	ip, [r4], #-1152	; 0xfffffb80
20000fd0:	0070f88c 	rsbseq	pc, r0, ip, lsl #17
20000fd4:	00000000 	andeq	r0, r0, r0
20000fd8:	80800000 	addhi	r0, r0, r0
20000fdc:	7ff7e0c0 	svcvc	0x00f7e0c0
20000fe0:	060c183d 			; <UNDEFINED> instruction: 0x060c183d
20000fe4:	00000003 	andeq	r0, r0, r3
	...
20000ff0:	b8bcbcfc 	ldmlt	ip!, {r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, pc}
20000ff4:	e0f0f0f8 	ldrsht	pc, [r0], #8	; <UNPREDICTABLE>
20000ff8:	e1f3fee0 	mvns	pc, r0, ror #29
20000ffc:	8ffefcf9 	svchi	0x00fefcf9
20001000:	fcfc9f9f 	ldc2l	15, cr9, [ip], #636	; 0x27c
20001004:	9ebcbcfc 	mrcls	12, 5, fp, cr12, cr12, {7}
20001008:	87878f9e 			; <UNDEFINED> instruction: 0x87878f9e
2000100c:	80808183 	addhi	r8, r0, r3, lsl #3
20001010:	80808080 	addhi	r8, r0, r0, lsl #1
20001014:	80808080 	addhi	r8, r0, r0, lsl #1
20001018:	80808080 	addhi	r8, r0, r0, lsl #1
2000101c:	80808080 	addhi	r8, r0, r0, lsl #1

20001020 <jakefart2>:
20001020:	c0404040 	subgt	r4, r0, r0, asr #32
20001024:	40404040 	submi	r4, r0, r0, asr #32
20001028:	40404040 	submi	r4, r0, r0, asr #32
2000102c:	40404040 	submi	r4, r0, r0, asr #32
20001030:	40404040 	submi	r4, r0, r0, asr #32
20001034:	40404040 	submi	r4, r0, r0, asr #32
20001038:	40404040 	submi	r4, r0, r0, asr #32
2000103c:	40404040 	submi	r4, r0, r0, asr #32
20001040:	40404040 	submi	r4, r0, r0, asr #32
20001044:	40404040 	submi	r4, r0, r0, asr #32
20001048:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
2000104c:	c04040c0 	subgt	r4, r0, r0, asr #1
20001050:	00021860 	andeq	r1, r2, r0, ror #16
	...
20001064:	c0800000 	addgt	r0, r0, r0
20001068:	08183060 	ldmdaeq	r8, {r5, r6, ip, sp}
2000106c:	02020404 	andeq	r0, r2, #4, 8	; 0x4000000
20001070:	03030302 	movweq	r0, #13058	; 0x3302
20001074:	c2830303 	addgt	r0, r3, #201326592	; 0xc000000
20001078:	7f7fefc7 	svcvc	0x007fefc7
2000107c:	0100ff7b 	tsteq	r0, fp, ror pc	; <UNPREDICTABLE>
	...
20001090:	1830e080 	ldmdane	r0!, {r7, sp, lr, pc}
20001094:	00010306 	andeq	r0, r1, r6, lsl #6
	...
200010a4:	c3ffff00 	mvnsgt	pc, #0, 30
200010a8:	00000081 	andeq	r0, r0, r1, lsl #1
200010ac:	00000370 	andeq	r0, r0, r0, ror r3
	...
200010bc:	061870c0 	ldreq	r7, [r8], -r0, asr #1
200010c0:	00000001 	andeq	r0, r0, r1
200010c4:	c40008f0 	strgt	r0, [r0], #-2288	; 0xfffff710
200010c8:	101022e2 	andsne	r2, r0, r2, ror #5
200010cc:	00000008 	andeq	r0, r0, r8
200010d0:	00000000 	andeq	r0, r0, r0
200010d4:	31c10000 	biccc	r0, r1, r0
200010d8:	073ff78f 	ldreq	pc, [pc, -pc, lsl #15]!
	...
200010e8:	03063cf0 	movweq	r3, #27888	; 0x6cf0
	...
200010f4:	ffe00c01 			; <UNDEFINED> instruction: 0xffe00c01
200010f8:	0000f8ff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
200010fc:	00000000 	andeq	r0, r0, r0
20001100:	e0c00000 	sbc	r0, r0, r0
20001104:	1e7ffef8 	mrcne	14, 3, APSR_nzcv, cr15, cr8, {7}
20001108:	00000107 	andeq	r0, r0, r7, lsl #2
	...
20001118:	c0f03c07 	rscsgt	r3, r0, r7, lsl #24
2000111c:	00000000 	andeq	r0, r0, r0
20001120:	00000080 	andeq	r0, r0, r0, lsl #1
20001124:	01010000 	mrseq	r0, (UNDEF: 1)
20001128:	c0800001 	addgt	r0, r0, r1
2000112c:	7cf0e0c0 	ldclvc	0, cr14, [r0], #768	; 0x300
20001130:	070f1f3e 	smladxeq	pc, lr, pc, r1	; <UNPREDICTABLE>
20001134:	00000003 	andeq	r0, r0, r3
	...
20001140:	b8bcbcfc 	ldmlt	ip!, {r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, pc}
20001144:	fce0f0f0 	stc2l	0, cr15, [r0], #960	; 0x3c0
20001148:	e7e3c1ef 	strb	ip, [r3, pc, ror #3]!
2000114c:	fcf0e0e7 	ldc2l	0, cr14, [r0], #924	; 0x39c
20001150:	fefefeff 	mrc2	14, 7, pc, cr14, cr15, {7}
20001154:	9ebebefe 	mrcls	14, 5, fp, cr14, cr14, {7}
20001158:	87878f9e 			; <UNDEFINED> instruction: 0x87878f9e
2000115c:	80808183 	addhi	r8, r0, r3, lsl #3
20001160:	80808080 	addhi	r8, r0, r0, lsl #1
20001164:	80808080 	addhi	r8, r0, r0, lsl #1
20001168:	80808080 	addhi	r8, r0, r0, lsl #1
2000116c:	80808080 	addhi	r8, r0, r0, lsl #1

20001170 <jakefart3>:
20001170:	c0404040 	subgt	r4, r0, r0, asr #32
20001174:	40404040 	submi	r4, r0, r0, asr #32
20001178:	40404040 	submi	r4, r0, r0, asr #32
2000117c:	40404040 	submi	r4, r0, r0, asr #32
20001180:	40404040 	submi	r4, r0, r0, asr #32
20001184:	40404040 	submi	r4, r0, r0, asr #32
20001188:	40404040 	submi	r4, r0, r0, asr #32
2000118c:	40404040 	submi	r4, r0, r0, asr #32
20001190:	40404040 	submi	r4, r0, r0, asr #32
20001194:	40404040 	submi	r4, r0, r0, asr #32
20001198:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
2000119c:	404040c0 	submi	r4, r0, r0, asr #1
200011a0:	00021860 	andeq	r1, r2, r0, ror #16
	...
200011b4:	c0800000 	addgt	r0, r0, r0
200011b8:	08183060 	ldmdaeq	r8, {r5, r6, ip, sp}
200011bc:	0206040c 	andeq	r0, r6, #12, 8	; 0xc000000
200011c0:	03030302 	movweq	r0, #13058	; 0x3302
200011c4:	06020203 	streq	r0, [r2], -r3, lsl #4
200011c8:	fbff0f06 	blx	1ffc4dea <_etext+0x17fc2f66>
200011cc:	0100f9f3 	strdeq	pc, [r0, -r3]
	...
200011d8:	0818e000 	ldmdaeq	r8, {sp, lr, pc}
200011dc:	246444cc 	strbtcs	r4, [r4], #-1228	; 0xfffffb34
200011e0:	0c186cec 	ldceq	12, cr6, [r8], {236}	; 0xec
200011e4:	00010306 	andeq	r0, r1, r6, lsl #6
	...
200011f8:	ffff8000 			; <UNDEFINED> instruction: 0xffff8000
200011fc:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
20001208:	7e789d1f 	mrcvc	13, 3, r9, cr8, cr15, {0}
2000120c:	030c183f 	movweq	r1, #51263	; 0xc83f
20001210:	00000001 	andeq	r0, r0, r1
	...
20001220:	00800000 	addeq	r0, r0, r0
20001224:	c0000000 	andgt	r0, r0, r0
20001228:	073ffff8 			; <UNDEFINED> instruction: 0x073ffff8
	...
20001234:	ce780000 	cdpgt	0, 7, cr0, cr8, cr0, {0}
20001238:	e0000003 	and	r0, r0, r3
2000123c:	02000418 	andeq	r0, r0, #24, 8	; 0x18000000
	...
20001250:	e0ff0000 	rscs	r0, pc, r0
20001254:	1f7ffff8 	svcne	0x007ffff8
20001258:	00000007 	andeq	r0, r0, r7
	...
20001264:	e3e08000 	mvn	r8, #0
20001268:	fff8fcee 			; <UNDEFINED> instruction: 0xfff8fcee
2000126c:	c0e0e0f8 	strdgt	lr, [r0], #8	; <UNPREDICTABLE>
20001270:	00008080 	andeq	r8, r0, r0, lsl #1
20001274:	00000000 	andeq	r0, r0, r0
20001278:	80800000 	addhi	r0, r0, r0
2000127c:	78f0e0c0 	ldmvc	r0!, {r6, r7, sp, lr, pc}^
20001280:	070f1f3c 	smladxeq	pc, ip, pc, r1	; <UNPREDICTABLE>
20001284:	00000003 	andeq	r0, r0, r3
	...
20001290:	b8bcbcfc 	ldmlt	ip!, {r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, pc}
20001294:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20001298:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000129c:	fffff7ff 			; <UNDEFINED> instruction: 0xfffff7ff
200012a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200012a4:	9fbfbfff 	svcls	0x00bfbfff
200012a8:	87878f9f 			; <UNDEFINED> instruction: 0x87878f9f
200012ac:	80808183 	addhi	r8, r0, r3, lsl #3
200012b0:	80808080 	addhi	r8, r0, r0, lsl #1
200012b4:	80808080 	addhi	r8, r0, r0, lsl #1
200012b8:	80808080 	addhi	r8, r0, r0, lsl #1
200012bc:	80808080 	addhi	r8, r0, r0, lsl #1

200012c0 <jakefart4>:
200012c0:	c0404040 	subgt	r4, r0, r0, asr #32
200012c4:	40404040 	submi	r4, r0, r0, asr #32
200012c8:	40404040 	submi	r4, r0, r0, asr #32
200012cc:	40404040 	submi	r4, r0, r0, asr #32
200012d0:	40404040 	submi	r4, r0, r0, asr #32
200012d4:	40404040 	submi	r4, r0, r0, asr #32
200012d8:	40404040 	submi	r4, r0, r0, asr #32
200012dc:	40404040 	submi	r4, r0, r0, asr #32
200012e0:	40404040 	submi	r4, r0, r0, asr #32
200012e4:	40404040 	submi	r4, r0, r0, asr #32
200012e8:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
200012ec:	c04040c0 	subgt	r4, r0, r0, asr #1
200012f0:	00021860 	andeq	r1, r2, r0, ror #16
200012f4:	80000000 	andhi	r0, r0, r0
200012f8:	6040c080 	subvs	ip, r0, r0, lsl #1
200012fc:	40602020 	rsbmi	r2, r0, r0, lsr #32
20001300:	00000080 	andeq	r0, r0, r0, lsl #1
20001304:	40c08000 	sbcmi	r8, r0, r0
20001308:	08181020 	ldmdaeq	r8, {r5, ip}
2000130c:	02060404 	andeq	r0, r6, #4, 8	; 0x4000000
20001310:	02030202 	andeq	r0, r3, #536870912	; 0x20000000
20001314:	06060202 	streq	r0, [r6], -r2, lsl #4
20001318:	fbfb0d06 	blx	1fec473a <_etext+0x17ec28b6>
2000131c:	0100fff3 	strdeq	pc, [r0, -r3]
20001320:	10000000 	andne	r0, r0, r0
20001324:	31337e3c 	teqcc	r3, ip, lsr lr
20001328:	02060c18 	andeq	r0, r6, #24, 24	; 0x1800
2000132c:	8c060202 	sfmhi	f0, 4, [r6], {2}
20001330:	060e33f8 			; <UNDEFINED> instruction: 0x060e33f8
20001334:	00000103 	andeq	r0, r0, r3, lsl #2
	...
20001348:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
2000134c:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001350:	00000000 	andeq	r0, r0, r0
20001354:	80000000 	andhi	r0, r0, r0
20001358:	20604080 	rsbcs	r4, r0, r0, lsl #1
2000135c:	01070c30 	tsteq	r7, r0, lsr ip
	...
20001374:	c0000000 	andgt	r0, r0, r0
20001378:	073ffff0 			; <UNDEFINED> instruction: 0x073ffff0
	...
20001384:	01fe3800 	mvnseq	r3, r0, lsl #16
20001388:	00000000 	andeq	r0, r0, r0
2000138c:	000810c0 	andeq	r1, r8, r0, asr #1
20001390:	00000004 	andeq	r0, r0, r4
	...
200013a0:	f0c00000 			; <UNDEFINED> instruction: 0xf0c00000
200013a4:	1f7efefe 	svcne	0x007efefe
200013a8:	00000007 	andeq	r0, r0, r7
200013ac:	00000000 	andeq	r0, r0, r0
200013b0:	b0e08000 	rsclt	r8, r0, r0
200013b4:	fff9f8f8 			; <UNDEFINED> instruction: 0xfff9f8f8
200013b8:	f0f8fcfe 			; <UNDEFINED> instruction: 0xf0f8fcfe
200013bc:	e0f0f8ff 	ldrsht	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
200013c0:	808080c0 	addhi	r8, r0, r0, asr #1
200013c4:	00000000 	andeq	r0, r0, r0
200013c8:	80000000 	andhi	r0, r0, r0
200013cc:	78f0e0c0 	ldmvc	r0!, {r6, r7, sp, lr, pc}^
200013d0:	070f1f3c 	smladxeq	pc, ip, pc, r1	; <UNPREDICTABLE>
200013d4:	00000003 	andeq	r0, r0, r3
	...
200013e0:	bfbebffc 	svclt	0x00bebffc
200013e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200013e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200013ec:	ffffff8f 			; <UNDEFINED> instruction: 0xffffff8f
200013f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200013f4:	9fbfbfff 	svcls	0x00bfbfff
200013f8:	87878f9f 			; <UNDEFINED> instruction: 0x87878f9f
200013fc:	80808183 	addhi	r8, r0, r3, lsl #3
20001400:	80808080 	addhi	r8, r0, r0, lsl #1
20001404:	80808080 	addhi	r8, r0, r0, lsl #1
20001408:	80808080 	addhi	r8, r0, r0, lsl #1
2000140c:	80808080 	addhi	r8, r0, r0, lsl #1

20001410 <min>:
20001410:	00000023 	andeq	r0, r0, r3, lsr #32

20001414 <hour>:
20001414:	00000014 	andeq	r0, r0, r4, lsl r0

20001418 <jakefart>:
20001418:	00000030 	andeq	r0, r0, r0, lsr r0
2000141c:	20000d80 	andcs	r0, r0, r0, lsl #27
20001420:	20000ed0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20001424:	20001020 	andcs	r1, r0, r0, lsr #32
20001428:	20001170 	andcs	r1, r0, r0, ror r1
2000142c:	200012c0 	andcs	r1, r0, r0, asr #5
	...

20001444 <jakesleep0>:
20001444:	02020282 	andeq	r0, r2, #536870920	; 0x20000008
20001448:	bf060002 	svclt	0x00060002
2000144c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001450:	00000000 	andeq	r0, r0, r0
20001454:	70c00000 	sbcvc	r0, r0, r0
20001458:	07070f3c 	smladxeq	r7, ip, pc, r0	; <UNPREDICTABLE>
2000145c:	e0901f0f 	adds	r1, r0, pc, lsl #30
20001460:	80c0c0e0 	sbchi	ip, r0, r0, ror #1
20001464:	ffff0080 			; <UNDEFINED> instruction: 0xffff0080
20001468:	80808080 	addhi	r8, r0, r0, lsl #1
2000146c:	ffffffc0 			; <UNDEFINED> instruction: 0xffffffc0
20001470:	7f7fffff 	svcvc	0x007fffff
20001474:	1f1f3f3f 	svcne	0x001f3f3f
20001478:	0f0f0d0f 	svceq	0x000f0d0f
2000147c:	989c8c0f 	ldmls	ip, {r0, r1, r2, r3, sl, fp, pc}
20001480:	fff9f8b8 			; <UNDEFINED> instruction: 0xfff9f8b8
20001484:	fffffffb 			; <UNDEFINED> instruction: 0xfffffffb
20001488:	f7f7f7ff 			; <UNDEFINED> instruction: 0xf7f7f7ff
2000148c:	f3f3f3f3 	vrsra.u64	<illegal reg q15.5>, <illegal reg q9.5>, #13
20001490:	fbf1f3f3 	blx	1fc7e466 <_etext+0x17c7c5e2>
20001494:	fff3f1f3 			; <UNDEFINED> instruction: 0xfff3f1f3
20001498:	f0f0fbff 			; <UNDEFINED> instruction: 0xf0f0fbff
2000149c:	f0f0fff8 			; <UNDEFINED> instruction: 0xf0f0fff8
200014a0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
200014a4:	00000000 	andeq	r0, r0, r0
200014a8:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
200014ac:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
200014b0:	110101b9 			; <UNDEFINED> instruction: 0x110101b9
200014b4:	ff010131 			; <UNDEFINED> instruction: 0xff010131
200014b8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
200014bc:	fcf80000 	ldc2l	0, cr0, [r8]
200014c0:	1e3ffffe 	mrcne	15, 1, APSR_nzcv, cr15, cr14, {7}
200014c4:	4f8f0e1e 	svcmi	0x008f0e1e
200014c8:	0f1f172f 	svceq	0x001f172f
200014cc:	03070707 	movweq	r0, #30471	; 0x7707
200014d0:	01010103 	tsteq	r1, r3, lsl #2
200014d4:	00000001 	andeq	r0, r0, r1
200014d8:	01010204 	tsteq	r1, r4, lsl #4
	...
200014e4:	0e3cf0c0 	cdpeq	0, 3, cr15, cr12, cr0, {6}
200014e8:	1121e103 			; <UNDEFINED> instruction: 0x1121e103
200014ec:	10101111 	andsne	r1, r0, r1, lsl r1
200014f0:	30301010 	eorscc	r1, r0, r0, lsl r0
200014f4:	0183ff7f 	orreq	pc, r3, pc, ror pc	; <UNPREDICTABLE>
200014f8:	01000101 	tsteq	r0, r1, lsl #2
200014fc:	ffff8301 			; <UNDEFINED> instruction: 0xffff8301
20001500:	3f1f3fff 	svccc	0x001f3fff
20001504:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
20001508:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000150c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20001510:	00000000 	andeq	r0, r0, r0
20001514:	0000f7ff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20001518:	fffffff0 			; <UNDEFINED> instruction: 0xfffffff0
2000151c:	21418181 	smlalbbcs	r8, r1, r1, r1
20001520:	efc3a121 	svc	0x00c3a121
20001524:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001528:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
2000152c:	60e0ffff 	strdvs	pc, [r0], #255	; 0xff	; <UNPREDICTABLE>
20001530:	0000031c 	andeq	r0, r0, ip, lsl r3
	...
2000154c:	fee00000 	cdp2	0, 14, cr0, cr0, cr0, {0}
20001550:	00000007 	andeq	r0, r0, r7
20001554:	06030100 	streq	r0, [r3], -r0, lsl #2
20001558:	8c8484fc 	cfstrshi	mvf8, [r4], {252}	; 0xfc
2000155c:	fefefefc 	mrc2	14, 7, pc, cr14, cr12, {7}
20001560:	030100fc 	movweq	r0, #4348	; 0x10fc
20001564:	0f8efeff 	svceq	0x008efeff
20001568:	03030707 	movweq	r0, #14087	; 0x3707
2000156c:	00000001 	andeq	r0, r0, r1
20001570:	0f030000 	svceq	0x00030000
20001574:	1f3fffff 	svcne	0x003fffff
20001578:	00001f3f 	andeq	r1, r0, pc, lsr pc
2000157c:	00000000 	andeq	r0, r0, r0
20001580:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001584:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001588:	c2c240c6 	sbcgt	r4, r2, #198	; 0xc6
2000158c:	e1c0c1c2 	bic	ip, r0, r2, asr #3
20001590:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001594:	07030000 	streq	r0, [r3, -r0]
20001598:	0003ff87 	andeq	pc, r3, r7, lsl #31
	...
200015b8:	01ff0000 	mvnseq	r0, r0
200015bc:	00000000 	andeq	r0, r0, r0
200015c0:	43663e00 	cmnmi	r6, #0, 28
200015c4:	40414141 	submi	r4, r1, r1, asr #2
200015c8:	e1c1c140 	bic	ip, r1, r0, asr #2
200015cc:	0608f0f0 			; <UNDEFINED> instruction: 0x0608f0f0
200015d0:	07030303 	streq	r0, [r3, -r3, lsl #6]
200015d4:	f0fcfe9f 			; <UNDEFINED> instruction: 0xf0fcfe9f
200015d8:	00000000 	andeq	r0, r0, r0
200015dc:	c0c08080 	sbcgt	r8, r0, r0, lsl #1
200015e0:	f0feffff 			; <UNDEFINED> instruction: 0xf0feffff
200015e4:	00f0f0f0 	ldrshteq	pc, [r0], #0	; <UNPREDICTABLE>
200015e8:	00000000 	andeq	r0, r0, r0
200015ec:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
200015f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200015f4:	04040406 	streq	r0, [r4], #-1030	; 0xfffffbfa
200015f8:	87060404 	strhi	r0, [r6, -r4, lsl #8]
200015fc:	06868687 	streq	r8, [r6], r7, lsl #13
20001600:	f161c183 			; <UNDEFINED> instruction: 0xf161c183
20001604:	e0f8fff9 	ldrsht	pc, [r8], #249	; 0xf9	; <UNPREDICTABLE>
20001608:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
2000160c:	c0e0e0e0 	rscgt	lr, r0, r0, ror #1
20001610:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20001614:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20001618:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
2000161c:	e0808080 	add	r8, r0, r0, lsl #1
20001620:	80808080 	addhi	r8, r0, r0, lsl #1
20001624:	f0bf8080 			; <UNDEFINED> instruction: 0xf0bf8080
20001628:	808080c0 	addhi	r8, r0, r0, asr #1
2000162c:	80808080 	addhi	r8, r0, r0, lsl #1
20001630:	80808080 	addhi	r8, r0, r0, lsl #1
20001634:	87818080 	strhi	r8, [r1, r0, lsl #1]
20001638:	fedfcf8f 	cdp2	15, 13, cr12, cr15, cr15, {4}
2000163c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20001640:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001644:	9fbfbe3e 	svcls	0x00bfbe3e
20001648:	8fcf8f87 	svchi	0x00cf8f87
2000164c:	83838387 	orrhi	r8, r3, #469762050	; 0x1c000002
20001650:	00ffff87 	rscseq	pc, pc, r7, lsl #31
20001654:	00000000 	andeq	r0, r0, r0
20001658:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
2000165c:	ff7f0703 			; <UNDEFINED> instruction: 0xff7f0703
20001660:	02020213 	andeq	r0, r2, #805306369	; 0x30000001
20001664:	0c0b1a12 			; <UNDEFINED> instruction: 0x0c0b1a12
20001668:	00010204 	andeq	r0, r1, r4, lsl #4
2000166c:	000087ff 	strdeq	r8, [r0], -pc	; <UNPREDICTABLE>
20001670:	00000000 	andeq	r0, r0, r0
20001674:	f9f80000 			; <UNDEFINED> instruction: 0xf9f80000
20001678:	f9ff0100 			; <UNDEFINED> instruction: 0xf9ff0100
2000167c:	01010101 	tsteq	r1, r1, lsl #2
20001680:	c1c10101 	bicgt	r0, r1, r1, lsl #2
20001684:	c1c1e1e1 	bicgt	lr, r1, r1, ror #3
20001688:	03030101 	movweq	r0, #12545	; 0x3101
2000168c:	03030303 	movweq	r0, #13059	; 0x3303
20001690:	03030303 	movweq	r0, #13059	; 0x3303
20001694:	07030303 	streq	r0, [r3, -r3, lsl #6]
20001698:	03038707 	movweq	r8, #14087	; 0x3707
2000169c:	07070707 	streq	r0, [r7, -r7, lsl #14]
200016a0:	ffff0707 			; <UNDEFINED> instruction: 0xffff0707
200016a4:	07ffffff 			; <UNDEFINED> instruction: 0x07ffffff
200016a8:	397dff17 	ldmdbcc	sp!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
200016ac:	00000010 	andeq	r0, r0, r0, lsl r0
200016b0:	ff7f0f03 			; <UNDEFINED> instruction: 0xff7f0f03
200016b4:	0101f9f9 	strdeq	pc, [r1, -r9]
200016b8:	07070701 	streq	r0, [r7, -r1, lsl #14]
200016bc:	07070707 	streq	r0, [r7, -r7, lsl #14]
200016c0:	01070f07 	tsteq	r7, r7, lsl #30
200016c4:	06030301 	streq	r0, [r3], -r1, lsl #6
200016c8:	206060fc 	strdcs	r6, [r0], #-12	; <UNPREDICTABLE>
200016cc:	21212133 			; <UNDEFINED> instruction: 0x21212133
200016d0:	20202121 	eorcs	r2, r0, r1, lsr #2
200016d4:	23222222 			; <UNDEFINED> instruction: 0x23222222
200016d8:	8080ff7f 	addhi	pc, r0, pc, ror pc	; <UNPREDICTABLE>
200016dc:	80808080 	addhi	r8, r0, r0, lsl #1
200016e0:	01010080 	smlabbeq	r1, r0, r0, r0
200016e4:	030f0000 	movweq	r0, #61440	; 0xf000
200016e8:	00000000 	andeq	r0, r0, r0
200016ec:	0f070000 	svceq	0x00070000
200016f0:	0f0f0f0f 	svceq	0x000f0f0f
200016f4:	00000003 	andeq	r0, r0, r3
	...
20001704:	ff3eff08 			; <UNDEFINED> instruction: 0xff3eff08
20001708:	00000000 	andeq	r0, r0, r0
2000170c:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20001710:	7cffffff 	ldclvc	15, cr15, [pc], #1020	; 20001b14 <jakesleep2+0x10>
20001714:	e0c0c3de 	ldrd	ip, [r0], #62	; 0x3e
20001718:	f0f0f0e0 			; <UNDEFINED> instruction: 0xf0f0f0e0
2000171c:	fffcfcf8 			; <UNDEFINED> instruction: 0xfffcfcf8
20001720:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
	...
20001734:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001738:	40808080 	addmi	r8, r0, r0, lsl #1
2000173c:	e0a02000 	adc	r2, r0, r0
20001740:	00000000 	andeq	r0, r0, r0
20001744:	03ff0000 	mvnseq	r0, #0
20001748:	01010101 	tsteq	r1, r1, lsl #2
2000174c:	fff1c181 			; <UNDEFINED> instruction: 0xfff1c181
20001750:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001754:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001758:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000175c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001760:	fefeffff 	mrc2	15, 7, pc, cr14, cr15, {7}
20001764:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20001768:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
2000176c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20001770:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20001774:	fcfcfcfe 	ldc2l	12, cr15, [ip], #1016	; 0x3f8
20001778:	fffffefc 			; <UNDEFINED> instruction: 0xfffffefc
2000177c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001780:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001784:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001788:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000178c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001790:	80000000 	andhi	r0, r0, r0
20001794:	00008000 	andeq	r8, r0, r0
20001798:	00000000 	andeq	r0, r0, r0
2000179c:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
200017a0:	fcfcffff 	ldc2l	15, cr15, [ip], #1020	; 0x3fc

200017a4 <jakesleep1>:
200017a4:	02020282 	andeq	r0, r2, #536870920	; 0x20000008
200017a8:	bf060002 	svclt	0x00060002
200017ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
200017b0:	00000000 	andeq	r0, r0, r0
200017b4:	70c00000 	sbcvc	r0, r0, r0
200017b8:	07070f3c 	smladxeq	r7, ip, pc, r0	; <UNPREDICTABLE>
200017bc:	e0901f0f 	adds	r1, r0, pc, lsl #30
200017c0:	80c0c0e0 	sbchi	ip, r0, r0, ror #1
200017c4:	ffff0080 			; <UNDEFINED> instruction: 0xffff0080
200017c8:	80808080 	addhi	r8, r0, r0, lsl #1
200017cc:	ffffffc0 			; <UNDEFINED> instruction: 0xffffffc0
200017d0:	7f7fffff 	svcvc	0x007fffff
200017d4:	1f1f3f3f 	svcne	0x001f3f3f
200017d8:	0f0f0d0f 	svceq	0x000f0d0f
200017dc:	989c8c0f 	ldmls	ip, {r0, r1, r2, r3, sl, fp, pc}
200017e0:	fff9f8b8 			; <UNDEFINED> instruction: 0xfff9f8b8
200017e4:	fffffffb 			; <UNDEFINED> instruction: 0xfffffffb
200017e8:	f7f7f7ff 			; <UNDEFINED> instruction: 0xf7f7f7ff
200017ec:	f3f3f3f3 	vrsra.u64	<illegal reg q15.5>, <illegal reg q9.5>, #13
200017f0:	fbf1f3f3 	blx	1fc7e7c6 <_etext+0x17c7c942>
200017f4:	fff3f1f3 			; <UNDEFINED> instruction: 0xfff3f1f3
200017f8:	f0f0fbff 			; <UNDEFINED> instruction: 0xf0f0fbff
200017fc:	f0f0fff8 			; <UNDEFINED> instruction: 0xf0f0fff8
20001800:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20001804:	00000000 	andeq	r0, r0, r0
20001808:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
2000180c:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
20001810:	110101b9 			; <UNDEFINED> instruction: 0x110101b9
20001814:	ff010131 			; <UNDEFINED> instruction: 0xff010131
20001818:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
2000181c:	fcf80000 	ldc2l	0, cr0, [r8]
20001820:	1e3ffffe 	mrcne	15, 1, APSR_nzcv, cr15, cr14, {7}
20001824:	4f8f0e1e 	svcmi	0x008f0e1e
20001828:	0f1f172f 	svceq	0x001f172f
2000182c:	03070707 	movweq	r0, #30471	; 0x7707
20001830:	01010103 	tsteq	r1, r3, lsl #2
20001834:	00000001 	andeq	r0, r0, r1
20001838:	01010204 	tsteq	r1, r4, lsl #4
	...
20001844:	0e3cf0c0 	cdpeq	0, 3, cr15, cr12, cr0, {6}
20001848:	1121e103 			; <UNDEFINED> instruction: 0x1121e103
2000184c:	10101111 	andsne	r1, r0, r1, lsl r1
20001850:	50509010 	subspl	r9, r0, r0, lsl r0
20001854:	81437f7f 	hvchi	14335	; 0x37ff
20001858:	01000101 	tsteq	r0, r1, lsl #2
2000185c:	ffff8301 			; <UNDEFINED> instruction: 0xffff8301
20001860:	3f1f3fff 	svccc	0x001f3fff
20001864:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
20001868:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000186c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20001870:	00000000 	andeq	r0, r0, r0
20001874:	0000f7ff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20001878:	fffffff0 			; <UNDEFINED> instruction: 0xfffffff0
2000187c:	21418181 	smlalbbcs	r8, r1, r1, r1
20001880:	efc3a121 	svc	0x00c3a121
20001884:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001888:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
2000188c:	60e0ffff 	strdvs	pc, [r0], #255	; 0xff	; <UNPREDICTABLE>
20001890:	0000031c 	andeq	r0, r0, ip, lsl r3
	...
200018ac:	fee00000 	cdp2	0, 14, cr0, cr0, cr0, {0}
200018b0:	00000007 	andeq	r0, r0, r7
200018b4:	06030100 	streq	r0, [r3], -r0, lsl #2
200018b8:	8c8484fc 	cfstrshi	mvf8, [r4], {252}	; 0xfc
200018bc:	e7effefc 			; <UNDEFINED> instruction: 0xe7effefc
200018c0:	132e2deb 			; <UNDEFINED> instruction: 0x132e2deb
200018c4:	0f8efeff 	svceq	0x008efeff
200018c8:	03030707 	movweq	r0, #14087	; 0x3707
200018cc:	00000001 	andeq	r0, r0, r1
200018d0:	0f030000 	svceq	0x00030000
200018d4:	1f3fffff 	svcne	0x003fffff
200018d8:	00001f3f 	andeq	r1, r0, pc, lsr pc
200018dc:	00000000 	andeq	r0, r0, r0
200018e0:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
200018e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200018e8:	c2c240c6 	sbcgt	r4, r2, #198	; 0xc6
200018ec:	e1c0c1c2 	bic	ip, r0, r2, asr #3
200018f0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
200018f4:	07030000 	streq	r0, [r3, -r0]
200018f8:	0003ff87 	andeq	pc, r3, r7, lsl #31
	...
20001918:	01ff0000 	mvnseq	r0, r0
2000191c:	00000000 	andeq	r0, r0, r0
20001920:	43663e00 	cmnmi	r6, #0, 28
20001924:	40414141 	submi	r4, r1, r1, asr #2
20001928:	e1c1c140 	bic	ip, r1, r0, asr #2
2000192c:	0608f0f0 			; <UNDEFINED> instruction: 0x0608f0f0
20001930:	07030303 	streq	r0, [r3, -r3, lsl #6]
20001934:	f0fcfe9f 			; <UNDEFINED> instruction: 0xf0fcfe9f
20001938:	00000000 	andeq	r0, r0, r0
2000193c:	c0c08080 	sbcgt	r8, r0, r0, lsl #1
20001940:	f0feffff 			; <UNDEFINED> instruction: 0xf0feffff
20001944:	00f0f0f0 	ldrshteq	pc, [r0], #0	; <UNPREDICTABLE>
20001948:	00000000 	andeq	r0, r0, r0
2000194c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20001950:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001954:	04040406 	streq	r0, [r4], #-1030	; 0xfffffbfa
20001958:	87060404 	strhi	r0, [r6, -r4, lsl #8]
2000195c:	06868687 	streq	r8, [r6], r7, lsl #13
20001960:	f161c183 			; <UNDEFINED> instruction: 0xf161c183
20001964:	e0f8fff9 	ldrsht	pc, [r8], #249	; 0xf9	; <UNPREDICTABLE>
20001968:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
2000196c:	c0e0e0e0 	rscgt	lr, r0, r0, ror #1
20001970:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20001974:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20001978:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
2000197c:	e0808080 	add	r8, r0, r0, lsl #1
20001980:	80808080 	addhi	r8, r0, r0, lsl #1
20001984:	f0bf8080 			; <UNDEFINED> instruction: 0xf0bf8080
20001988:	808080c0 	addhi	r8, r0, r0, asr #1
2000198c:	80808080 	addhi	r8, r0, r0, lsl #1
20001990:	80808080 	addhi	r8, r0, r0, lsl #1
20001994:	87818080 	strhi	r8, [r1, r0, lsl #1]
20001998:	fedfcf8f 	cdp2	15, 13, cr12, cr15, cr15, {4}
2000199c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
200019a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200019a4:	9fbfbe3e 	svcls	0x00bfbe3e
200019a8:	8fcf8f87 	svchi	0x00cf8f87
200019ac:	83838387 	orrhi	r8, r3, #469762050	; 0x1c000002
200019b0:	00ffff87 	rscseq	pc, pc, r7, lsl #31
200019b4:	00000000 	andeq	r0, r0, r0
200019b8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
200019bc:	ff7f0703 			; <UNDEFINED> instruction: 0xff7f0703
200019c0:	02020213 	andeq	r0, r2, #805306369	; 0x30000001
200019c4:	0c0b1a12 			; <UNDEFINED> instruction: 0x0c0b1a12
200019c8:	00010204 	andeq	r0, r1, r4, lsl #4
200019cc:	000087ff 	strdeq	r8, [r0], -pc	; <UNPREDICTABLE>
200019d0:	00000000 	andeq	r0, r0, r0
200019d4:	f9f80000 			; <UNDEFINED> instruction: 0xf9f80000
200019d8:	f9ff0100 			; <UNDEFINED> instruction: 0xf9ff0100
200019dc:	01010101 	tsteq	r1, r1, lsl #2
200019e0:	c1c10101 	bicgt	r0, r1, r1, lsl #2
200019e4:	c1c1e1e1 	bicgt	lr, r1, r1, ror #3
200019e8:	03030101 	movweq	r0, #12545	; 0x3101
200019ec:	03030303 	movweq	r0, #13059	; 0x3303
200019f0:	03030303 	movweq	r0, #13059	; 0x3303
200019f4:	07030303 	streq	r0, [r3, -r3, lsl #6]
200019f8:	03038707 	movweq	r8, #14087	; 0x3707
200019fc:	07070707 	streq	r0, [r7, -r7, lsl #14]
20001a00:	ffff0707 			; <UNDEFINED> instruction: 0xffff0707
20001a04:	07ffffff 			; <UNDEFINED> instruction: 0x07ffffff
20001a08:	397dff17 	ldmdbcc	sp!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
20001a0c:	00000010 	andeq	r0, r0, r0, lsl r0
20001a10:	ff7f0f03 			; <UNDEFINED> instruction: 0xff7f0f03
20001a14:	0101f9f9 	strdeq	pc, [r1, -r9]
20001a18:	07070701 	streq	r0, [r7, -r1, lsl #14]
20001a1c:	07070707 	streq	r0, [r7, -r7, lsl #14]
20001a20:	01070f07 	tsteq	r7, r7, lsl #30
20001a24:	06030301 	streq	r0, [r3], -r1, lsl #6
20001a28:	206060fc 	strdcs	r6, [r0], #-12	; <UNPREDICTABLE>
20001a2c:	21212133 			; <UNDEFINED> instruction: 0x21212133
20001a30:	20202121 	eorcs	r2, r0, r1, lsr #2
20001a34:	23222222 			; <UNDEFINED> instruction: 0x23222222
20001a38:	8080ff7f 	addhi	pc, r0, pc, ror pc	; <UNPREDICTABLE>
20001a3c:	80808080 	addhi	r8, r0, r0, lsl #1
20001a40:	01010080 	smlabbeq	r1, r0, r0, r0
20001a44:	030f0000 	movweq	r0, #61440	; 0xf000
20001a48:	00000000 	andeq	r0, r0, r0
20001a4c:	0f070000 	svceq	0x00070000
20001a50:	0f0f0f0f 	svceq	0x000f0f0f
20001a54:	00000003 	andeq	r0, r0, r3
	...
20001a64:	ff3eff08 			; <UNDEFINED> instruction: 0xff3eff08
20001a68:	00000000 	andeq	r0, r0, r0
20001a6c:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20001a70:	7cffffff 	ldclvc	15, cr15, [pc], #1020	; 20001e74 <jakesleep3+0x10>
20001a74:	e0c0c3de 	ldrd	ip, [r0], #62	; 0x3e
20001a78:	f0f0f0e0 			; <UNDEFINED> instruction: 0xf0f0f0e0
20001a7c:	fffcfcf8 			; <UNDEFINED> instruction: 0xfffcfcf8
20001a80:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
	...
20001a94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001a98:	40808080 	addmi	r8, r0, r0, lsl #1
20001a9c:	e0a02000 	adc	r2, r0, r0
20001aa0:	00000000 	andeq	r0, r0, r0
20001aa4:	03ff0000 	mvnseq	r0, #0
20001aa8:	01010101 	tsteq	r1, r1, lsl #2
20001aac:	fff1c181 			; <UNDEFINED> instruction: 0xfff1c181
20001ab0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ab4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ab8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001abc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ac0:	fefeffff 	mrc2	15, 7, pc, cr14, cr15, {7}
20001ac4:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20001ac8:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20001acc:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20001ad0:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20001ad4:	fcfcfcfe 	ldc2l	12, cr15, [ip], #1016	; 0x3f8
20001ad8:	fffffefc 			; <UNDEFINED> instruction: 0xfffffefc
20001adc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ae0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ae4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ae8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001aec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001af0:	80000000 	andhi	r0, r0, r0
20001af4:	00008000 	andeq	r8, r0, r0
20001af8:	00000000 	andeq	r0, r0, r0
20001afc:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
20001b00:	fcfcffff 	ldc2l	15, cr15, [ip], #1020	; 0x3fc

20001b04 <jakesleep2>:
20001b04:	02020282 	andeq	r0, r2, #536870920	; 0x20000008
20001b08:	bf060002 	svclt	0x00060002
20001b0c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001b10:	00000000 	andeq	r0, r0, r0
20001b14:	70c00000 	sbcvc	r0, r0, r0
20001b18:	07070f3c 	smladxeq	r7, ip, pc, r0	; <UNPREDICTABLE>
20001b1c:	e0901f0f 	adds	r1, r0, pc, lsl #30
20001b20:	80c0c0e0 	sbchi	ip, r0, r0, ror #1
20001b24:	ffff0080 			; <UNDEFINED> instruction: 0xffff0080
20001b28:	80808080 	addhi	r8, r0, r0, lsl #1
20001b2c:	ffffffc0 			; <UNDEFINED> instruction: 0xffffffc0
20001b30:	7f7fffff 	svcvc	0x007fffff
20001b34:	1f1f3f3f 	svcne	0x001f3f3f
20001b38:	0f0f0d0f 	svceq	0x000f0d0f
20001b3c:	989c8c0f 	ldmls	ip, {r0, r1, r2, r3, sl, fp, pc}
20001b40:	fff9f8b8 			; <UNDEFINED> instruction: 0xfff9f8b8
20001b44:	fffffffb 			; <UNDEFINED> instruction: 0xfffffffb
20001b48:	f7f7f7ff 			; <UNDEFINED> instruction: 0xf7f7f7ff
20001b4c:	f3f3f3f3 	vrsra.u64	<illegal reg q15.5>, <illegal reg q9.5>, #13
20001b50:	fbf1f3f3 	blx	1fc7eb26 <_etext+0x17c7cca2>
20001b54:	fff3f1f3 			; <UNDEFINED> instruction: 0xfff3f1f3
20001b58:	f0f0fbff 			; <UNDEFINED> instruction: 0xf0f0fbff
20001b5c:	f0f0fff8 			; <UNDEFINED> instruction: 0xf0f0fff8
20001b60:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20001b64:	00000000 	andeq	r0, r0, r0
20001b68:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
20001b6c:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
20001b70:	110101b9 			; <UNDEFINED> instruction: 0x110101b9
20001b74:	ff010131 			; <UNDEFINED> instruction: 0xff010131
20001b78:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001b7c:	fcf80000 	ldc2l	0, cr0, [r8]
20001b80:	1e3ffffe 	mrcne	15, 1, APSR_nzcv, cr15, cr14, {7}
20001b84:	4f8f0e1e 	svcmi	0x008f0e1e
20001b88:	0f1f172f 	svceq	0x001f172f
20001b8c:	03070707 	movweq	r0, #30471	; 0x7707
20001b90:	01010103 	tsteq	r1, r3, lsl #2
20001b94:	00000001 	andeq	r0, r0, r1
20001b98:	01010204 	tsteq	r1, r4, lsl #4
	...
20001ba4:	0e3cf0c0 	cdpeq	0, 3, cr15, cr12, cr0, {6}
20001ba8:	1121e103 			; <UNDEFINED> instruction: 0x1121e103
20001bac:	10101111 	andsne	r1, r0, r1, lsl r1
20001bb0:	50509010 	subspl	r9, r0, r0, lsl r0
20001bb4:	e3437f7f 	movt	r7, #16255	; 0x3f7f
20001bb8:	5a564a52 	bpl	21594508 <_stack_ptr+0x158f508>
20001bbc:	ffffa754 			; <UNDEFINED> instruction: 0xffffa754
20001bc0:	3f1f3fff 	svccc	0x001f3fff
20001bc4:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
20001bc8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001bcc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20001bd0:	00000000 	andeq	r0, r0, r0
20001bd4:	0000f7ff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20001bd8:	fffffff0 			; <UNDEFINED> instruction: 0xfffffff0
20001bdc:	21418181 	smlalbbcs	r8, r1, r1, r1
20001be0:	efc3a121 	svc	0x00c3a121
20001be4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001be8:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20001bec:	60e0ffff 	strdvs	pc, [r0], #255	; 0xff	; <UNPREDICTABLE>
20001bf0:	0000031c 	andeq	r0, r0, ip, lsl r3
	...
20001c0c:	fee00000 	cdp2	0, 14, cr0, cr0, cr0, {0}
20001c10:	00000007 	andeq	r0, r0, r7
20001c14:	06030100 	streq	r0, [r3], -r0, lsl #2
20001c18:	8c8484fc 	cfstrshi	mvf8, [r4], {252}	; 0xfc
20001c1c:	e7effefc 			; <UNDEFINED> instruction: 0xe7effefc
20001c20:	132e2deb 			; <UNDEFINED> instruction: 0x132e2deb
20001c24:	0f8efeff 	svceq	0x008efeff
20001c28:	03030707 	movweq	r0, #14087	; 0x3707
20001c2c:	00000001 	andeq	r0, r0, r1
20001c30:	0f030000 	svceq	0x00030000
20001c34:	1f3fffff 	svcne	0x003fffff
20001c38:	00001f3f 	andeq	r1, r0, pc, lsr pc
20001c3c:	00000000 	andeq	r0, r0, r0
20001c40:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001c44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001c48:	c2c240c6 	sbcgt	r4, r2, #198	; 0xc6
20001c4c:	e1c0c1c2 	bic	ip, r0, r2, asr #3
20001c50:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001c54:	07030000 	streq	r0, [r3, -r0]
20001c58:	0003ff87 	andeq	pc, r3, r7, lsl #31
	...
20001c78:	01ff0000 	mvnseq	r0, r0
20001c7c:	00000000 	andeq	r0, r0, r0
20001c80:	43663e00 	cmnmi	r6, #0, 28
20001c84:	40414141 	submi	r4, r1, r1, asr #2
20001c88:	e1c1c140 	bic	ip, r1, r0, asr #2
20001c8c:	0608f0f0 			; <UNDEFINED> instruction: 0x0608f0f0
20001c90:	07030303 	streq	r0, [r3, -r3, lsl #6]
20001c94:	f0fcfe9f 			; <UNDEFINED> instruction: 0xf0fcfe9f
20001c98:	00000000 	andeq	r0, r0, r0
20001c9c:	c0c08080 	sbcgt	r8, r0, r0, lsl #1
20001ca0:	f0feffff 			; <UNDEFINED> instruction: 0xf0feffff
20001ca4:	00f0f0f0 	ldrshteq	pc, [r0], #0	; <UNPREDICTABLE>
20001ca8:	00000000 	andeq	r0, r0, r0
20001cac:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20001cb0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001cb4:	04040406 	streq	r0, [r4], #-1030	; 0xfffffbfa
20001cb8:	87060404 	strhi	r0, [r6, -r4, lsl #8]
20001cbc:	06868687 	streq	r8, [r6], r7, lsl #13
20001cc0:	f161c183 			; <UNDEFINED> instruction: 0xf161c183
20001cc4:	e0f8fff9 	ldrsht	pc, [r8], #249	; 0xf9	; <UNPREDICTABLE>
20001cc8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
20001ccc:	c0e0e0e0 	rscgt	lr, r0, r0, ror #1
20001cd0:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20001cd4:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20001cd8:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
20001cdc:	e0808080 	add	r8, r0, r0, lsl #1
20001ce0:	80808080 	addhi	r8, r0, r0, lsl #1
20001ce4:	f0bf8080 			; <UNDEFINED> instruction: 0xf0bf8080
20001ce8:	808080c0 	addhi	r8, r0, r0, asr #1
20001cec:	80808080 	addhi	r8, r0, r0, lsl #1
20001cf0:	80808080 	addhi	r8, r0, r0, lsl #1
20001cf4:	87818080 	strhi	r8, [r1, r0, lsl #1]
20001cf8:	fedfcf8f 	cdp2	15, 13, cr12, cr15, cr15, {4}
20001cfc:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20001d00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001d04:	9fbfbe3e 	svcls	0x00bfbe3e
20001d08:	8fcf8f87 	svchi	0x00cf8f87
20001d0c:	83838387 	orrhi	r8, r3, #469762050	; 0x1c000002
20001d10:	00ffff87 	rscseq	pc, pc, r7, lsl #31
20001d14:	00000000 	andeq	r0, r0, r0
20001d18:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20001d1c:	ff7f0703 			; <UNDEFINED> instruction: 0xff7f0703
20001d20:	02020213 	andeq	r0, r2, #805306369	; 0x30000001
20001d24:	0c0b1a12 			; <UNDEFINED> instruction: 0x0c0b1a12
20001d28:	00010204 	andeq	r0, r1, r4, lsl #4
20001d2c:	000087ff 	strdeq	r8, [r0], -pc	; <UNPREDICTABLE>
20001d30:	00000000 	andeq	r0, r0, r0
20001d34:	f9f80000 			; <UNDEFINED> instruction: 0xf9f80000
20001d38:	f9ff0100 			; <UNDEFINED> instruction: 0xf9ff0100
20001d3c:	01010101 	tsteq	r1, r1, lsl #2
20001d40:	c1c10101 	bicgt	r0, r1, r1, lsl #2
20001d44:	c1c1e1e1 	bicgt	lr, r1, r1, ror #3
20001d48:	03030101 	movweq	r0, #12545	; 0x3101
20001d4c:	03030303 	movweq	r0, #13059	; 0x3303
20001d50:	03030303 	movweq	r0, #13059	; 0x3303
20001d54:	07030303 	streq	r0, [r3, -r3, lsl #6]
20001d58:	03038707 	movweq	r8, #14087	; 0x3707
20001d5c:	07070707 	streq	r0, [r7, -r7, lsl #14]
20001d60:	ffff0707 			; <UNDEFINED> instruction: 0xffff0707
20001d64:	07ffffff 			; <UNDEFINED> instruction: 0x07ffffff
20001d68:	397dff17 	ldmdbcc	sp!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
20001d6c:	00000010 	andeq	r0, r0, r0, lsl r0
20001d70:	ff7f0f03 			; <UNDEFINED> instruction: 0xff7f0f03
20001d74:	0101f9f9 	strdeq	pc, [r1, -r9]
20001d78:	07070701 	streq	r0, [r7, -r1, lsl #14]
20001d7c:	07070707 	streq	r0, [r7, -r7, lsl #14]
20001d80:	01070f07 	tsteq	r7, r7, lsl #30
20001d84:	06030301 	streq	r0, [r3], -r1, lsl #6
20001d88:	206060fc 	strdcs	r6, [r0], #-12	; <UNPREDICTABLE>
20001d8c:	21212133 			; <UNDEFINED> instruction: 0x21212133
20001d90:	20202121 	eorcs	r2, r0, r1, lsr #2
20001d94:	23222222 			; <UNDEFINED> instruction: 0x23222222
20001d98:	8080ff7f 	addhi	pc, r0, pc, ror pc	; <UNPREDICTABLE>
20001d9c:	80808080 	addhi	r8, r0, r0, lsl #1
20001da0:	01010080 	smlabbeq	r1, r0, r0, r0
20001da4:	030f0000 	movweq	r0, #61440	; 0xf000
20001da8:	00000000 	andeq	r0, r0, r0
20001dac:	0f070000 	svceq	0x00070000
20001db0:	0f0f0f0f 	svceq	0x000f0f0f
20001db4:	00000003 	andeq	r0, r0, r3
	...
20001dc4:	ff3eff08 			; <UNDEFINED> instruction: 0xff3eff08
20001dc8:	00000000 	andeq	r0, r0, r0
20001dcc:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20001dd0:	7cffffff 	ldclvc	15, cr15, [pc], #1020	; 200021d4 <jakefart0+0x10>
20001dd4:	e0c0c3de 	ldrd	ip, [r0], #62	; 0x3e
20001dd8:	f0f0f0e0 			; <UNDEFINED> instruction: 0xf0f0f0e0
20001ddc:	fffcfcf8 			; <UNDEFINED> instruction: 0xfffcfcf8
20001de0:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
	...
20001df4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001df8:	40808080 	addmi	r8, r0, r0, lsl #1
20001dfc:	e0a02000 	adc	r2, r0, r0
20001e00:	00000000 	andeq	r0, r0, r0
20001e04:	03ff0000 	mvnseq	r0, #0
20001e08:	01010101 	tsteq	r1, r1, lsl #2
20001e0c:	fff1c181 			; <UNDEFINED> instruction: 0xfff1c181
20001e10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001e14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001e18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001e1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001e20:	fefeffff 	mrc2	15, 7, pc, cr14, cr15, {7}
20001e24:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20001e28:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20001e2c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20001e30:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20001e34:	fcfcfcfe 	ldc2l	12, cr15, [ip], #1016	; 0x3f8
20001e38:	fffffefc 			; <UNDEFINED> instruction: 0xfffffefc
20001e3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001e40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001e44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001e48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001e4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001e50:	80000000 	andhi	r0, r0, r0
20001e54:	00008000 	andeq	r8, r0, r0
20001e58:	00000000 	andeq	r0, r0, r0
20001e5c:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
20001e60:	fcfcffff 	ldc2l	15, cr15, [ip], #1020	; 0x3fc

20001e64 <jakesleep3>:
20001e64:	02020282 	andeq	r0, r2, #536870920	; 0x20000008
20001e68:	bf060002 	svclt	0x00060002
20001e6c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001e70:	00000000 	andeq	r0, r0, r0
20001e74:	70c00000 	sbcvc	r0, r0, r0
20001e78:	07070f3c 	smladxeq	r7, ip, pc, r0	; <UNPREDICTABLE>
20001e7c:	e0901f0f 	adds	r1, r0, pc, lsl #30
20001e80:	80c0c0e0 	sbchi	ip, r0, r0, ror #1
20001e84:	ffff0080 			; <UNDEFINED> instruction: 0xffff0080
20001e88:	80808080 	addhi	r8, r0, r0, lsl #1
20001e8c:	ffffffc0 			; <UNDEFINED> instruction: 0xffffffc0
20001e90:	7f7fffff 	svcvc	0x007fffff
20001e94:	1f1f3f3f 	svcne	0x001f3f3f
20001e98:	0f0f0d0f 	svceq	0x000f0d0f
20001e9c:	989c8c0f 	ldmls	ip, {r0, r1, r2, r3, sl, fp, pc}
20001ea0:	fff9f8b8 			; <UNDEFINED> instruction: 0xfff9f8b8
20001ea4:	fffffffb 			; <UNDEFINED> instruction: 0xfffffffb
20001ea8:	f7f7f7ff 			; <UNDEFINED> instruction: 0xf7f7f7ff
20001eac:	f3f3f3f3 	vrsra.u64	<illegal reg q15.5>, <illegal reg q9.5>, #13
20001eb0:	3b7bfff3 	blcc	21f01e84 <_stack_ptr+0x1efce84>
20001eb4:	ff736b5b 			; <UNDEFINED> instruction: 0xff736b5b
20001eb8:	f0f0fbff 			; <UNDEFINED> instruction: 0xf0f0fbff
20001ebc:	f0f0fff8 			; <UNDEFINED> instruction: 0xf0f0fff8
20001ec0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20001ec4:	00000000 	andeq	r0, r0, r0
20001ec8:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
20001ecc:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
20001ed0:	110101b9 			; <UNDEFINED> instruction: 0x110101b9
20001ed4:	ff010131 			; <UNDEFINED> instruction: 0xff010131
20001ed8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001edc:	fcf80000 	ldc2l	0, cr0, [r8]
20001ee0:	1e3ffffe 	mrcne	15, 1, APSR_nzcv, cr15, cr14, {7}
20001ee4:	4f8f0e1e 	svcmi	0x008f0e1e
20001ee8:	0f1f172f 	svceq	0x001f172f
20001eec:	03070707 	movweq	r0, #30471	; 0x7707
20001ef0:	01010103 	tsteq	r1, r3, lsl #2
20001ef4:	00000001 	andeq	r0, r0, r1
20001ef8:	01010204 	tsteq	r1, r4, lsl #4
	...
20001f04:	0e3cf0c0 	cdpeq	0, 3, cr15, cr12, cr0, {6}
20001f08:	1121e103 			; <UNDEFINED> instruction: 0x1121e103
20001f0c:	10101111 	andsne	r1, r0, r1, lsl r1
20001f10:	50509010 	subspl	r9, r0, r0, lsl r0
20001f14:	e3437f7f 	movt	r7, #16255	; 0x3f7f
20001f18:	5a564a52 	bpl	21594868 <_stack_ptr+0x158f868>
20001f1c:	ffffa754 			; <UNDEFINED> instruction: 0xffffa754
20001f20:	3f1f3fff 	svccc	0x001f3fff
20001f24:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
20001f28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001f2c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20001f30:	00000000 	andeq	r0, r0, r0
20001f34:	0000f7ff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20001f38:	fffffff0 			; <UNDEFINED> instruction: 0xfffffff0
20001f3c:	21418181 	smlalbbcs	r8, r1, r1, r1
20001f40:	efc3a121 	svc	0x00c3a121
20001f44:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001f48:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20001f4c:	60e0ffff 	strdvs	pc, [r0], #255	; 0xff	; <UNPREDICTABLE>
20001f50:	0000031c 	andeq	r0, r0, ip, lsl r3
	...
20001f6c:	fee00000 	cdp2	0, 14, cr0, cr0, cr0, {0}
20001f70:	00000007 	andeq	r0, r0, r7
20001f74:	06030100 	streq	r0, [r3], -r0, lsl #2
20001f78:	8c8484fc 	cfstrshi	mvf8, [r4], {252}	; 0xfc
20001f7c:	e7effefc 			; <UNDEFINED> instruction: 0xe7effefc
20001f80:	132e2deb 			; <UNDEFINED> instruction: 0x132e2deb
20001f84:	0f8efeff 	svceq	0x008efeff
20001f88:	03030707 	movweq	r0, #14087	; 0x3707
20001f8c:	00000001 	andeq	r0, r0, r1
20001f90:	0f030000 	svceq	0x00030000
20001f94:	1f3fffff 	svcne	0x003fffff
20001f98:	00001f3f 	andeq	r1, r0, pc, lsr pc
20001f9c:	00000000 	andeq	r0, r0, r0
20001fa0:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001fa4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001fa8:	c2c240c6 	sbcgt	r4, r2, #198	; 0xc6
20001fac:	e1c0c1c2 	bic	ip, r0, r2, asr #3
20001fb0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001fb4:	07030000 	streq	r0, [r3, -r0]
20001fb8:	0003ff87 	andeq	pc, r3, r7, lsl #31
	...
20001fd8:	01ff0000 	mvnseq	r0, r0
20001fdc:	00000000 	andeq	r0, r0, r0
20001fe0:	43663e00 	cmnmi	r6, #0, 28
20001fe4:	40414141 	submi	r4, r1, r1, asr #2
20001fe8:	e1c1c140 	bic	ip, r1, r0, asr #2
20001fec:	0608f0f0 			; <UNDEFINED> instruction: 0x0608f0f0
20001ff0:	07030303 	streq	r0, [r3, -r3, lsl #6]
20001ff4:	f0fcfe9f 			; <UNDEFINED> instruction: 0xf0fcfe9f
20001ff8:	00000000 	andeq	r0, r0, r0
20001ffc:	c0c08080 	sbcgt	r8, r0, r0, lsl #1
20002000:	f0feffff 			; <UNDEFINED> instruction: 0xf0feffff
20002004:	00f0f0f0 	ldrshteq	pc, [r0], #0	; <UNPREDICTABLE>
20002008:	00000000 	andeq	r0, r0, r0
2000200c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20002010:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002014:	04040406 	streq	r0, [r4], #-1030	; 0xfffffbfa
20002018:	87060404 	strhi	r0, [r6, -r4, lsl #8]
2000201c:	06868687 	streq	r8, [r6], r7, lsl #13
20002020:	f161c183 			; <UNDEFINED> instruction: 0xf161c183
20002024:	e0f8fff9 	ldrsht	pc, [r8], #249	; 0xf9	; <UNPREDICTABLE>
20002028:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
2000202c:	c0e0e0e0 	rscgt	lr, r0, r0, ror #1
20002030:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20002034:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20002038:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
2000203c:	e0808080 	add	r8, r0, r0, lsl #1
20002040:	80808080 	addhi	r8, r0, r0, lsl #1
20002044:	f0bf8080 			; <UNDEFINED> instruction: 0xf0bf8080
20002048:	808080c0 	addhi	r8, r0, r0, asr #1
2000204c:	80808080 	addhi	r8, r0, r0, lsl #1
20002050:	80808080 	addhi	r8, r0, r0, lsl #1
20002054:	87818080 	strhi	r8, [r1, r0, lsl #1]
20002058:	fedfcf8f 	cdp2	15, 13, cr12, cr15, cr15, {4}
2000205c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20002060:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002064:	9fbfbe3e 	svcls	0x00bfbe3e
20002068:	8fcf8f87 	svchi	0x00cf8f87
2000206c:	83838387 	orrhi	r8, r3, #469762050	; 0x1c000002
20002070:	00ffff87 	rscseq	pc, pc, r7, lsl #31
20002074:	00000000 	andeq	r0, r0, r0
20002078:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
2000207c:	ff7f0703 			; <UNDEFINED> instruction: 0xff7f0703
20002080:	02020213 	andeq	r0, r2, #805306369	; 0x30000001
20002084:	0c0b1a12 			; <UNDEFINED> instruction: 0x0c0b1a12
20002088:	00010204 	andeq	r0, r1, r4, lsl #4
2000208c:	000087ff 	strdeq	r8, [r0], -pc	; <UNPREDICTABLE>
20002090:	00000000 	andeq	r0, r0, r0
20002094:	f9f80000 			; <UNDEFINED> instruction: 0xf9f80000
20002098:	f9ff0100 			; <UNDEFINED> instruction: 0xf9ff0100
2000209c:	01010101 	tsteq	r1, r1, lsl #2
200020a0:	c1c10101 	bicgt	r0, r1, r1, lsl #2
200020a4:	c1c1e1e1 	bicgt	lr, r1, r1, ror #3
200020a8:	03030101 	movweq	r0, #12545	; 0x3101
200020ac:	03030303 	movweq	r0, #13059	; 0x3303
200020b0:	03030303 	movweq	r0, #13059	; 0x3303
200020b4:	07030303 	streq	r0, [r3, -r3, lsl #6]
200020b8:	03038707 	movweq	r8, #14087	; 0x3707
200020bc:	07070707 	streq	r0, [r7, -r7, lsl #14]
200020c0:	ffff0707 			; <UNDEFINED> instruction: 0xffff0707
200020c4:	07ffffff 			; <UNDEFINED> instruction: 0x07ffffff
200020c8:	397dff17 	ldmdbcc	sp!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
200020cc:	00000010 	andeq	r0, r0, r0, lsl r0
200020d0:	ff7f0f03 			; <UNDEFINED> instruction: 0xff7f0f03
200020d4:	0101f9f9 	strdeq	pc, [r1, -r9]
200020d8:	07070701 	streq	r0, [r7, -r1, lsl #14]
200020dc:	07070707 	streq	r0, [r7, -r7, lsl #14]
200020e0:	01070f07 	tsteq	r7, r7, lsl #30
200020e4:	06030301 	streq	r0, [r3], -r1, lsl #6
200020e8:	206060fc 	strdcs	r6, [r0], #-12	; <UNPREDICTABLE>
200020ec:	21212133 			; <UNDEFINED> instruction: 0x21212133
200020f0:	20202121 	eorcs	r2, r0, r1, lsr #2
200020f4:	23222222 			; <UNDEFINED> instruction: 0x23222222
200020f8:	8080ff7f 	addhi	pc, r0, pc, ror pc	; <UNPREDICTABLE>
200020fc:	80808080 	addhi	r8, r0, r0, lsl #1
20002100:	01010080 	smlabbeq	r1, r0, r0, r0
20002104:	030f0000 	movweq	r0, #61440	; 0xf000
20002108:	00000000 	andeq	r0, r0, r0
2000210c:	0f070000 	svceq	0x00070000
20002110:	0f0f0f0f 	svceq	0x000f0f0f
20002114:	00000003 	andeq	r0, r0, r3
	...
20002124:	ff3eff08 			; <UNDEFINED> instruction: 0xff3eff08
20002128:	00000000 	andeq	r0, r0, r0
2000212c:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20002130:	7cffffff 	ldclvc	15, cr15, [pc], #1020	; 20002534 <jakefart2+0xd0>
20002134:	e0c0c3de 	ldrd	ip, [r0], #62	; 0x3e
20002138:	f0f0f0e0 			; <UNDEFINED> instruction: 0xf0f0f0e0
2000213c:	fffcfcf8 			; <UNDEFINED> instruction: 0xfffcfcf8
20002140:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
	...
20002154:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002158:	40808080 	addmi	r8, r0, r0, lsl #1
2000215c:	e0a02000 	adc	r2, r0, r0
20002160:	00000000 	andeq	r0, r0, r0
20002164:	03ff0000 	mvnseq	r0, #0
20002168:	01010101 	tsteq	r1, r1, lsl #2
2000216c:	fff1c181 			; <UNDEFINED> instruction: 0xfff1c181
20002170:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002174:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002178:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000217c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002180:	fefeffff 	mrc2	15, 7, pc, cr14, cr15, {7}
20002184:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20002188:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
2000218c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20002190:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20002194:	fcfcfcfe 	ldc2l	12, cr15, [ip], #1016	; 0x3f8
20002198:	fffffefc 			; <UNDEFINED> instruction: 0xfffffefc
2000219c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200021a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200021a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200021a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200021ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
200021b0:	80000000 	andhi	r0, r0, r0
200021b4:	00008000 	andeq	r8, r0, r0
200021b8:	00000000 	andeq	r0, r0, r0
200021bc:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
200021c0:	fcfcffff 	ldc2l	15, cr15, [ip], #1020	; 0x3fc

200021c4 <jakefart0>:
200021c4:	c0404040 	subgt	r4, r0, r0, asr #32
200021c8:	40404040 	submi	r4, r0, r0, asr #32
200021cc:	40404040 	submi	r4, r0, r0, asr #32
200021d0:	40404040 	submi	r4, r0, r0, asr #32
200021d4:	40404040 	submi	r4, r0, r0, asr #32
200021d8:	40404040 	submi	r4, r0, r0, asr #32
200021dc:	40404040 	submi	r4, r0, r0, asr #32
200021e0:	40404040 	submi	r4, r0, r0, asr #32
200021e4:	40404040 	submi	r4, r0, r0, asr #32
200021e8:	40404040 	submi	r4, r0, r0, asr #32
200021ec:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
200021f0:	c040c0c0 	subgt	ip, r0, r0, asr #1
200021f4:	01061860 	tsteq	r6, r0, ror #16
	...
20002208:	c8800000 	stmgt	r0, {}	; <UNPREDICTABLE>
2000220c:	00010102 	andeq	r0, r1, r2, lsl #2
20002210:	81010000 	mrshi	r0, (UNDEF: 1)
20002214:	03f3ffff 	mvnseq	pc, #1020	; 0x3fc
20002218:	87830303 	strhi	r0, [r3, r3, lsl #6]
2000221c:	7f7f7f4f 	svcvc	0x007f7f4f
20002220:	0100ffff 	strdeq	pc, [r0, -pc]
	...
20002230:	c0c08000 	sbcgt	r8, r0, r0
20002234:	1830f0e0 	ldmdane	r0!, {r5, r6, r7, ip, sp, lr, pc}
20002238:	c0010306 	andgt	r0, r1, r6, lsl #6
2000223c:	060e1b73 			; <UNDEFINED> instruction: 0x060e1b73
20002240:	7b7bfb82 	blvc	21f01050 <_stack_ptr+0x1efc050>
20002244:	0473fb7b 	ldrbteq	pc, [r3], #-2939	; 0xfffff485	; <UNPREDICTABLE>
20002248:	c0e11e0c 	rscgt	r1, r1, ip, lsl #28
2000224c:	80808080 	addhi	r8, r0, r0, lsl #1
20002250:	000003c0 	andeq	r0, r0, r0, asr #7
	...
2000225c:	fc300000 	ldc2	0, cr0, [r0], #-0
20002260:	3c080186 	stfccs	f0, [r8], {134}	; 0x86
20002264:	40404023 	submi	r4, r0, r3, lsr #32
20002268:	41404040 	cmpmi	r0, r0, asr #32
2000226c:	02068482 	andeq	r8, r6, #-2113929216	; 0x82000000
20002270:	01010001 	tsteq	r1, r1
20002274:	4040633f 	submi	r6, r0, pc, lsr r3
20002278:	c70f3020 	strgt	r3, [pc, -r0, lsr #32]
2000227c:	0f3fffff 	svceq	0x003fffff
	...
2000228c:	fcc00000 	stc2l	0, cr0, [r0], {0}
20002290:	c623234f 	strtgt	r2, [r3], -pc, asr #6
20002294:	04040606 	streq	r0, [r4], #-1542	; 0xfffff9fa
20002298:	1a0c0c04 	bne	203052b0 <_stack_ptr+0x3002b0>
2000229c:	3e1f0f1f 	mrccc	15, 0, r0, cr15, cr15, {0}
200022a0:	c262233f 	rsbgt	r2, r2, #-67108864	; 0xfc000000
200022a4:	e0300804 	eors	r0, r0, r4, lsl #16
200022a8:	1f7ffcf0 	svcne	0x007ffcf0
200022ac:	00000107 	andeq	r0, r0, r7, lsl #2
	...
200022b8:	b0f06000 	rscslt	r6, r0, r0
200022bc:	c10f3e30 	tstgt	pc, r0, lsr lr	; <UNPREDICTABLE>
200022c0:	0f06bcf0 	svceq	0x0006bcf0
200022c4:	00000000 	andeq	r0, r0, r0
200022c8:	20408000 	subcs	r8, r0, r0
200022cc:	e0f0f0d0 	ldrsbt	pc, [r0], #0	; <UNPREDICTABLE>
200022d0:	7df0e0c0 	ldclvc	0, cr14, [r0, #768]!	; 0x300
200022d4:	070e1e3f 	smladxeq	lr, pc, lr, r1	; <UNPREDICTABLE>
200022d8:	00000003 	andeq	r0, r0, r3
	...
200022e4:	b8bcfcfc 	ldmlt	ip!, {r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
200022e8:	e3f1f0f8 	mvns	pc, #248	; 0xf8
200022ec:	c7eee6e6 	strbgt	lr, [lr, r6, ror #13]!
200022f0:	fe8783c7 	cdp2	3, 8, cr8, cr7, cr7, {6}
200022f4:	fcfcfcdc 	ldc2l	12, cr15, [ip], #880	; 0x370
200022f8:	9fbef9fe 	svcls	0x00bef9fe
200022fc:	878f8f9f 			; <UNDEFINED> instruction: 0x878f8f9f
20002300:	80808183 	addhi	r8, r0, r3, lsl #3
20002304:	80808080 	addhi	r8, r0, r0, lsl #1
20002308:	80808080 	addhi	r8, r0, r0, lsl #1
2000230c:	80808080 	addhi	r8, r0, r0, lsl #1
20002310:	80808080 	addhi	r8, r0, r0, lsl #1

20002314 <jakefart1>:
20002314:	c0404040 	subgt	r4, r0, r0, asr #32
20002318:	40404040 	submi	r4, r0, r0, asr #32
2000231c:	40404040 	submi	r4, r0, r0, asr #32
20002320:	40404040 	submi	r4, r0, r0, asr #32
20002324:	40404040 	submi	r4, r0, r0, asr #32
20002328:	40404040 	submi	r4, r0, r0, asr #32
2000232c:	40404040 	submi	r4, r0, r0, asr #32
20002330:	40404040 	submi	r4, r0, r0, asr #32
20002334:	40c04040 	sbcmi	r4, r0, r0, asr #32
20002338:	40404040 	submi	r4, r0, r0, asr #32
2000233c:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20002340:	c040c0c0 	subgt	ip, r0, r0, asr #1
20002344:	00061860 	andeq	r1, r6, r0, ror #16
	...
20002358:	c0800000 	addgt	r0, r0, r0
2000235c:	08183060 	ldmdaeq	r8, {r5, r6, ip, sp}
20002360:	72c2040c 	sbcvc	r0, r2, #12, 8	; 0xc000000
20002364:	09090913 	stmdbeq	r9, {r0, r1, r4, r8, fp}
20002368:	130b0909 	movwne	r0, #47369	; 0xb909
2000236c:	0f070763 	svceq	0x00070763
20002370:	0100ff0f 	tsteq	r0, pc, lsl #30	; <UNPREDICTABLE>
	...
20002384:	3870c080 	ldmdacc	r0!, {r7, lr, pc}^
20002388:	8081031e 	addhi	r0, r1, lr, lsl r3
2000238c:	00000000 	andeq	r0, r0, r0
20002390:	3e1f0000 	cdpcc	0, 1, cr0, cr15, cr0, {0}
20002394:	6060f078 	rsbvs	pc, r0, r8, ror r0	; <UNPREDICTABLE>
20002398:	b8302020 	ldmdalt	r0!, {r5, sp}
2000239c:	c0c0e3be 	strhgt	lr, [r0], #62	; 0x3e
200023a0:	00000ffe 	strdeq	r0, [r0], -lr
	...
200023b0:	e37e60c0 	cmn	lr, #192	; 0xc0
200023b4:	1a0c80c1 	bne	203226c0 <_stack_ptr+0x31d6c0>
200023b8:	00804123 	addeq	r4, r0, r3, lsr #2
200023bc:	00000000 	andeq	r0, r0, r0
200023c0:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
200023c4:	30404043 	subcc	r4, r0, r3, asr #32
200023c8:	f7130a0c 			; <UNDEFINED> instruction: 0xf7130a0c
200023cc:	073fffff 			; <UNDEFINED> instruction: 0x073fffff
	...
200023dc:	0f7ce000 	svceq	0x007ce000
200023e0:	00000001 	andeq	r0, r0, r1
200023e4:	06030101 	streq	r0, [r3], -r1, lsl #2
200023e8:	7330180c 	teqvc	r0, #12, 16	; 0xc0000
200023ec:	00103c7e 	andseq	r3, r0, lr, ror ip
200023f0:	c0800000 	addgt	r0, r0, r0
200023f4:	f0404040 			; <UNDEFINED> instruction: 0xf0404040
200023f8:	1f7ffef8 	svcne	0x007ffef8
200023fc:	00000107 	andeq	r0, r0, r7, lsl #2
	...
2000240c:	e0781f00 	rsbs	r1, r8, r0, lsl #30
20002410:	0424c480 	strteq	ip, [r4], #-1152	; 0xfffffb80
20002414:	0070f88c 	rsbseq	pc, r0, ip, lsl #17
20002418:	00000000 	andeq	r0, r0, r0
2000241c:	80800000 	addhi	r0, r0, r0
20002420:	7ff7e0c0 	svcvc	0x00f7e0c0
20002424:	060c183d 			; <UNDEFINED> instruction: 0x060c183d
20002428:	00000003 	andeq	r0, r0, r3
	...
20002434:	b8bcbcfc 	ldmlt	ip!, {r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, pc}
20002438:	e0f0f0f8 	ldrsht	pc, [r0], #8	; <UNPREDICTABLE>
2000243c:	e1f3fee0 	mvns	pc, r0, ror #29
20002440:	8ffefcf9 	svchi	0x00fefcf9
20002444:	fcfc9f9f 	ldc2l	15, cr9, [ip], #636	; 0x27c
20002448:	9ebcbcfc 	mrcls	12, 5, fp, cr12, cr12, {7}
2000244c:	87878f9e 			; <UNDEFINED> instruction: 0x87878f9e
20002450:	80808183 	addhi	r8, r0, r3, lsl #3
20002454:	80808080 	addhi	r8, r0, r0, lsl #1
20002458:	80808080 	addhi	r8, r0, r0, lsl #1
2000245c:	80808080 	addhi	r8, r0, r0, lsl #1
20002460:	80808080 	addhi	r8, r0, r0, lsl #1

20002464 <jakefart2>:
20002464:	c0404040 	subgt	r4, r0, r0, asr #32
20002468:	40404040 	submi	r4, r0, r0, asr #32
2000246c:	40404040 	submi	r4, r0, r0, asr #32
20002470:	40404040 	submi	r4, r0, r0, asr #32
20002474:	40404040 	submi	r4, r0, r0, asr #32
20002478:	40404040 	submi	r4, r0, r0, asr #32
2000247c:	40404040 	submi	r4, r0, r0, asr #32
20002480:	40404040 	submi	r4, r0, r0, asr #32
20002484:	40404040 	submi	r4, r0, r0, asr #32
20002488:	40404040 	submi	r4, r0, r0, asr #32
2000248c:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20002490:	c04040c0 	subgt	r4, r0, r0, asr #1
20002494:	00021860 	andeq	r1, r2, r0, ror #16
	...
200024a8:	c0800000 	addgt	r0, r0, r0
200024ac:	08183060 	ldmdaeq	r8, {r5, r6, ip, sp}
200024b0:	02020404 	andeq	r0, r2, #4, 8	; 0x4000000
200024b4:	03030302 	movweq	r0, #13058	; 0x3302
200024b8:	c2830303 	addgt	r0, r3, #201326592	; 0xc000000
200024bc:	7f7fefc7 	svcvc	0x007fefc7
200024c0:	0100ff7b 	tsteq	r0, fp, ror pc	; <UNPREDICTABLE>
	...
200024d4:	1830e080 	ldmdane	r0!, {r7, sp, lr, pc}
200024d8:	00010306 	andeq	r0, r1, r6, lsl #6
	...
200024e8:	c3ffff00 	mvnsgt	pc, #0, 30
200024ec:	00000081 	andeq	r0, r0, r1, lsl #1
200024f0:	00000370 	andeq	r0, r0, r0, ror r3
	...
20002500:	061870c0 	ldreq	r7, [r8], -r0, asr #1
20002504:	00000001 	andeq	r0, r0, r1
20002508:	c40008f0 	strgt	r0, [r0], #-2288	; 0xfffff710
2000250c:	101022e2 	andsne	r2, r0, r2, ror #5
20002510:	00000008 	andeq	r0, r0, r8
20002514:	00000000 	andeq	r0, r0, r0
20002518:	31c10000 	biccc	r0, r1, r0
2000251c:	073ff78f 	ldreq	pc, [pc, -pc, lsl #15]!
	...
2000252c:	03063cf0 	movweq	r3, #27888	; 0x6cf0
	...
20002538:	ffe00c01 			; <UNDEFINED> instruction: 0xffe00c01
2000253c:	0000f8ff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20002540:	00000000 	andeq	r0, r0, r0
20002544:	e0c00000 	sbc	r0, r0, r0
20002548:	1e7ffef8 	mrcne	14, 3, APSR_nzcv, cr15, cr8, {7}
2000254c:	00000107 	andeq	r0, r0, r7, lsl #2
	...
2000255c:	c0f03c07 	rscsgt	r3, r0, r7, lsl #24
20002560:	00000000 	andeq	r0, r0, r0
20002564:	00000080 	andeq	r0, r0, r0, lsl #1
20002568:	01010000 	mrseq	r0, (UNDEF: 1)
2000256c:	c0800001 	addgt	r0, r0, r1
20002570:	7cf0e0c0 	ldclvc	0, cr14, [r0], #768	; 0x300
20002574:	070f1f3e 	smladxeq	pc, lr, pc, r1	; <UNPREDICTABLE>
20002578:	00000003 	andeq	r0, r0, r3
	...
20002584:	b8bcbcfc 	ldmlt	ip!, {r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, pc}
20002588:	fce0f0f0 	stc2l	0, cr15, [r0], #960	; 0x3c0
2000258c:	e7e3c1ef 	strb	ip, [r3, pc, ror #3]!
20002590:	fcf0e0e7 	ldc2l	0, cr14, [r0], #924	; 0x39c
20002594:	fefefeff 	mrc2	14, 7, pc, cr14, cr15, {7}
20002598:	9ebebefe 	mrcls	14, 5, fp, cr14, cr14, {7}
2000259c:	87878f9e 			; <UNDEFINED> instruction: 0x87878f9e
200025a0:	80808183 	addhi	r8, r0, r3, lsl #3
200025a4:	80808080 	addhi	r8, r0, r0, lsl #1
200025a8:	80808080 	addhi	r8, r0, r0, lsl #1
200025ac:	80808080 	addhi	r8, r0, r0, lsl #1
200025b0:	80808080 	addhi	r8, r0, r0, lsl #1

200025b4 <jakefart3>:
200025b4:	c0404040 	subgt	r4, r0, r0, asr #32
200025b8:	40404040 	submi	r4, r0, r0, asr #32
200025bc:	40404040 	submi	r4, r0, r0, asr #32
200025c0:	40404040 	submi	r4, r0, r0, asr #32
200025c4:	40404040 	submi	r4, r0, r0, asr #32
200025c8:	40404040 	submi	r4, r0, r0, asr #32
200025cc:	40404040 	submi	r4, r0, r0, asr #32
200025d0:	40404040 	submi	r4, r0, r0, asr #32
200025d4:	40404040 	submi	r4, r0, r0, asr #32
200025d8:	40404040 	submi	r4, r0, r0, asr #32
200025dc:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
200025e0:	404040c0 	submi	r4, r0, r0, asr #1
200025e4:	00021860 	andeq	r1, r2, r0, ror #16
	...
200025f8:	c0800000 	addgt	r0, r0, r0
200025fc:	08183060 	ldmdaeq	r8, {r5, r6, ip, sp}
20002600:	0206040c 	andeq	r0, r6, #12, 8	; 0xc000000
20002604:	03030302 	movweq	r0, #13058	; 0x3302
20002608:	06020203 	streq	r0, [r2], -r3, lsl #4
2000260c:	fbff0f06 	blx	1ffc622e <_etext+0x17fc43aa>
20002610:	0100f9f3 	strdeq	pc, [r0, -r3]
	...
2000261c:	0818e000 	ldmdaeq	r8, {sp, lr, pc}
20002620:	246444cc 	strbtcs	r4, [r4], #-1228	; 0xfffffb34
20002624:	0c186cec 	ldceq	12, cr6, [r8], {236}	; 0xec
20002628:	00010306 	andeq	r0, r1, r6, lsl #6
	...
2000263c:	ffff8000 			; <UNDEFINED> instruction: 0xffff8000
20002640:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
2000264c:	7e789d1f 	mrcvc	13, 3, r9, cr8, cr15, {0}
20002650:	030c183f 	movweq	r1, #51263	; 0xc83f
20002654:	00000001 	andeq	r0, r0, r1
	...
20002664:	00800000 	addeq	r0, r0, r0
20002668:	c0000000 	andgt	r0, r0, r0
2000266c:	073ffff8 			; <UNDEFINED> instruction: 0x073ffff8
	...
20002678:	ce780000 	cdpgt	0, 7, cr0, cr8, cr0, {0}
2000267c:	e0000003 	and	r0, r0, r3
20002680:	02000418 	andeq	r0, r0, #24, 8	; 0x18000000
	...
20002694:	e0ff0000 	rscs	r0, pc, r0
20002698:	1f7ffff8 	svcne	0x007ffff8
2000269c:	00000007 	andeq	r0, r0, r7
	...
200026a8:	e3e08000 	mvn	r8, #0
200026ac:	fff8fcee 			; <UNDEFINED> instruction: 0xfff8fcee
200026b0:	c0e0e0f8 	strdgt	lr, [r0], #8	; <UNPREDICTABLE>
200026b4:	00008080 	andeq	r8, r0, r0, lsl #1
200026b8:	00000000 	andeq	r0, r0, r0
200026bc:	80800000 	addhi	r0, r0, r0
200026c0:	78f0e0c0 	ldmvc	r0!, {r6, r7, sp, lr, pc}^
200026c4:	070f1f3c 	smladxeq	pc, ip, pc, r1	; <UNPREDICTABLE>
200026c8:	00000003 	andeq	r0, r0, r3
	...
200026d4:	b8bcbcfc 	ldmlt	ip!, {r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, pc}
200026d8:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
200026dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200026e0:	fffff7ff 			; <UNDEFINED> instruction: 0xfffff7ff
200026e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200026e8:	9fbfbfff 	svcls	0x00bfbfff
200026ec:	87878f9f 			; <UNDEFINED> instruction: 0x87878f9f
200026f0:	80808183 	addhi	r8, r0, r3, lsl #3
200026f4:	80808080 	addhi	r8, r0, r0, lsl #1
200026f8:	80808080 	addhi	r8, r0, r0, lsl #1
200026fc:	80808080 	addhi	r8, r0, r0, lsl #1
20002700:	80808080 	addhi	r8, r0, r0, lsl #1

20002704 <jakefart4>:
20002704:	c0404040 	subgt	r4, r0, r0, asr #32
20002708:	40404040 	submi	r4, r0, r0, asr #32
2000270c:	40404040 	submi	r4, r0, r0, asr #32
20002710:	40404040 	submi	r4, r0, r0, asr #32
20002714:	40404040 	submi	r4, r0, r0, asr #32
20002718:	40404040 	submi	r4, r0, r0, asr #32
2000271c:	40404040 	submi	r4, r0, r0, asr #32
20002720:	40404040 	submi	r4, r0, r0, asr #32
20002724:	40404040 	submi	r4, r0, r0, asr #32
20002728:	40404040 	submi	r4, r0, r0, asr #32
2000272c:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20002730:	c04040c0 	subgt	r4, r0, r0, asr #1
20002734:	00021860 	andeq	r1, r2, r0, ror #16
20002738:	80000000 	andhi	r0, r0, r0
2000273c:	6040c080 	subvs	ip, r0, r0, lsl #1
20002740:	40602020 	rsbmi	r2, r0, r0, lsr #32
20002744:	00000080 	andeq	r0, r0, r0, lsl #1
20002748:	40c08000 	sbcmi	r8, r0, r0
2000274c:	08181020 	ldmdaeq	r8, {r5, ip}
20002750:	02060404 	andeq	r0, r6, #4, 8	; 0x4000000
20002754:	02030202 	andeq	r0, r3, #536870912	; 0x20000000
20002758:	06060202 	streq	r0, [r6], -r2, lsl #4
2000275c:	fbfb0d06 	blx	1fec5b7e <_etext+0x17ec3cfa>
20002760:	0100fff3 	strdeq	pc, [r0, -r3]
20002764:	10000000 	andne	r0, r0, r0
20002768:	31337e3c 	teqcc	r3, ip, lsr lr
2000276c:	02060c18 	andeq	r0, r6, #24, 24	; 0x1800
20002770:	8c060202 	sfmhi	f0, 4, [r6], {2}
20002774:	060e33f8 			; <UNDEFINED> instruction: 0x060e33f8
20002778:	00000103 	andeq	r0, r0, r3, lsl #2
	...
2000278c:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20002790:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20002794:	00000000 	andeq	r0, r0, r0
20002798:	80000000 	andhi	r0, r0, r0
2000279c:	20604080 	rsbcs	r4, r0, r0, lsl #1
200027a0:	01070c30 	tsteq	r7, r0, lsr ip
	...
200027b8:	c0000000 	andgt	r0, r0, r0
200027bc:	073ffff0 			; <UNDEFINED> instruction: 0x073ffff0
	...
200027c8:	01fe3800 	mvnseq	r3, r0, lsl #16
200027cc:	00000000 	andeq	r0, r0, r0
200027d0:	000810c0 	andeq	r1, r8, r0, asr #1
200027d4:	00000004 	andeq	r0, r0, r4
	...
200027e4:	f0c00000 			; <UNDEFINED> instruction: 0xf0c00000
200027e8:	1f7efefe 	svcne	0x007efefe
200027ec:	00000007 	andeq	r0, r0, r7
200027f0:	00000000 	andeq	r0, r0, r0
200027f4:	b0e08000 	rsclt	r8, r0, r0
200027f8:	fff9f8f8 			; <UNDEFINED> instruction: 0xfff9f8f8
200027fc:	f0f8fcfe 			; <UNDEFINED> instruction: 0xf0f8fcfe
20002800:	e0f0f8ff 	ldrsht	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
20002804:	808080c0 	addhi	r8, r0, r0, asr #1
20002808:	00000000 	andeq	r0, r0, r0
2000280c:	80000000 	andhi	r0, r0, r0
20002810:	78f0e0c0 	ldmvc	r0!, {r6, r7, sp, lr, pc}^
20002814:	070f1f3c 	smladxeq	pc, ip, pc, r1	; <UNPREDICTABLE>
20002818:	00000003 	andeq	r0, r0, r3
	...
20002824:	bfbebffc 	svclt	0x00bebffc
20002828:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000282c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002830:	ffffff8f 			; <UNDEFINED> instruction: 0xffffff8f
20002834:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002838:	9fbfbfff 	svcls	0x00bfbfff
2000283c:	87878f9f 			; <UNDEFINED> instruction: 0x87878f9f
20002840:	80808183 	addhi	r8, r0, r3, lsl #3
20002844:	80808080 	addhi	r8, r0, r0, lsl #1
20002848:	80808080 	addhi	r8, r0, r0, lsl #1
2000284c:	80808080 	addhi	r8, r0, r0, lsl #1
20002850:	80808080 	addhi	r8, r0, r0, lsl #1

20002854 <jakesleep0>:
20002854:	02020282 	andeq	r0, r2, #536870920	; 0x20000008
20002858:	bf060002 	svclt	0x00060002
2000285c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20002860:	00000000 	andeq	r0, r0, r0
20002864:	70c00000 	sbcvc	r0, r0, r0
20002868:	07070f3c 	smladxeq	r7, ip, pc, r0	; <UNPREDICTABLE>
2000286c:	e0901f0f 	adds	r1, r0, pc, lsl #30
20002870:	80c0c0e0 	sbchi	ip, r0, r0, ror #1
20002874:	ffff0080 			; <UNDEFINED> instruction: 0xffff0080
20002878:	80808080 	addhi	r8, r0, r0, lsl #1
2000287c:	ffffffc0 			; <UNDEFINED> instruction: 0xffffffc0
20002880:	7f7fffff 	svcvc	0x007fffff
20002884:	1f1f3f3f 	svcne	0x001f3f3f
20002888:	0f0f0d0f 	svceq	0x000f0d0f
2000288c:	989c8c0f 	ldmls	ip, {r0, r1, r2, r3, sl, fp, pc}
20002890:	fff9f8b8 			; <UNDEFINED> instruction: 0xfff9f8b8
20002894:	fffffffb 			; <UNDEFINED> instruction: 0xfffffffb
20002898:	f7f7f7ff 			; <UNDEFINED> instruction: 0xf7f7f7ff
2000289c:	f3f3f3f3 	vrsra.u64	<illegal reg q15.5>, <illegal reg q9.5>, #13
200028a0:	fbf1f3f3 	blx	1fc7f876 <_etext+0x17c7d9f2>
200028a4:	fff3f1f3 			; <UNDEFINED> instruction: 0xfff3f1f3
200028a8:	f0f0fbff 			; <UNDEFINED> instruction: 0xf0f0fbff
200028ac:	f0f0fff8 			; <UNDEFINED> instruction: 0xf0f0fff8
200028b0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
200028b4:	00000000 	andeq	r0, r0, r0
200028b8:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
200028bc:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
200028c0:	110101b9 			; <UNDEFINED> instruction: 0x110101b9
200028c4:	ff010131 			; <UNDEFINED> instruction: 0xff010131
200028c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
200028cc:	fcf80000 	ldc2l	0, cr0, [r8]
200028d0:	1e3ffffe 	mrcne	15, 1, APSR_nzcv, cr15, cr14, {7}
200028d4:	4f8f0e1e 	svcmi	0x008f0e1e
200028d8:	0f1f172f 	svceq	0x001f172f
200028dc:	03070707 	movweq	r0, #30471	; 0x7707
200028e0:	01010103 	tsteq	r1, r3, lsl #2
200028e4:	00000001 	andeq	r0, r0, r1
200028e8:	01010204 	tsteq	r1, r4, lsl #4
	...
200028f4:	0e3cf0c0 	cdpeq	0, 3, cr15, cr12, cr0, {6}
200028f8:	1121e103 			; <UNDEFINED> instruction: 0x1121e103
200028fc:	10101111 	andsne	r1, r0, r1, lsl r1
20002900:	30301010 	eorscc	r1, r0, r0, lsl r0
20002904:	0183ff7f 	orreq	pc, r3, pc, ror pc	; <UNPREDICTABLE>
20002908:	01000101 	tsteq	r0, r1, lsl #2
2000290c:	ffff8301 			; <UNDEFINED> instruction: 0xffff8301
20002910:	3f1f3fff 	svccc	0x001f3fff
20002914:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
20002918:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000291c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20002920:	00000000 	andeq	r0, r0, r0
20002924:	0000f7ff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20002928:	fffffff0 			; <UNDEFINED> instruction: 0xfffffff0
2000292c:	21418181 	smlalbbcs	r8, r1, r1, r1
20002930:	efc3a121 	svc	0x00c3a121
20002934:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20002938:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
2000293c:	60e0ffff 	strdvs	pc, [r0], #255	; 0xff	; <UNPREDICTABLE>
20002940:	0000031c 	andeq	r0, r0, ip, lsl r3
	...
2000295c:	fee00000 	cdp2	0, 14, cr0, cr0, cr0, {0}
20002960:	00000007 	andeq	r0, r0, r7
20002964:	06030100 	streq	r0, [r3], -r0, lsl #2
20002968:	8c8484fc 	cfstrshi	mvf8, [r4], {252}	; 0xfc
2000296c:	fefefefc 	mrc2	14, 7, pc, cr14, cr12, {7}
20002970:	030100fc 	movweq	r0, #4348	; 0x10fc
20002974:	0f8efeff 	svceq	0x008efeff
20002978:	03030707 	movweq	r0, #14087	; 0x3707
2000297c:	00000001 	andeq	r0, r0, r1
20002980:	0f030000 	svceq	0x00030000
20002984:	1f3fffff 	svcne	0x003fffff
20002988:	00001f3f 	andeq	r1, r0, pc, lsr pc
2000298c:	00000000 	andeq	r0, r0, r0
20002990:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20002994:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002998:	c2c240c6 	sbcgt	r4, r2, #198	; 0xc6
2000299c:	e1c0c1c2 	bic	ip, r0, r2, asr #3
200029a0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
200029a4:	07030000 	streq	r0, [r3, -r0]
200029a8:	0003ff87 	andeq	pc, r3, r7, lsl #31
	...
200029c8:	01ff0000 	mvnseq	r0, r0
200029cc:	00000000 	andeq	r0, r0, r0
200029d0:	43663e00 	cmnmi	r6, #0, 28
200029d4:	40414141 	submi	r4, r1, r1, asr #2
200029d8:	e1c1c140 	bic	ip, r1, r0, asr #2
200029dc:	0608f0f0 			; <UNDEFINED> instruction: 0x0608f0f0
200029e0:	07030303 	streq	r0, [r3, -r3, lsl #6]
200029e4:	f0fcfe9f 			; <UNDEFINED> instruction: 0xf0fcfe9f
200029e8:	00000000 	andeq	r0, r0, r0
200029ec:	c0c08080 	sbcgt	r8, r0, r0, lsl #1
200029f0:	f0feffff 			; <UNDEFINED> instruction: 0xf0feffff
200029f4:	00f0f0f0 	ldrshteq	pc, [r0], #0	; <UNPREDICTABLE>
200029f8:	00000000 	andeq	r0, r0, r0
200029fc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20002a00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002a04:	04040406 	streq	r0, [r4], #-1030	; 0xfffffbfa
20002a08:	87060404 	strhi	r0, [r6, -r4, lsl #8]
20002a0c:	06868687 	streq	r8, [r6], r7, lsl #13
20002a10:	f161c183 			; <UNDEFINED> instruction: 0xf161c183
20002a14:	e0f8fff9 	ldrsht	pc, [r8], #249	; 0xf9	; <UNPREDICTABLE>
20002a18:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
20002a1c:	c0e0e0e0 	rscgt	lr, r0, r0, ror #1
20002a20:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20002a24:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20002a28:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
20002a2c:	e0808080 	add	r8, r0, r0, lsl #1
20002a30:	80808080 	addhi	r8, r0, r0, lsl #1
20002a34:	f0bf8080 			; <UNDEFINED> instruction: 0xf0bf8080
20002a38:	808080c0 	addhi	r8, r0, r0, asr #1
20002a3c:	80808080 	addhi	r8, r0, r0, lsl #1
20002a40:	80808080 	addhi	r8, r0, r0, lsl #1
20002a44:	87818080 	strhi	r8, [r1, r0, lsl #1]
20002a48:	fedfcf8f 	cdp2	15, 13, cr12, cr15, cr15, {4}
20002a4c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20002a50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002a54:	9fbfbe3e 	svcls	0x00bfbe3e
20002a58:	8fcf8f87 	svchi	0x00cf8f87
20002a5c:	83838387 	orrhi	r8, r3, #469762050	; 0x1c000002
20002a60:	00ffff87 	rscseq	pc, pc, r7, lsl #31
20002a64:	00000000 	andeq	r0, r0, r0
20002a68:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20002a6c:	ff7f0703 			; <UNDEFINED> instruction: 0xff7f0703
20002a70:	02020213 	andeq	r0, r2, #805306369	; 0x30000001
20002a74:	0c0b1a12 			; <UNDEFINED> instruction: 0x0c0b1a12
20002a78:	00010204 	andeq	r0, r1, r4, lsl #4
20002a7c:	000087ff 	strdeq	r8, [r0], -pc	; <UNPREDICTABLE>
20002a80:	00000000 	andeq	r0, r0, r0
20002a84:	f9f80000 			; <UNDEFINED> instruction: 0xf9f80000
20002a88:	f9ff0100 			; <UNDEFINED> instruction: 0xf9ff0100
20002a8c:	01010101 	tsteq	r1, r1, lsl #2
20002a90:	c1c10101 	bicgt	r0, r1, r1, lsl #2
20002a94:	c1c1e1e1 	bicgt	lr, r1, r1, ror #3
20002a98:	03030101 	movweq	r0, #12545	; 0x3101
20002a9c:	03030303 	movweq	r0, #13059	; 0x3303
20002aa0:	03030303 	movweq	r0, #13059	; 0x3303
20002aa4:	07030303 	streq	r0, [r3, -r3, lsl #6]
20002aa8:	03038707 	movweq	r8, #14087	; 0x3707
20002aac:	07070707 	streq	r0, [r7, -r7, lsl #14]
20002ab0:	ffff0707 			; <UNDEFINED> instruction: 0xffff0707
20002ab4:	07ffffff 			; <UNDEFINED> instruction: 0x07ffffff
20002ab8:	397dff17 	ldmdbcc	sp!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
20002abc:	00000010 	andeq	r0, r0, r0, lsl r0
20002ac0:	ff7f0f03 			; <UNDEFINED> instruction: 0xff7f0f03
20002ac4:	0101f9f9 	strdeq	pc, [r1, -r9]
20002ac8:	07070701 	streq	r0, [r7, -r1, lsl #14]
20002acc:	07070707 	streq	r0, [r7, -r7, lsl #14]
20002ad0:	01070f07 	tsteq	r7, r7, lsl #30
20002ad4:	06030301 	streq	r0, [r3], -r1, lsl #6
20002ad8:	206060fc 	strdcs	r6, [r0], #-12	; <UNPREDICTABLE>
20002adc:	21212133 			; <UNDEFINED> instruction: 0x21212133
20002ae0:	20202121 	eorcs	r2, r0, r1, lsr #2
20002ae4:	23222222 			; <UNDEFINED> instruction: 0x23222222
20002ae8:	8080ff7f 	addhi	pc, r0, pc, ror pc	; <UNPREDICTABLE>
20002aec:	80808080 	addhi	r8, r0, r0, lsl #1
20002af0:	01010080 	smlabbeq	r1, r0, r0, r0
20002af4:	030f0000 	movweq	r0, #61440	; 0xf000
20002af8:	00000000 	andeq	r0, r0, r0
20002afc:	0f070000 	svceq	0x00070000
20002b00:	0f0f0f0f 	svceq	0x000f0f0f
20002b04:	00000003 	andeq	r0, r0, r3
	...
20002b14:	ff3eff08 			; <UNDEFINED> instruction: 0xff3eff08
20002b18:	00000000 	andeq	r0, r0, r0
20002b1c:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20002b20:	7cffffff 	ldclvc	15, cr15, [pc], #1020	; 20002f24 <jakesleep2+0x10>
20002b24:	e0c0c3de 	ldrd	ip, [r0], #62	; 0x3e
20002b28:	f0f0f0e0 			; <UNDEFINED> instruction: 0xf0f0f0e0
20002b2c:	fffcfcf8 			; <UNDEFINED> instruction: 0xfffcfcf8
20002b30:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
	...
20002b44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002b48:	40808080 	addmi	r8, r0, r0, lsl #1
20002b4c:	e0a02000 	adc	r2, r0, r0
20002b50:	00000000 	andeq	r0, r0, r0
20002b54:	03ff0000 	mvnseq	r0, #0
20002b58:	01010101 	tsteq	r1, r1, lsl #2
20002b5c:	fff1c181 			; <UNDEFINED> instruction: 0xfff1c181
20002b60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002b64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002b68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002b6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002b70:	fefeffff 	mrc2	15, 7, pc, cr14, cr15, {7}
20002b74:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20002b78:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20002b7c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20002b80:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20002b84:	fcfcfcfe 	ldc2l	12, cr15, [ip], #1016	; 0x3f8
20002b88:	fffffefc 			; <UNDEFINED> instruction: 0xfffffefc
20002b8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002b90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002b94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002b98:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002b9c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20002ba0:	80000000 	andhi	r0, r0, r0
20002ba4:	00008000 	andeq	r8, r0, r0
20002ba8:	00000000 	andeq	r0, r0, r0
20002bac:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
20002bb0:	fcfcffff 	ldc2l	15, cr15, [ip], #1020	; 0x3fc

20002bb4 <jakesleep1>:
20002bb4:	02020282 	andeq	r0, r2, #536870920	; 0x20000008
20002bb8:	bf060002 	svclt	0x00060002
20002bbc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20002bc0:	00000000 	andeq	r0, r0, r0
20002bc4:	70c00000 	sbcvc	r0, r0, r0
20002bc8:	07070f3c 	smladxeq	r7, ip, pc, r0	; <UNPREDICTABLE>
20002bcc:	e0901f0f 	adds	r1, r0, pc, lsl #30
20002bd0:	80c0c0e0 	sbchi	ip, r0, r0, ror #1
20002bd4:	ffff0080 			; <UNDEFINED> instruction: 0xffff0080
20002bd8:	80808080 	addhi	r8, r0, r0, lsl #1
20002bdc:	ffffffc0 			; <UNDEFINED> instruction: 0xffffffc0
20002be0:	7f7fffff 	svcvc	0x007fffff
20002be4:	1f1f3f3f 	svcne	0x001f3f3f
20002be8:	0f0f0d0f 	svceq	0x000f0d0f
20002bec:	989c8c0f 	ldmls	ip, {r0, r1, r2, r3, sl, fp, pc}
20002bf0:	fff9f8b8 			; <UNDEFINED> instruction: 0xfff9f8b8
20002bf4:	fffffffb 			; <UNDEFINED> instruction: 0xfffffffb
20002bf8:	f7f7f7ff 			; <UNDEFINED> instruction: 0xf7f7f7ff
20002bfc:	f3f3f3f3 	vrsra.u64	<illegal reg q15.5>, <illegal reg q9.5>, #13
20002c00:	fbf1f3f3 	blx	1fc7fbd6 <_etext+0x17c7dd52>
20002c04:	fff3f1f3 			; <UNDEFINED> instruction: 0xfff3f1f3
20002c08:	f0f0fbff 			; <UNDEFINED> instruction: 0xf0f0fbff
20002c0c:	f0f0fff8 			; <UNDEFINED> instruction: 0xf0f0fff8
20002c10:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20002c14:	00000000 	andeq	r0, r0, r0
20002c18:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
20002c1c:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
20002c20:	110101b9 			; <UNDEFINED> instruction: 0x110101b9
20002c24:	ff010131 			; <UNDEFINED> instruction: 0xff010131
20002c28:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20002c2c:	fcf80000 	ldc2l	0, cr0, [r8]
20002c30:	1e3ffffe 	mrcne	15, 1, APSR_nzcv, cr15, cr14, {7}
20002c34:	4f8f0e1e 	svcmi	0x008f0e1e
20002c38:	0f1f172f 	svceq	0x001f172f
20002c3c:	03070707 	movweq	r0, #30471	; 0x7707
20002c40:	01010103 	tsteq	r1, r3, lsl #2
20002c44:	00000001 	andeq	r0, r0, r1
20002c48:	01010204 	tsteq	r1, r4, lsl #4
	...
20002c54:	0e3cf0c0 	cdpeq	0, 3, cr15, cr12, cr0, {6}
20002c58:	1121e103 			; <UNDEFINED> instruction: 0x1121e103
20002c5c:	10101111 	andsne	r1, r0, r1, lsl r1
20002c60:	50509010 	subspl	r9, r0, r0, lsl r0
20002c64:	81437f7f 	hvchi	14335	; 0x37ff
20002c68:	01000101 	tsteq	r0, r1, lsl #2
20002c6c:	ffff8301 			; <UNDEFINED> instruction: 0xffff8301
20002c70:	3f1f3fff 	svccc	0x001f3fff
20002c74:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
20002c78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002c7c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20002c80:	00000000 	andeq	r0, r0, r0
20002c84:	0000f7ff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20002c88:	fffffff0 			; <UNDEFINED> instruction: 0xfffffff0
20002c8c:	21418181 	smlalbbcs	r8, r1, r1, r1
20002c90:	efc3a121 	svc	0x00c3a121
20002c94:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20002c98:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20002c9c:	60e0ffff 	strdvs	pc, [r0], #255	; 0xff	; <UNPREDICTABLE>
20002ca0:	0000031c 	andeq	r0, r0, ip, lsl r3
	...
20002cbc:	fee00000 	cdp2	0, 14, cr0, cr0, cr0, {0}
20002cc0:	00000007 	andeq	r0, r0, r7
20002cc4:	06030100 	streq	r0, [r3], -r0, lsl #2
20002cc8:	8c8484fc 	cfstrshi	mvf8, [r4], {252}	; 0xfc
20002ccc:	e7effefc 			; <UNDEFINED> instruction: 0xe7effefc
20002cd0:	132e2deb 			; <UNDEFINED> instruction: 0x132e2deb
20002cd4:	0f8efeff 	svceq	0x008efeff
20002cd8:	03030707 	movweq	r0, #14087	; 0x3707
20002cdc:	00000001 	andeq	r0, r0, r1
20002ce0:	0f030000 	svceq	0x00030000
20002ce4:	1f3fffff 	svcne	0x003fffff
20002ce8:	00001f3f 	andeq	r1, r0, pc, lsr pc
20002cec:	00000000 	andeq	r0, r0, r0
20002cf0:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20002cf4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002cf8:	c2c240c6 	sbcgt	r4, r2, #198	; 0xc6
20002cfc:	e1c0c1c2 	bic	ip, r0, r2, asr #3
20002d00:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20002d04:	07030000 	streq	r0, [r3, -r0]
20002d08:	0003ff87 	andeq	pc, r3, r7, lsl #31
	...
20002d28:	01ff0000 	mvnseq	r0, r0
20002d2c:	00000000 	andeq	r0, r0, r0
20002d30:	43663e00 	cmnmi	r6, #0, 28
20002d34:	40414141 	submi	r4, r1, r1, asr #2
20002d38:	e1c1c140 	bic	ip, r1, r0, asr #2
20002d3c:	0608f0f0 			; <UNDEFINED> instruction: 0x0608f0f0
20002d40:	07030303 	streq	r0, [r3, -r3, lsl #6]
20002d44:	f0fcfe9f 			; <UNDEFINED> instruction: 0xf0fcfe9f
20002d48:	00000000 	andeq	r0, r0, r0
20002d4c:	c0c08080 	sbcgt	r8, r0, r0, lsl #1
20002d50:	f0feffff 			; <UNDEFINED> instruction: 0xf0feffff
20002d54:	00f0f0f0 	ldrshteq	pc, [r0], #0	; <UNPREDICTABLE>
20002d58:	00000000 	andeq	r0, r0, r0
20002d5c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20002d60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002d64:	04040406 	streq	r0, [r4], #-1030	; 0xfffffbfa
20002d68:	87060404 	strhi	r0, [r6, -r4, lsl #8]
20002d6c:	06868687 	streq	r8, [r6], r7, lsl #13
20002d70:	f161c183 			; <UNDEFINED> instruction: 0xf161c183
20002d74:	e0f8fff9 	ldrsht	pc, [r8], #249	; 0xf9	; <UNPREDICTABLE>
20002d78:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
20002d7c:	c0e0e0e0 	rscgt	lr, r0, r0, ror #1
20002d80:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20002d84:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20002d88:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
20002d8c:	e0808080 	add	r8, r0, r0, lsl #1
20002d90:	80808080 	addhi	r8, r0, r0, lsl #1
20002d94:	f0bf8080 			; <UNDEFINED> instruction: 0xf0bf8080
20002d98:	808080c0 	addhi	r8, r0, r0, asr #1
20002d9c:	80808080 	addhi	r8, r0, r0, lsl #1
20002da0:	80808080 	addhi	r8, r0, r0, lsl #1
20002da4:	87818080 	strhi	r8, [r1, r0, lsl #1]
20002da8:	fedfcf8f 	cdp2	15, 13, cr12, cr15, cr15, {4}
20002dac:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20002db0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002db4:	9fbfbe3e 	svcls	0x00bfbe3e
20002db8:	8fcf8f87 	svchi	0x00cf8f87
20002dbc:	83838387 	orrhi	r8, r3, #469762050	; 0x1c000002
20002dc0:	00ffff87 	rscseq	pc, pc, r7, lsl #31
20002dc4:	00000000 	andeq	r0, r0, r0
20002dc8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20002dcc:	ff7f0703 			; <UNDEFINED> instruction: 0xff7f0703
20002dd0:	02020213 	andeq	r0, r2, #805306369	; 0x30000001
20002dd4:	0c0b1a12 			; <UNDEFINED> instruction: 0x0c0b1a12
20002dd8:	00010204 	andeq	r0, r1, r4, lsl #4
20002ddc:	000087ff 	strdeq	r8, [r0], -pc	; <UNPREDICTABLE>
20002de0:	00000000 	andeq	r0, r0, r0
20002de4:	f9f80000 			; <UNDEFINED> instruction: 0xf9f80000
20002de8:	f9ff0100 			; <UNDEFINED> instruction: 0xf9ff0100
20002dec:	01010101 	tsteq	r1, r1, lsl #2
20002df0:	c1c10101 	bicgt	r0, r1, r1, lsl #2
20002df4:	c1c1e1e1 	bicgt	lr, r1, r1, ror #3
20002df8:	03030101 	movweq	r0, #12545	; 0x3101
20002dfc:	03030303 	movweq	r0, #13059	; 0x3303
20002e00:	03030303 	movweq	r0, #13059	; 0x3303
20002e04:	07030303 	streq	r0, [r3, -r3, lsl #6]
20002e08:	03038707 	movweq	r8, #14087	; 0x3707
20002e0c:	07070707 	streq	r0, [r7, -r7, lsl #14]
20002e10:	ffff0707 			; <UNDEFINED> instruction: 0xffff0707
20002e14:	07ffffff 			; <UNDEFINED> instruction: 0x07ffffff
20002e18:	397dff17 	ldmdbcc	sp!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
20002e1c:	00000010 	andeq	r0, r0, r0, lsl r0
20002e20:	ff7f0f03 			; <UNDEFINED> instruction: 0xff7f0f03
20002e24:	0101f9f9 	strdeq	pc, [r1, -r9]
20002e28:	07070701 	streq	r0, [r7, -r1, lsl #14]
20002e2c:	07070707 	streq	r0, [r7, -r7, lsl #14]
20002e30:	01070f07 	tsteq	r7, r7, lsl #30
20002e34:	06030301 	streq	r0, [r3], -r1, lsl #6
20002e38:	206060fc 	strdcs	r6, [r0], #-12	; <UNPREDICTABLE>
20002e3c:	21212133 			; <UNDEFINED> instruction: 0x21212133
20002e40:	20202121 	eorcs	r2, r0, r1, lsr #2
20002e44:	23222222 			; <UNDEFINED> instruction: 0x23222222
20002e48:	8080ff7f 	addhi	pc, r0, pc, ror pc	; <UNPREDICTABLE>
20002e4c:	80808080 	addhi	r8, r0, r0, lsl #1
20002e50:	01010080 	smlabbeq	r1, r0, r0, r0
20002e54:	030f0000 	movweq	r0, #61440	; 0xf000
20002e58:	00000000 	andeq	r0, r0, r0
20002e5c:	0f070000 	svceq	0x00070000
20002e60:	0f0f0f0f 	svceq	0x000f0f0f
20002e64:	00000003 	andeq	r0, r0, r3
	...
20002e74:	ff3eff08 			; <UNDEFINED> instruction: 0xff3eff08
20002e78:	00000000 	andeq	r0, r0, r0
20002e7c:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20002e80:	7cffffff 	ldclvc	15, cr15, [pc], #1020	; 20003284 <jakesleep3+0x10>
20002e84:	e0c0c3de 	ldrd	ip, [r0], #62	; 0x3e
20002e88:	f0f0f0e0 			; <UNDEFINED> instruction: 0xf0f0f0e0
20002e8c:	fffcfcf8 			; <UNDEFINED> instruction: 0xfffcfcf8
20002e90:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
	...
20002ea4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002ea8:	40808080 	addmi	r8, r0, r0, lsl #1
20002eac:	e0a02000 	adc	r2, r0, r0
20002eb0:	00000000 	andeq	r0, r0, r0
20002eb4:	03ff0000 	mvnseq	r0, #0
20002eb8:	01010101 	tsteq	r1, r1, lsl #2
20002ebc:	fff1c181 			; <UNDEFINED> instruction: 0xfff1c181
20002ec0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002ec4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002ec8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002ecc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002ed0:	fefeffff 	mrc2	15, 7, pc, cr14, cr15, {7}
20002ed4:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20002ed8:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20002edc:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20002ee0:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20002ee4:	fcfcfcfe 	ldc2l	12, cr15, [ip], #1016	; 0x3f8
20002ee8:	fffffefc 			; <UNDEFINED> instruction: 0xfffffefc
20002eec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002ef0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002ef4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002ef8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002efc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20002f00:	80000000 	andhi	r0, r0, r0
20002f04:	00008000 	andeq	r8, r0, r0
20002f08:	00000000 	andeq	r0, r0, r0
20002f0c:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
20002f10:	fcfcffff 	ldc2l	15, cr15, [ip], #1020	; 0x3fc

20002f14 <jakesleep2>:
20002f14:	02020282 	andeq	r0, r2, #536870920	; 0x20000008
20002f18:	bf060002 	svclt	0x00060002
20002f1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20002f20:	00000000 	andeq	r0, r0, r0
20002f24:	70c00000 	sbcvc	r0, r0, r0
20002f28:	07070f3c 	smladxeq	r7, ip, pc, r0	; <UNPREDICTABLE>
20002f2c:	e0901f0f 	adds	r1, r0, pc, lsl #30
20002f30:	80c0c0e0 	sbchi	ip, r0, r0, ror #1
20002f34:	ffff0080 			; <UNDEFINED> instruction: 0xffff0080
20002f38:	80808080 	addhi	r8, r0, r0, lsl #1
20002f3c:	ffffffc0 			; <UNDEFINED> instruction: 0xffffffc0
20002f40:	7f7fffff 	svcvc	0x007fffff
20002f44:	1f1f3f3f 	svcne	0x001f3f3f
20002f48:	0f0f0d0f 	svceq	0x000f0d0f
20002f4c:	989c8c0f 	ldmls	ip, {r0, r1, r2, r3, sl, fp, pc}
20002f50:	fff9f8b8 			; <UNDEFINED> instruction: 0xfff9f8b8
20002f54:	fffffffb 			; <UNDEFINED> instruction: 0xfffffffb
20002f58:	f7f7f7ff 			; <UNDEFINED> instruction: 0xf7f7f7ff
20002f5c:	f3f3f3f3 	vrsra.u64	<illegal reg q15.5>, <illegal reg q9.5>, #13
20002f60:	fbf1f3f3 	blx	1fc7ff36 <_etext+0x17c7e0b2>
20002f64:	fff3f1f3 			; <UNDEFINED> instruction: 0xfff3f1f3
20002f68:	f0f0fbff 			; <UNDEFINED> instruction: 0xf0f0fbff
20002f6c:	f0f0fff8 			; <UNDEFINED> instruction: 0xf0f0fff8
20002f70:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20002f74:	00000000 	andeq	r0, r0, r0
20002f78:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
20002f7c:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
20002f80:	110101b9 			; <UNDEFINED> instruction: 0x110101b9
20002f84:	ff010131 			; <UNDEFINED> instruction: 0xff010131
20002f88:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20002f8c:	fcf80000 	ldc2l	0, cr0, [r8]
20002f90:	1e3ffffe 	mrcne	15, 1, APSR_nzcv, cr15, cr14, {7}
20002f94:	4f8f0e1e 	svcmi	0x008f0e1e
20002f98:	0f1f172f 	svceq	0x001f172f
20002f9c:	03070707 	movweq	r0, #30471	; 0x7707
20002fa0:	01010103 	tsteq	r1, r3, lsl #2
20002fa4:	00000001 	andeq	r0, r0, r1
20002fa8:	01010204 	tsteq	r1, r4, lsl #4
	...
20002fb4:	0e3cf0c0 	cdpeq	0, 3, cr15, cr12, cr0, {6}
20002fb8:	1121e103 			; <UNDEFINED> instruction: 0x1121e103
20002fbc:	10101111 	andsne	r1, r0, r1, lsl r1
20002fc0:	50509010 	subspl	r9, r0, r0, lsl r0
20002fc4:	e3437f7f 	movt	r7, #16255	; 0x3f7f
20002fc8:	5a564a52 	bpl	21595918 <_stack_ptr+0x1590918>
20002fcc:	ffffa754 			; <UNDEFINED> instruction: 0xffffa754
20002fd0:	3f1f3fff 	svccc	0x001f3fff
20002fd4:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
20002fd8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002fdc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20002fe0:	00000000 	andeq	r0, r0, r0
20002fe4:	0000f7ff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20002fe8:	fffffff0 			; <UNDEFINED> instruction: 0xfffffff0
20002fec:	21418181 	smlalbbcs	r8, r1, r1, r1
20002ff0:	efc3a121 	svc	0x00c3a121
20002ff4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20002ff8:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20002ffc:	60e0ffff 	strdvs	pc, [r0], #255	; 0xff	; <UNPREDICTABLE>
20003000:	0000031c 	andeq	r0, r0, ip, lsl r3
	...
2000301c:	fee00000 	cdp2	0, 14, cr0, cr0, cr0, {0}
20003020:	00000007 	andeq	r0, r0, r7
20003024:	06030100 	streq	r0, [r3], -r0, lsl #2
20003028:	8c8484fc 	cfstrshi	mvf8, [r4], {252}	; 0xfc
2000302c:	e7effefc 			; <UNDEFINED> instruction: 0xe7effefc
20003030:	132e2deb 			; <UNDEFINED> instruction: 0x132e2deb
20003034:	0f8efeff 	svceq	0x008efeff
20003038:	03030707 	movweq	r0, #14087	; 0x3707
2000303c:	00000001 	andeq	r0, r0, r1
20003040:	0f030000 	svceq	0x00030000
20003044:	1f3fffff 	svcne	0x003fffff
20003048:	00001f3f 	andeq	r1, r0, pc, lsr pc
2000304c:	00000000 	andeq	r0, r0, r0
20003050:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20003054:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20003058:	c2c240c6 	sbcgt	r4, r2, #198	; 0xc6
2000305c:	e1c0c1c2 	bic	ip, r0, r2, asr #3
20003060:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20003064:	07030000 	streq	r0, [r3, -r0]
20003068:	0003ff87 	andeq	pc, r3, r7, lsl #31
	...
20003088:	01ff0000 	mvnseq	r0, r0
2000308c:	00000000 	andeq	r0, r0, r0
20003090:	43663e00 	cmnmi	r6, #0, 28
20003094:	40414141 	submi	r4, r1, r1, asr #2
20003098:	e1c1c140 	bic	ip, r1, r0, asr #2
2000309c:	0608f0f0 			; <UNDEFINED> instruction: 0x0608f0f0
200030a0:	07030303 	streq	r0, [r3, -r3, lsl #6]
200030a4:	f0fcfe9f 			; <UNDEFINED> instruction: 0xf0fcfe9f
200030a8:	00000000 	andeq	r0, r0, r0
200030ac:	c0c08080 	sbcgt	r8, r0, r0, lsl #1
200030b0:	f0feffff 			; <UNDEFINED> instruction: 0xf0feffff
200030b4:	00f0f0f0 	ldrshteq	pc, [r0], #0	; <UNPREDICTABLE>
200030b8:	00000000 	andeq	r0, r0, r0
200030bc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
200030c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200030c4:	04040406 	streq	r0, [r4], #-1030	; 0xfffffbfa
200030c8:	87060404 	strhi	r0, [r6, -r4, lsl #8]
200030cc:	06868687 	streq	r8, [r6], r7, lsl #13
200030d0:	f161c183 			; <UNDEFINED> instruction: 0xf161c183
200030d4:	e0f8fff9 	ldrsht	pc, [r8], #249	; 0xf9	; <UNPREDICTABLE>
200030d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200030dc:	c0e0e0e0 	rscgt	lr, r0, r0, ror #1
200030e0:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
200030e4:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
200030e8:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
200030ec:	e0808080 	add	r8, r0, r0, lsl #1
200030f0:	80808080 	addhi	r8, r0, r0, lsl #1
200030f4:	f0bf8080 			; <UNDEFINED> instruction: 0xf0bf8080
200030f8:	808080c0 	addhi	r8, r0, r0, asr #1
200030fc:	80808080 	addhi	r8, r0, r0, lsl #1
20003100:	80808080 	addhi	r8, r0, r0, lsl #1
20003104:	87818080 	strhi	r8, [r1, r0, lsl #1]
20003108:	fedfcf8f 	cdp2	15, 13, cr12, cr15, cr15, {4}
2000310c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20003110:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20003114:	9fbfbe3e 	svcls	0x00bfbe3e
20003118:	8fcf8f87 	svchi	0x00cf8f87
2000311c:	83838387 	orrhi	r8, r3, #469762050	; 0x1c000002
20003120:	00ffff87 	rscseq	pc, pc, r7, lsl #31
20003124:	00000000 	andeq	r0, r0, r0
20003128:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
2000312c:	ff7f0703 			; <UNDEFINED> instruction: 0xff7f0703
20003130:	02020213 	andeq	r0, r2, #805306369	; 0x30000001
20003134:	0c0b1a12 			; <UNDEFINED> instruction: 0x0c0b1a12
20003138:	00010204 	andeq	r0, r1, r4, lsl #4
2000313c:	000087ff 	strdeq	r8, [r0], -pc	; <UNPREDICTABLE>
20003140:	00000000 	andeq	r0, r0, r0
20003144:	f9f80000 			; <UNDEFINED> instruction: 0xf9f80000
20003148:	f9ff0100 			; <UNDEFINED> instruction: 0xf9ff0100
2000314c:	01010101 	tsteq	r1, r1, lsl #2
20003150:	c1c10101 	bicgt	r0, r1, r1, lsl #2
20003154:	c1c1e1e1 	bicgt	lr, r1, r1, ror #3
20003158:	03030101 	movweq	r0, #12545	; 0x3101
2000315c:	03030303 	movweq	r0, #13059	; 0x3303
20003160:	03030303 	movweq	r0, #13059	; 0x3303
20003164:	07030303 	streq	r0, [r3, -r3, lsl #6]
20003168:	03038707 	movweq	r8, #14087	; 0x3707
2000316c:	07070707 	streq	r0, [r7, -r7, lsl #14]
20003170:	ffff0707 			; <UNDEFINED> instruction: 0xffff0707
20003174:	07ffffff 			; <UNDEFINED> instruction: 0x07ffffff
20003178:	397dff17 	ldmdbcc	sp!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
2000317c:	00000010 	andeq	r0, r0, r0, lsl r0
20003180:	ff7f0f03 			; <UNDEFINED> instruction: 0xff7f0f03
20003184:	0101f9f9 	strdeq	pc, [r1, -r9]
20003188:	07070701 	streq	r0, [r7, -r1, lsl #14]
2000318c:	07070707 	streq	r0, [r7, -r7, lsl #14]
20003190:	01070f07 	tsteq	r7, r7, lsl #30
20003194:	06030301 	streq	r0, [r3], -r1, lsl #6
20003198:	206060fc 	strdcs	r6, [r0], #-12	; <UNPREDICTABLE>
2000319c:	21212133 			; <UNDEFINED> instruction: 0x21212133
200031a0:	20202121 	eorcs	r2, r0, r1, lsr #2
200031a4:	23222222 			; <UNDEFINED> instruction: 0x23222222
200031a8:	8080ff7f 	addhi	pc, r0, pc, ror pc	; <UNPREDICTABLE>
200031ac:	80808080 	addhi	r8, r0, r0, lsl #1
200031b0:	01010080 	smlabbeq	r1, r0, r0, r0
200031b4:	030f0000 	movweq	r0, #61440	; 0xf000
200031b8:	00000000 	andeq	r0, r0, r0
200031bc:	0f070000 	svceq	0x00070000
200031c0:	0f0f0f0f 	svceq	0x000f0f0f
200031c4:	00000003 	andeq	r0, r0, r3
	...
200031d4:	ff3eff08 			; <UNDEFINED> instruction: 0xff3eff08
200031d8:	00000000 	andeq	r0, r0, r0
200031dc:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
200031e0:	7cffffff 	ldclvc	15, cr15, [pc], #1020	; 200035e4 <jakefart0+0x10>
200031e4:	e0c0c3de 	ldrd	ip, [r0], #62	; 0x3e
200031e8:	f0f0f0e0 			; <UNDEFINED> instruction: 0xf0f0f0e0
200031ec:	fffcfcf8 			; <UNDEFINED> instruction: 0xfffcfcf8
200031f0:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
	...
20003204:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20003208:	40808080 	addmi	r8, r0, r0, lsl #1
2000320c:	e0a02000 	adc	r2, r0, r0
20003210:	00000000 	andeq	r0, r0, r0
20003214:	03ff0000 	mvnseq	r0, #0
20003218:	01010101 	tsteq	r1, r1, lsl #2
2000321c:	fff1c181 			; <UNDEFINED> instruction: 0xfff1c181
20003220:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20003224:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20003228:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000322c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20003230:	fefeffff 	mrc2	15, 7, pc, cr14, cr15, {7}
20003234:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20003238:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
2000323c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20003240:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20003244:	fcfcfcfe 	ldc2l	12, cr15, [ip], #1016	; 0x3f8
20003248:	fffffefc 			; <UNDEFINED> instruction: 0xfffffefc
2000324c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20003250:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20003254:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20003258:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000325c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20003260:	80000000 	andhi	r0, r0, r0
20003264:	00008000 	andeq	r8, r0, r0
20003268:	00000000 	andeq	r0, r0, r0
2000326c:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
20003270:	fcfcffff 	ldc2l	15, cr15, [ip], #1020	; 0x3fc

20003274 <jakesleep3>:
20003274:	02020282 	andeq	r0, r2, #536870920	; 0x20000008
20003278:	bf060002 	svclt	0x00060002
2000327c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20003280:	00000000 	andeq	r0, r0, r0
20003284:	70c00000 	sbcvc	r0, r0, r0
20003288:	07070f3c 	smladxeq	r7, ip, pc, r0	; <UNPREDICTABLE>
2000328c:	e0901f0f 	adds	r1, r0, pc, lsl #30
20003290:	80c0c0e0 	sbchi	ip, r0, r0, ror #1
20003294:	ffff0080 			; <UNDEFINED> instruction: 0xffff0080
20003298:	80808080 	addhi	r8, r0, r0, lsl #1
2000329c:	ffffffc0 			; <UNDEFINED> instruction: 0xffffffc0
200032a0:	7f7fffff 	svcvc	0x007fffff
200032a4:	1f1f3f3f 	svcne	0x001f3f3f
200032a8:	0f0f0d0f 	svceq	0x000f0d0f
200032ac:	989c8c0f 	ldmls	ip, {r0, r1, r2, r3, sl, fp, pc}
200032b0:	fff9f8b8 			; <UNDEFINED> instruction: 0xfff9f8b8
200032b4:	fffffffb 			; <UNDEFINED> instruction: 0xfffffffb
200032b8:	f7f7f7ff 			; <UNDEFINED> instruction: 0xf7f7f7ff
200032bc:	f3f3f3f3 	vrsra.u64	<illegal reg q15.5>, <illegal reg q9.5>, #13
200032c0:	3b7bfff3 	blcc	21f03294 <_stack_ptr+0x1efe294>
200032c4:	ff736b5b 			; <UNDEFINED> instruction: 0xff736b5b
200032c8:	f0f0fbff 			; <UNDEFINED> instruction: 0xf0f0fbff
200032cc:	f0f0fff8 			; <UNDEFINED> instruction: 0xf0f0fff8
200032d0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
200032d4:	00000000 	andeq	r0, r0, r0
200032d8:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
200032dc:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
200032e0:	110101b9 			; <UNDEFINED> instruction: 0x110101b9
200032e4:	ff010131 			; <UNDEFINED> instruction: 0xff010131
200032e8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
200032ec:	fcf80000 	ldc2l	0, cr0, [r8]
200032f0:	1e3ffffe 	mrcne	15, 1, APSR_nzcv, cr15, cr14, {7}
200032f4:	4f8f0e1e 	svcmi	0x008f0e1e
200032f8:	0f1f172f 	svceq	0x001f172f
200032fc:	03070707 	movweq	r0, #30471	; 0x7707
20003300:	01010103 	tsteq	r1, r3, lsl #2
20003304:	00000001 	andeq	r0, r0, r1
20003308:	01010204 	tsteq	r1, r4, lsl #4
	...
20003314:	0e3cf0c0 	cdpeq	0, 3, cr15, cr12, cr0, {6}
20003318:	1121e103 			; <UNDEFINED> instruction: 0x1121e103
2000331c:	10101111 	andsne	r1, r0, r1, lsl r1
20003320:	50509010 	subspl	r9, r0, r0, lsl r0
20003324:	e3437f7f 	movt	r7, #16255	; 0x3f7f
20003328:	5a564a52 	bpl	21595c78 <_stack_ptr+0x1590c78>
2000332c:	ffffa754 			; <UNDEFINED> instruction: 0xffffa754
20003330:	3f1f3fff 	svccc	0x001f3fff
20003334:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
20003338:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000333c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20003340:	00000000 	andeq	r0, r0, r0
20003344:	0000f7ff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20003348:	fffffff0 			; <UNDEFINED> instruction: 0xfffffff0
2000334c:	21418181 	smlalbbcs	r8, r1, r1, r1
20003350:	efc3a121 	svc	0x00c3a121
20003354:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20003358:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
2000335c:	60e0ffff 	strdvs	pc, [r0], #255	; 0xff	; <UNPREDICTABLE>
20003360:	0000031c 	andeq	r0, r0, ip, lsl r3
	...
2000337c:	fee00000 	cdp2	0, 14, cr0, cr0, cr0, {0}
20003380:	00000007 	andeq	r0, r0, r7
20003384:	06030100 	streq	r0, [r3], -r0, lsl #2
20003388:	8c8484fc 	cfstrshi	mvf8, [r4], {252}	; 0xfc
2000338c:	e7effefc 			; <UNDEFINED> instruction: 0xe7effefc
20003390:	132e2deb 			; <UNDEFINED> instruction: 0x132e2deb
20003394:	0f8efeff 	svceq	0x008efeff
20003398:	03030707 	movweq	r0, #14087	; 0x3707
2000339c:	00000001 	andeq	r0, r0, r1
200033a0:	0f030000 	svceq	0x00030000
200033a4:	1f3fffff 	svcne	0x003fffff
200033a8:	00001f3f 	andeq	r1, r0, pc, lsr pc
200033ac:	00000000 	andeq	r0, r0, r0
200033b0:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
200033b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200033b8:	c2c240c6 	sbcgt	r4, r2, #198	; 0xc6
200033bc:	e1c0c1c2 	bic	ip, r0, r2, asr #3
200033c0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
200033c4:	07030000 	streq	r0, [r3, -r0]
200033c8:	0003ff87 	andeq	pc, r3, r7, lsl #31
	...
200033e8:	01ff0000 	mvnseq	r0, r0
200033ec:	00000000 	andeq	r0, r0, r0
200033f0:	43663e00 	cmnmi	r6, #0, 28
200033f4:	40414141 	submi	r4, r1, r1, asr #2
200033f8:	e1c1c140 	bic	ip, r1, r0, asr #2
200033fc:	0608f0f0 			; <UNDEFINED> instruction: 0x0608f0f0
20003400:	07030303 	streq	r0, [r3, -r3, lsl #6]
20003404:	f0fcfe9f 			; <UNDEFINED> instruction: 0xf0fcfe9f
20003408:	00000000 	andeq	r0, r0, r0
2000340c:	c0c08080 	sbcgt	r8, r0, r0, lsl #1
20003410:	f0feffff 			; <UNDEFINED> instruction: 0xf0feffff
20003414:	00f0f0f0 	ldrshteq	pc, [r0], #0	; <UNPREDICTABLE>
20003418:	00000000 	andeq	r0, r0, r0
2000341c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20003420:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20003424:	04040406 	streq	r0, [r4], #-1030	; 0xfffffbfa
20003428:	87060404 	strhi	r0, [r6, -r4, lsl #8]
2000342c:	06868687 	streq	r8, [r6], r7, lsl #13
20003430:	f161c183 			; <UNDEFINED> instruction: 0xf161c183
20003434:	e0f8fff9 	ldrsht	pc, [r8], #249	; 0xf9	; <UNPREDICTABLE>
20003438:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
2000343c:	c0e0e0e0 	rscgt	lr, r0, r0, ror #1
20003440:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20003444:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20003448:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
2000344c:	e0808080 	add	r8, r0, r0, lsl #1
20003450:	80808080 	addhi	r8, r0, r0, lsl #1
20003454:	f0bf8080 			; <UNDEFINED> instruction: 0xf0bf8080
20003458:	808080c0 	addhi	r8, r0, r0, asr #1
2000345c:	80808080 	addhi	r8, r0, r0, lsl #1
20003460:	80808080 	addhi	r8, r0, r0, lsl #1
20003464:	87818080 	strhi	r8, [r1, r0, lsl #1]
20003468:	fedfcf8f 	cdp2	15, 13, cr12, cr15, cr15, {4}
2000346c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20003470:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20003474:	9fbfbe3e 	svcls	0x00bfbe3e
20003478:	8fcf8f87 	svchi	0x00cf8f87
2000347c:	83838387 	orrhi	r8, r3, #469762050	; 0x1c000002
20003480:	00ffff87 	rscseq	pc, pc, r7, lsl #31
20003484:	00000000 	andeq	r0, r0, r0
20003488:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
2000348c:	ff7f0703 			; <UNDEFINED> instruction: 0xff7f0703
20003490:	02020213 	andeq	r0, r2, #805306369	; 0x30000001
20003494:	0c0b1a12 			; <UNDEFINED> instruction: 0x0c0b1a12
20003498:	00010204 	andeq	r0, r1, r4, lsl #4
2000349c:	000087ff 	strdeq	r8, [r0], -pc	; <UNPREDICTABLE>
200034a0:	00000000 	andeq	r0, r0, r0
200034a4:	f9f80000 			; <UNDEFINED> instruction: 0xf9f80000
200034a8:	f9ff0100 			; <UNDEFINED> instruction: 0xf9ff0100
200034ac:	01010101 	tsteq	r1, r1, lsl #2
200034b0:	c1c10101 	bicgt	r0, r1, r1, lsl #2
200034b4:	c1c1e1e1 	bicgt	lr, r1, r1, ror #3
200034b8:	03030101 	movweq	r0, #12545	; 0x3101
200034bc:	03030303 	movweq	r0, #13059	; 0x3303
200034c0:	03030303 	movweq	r0, #13059	; 0x3303
200034c4:	07030303 	streq	r0, [r3, -r3, lsl #6]
200034c8:	03038707 	movweq	r8, #14087	; 0x3707
200034cc:	07070707 	streq	r0, [r7, -r7, lsl #14]
200034d0:	ffff0707 			; <UNDEFINED> instruction: 0xffff0707
200034d4:	07ffffff 			; <UNDEFINED> instruction: 0x07ffffff
200034d8:	397dff17 	ldmdbcc	sp!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
200034dc:	00000010 	andeq	r0, r0, r0, lsl r0
200034e0:	ff7f0f03 			; <UNDEFINED> instruction: 0xff7f0f03
200034e4:	0101f9f9 	strdeq	pc, [r1, -r9]
200034e8:	07070701 	streq	r0, [r7, -r1, lsl #14]
200034ec:	07070707 	streq	r0, [r7, -r7, lsl #14]
200034f0:	01070f07 	tsteq	r7, r7, lsl #30
200034f4:	06030301 	streq	r0, [r3], -r1, lsl #6
200034f8:	206060fc 	strdcs	r6, [r0], #-12	; <UNPREDICTABLE>
200034fc:	21212133 			; <UNDEFINED> instruction: 0x21212133
20003500:	20202121 	eorcs	r2, r0, r1, lsr #2
20003504:	23222222 			; <UNDEFINED> instruction: 0x23222222
20003508:	8080ff7f 	addhi	pc, r0, pc, ror pc	; <UNPREDICTABLE>
2000350c:	80808080 	addhi	r8, r0, r0, lsl #1
20003510:	01010080 	smlabbeq	r1, r0, r0, r0
20003514:	030f0000 	movweq	r0, #61440	; 0xf000
20003518:	00000000 	andeq	r0, r0, r0
2000351c:	0f070000 	svceq	0x00070000
20003520:	0f0f0f0f 	svceq	0x000f0f0f
20003524:	00000003 	andeq	r0, r0, r3
	...
20003534:	ff3eff08 			; <UNDEFINED> instruction: 0xff3eff08
20003538:	00000000 	andeq	r0, r0, r0
2000353c:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20003540:	7cffffff 	ldclvc	15, cr15, [pc], #1020	; 20003944 <jakefart2+0xd0>
20003544:	e0c0c3de 	ldrd	ip, [r0], #62	; 0x3e
20003548:	f0f0f0e0 			; <UNDEFINED> instruction: 0xf0f0f0e0
2000354c:	fffcfcf8 			; <UNDEFINED> instruction: 0xfffcfcf8
20003550:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
	...
20003564:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20003568:	40808080 	addmi	r8, r0, r0, lsl #1
2000356c:	e0a02000 	adc	r2, r0, r0
20003570:	00000000 	andeq	r0, r0, r0
20003574:	03ff0000 	mvnseq	r0, #0
20003578:	01010101 	tsteq	r1, r1, lsl #2
2000357c:	fff1c181 			; <UNDEFINED> instruction: 0xfff1c181
20003580:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20003584:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20003588:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000358c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20003590:	fefeffff 	mrc2	15, 7, pc, cr14, cr15, {7}
20003594:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20003598:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
2000359c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
200035a0:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
200035a4:	fcfcfcfe 	ldc2l	12, cr15, [ip], #1016	; 0x3f8
200035a8:	fffffefc 			; <UNDEFINED> instruction: 0xfffffefc
200035ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200035b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200035b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200035b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200035bc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
200035c0:	80000000 	andhi	r0, r0, r0
200035c4:	00008000 	andeq	r8, r0, r0
200035c8:	00000000 	andeq	r0, r0, r0
200035cc:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
200035d0:	fcfcffff 	ldc2l	15, cr15, [ip], #1020	; 0x3fc

200035d4 <jakefart0>:
200035d4:	c0404040 	subgt	r4, r0, r0, asr #32
200035d8:	40404040 	submi	r4, r0, r0, asr #32
200035dc:	40404040 	submi	r4, r0, r0, asr #32
200035e0:	40404040 	submi	r4, r0, r0, asr #32
200035e4:	40404040 	submi	r4, r0, r0, asr #32
200035e8:	40404040 	submi	r4, r0, r0, asr #32
200035ec:	40404040 	submi	r4, r0, r0, asr #32
200035f0:	40404040 	submi	r4, r0, r0, asr #32
200035f4:	40404040 	submi	r4, r0, r0, asr #32
200035f8:	40404040 	submi	r4, r0, r0, asr #32
200035fc:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20003600:	c040c0c0 	subgt	ip, r0, r0, asr #1
20003604:	01061860 	tsteq	r6, r0, ror #16
	...
20003618:	c8800000 	stmgt	r0, {}	; <UNPREDICTABLE>
2000361c:	00010102 	andeq	r0, r1, r2, lsl #2
20003620:	81010000 	mrshi	r0, (UNDEF: 1)
20003624:	03f3ffff 	mvnseq	pc, #1020	; 0x3fc
20003628:	87830303 	strhi	r0, [r3, r3, lsl #6]
2000362c:	7f7f7f4f 	svcvc	0x007f7f4f
20003630:	0100ffff 	strdeq	pc, [r0, -pc]
	...
20003640:	c0c08000 	sbcgt	r8, r0, r0
20003644:	1830f0e0 	ldmdane	r0!, {r5, r6, r7, ip, sp, lr, pc}
20003648:	c0010306 	andgt	r0, r1, r6, lsl #6
2000364c:	060e1b73 			; <UNDEFINED> instruction: 0x060e1b73
20003650:	7b7bfb82 	blvc	21f02460 <_stack_ptr+0x1efd460>
20003654:	0473fb7b 	ldrbteq	pc, [r3], #-2939	; 0xfffff485	; <UNPREDICTABLE>
20003658:	c0e11e0c 	rscgt	r1, r1, ip, lsl #28
2000365c:	80808080 	addhi	r8, r0, r0, lsl #1
20003660:	000003c0 	andeq	r0, r0, r0, asr #7
	...
2000366c:	fc300000 	ldc2	0, cr0, [r0], #-0
20003670:	3c080186 	stfccs	f0, [r8], {134}	; 0x86
20003674:	40404023 	submi	r4, r0, r3, lsr #32
20003678:	41404040 	cmpmi	r0, r0, asr #32
2000367c:	02068482 	andeq	r8, r6, #-2113929216	; 0x82000000
20003680:	01010001 	tsteq	r1, r1
20003684:	4040633f 	submi	r6, r0, pc, lsr r3
20003688:	c70f3020 	strgt	r3, [pc, -r0, lsr #32]
2000368c:	0f3fffff 	svceq	0x003fffff
	...
2000369c:	fcc00000 	stc2l	0, cr0, [r0], {0}
200036a0:	c623234f 	strtgt	r2, [r3], -pc, asr #6
200036a4:	04040606 	streq	r0, [r4], #-1542	; 0xfffff9fa
200036a8:	1a0c0c04 	bne	203066c0 <_stack_ptr+0x3016c0>
200036ac:	3e1f0f1f 	mrccc	15, 0, r0, cr15, cr15, {0}
200036b0:	c262233f 	rsbgt	r2, r2, #-67108864	; 0xfc000000
200036b4:	e0300804 	eors	r0, r0, r4, lsl #16
200036b8:	1f7ffcf0 	svcne	0x007ffcf0
200036bc:	00000107 	andeq	r0, r0, r7, lsl #2
	...
200036c8:	b0f06000 	rscslt	r6, r0, r0
200036cc:	c10f3e30 	tstgt	pc, r0, lsr lr	; <UNPREDICTABLE>
200036d0:	0f06bcf0 	svceq	0x0006bcf0
200036d4:	00000000 	andeq	r0, r0, r0
200036d8:	20408000 	subcs	r8, r0, r0
200036dc:	e0f0f0d0 	ldrsbt	pc, [r0], #0	; <UNPREDICTABLE>
200036e0:	7df0e0c0 	ldclvc	0, cr14, [r0, #768]!	; 0x300
200036e4:	070e1e3f 	smladxeq	lr, pc, lr, r1	; <UNPREDICTABLE>
200036e8:	00000003 	andeq	r0, r0, r3
	...
200036f4:	b8bcfcfc 	ldmlt	ip!, {r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
200036f8:	e3f1f0f8 	mvns	pc, #248	; 0xf8
200036fc:	c7eee6e6 	strbgt	lr, [lr, r6, ror #13]!
20003700:	fe8783c7 	cdp2	3, 8, cr8, cr7, cr7, {6}
20003704:	fcfcfcdc 	ldc2l	12, cr15, [ip], #880	; 0x370
20003708:	9fbef9fe 	svcls	0x00bef9fe
2000370c:	878f8f9f 			; <UNDEFINED> instruction: 0x878f8f9f
20003710:	80808183 	addhi	r8, r0, r3, lsl #3
20003714:	80808080 	addhi	r8, r0, r0, lsl #1
20003718:	80808080 	addhi	r8, r0, r0, lsl #1
2000371c:	80808080 	addhi	r8, r0, r0, lsl #1
20003720:	80808080 	addhi	r8, r0, r0, lsl #1

20003724 <jakefart1>:
20003724:	c0404040 	subgt	r4, r0, r0, asr #32
20003728:	40404040 	submi	r4, r0, r0, asr #32
2000372c:	40404040 	submi	r4, r0, r0, asr #32
20003730:	40404040 	submi	r4, r0, r0, asr #32
20003734:	40404040 	submi	r4, r0, r0, asr #32
20003738:	40404040 	submi	r4, r0, r0, asr #32
2000373c:	40404040 	submi	r4, r0, r0, asr #32
20003740:	40404040 	submi	r4, r0, r0, asr #32
20003744:	40c04040 	sbcmi	r4, r0, r0, asr #32
20003748:	40404040 	submi	r4, r0, r0, asr #32
2000374c:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20003750:	c040c0c0 	subgt	ip, r0, r0, asr #1
20003754:	00061860 	andeq	r1, r6, r0, ror #16
	...
20003768:	c0800000 	addgt	r0, r0, r0
2000376c:	08183060 	ldmdaeq	r8, {r5, r6, ip, sp}
20003770:	72c2040c 	sbcvc	r0, r2, #12, 8	; 0xc000000
20003774:	09090913 	stmdbeq	r9, {r0, r1, r4, r8, fp}
20003778:	130b0909 	movwne	r0, #47369	; 0xb909
2000377c:	0f070763 	svceq	0x00070763
20003780:	0100ff0f 	tsteq	r0, pc, lsl #30	; <UNPREDICTABLE>
	...
20003794:	3870c080 	ldmdacc	r0!, {r7, lr, pc}^
20003798:	8081031e 	addhi	r0, r1, lr, lsl r3
2000379c:	00000000 	andeq	r0, r0, r0
200037a0:	3e1f0000 	cdpcc	0, 1, cr0, cr15, cr0, {0}
200037a4:	6060f078 	rsbvs	pc, r0, r8, ror r0	; <UNPREDICTABLE>
200037a8:	b8302020 	ldmdalt	r0!, {r5, sp}
200037ac:	c0c0e3be 	strhgt	lr, [r0], #62	; 0x3e
200037b0:	00000ffe 	strdeq	r0, [r0], -lr
	...
200037c0:	e37e60c0 	cmn	lr, #192	; 0xc0
200037c4:	1a0c80c1 	bne	20323ad0 <_stack_ptr+0x31ead0>
200037c8:	00804123 	addeq	r4, r0, r3, lsr #2
200037cc:	00000000 	andeq	r0, r0, r0
200037d0:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
200037d4:	30404043 	subcc	r4, r0, r3, asr #32
200037d8:	f7130a0c 			; <UNDEFINED> instruction: 0xf7130a0c
200037dc:	073fffff 			; <UNDEFINED> instruction: 0x073fffff
	...
200037ec:	0f7ce000 	svceq	0x007ce000
200037f0:	00000001 	andeq	r0, r0, r1
200037f4:	06030101 	streq	r0, [r3], -r1, lsl #2
200037f8:	7330180c 	teqvc	r0, #12, 16	; 0xc0000
200037fc:	00103c7e 	andseq	r3, r0, lr, ror ip
20003800:	c0800000 	addgt	r0, r0, r0
20003804:	f0404040 			; <UNDEFINED> instruction: 0xf0404040
20003808:	1f7ffef8 	svcne	0x007ffef8
2000380c:	00000107 	andeq	r0, r0, r7, lsl #2
	...
2000381c:	e0781f00 	rsbs	r1, r8, r0, lsl #30
20003820:	0424c480 	strteq	ip, [r4], #-1152	; 0xfffffb80
20003824:	0070f88c 	rsbseq	pc, r0, ip, lsl #17
20003828:	00000000 	andeq	r0, r0, r0
2000382c:	80800000 	addhi	r0, r0, r0
20003830:	7ff7e0c0 	svcvc	0x00f7e0c0
20003834:	060c183d 			; <UNDEFINED> instruction: 0x060c183d
20003838:	00000003 	andeq	r0, r0, r3
	...
20003844:	b8bcbcfc 	ldmlt	ip!, {r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, pc}
20003848:	e0f0f0f8 	ldrsht	pc, [r0], #8	; <UNPREDICTABLE>
2000384c:	e1f3fee0 	mvns	pc, r0, ror #29
20003850:	8ffefcf9 	svchi	0x00fefcf9
20003854:	fcfc9f9f 	ldc2l	15, cr9, [ip], #636	; 0x27c
20003858:	9ebcbcfc 	mrcls	12, 5, fp, cr12, cr12, {7}
2000385c:	87878f9e 			; <UNDEFINED> instruction: 0x87878f9e
20003860:	80808183 	addhi	r8, r0, r3, lsl #3
20003864:	80808080 	addhi	r8, r0, r0, lsl #1
20003868:	80808080 	addhi	r8, r0, r0, lsl #1
2000386c:	80808080 	addhi	r8, r0, r0, lsl #1
20003870:	80808080 	addhi	r8, r0, r0, lsl #1

20003874 <jakefart2>:
20003874:	c0404040 	subgt	r4, r0, r0, asr #32
20003878:	40404040 	submi	r4, r0, r0, asr #32
2000387c:	40404040 	submi	r4, r0, r0, asr #32
20003880:	40404040 	submi	r4, r0, r0, asr #32
20003884:	40404040 	submi	r4, r0, r0, asr #32
20003888:	40404040 	submi	r4, r0, r0, asr #32
2000388c:	40404040 	submi	r4, r0, r0, asr #32
20003890:	40404040 	submi	r4, r0, r0, asr #32
20003894:	40404040 	submi	r4, r0, r0, asr #32
20003898:	40404040 	submi	r4, r0, r0, asr #32
2000389c:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
200038a0:	c04040c0 	subgt	r4, r0, r0, asr #1
200038a4:	00021860 	andeq	r1, r2, r0, ror #16
	...
200038b8:	c0800000 	addgt	r0, r0, r0
200038bc:	08183060 	ldmdaeq	r8, {r5, r6, ip, sp}
200038c0:	02020404 	andeq	r0, r2, #4, 8	; 0x4000000
200038c4:	03030302 	movweq	r0, #13058	; 0x3302
200038c8:	c2830303 	addgt	r0, r3, #201326592	; 0xc000000
200038cc:	7f7fefc7 	svcvc	0x007fefc7
200038d0:	0100ff7b 	tsteq	r0, fp, ror pc	; <UNPREDICTABLE>
	...
200038e4:	1830e080 	ldmdane	r0!, {r7, sp, lr, pc}
200038e8:	00010306 	andeq	r0, r1, r6, lsl #6
	...
200038f8:	c3ffff00 	mvnsgt	pc, #0, 30
200038fc:	00000081 	andeq	r0, r0, r1, lsl #1
20003900:	00000370 	andeq	r0, r0, r0, ror r3
	...
20003910:	061870c0 	ldreq	r7, [r8], -r0, asr #1
20003914:	00000001 	andeq	r0, r0, r1
20003918:	c40008f0 	strgt	r0, [r0], #-2288	; 0xfffff710
2000391c:	101022e2 	andsne	r2, r0, r2, ror #5
20003920:	00000008 	andeq	r0, r0, r8
20003924:	00000000 	andeq	r0, r0, r0
20003928:	31c10000 	biccc	r0, r1, r0
2000392c:	073ff78f 	ldreq	pc, [pc, -pc, lsl #15]!
	...
2000393c:	03063cf0 	movweq	r3, #27888	; 0x6cf0
	...
20003948:	ffe00c01 			; <UNDEFINED> instruction: 0xffe00c01
2000394c:	0000f8ff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20003950:	00000000 	andeq	r0, r0, r0
20003954:	e0c00000 	sbc	r0, r0, r0
20003958:	1e7ffef8 	mrcne	14, 3, APSR_nzcv, cr15, cr8, {7}
2000395c:	00000107 	andeq	r0, r0, r7, lsl #2
	...
2000396c:	c0f03c07 	rscsgt	r3, r0, r7, lsl #24
20003970:	00000000 	andeq	r0, r0, r0
20003974:	00000080 	andeq	r0, r0, r0, lsl #1
20003978:	01010000 	mrseq	r0, (UNDEF: 1)
2000397c:	c0800001 	addgt	r0, r0, r1
20003980:	7cf0e0c0 	ldclvc	0, cr14, [r0], #768	; 0x300
20003984:	070f1f3e 	smladxeq	pc, lr, pc, r1	; <UNPREDICTABLE>
20003988:	00000003 	andeq	r0, r0, r3
	...
20003994:	b8bcbcfc 	ldmlt	ip!, {r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, pc}
20003998:	fce0f0f0 	stc2l	0, cr15, [r0], #960	; 0x3c0
2000399c:	e7e3c1ef 	strb	ip, [r3, pc, ror #3]!
200039a0:	fcf0e0e7 	ldc2l	0, cr14, [r0], #924	; 0x39c
200039a4:	fefefeff 	mrc2	14, 7, pc, cr14, cr15, {7}
200039a8:	9ebebefe 	mrcls	14, 5, fp, cr14, cr14, {7}
200039ac:	87878f9e 			; <UNDEFINED> instruction: 0x87878f9e
200039b0:	80808183 	addhi	r8, r0, r3, lsl #3
200039b4:	80808080 	addhi	r8, r0, r0, lsl #1
200039b8:	80808080 	addhi	r8, r0, r0, lsl #1
200039bc:	80808080 	addhi	r8, r0, r0, lsl #1
200039c0:	80808080 	addhi	r8, r0, r0, lsl #1

200039c4 <jakefart3>:
200039c4:	c0404040 	subgt	r4, r0, r0, asr #32
200039c8:	40404040 	submi	r4, r0, r0, asr #32
200039cc:	40404040 	submi	r4, r0, r0, asr #32
200039d0:	40404040 	submi	r4, r0, r0, asr #32
200039d4:	40404040 	submi	r4, r0, r0, asr #32
200039d8:	40404040 	submi	r4, r0, r0, asr #32
200039dc:	40404040 	submi	r4, r0, r0, asr #32
200039e0:	40404040 	submi	r4, r0, r0, asr #32
200039e4:	40404040 	submi	r4, r0, r0, asr #32
200039e8:	40404040 	submi	r4, r0, r0, asr #32
200039ec:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
200039f0:	404040c0 	submi	r4, r0, r0, asr #1
200039f4:	00021860 	andeq	r1, r2, r0, ror #16
	...
20003a08:	c0800000 	addgt	r0, r0, r0
20003a0c:	08183060 	ldmdaeq	r8, {r5, r6, ip, sp}
20003a10:	0206040c 	andeq	r0, r6, #12, 8	; 0xc000000
20003a14:	03030302 	movweq	r0, #13058	; 0x3302
20003a18:	06020203 	streq	r0, [r2], -r3, lsl #4
20003a1c:	fbff0f06 	blx	1ffc763e <_etext+0x17fc57ba>
20003a20:	0100f9f3 	strdeq	pc, [r0, -r3]
	...
20003a2c:	0818e000 	ldmdaeq	r8, {sp, lr, pc}
20003a30:	246444cc 	strbtcs	r4, [r4], #-1228	; 0xfffffb34
20003a34:	0c186cec 	ldceq	12, cr6, [r8], {236}	; 0xec
20003a38:	00010306 	andeq	r0, r1, r6, lsl #6
	...
20003a4c:	ffff8000 			; <UNDEFINED> instruction: 0xffff8000
20003a50:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
20003a5c:	7e789d1f 	mrcvc	13, 3, r9, cr8, cr15, {0}
20003a60:	030c183f 	movweq	r1, #51263	; 0xc83f
20003a64:	00000001 	andeq	r0, r0, r1
	...
20003a74:	00800000 	addeq	r0, r0, r0
20003a78:	c0000000 	andgt	r0, r0, r0
20003a7c:	073ffff8 			; <UNDEFINED> instruction: 0x073ffff8
	...
20003a88:	ce780000 	cdpgt	0, 7, cr0, cr8, cr0, {0}
20003a8c:	e0000003 	and	r0, r0, r3
20003a90:	02000418 	andeq	r0, r0, #24, 8	; 0x18000000
	...
20003aa4:	e0ff0000 	rscs	r0, pc, r0
20003aa8:	1f7ffff8 	svcne	0x007ffff8
20003aac:	00000007 	andeq	r0, r0, r7
	...
20003ab8:	e3e08000 	mvn	r8, #0
20003abc:	fff8fcee 			; <UNDEFINED> instruction: 0xfff8fcee
20003ac0:	c0e0e0f8 	strdgt	lr, [r0], #8	; <UNPREDICTABLE>
20003ac4:	00008080 	andeq	r8, r0, r0, lsl #1
20003ac8:	00000000 	andeq	r0, r0, r0
20003acc:	80800000 	addhi	r0, r0, r0
20003ad0:	78f0e0c0 	ldmvc	r0!, {r6, r7, sp, lr, pc}^
20003ad4:	070f1f3c 	smladxeq	pc, ip, pc, r1	; <UNPREDICTABLE>
20003ad8:	00000003 	andeq	r0, r0, r3
	...
20003ae4:	b8bcbcfc 	ldmlt	ip!, {r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, pc}
20003ae8:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20003aec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20003af0:	fffff7ff 			; <UNDEFINED> instruction: 0xfffff7ff
20003af4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20003af8:	9fbfbfff 	svcls	0x00bfbfff
20003afc:	87878f9f 			; <UNDEFINED> instruction: 0x87878f9f
20003b00:	80808183 	addhi	r8, r0, r3, lsl #3
20003b04:	80808080 	addhi	r8, r0, r0, lsl #1
20003b08:	80808080 	addhi	r8, r0, r0, lsl #1
20003b0c:	80808080 	addhi	r8, r0, r0, lsl #1
20003b10:	80808080 	addhi	r8, r0, r0, lsl #1

20003b14 <jakefart4>:
20003b14:	c0404040 	subgt	r4, r0, r0, asr #32
20003b18:	40404040 	submi	r4, r0, r0, asr #32
20003b1c:	40404040 	submi	r4, r0, r0, asr #32
20003b20:	40404040 	submi	r4, r0, r0, asr #32
20003b24:	40404040 	submi	r4, r0, r0, asr #32
20003b28:	40404040 	submi	r4, r0, r0, asr #32
20003b2c:	40404040 	submi	r4, r0, r0, asr #32
20003b30:	40404040 	submi	r4, r0, r0, asr #32
20003b34:	40404040 	submi	r4, r0, r0, asr #32
20003b38:	40404040 	submi	r4, r0, r0, asr #32
20003b3c:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20003b40:	c04040c0 	subgt	r4, r0, r0, asr #1
20003b44:	00021860 	andeq	r1, r2, r0, ror #16
20003b48:	80000000 	andhi	r0, r0, r0
20003b4c:	6040c080 	subvs	ip, r0, r0, lsl #1
20003b50:	40602020 	rsbmi	r2, r0, r0, lsr #32
20003b54:	00000080 	andeq	r0, r0, r0, lsl #1
20003b58:	40c08000 	sbcmi	r8, r0, r0
20003b5c:	08181020 	ldmdaeq	r8, {r5, ip}
20003b60:	02060404 	andeq	r0, r6, #4, 8	; 0x4000000
20003b64:	02030202 	andeq	r0, r3, #536870912	; 0x20000000
20003b68:	06060202 	streq	r0, [r6], -r2, lsl #4
20003b6c:	fbfb0d06 	blx	1fec6f8e <_etext+0x17ec510a>
20003b70:	0100fff3 	strdeq	pc, [r0, -r3]
20003b74:	10000000 	andne	r0, r0, r0
20003b78:	31337e3c 	teqcc	r3, ip, lsr lr
20003b7c:	02060c18 	andeq	r0, r6, #24, 24	; 0x1800
20003b80:	8c060202 	sfmhi	f0, 4, [r6], {2}
20003b84:	060e33f8 			; <UNDEFINED> instruction: 0x060e33f8
20003b88:	00000103 	andeq	r0, r0, r3, lsl #2
	...
20003b9c:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20003ba0:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20003ba4:	00000000 	andeq	r0, r0, r0
20003ba8:	80000000 	andhi	r0, r0, r0
20003bac:	20604080 	rsbcs	r4, r0, r0, lsl #1
20003bb0:	01070c30 	tsteq	r7, r0, lsr ip
	...
20003bc8:	c0000000 	andgt	r0, r0, r0
20003bcc:	073ffff0 			; <UNDEFINED> instruction: 0x073ffff0
	...
20003bd8:	01fe3800 	mvnseq	r3, r0, lsl #16
20003bdc:	00000000 	andeq	r0, r0, r0
20003be0:	000810c0 	andeq	r1, r8, r0, asr #1
20003be4:	00000004 	andeq	r0, r0, r4
	...
20003bf4:	f0c00000 			; <UNDEFINED> instruction: 0xf0c00000
20003bf8:	1f7efefe 	svcne	0x007efefe
20003bfc:	00000007 	andeq	r0, r0, r7
20003c00:	00000000 	andeq	r0, r0, r0
20003c04:	b0e08000 	rsclt	r8, r0, r0
20003c08:	fff9f8f8 			; <UNDEFINED> instruction: 0xfff9f8f8
20003c0c:	f0f8fcfe 			; <UNDEFINED> instruction: 0xf0f8fcfe
20003c10:	e0f0f8ff 	ldrsht	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
20003c14:	808080c0 	addhi	r8, r0, r0, asr #1
20003c18:	00000000 	andeq	r0, r0, r0
20003c1c:	80000000 	andhi	r0, r0, r0
20003c20:	78f0e0c0 	ldmvc	r0!, {r6, r7, sp, lr, pc}^
20003c24:	070f1f3c 	smladxeq	pc, ip, pc, r1	; <UNPREDICTABLE>
20003c28:	00000003 	andeq	r0, r0, r3
	...
20003c34:	bfbebffc 	svclt	0x00bebffc
20003c38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20003c3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20003c40:	ffffff8f 			; <UNDEFINED> instruction: 0xffffff8f
20003c44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20003c48:	9fbfbfff 	svcls	0x00bfbfff
20003c4c:	87878f9f 			; <UNDEFINED> instruction: 0x87878f9f
20003c50:	80808183 	addhi	r8, r0, r3, lsl #3
20003c54:	80808080 	addhi	r8, r0, r0, lsl #1
20003c58:	80808080 	addhi	r8, r0, r0, lsl #1
20003c5c:	80808080 	addhi	r8, r0, r0, lsl #1
20003c60:	80808080 	addhi	r8, r0, r0, lsl #1

Disassembly of section .bss:

20003c64 <oled_buffer>:
	...

20004064 <sec>:
20004064:	00000000 	andeq	r0, r0, r0

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <vectors-0x6f2f2dc>
   4:	72412820 	subvc	r2, r1, #32, 16	; 0x200000
   8:	4e47206d 	cdpmi	0, 4, cr2, cr7, cr13, {3}
   c:	6f542055 	svcvs	0x00542055
  10:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  14:	206e6961 	rsbcs	r6, lr, r1, ror #18
  18:	322e3231 	eorcc	r3, lr, #268435459	; 0x10000003
  1c:	6c65522e 	sfmvs	f5, 2, [r5], #-184	; 0xffffff48
  20:	42282031 	eormi	r2, r8, #49	; 0x31
  24:	646c6975 	strbtvs	r6, [ip], #-2421	; 0xfffff68b
  28:	6d726120 	ldfvse	f6, [r2, #-128]!	; 0xffffff80
  2c:	2e32312d 	rsfcssp	f3, f2, #5.0
  30:	29293432 	stmdbcs	r9!, {r1, r4, r5, sl, ip, sp}
  34:	2e323120 	rsfcssp	f3, f2, f0
  38:	20312e32 	eorscs	r2, r1, r2, lsr lr
  3c:	32323032 	eorscc	r3, r2, #50	; 0x32
  40:	35303231 	ldrcc	r3, [r0, #-561]!	; 0xfffffdcf
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	4d2d3705 	stcmi	7, cr3, [sp, #-20]!	; 0xffffffec
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	1202094d 	andne	r0, r2, #1261568	; 0x134000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <vectors-0x7fb9bd0>
  28:	22061e01 	andcs	r1, r6, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.

