Command: vcs -Mupdate Testbench.sv -o salida -full64 -sverilog -kdb -lca -debug_acc+all \
-debug_region+cell+encrypt -l log_test +lint=TFIPC-L -cm line+tgl+cond+fsm+branch+assert \

                         Chronologic VCS (TM)
       Version R-2020.12-SP2_Full64 -- Thu Oct  5 17:39:57 2023

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Parsing design file 'Testbench.sv'
Parsing included file 'parameters_pkg.sv'.
Back to file 'Testbench.sv'.
Parsing included file 'Library.sv'.
Back to file 'Testbench.sv'.
Parsing included file 'Interface_Transactions.sv'.
Back to file 'Testbench.sv'.
Parsing included file 'Driver.sv'.
Back to file 'Testbench.sv'.
Parsing included file 'Monitor.sv'.
Back to file 'Testbench.sv'.
Parsing included file 'Checker.sv'.
Back to file 'Testbench.sv'.
Parsing included file 'Scoreboard.sv'.
Back to file 'Testbench.sv'.
Parsing included file 'Agente.sv'.
Back to file 'Testbench.sv'.
Parsing included file 'Ambiente.sv'.
Back to file 'Testbench.sv'.
Parsing included file 'Test.sv'.
Back to file 'Testbench.sv'.
Top Level Modules:
       prll_d_reg
       prll_d_ltch_no_rst
       prll_d_ltch
       pos_edge
       neg_edge
       bs_gnrtr
       testbench
TimeScale is 1 ns / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2_Full64 Copyright (c) 1991-2020 by Synopsys Inc.

Warning-[INTFDV] VCD dumping of interface/program/package
Testbench.sv, 46
  Selective VCD dumping of interface 'bus_if' is not supported.  Selective VCD
  dumping for interfaces, packages and programs is not supported.
  Use full VCD dumping '$dumpvars(0)', or use VPD or FSDB dumping, recompile 
  with '-debug_access'.

Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
18 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package params_pkg
recompiling module prll_d_reg
recompiling module prll_d_ltch_no_rst
recompiling module prll_d_ltch
recompiling module pos_edge
recompiling module neg_edge
recompiling module tri_buf
recompiling module parallel_serial
recompiling module serializer
recompiling module Read_st_Mchn
recompiling module Write_st_Mchn
recompiling module bs_ntrfs
recompiling module bs_gnrtr
recompiling module bs_ntrfs_n_rbtr
recompiling module bs_gnrtr_n_rbtr
recompiling module bus_if
recompiling module testbench
All of 18 modules done
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../salida ]; then chmod a-x ../salida; fi
g++  -o ../salida      -rdynamic  -Wl,-rpath='$ORIGIN'/salida.daidir -Wl,-rpath=./salida.daidir \
-Wl,-rpath=/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib -L/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _127486_archive_1.so \
SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lreader_common /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/libBA.a \
-luclinative /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_save_restore_new.o \
/mnt/vol_NFS_rh003/tools/verdi/R-2020.12-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc \
-lm -lpthread -ldl 
../salida up to date
CPU time: 1.017 seconds to compile + .420 seconds to elab + .284 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
