/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_30z;
  wire [15:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  reg [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_12z;
  reg [12:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[122] ? in_data[165] : in_data[184];
  assign celloutsig_0_17z = celloutsig_0_1z[10] ? celloutsig_0_9z[2] : celloutsig_0_0z[3];
  assign celloutsig_0_23z = celloutsig_0_9z[3] ? celloutsig_0_20z : celloutsig_0_2z;
  assign celloutsig_0_35z = ~(celloutsig_0_18z & in_data[41]);
  assign celloutsig_0_11z = ~celloutsig_0_6z;
  assign celloutsig_0_12z = ~celloutsig_0_0z[0];
  assign celloutsig_0_2z = ~celloutsig_0_1z[6];
  assign celloutsig_0_69z = ~((celloutsig_0_42z[3] | celloutsig_0_36z) & celloutsig_0_23z);
  assign celloutsig_0_68z = ~((celloutsig_0_44z | celloutsig_0_65z) & (celloutsig_0_35z | celloutsig_0_9z[2]));
  assign celloutsig_0_20z = ~((celloutsig_0_4z[2] | celloutsig_0_7z[0]) & (celloutsig_0_4z[3] | celloutsig_0_13z));
  assign celloutsig_0_21z = ~((celloutsig_0_0z[2] | in_data[58]) & (celloutsig_0_15z[10] | in_data[34]));
  assign celloutsig_0_24z = celloutsig_0_11z | celloutsig_0_0z[4];
  assign celloutsig_1_2z = { in_data[158:155], celloutsig_1_1z } / { 1'h1, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_4z[11:2], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_8z } / { 1'h1, in_data[41:30] };
  assign celloutsig_0_14z = in_data[46:40] / { 1'h1, celloutsig_0_4z[6:1] };
  assign celloutsig_1_5z = celloutsig_1_1z === celloutsig_1_2z[1];
  assign celloutsig_0_8z = { in_data[68:61], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } === { in_data[9:8], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_18z = celloutsig_0_15z[10:3] === celloutsig_0_4z[9:2];
  assign celloutsig_0_13z = { celloutsig_0_10z[5:1], celloutsig_0_10z } >= { celloutsig_0_1z[8:2], celloutsig_0_7z };
  assign celloutsig_1_1z = in_data[133:128] || { in_data[99:96], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_15z = - { celloutsig_0_1z[8:0], celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_5z = { in_data[74:70], celloutsig_0_1z, celloutsig_0_2z } !== { in_data[82:76], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_0z[1:0], celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_11z } !== { celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_13z };
  assign celloutsig_0_4z = { celloutsig_0_1z[4:3], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } | in_data[27:16];
  assign celloutsig_0_25z = celloutsig_0_14z[3:0] | { in_data[29], celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_2z };
  assign celloutsig_0_44z = ~^ celloutsig_0_10z[5:1];
  assign celloutsig_0_65z = ~^ { celloutsig_0_10z[6], celloutsig_0_17z, celloutsig_0_35z };
  assign celloutsig_1_3z = ~^ in_data[106:104];
  assign celloutsig_1_6z = ~^ in_data[185:180];
  assign celloutsig_1_9z = ~^ { in_data[146], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_36z = ^ celloutsig_0_34z[12:9];
  assign celloutsig_1_12z = in_data[102:96] >> { celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_0_1z = in_data[88:78] >> in_data[64:54];
  assign celloutsig_0_28z = { celloutsig_0_10z[5:3], celloutsig_0_27z, celloutsig_0_26z } <<< { celloutsig_0_9z[8], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_23z };
  assign celloutsig_0_30z = in_data[70:58] <<< { in_data[81:79], celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_25z };
  assign celloutsig_0_34z = { in_data[5:0], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_2z } ~^ { celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_1z[6], celloutsig_0_17z };
  assign celloutsig_0_10z = celloutsig_0_4z[8:2] ~^ { celloutsig_0_0z[0], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_42z = celloutsig_0_7z[4:1] ^ { celloutsig_0_0z[3:1], celloutsig_0_11z };
  assign celloutsig_1_7z = ~((celloutsig_1_2z[2] & in_data[143]) | celloutsig_1_2z[3]);
  always_latch
    if (clkin_data[64]) celloutsig_0_0z = 5'h00;
    else if (!celloutsig_1_19z) celloutsig_0_0z = in_data[73:69];
  always_latch
    if (clkin_data[64]) celloutsig_0_7z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_7z = { celloutsig_0_1z[8:5], celloutsig_0_5z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_17z = 13'h0000;
    else if (clkin_data[32]) celloutsig_1_17z = in_data[127:115];
  assign celloutsig_0_6z = ~((celloutsig_0_0z[1] & celloutsig_0_2z) | (celloutsig_0_4z[1] & celloutsig_0_0z[1]));
  assign celloutsig_1_10z = ~((celloutsig_1_0z & celloutsig_1_2z[4]) | (celloutsig_1_9z & celloutsig_1_6z));
  assign celloutsig_1_18z = ~((celloutsig_1_1z & in_data[122]) | (celloutsig_1_17z[8] & celloutsig_1_1z));
  assign celloutsig_1_19z = ~((celloutsig_1_1z & celloutsig_1_12z[3]) | (in_data[165] & celloutsig_1_9z));
  assign celloutsig_0_27z = ~((celloutsig_0_2z & celloutsig_0_10z[0]) | (celloutsig_0_21z & celloutsig_0_21z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
