m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/rfranca/Development/GitHub/Simucam_USB_3.0_Development/Hardware_FTDI_v2/Hardware_Project/Avalon/FTDI/model
Eavalon_buffer_l_stimuli
Z0 w1546003605
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development
Z5 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_L_stimuli.vhd
Z6 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_L_stimuli.vhd
l0
L5
VGBQMag0M>1dL24Z0GoiV;3
!s100 FOHiGj>FWLifjlfiMeC9O0
Z7 OV;C;10.5b;63
32
Z8 !s110 1546004416
!i10b 1
Z9 !s108 1546004415.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_L_stimuli.vhd|
Z11 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_L_stimuli.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
Z14 DEx4 work 23 avalon_buffer_l_stimuli 0 22 GBQMag0M>1dL24Z0GoiV;3
l57
L20
Vj[fo1C[5lVB7>X4S^@bH?3
!s100 ;k0LB1N8=l<PdaR>UZ2Ya1
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eavalon_buffer_r_stimuli
Z15 w1546005536
R1
R2
R3
R4
Z16 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_R_stimuli.vhd
Z17 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_R_stimuli.vhd
l0
L5
VOMzeC^Nd?D7J=RaQ7=c>`2
!s100 f`WK0]II6?1^e_[ZFOA@z1
R7
32
Z18 !s110 1546005538
!i10b 1
Z19 !s108 1546005538.000000
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_R_stimuli.vhd|
Z21 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_R_stimuli.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z22 DEx4 work 23 avalon_buffer_r_stimuli 0 22 OMzeC^Nd?D7J=RaQ7=c>`2
l58
L20
V94NVY>=Gd1DHQ0cM]XEE60
!s100 ]G3aF:LB8:R;NhE[YRSPO2
R7
32
R18
!i10b 1
R19
R20
R21
!i113 1
R12
R13
Pavalon_mm_spacewire_pkg
R1
R2
R3
Z23 w1544719835
R4
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd
l0
L5
V6<Ofg`YoP1i0AZ]W`MjnM0
!s100 kAaWo0VY:1VQ=ZfjiIcoS3
R7
32
Z24 !s110 1546004412
!i10b 1
Z25 !s108 1546004412.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd|
!i113 1
R12
R13
Eavalon_mm_spacewire_read_ent
R23
Z26 DPx4 work 33 avalon_mm_spacewire_registers_pkg 0 22 B>LgijYRY74JVFbK4kZE11
Z27 DPx4 work 23 avalon_mm_spacewire_pkg 0 22 6<Ofg`YoP1i0AZ]W`MjnM0
R1
R2
R3
R4
Z28 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd
Z29 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd
l0
L8
VZ9`i`nWke>_jdn:BJ9bEW1
!s100 imIQaY@zfCQDgD_>dec8Q0
R7
32
Z30 !s110 1546004413
!i10b 1
Z31 !s108 1546004413.000000
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd|
Z33 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd|
!i113 1
R12
R13
Artl
R26
R27
R1
R2
R3
Z34 DEx4 work 28 avalon_mm_spacewire_read_ent 0 22 Z9`i`nWke>_jdn:BJ9bEW1
l23
L19
VahUeM?PAN48f:k;z3iC?B0
!s100 V6nKNo^c0YFkE3>4CbDfF1
R7
32
R30
!i10b 1
R31
R32
R33
!i113 1
R12
R13
Pavalon_mm_spacewire_registers_pkg
R1
R2
R3
R23
R4
Z35 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd
Z36 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd
l0
L5
VB>LgijYRY74JVFbK4kZE11
!s100 NflOUaXJZklj69f_CeU;?1
R7
32
R24
!i10b 1
R25
Z37 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd|
Z38 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd|
!i113 1
R12
R13
Bbody
R26
R1
R2
R3
l0
L129
V?OAHOY`fhhUBfkN^lGIR20
!s100 3NL5CJdVE1EEkLlJ]Nl5z1
R7
32
R24
!i10b 1
R25
R37
R38
!i113 1
R12
R13
Eavalon_mm_spacewire_write_ent
R23
R26
R27
R1
R2
R3
R4
Z39 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd
Z40 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd
l0
L8
VcXbezF=EF<<TJSPQe]]:b3
!s100 gYULFP=LMU;mR6@=eOEZ03
R7
32
R30
!i10b 1
R31
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd|
Z42 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd|
!i113 1
R12
R13
Artl
R26
R27
R1
R2
R3
Z43 DEx4 work 29 avalon_mm_spacewire_write_ent 0 22 cXbezF=EF<<TJSPQe]]:b3
l20
L18
V>9Rl?[QWE3Sm=kCG`N>2B2
!s100 QW=6LH74U3n9l;6B069S^3
R7
32
R30
!i10b 1
R31
R41
R42
!i113 1
R12
R13
Pavalon_mm_windowing_pkg
R1
R2
R3
R23
R4
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd
l0
L5
VYhNMhRhV4lTdUdT2ifiNO3
!s100 TY?l7GJ8MXAJkhW]9iF6?0
R7
32
R30
!i10b 1
R31
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd|
!i113 1
R12
R13
Eavalon_mm_windowing_write_ent
R23
Z44 DPx4 work 23 avalon_mm_windowing_pkg 0 22 YhNMhRhV4lTdUdT2ifiNO3
R1
R2
R3
R4
Z45 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd
Z46 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd
l0
L7
V`c>i2IT^@i50JG7nI758_3
!s100 l:_n9JIYhG^>=8z3TRm:<2
R7
32
R30
!i10b 1
R31
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd|
Z48 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd|
!i113 1
R12
R13
Artl
R44
R1
R2
R3
Z49 DEx4 work 29 avalon_mm_windowing_write_ent 0 22 `c>i2IT^@i50JG7nI758_3
l25
L20
VXX[mgB>_F^?5?QQPdaj@?1
!s100 f=dI9D7PdZ<@ZomeFR93G1
R7
32
R30
!i10b 1
R31
R47
R48
!i113 1
R12
R13
Eavalon_stimuli
Z50 w1544629597
R1
R2
R3
Z51 dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development
Z52 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Testbench/avalon_stimuli.vhd
Z53 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Testbench/avalon_stimuli.vhd
l0
L5
V8oHc5Hzlf:nnbc=jF<KZ83
!s100 IHJ55O0nO4c2NBiR]J2I:2
R7
32
Z54 !s110 1544632060
!i10b 1
Z55 !s108 1544632060.000000
Z56 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Testbench/avalon_stimuli.vhd|
Z57 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Testbench/avalon_stimuli.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 14 avalon_stimuli 0 22 8oHc5Hzlf:nnbc=jF<KZ83
l14
L12
VhVL:XHzN?PXj=>aQK9a>33
!s100 ^]URz9zORP^664aDlU0E30
R7
32
R54
!i10b 1
R55
R56
R57
!i113 1
R12
R13
Ecomm_v1_01_top
Z58 w1546006881
Z59 DPx4 work 6 spwpkg 0 22 X0V^]0k6^b0BBTEk>VVP>0
Z60 DPx4 work 13 spw_codec_pkg 0 22 8cXa^iN6WLUHQT46aNPhO1
R26
R27
R44
R1
R2
R3
R4
Z61 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/comm_v1_01_top.vhd
Z62 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/comm_v1_01_top.vhd
l0
L20
VD7?fHnmDlEY@_M7CXh=F20
!s100 BYO<>?]AXY8JKa1KSoB2:2
R7
32
Z63 !s110 1546006953
!i10b 1
Z64 !s108 1546006953.000000
Z65 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/comm_v1_01_top.vhd|
Z66 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/comm_v1_01_top.vhd|
!i113 1
R12
R13
Artl
Z67 DEx4 work 13 spw_codec_ent 0 22 mM9Bb;F8@F>1hY04bEK4H3
Z68 DEx4 work 19 data_controller_ent 0 22 Z@>e5eiIeoX3]4VN;XVC`3
Z69 DPx4 work 18 windowing_fifo_pkg 0 22 ?kea1T2[W`L2efh1T3T943
Z70 DEx4 work 20 windowing_buffer_ent 0 22 cFQh;@W3L0?C1Fh9iSW0n1
R49
R43
R34
R59
R60
R26
R27
R44
R1
R2
R3
Z71 DEx4 work 14 comm_v1_01_top 0 22 D7?fHnmDlEY@_M7CXh=F20
l109
L46
V]138n]cDeog?`F_Q[IUb=2
!s100 =in>45iilObTBHjezI;>U0
R7
32
R63
!i10b 1
R64
R65
R66
!i113 1
R12
R13
Econfig_avalon_stimuli
Z72 w1546005120
R26
R1
R2
R3
R4
Z73 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/config_avalon_stimuli.vhd
Z74 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/config_avalon_stimuli.vhd
l0
L7
VdCn3?1bHd2Ye59=ocKX7Z3
!s100 7?dhYc;2^@ll_WooJSGk[1
R7
32
Z75 !s110 1546005122
!i10b 1
Z76 !s108 1546005122.000000
Z77 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/config_avalon_stimuli.vhd|
Z78 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/config_avalon_stimuli.vhd|
!i113 1
R12
R13
Artl
R26
R1
R2
R3
Z79 DEx4 work 21 config_avalon_stimuli 0 22 dCn3?1bHd2Ye59=ocKX7Z3
l41
L24
V3UdKjV1]??nO4d=3104aH1
!s100 S=Hj1oc^V^Sl[[>d;;4lR2
R7
32
R75
!i10b 1
R76
R77
R78
!i113 1
R12
R13
Edata_controller_ent
Z80 w1546006950
R1
R2
R3
R4
Z81 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/DATA_CONTROLLER/data_controller_ent.vhd
Z82 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/DATA_CONTROLLER/data_controller_ent.vhd
l0
L5
VZ@>e5eiIeoX3]4VN;XVC`3
!s100 GkFZlYc0A8X7[5PKz]Ga`0
R7
32
R63
!i10b 1
R64
Z83 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/DATA_CONTROLLER/data_controller_ent.vhd|
Z84 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/DATA_CONTROLLER/data_controller_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
R68
l60
L30
VWJS`bJ`ffe3m<LB7:]]1?0
!s100 C>LhTKZZzOAQM^DEJ;H]11
R7
32
R63
!i10b 1
R64
R83
R84
!i113 1
R12
R13
Pdata_controller_pkg
R1
R2
R3
R23
R4
Z85 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/DATA_CONTROLLER/data_controller_pkg.vhd
Z86 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/DATA_CONTROLLER/data_controller_pkg.vhd
l0
L5
VRga=V477L<ec3>FiHG<iV2
!s100 BH3=IZ^m:VHFjN;A3jPn70
R7
32
Z87 !s110 1546004414
!i10b 1
Z88 !s108 1546004414.000000
Z89 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/DATA_CONTROLLER/data_controller_pkg.vhd|
Z90 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/DATA_CONTROLLER/data_controller_pkg.vhd|
!i113 1
R12
R13
Bbody
DPx4 work 19 data_controller_pkg 0 22 Rga=V477L<ec3>FiHG<iV2
R1
R2
R3
l0
L55
VJ^F0dni9c99@XZWhA^V4k1
!s100 O6MkVjI@HHZdLN3n_o__A0
R7
32
R87
!i10b 1
R88
R89
R90
!i113 1
R12
R13
Espw_codec_ent
R23
R60
R59
R1
R2
R3
R4
Z91 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spw_codec.vhd
Z92 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spw_codec.vhd
l0
L8
VmM9Bb;F8@F>1hY04bEK4H3
!s100 2b3eY?Y:@8XN6U3cHK=zF0
R7
32
Z93 !s110 1546004415
!i10b 1
R9
Z94 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spw_codec.vhd|
Z95 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spw_codec.vhd|
!i113 1
R12
R13
Artl
Z96 DEx4 work 9 spwstream 0 22 QCaVQ_FYNZUeIUKT3GSc90
R60
R59
R1
R2
R3
R67
l28
L26
V:EZI17JhO9R9PoYA6[44G0
!s100 W1jF3Vd^G]:8m9<R4D4jP1
R7
32
R93
!i10b 1
R9
R94
R95
!i113 1
R12
R13
Pspw_codec_pkg
R59
R1
R2
R3
w1546004352
R4
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spw_codec_pkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spw_codec_pkg.vhd
l0
L7
V8cXa^iN6WLUHQT46aNPhO1
!s100 ]:kiVoGH?3nJ`9IaciU_Q1
R7
32
R93
!i10b 1
R9
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spw_codec_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spw_codec_pkg.vhd|
!i113 1
R12
R13
Espwlink
R23
R59
R1
R2
R3
R4
Z97 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwlink.vhd
Z98 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwlink.vhd
l0
L13
VDVV9f:bl>X1SaBYD^hBg01
!s100 AbCKSf6NUYHaeJ^N`>De13
R7
32
R93
!i10b 1
R9
Z99 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwlink.vhd|
Z100 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwlink.vhd|
!i113 1
R12
R13
Aspwlink_arch
R59
R1
R2
R3
DEx4 work 7 spwlink 0 22 DVV9f:bl>X1SaBYD^hBg01
l89
L51
VRDMUL1C;MaQif@oGQg5E<1
!s100 I2Rm4`I9^2o`hJ6T[blUR3
R7
32
R93
!i10b 1
R9
R99
R100
!i113 1
R12
R13
Pspwpkg
R2
R3
R23
R4
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
l0
L8
VX0V^]0k6^b0BBTEk>VVP>0
!s100 _:]e>`=coA7N4KIDH^?jo1
R7
32
R87
!i10b 1
R88
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwpkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwpkg.vhd|
!i113 1
R12
R13
Espwram
R23
R1
R2
R3
R4
Z101 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwram.vhd
Z102 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwram.vhd
l0
L10
Vio9em64ZTWROlDce^iN>C2
!s100 EUQJ1>]QNWjIj6Zn>4WQh1
R7
32
R87
!i10b 1
R88
Z103 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwram.vhd|
Z104 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwram.vhd|
!i113 1
R12
R13
Aspwram_arch
R1
R2
R3
DEx4 work 6 spwram 0 22 io9em64ZTWROlDce^iN>C2
l35
L28
V]Ea3=B_9;5YVZ>JM20JKS2
!s100 okl6iPF>3QaCh2Ldczd@T2
R7
32
R87
!i10b 1
R88
R103
R104
!i113 1
R12
R13
Espwrecv
R23
R59
R1
R2
R3
R4
Z105 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
Z106 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
l0
L16
VnElH@Q?YVh1CAIm5BaGHT1
!s100 MI=YX3oiWafcI@TofD^@]1
R7
32
R87
!i10b 1
R88
Z107 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecv.vhd|
Z108 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecv.vhd|
!i113 1
R12
R13
Aspwrecv_arch
R59
R1
R2
R3
DEx4 work 7 spwrecv 0 22 nElH@Q?YVh1CAIm5BaGHT1
l101
L49
Vnl_6EJj_Mfe`jb1=8h]bU3
!s100 ^c3WTJ4Ao3z@Jg7kh6P:=2
R7
32
R87
!i10b 1
R88
R107
R108
!i113 1
R12
R13
Espwrecvfront_fast
R23
R59
R1
R2
R3
R4
Z109 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
Z110 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
l0
L70
V_fDO<4<WND<?kUVcC0:ZY3
!s100 HVf=b37B5G;[TGUR<nXmQ2
R7
32
R93
!i10b 1
R9
Z111 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd|
Z112 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd|
!i113 1
R12
R13
Aspwrecvfront_arch
R59
R1
R2
R3
DEx4 work 17 spwrecvfront_fast 0 22 _fDO<4<WND<?kUVcC0:ZY3
l199
L110
V_^9R1b`C]Qm;l^c6fR=7S0
!s100 edW5LU7X:j>mGgNM1jo>Q1
R7
32
R93
!i10b 1
R9
R111
R112
!i113 1
R12
R13
Espwrecvfront_generic
R23
R1
R2
R3
R4
Z113 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
Z114 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
l0
L16
VEl06nCMSZ=?6GcFiGIA;D3
!s100 cQd9MjILFQD4L=2ST@9`j1
R7
32
R93
!i10b 1
R9
Z115 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd|
Z116 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd|
!i113 1
R12
R13
Aspwrecvfront_arch
R1
R2
R3
DEx4 work 20 spwrecvfront_generic 0 22 El06nCMSZ=?6GcFiGIA;D3
l59
L44
VY?X;jNeQ`i00595];L?CD1
!s100 @Qjz2IQjaJ]eejN]K`WIM3
R7
32
R93
!i10b 1
R9
R115
R116
!i113 1
R12
R13
Espwstream
R23
R59
R1
R2
R3
R4
Z117 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwstream.vhd
Z118 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwstream.vhd
l0
L23
VQCaVQ_FYNZUeIUKT3GSc90
!s100 ZNia^zR_8XcEL]8RUbP3P1
R7
32
R87
!i10b 1
R88
Z119 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwstream.vhd|
Z120 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwstream.vhd|
!i113 1
R12
R13
Aspwstream_arch
R59
R1
R2
R3
R96
l275
L189
V:kZzohgV4>@<RW34`LdXf0
!s100 C5UHXeODgY=lfP]3QzVCJ3
R7
32
R93
!i10b 1
R88
R119
R120
!i113 1
R12
R13
Espwxmit
R23
R59
R1
R2
R3
R4
Z121 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
Z122 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
l0
L13
V0[CGLQJbUNZ37OLkdh=Ea3
!s100 kd;DUhQR]86fMJ0WDD`c?2
R7
32
R87
!i10b 1
R88
Z123 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwxmit.vhd|
Z124 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwxmit.vhd|
!i113 1
R12
R13
Aspwxmit_arch
R59
R1
R2
R3
DEx4 work 7 spwxmit 0 22 0[CGLQJbUNZ37OLkdh=Ea3
l88
L43
V3lS20dBH09XK4;hj[Y0?;3
!s100 1KG5JXQKLP61KfiiYLWD61
R7
32
R87
!i10b 1
R88
R123
R124
!i113 1
R12
R13
Espwxmit_fast
R23
R59
R1
R2
R3
R4
Z125 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
Z126 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
l0
L150
Vb02QZKFLXHS9b<dCnj];61
!s100 fJ>eURSKh1MkMPIPNFLfC1
R7
32
R93
!i10b 1
R9
Z127 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd|
Z128 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd|
!i113 1
R12
R13
Aspwxmit_fast_arch
R59
R1
R2
R3
DEx4 work 12 spwxmit_fast 0 22 b02QZKFLXHS9b<dCnj];61
l328
L188
VPo^4@PUXb_k0eKb:o=aD12
!s100 UhR1WOiM6e@gLz;aKC0A:0
R7
32
R93
!i10b 1
R9
R127
R128
!i113 1
R12
R13
Estreamtest
R23
R59
R1
R2
R3
R4
Z129 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/streamtest.vhd
Z130 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/streamtest.vhd
l0
L28
VKH2f^M0C?OfK6;?^fjkba2
!s100 oBz1R7fU=hnfCg^ak7HKm1
R7
32
R87
!i10b 1
R88
Z131 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/streamtest.vhd|
Z132 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/streamtest.vhd|
!i113 1
R12
R13
Astreamtest_arch
R59
R1
R2
R3
DEx4 work 10 streamtest 0 22 KH2f^M0C?OfK6;?^fjkba2
l209
L115
V=6_B@Moi;`V3[AGMhKYjb1
!s100 Pl=_Z[F6CNa?@_oz?^YI71
R7
32
R87
!i10b 1
R88
R131
R132
!i113 1
R12
R13
Esyncdff
R23
R2
R3
R4
Z133 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/syncdff.vhd
Z134 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/syncdff.vhd
l0
L16
VI]G>AQfHR4^`PCB7]6X^;3
!s100 jmnDgZK4I8fKM9T6giQB?2
R7
32
R87
!i10b 1
R88
Z135 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/syncdff.vhd|
Z136 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/syncdff.vhd|
!i113 1
R12
R13
Asyncdff_arch
R2
R3
DEx4 work 7 syncdff 0 22 I]G>AQfHR4^`PCB7]6X^;3
l52
L31
VEVT_@k:Czz>^_@VAm4c5z1
!s100 ;P9@79nVHoRZ2GXS^7Ulh1
R7
32
R87
!i10b 1
R88
R135
R136
!i113 1
R12
R13
Etestbench_top
Z137 w1546004570
R1
R2
R3
R4
Z138 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/testbench_top.vhd
Z139 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/testbench_top.vhd
l0
L5
V8PLe2HbY:2XZhzjO2JGIG0
!s100 G?5U7^R@6KQZzZA7M_nJY1
R7
32
Z140 !s110 1546004606
!i10b 1
Z141 !s108 1546004606.000000
Z142 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/testbench_top.vhd|
Z143 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/testbench_top.vhd|
!i113 1
R12
R13
Artl
R59
R60
R27
R44
R71
R14
R22
R26
R79
R1
R2
R3
DEx4 work 13 testbench_top 0 22 8PLe2HbY:2XZhzjO2JGIG0
l45
L8
VK5gFdRWXfIQCK?b8gk[?22
!s100 RYZ0jFL2gCRe1UH3fPakC0
R7
32
R140
!i10b 1
R141
R142
R143
!i113 1
R12
R13
Ewindowing_buffer_ent
Z144 w1545942593
R69
R1
R2
R3
R4
Z145 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_buffer_ent.vhd
Z146 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_buffer_ent.vhd
l0
L8
VcFQh;@W3L0?C1Fh9iSW0n1
!s100 _cB:D`BD7KdHfj4l6<Bdf1
R7
32
R87
!i10b 1
R88
Z147 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_buffer_ent.vhd|
Z148 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_buffer_ent.vhd|
!i113 1
R12
R13
Artl
Z149 DEx4 work 23 windowing_mask_fifo_ent 0 22 D;3W4jJ_F8S`LSYW9>@hL3
Z150 DEx4 work 23 windowing_data_fifo_ent 0 22 aU2B`Z55COCGN2hGE=enM1
R69
R1
R2
R3
R70
l69
L25
VFVOom84JK^0H^^fUSWf5]3
!s100 J6@A[HTQHCQb8ZEhLoM4N1
R7
32
R87
!i10b 1
R88
R147
R148
!i113 1
R12
R13
Ewindowing_data_fifo_ent
R23
R69
R1
R2
R3
R4
Z151 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd
Z152 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd
l0
L7
VaU2B`Z55COCGN2hGE=enM1
!s100 c5;m@K;b]1aHF5L3TCXo70
R7
32
R30
!i10b 1
R31
Z153 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd|
Z154 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd|
!i113 1
R12
R13
Artl
Z155 DEx4 work 22 windowing_data_sc_fifo 0 22 eJQCLm]]J7hF@=P?W[lDa3
R69
R1
R2
R3
R150
l24
L18
VoR199b?ZO1AickZbCI@WO1
!s100 UeoAU?kWk5Sd6d6]jNBeJ2
R7
32
R30
!i10b 1
R31
R153
R154
!i113 1
R12
R13
Ewindowing_data_sc_fifo
R23
R2
R3
R4
Z156 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd
Z157 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd
l0
L43
VeJQCLm]]J7hF@=P?W[lDa3
!s100 jA1gS4a[RPagEhOD@[X7:1
R7
32
R30
!i10b 1
R31
Z158 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd|
Z159 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R155
l96
L60
ViIGS0XRPIk[[fQ6<z`A[C0
!s100 ?V><2>5:8WR7dhLg2NU[=3
R7
32
R30
!i10b 1
R31
R158
R159
!i113 1
R12
R13
Pwindowing_fifo_pkg
R1
R2
R3
R23
R4
Z160 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_fifo_pkg.vhd
Z161 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_fifo_pkg.vhd
l0
L5
V?kea1T2[W`L2efh1T3T943
!s100 AW`PTQW;[m>mXjZ:?DN7M1
R7
32
R30
!i10b 1
R31
Z162 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_fifo_pkg.vhd|
Z163 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_fifo_pkg.vhd|
!i113 1
R12
R13
Bbody
R69
R1
R2
R3
l0
L73
VL<CXnKeFJi]BR1oQ59UI;1
!s100 of_SO5Qk6A91_Qc=mKJ5Y0
R7
32
R30
!i10b 1
R31
R162
R163
!i113 1
R12
R13
Ewindowing_mask_fifo_ent
R23
R69
R1
R2
R3
R4
Z164 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd
Z165 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd
l0
L7
VD;3W4jJ_F8S`LSYW9>@hL3
!s100 Eg9HMNDl4ch4WmCM?;zgQ1
R7
32
R87
!i10b 1
R31
Z166 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd|
Z167 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd|
!i113 1
R12
R13
Artl
Z168 DEx4 work 22 windowing_mask_sc_fifo 0 22 4@bjVhb@O3DXTkK>1l9c^3
R69
R1
R2
R3
R149
l24
L18
V>6L^[Mf[0@GJzMMm]zb>T1
!s100 `@=fdhR3KUB_5m:zL:[o42
R7
32
R87
!i10b 1
R31
R166
R167
!i113 1
R12
R13
Ewindowing_mask_sc_fifo
R23
R2
R3
R4
Z169 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd
Z170 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd
l0
L43
V4@bjVhb@O3DXTkK>1l9c^3
!s100 >ZUH4Y>O9:`24gIIPWWF63
R7
32
R30
!i10b 1
R31
Z171 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd|
Z172 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R168
l96
L60
V=P>Q8hdEC8mf@l9eCWHOc3
!s100 m@aBfjK7D^4ZHXzE;OlVB2
R7
32
R30
!i10b 1
R31
R171
R172
!i113 1
R12
R13
