/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* top =  1  *)
(* src = "dut.sv:1.1-17.10" *)
module mem2reg_test1(in_addr, in_data, out_addr, out_data);
  (* src = "dut.sv:1.22-1.29" *)
  input [1:0] in_addr;
  wire [1:0] in_addr;
  (* src = "dut.sv:1.31-1.38" *)
  input [3:0] in_data;
  wire [3:0] in_data;
  (* src = "dut.sv:1.40-1.48" *)
  input [1:0] out_addr;
  wire [1:0] out_addr;
  (* src = "dut.sv:1.50-1.58" *)
  output [3:0] out_data;
  wire [3:0] out_data;
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] memrd_array_DATA_3;
  wire [3:0] memrd_array_DATA_4;
  wire [3:0] memrd_array_DATA_5;
  wire [3:0] memrd_array_DATA_6;
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] memrd_array_DATA_7;
  wire [3:0] memrd_array_DATA_8;
  assign memrd_array_DATA_3 = in_data;
  assign memrd_array_DATA_4 = 4'h0;
  assign memrd_array_DATA_5 = 4'h7;
  assign memrd_array_DATA_6 = 4'ha;
  assign memrd_array_DATA_7 = in_data;
  assign memrd_array_DATA_8 = 4'hx;
  assign out_data = 4'hx;
endmodule
